
ChipWhisperer-CW305-SAM3U1C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000c5ec  00080000  00080000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0008c5ec  0008c5ec  0001c5ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000d98  20000000  0008c5f4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000c14  20000d98  0008d38c  00020d98  2**2
                  ALLOC
  4 .stack        00004000  20080000  20080000  00030000  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020d98  2**0
                  CONTENTS, READONLY
  6 .comment      00000049  00000000  00000000  00020dc1  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001bcd6  00000000  00000000  00020e0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .debug_abbrev 00005887  00000000  00000000  0003cae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_loc    0000ba4f  00000000  00000000  00042367  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_aranges 000014f0  00000000  00000000  0004ddb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_ranges 00001710  00000000  00000000  0004f2a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_macro  00021945  00000000  00000000  000509b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line   00027614  00000000  00000000  000722fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_str    0005e81b  00000000  00000000  0009990f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_frame  000045bc  00000000  00000000  000f812c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

00080000 <exception_table>:
   80000:	00 40 08 20 7d 44 08 00 dd 4b 08 00 dd 4b 08 00     .@. }D...K...K..
   80010:	dd 4b 08 00 dd 4b 08 00 dd 4b 08 00 00 00 00 00     .K...K...K......
   80020:	00 00 00 00 00 00 00 00 00 00 00 00 dd 4b 08 00     .............K..
   80030:	dd 4b 08 00 00 00 00 00 dd 4b 08 00 dd 4b 08 00     .K.......K...K..
   80040:	dd 4b 08 00 dd 4b 08 00 dd 4b 08 00 dd 4b 08 00     .K...K...K...K..
   80050:	dd 4b 08 00 dd 4b 08 00 dd 4b 08 00 dd 4b 08 00     .K...K...K...K..
   80060:	dd 4b 08 00 dd 4b 08 00 a9 2e 08 00 bd 2e 08 00     .K...K..........
   80070:	d1 2e 08 00 dd 4b 08 00 dd 4b 08 00 dd 4b 08 00     .....K...K...K..
   80080:	dd 4b 08 00 dd 4b 08 00 dd 4b 08 00 dd 4b 08 00     .K...K...K...K..
   80090:	dd 4b 08 00 dd 4b 08 00 4d 17 08 00 dd 4b 08 00     .K...K..M....K..
   800a0:	dd 4b 08 00 dd 4b 08 00 dd 4b 08 00 dd 4b 08 00     .K...K...K...K..
   800b0:	dd 4b 08 00 25 39 08 00 dd 4b 08 00                 .K..%9...K..

000800bc <__do_global_dtors_aux>:
   800bc:	b510      	push	{r4, lr}
   800be:	4c05      	ldr	r4, [pc, #20]	; (800d4 <__do_global_dtors_aux+0x18>)
   800c0:	7823      	ldrb	r3, [r4, #0]
   800c2:	b933      	cbnz	r3, 800d2 <__do_global_dtors_aux+0x16>
   800c4:	4b04      	ldr	r3, [pc, #16]	; (800d8 <__do_global_dtors_aux+0x1c>)
   800c6:	b113      	cbz	r3, 800ce <__do_global_dtors_aux+0x12>
   800c8:	4804      	ldr	r0, [pc, #16]	; (800dc <__do_global_dtors_aux+0x20>)
   800ca:	f3af 8000 	nop.w
   800ce:	2301      	movs	r3, #1
   800d0:	7023      	strb	r3, [r4, #0]
   800d2:	bd10      	pop	{r4, pc}
   800d4:	20000d98 	.word	0x20000d98
   800d8:	00000000 	.word	0x00000000
   800dc:	0008c5f4 	.word	0x0008c5f4

000800e0 <frame_dummy>:
   800e0:	b508      	push	{r3, lr}
   800e2:	4b03      	ldr	r3, [pc, #12]	; (800f0 <frame_dummy+0x10>)
   800e4:	b11b      	cbz	r3, 800ee <frame_dummy+0xe>
   800e6:	4903      	ldr	r1, [pc, #12]	; (800f4 <frame_dummy+0x14>)
   800e8:	4803      	ldr	r0, [pc, #12]	; (800f8 <frame_dummy+0x18>)
   800ea:	f3af 8000 	nop.w
   800ee:	bd08      	pop	{r3, pc}
   800f0:	00000000 	.word	0x00000000
   800f4:	20000d9c 	.word	0x20000d9c
   800f8:	0008c5f4 	.word	0x0008c5f4

000800fc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   800fc:	b530      	push	{r4, r5, lr}
   800fe:	b083      	sub	sp, #12
   80100:	4604      	mov	r4, r0
   80102:	460d      	mov	r5, r1
	uint32_t val = 0;
   80104:	2300      	movs	r3, #0
   80106:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80108:	4b1f      	ldr	r3, [pc, #124]	; (80188 <usart_serial_getchar+0x8c>)
   8010a:	4298      	cmp	r0, r3
   8010c:	d00d      	beq.n	8012a <usart_serial_getchar+0x2e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   8010e:	4b1f      	ldr	r3, [pc, #124]	; (8018c <usart_serial_getchar+0x90>)
   80110:	429c      	cmp	r4, r3
   80112:	d011      	beq.n	80138 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80114:	4b1e      	ldr	r3, [pc, #120]	; (80190 <usart_serial_getchar+0x94>)
   80116:	429c      	cmp	r4, r3
   80118:	d018      	beq.n	8014c <usart_serial_getchar+0x50>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8011a:	4b1e      	ldr	r3, [pc, #120]	; (80194 <usart_serial_getchar+0x98>)
   8011c:	429c      	cmp	r4, r3
   8011e:	d01f      	beq.n	80160 <usart_serial_getchar+0x64>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80120:	4b1d      	ldr	r3, [pc, #116]	; (80198 <usart_serial_getchar+0x9c>)
   80122:	429c      	cmp	r4, r3
   80124:	d026      	beq.n	80174 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   80126:	b003      	add	sp, #12
   80128:	bd30      	pop	{r4, r5, pc}
		while (uart_read((Uart*)p_usart, data));
   8012a:	4629      	mov	r1, r5
   8012c:	4620      	mov	r0, r4
   8012e:	4b1b      	ldr	r3, [pc, #108]	; (8019c <usart_serial_getchar+0xa0>)
   80130:	4798      	blx	r3
   80132:	2800      	cmp	r0, #0
   80134:	d1f9      	bne.n	8012a <usart_serial_getchar+0x2e>
   80136:	e7ea      	b.n	8010e <usart_serial_getchar+0x12>
		while (usart_read(p_usart, &val));
   80138:	a901      	add	r1, sp, #4
   8013a:	4620      	mov	r0, r4
   8013c:	4b18      	ldr	r3, [pc, #96]	; (801a0 <usart_serial_getchar+0xa4>)
   8013e:	4798      	blx	r3
   80140:	2800      	cmp	r0, #0
   80142:	d1f9      	bne.n	80138 <usart_serial_getchar+0x3c>
		*data = (uint8_t)(val & 0xFF);
   80144:	f89d 3004 	ldrb.w	r3, [sp, #4]
   80148:	702b      	strb	r3, [r5, #0]
   8014a:	e7e3      	b.n	80114 <usart_serial_getchar+0x18>
		while (usart_read(p_usart, &val));
   8014c:	a901      	add	r1, sp, #4
   8014e:	4620      	mov	r0, r4
   80150:	4b13      	ldr	r3, [pc, #76]	; (801a0 <usart_serial_getchar+0xa4>)
   80152:	4798      	blx	r3
   80154:	2800      	cmp	r0, #0
   80156:	d1f9      	bne.n	8014c <usart_serial_getchar+0x50>
		*data = (uint8_t)(val & 0xFF);
   80158:	f89d 3004 	ldrb.w	r3, [sp, #4]
   8015c:	702b      	strb	r3, [r5, #0]
   8015e:	e7dc      	b.n	8011a <usart_serial_getchar+0x1e>
		while (usart_read(p_usart, &val));
   80160:	a901      	add	r1, sp, #4
   80162:	4620      	mov	r0, r4
   80164:	4b0e      	ldr	r3, [pc, #56]	; (801a0 <usart_serial_getchar+0xa4>)
   80166:	4798      	blx	r3
   80168:	2800      	cmp	r0, #0
   8016a:	d1f9      	bne.n	80160 <usart_serial_getchar+0x64>
		*data = (uint8_t)(val & 0xFF);
   8016c:	f89d 3004 	ldrb.w	r3, [sp, #4]
   80170:	702b      	strb	r3, [r5, #0]
   80172:	e7d5      	b.n	80120 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
   80174:	a901      	add	r1, sp, #4
   80176:	4620      	mov	r0, r4
   80178:	4b09      	ldr	r3, [pc, #36]	; (801a0 <usart_serial_getchar+0xa4>)
   8017a:	4798      	blx	r3
   8017c:	2800      	cmp	r0, #0
   8017e:	d1f9      	bne.n	80174 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
   80180:	f89d 3004 	ldrb.w	r3, [sp, #4]
   80184:	702b      	strb	r3, [r5, #0]
}
   80186:	e7ce      	b.n	80126 <usart_serial_getchar+0x2a>
   80188:	400e0600 	.word	0x400e0600
   8018c:	40090000 	.word	0x40090000
   80190:	40094000 	.word	0x40094000
   80194:	40098000 	.word	0x40098000
   80198:	4009c000 	.word	0x4009c000
   8019c:	00084e73 	.word	0x00084e73
   801a0:	00082c9d 	.word	0x00082c9d

000801a4 <usart_serial_putchar>:
{
   801a4:	b538      	push	{r3, r4, r5, lr}
   801a6:	4604      	mov	r4, r0
   801a8:	460d      	mov	r5, r1
	if (UART == (Uart*)p_usart) {
   801aa:	4b1c      	ldr	r3, [pc, #112]	; (8021c <usart_serial_putchar+0x78>)
   801ac:	4298      	cmp	r0, r3
   801ae:	d00d      	beq.n	801cc <usart_serial_putchar+0x28>
	if (USART0 == p_usart) {
   801b0:	4b1b      	ldr	r3, [pc, #108]	; (80220 <usart_serial_putchar+0x7c>)
   801b2:	4298      	cmp	r0, r3
   801b4:	d012      	beq.n	801dc <usart_serial_putchar+0x38>
	if (USART1 == p_usart) {
   801b6:	4b1b      	ldr	r3, [pc, #108]	; (80224 <usart_serial_putchar+0x80>)
   801b8:	4298      	cmp	r0, r3
   801ba:	d017      	beq.n	801ec <usart_serial_putchar+0x48>
	if (USART2 == p_usart) {
   801bc:	4b1a      	ldr	r3, [pc, #104]	; (80228 <usart_serial_putchar+0x84>)
   801be:	4298      	cmp	r0, r3
   801c0:	d01c      	beq.n	801fc <usart_serial_putchar+0x58>
	if (USART3 == p_usart) {
   801c2:	4b1a      	ldr	r3, [pc, #104]	; (8022c <usart_serial_putchar+0x88>)
   801c4:	4298      	cmp	r0, r3
   801c6:	d021      	beq.n	8020c <usart_serial_putchar+0x68>
	return 0;
   801c8:	2000      	movs	r0, #0
}
   801ca:	bd38      	pop	{r3, r4, r5, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
   801cc:	4629      	mov	r1, r5
   801ce:	4620      	mov	r0, r4
   801d0:	4b17      	ldr	r3, [pc, #92]	; (80230 <usart_serial_putchar+0x8c>)
   801d2:	4798      	blx	r3
   801d4:	2800      	cmp	r0, #0
   801d6:	d1f9      	bne.n	801cc <usart_serial_putchar+0x28>
		return 1;
   801d8:	2001      	movs	r0, #1
   801da:	e7f6      	b.n	801ca <usart_serial_putchar+0x26>
		while (usart_write(p_usart, c)!=0);
   801dc:	4629      	mov	r1, r5
   801de:	4620      	mov	r0, r4
   801e0:	4b14      	ldr	r3, [pc, #80]	; (80234 <usart_serial_putchar+0x90>)
   801e2:	4798      	blx	r3
   801e4:	2800      	cmp	r0, #0
   801e6:	d1f9      	bne.n	801dc <usart_serial_putchar+0x38>
		return 1;
   801e8:	2001      	movs	r0, #1
   801ea:	e7ee      	b.n	801ca <usart_serial_putchar+0x26>
		while (usart_write(p_usart, c)!=0);
   801ec:	4629      	mov	r1, r5
   801ee:	4620      	mov	r0, r4
   801f0:	4b10      	ldr	r3, [pc, #64]	; (80234 <usart_serial_putchar+0x90>)
   801f2:	4798      	blx	r3
   801f4:	2800      	cmp	r0, #0
   801f6:	d1f9      	bne.n	801ec <usart_serial_putchar+0x48>
		return 1;
   801f8:	2001      	movs	r0, #1
   801fa:	e7e6      	b.n	801ca <usart_serial_putchar+0x26>
		while (usart_write(p_usart, c)!=0);
   801fc:	4629      	mov	r1, r5
   801fe:	4620      	mov	r0, r4
   80200:	4b0c      	ldr	r3, [pc, #48]	; (80234 <usart_serial_putchar+0x90>)
   80202:	4798      	blx	r3
   80204:	2800      	cmp	r0, #0
   80206:	d1f9      	bne.n	801fc <usart_serial_putchar+0x58>
		return 1;
   80208:	2001      	movs	r0, #1
   8020a:	e7de      	b.n	801ca <usart_serial_putchar+0x26>
		while (usart_write(p_usart, c)!=0);
   8020c:	4629      	mov	r1, r5
   8020e:	4620      	mov	r0, r4
   80210:	4b08      	ldr	r3, [pc, #32]	; (80234 <usart_serial_putchar+0x90>)
   80212:	4798      	blx	r3
   80214:	2800      	cmp	r0, #0
   80216:	d1f9      	bne.n	8020c <usart_serial_putchar+0x68>
		return 1;
   80218:	2001      	movs	r0, #1
   8021a:	e7d6      	b.n	801ca <usart_serial_putchar+0x26>
   8021c:	400e0600 	.word	0x400e0600
   80220:	40090000 	.word	0x40090000
   80224:	40094000 	.word	0x40094000
   80228:	40098000 	.word	0x40098000
   8022c:	4009c000 	.word	0x4009c000
   80230:	00084e61 	.word	0x00084e61
   80234:	00082c75 	.word	0x00082c75

00080238 <configure_console>:

/**
 *  Configure UART console.
 */
static void configure_console(void)
{
   80238:	b570      	push	{r4, r5, r6, lr}
   8023a:	b08e      	sub	sp, #56	; 0x38
	const usart_serial_options_t uart_serial_options = {
   8023c:	2400      	movs	r4, #0
   8023e:	940a      	str	r4, [sp, #40]	; 0x28
   80240:	940b      	str	r4, [sp, #44]	; 0x2c
   80242:	940c      	str	r4, [sp, #48]	; 0x30
   80244:	940d      	str	r4, [sp, #52]	; 0x34
   80246:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   8024a:	930a      	str	r3, [sp, #40]	; 0x28
   8024c:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80250:	930c      	str	r3, [sp, #48]	; 0x30
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80252:	2008      	movs	r0, #8
   80254:	4e15      	ldr	r6, [pc, #84]	; (802ac <configure_console+0x74>)
   80256:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   80258:	4d15      	ldr	r5, [pc, #84]	; (802b0 <configure_console+0x78>)
   8025a:	4b16      	ldr	r3, [pc, #88]	; (802b4 <configure_console+0x7c>)
   8025c:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   8025e:	4b16      	ldr	r3, [pc, #88]	; (802b8 <configure_console+0x80>)
   80260:	4a16      	ldr	r2, [pc, #88]	; (802bc <configure_console+0x84>)
   80262:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   80264:	4b16      	ldr	r3, [pc, #88]	; (802c0 <configure_console+0x88>)
   80266:	4a17      	ldr	r2, [pc, #92]	; (802c4 <configure_console+0x8c>)
   80268:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   8026a:	4b17      	ldr	r3, [pc, #92]	; (802c8 <configure_console+0x90>)
   8026c:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   8026e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   80270:	9202      	str	r2, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   80272:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   80274:	9303      	str	r3, [sp, #12]
	usart_settings.baudrate = opt->baudrate;
   80276:	9204      	str	r2, [sp, #16]
	usart_settings.char_length = opt->charlength;
   80278:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   8027a:	9205      	str	r2, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
   8027c:	9306      	str	r3, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
   8027e:	f89d 3034 	ldrb.w	r3, [sp, #52]	; 0x34
   80282:	9307      	str	r3, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
   80284:	9408      	str	r4, [sp, #32]
   80286:	2008      	movs	r0, #8
   80288:	47b0      	blx	r6
		uart_init((Uart*)p_usart, &uart_settings);
   8028a:	a901      	add	r1, sp, #4
   8028c:	4628      	mov	r0, r5
   8028e:	4b0f      	ldr	r3, [pc, #60]	; (802cc <configure_console+0x94>)
   80290:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   80292:	4e0f      	ldr	r6, [pc, #60]	; (802d0 <configure_console+0x98>)
   80294:	6833      	ldr	r3, [r6, #0]
   80296:	4621      	mov	r1, r4
   80298:	6898      	ldr	r0, [r3, #8]
   8029a:	4d0e      	ldr	r5, [pc, #56]	; (802d4 <configure_console+0x9c>)
   8029c:	47a8      	blx	r5
	setbuf(stdin, NULL);
   8029e:	6833      	ldr	r3, [r6, #0]
   802a0:	4621      	mov	r1, r4
   802a2:	6858      	ldr	r0, [r3, #4]
   802a4:	47a8      	blx	r5
	};
	
	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
}
   802a6:	b00e      	add	sp, #56	; 0x38
   802a8:	bd70      	pop	{r4, r5, r6, pc}
   802aa:	bf00      	nop
   802ac:	00084781 	.word	0x00084781
   802b0:	400e0600 	.word	0x400e0600
   802b4:	20001944 	.word	0x20001944
   802b8:	20001940 	.word	0x20001940
   802bc:	000801a5 	.word	0x000801a5
   802c0:	20001958 	.word	0x20001958
   802c4:	000800fd 	.word	0x000800fd
   802c8:	05b8d800 	.word	0x05b8d800
   802cc:	00084e2d 	.word	0x00084e2d
   802d0:	200003e8 	.word	0x200003e8
   802d4:	00085309 	.word	0x00085309

000802d8 <fpga_pins>:
{
   802d8:	b570      	push	{r4, r5, r6, lr}
   802da:	4604      	mov	r4, r0
	gpio_configure_pin(PIO_PB22_IDX, PIO_OUTPUT_0);
   802dc:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   802e0:	2036      	movs	r0, #54	; 0x36
   802e2:	4d95      	ldr	r5, [pc, #596]	; (80538 <fpga_pins+0x260>)
   802e4:	47a8      	blx	r5
	gpio_configure_pin(PIO_PB18_IDX, PIO_OUTPUT_0);
   802e6:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   802ea:	2032      	movs	r0, #50	; 0x32
   802ec:	47a8      	blx	r5
	gpio_configure_pin(PIN_FPGA_DONE_GPIO, PIN_FPGA_DONE_FLAGS);
   802ee:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   802f2:	2007      	movs	r0, #7
   802f4:	47a8      	blx	r5
	if (enabled){
   802f6:	2c00      	cmp	r4, #0
   802f8:	d07e      	beq.n	803f8 <fpga_pins+0x120>
		gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAG1);
   802fa:	4d90      	ldr	r5, [pc, #576]	; (8053c <fpga_pins+0x264>)
   802fc:	4629      	mov	r1, r5
   802fe:	2029      	movs	r0, #41	; 0x29
   80300:	4c8d      	ldr	r4, [pc, #564]	; (80538 <fpga_pins+0x260>)
   80302:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAG1);
   80304:	4629      	mov	r1, r5
   80306:	202a      	movs	r0, #42	; 0x2a
   80308:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAG1);
   8030a:	4629      	mov	r1, r5
   8030c:	202b      	movs	r0, #43	; 0x2b
   8030e:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAG1);
   80310:	4629      	mov	r1, r5
   80312:	202c      	movs	r0, #44	; 0x2c
   80314:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAG1);
   80316:	4629      	mov	r1, r5
   80318:	202d      	movs	r0, #45	; 0x2d
   8031a:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAG1);
   8031c:	4629      	mov	r1, r5
   8031e:	202e      	movs	r0, #46	; 0x2e
   80320:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAG1);
   80322:	4629      	mov	r1, r5
   80324:	202f      	movs	r0, #47	; 0x2f
   80326:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAG1);
   80328:	4629      	mov	r1, r5
   8032a:	2030      	movs	r0, #48	; 0x30
   8032c:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
   8032e:	4629      	mov	r1, r5
   80330:	2033      	movs	r0, #51	; 0x33
   80332:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
   80334:	4629      	mov	r1, r5
   80336:	2037      	movs	r0, #55	; 0x37
   80338:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_NCS0, PIN_EBI_NCS0_FLAGS);
   8033a:	4629      	mov	r1, r5
   8033c:	2034      	movs	r0, #52	; 0x34
   8033e:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A0, PIN_EBI_DATA_BUS_FLAG2);
   80340:	4e7f      	ldr	r6, [pc, #508]	; (80540 <fpga_pins+0x268>)
   80342:	4631      	mov	r1, r6
   80344:	2027      	movs	r0, #39	; 0x27
   80346:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A1, PIN_EBI_DATA_BUS_FLAG2);
   80348:	4631      	mov	r1, r6
   8034a:	2028      	movs	r0, #40	; 0x28
   8034c:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A2, PIN_EBI_DATA_BUS_FLAG1);
   8034e:	4629      	mov	r1, r5
   80350:	2040      	movs	r0, #64	; 0x40
   80352:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A3, PIN_EBI_DATA_BUS_FLAG1);
   80354:	4629      	mov	r1, r5
   80356:	2041      	movs	r0, #65	; 0x41
   80358:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A4, PIN_EBI_DATA_BUS_FLAG1);
   8035a:	4629      	mov	r1, r5
   8035c:	2042      	movs	r0, #66	; 0x42
   8035e:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A5, PIN_EBI_DATA_BUS_FLAG1);
   80360:	4629      	mov	r1, r5
   80362:	2043      	movs	r0, #67	; 0x43
   80364:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A6, PIN_EBI_DATA_BUS_FLAG1);
   80366:	4629      	mov	r1, r5
   80368:	2044      	movs	r0, #68	; 0x44
   8036a:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A7, PIN_EBI_DATA_BUS_FLAG1);
   8036c:	4629      	mov	r1, r5
   8036e:	2045      	movs	r0, #69	; 0x45
   80370:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A8, PIN_EBI_DATA_BUS_FLAG1);
   80372:	4629      	mov	r1, r5
   80374:	2046      	movs	r0, #70	; 0x46
   80376:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A9, PIN_EBI_DATA_BUS_FLAG1);
   80378:	4629      	mov	r1, r5
   8037a:	2047      	movs	r0, #71	; 0x47
   8037c:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A10, PIN_EBI_DATA_BUS_FLAG1);
   8037e:	4629      	mov	r1, r5
   80380:	2048      	movs	r0, #72	; 0x48
   80382:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A11, PIN_EBI_DATA_BUS_FLAG1);
   80384:	4629      	mov	r1, r5
   80386:	2049      	movs	r0, #73	; 0x49
   80388:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A12, PIN_EBI_DATA_BUS_FLAG1);
   8038a:	4629      	mov	r1, r5
   8038c:	204a      	movs	r0, #74	; 0x4a
   8038e:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A13, PIN_EBI_DATA_BUS_FLAG1);
   80390:	4629      	mov	r1, r5
   80392:	204b      	movs	r0, #75	; 0x4b
   80394:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A14, PIN_EBI_DATA_BUS_FLAG1);
   80396:	4629      	mov	r1, r5
   80398:	2054      	movs	r0, #84	; 0x54
   8039a:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A15, PIN_EBI_DATA_BUS_FLAG1);
   8039c:	4629      	mov	r1, r5
   8039e:	2055      	movs	r0, #85	; 0x55
   803a0:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A16, PIN_EBI_DATA_BUS_FLAG1);
   803a2:	4629      	mov	r1, r5
   803a4:	2056      	movs	r0, #86	; 0x56
   803a6:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A17, PIN_EBI_DATA_BUS_FLAG1);
   803a8:	4629      	mov	r1, r5
   803aa:	2057      	movs	r0, #87	; 0x57
   803ac:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A18, PIN_EBI_DATA_BUS_FLAG1);
   803ae:	4629      	mov	r1, r5
   803b0:	2058      	movs	r0, #88	; 0x58
   803b2:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A19, PIN_EBI_DATA_BUS_FLAG1);
   803b4:	4629      	mov	r1, r5
   803b6:	2059      	movs	r0, #89	; 0x59
   803b8:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A20, PIN_EBI_DATA_BUS_FLAG1);
   803ba:	4629      	mov	r1, r5
   803bc:	205a      	movs	r0, #90	; 0x5a
   803be:	47a0      	blx	r4
		FPGA_NPROG_SETUP();
   803c0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   803c4:	2008      	movs	r0, #8
   803c6:	47a0      	blx	r4
		FPGA_NPROG_HIGH();
   803c8:	2008      	movs	r0, #8
   803ca:	4b5e      	ldr	r3, [pc, #376]	; (80544 <fpga_pins+0x26c>)
   803cc:	4798      	blx	r3
		gpio_configure_pin(FPGA_TRIGGER_GPIO, FPGA_TRIGGER_FLAGS);
   803ce:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   803d2:	2031      	movs	r0, #49	; 0x31
   803d4:	47a0      	blx	r4
		gpio_configure_pin(PIN_FPGA_PROGRAM_GPIO, PIN_FPGA_PROGRAM_FLAGS);
   803d6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   803da:	2008      	movs	r0, #8
   803dc:	47a0      	blx	r4
		gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
   803de:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   803e2:	200d      	movs	r0, #13
   803e4:	47a0      	blx	r4
		gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
   803e6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   803ea:	200e      	movs	r0, #14
   803ec:	47a0      	blx	r4
		gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
   803ee:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   803f2:	200f      	movs	r0, #15
   803f4:	47a0      	blx	r4
}
   803f6:	bd70      	pop	{r4, r5, r6, pc}
		gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIO_INPUT);
   803f8:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   803fc:	2029      	movs	r0, #41	; 0x29
   803fe:	4c4e      	ldr	r4, [pc, #312]	; (80538 <fpga_pins+0x260>)
   80400:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIO_INPUT);
   80402:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80406:	202a      	movs	r0, #42	; 0x2a
   80408:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIO_INPUT);
   8040a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   8040e:	202b      	movs	r0, #43	; 0x2b
   80410:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIO_INPUT);
   80412:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80416:	202c      	movs	r0, #44	; 0x2c
   80418:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIO_INPUT);
   8041a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   8041e:	202d      	movs	r0, #45	; 0x2d
   80420:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIO_INPUT);
   80422:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80426:	202e      	movs	r0, #46	; 0x2e
   80428:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIO_INPUT);
   8042a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   8042e:	202f      	movs	r0, #47	; 0x2f
   80430:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIO_INPUT);
   80432:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80436:	2030      	movs	r0, #48	; 0x30
   80438:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_NRD, PIO_INPUT);
   8043a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   8043e:	2033      	movs	r0, #51	; 0x33
   80440:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_NWE, PIO_INPUT);
   80442:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80446:	2037      	movs	r0, #55	; 0x37
   80448:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_NCS0, PIO_INPUT);
   8044a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   8044e:	2034      	movs	r0, #52	; 0x34
   80450:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A0, PIO_INPUT);
   80452:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80456:	2027      	movs	r0, #39	; 0x27
   80458:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A1, PIO_INPUT);
   8045a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   8045e:	2028      	movs	r0, #40	; 0x28
   80460:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A2, PIO_INPUT);
   80462:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80466:	2040      	movs	r0, #64	; 0x40
   80468:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A3, PIO_INPUT);
   8046a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   8046e:	2041      	movs	r0, #65	; 0x41
   80470:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A4, PIO_INPUT);
   80472:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80476:	2042      	movs	r0, #66	; 0x42
   80478:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A5, PIO_INPUT);
   8047a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   8047e:	2043      	movs	r0, #67	; 0x43
   80480:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A6, PIO_INPUT);
   80482:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80486:	2044      	movs	r0, #68	; 0x44
   80488:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A7, PIO_INPUT);
   8048a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   8048e:	2045      	movs	r0, #69	; 0x45
   80490:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A8, PIO_INPUT);
   80492:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80496:	2046      	movs	r0, #70	; 0x46
   80498:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A9, PIO_INPUT);
   8049a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   8049e:	2047      	movs	r0, #71	; 0x47
   804a0:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A10, PIO_INPUT);
   804a2:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   804a6:	2048      	movs	r0, #72	; 0x48
   804a8:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A11, PIO_INPUT);
   804aa:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   804ae:	2049      	movs	r0, #73	; 0x49
   804b0:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A12, PIO_INPUT);
   804b2:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   804b6:	204a      	movs	r0, #74	; 0x4a
   804b8:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A13, PIO_INPUT);
   804ba:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   804be:	204b      	movs	r0, #75	; 0x4b
   804c0:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A14, PIO_INPUT);
   804c2:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   804c6:	2054      	movs	r0, #84	; 0x54
   804c8:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A15, PIO_INPUT);
   804ca:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   804ce:	2055      	movs	r0, #85	; 0x55
   804d0:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A16, PIO_INPUT);
   804d2:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   804d6:	2056      	movs	r0, #86	; 0x56
   804d8:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A17, PIO_INPUT);
   804da:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   804de:	2057      	movs	r0, #87	; 0x57
   804e0:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A18, PIO_INPUT);
   804e2:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   804e6:	2058      	movs	r0, #88	; 0x58
   804e8:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A19, PIO_INPUT);
   804ea:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   804ee:	2059      	movs	r0, #89	; 0x59
   804f0:	47a0      	blx	r4
		gpio_configure_pin(PIN_EBI_ADDR_BUS_A20, PIO_INPUT);	
   804f2:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   804f6:	205a      	movs	r0, #90	; 0x5a
   804f8:	47a0      	blx	r4
		gpio_configure_group(FPGA_ADDR_PORT, FPGA_ADDR_PINS, PIO_INPUT);
   804fa:	f04f 5220 	mov.w	r2, #671088640	; 0x28000000
   804fe:	21ff      	movs	r1, #255	; 0xff
   80500:	4811      	ldr	r0, [pc, #68]	; (80548 <fpga_pins+0x270>)
   80502:	4b12      	ldr	r3, [pc, #72]	; (8054c <fpga_pins+0x274>)
   80504:	4798      	blx	r3
		gpio_configure_pin(FPGA_ALE_GPIO, PIO_INPUT);
   80506:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   8050a:	2035      	movs	r0, #53	; 0x35
   8050c:	47a0      	blx	r4
		gpio_configure_pin(FPGA_TRIGGER_GPIO, PIO_INPUT);
   8050e:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80512:	2031      	movs	r0, #49	; 0x31
   80514:	47a0      	blx	r4
		gpio_configure_pin(PIN_FPGA_PROGRAM_GPIO, PIO_INPUT);
   80516:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   8051a:	2008      	movs	r0, #8
   8051c:	47a0      	blx	r4
		gpio_configure_pin(SPI_MISO_GPIO, PIO_INPUT);
   8051e:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80522:	200d      	movs	r0, #13
   80524:	47a0      	blx	r4
		gpio_configure_pin(SPI_MOSI_GPIO, PIO_INPUT);
   80526:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   8052a:	200e      	movs	r0, #14
   8052c:	47a0      	blx	r4
		gpio_configure_pin(SPI_SPCK_GPIO, PIO_INPUT);
   8052e:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80532:	200f      	movs	r0, #15
   80534:	47a0      	blx	r4
}
   80536:	e75e      	b.n	803f6 <fpga_pins+0x11e>
   80538:	00084b05 	.word	0x00084b05
   8053c:	08000001 	.word	0x08000001
   80540:	10000001 	.word	0x10000001
   80544:	00084acd 	.word	0x00084acd
   80548:	400e0e00 	.word	0x400e0e00
   8054c:	000849f9 	.word	0x000849f9

00080550 <main>:
{
   80550:	b5f0      	push	{r4, r5, r6, r7, lr}
   80552:	b085      	sub	sp, #20
	flash_read_unique_id(serial_number, sizeof(serial_number));
   80554:	2110      	movs	r1, #16
   80556:	4668      	mov	r0, sp
   80558:	4b37      	ldr	r3, [pc, #220]	; (80638 <main+0xe8>)
   8055a:	4798      	blx	r3
	configure_console();
   8055c:	4b37      	ldr	r3, [pc, #220]	; (8063c <main+0xec>)
   8055e:	4798      	blx	r3
	cpu_irq_enable();
   80560:	4b37      	ldr	r3, [pc, #220]	; (80640 <main+0xf0>)
   80562:	2201      	movs	r2, #1
   80564:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   80566:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   8056a:	b662      	cpsie	i
static inline void sleepmgr_init(void)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
   8056c:	2300      	movs	r3, #0
}
   8056e:	e004      	b.n	8057a <main+0x2a>
		sleepmgr_locks[i] = 0;
   80570:	4a34      	ldr	r2, [pc, #208]	; (80644 <main+0xf4>)
   80572:	2100      	movs	r1, #0
   80574:	54d1      	strb	r1, [r2, r3]
	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
   80576:	3301      	adds	r3, #1
   80578:	b2db      	uxtb	r3, r3
   8057a:	2b04      	cmp	r3, #4
   8057c:	d9f8      	bls.n	80570 <main+0x20>
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
   8057e:	4b31      	ldr	r3, [pc, #196]	; (80644 <main+0xf4>)
   80580:	2201      	movs	r2, #1
   80582:	715a      	strb	r2, [r3, #5]
	sysclk_init();
   80584:	4b30      	ldr	r3, [pc, #192]	; (80648 <main+0xf8>)
   80586:	4798      	blx	r3
	board_init();
   80588:	4b30      	ldr	r3, [pc, #192]	; (8064c <main+0xfc>)
   8058a:	4798      	blx	r3
	fpga_program_init();
   8058c:	4b30      	ldr	r3, [pc, #192]	; (80650 <main+0x100>)
   8058e:	4798      	blx	r3
	tps56520_init();
   80590:	4b30      	ldr	r3, [pc, #192]	; (80654 <main+0x104>)
   80592:	4798      	blx	r3
	cdce906_init();
   80594:	4b30      	ldr	r3, [pc, #192]	; (80658 <main+0x108>)
   80596:	4798      	blx	r3
	for(unsigned int i = 0; i < 4; i++){
   80598:	2400      	movs	r4, #0
   8059a:	e00b      	b.n	805b4 <main+0x64>
		sprintf(usb_serial_number+(i*8), "%08x", (unsigned int)serial_number[i]);	
   8059c:	ab04      	add	r3, sp, #16
   8059e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
   805a2:	f853 2c10 	ldr.w	r2, [r3, #-16]
   805a6:	492d      	ldr	r1, [pc, #180]	; (8065c <main+0x10c>)
   805a8:	482d      	ldr	r0, [pc, #180]	; (80660 <main+0x110>)
   805aa:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
   805ae:	4b2d      	ldr	r3, [pc, #180]	; (80664 <main+0x114>)
   805b0:	4798      	blx	r3
	for(unsigned int i = 0; i < 4; i++){
   805b2:	3401      	adds	r4, #1
   805b4:	2c03      	cmp	r4, #3
   805b6:	d9f1      	bls.n	8059c <main+0x4c>
	usb_serial_number[32] = 0;
   805b8:	4e29      	ldr	r6, [pc, #164]	; (80660 <main+0x110>)
   805ba:	2400      	movs	r4, #0
   805bc:	f886 4020 	strb.w	r4, [r6, #32]
	printf("ChipWhisperer-CW305 Online. Firmware build: %s/%s\n", __TIME__, __DATE__);
   805c0:	4a29      	ldr	r2, [pc, #164]	; (80668 <main+0x118>)
   805c2:	492a      	ldr	r1, [pc, #168]	; (8066c <main+0x11c>)
   805c4:	482a      	ldr	r0, [pc, #168]	; (80670 <main+0x120>)
   805c6:	4d2b      	ldr	r5, [pc, #172]	; (80674 <main+0x124>)
   805c8:	47a8      	blx	r5
	printf("Serial number: %s\n", usb_serial_number);
   805ca:	4631      	mov	r1, r6
   805cc:	482a      	ldr	r0, [pc, #168]	; (80678 <main+0x128>)
   805ce:	47a8      	blx	r5
	pmc_enable_periph_clk(ID_SMC);	
   805d0:	2009      	movs	r0, #9
   805d2:	4b2a      	ldr	r3, [pc, #168]	; (8067c <main+0x12c>)
   805d4:	4798      	blx	r3
	fpga_pins(true);
   805d6:	2001      	movs	r0, #1
   805d8:	4f29      	ldr	r7, [pc, #164]	; (80680 <main+0x130>)
   805da:	47b8      	blx	r7
	printf("Setting up FPGA Communication\n");
   805dc:	4829      	ldr	r0, [pc, #164]	; (80684 <main+0x134>)
   805de:	47a8      	blx	r5
	smc_set_setup_timing(SMC, 0, SMC_SETUP_NWE_SETUP(0)
   805e0:	4e29      	ldr	r6, [pc, #164]	; (80688 <main+0x138>)
   805e2:	4a2a      	ldr	r2, [pc, #168]	; (8068c <main+0x13c>)
   805e4:	4621      	mov	r1, r4
   805e6:	4630      	mov	r0, r6
   805e8:	4b29      	ldr	r3, [pc, #164]	; (80690 <main+0x140>)
   805ea:	4798      	blx	r3
	smc_set_pulse_timing(SMC, 0, SMC_PULSE_NWE_PULSE(3)
   805ec:	4a29      	ldr	r2, [pc, #164]	; (80694 <main+0x144>)
   805ee:	4621      	mov	r1, r4
   805f0:	4630      	mov	r0, r6
   805f2:	4b29      	ldr	r3, [pc, #164]	; (80698 <main+0x148>)
   805f4:	4798      	blx	r3
	smc_set_cycle_timing(SMC, 0, SMC_CYCLE_NWE_CYCLE(4)
   805f6:	f04f 1204 	mov.w	r2, #262148	; 0x40004
   805fa:	4621      	mov	r1, r4
   805fc:	4630      	mov	r0, r6
   805fe:	4b27      	ldr	r3, [pc, #156]	; (8069c <main+0x14c>)
   80600:	4798      	blx	r3
	smc_set_mode(SMC, 0, SMC_MODE_READ_MODE | SMC_MODE_WRITE_MODE
   80602:	2203      	movs	r2, #3
   80604:	4621      	mov	r1, r4
   80606:	4630      	mov	r0, r6
   80608:	4b25      	ldr	r3, [pc, #148]	; (806a0 <main+0x150>)
   8060a:	4798      	blx	r3
	ui_init();
   8060c:	4b25      	ldr	r3, [pc, #148]	; (806a4 <main+0x154>)
   8060e:	4798      	blx	r3
	udc_start();
   80610:	4b25      	ldr	r3, [pc, #148]	; (806a8 <main+0x158>)
   80612:	4798      	blx	r3
//@}

static inline void genclk_enable(const struct genclk_config *p_cfg,
		uint32_t ul_id)
{
	PMC->PMC_PCK[ul_id] = p_cfg->ctrl;
   80614:	2204      	movs	r2, #4
   80616:	4b25      	ldr	r3, [pc, #148]	; (806ac <main+0x15c>)
   80618:	641a      	str	r2, [r3, #64]	; 0x40
	pmc_enable_pck(ul_id);
   8061a:	4620      	mov	r0, r4
   8061c:	4b24      	ldr	r3, [pc, #144]	; (806b0 <main+0x160>)
   8061e:	4798      	blx	r3
	printf("Event Loop Entered, waiting...\n");	
   80620:	4824      	ldr	r0, [pc, #144]	; (806b4 <main+0x164>)
   80622:	47a8      	blx	r5
	fpga_pins(false);
   80624:	4620      	mov	r0, r4
   80626:	47b8      	blx	r7
	naeusb_register_handlers();
   80628:	4b23      	ldr	r3, [pc, #140]	; (806b8 <main+0x168>)
   8062a:	4798      	blx	r3
    fpga_target_register_handlers();
   8062c:	4b23      	ldr	r3, [pc, #140]	; (806bc <main+0x16c>)
   8062e:	4798      	blx	r3
		process_events();
   80630:	4b23      	ldr	r3, [pc, #140]	; (806c0 <main+0x170>)
   80632:	4798      	blx	r3
	while (true) {
   80634:	e7fc      	b.n	80630 <main+0xe0>
   80636:	bf00      	nop
   80638:	00082bbd 	.word	0x00082bbd
   8063c:	00080239 	.word	0x00080239
   80640:	20000354 	.word	0x20000354
   80644:	2000195c 	.word	0x2000195c
   80648:	0008452d 	.word	0x0008452d
   8064c:	00084edd 	.word	0x00084edd
   80650:	00080755 	.word	0x00080755
   80654:	00080bd1 	.word	0x00080bd1
   80658:	000808b1 	.word	0x000808b1
   8065c:	0008c090 	.word	0x0008c090
   80660:	200001bc 	.word	0x200001bc
   80664:	000854c9 	.word	0x000854c9
   80668:	0008c098 	.word	0x0008c098
   8066c:	0008c0a4 	.word	0x0008c0a4
   80670:	0008c0b0 	.word	0x0008c0b0
   80674:	00085151 	.word	0x00085151
   80678:	0008c0e4 	.word	0x0008c0e4
   8067c:	00084781 	.word	0x00084781
   80680:	000802d9 	.word	0x000802d9
   80684:	0008c0f8 	.word	0x0008c0f8
   80688:	400e0000 	.word	0x400e0000
   8068c:	01010100 	.word	0x01010100
   80690:	00082e21 	.word	0x00082e21
   80694:	03030103 	.word	0x03030103
   80698:	00082e2d 	.word	0x00082e2d
   8069c:	00082e39 	.word	0x00082e39
   806a0:	00082e45 	.word	0x00082e45
   806a4:	000845a9 	.word	0x000845a9
   806a8:	00082851 	.word	0x00082851
   806ac:	400e0400 	.word	0x400e0400
   806b0:	000847e9 	.word	0x000847e9
   806b4:	0008c118 	.word	0x0008c118
   806b8:	00081a55 	.word	0x00081a55
   806bc:	00082279 	.word	0x00082279
   806c0:	00081771 	.word	0x00081771

000806c4 <do_task>:

/*
Can insert regular tasks here if needed
*/
void do_task(void)
{
   806c4:	b508      	push	{r3, lr}
	static bool last_power_state = false;
	
	//If change in external state pin
	if (board_get_powerstate() != last_power_state){
   806c6:	203e      	movs	r0, #62	; 0x3e
   806c8:	4b0e      	ldr	r3, [pc, #56]	; (80704 <do_task+0x40>)
   806ca:	4798      	blx	r3
   806cc:	3800      	subs	r0, #0
   806ce:	bf18      	it	ne
   806d0:	2001      	movne	r0, #1
   806d2:	4b0d      	ldr	r3, [pc, #52]	; (80708 <do_task+0x44>)
   806d4:	781b      	ldrb	r3, [r3, #0]
   806d6:	4298      	cmp	r0, r3
   806d8:	d100      	bne.n	806dc <do_task+0x18>
		}
		
		//Record new state
		last_power_state = board_get_powerstate();
	}
}
   806da:	bd08      	pop	{r3, pc}
		if (board_get_powerstate()){
   806dc:	203e      	movs	r0, #62	; 0x3e
   806de:	4b09      	ldr	r3, [pc, #36]	; (80704 <do_task+0x40>)
   806e0:	4798      	blx	r3
   806e2:	b158      	cbz	r0, 806fc <do_task+0x38>
			fpga_pins(true);
   806e4:	2001      	movs	r0, #1
   806e6:	4b09      	ldr	r3, [pc, #36]	; (8070c <do_task+0x48>)
   806e8:	4798      	blx	r3
		last_power_state = board_get_powerstate();
   806ea:	203e      	movs	r0, #62	; 0x3e
   806ec:	4b05      	ldr	r3, [pc, #20]	; (80704 <do_task+0x40>)
   806ee:	4798      	blx	r3
   806f0:	3800      	subs	r0, #0
   806f2:	bf18      	it	ne
   806f4:	2001      	movne	r0, #1
   806f6:	4b04      	ldr	r3, [pc, #16]	; (80708 <do_task+0x44>)
   806f8:	7018      	strb	r0, [r3, #0]
}
   806fa:	e7ee      	b.n	806da <do_task+0x16>
			fpga_pins(false);
   806fc:	2000      	movs	r0, #0
   806fe:	4b03      	ldr	r3, [pc, #12]	; (8070c <do_task+0x48>)
   80700:	4798      	blx	r3
   80702:	e7f2      	b.n	806ea <do_task+0x26>
   80704:	00084ab1 	.word	0x00084ab1
   80708:	20000db4 	.word	0x20000db4
   8070c:	000802d9 	.word	0x000802d9

00080710 <FPGA_setlock>:
uint8_t volatile *xram = (uint8_t *) PSRAM_BASE_ADDRESS;

static volatile fpga_lockstatus_t _fpga_locked = fpga_unlocked;

int FPGA_setlock(fpga_lockstatus_t lockstatus)
{
   80710:	b510      	push	{r4, lr}
   80712:	4604      	mov	r4, r0
  int ret = 0;
  cpu_irq_enter_critical();
   80714:	4b06      	ldr	r3, [pc, #24]	; (80730 <FPGA_setlock+0x20>)
   80716:	4798      	blx	r3
  if (_fpga_locked == fpga_unlocked)
   80718:	4b06      	ldr	r3, [pc, #24]	; (80734 <FPGA_setlock+0x24>)
   8071a:	781b      	ldrb	r3, [r3, #0]
   8071c:	b933      	cbnz	r3, 8072c <FPGA_setlock+0x1c>
  {
    ret = 1;
    _fpga_locked = lockstatus;
   8071e:	4b05      	ldr	r3, [pc, #20]	; (80734 <FPGA_setlock+0x24>)
   80720:	701c      	strb	r4, [r3, #0]
    ret = 1;
   80722:	2401      	movs	r4, #1
  }
  cpu_irq_leave_critical();
   80724:	4b04      	ldr	r3, [pc, #16]	; (80738 <FPGA_setlock+0x28>)
   80726:	4798      	blx	r3
  return ret;
}
   80728:	4620      	mov	r0, r4
   8072a:	bd10      	pop	{r4, pc}
  int ret = 0;
   8072c:	2400      	movs	r4, #0
   8072e:	e7f9      	b.n	80724 <FPGA_setlock+0x14>
   80730:	00084f09 	.word	0x00084f09
   80734:	20000db5 	.word	0x20000db5
   80738:	00084f45 	.word	0x00084f45

0008073c <FPGA_releaselock>:

void FPGA_releaselock(void)
{
  _fpga_locked = fpga_unlocked;
   8073c:	4b01      	ldr	r3, [pc, #4]	; (80744 <FPGA_releaselock+0x8>)
   8073e:	2200      	movs	r2, #0
   80740:	701a      	strb	r2, [r3, #0]
}
   80742:	4770      	bx	lr
   80744:	20000db5 	.word	0x20000db5

00080748 <FPGA_lockstatus>:

fpga_lockstatus_t FPGA_lockstatus(void)
{
  return _fpga_locked;
   80748:	4b01      	ldr	r3, [pc, #4]	; (80750 <FPGA_lockstatus+0x8>)
   8074a:	7818      	ldrb	r0, [r3, #0]
}
   8074c:	4770      	bx	lr
   8074e:	bf00      	nop
   80750:	20000db5 	.word	0x20000db5

00080754 <fpga_program_init>:
#include "fpga_program.h"
#include "spi.h"

/* FPGA Programming: Init pins, set to standby state */
void fpga_program_init(void)
{
   80754:	b508      	push	{r3, lr}
    FPGA_NPROG_SETUP();
   80756:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8075a:	2008      	movs	r0, #8
   8075c:	4b02      	ldr	r3, [pc, #8]	; (80768 <fpga_program_init+0x14>)
   8075e:	4798      	blx	r3
    FPGA_NPROG_HIGH();
   80760:	2008      	movs	r0, #8
   80762:	4b02      	ldr	r3, [pc, #8]	; (8076c <fpga_program_init+0x18>)
   80764:	4798      	blx	r3
}
   80766:	bd08      	pop	{r3, pc}
   80768:	00084b05 	.word	0x00084b05
   8076c:	00084acd 	.word	0x00084acd

00080770 <fpga_program_setup1>:

/* FPGA Programming Step 1: Erase FPGA, setup SPI interface */
void fpga_program_setup1(void)
{
   80770:	b510      	push	{r4, lr}
	gpio_configure_pin(PIN_FPGA_CCLK_GPIO, PIN_FPGA_CCLK_USART_FLAGS);
	gpio_configure_pin(PIN_FPGA_DO_GPIO, PIN_FPGA_DO_USART_FLAGS);
	usart_enable_tx(FPGA_PROG_USART);
	#else

	spi_enable_clock(SPI);
   80772:	4c18      	ldr	r4, [pc, #96]	; (807d4 <fpga_program_setup1+0x64>)
   80774:	4620      	mov	r0, r4
   80776:	4b18      	ldr	r3, [pc, #96]	; (807d8 <fpga_program_setup1+0x68>)
   80778:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
   8077a:	2380      	movs	r3, #128	; 0x80
   8077c:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
   8077e:	6863      	ldr	r3, [r4, #4]
   80780:	f043 0301 	orr.w	r3, r3, #1
   80784:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
   80786:	6863      	ldr	r3, [r4, #4]
   80788:	f043 0310 	orr.w	r3, r3, #16
   8078c:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
   8078e:	6863      	ldr	r3, [r4, #4]
   80790:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   80794:	6063      	str	r3, [r4, #4]
	spi_reset(SPI);
	spi_set_master_mode(SPI);
	spi_disable_mode_fault_detect(SPI);
	spi_disable_loopback(SPI);

	spi_set_clock_polarity(SPI, 0, 0);
   80796:	2200      	movs	r2, #0
   80798:	4611      	mov	r1, r2
   8079a:	4620      	mov	r0, r4
   8079c:	4b0f      	ldr	r3, [pc, #60]	; (807dc <fpga_program_setup1+0x6c>)
   8079e:	4798      	blx	r3
	spi_set_clock_phase(SPI, 0, 1);
   807a0:	2201      	movs	r2, #1
   807a2:	2100      	movs	r1, #0
   807a4:	4620      	mov	r0, r4
   807a6:	4b0e      	ldr	r3, [pc, #56]	; (807e0 <fpga_program_setup1+0x70>)
   807a8:	4798      	blx	r3
	spi_set_baudrate_div(SPI, 0, spi_calc_baudrate_div(1000000, sysclk_get_cpu_hz()));
   807aa:	490e      	ldr	r1, [pc, #56]	; (807e4 <fpga_program_setup1+0x74>)
   807ac:	480e      	ldr	r0, [pc, #56]	; (807e8 <fpga_program_setup1+0x78>)
   807ae:	4b0f      	ldr	r3, [pc, #60]	; (807ec <fpga_program_setup1+0x7c>)
   807b0:	4798      	blx	r3
   807b2:	b2c2      	uxtb	r2, r0
   807b4:	2100      	movs	r1, #0
   807b6:	4620      	mov	r0, r4
   807b8:	4b0d      	ldr	r3, [pc, #52]	; (807f0 <fpga_program_setup1+0x80>)
   807ba:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
   807bc:	2301      	movs	r3, #1
   807be:	6023      	str	r3, [r4, #0]

	spi_enable(SPI);

	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
   807c0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   807c4:	200e      	movs	r0, #14
   807c6:	4c0b      	ldr	r4, [pc, #44]	; (807f4 <fpga_program_setup1+0x84>)
   807c8:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
   807ca:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   807ce:	200f      	movs	r0, #15
   807d0:	47a0      	blx	r4
	#endif
#endif
}
   807d2:	bd10      	pop	{r4, pc}
   807d4:	40008000 	.word	0x40008000
   807d8:	00082d5d 	.word	0x00082d5d
   807dc:	00082da5 	.word	0x00082da5
   807e0:	00082dc7 	.word	0x00082dc7
   807e4:	05b8d800 	.word	0x05b8d800
   807e8:	000f4240 	.word	0x000f4240
   807ec:	00082de9 	.word	0x00082de9
   807f0:	00082e01 	.word	0x00082e01
   807f4:	00084b05 	.word	0x00084b05

000807f8 <fpga_program_setup2>:

/* FPGA Programming Step 2: Prepare FPGA for receiving programming data */
void fpga_program_setup2(void)
{
   807f8:	b508      	push	{r3, lr}
    FPGA_NPROG_HIGH();
   807fa:	2008      	movs	r0, #8
   807fc:	4b01      	ldr	r3, [pc, #4]	; (80804 <fpga_program_setup2+0xc>)
   807fe:	4798      	blx	r3
}
   80800:	bd08      	pop	{r3, pc}
   80802:	bf00      	nop
   80804:	00084acd 	.word	0x00084acd

00080808 <fpga_program_sendbyte>:
//For debug only
//uint32_t fpga_total_bs_len;

/* FPGA Programming Step 3: Send data until done */
void fpga_program_sendbyte(uint8_t databyte)
{
   80808:	b510      	push	{r4, lr}
   8080a:	4601      	mov	r1, r0
			databyte = databyte >> 1;
		}
		#elif FPGA_USE_USART
		usart_putchar(FPGA_PROG_USART, databyte);
		#else
		spi_write(SPI, databyte, 0, 0);
   8080c:	2300      	movs	r3, #0
   8080e:	461a      	mov	r2, r3
   80810:	4801      	ldr	r0, [pc, #4]	; (80818 <fpga_program_sendbyte+0x10>)
   80812:	4c02      	ldr	r4, [pc, #8]	; (8081c <fpga_program_sendbyte+0x14>)
   80814:	47a0      	blx	r4
		#endif
	#endif
}
   80816:	bd10      	pop	{r4, pc}
   80818:	40008000 	.word	0x40008000
   8081c:	00082d6d 	.word	0x00082d6d

00080820 <cdce906_write>:

	return false;
}

bool cdce906_write(uint8_t addr, uint8_t data)
{
   80820:	b500      	push	{lr}
   80822:	b089      	sub	sp, #36	; 0x24
   80824:	f88d 1007 	strb.w	r1, [sp, #7]
	twi_package_t packet_write = {
   80828:	2300      	movs	r3, #0
   8082a:	9303      	str	r3, [sp, #12]
   8082c:	9304      	str	r3, [sp, #16]
   8082e:	9305      	str	r3, [sp, #20]
   80830:	9306      	str	r3, [sp, #24]
   80832:	9307      	str	r3, [sp, #28]
   80834:	f060 007f 	orn	r0, r0, #127	; 0x7f
   80838:	f88d 000c 	strb.w	r0, [sp, #12]
   8083c:	2301      	movs	r3, #1
   8083e:	9304      	str	r3, [sp, #16]
   80840:	f10d 0207 	add.w	r2, sp, #7
   80844:	9205      	str	r2, [sp, #20]
   80846:	9306      	str	r3, [sp, #24]
   80848:	2369      	movs	r3, #105	; 0x69
   8084a:	f88d 301c 	strb.w	r3, [sp, #28]
		.chip         = CDCE906_ADDR,      // TWI slave bus address
		.buffer       = &data, // transfer data source buffer
		.length       = 1  // transfer data size (bytes)
	};
	
	if (twi_master_write(TWI1, &packet_write) == TWI_SUCCESS){
   8084e:	a903      	add	r1, sp, #12
   80850:	4804      	ldr	r0, [pc, #16]	; (80864 <cdce906_write+0x44>)
   80852:	4b05      	ldr	r3, [pc, #20]	; (80868 <cdce906_write+0x48>)
   80854:	4798      	blx	r3
   80856:	b918      	cbnz	r0, 80860 <cdce906_write+0x40>
		return true;
   80858:	2001      	movs	r0, #1
	} else {
		return false;
	}
}
   8085a:	b009      	add	sp, #36	; 0x24
   8085c:	f85d fb04 	ldr.w	pc, [sp], #4
		return false;
   80860:	2000      	movs	r0, #0
   80862:	e7fa      	b.n	8085a <cdce906_write+0x3a>
   80864:	40088000 	.word	0x40088000
   80868:	00084cf1 	.word	0x00084cf1

0008086c <cdce906_read>:

bool cdce906_read(uint8_t addr, uint8_t * data)
{
   8086c:	b500      	push	{lr}
   8086e:	b087      	sub	sp, #28
	twi_package_t packet_read = {
   80870:	2300      	movs	r3, #0
   80872:	9301      	str	r3, [sp, #4]
   80874:	9302      	str	r3, [sp, #8]
   80876:	9303      	str	r3, [sp, #12]
   80878:	9304      	str	r3, [sp, #16]
   8087a:	9305      	str	r3, [sp, #20]
   8087c:	f060 007f 	orn	r0, r0, #127	; 0x7f
   80880:	f88d 0004 	strb.w	r0, [sp, #4]
   80884:	2301      	movs	r3, #1
   80886:	9302      	str	r3, [sp, #8]
   80888:	9103      	str	r1, [sp, #12]
   8088a:	9304      	str	r3, [sp, #16]
   8088c:	2369      	movs	r3, #105	; 0x69
   8088e:	f88d 3014 	strb.w	r3, [sp, #20]
		.chip         = CDCE906_ADDR,      // TWI slave bus address
		.buffer       = data,        // transfer data destination buffer
		.length       = 1,                    // transfer data size (bytes)
	};
	
	if(twi_master_read(TWI1, &packet_read) == TWI_SUCCESS){
   80892:	a901      	add	r1, sp, #4
   80894:	4804      	ldr	r0, [pc, #16]	; (808a8 <cdce906_read+0x3c>)
   80896:	4b05      	ldr	r3, [pc, #20]	; (808ac <cdce906_read+0x40>)
   80898:	4798      	blx	r3
   8089a:	b918      	cbnz	r0, 808a4 <cdce906_read+0x38>
		return true;
   8089c:	2001      	movs	r0, #1
	} else {
		return false;
	}	
   8089e:	b007      	add	sp, #28
   808a0:	f85d fb04 	ldr.w	pc, [sp], #4
		return false;
   808a4:	2000      	movs	r0, #0
   808a6:	e7fa      	b.n	8089e <cdce906_read+0x32>
   808a8:	40088000 	.word	0x40088000
   808ac:	00084c4d 	.word	0x00084c4d

000808b0 <cdce906_init>:
{
   808b0:	b510      	push	{r4, lr}
   808b2:	b084      	sub	sp, #16
	gpio_configure_pin(PIN_CDCE_SDA, PIN_CDCE_SDA_FLAGS);
   808b4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   808b8:	2018      	movs	r0, #24
   808ba:	4c16      	ldr	r4, [pc, #88]	; (80914 <cdce906_init+0x64>)
   808bc:	47a0      	blx	r4
	gpio_configure_pin(PIN_CDCE_SCL, PIN_CDCE_SCL_FLAGS);
   808be:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   808c2:	2019      	movs	r0, #25
   808c4:	47a0      	blx	r4
	twi_master_options_t opt = {
   808c6:	2400      	movs	r4, #0
   808c8:	9401      	str	r4, [sp, #4]
   808ca:	9402      	str	r4, [sp, #8]
   808cc:	9403      	str	r4, [sp, #12]
   808ce:	f24c 3350 	movw	r3, #50000	; 0xc350
   808d2:	9302      	str	r3, [sp, #8]
   808d4:	2369      	movs	r3, #105	; 0x69
   808d6:	f88d 300c 	strb.w	r3, [sp, #12]
typedef twi_packet_t twi_package_t;

static inline uint32_t twi_master_setup(twi_master_t p_twi,
		twi_master_options_t *p_opt)
{
	p_opt->master_clk = sysclk_get_cpu_hz();
   808da:	4b0f      	ldr	r3, [pc, #60]	; (80918 <cdce906_init+0x68>)
   808dc:	9301      	str	r3, [sp, #4]
	p_opt->smbus      = 0;
   808de:	f88d 400d 	strb.w	r4, [sp, #13]
   808e2:	2013      	movs	r0, #19
   808e4:	4b0d      	ldr	r3, [pc, #52]	; (8091c <cdce906_init+0x6c>)
   808e6:	4798      	blx	r3
#endif
	} else {
		// Do Nothing
	}

	return (twi_master_init(p_twi, p_opt));
   808e8:	a901      	add	r1, sp, #4
   808ea:	480d      	ldr	r0, [pc, #52]	; (80920 <cdce906_init+0x70>)
   808ec:	4b0d      	ldr	r3, [pc, #52]	; (80924 <cdce906_init+0x74>)
   808ee:	4798      	blx	r3
	uint8_t data = 0;
   808f0:	f88d 4003 	strb.w	r4, [sp, #3]
	if (cdce906_read(0, &data) == false){
   808f4:	f10d 0103 	add.w	r1, sp, #3
   808f8:	4620      	mov	r0, r4
   808fa:	4b0b      	ldr	r3, [pc, #44]	; (80928 <cdce906_init+0x78>)
   808fc:	4798      	blx	r3
   808fe:	b130      	cbz	r0, 8090e <cdce906_init+0x5e>
	if ((data & 0x0F) == 0x01){
   80900:	f89d 3003 	ldrb.w	r3, [sp, #3]
   80904:	f003 030f 	and.w	r3, r3, #15
   80908:	2b01      	cmp	r3, #1
   8090a:	d000      	beq.n	8090e <cdce906_init+0x5e>
	return false;
   8090c:	4620      	mov	r0, r4
}
   8090e:	b004      	add	sp, #16
   80910:	bd10      	pop	{r4, pc}
   80912:	bf00      	nop
   80914:	00084b05 	.word	0x00084b05
   80918:	05b8d800 	.word	0x05b8d800
   8091c:	00084781 	.word	0x00084781
   80920:	40088000 	.word	0x40088000
   80924:	00084d71 	.word	0x00084d71
   80928:	0008086d 	.word	0x0008086d

0008092c <fpgaspi_program_init>:
#include "fpgaspi_program.h"
#include "spi.h"

/* FPGA Programming: Init pins - assumes FPGA already programmed to use these */
void fpgaspi_program_init(void)
{
   8092c:	b510      	push	{r4, lr}
	FPGASPI_CCLK_SETUP();
   8092e:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   80932:	200f      	movs	r0, #15
   80934:	4c0a      	ldr	r4, [pc, #40]	; (80960 <fpgaspi_program_init+0x34>)
   80936:	47a0      	blx	r4
	FPGASPI_DO_SETUP();
   80938:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   8093c:	2032      	movs	r0, #50	; 0x32
   8093e:	47a0      	blx	r4
	FPGASPI_DI_SETUP();
   80940:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80944:	200e      	movs	r0, #14
   80946:	47a0      	blx	r4
	FPGASPI_CS_SETUP();
   80948:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8094c:	2036      	movs	r0, #54	; 0x36
   8094e:	47a0      	blx	r4
	FPGASPI_CS_HIGH();
   80950:	2036      	movs	r0, #54	; 0x36
   80952:	4b04      	ldr	r3, [pc, #16]	; (80964 <fpgaspi_program_init+0x38>)
   80954:	4798      	blx	r3
	FPGASPI_CCLK_LOW();
   80956:	200f      	movs	r0, #15
   80958:	4b03      	ldr	r3, [pc, #12]	; (80968 <fpgaspi_program_init+0x3c>)
   8095a:	4798      	blx	r3
}
   8095c:	bd10      	pop	{r4, pc}
   8095e:	bf00      	nop
   80960:	00084b05 	.word	0x00084b05
   80964:	00084acd 	.word	0x00084acd
   80968:	00084ae9 	.word	0x00084ae9

0008096c <fpgaspi_cs_low>:


/* SPI CS Pin Low */
void fpgaspi_cs_low(void)
{
   8096c:	b508      	push	{r3, lr}
	FPGASPI_CS_LOW();
   8096e:	2036      	movs	r0, #54	; 0x36
   80970:	4b01      	ldr	r3, [pc, #4]	; (80978 <fpgaspi_cs_low+0xc>)
   80972:	4798      	blx	r3
}
   80974:	bd08      	pop	{r3, pc}
   80976:	bf00      	nop
   80978:	00084ae9 	.word	0x00084ae9

0008097c <fpgaspi_cs_high>:

/* SPI CS Pin High */
void fpgaspi_cs_high(void)
{
   8097c:	b508      	push	{r3, lr}
	FPGASPI_CS_HIGH();
   8097e:	2036      	movs	r0, #54	; 0x36
   80980:	4b01      	ldr	r3, [pc, #4]	; (80988 <fpgaspi_cs_high+0xc>)
   80982:	4798      	blx	r3
}
   80984:	bd08      	pop	{r3, pc}
   80986:	bf00      	nop
   80988:	00084acd 	.word	0x00084acd

0008098c <fpgaspi_xferbyte>:


/* SPI data byte transfer */
uint8_t fpgaspi_xferbyte(uint8_t databyte)
{
   8098c:	b570      	push	{r4, r5, r6, lr}
   8098e:	4605      	mov	r5, r0
	uint8_t result = 0;

	for(unsigned int i=0; i < 8; i++){	
   80990:	2600      	movs	r6, #0
	uint8_t result = 0;
   80992:	4634      	mov	r4, r6
	for(unsigned int i=0; i < 8; i++){	
   80994:	e00a      	b.n	809ac <fpgaspi_xferbyte+0x20>
		FPGASPI_CCLK_LOW();

		if (databyte & 0x80){
			FPGASPI_DO_HIGH();
			} else {
			FPGASPI_DO_LOW();
   80996:	2032      	movs	r0, #50	; 0x32
   80998:	4b14      	ldr	r3, [pc, #80]	; (809ec <fpgaspi_xferbyte+0x60>)
   8099a:	4798      	blx	r3
		}
		
		FPGASPI_CCLK_HIGH();
   8099c:	200f      	movs	r0, #15
   8099e:	4b14      	ldr	r3, [pc, #80]	; (809f0 <fpgaspi_xferbyte+0x64>)
   809a0:	4798      	blx	r3
		databyte = databyte << 1;
   809a2:	006d      	lsls	r5, r5, #1
   809a4:	b2ed      	uxtb	r5, r5
		result = result << 1;
   809a6:	0064      	lsls	r4, r4, #1
   809a8:	b2e4      	uxtb	r4, r4
	for(unsigned int i=0; i < 8; i++){	
   809aa:	3601      	adds	r6, #1
   809ac:	2e07      	cmp	r6, #7
   809ae:	d810      	bhi.n	809d2 <fpgaspi_xferbyte+0x46>
		result |= FPGASPI_DI_STATUS() ? (1) : 0;
   809b0:	200e      	movs	r0, #14
   809b2:	4b10      	ldr	r3, [pc, #64]	; (809f4 <fpgaspi_xferbyte+0x68>)
   809b4:	4798      	blx	r3
   809b6:	2800      	cmp	r0, #0
   809b8:	bf18      	it	ne
   809ba:	f044 0401 	orrne.w	r4, r4, #1
		FPGASPI_CCLK_LOW();
   809be:	200f      	movs	r0, #15
   809c0:	4b0a      	ldr	r3, [pc, #40]	; (809ec <fpgaspi_xferbyte+0x60>)
   809c2:	4798      	blx	r3
		if (databyte & 0x80){
   809c4:	f015 0f80 	tst.w	r5, #128	; 0x80
   809c8:	d0e5      	beq.n	80996 <fpgaspi_xferbyte+0xa>
			FPGASPI_DO_HIGH();
   809ca:	2032      	movs	r0, #50	; 0x32
   809cc:	4b08      	ldr	r3, [pc, #32]	; (809f0 <fpgaspi_xferbyte+0x64>)
   809ce:	4798      	blx	r3
   809d0:	e7e4      	b.n	8099c <fpgaspi_xferbyte+0x10>
	}

	result |= FPGASPI_DI_STATUS() ? (1) : 0;
   809d2:	200e      	movs	r0, #14
   809d4:	4b07      	ldr	r3, [pc, #28]	; (809f4 <fpgaspi_xferbyte+0x68>)
   809d6:	4798      	blx	r3
   809d8:	2800      	cmp	r0, #0
   809da:	bf18      	it	ne
   809dc:	f044 0401 	orrne.w	r4, r4, #1

	FPGASPI_CCLK_LOW();
   809e0:	200f      	movs	r0, #15
   809e2:	4b02      	ldr	r3, [pc, #8]	; (809ec <fpgaspi_xferbyte+0x60>)
   809e4:	4798      	blx	r3

	return result;
}
   809e6:	4620      	mov	r0, r4
   809e8:	bd70      	pop	{r4, r5, r6, pc}
   809ea:	bf00      	nop
   809ec:	00084ae9 	.word	0x00084ae9
   809f0:	00084acd 	.word	0x00084acd
   809f4:	00084ab1 	.word	0x00084ab1

000809f8 <fpgaspi_program_deinit>:


void fpgaspi_program_deinit(void)
{
   809f8:	b510      	push	{r4, lr}
	FPGASPI_CCLK_RELEASE();
   809fa:	2100      	movs	r1, #0
   809fc:	200f      	movs	r0, #15
   809fe:	4c04      	ldr	r4, [pc, #16]	; (80a10 <fpgaspi_program_deinit+0x18>)
   80a00:	47a0      	blx	r4
	FPGASPI_DO_RELEASE();
   80a02:	2100      	movs	r1, #0
   80a04:	2032      	movs	r0, #50	; 0x32
   80a06:	47a0      	blx	r4
	FPGASPI_CS_RELEASE();
   80a08:	2100      	movs	r1, #0
   80a0a:	2036      	movs	r0, #54	; 0x36
   80a0c:	47a0      	blx	r4
   80a0e:	bd10      	pop	{r4, pc}
   80a10:	00084b05 	.word	0x00084b05

00080a14 <spi1util_init>:
int pin_spi1_sck = -1;
int pin_spi1_cs = -1;

/* FPGA Programming: Init pins - assumes FPGA already programmed to use these */
void spi1util_init(void)
{
   80a14:	b508      	push	{r3, lr}
    /* IO setup is done when IO pins are configured right now */
	gpio_set_pin_high(pin_spi1_cs);
   80a16:	4b04      	ldr	r3, [pc, #16]	; (80a28 <spi1util_init+0x14>)
   80a18:	6818      	ldr	r0, [r3, #0]
   80a1a:	4b04      	ldr	r3, [pc, #16]	; (80a2c <spi1util_init+0x18>)
   80a1c:	4798      	blx	r3
	gpio_set_pin_low(pin_spi1_sck);
   80a1e:	4b04      	ldr	r3, [pc, #16]	; (80a30 <spi1util_init+0x1c>)
   80a20:	6818      	ldr	r0, [r3, #0]
   80a22:	4b04      	ldr	r3, [pc, #16]	; (80a34 <spi1util_init+0x20>)
   80a24:	4798      	blx	r3
}
   80a26:	bd08      	pop	{r3, pc}
   80a28:	200001e4 	.word	0x200001e4
   80a2c:	00084acd 	.word	0x00084acd
   80a30:	200001f0 	.word	0x200001f0
   80a34:	00084ae9 	.word	0x00084ae9

00080a38 <spi1util_cs_low>:

/* SPI CS Pin Low */
void spi1util_cs_low(void)
{
   80a38:	b508      	push	{r3, lr}
	gpio_set_pin_low(pin_spi1_cs);
   80a3a:	4b02      	ldr	r3, [pc, #8]	; (80a44 <spi1util_cs_low+0xc>)
   80a3c:	6818      	ldr	r0, [r3, #0]
   80a3e:	4b02      	ldr	r3, [pc, #8]	; (80a48 <spi1util_cs_low+0x10>)
   80a40:	4798      	blx	r3
}
   80a42:	bd08      	pop	{r3, pc}
   80a44:	200001e4 	.word	0x200001e4
   80a48:	00084ae9 	.word	0x00084ae9

00080a4c <spi1util_cs_high>:

/* SPI CS Pin High */
void spi1util_cs_high(void)
{
   80a4c:	b508      	push	{r3, lr}
	gpio_set_pin_high(pin_spi1_cs);
   80a4e:	4b02      	ldr	r3, [pc, #8]	; (80a58 <spi1util_cs_high+0xc>)
   80a50:	6818      	ldr	r0, [r3, #0]
   80a52:	4b02      	ldr	r3, [pc, #8]	; (80a5c <spi1util_cs_high+0x10>)
   80a54:	4798      	blx	r3
}
   80a56:	bd08      	pop	{r3, pc}
   80a58:	200001e4 	.word	0x200001e4
   80a5c:	00084acd 	.word	0x00084acd

00080a60 <spi1util_xferbyte>:

/* SPI data byte transfer */
uint8_t spi1util_xferbyte(uint8_t databyte)
{
   80a60:	b570      	push	{r4, r5, r6, lr}
   80a62:	4605      	mov	r5, r0
	uint8_t result = 0;

	for(unsigned int i=0; i < 8; i++){	
   80a64:	2600      	movs	r6, #0
	uint8_t result = 0;
   80a66:	4634      	mov	r4, r6
	for(unsigned int i=0; i < 8; i++){	
   80a68:	e00c      	b.n	80a84 <spi1util_xferbyte+0x24>
		gpio_set_pin_low(pin_spi1_sck);

		if (databyte & 0x80){
			gpio_set_pin_high(pin_spi1_mosi);
			} else {
			gpio_set_pin_low(pin_spi1_mosi);
   80a6a:	4b18      	ldr	r3, [pc, #96]	; (80acc <spi1util_xferbyte+0x6c>)
   80a6c:	6818      	ldr	r0, [r3, #0]
   80a6e:	4b18      	ldr	r3, [pc, #96]	; (80ad0 <spi1util_xferbyte+0x70>)
   80a70:	4798      	blx	r3
		}
		
		gpio_set_pin_high(pin_spi1_sck);
   80a72:	4b18      	ldr	r3, [pc, #96]	; (80ad4 <spi1util_xferbyte+0x74>)
   80a74:	6818      	ldr	r0, [r3, #0]
   80a76:	4b18      	ldr	r3, [pc, #96]	; (80ad8 <spi1util_xferbyte+0x78>)
   80a78:	4798      	blx	r3
		databyte = databyte << 1;
   80a7a:	006d      	lsls	r5, r5, #1
   80a7c:	b2ed      	uxtb	r5, r5
		result = result << 1;
   80a7e:	0064      	lsls	r4, r4, #1
   80a80:	b2e4      	uxtb	r4, r4
	for(unsigned int i=0; i < 8; i++){	
   80a82:	3601      	adds	r6, #1
   80a84:	2e07      	cmp	r6, #7
   80a86:	d813      	bhi.n	80ab0 <spi1util_xferbyte+0x50>
		result |= pio_get_pin_value(pin_spi1_miso) ? (1) : 0;
   80a88:	4b14      	ldr	r3, [pc, #80]	; (80adc <spi1util_xferbyte+0x7c>)
   80a8a:	6818      	ldr	r0, [r3, #0]
   80a8c:	4b14      	ldr	r3, [pc, #80]	; (80ae0 <spi1util_xferbyte+0x80>)
   80a8e:	4798      	blx	r3
   80a90:	2800      	cmp	r0, #0
   80a92:	bf18      	it	ne
   80a94:	f044 0401 	orrne.w	r4, r4, #1
		gpio_set_pin_low(pin_spi1_sck);
   80a98:	4b0e      	ldr	r3, [pc, #56]	; (80ad4 <spi1util_xferbyte+0x74>)
   80a9a:	6818      	ldr	r0, [r3, #0]
   80a9c:	4b0c      	ldr	r3, [pc, #48]	; (80ad0 <spi1util_xferbyte+0x70>)
   80a9e:	4798      	blx	r3
		if (databyte & 0x80){
   80aa0:	f015 0f80 	tst.w	r5, #128	; 0x80
   80aa4:	d0e1      	beq.n	80a6a <spi1util_xferbyte+0xa>
			gpio_set_pin_high(pin_spi1_mosi);
   80aa6:	4b09      	ldr	r3, [pc, #36]	; (80acc <spi1util_xferbyte+0x6c>)
   80aa8:	6818      	ldr	r0, [r3, #0]
   80aaa:	4b0b      	ldr	r3, [pc, #44]	; (80ad8 <spi1util_xferbyte+0x78>)
   80aac:	4798      	blx	r3
   80aae:	e7e0      	b.n	80a72 <spi1util_xferbyte+0x12>
	}

	result |= pio_get_pin_value(pin_spi1_miso) ? (1) : 0;
   80ab0:	4b0a      	ldr	r3, [pc, #40]	; (80adc <spi1util_xferbyte+0x7c>)
   80ab2:	6818      	ldr	r0, [r3, #0]
   80ab4:	4b0a      	ldr	r3, [pc, #40]	; (80ae0 <spi1util_xferbyte+0x80>)
   80ab6:	4798      	blx	r3
   80ab8:	2800      	cmp	r0, #0
   80aba:	bf18      	it	ne
   80abc:	f044 0401 	orrne.w	r4, r4, #1

	gpio_set_pin_low(pin_spi1_sck);
   80ac0:	4b04      	ldr	r3, [pc, #16]	; (80ad4 <spi1util_xferbyte+0x74>)
   80ac2:	6818      	ldr	r0, [r3, #0]
   80ac4:	4b02      	ldr	r3, [pc, #8]	; (80ad0 <spi1util_xferbyte+0x70>)
   80ac6:	4798      	blx	r3

	return result;
}
   80ac8:	4620      	mov	r0, r4
   80aca:	bd70      	pop	{r4, r5, r6, pc}
   80acc:	200001ec 	.word	0x200001ec
   80ad0:	00084ae9 	.word	0x00084ae9
   80ad4:	200001f0 	.word	0x200001f0
   80ad8:	00084acd 	.word	0x00084acd
   80adc:	200001e8 	.word	0x200001e8
   80ae0:	00084ab1 	.word	0x00084ab1

00080ae4 <spi1util_deinit>:


void spi1util_deinit(void)
{
	/* IO setup is done when IO pins are configured right now */
   80ae4:	4770      	bx	lr

00080ae6 <checkoddparity>:
unsigned char checkoddparity(unsigned char p);

/* Is current byte odd-parity already? */
unsigned char checkoddparity(unsigned char p)
{
	p = p ^ (p >> 4 | p << 4);
   80ae6:	0903      	lsrs	r3, r0, #4
   80ae8:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
   80aec:	b25b      	sxtb	r3, r3
   80aee:	4058      	eors	r0, r3
   80af0:	b2c3      	uxtb	r3, r0
	p = p ^ (p >> 2);
   80af2:	f3c0 0085 	ubfx	r0, r0, #2, #6
   80af6:	4058      	eors	r0, r3
	p = p ^ (p >> 1);
   80af8:	ea80 0050 	eor.w	r0, r0, r0, lsr #1
	return p & 1;
}
   80afc:	f000 0001 	and.w	r0, r0, #1
   80b00:	4770      	bx	lr
   80b02:	0000      	movs	r0, r0

00080b04 <tps56520_set>:

/* Set voltage in mV for FPGA VCC_INT Voltage */
bool tps56520_set(uint16_t mv_output)
{
	/* Validate output voltage is in range */
	if ((mv_output < 600) || (mv_output > 1800)){
   80b04:	f5a0 7316 	sub.w	r3, r0, #600	; 0x258
   80b08:	b29b      	uxth	r3, r3
   80b0a:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
   80b0e:	d84c      	bhi.n	80baa <tps56520_set+0xa6>
		return false;
	}
	
	/* Avoid frying FPGA */
	if (mv_output > 1200){
   80b10:	f5b0 6f96 	cmp.w	r0, #1200	; 0x4b0
   80b14:	d84b      	bhi.n	80bae <tps56520_set+0xaa>
{
   80b16:	b510      	push	{r4, lr}
   80b18:	b08c      	sub	sp, #48	; 0x30
		return false;
	}
	
	uint8_t setting = (mv_output - 600) / 10;
   80b1a:	f5a0 7016 	sub.w	r0, r0, #600	; 0x258
   80b1e:	4c26      	ldr	r4, [pc, #152]	; (80bb8 <tps56520_set+0xb4>)
   80b20:	fb84 3400 	smull	r3, r4, r4, r0
   80b24:	17c0      	asrs	r0, r0, #31
   80b26:	ebc0 04a4 	rsb	r4, r0, r4, asr #2
   80b2a:	b2e4      	uxtb	r4, r4
   80b2c:	f88d 402f 	strb.w	r4, [sp, #47]	; 0x2f
	
	if (!checkoddparity(setting)){
   80b30:	4620      	mov	r0, r4
   80b32:	4b22      	ldr	r3, [pc, #136]	; (80bbc <tps56520_set+0xb8>)
   80b34:	4798      	blx	r3
   80b36:	b918      	cbnz	r0, 80b40 <tps56520_set+0x3c>
		setting |= 1<<7;
   80b38:	f064 047f 	orn	r4, r4, #127	; 0x7f
   80b3c:	f88d 402f 	strb.w	r4, [sp, #47]	; 0x2f
	}
	twi_package_t packet_write = {
   80b40:	4b1f      	ldr	r3, [pc, #124]	; (80bc0 <tps56520_set+0xbc>)
   80b42:	681b      	ldr	r3, [r3, #0]
   80b44:	f8ad 3018 	strh.w	r3, [sp, #24]
   80b48:	0c1b      	lsrs	r3, r3, #16
   80b4a:	f88d 301a 	strb.w	r3, [sp, #26]
   80b4e:	2301      	movs	r3, #1
   80b50:	9307      	str	r3, [sp, #28]
   80b52:	f10d 022f 	add.w	r2, sp, #47	; 0x2f
   80b56:	9208      	str	r2, [sp, #32]
   80b58:	9309      	str	r3, [sp, #36]	; 0x24
   80b5a:	2334      	movs	r3, #52	; 0x34
   80b5c:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
		.chip         = TPS56520_ADDR,      // TWI slave bus address
		.buffer       = &setting, // transfer data source buffer
		.length       = 1  // transfer data size (bytes)
	};
	
	if (twi_master_write(TWI0, &packet_write) != TWI_SUCCESS){
   80b60:	a906      	add	r1, sp, #24
   80b62:	4818      	ldr	r0, [pc, #96]	; (80bc4 <tps56520_set+0xc0>)
   80b64:	4b18      	ldr	r3, [pc, #96]	; (80bc8 <tps56520_set+0xc4>)
   80b66:	4798      	blx	r3
   80b68:	b110      	cbz	r0, 80b70 <tps56520_set+0x6c>
		return false;
   80b6a:	2000      	movs	r0, #0
	if (volt_read == setting){
		return true;
	}
	
	return false;
   80b6c:	b00c      	add	sp, #48	; 0x30
   80b6e:	bd10      	pop	{r4, pc}
	twi_package_t packet_read = {
   80b70:	4b13      	ldr	r3, [pc, #76]	; (80bc0 <tps56520_set+0xbc>)
   80b72:	681b      	ldr	r3, [r3, #0]
   80b74:	f8ad 3000 	strh.w	r3, [sp]
   80b78:	0c1b      	lsrs	r3, r3, #16
   80b7a:	f88d 3002 	strb.w	r3, [sp, #2]
   80b7e:	2301      	movs	r3, #1
   80b80:	9301      	str	r3, [sp, #4]
   80b82:	f10d 0217 	add.w	r2, sp, #23
   80b86:	9202      	str	r2, [sp, #8]
   80b88:	9303      	str	r3, [sp, #12]
   80b8a:	2334      	movs	r3, #52	; 0x34
   80b8c:	f88d 3010 	strb.w	r3, [sp, #16]
	if(twi_master_read(TWI0, &packet_read) != TWI_SUCCESS){
   80b90:	4669      	mov	r1, sp
   80b92:	480c      	ldr	r0, [pc, #48]	; (80bc4 <tps56520_set+0xc0>)
   80b94:	4b0d      	ldr	r3, [pc, #52]	; (80bcc <tps56520_set+0xc8>)
   80b96:	4798      	blx	r3
   80b98:	b958      	cbnz	r0, 80bb2 <tps56520_set+0xae>
	if (volt_read == setting){
   80b9a:	f89d 2017 	ldrb.w	r2, [sp, #23]
   80b9e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
   80ba2:	429a      	cmp	r2, r3
   80ba4:	d1e2      	bne.n	80b6c <tps56520_set+0x68>
		return true;
   80ba6:	2001      	movs	r0, #1
   80ba8:	e7e0      	b.n	80b6c <tps56520_set+0x68>
		return false;
   80baa:	2000      	movs	r0, #0
   80bac:	4770      	bx	lr
		return false;
   80bae:	2000      	movs	r0, #0
   80bb0:	4770      	bx	lr
		return false;
   80bb2:	2000      	movs	r0, #0
   80bb4:	e7da      	b.n	80b6c <tps56520_set+0x68>
   80bb6:	bf00      	nop
   80bb8:	66666667 	.word	0x66666667
   80bbc:	00080ae7 	.word	0x00080ae7
   80bc0:	0008c138 	.word	0x0008c138
   80bc4:	40084000 	.word	0x40084000
   80bc8:	00084cf1 	.word	0x00084cf1
   80bcc:	00084c4d 	.word	0x00084c4d

00080bd0 <tps56520_init>:
{
   80bd0:	b510      	push	{r4, lr}
   80bd2:	b084      	sub	sp, #16
	gpio_configure_pin(PIN_PWD_SDA, PIN_PWD_SDA_FLAGS);
   80bd4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80bd8:	2009      	movs	r0, #9
   80bda:	4c16      	ldr	r4, [pc, #88]	; (80c34 <tps56520_init+0x64>)
   80bdc:	47a0      	blx	r4
	gpio_configure_pin(PIN_PWD_SCL, PIN_PWD_SCL_FLAGS);
   80bde:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80be2:	200a      	movs	r0, #10
   80be4:	47a0      	blx	r4
	twi_master_options_t opt = {
   80be6:	2300      	movs	r3, #0
   80be8:	9301      	str	r3, [sp, #4]
   80bea:	9302      	str	r3, [sp, #8]
   80bec:	9303      	str	r3, [sp, #12]
   80bee:	f24c 3250 	movw	r2, #50000	; 0xc350
   80bf2:	9202      	str	r2, [sp, #8]
   80bf4:	2234      	movs	r2, #52	; 0x34
   80bf6:	f88d 200c 	strb.w	r2, [sp, #12]
	p_opt->master_clk = sysclk_get_cpu_hz();
   80bfa:	4a0f      	ldr	r2, [pc, #60]	; (80c38 <tps56520_init+0x68>)
   80bfc:	9201      	str	r2, [sp, #4]
	p_opt->smbus      = 0;
   80bfe:	f88d 300d 	strb.w	r3, [sp, #13]
   80c02:	2012      	movs	r0, #18
   80c04:	4b0d      	ldr	r3, [pc, #52]	; (80c3c <tps56520_init+0x6c>)
   80c06:	4798      	blx	r3
	return (twi_master_init(p_twi, p_opt));
   80c08:	a901      	add	r1, sp, #4
   80c0a:	480d      	ldr	r0, [pc, #52]	; (80c40 <tps56520_init+0x70>)
   80c0c:	4b0d      	ldr	r3, [pc, #52]	; (80c44 <tps56520_init+0x74>)
   80c0e:	4798      	blx	r3
	for(int retry = 3; retry > 0; retry--){
   80c10:	2403      	movs	r4, #3
   80c12:	e000      	b.n	80c16 <tps56520_init+0x46>
   80c14:	3c01      	subs	r4, #1
   80c16:	2c00      	cmp	r4, #0
   80c18:	dd07      	ble.n	80c2a <tps56520_init+0x5a>
		if(tps56520_set(1000)){
   80c1a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   80c1e:	4b0a      	ldr	r3, [pc, #40]	; (80c48 <tps56520_init+0x78>)
   80c20:	4798      	blx	r3
   80c22:	4603      	mov	r3, r0
   80c24:	2800      	cmp	r0, #0
   80c26:	d0f5      	beq.n	80c14 <tps56520_init+0x44>
   80c28:	e000      	b.n	80c2c <tps56520_init+0x5c>
	return false;
   80c2a:	2300      	movs	r3, #0
}
   80c2c:	4618      	mov	r0, r3
   80c2e:	b004      	add	sp, #16
   80c30:	bd10      	pop	{r4, pc}
   80c32:	bf00      	nop
   80c34:	00084b05 	.word	0x00084b05
   80c38:	05b8d800 	.word	0x05b8d800
   80c3c:	00084781 	.word	0x00084781
   80c40:	40084000 	.word	0x40084000
   80c44:	00084d71 	.word	0x00084d71
   80c48:	00080b05 	.word	0x00080b05

00080c4c <XMEGANVM_SendAddress>:
/** Sends the given 32-bit absolute address to the target.
 *
 *  \param[in] AbsoluteAddress  Absolute address to send to the target
 */
static void XMEGANVM_SendAddress(const uint32_t AbsoluteAddress)
{
   80c4c:	b538      	push	{r3, r4, r5, lr}
   80c4e:	4604      	mov	r4, r0
	/* Send the given 32-bit address to the target, LSB first */
	XPROGTarget_SendByte(AbsoluteAddress &  0xFF);
   80c50:	b2c0      	uxtb	r0, r0
   80c52:	4d05      	ldr	r5, [pc, #20]	; (80c68 <XMEGANVM_SendAddress+0x1c>)
   80c54:	47a8      	blx	r5
	XPROGTarget_SendByte(AbsoluteAddress >> 8);
   80c56:	f3c4 2007 	ubfx	r0, r4, #8, #8
   80c5a:	47a8      	blx	r5
	XPROGTarget_SendByte(AbsoluteAddress >> 16);
   80c5c:	f3c4 4007 	ubfx	r0, r4, #16, #8
   80c60:	47a8      	blx	r5
	XPROGTarget_SendByte(AbsoluteAddress >> 24);
   80c62:	0e20      	lsrs	r0, r4, #24
   80c64:	47a8      	blx	r5
}
   80c66:	bd38      	pop	{r3, r4, r5, pc}
   80c68:	00081519 	.word	0x00081519

00080c6c <XMEGANVM_SendNVMRegAddress>:
/** Sends the given NVM register address to the target.
 *
 *  \param[in] Register  NVM register whose absolute address is to be sent
 */
static void XMEGANVM_SendNVMRegAddress(const uint8_t Register)
{
   80c6c:	b508      	push	{r3, lr}
	/* Determine the absolute register address from the NVM base memory address and the NVM register address */
	uint32_t Address = XPROG_Param_NVMBase | Register;
   80c6e:	4b03      	ldr	r3, [pc, #12]	; (80c7c <XMEGANVM_SendNVMRegAddress+0x10>)
   80c70:	681b      	ldr	r3, [r3, #0]

	/* Send the calculated 32-bit address to the target, LSB first */
	XMEGANVM_SendAddress(Address);
   80c72:	4318      	orrs	r0, r3
   80c74:	4b02      	ldr	r3, [pc, #8]	; (80c80 <XMEGANVM_SendNVMRegAddress+0x14>)
   80c76:	4798      	blx	r3
}
   80c78:	bd08      	pop	{r3, pc}
   80c7a:	bf00      	nop
   80c7c:	200001f8 	.word	0x200001f8
   80c80:	00080c4d 	.word	0x00080c4d

00080c84 <XMEGANVM_WaitWhileNVMBusBusy>:
 *  calculation.
 *
 *  \return Boolean \c true if the NVM controller became ready within the timeout period, \c false otherwise
 */
bool XMEGANVM_WaitWhileNVMBusBusy(void)
{
   80c84:	b508      	push	{r3, lr}
	/* Poll the STATUS register to check to see if NVM access has been enabled */
	for (;;)
	{
		/* Send the LDCS command to read the PDI STATUS register to see the NVM bus is active */
		XPROGTarget_SendByte(PDI_CMD_LDCS(PDI_REG_STATUS));
   80c86:	2080      	movs	r0, #128	; 0x80
   80c88:	4b06      	ldr	r3, [pc, #24]	; (80ca4 <XMEGANVM_WaitWhileNVMBusBusy+0x20>)
   80c8a:	4798      	blx	r3

		uint8_t StatusRegister = XPROGTarget_ReceiveByte();
   80c8c:	4b06      	ldr	r3, [pc, #24]	; (80ca8 <XMEGANVM_WaitWhileNVMBusBusy+0x24>)
   80c8e:	4798      	blx	r3

		/* We might have timed out waiting for the status register read response, check here */
		if (TimeoutTicksRemaining == 0) {
   80c90:	4b06      	ldr	r3, [pc, #24]	; (80cac <XMEGANVM_WaitWhileNVMBusBusy+0x28>)
   80c92:	681b      	ldr	r3, [r3, #0]
   80c94:	b123      	cbz	r3, 80ca0 <XMEGANVM_WaitWhileNVMBusBusy+0x1c>
		  return false;
		}

		/* Check the status register read response to see if the NVM bus is enabled */
		if (StatusRegister & PDI_STATUS_NVM) {
   80c96:	f010 0f02 	tst.w	r0, #2
   80c9a:	d0f4      	beq.n	80c86 <XMEGANVM_WaitWhileNVMBusBusy+0x2>
		  return true;
   80c9c:	2001      	movs	r0, #1
   80c9e:	e000      	b.n	80ca2 <XMEGANVM_WaitWhileNVMBusBusy+0x1e>
		  return false;
   80ca0:	2000      	movs	r0, #0
		}
	}
}
   80ca2:	bd08      	pop	{r3, pc}
   80ca4:	00081519 	.word	0x00081519
   80ca8:	00081545 	.word	0x00081545
   80cac:	20000ec0 	.word	0x20000ec0

00080cb0 <XMEGANVM_WaitWhileNVMControllerBusy>:
 *  timeout period expires.
 *
 *  \return Boolean \c true if the NVM controller became ready within the timeout period, \c false otherwise
 */
bool XMEGANVM_WaitWhileNVMControllerBusy(void)
{
   80cb0:	b508      	push	{r3, lr}
	/* Preload the pointer register with the NVM STATUS register address to check the BUSY flag */
	XPROGTarget_SendByte(PDI_CMD_ST(PDI_POINTER_DIRECT, PDI_DATASIZE_4BYTES));
   80cb2:	206b      	movs	r0, #107	; 0x6b
   80cb4:	4b09      	ldr	r3, [pc, #36]	; (80cdc <XMEGANVM_WaitWhileNVMControllerBusy+0x2c>)
   80cb6:	4798      	blx	r3
	XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_STATUS);
   80cb8:	200f      	movs	r0, #15
   80cba:	4b09      	ldr	r3, [pc, #36]	; (80ce0 <XMEGANVM_WaitWhileNVMControllerBusy+0x30>)
   80cbc:	4798      	blx	r3

	/* Poll the NVM STATUS register while the NVM controller is busy */
	for (;;)
	{
		/* Fetch the current status value via the pointer register (without auto-increment afterwards) */
		XPROGTarget_SendByte(PDI_CMD_LD(PDI_POINTER_INDIRECT, PDI_DATASIZE_1BYTE));
   80cbe:	2020      	movs	r0, #32
   80cc0:	4b06      	ldr	r3, [pc, #24]	; (80cdc <XMEGANVM_WaitWhileNVMControllerBusy+0x2c>)
   80cc2:	4798      	blx	r3

		uint8_t StatusRegister = XPROGTarget_ReceiveByte();
   80cc4:	4b07      	ldr	r3, [pc, #28]	; (80ce4 <XMEGANVM_WaitWhileNVMControllerBusy+0x34>)
   80cc6:	4798      	blx	r3

		/* We might have timed out waiting for the status register read response, check here */
		if (TimeoutTicksRemaining == 0){
   80cc8:	4b07      	ldr	r3, [pc, #28]	; (80ce8 <XMEGANVM_WaitWhileNVMControllerBusy+0x38>)
   80cca:	681b      	ldr	r3, [r3, #0]
   80ccc:	b123      	cbz	r3, 80cd8 <XMEGANVM_WaitWhileNVMControllerBusy+0x28>
		  return false;
		}

		/* Check to see if the BUSY flag is still set */
		if (!(StatusRegister & (1 << 7))) {
   80cce:	f010 0f80 	tst.w	r0, #128	; 0x80
   80cd2:	d1f4      	bne.n	80cbe <XMEGANVM_WaitWhileNVMControllerBusy+0xe>
		  return true;
   80cd4:	2001      	movs	r0, #1
   80cd6:	e000      	b.n	80cda <XMEGANVM_WaitWhileNVMControllerBusy+0x2a>
		  return false;
   80cd8:	2000      	movs	r0, #0
		}
	}
}
   80cda:	bd08      	pop	{r3, pc}
   80cdc:	00081519 	.word	0x00081519
   80ce0:	00080c6d 	.word	0x00080c6d
   80ce4:	00081545 	.word	0x00081545
   80ce8:	20000ec0 	.word	0x20000ec0

00080cec <XMEGANVM_EnablePDI>:
/** Enables the physical PDI interface on the target and enables access to the internal NVM controller.
 *
 *  \return Boolean \c true if the PDI interface was enabled successfully, \c false otherwise
 */
bool XMEGANVM_EnablePDI(void)
{
   80cec:	b510      	push	{r4, lr}
   80cee:	b082      	sub	sp, #8
	/* Enable PDI programming mode with the attached target */
	XPROGTarget_EnableTargetPDI();
   80cf0:	4b11      	ldr	r3, [pc, #68]	; (80d38 <XMEGANVM_EnablePDI+0x4c>)
   80cf2:	4798      	blx	r3

	/* Store the RESET key into the RESET PDI register to keep the XMEGA in reset */
	XPROGTarget_SendByte(PDI_CMD_STCS(PDI_REG_RESET));
   80cf4:	20c1      	movs	r0, #193	; 0xc1
   80cf6:	4c11      	ldr	r4, [pc, #68]	; (80d3c <XMEGANVM_EnablePDI+0x50>)
   80cf8:	47a0      	blx	r4
	XPROGTarget_SendByte(PDI_RESET_KEY);
   80cfa:	2059      	movs	r0, #89	; 0x59
   80cfc:	47a0      	blx	r4

	/* Lower direction change guard time to 32 USART bits */
	XPROGTarget_SendByte(PDI_CMD_STCS(PDI_REG_CTRL));
   80cfe:	20c2      	movs	r0, #194	; 0xc2
   80d00:	47a0      	blx	r4
	XPROGTarget_SendByte(0x02);
   80d02:	2002      	movs	r0, #2
   80d04:	47a0      	blx	r4

	/* Enable access to the XPROG NVM bus by sending the documented NVM access key to the device */
	XPROGTarget_SendByte(PDI_CMD_KEY);
   80d06:	20e0      	movs	r0, #224	; 0xe0
   80d08:	47a0      	blx	r4
	for (uint8_t i = sizeof(PDI_NVMENABLE_KEY); i > 0; i--)
   80d0a:	2408      	movs	r4, #8
   80d0c:	e00d      	b.n	80d2a <XMEGANVM_EnablePDI+0x3e>
	  XPROGTarget_SendByte(PDI_NVMENABLE_KEY[i - 1]);
   80d0e:	4a0c      	ldr	r2, [pc, #48]	; (80d40 <XMEGANVM_EnablePDI+0x54>)
   80d10:	e892 0003 	ldmia.w	r2, {r0, r1}
   80d14:	ab02      	add	r3, sp, #8
   80d16:	e903 0003 	stmdb	r3, {r0, r1}
   80d1a:	1de3      	adds	r3, r4, #7
   80d1c:	3c01      	subs	r4, #1
   80d1e:	446b      	add	r3, sp
   80d20:	f813 0c08 	ldrb.w	r0, [r3, #-8]
   80d24:	4b05      	ldr	r3, [pc, #20]	; (80d3c <XMEGANVM_EnablePDI+0x50>)
   80d26:	4798      	blx	r3
	for (uint8_t i = sizeof(PDI_NVMENABLE_KEY); i > 0; i--)
   80d28:	b2e4      	uxtb	r4, r4
   80d2a:	2c00      	cmp	r4, #0
   80d2c:	d1ef      	bne.n	80d0e <XMEGANVM_EnablePDI+0x22>

	/* Wait until the NVM bus becomes active */
	return XMEGANVM_WaitWhileNVMBusBusy();
   80d2e:	4b05      	ldr	r3, [pc, #20]	; (80d44 <XMEGANVM_EnablePDI+0x58>)
   80d30:	4798      	blx	r3
}
   80d32:	b002      	add	sp, #8
   80d34:	bd10      	pop	{r4, pc}
   80d36:	bf00      	nop
   80d38:	000815e9 	.word	0x000815e9
   80d3c:	00081519 	.word	0x00081519
   80d40:	0008c13c 	.word	0x0008c13c
   80d44:	00080c85 	.word	0x00080c85

00080d48 <XMEGANVM_DisablePDI>:

/** Removes access to the target's NVM controller and physically disables the target's physical PDI interface. */
void XMEGANVM_DisablePDI(void)
{
   80d48:	b510      	push	{r4, lr}
	XMEGANVM_WaitWhileNVMBusBusy();
   80d4a:	4b09      	ldr	r3, [pc, #36]	; (80d70 <XMEGANVM_DisablePDI+0x28>)
   80d4c:	4798      	blx	r3
	 * change takes effect, as in some cases it takes multiple writes (silicon bug?).
	 */
	do
	{
		/* Clear reset register */
		XPROGTarget_SendByte(PDI_CMD_STCS(PDI_REG_RESET));
   80d4e:	20c1      	movs	r0, #193	; 0xc1
   80d50:	4c08      	ldr	r4, [pc, #32]	; (80d74 <XMEGANVM_DisablePDI+0x2c>)
   80d52:	47a0      	blx	r4
		XPROGTarget_SendByte(0x00);
   80d54:	2000      	movs	r0, #0
   80d56:	47a0      	blx	r4

		/* Read back the reset register, check to see if it took effect */
		XPROGTarget_SendByte(PDI_CMD_LDCS(PDI_REG_RESET));
   80d58:	2081      	movs	r0, #129	; 0x81
   80d5a:	47a0      	blx	r4
	} while ((XPROGTarget_ReceiveByte() != 0x00) && TimeoutTicksRemaining);
   80d5c:	4b06      	ldr	r3, [pc, #24]	; (80d78 <XMEGANVM_DisablePDI+0x30>)
   80d5e:	4798      	blx	r3
   80d60:	b118      	cbz	r0, 80d6a <XMEGANVM_DisablePDI+0x22>
   80d62:	4b06      	ldr	r3, [pc, #24]	; (80d7c <XMEGANVM_DisablePDI+0x34>)
   80d64:	681b      	ldr	r3, [r3, #0]
   80d66:	2b00      	cmp	r3, #0
   80d68:	d1f1      	bne.n	80d4e <XMEGANVM_DisablePDI+0x6>

	XPROGTarget_DisableTargetPDI();
   80d6a:	4b05      	ldr	r3, [pc, #20]	; (80d80 <XMEGANVM_DisablePDI+0x38>)
   80d6c:	4798      	blx	r3
}
   80d6e:	bd10      	pop	{r4, pc}
   80d70:	00080c85 	.word	0x00080c85
   80d74:	00081519 	.word	0x00081519
   80d78:	00081545 	.word	0x00081545
   80d7c:	20000ec0 	.word	0x20000ec0
   80d80:	000814bd 	.word	0x000814bd

00080d84 <XMEGANVM_ReadMemory>:
 *  \return Boolean \c true if the command sequence complete successfully
 */
bool XMEGANVM_ReadMemory(const uint32_t ReadAddress,
                         uint8_t* ReadBuffer,
                         uint16_t ReadSize)
{
   80d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80d86:	4605      	mov	r5, r0
   80d88:	460e      	mov	r6, r1
   80d8a:	4614      	mov	r4, r2
	/* Wait until the NVM controller is no longer busy */
	if (!(XMEGANVM_WaitWhileNVMControllerBusy()))
   80d8c:	4b1b      	ldr	r3, [pc, #108]	; (80dfc <XMEGANVM_ReadMemory+0x78>)
   80d8e:	4798      	blx	r3
   80d90:	4603      	mov	r3, r0
   80d92:	b908      	cbnz	r0, 80d98 <XMEGANVM_ReadMemory+0x14>
		XMEGANVM_SendAddress(ReadAddress);
		*(ReadBuffer++) = XPROGTarget_ReceiveByte();
	}

	return (TimeoutTicksRemaining > 0);
}
   80d94:	4618      	mov	r0, r3
   80d96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   80d98:	204c      	movs	r0, #76	; 0x4c
   80d9a:	4f19      	ldr	r7, [pc, #100]	; (80e00 <XMEGANVM_ReadMemory+0x7c>)
   80d9c:	47b8      	blx	r7
	XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CMD);
   80d9e:	200a      	movs	r0, #10
   80da0:	4b18      	ldr	r3, [pc, #96]	; (80e04 <XMEGANVM_ReadMemory+0x80>)
   80da2:	4798      	blx	r3
	XPROGTarget_SendByte(XMEGA_NVM_CMD_READNVM);
   80da4:	2043      	movs	r0, #67	; 0x43
   80da6:	47b8      	blx	r7
	if (ReadSize > 1)
   80da8:	2c01      	cmp	r4, #1
   80daa:	d917      	bls.n	80ddc <XMEGANVM_ReadMemory+0x58>
		XPROGTarget_SendByte(PDI_CMD_ST(PDI_POINTER_DIRECT, PDI_DATASIZE_4BYTES));
   80dac:	206b      	movs	r0, #107	; 0x6b
   80dae:	47b8      	blx	r7
		XMEGANVM_SendAddress(ReadAddress);
   80db0:	4628      	mov	r0, r5
   80db2:	4b15      	ldr	r3, [pc, #84]	; (80e08 <XMEGANVM_ReadMemory+0x84>)
   80db4:	4798      	blx	r3
		XPROGTarget_SendByte(PDI_CMD_REPEAT(PDI_DATASIZE_1BYTE));
   80db6:	20a0      	movs	r0, #160	; 0xa0
   80db8:	47b8      	blx	r7
		XPROGTarget_SendByte(ReadSize - 1);
   80dba:	1e60      	subs	r0, r4, #1
   80dbc:	b2c0      	uxtb	r0, r0
   80dbe:	47b8      	blx	r7
		XPROGTarget_SendByte(PDI_CMD_LD(PDI_POINTER_INDIRECT_PI, PDI_DATASIZE_1BYTE));
   80dc0:	2024      	movs	r0, #36	; 0x24
   80dc2:	47b8      	blx	r7
		while (ReadSize-- && TimeoutTicksRemaining)
   80dc4:	1e63      	subs	r3, r4, #1
   80dc6:	b29d      	uxth	r5, r3
   80dc8:	b18c      	cbz	r4, 80dee <XMEGANVM_ReadMemory+0x6a>
   80dca:	4b10      	ldr	r3, [pc, #64]	; (80e0c <XMEGANVM_ReadMemory+0x88>)
   80dcc:	681b      	ldr	r3, [r3, #0]
   80dce:	b173      	cbz	r3, 80dee <XMEGANVM_ReadMemory+0x6a>
		  *(ReadBuffer++) = XPROGTarget_ReceiveByte();
   80dd0:	4b0f      	ldr	r3, [pc, #60]	; (80e10 <XMEGANVM_ReadMemory+0x8c>)
   80dd2:	4798      	blx	r3
   80dd4:	f806 0b01 	strb.w	r0, [r6], #1
		while (ReadSize-- && TimeoutTicksRemaining)
   80dd8:	462c      	mov	r4, r5
   80dda:	e7f3      	b.n	80dc4 <XMEGANVM_ReadMemory+0x40>
		XPROGTarget_SendByte(PDI_CMD_LDS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   80ddc:	200c      	movs	r0, #12
   80dde:	4b08      	ldr	r3, [pc, #32]	; (80e00 <XMEGANVM_ReadMemory+0x7c>)
   80de0:	4798      	blx	r3
		XMEGANVM_SendAddress(ReadAddress);
   80de2:	4628      	mov	r0, r5
   80de4:	4b08      	ldr	r3, [pc, #32]	; (80e08 <XMEGANVM_ReadMemory+0x84>)
   80de6:	4798      	blx	r3
		*(ReadBuffer++) = XPROGTarget_ReceiveByte();
   80de8:	4b09      	ldr	r3, [pc, #36]	; (80e10 <XMEGANVM_ReadMemory+0x8c>)
   80dea:	4798      	blx	r3
   80dec:	7030      	strb	r0, [r6, #0]
	return (TimeoutTicksRemaining > 0);
   80dee:	4b07      	ldr	r3, [pc, #28]	; (80e0c <XMEGANVM_ReadMemory+0x88>)
   80df0:	681b      	ldr	r3, [r3, #0]
   80df2:	3b00      	subs	r3, #0
   80df4:	bf18      	it	ne
   80df6:	2301      	movne	r3, #1
   80df8:	e7cc      	b.n	80d94 <XMEGANVM_ReadMemory+0x10>
   80dfa:	bf00      	nop
   80dfc:	00080cb1 	.word	0x00080cb1
   80e00:	00081519 	.word	0x00081519
   80e04:	00080c6d 	.word	0x00080c6d
   80e08:	00080c4d 	.word	0x00080c4d
   80e0c:	20000ec0 	.word	0x20000ec0
   80e10:	00081545 	.word	0x00081545

00080e14 <XMEGANVM_WriteByteMemory>:
 *  \return Boolean \c true if the command sequence complete successfully
 */
bool XMEGANVM_WriteByteMemory(const uint8_t WriteCommand,
                              const uint32_t WriteAddress,
                              const uint8_t data)
{
   80e14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80e18:	4607      	mov	r7, r0
   80e1a:	4688      	mov	r8, r1
   80e1c:	4616      	mov	r6, r2
	/* Wait until the NVM controller is no longer busy */
	if (!(XMEGANVM_WaitWhileNVMControllerBusy()))
   80e1e:	4b0b      	ldr	r3, [pc, #44]	; (80e4c <XMEGANVM_WriteByteMemory+0x38>)
   80e20:	4798      	blx	r3
   80e22:	4605      	mov	r5, r0
   80e24:	b910      	cbnz	r0, 80e2c <XMEGANVM_WriteByteMemory+0x18>
	XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
	XMEGANVM_SendAddress(WriteAddress);
	XPROGTarget_SendByte(data);

	return true;
}
   80e26:	4628      	mov	r0, r5
   80e28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   80e2c:	204c      	movs	r0, #76	; 0x4c
   80e2e:	4c08      	ldr	r4, [pc, #32]	; (80e50 <XMEGANVM_WriteByteMemory+0x3c>)
   80e30:	47a0      	blx	r4
	XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CMD);
   80e32:	200a      	movs	r0, #10
   80e34:	4b07      	ldr	r3, [pc, #28]	; (80e54 <XMEGANVM_WriteByteMemory+0x40>)
   80e36:	4798      	blx	r3
	XPROGTarget_SendByte(WriteCommand);
   80e38:	4638      	mov	r0, r7
   80e3a:	47a0      	blx	r4
	XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   80e3c:	204c      	movs	r0, #76	; 0x4c
   80e3e:	47a0      	blx	r4
	XMEGANVM_SendAddress(WriteAddress);
   80e40:	4640      	mov	r0, r8
   80e42:	4b05      	ldr	r3, [pc, #20]	; (80e58 <XMEGANVM_WriteByteMemory+0x44>)
   80e44:	4798      	blx	r3
	XPROGTarget_SendByte(data);
   80e46:	4630      	mov	r0, r6
   80e48:	47a0      	blx	r4
	return true;
   80e4a:	e7ec      	b.n	80e26 <XMEGANVM_WriteByteMemory+0x12>
   80e4c:	00080cb1 	.word	0x00080cb1
   80e50:	00081519 	.word	0x00081519
   80e54:	00080c6d 	.word	0x00080c6d
   80e58:	00080c4d 	.word	0x00080c4d

00080e5c <XMEGANVM_WritePageMemory>:
                              const uint8_t WritePageCommand,
                              const uint8_t PageMode,
                              const uint32_t WriteAddress,
                              const uint8_t* WriteBuffer,
                              uint16_t WriteSize)
{
   80e5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   80e60:	4607      	mov	r7, r0
   80e62:	4690      	mov	r8, r2
   80e64:	461e      	mov	r6, r3
   80e66:	f8bd 4028 	ldrh.w	r4, [sp, #40]	; 0x28
	if (PageMode & XPROG_PAGEMODE_ERASE)
   80e6a:	f013 0f01 	tst.w	r3, #1
   80e6e:	d107      	bne.n	80e80 <XMEGANVM_WritePageMemory+0x24>
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CTRLA);
		XPROGTarget_SendByte(XMEGA_NVM_BIT_CTRLA_CMDEX);
	}

	if (WriteSize)
   80e70:	b9e4      	cbnz	r4, 80eac <XMEGANVM_WritePageMemory+0x50>
		XPROGTarget_SendByte(PDI_CMD_ST(PDI_POINTER_INDIRECT_PI, PDI_DATASIZE_1BYTE));
		while (WriteSize--)
		  XPROGTarget_SendByte(*(WriteBuffer++));
	}

	if (PageMode & XPROG_PAGEMODE_WRITE)
   80e72:	f016 0f02 	tst.w	r6, #2
   80e76:	d13f      	bne.n	80ef8 <XMEGANVM_WritePageMemory+0x9c>
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
		XMEGANVM_SendAddress(WriteAddress);
		XPROGTarget_SendByte(0x00);
	}

	return true;
   80e78:	2501      	movs	r5, #1
}
   80e7a:	4628      	mov	r0, r5
   80e7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   80e80:	4689      	mov	r9, r1
		if (!(XMEGANVM_WaitWhileNVMControllerBusy()))
   80e82:	4b28      	ldr	r3, [pc, #160]	; (80f24 <XMEGANVM_WritePageMemory+0xc8>)
   80e84:	4798      	blx	r3
   80e86:	4605      	mov	r5, r0
   80e88:	2800      	cmp	r0, #0
   80e8a:	d0f6      	beq.n	80e7a <XMEGANVM_WritePageMemory+0x1e>
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   80e8c:	204c      	movs	r0, #76	; 0x4c
   80e8e:	4d26      	ldr	r5, [pc, #152]	; (80f28 <XMEGANVM_WritePageMemory+0xcc>)
   80e90:	47a8      	blx	r5
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CMD);
   80e92:	200a      	movs	r0, #10
   80e94:	f8df a094 	ldr.w	sl, [pc, #148]	; 80f2c <XMEGANVM_WritePageMemory+0xd0>
   80e98:	47d0      	blx	sl
		XPROGTarget_SendByte(EraseBuffCommand);
   80e9a:	4648      	mov	r0, r9
   80e9c:	47a8      	blx	r5
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   80e9e:	204c      	movs	r0, #76	; 0x4c
   80ea0:	47a8      	blx	r5
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CTRLA);
   80ea2:	200b      	movs	r0, #11
   80ea4:	47d0      	blx	sl
		XPROGTarget_SendByte(XMEGA_NVM_BIT_CTRLA_CMDEX);
   80ea6:	2001      	movs	r0, #1
   80ea8:	47a8      	blx	r5
   80eaa:	e7e1      	b.n	80e70 <XMEGANVM_WritePageMemory+0x14>
		if (!(XMEGANVM_WaitWhileNVMControllerBusy()))
   80eac:	4b1d      	ldr	r3, [pc, #116]	; (80f24 <XMEGANVM_WritePageMemory+0xc8>)
   80eae:	4798      	blx	r3
   80eb0:	4605      	mov	r5, r0
   80eb2:	2800      	cmp	r0, #0
   80eb4:	d0e1      	beq.n	80e7a <XMEGANVM_WritePageMemory+0x1e>
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   80eb6:	204c      	movs	r0, #76	; 0x4c
   80eb8:	4d1b      	ldr	r5, [pc, #108]	; (80f28 <XMEGANVM_WritePageMemory+0xcc>)
   80eba:	47a8      	blx	r5
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CMD);
   80ebc:	200a      	movs	r0, #10
   80ebe:	4b1b      	ldr	r3, [pc, #108]	; (80f2c <XMEGANVM_WritePageMemory+0xd0>)
   80ec0:	4798      	blx	r3
		XPROGTarget_SendByte(WriteBuffCommand);
   80ec2:	4638      	mov	r0, r7
   80ec4:	47a8      	blx	r5
		XPROGTarget_SendByte(PDI_CMD_ST(PDI_POINTER_DIRECT, PDI_DATASIZE_4BYTES));
   80ec6:	206b      	movs	r0, #107	; 0x6b
   80ec8:	47a8      	blx	r5
		XMEGANVM_SendAddress(WriteAddress);
   80eca:	9808      	ldr	r0, [sp, #32]
   80ecc:	4b18      	ldr	r3, [pc, #96]	; (80f30 <XMEGANVM_WritePageMemory+0xd4>)
   80ece:	4798      	blx	r3
		XPROGTarget_SendByte(PDI_CMD_REPEAT(PDI_DATASIZE_1BYTE));
   80ed0:	20a0      	movs	r0, #160	; 0xa0
   80ed2:	47a8      	blx	r5
		XPROGTarget_SendByte(WriteSize - 1);
   80ed4:	1e60      	subs	r0, r4, #1
   80ed6:	b2c0      	uxtb	r0, r0
   80ed8:	47a8      	blx	r5
		XPROGTarget_SendByte(PDI_CMD_ST(PDI_POINTER_INDIRECT_PI, PDI_DATASIZE_1BYTE));
   80eda:	2064      	movs	r0, #100	; 0x64
   80edc:	47a8      	blx	r5
		while (WriteSize--)
   80ede:	e006      	b.n	80eee <XMEGANVM_WritePageMemory+0x92>
		  XPROGTarget_SendByte(*(WriteBuffer++));
   80ee0:	9f09      	ldr	r7, [sp, #36]	; 0x24
   80ee2:	f817 0b01 	ldrb.w	r0, [r7], #1
   80ee6:	4b10      	ldr	r3, [pc, #64]	; (80f28 <XMEGANVM_WritePageMemory+0xcc>)
   80ee8:	4798      	blx	r3
		while (WriteSize--)
   80eea:	462c      	mov	r4, r5
		  XPROGTarget_SendByte(*(WriteBuffer++));
   80eec:	9709      	str	r7, [sp, #36]	; 0x24
		while (WriteSize--)
   80eee:	1e61      	subs	r1, r4, #1
   80ef0:	b28d      	uxth	r5, r1
   80ef2:	2c00      	cmp	r4, #0
   80ef4:	d1f4      	bne.n	80ee0 <XMEGANVM_WritePageMemory+0x84>
   80ef6:	e7bc      	b.n	80e72 <XMEGANVM_WritePageMemory+0x16>
		if (!(XMEGANVM_WaitWhileNVMControllerBusy()))
   80ef8:	4b0a      	ldr	r3, [pc, #40]	; (80f24 <XMEGANVM_WritePageMemory+0xc8>)
   80efa:	4798      	blx	r3
   80efc:	4605      	mov	r5, r0
   80efe:	2800      	cmp	r0, #0
   80f00:	d0bb      	beq.n	80e7a <XMEGANVM_WritePageMemory+0x1e>
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   80f02:	204c      	movs	r0, #76	; 0x4c
   80f04:	4c08      	ldr	r4, [pc, #32]	; (80f28 <XMEGANVM_WritePageMemory+0xcc>)
   80f06:	47a0      	blx	r4
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CMD);
   80f08:	200a      	movs	r0, #10
   80f0a:	4b08      	ldr	r3, [pc, #32]	; (80f2c <XMEGANVM_WritePageMemory+0xd0>)
   80f0c:	4798      	blx	r3
		XPROGTarget_SendByte(WritePageCommand);
   80f0e:	4640      	mov	r0, r8
   80f10:	47a0      	blx	r4
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   80f12:	204c      	movs	r0, #76	; 0x4c
   80f14:	47a0      	blx	r4
		XMEGANVM_SendAddress(WriteAddress);
   80f16:	9808      	ldr	r0, [sp, #32]
   80f18:	4b05      	ldr	r3, [pc, #20]	; (80f30 <XMEGANVM_WritePageMemory+0xd4>)
   80f1a:	4798      	blx	r3
		XPROGTarget_SendByte(0x00);
   80f1c:	2000      	movs	r0, #0
   80f1e:	47a0      	blx	r4
   80f20:	e7ab      	b.n	80e7a <XMEGANVM_WritePageMemory+0x1e>
   80f22:	bf00      	nop
   80f24:	00080cb1 	.word	0x00080cb1
   80f28:	00081519 	.word	0x00081519
   80f2c:	00080c6d 	.word	0x00080c6d
   80f30:	00080c4d 	.word	0x00080c4d

00080f34 <XMEGANVM_EraseMemory>:
 *
 *  \return Boolean \c true if the command sequence complete successfully
 */
bool XMEGANVM_EraseMemory(const uint8_t EraseCommand,
                          const uint32_t Address)
{
   80f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80f36:	4604      	mov	r4, r0
   80f38:	460d      	mov	r5, r1
	/* Wait until the NVM controller is no longer busy */
	if (!(XMEGANVM_WaitWhileNVMControllerBusy()))
   80f3a:	4b36      	ldr	r3, [pc, #216]	; (81014 <XMEGANVM_EraseMemory+0xe0>)
   80f3c:	4798      	blx	r3
   80f3e:	4603      	mov	r3, r0
   80f40:	b1a8      	cbz	r0, 80f6e <XMEGANVM_EraseMemory+0x3a>
	  return false;

	/* EEPROM and Chip erasures are triggered differently to FLASH section erasures */
	if (EraseCommand == XMEGA_NVM_CMD_CHIPERASE)
   80f42:	2c40      	cmp	r4, #64	; 0x40
   80f44:	d015      	beq.n	80f72 <XMEGANVM_EraseMemory+0x3e>
		/* Set CMDEX bit in NVM CTRLA register to start the erase sequence */
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CTRLA);
		XPROGTarget_SendByte(XMEGA_NVM_BIT_CTRLA_CMDEX);
	}
	else if (EraseCommand == XMEGA_NVM_CMD_ERASEEEPROM)
   80f46:	2c30      	cmp	r4, #48	; 0x30
   80f48:	d022      	beq.n	80f90 <XMEGANVM_EraseMemory+0x5c>
		XPROGTarget_SendByte(XMEGA_NVM_BIT_CTRLA_CMDEX);
	}
	else
	{
		/* Send the memory erase command to the target */
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   80f4a:	204c      	movs	r0, #76	; 0x4c
   80f4c:	4e32      	ldr	r6, [pc, #200]	; (81018 <XMEGANVM_EraseMemory+0xe4>)
   80f4e:	47b0      	blx	r6
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CMD);
   80f50:	200a      	movs	r0, #10
   80f52:	4b32      	ldr	r3, [pc, #200]	; (8101c <XMEGANVM_EraseMemory+0xe8>)
   80f54:	4798      	blx	r3
		XPROGTarget_SendByte(EraseCommand);
   80f56:	4620      	mov	r0, r4
   80f58:	47b0      	blx	r6

		/* Other erase modes just need us to address a byte within the target memory space */
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   80f5a:	204c      	movs	r0, #76	; 0x4c
   80f5c:	47b0      	blx	r6
		XMEGANVM_SendAddress(Address);
   80f5e:	4628      	mov	r0, r5
   80f60:	4b2f      	ldr	r3, [pc, #188]	; (81020 <XMEGANVM_EraseMemory+0xec>)
   80f62:	4798      	blx	r3
		XPROGTarget_SendByte(0x00);
   80f64:	2000      	movs	r0, #0
   80f66:	47b0      	blx	r6
	}

	/* Wait until the NVM bus is ready again */
	if (!(XMEGANVM_WaitWhileNVMBusBusy())) {
   80f68:	4b2e      	ldr	r3, [pc, #184]	; (81024 <XMEGANVM_EraseMemory+0xf0>)
   80f6a:	4798      	blx	r3
   80f6c:	4603      	mov	r3, r0
	  return false;
	}

	return true;
}
   80f6e:	4618      	mov	r0, r3
   80f70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   80f72:	204c      	movs	r0, #76	; 0x4c
   80f74:	4d28      	ldr	r5, [pc, #160]	; (81018 <XMEGANVM_EraseMemory+0xe4>)
   80f76:	47a8      	blx	r5
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CMD);
   80f78:	200a      	movs	r0, #10
   80f7a:	4e28      	ldr	r6, [pc, #160]	; (8101c <XMEGANVM_EraseMemory+0xe8>)
   80f7c:	47b0      	blx	r6
		XPROGTarget_SendByte(EraseCommand);
   80f7e:	4620      	mov	r0, r4
   80f80:	47a8      	blx	r5
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   80f82:	204c      	movs	r0, #76	; 0x4c
   80f84:	47a8      	blx	r5
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CTRLA);
   80f86:	200b      	movs	r0, #11
   80f88:	47b0      	blx	r6
		XPROGTarget_SendByte(XMEGA_NVM_BIT_CTRLA_CMDEX);
   80f8a:	2001      	movs	r0, #1
   80f8c:	47a8      	blx	r5
   80f8e:	e7eb      	b.n	80f68 <XMEGANVM_EraseMemory+0x34>
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   80f90:	204c      	movs	r0, #76	; 0x4c
   80f92:	4e21      	ldr	r6, [pc, #132]	; (81018 <XMEGANVM_EraseMemory+0xe4>)
   80f94:	47b0      	blx	r6
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CMD);
   80f96:	200a      	movs	r0, #10
   80f98:	4f20      	ldr	r7, [pc, #128]	; (8101c <XMEGANVM_EraseMemory+0xe8>)
   80f9a:	47b8      	blx	r7
		XPROGTarget_SendByte(XMEGA_NVM_CMD_ERASEEEPROMPAGEBUFF);
   80f9c:	2036      	movs	r0, #54	; 0x36
   80f9e:	47b0      	blx	r6
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   80fa0:	204c      	movs	r0, #76	; 0x4c
   80fa2:	47b0      	blx	r6
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CTRLA);
   80fa4:	200b      	movs	r0, #11
   80fa6:	47b8      	blx	r7
		XPROGTarget_SendByte(XMEGA_NVM_BIT_CTRLA_CMDEX);
   80fa8:	2001      	movs	r0, #1
   80faa:	47b0      	blx	r6
		if (!(XMEGANVM_WaitWhileNVMControllerBusy()))
   80fac:	4b19      	ldr	r3, [pc, #100]	; (81014 <XMEGANVM_EraseMemory+0xe0>)
   80fae:	4798      	blx	r3
   80fb0:	4603      	mov	r3, r0
   80fb2:	2800      	cmp	r0, #0
   80fb4:	d0db      	beq.n	80f6e <XMEGANVM_EraseMemory+0x3a>
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   80fb6:	204c      	movs	r0, #76	; 0x4c
   80fb8:	47b0      	blx	r6
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CMD);
   80fba:	200a      	movs	r0, #10
   80fbc:	47b8      	blx	r7
		XPROGTarget_SendByte(XMEGA_NVM_CMD_LOADEEPROMPAGEBUFF);
   80fbe:	2033      	movs	r0, #51	; 0x33
   80fc0:	47b0      	blx	r6
		XPROGTarget_SendByte(PDI_CMD_ST(PDI_POINTER_DIRECT, PDI_DATASIZE_4BYTES));
   80fc2:	206b      	movs	r0, #107	; 0x6b
   80fc4:	47b0      	blx	r6
		XMEGANVM_SendAddress(Address);
   80fc6:	4628      	mov	r0, r5
   80fc8:	4b15      	ldr	r3, [pc, #84]	; (81020 <XMEGANVM_EraseMemory+0xec>)
   80fca:	4798      	blx	r3
		XPROGTarget_SendByte(PDI_CMD_REPEAT(PDI_DATASIZE_1BYTE));
   80fcc:	20a0      	movs	r0, #160	; 0xa0
   80fce:	47b0      	blx	r6
		XPROGTarget_SendByte(XPROG_Param_EEPageSize - 1);
   80fd0:	4b15      	ldr	r3, [pc, #84]	; (81028 <XMEGANVM_EraseMemory+0xf4>)
   80fd2:	8818      	ldrh	r0, [r3, #0]
   80fd4:	3801      	subs	r0, #1
   80fd6:	b2c0      	uxtb	r0, r0
   80fd8:	47b0      	blx	r6
		XPROGTarget_SendByte(PDI_CMD_ST(PDI_POINTER_INDIRECT_PI, PDI_DATASIZE_1BYTE));
   80fda:	2064      	movs	r0, #100	; 0x64
   80fdc:	47b0      	blx	r6
		for (uint8_t PageByte = 0; PageByte < XPROG_Param_EEPageSize; PageByte++)
   80fde:	2500      	movs	r5, #0
   80fe0:	e004      	b.n	80fec <XMEGANVM_EraseMemory+0xb8>
		  XPROGTarget_SendByte(0x00);
   80fe2:	2000      	movs	r0, #0
   80fe4:	4b0c      	ldr	r3, [pc, #48]	; (81018 <XMEGANVM_EraseMemory+0xe4>)
   80fe6:	4798      	blx	r3
		for (uint8_t PageByte = 0; PageByte < XPROG_Param_EEPageSize; PageByte++)
   80fe8:	3501      	adds	r5, #1
   80fea:	b2ed      	uxtb	r5, r5
   80fec:	b2ab      	uxth	r3, r5
   80fee:	4a0e      	ldr	r2, [pc, #56]	; (81028 <XMEGANVM_EraseMemory+0xf4>)
   80ff0:	8812      	ldrh	r2, [r2, #0]
   80ff2:	4293      	cmp	r3, r2
   80ff4:	d3f5      	bcc.n	80fe2 <XMEGANVM_EraseMemory+0xae>
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   80ff6:	204c      	movs	r0, #76	; 0x4c
   80ff8:	4d07      	ldr	r5, [pc, #28]	; (81018 <XMEGANVM_EraseMemory+0xe4>)
   80ffa:	47a8      	blx	r5
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CMD);
   80ffc:	200a      	movs	r0, #10
   80ffe:	4e07      	ldr	r6, [pc, #28]	; (8101c <XMEGANVM_EraseMemory+0xe8>)
   81000:	47b0      	blx	r6
		XPROGTarget_SendByte(EraseCommand);
   81002:	4620      	mov	r0, r4
   81004:	47a8      	blx	r5
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   81006:	204c      	movs	r0, #76	; 0x4c
   81008:	47a8      	blx	r5
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CTRLA);
   8100a:	200b      	movs	r0, #11
   8100c:	47b0      	blx	r6
		XPROGTarget_SendByte(XMEGA_NVM_BIT_CTRLA_CMDEX);
   8100e:	2001      	movs	r0, #1
   81010:	47a8      	blx	r5
   81012:	e7a9      	b.n	80f68 <XMEGANVM_EraseMemory+0x34>
   81014:	00080cb1 	.word	0x00080cb1
   81018:	00081519 	.word	0x00081519
   8101c:	00080c6d 	.word	0x00080c6d
   81020:	00080c4d 	.word	0x00080c4d
   81024:	00080c85 	.word	0x00080c85
   81028:	200001f4 	.word	0x200001f4

0008102c <XPROGProtocol_EnterXPROGMode>:
	
	return false;
}
/** Handler for the XPROG ENTER_PROGMODE command to establish a connection with the attached device. */
static void XPROGProtocol_EnterXPROGMode(void)
{	
   8102c:	b508      	push	{r3, lr}
	bool NVMBusEnabled = XMEGANVM_EnablePDI();
   8102e:	4b03      	ldr	r3, [pc, #12]	; (8103c <XPROGProtocol_EnterXPROGMode+0x10>)
   81030:	4798      	blx	r3
	XPROG_Status = NVMBusEnabled ? XPROG_ERR_OK : XPROG_ERR_FAILED;
   81032:	f080 0001 	eor.w	r0, r0, #1
   81036:	4b02      	ldr	r3, [pc, #8]	; (81040 <XPROGProtocol_EnterXPROGMode+0x14>)
   81038:	7018      	strb	r0, [r3, #0]
}
   8103a:	bd08      	pop	{r3, pc}
   8103c:	00080ced 	.word	0x00080ced
   81040:	20000db6 	.word	0x20000db6

00081044 <XPROGProtocol_LeaveXPROGMode>:

/** Handler for the XPROG LEAVE_PROGMODE command to terminate the PDI programming connection with
 *  the attached device.
 */
static void XPROGProtocol_LeaveXPROGMode(void)
{
   81044:	b508      	push	{r3, lr}
    XMEGANVM_DisablePDI();
   81046:	4b03      	ldr	r3, [pc, #12]	; (81054 <XPROGProtocol_LeaveXPROGMode+0x10>)
   81048:	4798      	blx	r3
	XPROG_Status = XPROG_ERR_OK;
   8104a:	4b03      	ldr	r3, [pc, #12]	; (81058 <XPROGProtocol_LeaveXPROGMode+0x14>)
   8104c:	2200      	movs	r2, #0
   8104e:	701a      	strb	r2, [r3, #0]
}
   81050:	bd08      	pop	{r3, pc}
   81052:	bf00      	nop
   81054:	00080d49 	.word	0x00080d49
   81058:	20000db6 	.word	0x20000db6

0008105c <XPROGProtocol_Erase>:

/** Handler for the XPRG ERASE command to erase a specific memory address space in the attached device. */
static void XPROGProtocol_Erase(void)
{
   8105c:	b508      	push	{r3, lr}
	XPROG_Status = XPROG_ERR_OK;
   8105e:	4b1d      	ldr	r3, [pc, #116]	; (810d4 <XPROGProtocol_Erase+0x78>)
   81060:	2200      	movs	r2, #0
   81062:	701a      	strb	r2, [r3, #0]
	
	if (udd_g_ctrlreq.payload_size < 5){
   81064:	4b1c      	ldr	r3, [pc, #112]	; (810d8 <XPROGProtocol_Erase+0x7c>)
   81066:	899b      	ldrh	r3, [r3, #12]
   81068:	2b04      	cmp	r3, #4
   8106a:	d915      	bls.n	81098 <XPROGProtocol_Erase+0x3c>
		XPROG_Status = XPROG_ERR_FAILED;
		return;
	}
	
	uint8_t MemoryType = udd_g_ctrlreq.payload[0]; //Not used
   8106c:	4b1a      	ldr	r3, [pc, #104]	; (810d8 <XPROGProtocol_Erase+0x7c>)
   8106e:	689b      	ldr	r3, [r3, #8]
   81070:	781a      	ldrb	r2, [r3, #0]
	uint32_t Address = (udd_g_ctrlreq.payload[4] << 24) | (udd_g_ctrlreq.payload[3] << 16) | (udd_g_ctrlreq.payload[2] << 8) | (udd_g_ctrlreq.payload[1]);
   81072:	7918      	ldrb	r0, [r3, #4]
   81074:	78d9      	ldrb	r1, [r3, #3]
   81076:	0409      	lsls	r1, r1, #16
   81078:	ea41 6100 	orr.w	r1, r1, r0, lsl #24
   8107c:	7898      	ldrb	r0, [r3, #2]
   8107e:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
   81082:	785b      	ldrb	r3, [r3, #1]
   81084:	4319      	orrs	r1, r3

	uint8_t EraseCommand;

	/* Determine which NVM command to send to the device depending on the memory to erase */
	switch (MemoryType)
   81086:	1e53      	subs	r3, r2, #1
   81088:	2b07      	cmp	r3, #7
   8108a:	d81e      	bhi.n	810ca <XPROGProtocol_Erase+0x6e>
   8108c:	e8df f003 	tbb	[pc, r3]
   81090:	13111f08 	.word	0x13111f08
   81094:	1b191715 	.word	0x1b191715
		XPROG_Status = XPROG_ERR_FAILED;
   81098:	4b0e      	ldr	r3, [pc, #56]	; (810d4 <XPROGProtocol_Erase+0x78>)
   8109a:	2201      	movs	r2, #1
   8109c:	701a      	strb	r2, [r3, #0]

	/* Erase the target memory, indicate timeout if occurred */
	if (XMEGANVM_EraseMemory(EraseCommand, Address) == false) {
		XPROG_Status = XPROG_ERR_TIMEOUT;		
	}
}
   8109e:	bd08      	pop	{r3, pc}
	switch (MemoryType)
   810a0:	2040      	movs	r0, #64	; 0x40
	if (XMEGANVM_EraseMemory(EraseCommand, Address) == false) {
   810a2:	4b0e      	ldr	r3, [pc, #56]	; (810dc <XPROGProtocol_Erase+0x80>)
   810a4:	4798      	blx	r3
   810a6:	2800      	cmp	r0, #0
   810a8:	d1f9      	bne.n	8109e <XPROGProtocol_Erase+0x42>
		XPROG_Status = XPROG_ERR_TIMEOUT;		
   810aa:	4b0a      	ldr	r3, [pc, #40]	; (810d4 <XPROGProtocol_Erase+0x78>)
   810ac:	2203      	movs	r2, #3
   810ae:	701a      	strb	r2, [r3, #0]
   810b0:	e7f5      	b.n	8109e <XPROGProtocol_Erase+0x42>
		EraseCommand = XMEGA_NVM_CMD_ERASEBOOTSEC;
   810b2:	2068      	movs	r0, #104	; 0x68
		break;
   810b4:	e7f5      	b.n	810a2 <XPROGProtocol_Erase+0x46>
		EraseCommand = XMEGA_NVM_CMD_ERASEEEPROM;
   810b6:	2030      	movs	r0, #48	; 0x30
		break;
   810b8:	e7f3      	b.n	810a2 <XPROGProtocol_Erase+0x46>
		EraseCommand = XMEGA_NVM_CMD_ERASEAPPSECPAGE;
   810ba:	2022      	movs	r0, #34	; 0x22
		break;
   810bc:	e7f1      	b.n	810a2 <XPROGProtocol_Erase+0x46>
		EraseCommand = XMEGA_NVM_CMD_ERASEBOOTSECPAGE;
   810be:	202a      	movs	r0, #42	; 0x2a
		break;
   810c0:	e7ef      	b.n	810a2 <XPROGProtocol_Erase+0x46>
		EraseCommand = XMEGA_NVM_CMD_ERASEEEPROMPAGE;
   810c2:	2032      	movs	r0, #50	; 0x32
		break;
   810c4:	e7ed      	b.n	810a2 <XPROGProtocol_Erase+0x46>
		EraseCommand = XMEGA_NVM_CMD_ERASEUSERSIG;
   810c6:	2018      	movs	r0, #24
		break;
   810c8:	e7eb      	b.n	810a2 <XPROGProtocol_Erase+0x46>
		EraseCommand = XMEGA_NVM_CMD_NOOP;
   810ca:	2000      	movs	r0, #0
		break;
   810cc:	e7e9      	b.n	810a2 <XPROGProtocol_Erase+0x46>
		EraseCommand = XMEGA_NVM_CMD_ERASEAPPSEC;
   810ce:	2020      	movs	r0, #32
   810d0:	e7e7      	b.n	810a2 <XPROGProtocol_Erase+0x46>
   810d2:	bf00      	nop
   810d4:	20000db6 	.word	0x20000db6
   810d8:	20001928 	.word	0x20001928
   810dc:	00080f35 	.word	0x00080f35

000810e0 <XPROGProtocol_WriteMemory>:

/** Handler for the XPROG WRITE_MEMORY command to write to a specific memory space within the attached device. */
static void XPROGProtocol_WriteMemory(uint8_t * outbuf)
{
   810e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   810e4:	b084      	sub	sp, #16
   810e6:	4605      	mov	r5, r0
	XPROG_Status = XPROG_ERR_OK;
   810e8:	4b35      	ldr	r3, [pc, #212]	; (811c0 <XPROGProtocol_WriteMemory+0xe0>)
   810ea:	2200      	movs	r2, #0
   810ec:	701a      	strb	r2, [r3, #0]
	
	if (udd_g_ctrlreq.req.wLength < 8) {
   810ee:	4b35      	ldr	r3, [pc, #212]	; (811c4 <XPROGProtocol_WriteMemory+0xe4>)
   810f0:	88db      	ldrh	r3, [r3, #6]
   810f2:	2b07      	cmp	r3, #7
   810f4:	d802      	bhi.n	810fc <XPROGProtocol_WriteMemory+0x1c>
		XPROG_Status = XPROG_ERR_FAILED;
   810f6:	4b32      	ldr	r3, [pc, #200]	; (811c0 <XPROGProtocol_WriteMemory+0xe0>)
   810f8:	2201      	movs	r2, #1
   810fa:	701a      	strb	r2, [r3, #0]
	}
	
	uint8_t MemoryType = udd_g_ctrlreq.payload[0];
   810fc:	4b31      	ldr	r3, [pc, #196]	; (811c4 <XPROGProtocol_WriteMemory+0xe4>)
   810fe:	689a      	ldr	r2, [r3, #8]
   81100:	7810      	ldrb	r0, [r2, #0]
	uint8_t  PageMode = udd_g_ctrlreq.payload[1];
   81102:	7853      	ldrb	r3, [r2, #1]
	uint32_t Address = (udd_g_ctrlreq.payload[5] << 24) | (udd_g_ctrlreq.payload[4] << 16) | (udd_g_ctrlreq.payload[3] << 8) | (udd_g_ctrlreq.payload[2]);
   81104:	7954      	ldrb	r4, [r2, #5]
   81106:	7911      	ldrb	r1, [r2, #4]
   81108:	0409      	lsls	r1, r1, #16
   8110a:	ea41 6104 	orr.w	r1, r1, r4, lsl #24
   8110e:	78d4      	ldrb	r4, [r2, #3]
   81110:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
   81114:	7894      	ldrb	r4, [r2, #2]
   81116:	430c      	orrs	r4, r1
	uint16_t Length = udd_g_ctrlreq.payload[6] | (udd_g_ctrlreq.payload[7] << 8);
   81118:	7996      	ldrb	r6, [r2, #6]
   8111a:	79d2      	ldrb	r2, [r2, #7]
   8111c:	ea46 2602 	orr.w	r6, r6, r2, lsl #8
	
	if (Length > XMEGA_BUF_SIZE) {
   81120:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
   81124:	d901      	bls.n	8112a <XPROGProtocol_WriteMemory+0x4a>
		Length = XMEGA_BUF_SIZE;
   81126:	f44f 7680 	mov.w	r6, #256	; 0x100
	uint8_t WriteCommand     = XMEGA_NVM_CMD_WRITEFLASHPAGE;
	uint8_t WriteBuffCommand = XMEGA_NVM_CMD_LOADFLASHPAGEBUFF;
	uint8_t EraseBuffCommand = XMEGA_NVM_CMD_ERASEFLASHPAGEBUFF;
	bool    PagedMemory      = true;

	switch (MemoryType)
   8112a:	1e42      	subs	r2, r0, #1
   8112c:	2a05      	cmp	r2, #5
   8112e:	d804      	bhi.n	8113a <XPROGProtocol_WriteMemory+0x5a>
   81130:	e8df f002 	tbb	[pc, r2]
   81134:	1b0f0927 	.word	0x1b0f0927
   81138:	1521      	.short	0x1521
   8113a:	2701      	movs	r7, #1
   8113c:	2126      	movs	r1, #38	; 0x26
   8113e:	2023      	movs	r0, #35	; 0x23
   81140:	f04f 082e 	mov.w	r8, #46	; 0x2e
   81144:	e022      	b.n	8118c <XPROGProtocol_WriteMemory+0xac>
	bool    PagedMemory      = true;
   81146:	2701      	movs	r7, #1
	uint8_t EraseBuffCommand = XMEGA_NVM_CMD_ERASEFLASHPAGEBUFF;
   81148:	2126      	movs	r1, #38	; 0x26
	uint8_t WriteBuffCommand = XMEGA_NVM_CMD_LOADFLASHPAGEBUFF;
   8114a:	2023      	movs	r0, #35	; 0x23
	{
		case XPROG_MEM_TYPE_APPL:
		WriteCommand     = XMEGA_NVM_CMD_WRITEAPPSECPAGE;
		break;
		case XPROG_MEM_TYPE_BOOT:
		WriteCommand     = XMEGA_NVM_CMD_WRITEBOOTSECPAGE;
   8114c:	f04f 082c 	mov.w	r8, #44	; 0x2c
		break;
   81150:	e01c      	b.n	8118c <XPROGProtocol_WriteMemory+0xac>
	bool    PagedMemory      = true;
   81152:	2701      	movs	r7, #1
		case XPROG_MEM_TYPE_EEPROM:
		WriteCommand     = XMEGA_NVM_CMD_ERASEWRITEEEPROMPAGE;
		WriteBuffCommand = XMEGA_NVM_CMD_LOADEEPROMPAGEBUFF;
		EraseBuffCommand = XMEGA_NVM_CMD_ERASEEEPROMPAGEBUFF;
   81154:	2136      	movs	r1, #54	; 0x36
		WriteBuffCommand = XMEGA_NVM_CMD_LOADEEPROMPAGEBUFF;
   81156:	2033      	movs	r0, #51	; 0x33
		WriteCommand     = XMEGA_NVM_CMD_ERASEWRITEEEPROMPAGE;
   81158:	f04f 0835 	mov.w	r8, #53	; 0x35
		break;
   8115c:	e016      	b.n	8118c <XPROGProtocol_WriteMemory+0xac>
	bool    PagedMemory      = true;
   8115e:	2701      	movs	r7, #1
	uint8_t EraseBuffCommand = XMEGA_NVM_CMD_ERASEFLASHPAGEBUFF;
   81160:	2126      	movs	r1, #38	; 0x26
	uint8_t WriteBuffCommand = XMEGA_NVM_CMD_LOADFLASHPAGEBUFF;
   81162:	2023      	movs	r0, #35	; 0x23
		case XPROG_MEM_TYPE_USERSIG:
		WriteCommand     = XMEGA_NVM_CMD_WRITEUSERSIG;
   81164:	f04f 081a 	mov.w	r8, #26
		break;
   81168:	e010      	b.n	8118c <XPROGProtocol_WriteMemory+0xac>
		case XPROG_MEM_TYPE_FUSE:
		WriteCommand     = XMEGA_NVM_CMD_WRITEFUSE;
		PagedMemory      = false;
   8116a:	2700      	movs	r7, #0
	uint8_t EraseBuffCommand = XMEGA_NVM_CMD_ERASEFLASHPAGEBUFF;
   8116c:	2126      	movs	r1, #38	; 0x26
	uint8_t WriteBuffCommand = XMEGA_NVM_CMD_LOADFLASHPAGEBUFF;
   8116e:	2023      	movs	r0, #35	; 0x23
		WriteCommand     = XMEGA_NVM_CMD_WRITEFUSE;
   81170:	f04f 084c 	mov.w	r8, #76	; 0x4c
		break;
   81174:	e00a      	b.n	8118c <XPROGProtocol_WriteMemory+0xac>
		case XPROG_MEM_TYPE_LOCKBITS:
		WriteCommand     = XMEGA_NVM_CMD_WRITELOCK;
		PagedMemory      = false;
   81176:	2700      	movs	r7, #0
	uint8_t EraseBuffCommand = XMEGA_NVM_CMD_ERASEFLASHPAGEBUFF;
   81178:	2126      	movs	r1, #38	; 0x26
	uint8_t WriteBuffCommand = XMEGA_NVM_CMD_LOADFLASHPAGEBUFF;
   8117a:	2023      	movs	r0, #35	; 0x23
		WriteCommand     = XMEGA_NVM_CMD_WRITELOCK;
   8117c:	f04f 0808 	mov.w	r8, #8
		break;
   81180:	e004      	b.n	8118c <XPROGProtocol_WriteMemory+0xac>
	bool    PagedMemory      = true;
   81182:	2701      	movs	r7, #1
	uint8_t EraseBuffCommand = XMEGA_NVM_CMD_ERASEFLASHPAGEBUFF;
   81184:	2126      	movs	r1, #38	; 0x26
	uint8_t WriteBuffCommand = XMEGA_NVM_CMD_LOADFLASHPAGEBUFF;
   81186:	2023      	movs	r0, #35	; 0x23
		WriteCommand     = XMEGA_NVM_CMD_WRITEAPPSECPAGE;
   81188:	f04f 0824 	mov.w	r8, #36	; 0x24
	}

	/* Send the appropriate memory write commands to the device, indicate timeout if occurred */
	if ((PagedMemory && !(XMEGANVM_WritePageMemory(WriteBuffCommand, EraseBuffCommand, WriteCommand,
   8118c:	b91f      	cbnz	r7, 81196 <XPROGProtocol_WriteMemory+0xb6>
												   PageMode, Address,outbuf, Length)))          ||
   8118e:	b177      	cbz	r7, 811ae <XPROGProtocol_WriteMemory+0xce>
	     (!PagedMemory && !(XMEGANVM_WriteByteMemory(WriteCommand, Address, outbuf[0]))) )
	{
		XPROG_Status = XPROG_ERR_TIMEOUT;
	}

}
   81190:	b004      	add	sp, #16
   81192:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if ((PagedMemory && !(XMEGANVM_WritePageMemory(WriteBuffCommand, EraseBuffCommand, WriteCommand,
   81196:	9602      	str	r6, [sp, #8]
   81198:	9501      	str	r5, [sp, #4]
   8119a:	9400      	str	r4, [sp, #0]
   8119c:	4642      	mov	r2, r8
   8119e:	4e0a      	ldr	r6, [pc, #40]	; (811c8 <XPROGProtocol_WriteMemory+0xe8>)
   811a0:	47b0      	blx	r6
   811a2:	2800      	cmp	r0, #0
   811a4:	d1f3      	bne.n	8118e <XPROGProtocol_WriteMemory+0xae>
		XPROG_Status = XPROG_ERR_TIMEOUT;
   811a6:	4b06      	ldr	r3, [pc, #24]	; (811c0 <XPROGProtocol_WriteMemory+0xe0>)
   811a8:	2203      	movs	r2, #3
   811aa:	701a      	strb	r2, [r3, #0]
}
   811ac:	e7f0      	b.n	81190 <XPROGProtocol_WriteMemory+0xb0>
	     (!PagedMemory && !(XMEGANVM_WriteByteMemory(WriteCommand, Address, outbuf[0]))) )
   811ae:	782a      	ldrb	r2, [r5, #0]
   811b0:	4621      	mov	r1, r4
   811b2:	4640      	mov	r0, r8
   811b4:	4b05      	ldr	r3, [pc, #20]	; (811cc <XPROGProtocol_WriteMemory+0xec>)
   811b6:	4798      	blx	r3
   811b8:	2800      	cmp	r0, #0
   811ba:	d1e9      	bne.n	81190 <XPROGProtocol_WriteMemory+0xb0>
   811bc:	e7f3      	b.n	811a6 <XPROGProtocol_WriteMemory+0xc6>
   811be:	bf00      	nop
   811c0:	20000db6 	.word	0x20000db6
   811c4:	20001928 	.word	0x20001928
   811c8:	00080e5d 	.word	0x00080e5d
   811cc:	00080e15 	.word	0x00080e15

000811d0 <XPROGProtocol_ReadMemory>:

/** Handler for the XPROG READ_MEMORY command to read data from a specific address space within the
 *  attached device.
 */
static void XPROGProtocol_ReadMemory(uint8_t * outbuf)
{
   811d0:	b510      	push	{r4, lr}
   811d2:	4601      	mov	r1, r0
	XPROG_Status = XPROG_ERR_OK;
   811d4:	4b0f      	ldr	r3, [pc, #60]	; (81214 <XPROGProtocol_ReadMemory+0x44>)
   811d6:	2200      	movs	r2, #0
   811d8:	701a      	strb	r2, [r3, #0]
	//uint8_t MemoryType = udd_g_ctrlreq.payload[0]; //Not used
	uint32_t Address = (udd_g_ctrlreq.payload[4] << 24) | (udd_g_ctrlreq.payload[3] << 16) | (udd_g_ctrlreq.payload[2] << 8) | (udd_g_ctrlreq.payload[1]);
   811da:	4b0f      	ldr	r3, [pc, #60]	; (81218 <XPROGProtocol_ReadMemory+0x48>)
   811dc:	689c      	ldr	r4, [r3, #8]
   811de:	7920      	ldrb	r0, [r4, #4]
   811e0:	78e3      	ldrb	r3, [r4, #3]
   811e2:	041b      	lsls	r3, r3, #16
   811e4:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
   811e8:	78a0      	ldrb	r0, [r4, #2]
   811ea:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
   811ee:	7860      	ldrb	r0, [r4, #1]
   811f0:	4318      	orrs	r0, r3
	uint16_t Length = udd_g_ctrlreq.payload[5] | (udd_g_ctrlreq.payload[6] << 8);
   811f2:	7962      	ldrb	r2, [r4, #5]
   811f4:	79a3      	ldrb	r3, [r4, #6]
   811f6:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
	
	if (Length > XMEGA_BUF_SIZE) {
   811fa:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
   811fe:	d901      	bls.n	81204 <XPROGProtocol_ReadMemory+0x34>
		Length = XMEGA_BUF_SIZE;
   81200:	f44f 7280 	mov.w	r2, #256	; 0x100
	}
	
	//printf("Reading from %x, %d\n", Address, Length);

	/* Read the PDI target's memory, indicate timeout if occurred */
	if (!(XMEGANVM_ReadMemory(Address, outbuf, Length))) {
   81204:	4b05      	ldr	r3, [pc, #20]	; (8121c <XPROGProtocol_ReadMemory+0x4c>)
   81206:	4798      	blx	r3
   81208:	b910      	cbnz	r0, 81210 <XPROGProtocol_ReadMemory+0x40>
	  XPROG_Status = XPROG_ERR_TIMEOUT;
   8120a:	4b02      	ldr	r3, [pc, #8]	; (81214 <XPROGProtocol_ReadMemory+0x44>)
   8120c:	2203      	movs	r2, #3
   8120e:	701a      	strb	r2, [r3, #0]
	}
}
   81210:	bd10      	pop	{r4, pc}
   81212:	bf00      	nop
   81214:	20000db6 	.word	0x20000db6
   81218:	20001928 	.word	0x20001928
   8121c:	00080d85 	.word	0x00080d85

00081220 <XPROGProtocol_SetParam>:


static void XPROGProtocol_SetParam(void)
{
   81220:	b508      	push	{r3, lr}
	XPROG_Status = XPROG_ERR_OK;
   81222:	4b2a      	ldr	r3, [pc, #168]	; (812cc <XPROGProtocol_SetParam+0xac>)
   81224:	2200      	movs	r2, #0
   81226:	701a      	strb	r2, [r3, #0]

	uint8_t XPROGParam = udd_g_ctrlreq.payload[0];
   81228:	4a29      	ldr	r2, [pc, #164]	; (812d0 <XPROGProtocol_SetParam+0xb0>)
   8122a:	6891      	ldr	r1, [r2, #8]
   8122c:	780b      	ldrb	r3, [r1, #0]
	
	//At least 2 bytes needed - parameters + value
	if (udd_g_ctrlreq.payload_size < 2){
   8122e:	8992      	ldrh	r2, [r2, #12]
   81230:	2a01      	cmp	r2, #1
   81232:	d908      	bls.n	81246 <XPROGProtocol_SetParam+0x26>
		XPROG_Status = XPROG_ERR_FAILED;
		return;
	}

	/* Determine which parameter is being set, store the new parameter value */
	switch (XPROGParam)
   81234:	3b01      	subs	r3, #1
   81236:	2b07      	cmp	r3, #7
   81238:	d844      	bhi.n	812c4 <XPROGProtocol_SetParam+0xa4>
   8123a:	e8df f003 	tbb	[pc, r3]
   8123e:	1b08      	.short	0x1b08
   81240:	43432c28 	.word	0x43432c28
   81244:	3043      	.short	0x3043
		XPROG_Status = XPROG_ERR_FAILED;
   81246:	4b21      	ldr	r3, [pc, #132]	; (812cc <XPROGProtocol_SetParam+0xac>)
   81248:	2201      	movs	r2, #1
   8124a:	701a      	strb	r2, [r3, #0]
			break;
		default:
			XPROG_Status = XPROG_ERR_FAILED;
			break;
	}
   8124c:	bd08      	pop	{r3, pc}
			if (udd_g_ctrlreq.payload_size < 5){
   8124e:	2a04      	cmp	r2, #4
   81250:	d90c      	bls.n	8126c <XPROGProtocol_SetParam+0x4c>
			XPROG_Param_NVMBase       = (udd_g_ctrlreq.payload[4] << 24) | (udd_g_ctrlreq.payload[3] << 16) | (udd_g_ctrlreq.payload[2] << 8) | (udd_g_ctrlreq.payload[1]);
   81252:	790a      	ldrb	r2, [r1, #4]
   81254:	78cb      	ldrb	r3, [r1, #3]
   81256:	041b      	lsls	r3, r3, #16
   81258:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   8125c:	788a      	ldrb	r2, [r1, #2]
   8125e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   81262:	784a      	ldrb	r2, [r1, #1]
   81264:	4313      	orrs	r3, r2
   81266:	4a1b      	ldr	r2, [pc, #108]	; (812d4 <XPROGProtocol_SetParam+0xb4>)
   81268:	6013      	str	r3, [r2, #0]
			break;
   8126a:	e7ef      	b.n	8124c <XPROGProtocol_SetParam+0x2c>
				XPROG_Status = XPROG_ERR_FAILED;
   8126c:	4b17      	ldr	r3, [pc, #92]	; (812cc <XPROGProtocol_SetParam+0xac>)
   8126e:	2201      	movs	r2, #1
   81270:	701a      	strb	r2, [r3, #0]
				return;
   81272:	e7eb      	b.n	8124c <XPROGProtocol_SetParam+0x2c>
			if (udd_g_ctrlreq.payload_size < 3){
   81274:	2a02      	cmp	r2, #2
   81276:	d906      	bls.n	81286 <XPROGProtocol_SetParam+0x66>
			XPROG_Param_EEPageSize    = udd_g_ctrlreq.payload[1] | (udd_g_ctrlreq.payload[2] << 8);
   81278:	784b      	ldrb	r3, [r1, #1]
   8127a:	788a      	ldrb	r2, [r1, #2]
   8127c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   81280:	4a15      	ldr	r2, [pc, #84]	; (812d8 <XPROGProtocol_SetParam+0xb8>)
   81282:	8013      	strh	r3, [r2, #0]
			break;
   81284:	e7e2      	b.n	8124c <XPROGProtocol_SetParam+0x2c>
				XPROG_Status = XPROG_ERR_FAILED;
   81286:	4b11      	ldr	r3, [pc, #68]	; (812cc <XPROGProtocol_SetParam+0xac>)
   81288:	2201      	movs	r2, #1
   8128a:	701a      	strb	r2, [r3, #0]
				return;
   8128c:	e7de      	b.n	8124c <XPROGProtocol_SetParam+0x2c>
			XPROG_Param_NVMCMDRegAddr = udd_g_ctrlreq.payload[1];
   8128e:	784a      	ldrb	r2, [r1, #1]
   81290:	4b12      	ldr	r3, [pc, #72]	; (812dc <XPROGProtocol_SetParam+0xbc>)
   81292:	701a      	strb	r2, [r3, #0]
			break;
   81294:	e7da      	b.n	8124c <XPROGProtocol_SetParam+0x2c>
			XPROG_Param_NVMCSRRegAddr = udd_g_ctrlreq.payload[1];
   81296:	784a      	ldrb	r2, [r1, #1]
   81298:	4b11      	ldr	r3, [pc, #68]	; (812e0 <XPROGProtocol_SetParam+0xc0>)
   8129a:	701a      	strb	r2, [r3, #0]
			break;
   8129c:	e7d6      	b.n	8124c <XPROGProtocol_SetParam+0x2c>
			if (udd_g_ctrlreq.payload_size < 5){
   8129e:	2a04      	cmp	r2, #4
   812a0:	d803      	bhi.n	812aa <XPROGProtocol_SetParam+0x8a>
				XPROG_Status = XPROG_ERR_FAILED;
   812a2:	4b0a      	ldr	r3, [pc, #40]	; (812cc <XPROGProtocol_SetParam+0xac>)
   812a4:	2201      	movs	r2, #1
   812a6:	701a      	strb	r2, [r3, #0]
				return;
   812a8:	e7d0      	b.n	8124c <XPROGProtocol_SetParam+0x2c>
			set_timeout((udd_g_ctrlreq.payload[4] << 24) | (udd_g_ctrlreq.payload[3] << 16) | (udd_g_ctrlreq.payload[2] << 8) | (udd_g_ctrlreq.payload[1]));
   812aa:	7908      	ldrb	r0, [r1, #4]
   812ac:	78cb      	ldrb	r3, [r1, #3]
   812ae:	041b      	lsls	r3, r3, #16
   812b0:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
   812b4:	7888      	ldrb	r0, [r1, #2]
   812b6:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
   812ba:	7848      	ldrb	r0, [r1, #1]
   812bc:	4318      	orrs	r0, r3
   812be:	4b09      	ldr	r3, [pc, #36]	; (812e4 <XPROGProtocol_SetParam+0xc4>)
   812c0:	4798      	blx	r3
			break;
   812c2:	e7c3      	b.n	8124c <XPROGProtocol_SetParam+0x2c>
			XPROG_Status = XPROG_ERR_FAILED;
   812c4:	4b01      	ldr	r3, [pc, #4]	; (812cc <XPROGProtocol_SetParam+0xac>)
   812c6:	2201      	movs	r2, #1
   812c8:	701a      	strb	r2, [r3, #0]
			break;
   812ca:	e7bf      	b.n	8124c <XPROGProtocol_SetParam+0x2c>
   812cc:	20000db6 	.word	0x20000db6
   812d0:	20001928 	.word	0x20001928
   812d4:	200001f8 	.word	0x200001f8
   812d8:	200001f4 	.word	0x200001f4
   812dc:	200001fc 	.word	0x200001fc
   812e0:	200001fd 	.word	0x200001fd
   812e4:	00081681 	.word	0x00081681

000812e8 <XPROGProtocol_Command>:
{
   812e8:	b508      	push	{r3, lr}
	status_payload[0] = udd_g_ctrlreq.req.wValue & 0xff;	
   812ea:	4b39      	ldr	r3, [pc, #228]	; (813d0 <XPROGProtocol_Command+0xe8>)
   812ec:	8859      	ldrh	r1, [r3, #2]
   812ee:	b2cb      	uxtb	r3, r1
   812f0:	4a38      	ldr	r2, [pc, #224]	; (813d4 <XPROGProtocol_Command+0xec>)
   812f2:	7013      	strb	r3, [r2, #0]
	switch (status_payload[0])
   812f4:	3b01      	subs	r3, #1
   812f6:	2b21      	cmp	r3, #33	; 0x21
   812f8:	d816      	bhi.n	81328 <XPROGProtocol_Command+0x40>
   812fa:	e8df f003 	tbb	[pc, r3]
   812fe:	1911      	.short	0x1911
   81300:	2f29231e 	.word	0x2f29231e
   81304:	15151532 	.word	0x15151532
   81308:	15151515 	.word	0x15151515
   8130c:	15151515 	.word	0x15151515
   81310:	15151515 	.word	0x15151515
   81314:	15151515 	.word	0x15151515
   81318:	15151515 	.word	0x15151515
   8131c:	46375715 	.word	0x46375715
			start_timeoutcnt();
   81320:	4b2d      	ldr	r3, [pc, #180]	; (813d8 <XPROGProtocol_Command+0xf0>)
   81322:	4798      	blx	r3
			XPROGProtocol_EnterXPROGMode();
   81324:	4b2d      	ldr	r3, [pc, #180]	; (813dc <XPROGProtocol_Command+0xf4>)
   81326:	4798      	blx	r3
	stop_timeoutcnt();
   81328:	4b2d      	ldr	r3, [pc, #180]	; (813e0 <XPROGProtocol_Command+0xf8>)
   8132a:	4798      	blx	r3
	return false;
   8132c:	2000      	movs	r0, #0
}
   8132e:	bd08      	pop	{r3, pc}
			start_timeoutcnt();
   81330:	4b29      	ldr	r3, [pc, #164]	; (813d8 <XPROGProtocol_Command+0xf0>)
   81332:	4798      	blx	r3
			XPROGProtocol_LeaveXPROGMode();
   81334:	4b2b      	ldr	r3, [pc, #172]	; (813e4 <XPROGProtocol_Command+0xfc>)
   81336:	4798      	blx	r3
			break;
   81338:	e7f6      	b.n	81328 <XPROGProtocol_Command+0x40>
			start_timeoutcnt();
   8133a:	4b27      	ldr	r3, [pc, #156]	; (813d8 <XPROGProtocol_Command+0xf0>)
   8133c:	4798      	blx	r3
			XPROGProtocol_Erase();
   8133e:	4b2a      	ldr	r3, [pc, #168]	; (813e8 <XPROGProtocol_Command+0x100>)
   81340:	4798      	blx	r3
			break;
   81342:	e7f1      	b.n	81328 <XPROGProtocol_Command+0x40>
			start_timeoutcnt();
   81344:	4b24      	ldr	r3, [pc, #144]	; (813d8 <XPROGProtocol_Command+0xf0>)
   81346:	4798      	blx	r3
			XPROGProtocol_WriteMemory(xprog_rambuf);
   81348:	4828      	ldr	r0, [pc, #160]	; (813ec <XPROGProtocol_Command+0x104>)
   8134a:	4b29      	ldr	r3, [pc, #164]	; (813f0 <XPROGProtocol_Command+0x108>)
   8134c:	4798      	blx	r3
			break;
   8134e:	e7eb      	b.n	81328 <XPROGProtocol_Command+0x40>
			start_timeoutcnt();
   81350:	4b21      	ldr	r3, [pc, #132]	; (813d8 <XPROGProtocol_Command+0xf0>)
   81352:	4798      	blx	r3
			XPROGProtocol_ReadMemory(xprog_rambuf);
   81354:	4825      	ldr	r0, [pc, #148]	; (813ec <XPROGProtocol_Command+0x104>)
   81356:	4b27      	ldr	r3, [pc, #156]	; (813f4 <XPROGProtocol_Command+0x10c>)
   81358:	4798      	blx	r3
			break;
   8135a:	e7e5      	b.n	81328 <XPROGProtocol_Command+0x40>
			start_timeoutcnt();
   8135c:	4b1e      	ldr	r3, [pc, #120]	; (813d8 <XPROGProtocol_Command+0xf0>)
   8135e:	4798      	blx	r3
			break;
   81360:	e7e2      	b.n	81328 <XPROGProtocol_Command+0x40>
			start_timeoutcnt();
   81362:	4b1d      	ldr	r3, [pc, #116]	; (813d8 <XPROGProtocol_Command+0xf0>)
   81364:	4798      	blx	r3
			XPROGProtocol_SetParam();
   81366:	4b24      	ldr	r3, [pc, #144]	; (813f8 <XPROGProtocol_Command+0x110>)
   81368:	4798      	blx	r3
			break;
   8136a:	e7dd      	b.n	81328 <XPROGProtocol_Command+0x40>
			offset = (udd_g_ctrlreq.req.wValue >> 8) & 0xff;
   8136c:	0a08      	lsrs	r0, r1, #8
			if ((offset + udd_g_ctrlreq.req.wLength) > XMEGA_BUF_SIZE){
   8136e:	4b18      	ldr	r3, [pc, #96]	; (813d0 <XPROGProtocol_Command+0xe8>)
   81370:	88db      	ldrh	r3, [r3, #6]
   81372:	eb03 2111 	add.w	r1, r3, r1, lsr #8
   81376:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   8137a:	dc27      	bgt.n	813cc <XPROGProtocol_Command+0xe4>
			udd_g_ctrlreq.payload = xprog_rambuf + offset;
   8137c:	4a1b      	ldr	r2, [pc, #108]	; (813ec <XPROGProtocol_Command+0x104>)
   8137e:	4402      	add	r2, r0
   81380:	4913      	ldr	r1, [pc, #76]	; (813d0 <XPROGProtocol_Command+0xe8>)
   81382:	608a      	str	r2, [r1, #8]
			udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
   81384:	818b      	strh	r3, [r1, #12]
			return true;
   81386:	2001      	movs	r0, #1
   81388:	e7d1      	b.n	8132e <XPROGProtocol_Command+0x46>
			offset = (udd_g_ctrlreq.req.wValue >> 8) & 0xff;
   8138a:	0a08      	lsrs	r0, r1, #8
			if ((offset + udd_g_ctrlreq.req.wLength) > XMEGA_BUF_SIZE){
   8138c:	4b10      	ldr	r3, [pc, #64]	; (813d0 <XPROGProtocol_Command+0xe8>)
   8138e:	88da      	ldrh	r2, [r3, #6]
   81390:	eb02 2111 	add.w	r1, r2, r1, lsr #8
   81394:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   81398:	dd01      	ble.n	8139e <XPROGProtocol_Command+0xb6>
				return false;
   8139a:	2000      	movs	r0, #0
   8139c:	e7c7      	b.n	8132e <XPROGProtocol_Command+0x46>
			memcpy(xprog_rambuf + offset, udd_g_ctrlreq.payload, udd_g_ctrlreq.req.wLength);
   8139e:	6899      	ldr	r1, [r3, #8]
   813a0:	4b12      	ldr	r3, [pc, #72]	; (813ec <XPROGProtocol_Command+0x104>)
   813a2:	4418      	add	r0, r3
   813a4:	4b15      	ldr	r3, [pc, #84]	; (813fc <XPROGProtocol_Command+0x114>)
   813a6:	4798      	blx	r3
			return true;
   813a8:	2001      	movs	r0, #1
   813aa:	e7c0      	b.n	8132e <XPROGProtocol_Command+0x46>
			status_payload[1] = XPROG_Status;
   813ac:	4a09      	ldr	r2, [pc, #36]	; (813d4 <XPROGProtocol_Command+0xec>)
   813ae:	4b14      	ldr	r3, [pc, #80]	; (81400 <XPROGProtocol_Command+0x118>)
   813b0:	781b      	ldrb	r3, [r3, #0]
   813b2:	7053      	strb	r3, [r2, #1]
			status_payload[2] = (uint8_t)(TimeoutTicksRemaining == 0);
   813b4:	4b13      	ldr	r3, [pc, #76]	; (81404 <XPROGProtocol_Command+0x11c>)
   813b6:	681b      	ldr	r3, [r3, #0]
   813b8:	fab3 f383 	clz	r3, r3
   813bc:	095b      	lsrs	r3, r3, #5
   813be:	7093      	strb	r3, [r2, #2]
			udd_g_ctrlreq.payload = status_payload;
   813c0:	4b03      	ldr	r3, [pc, #12]	; (813d0 <XPROGProtocol_Command+0xe8>)
   813c2:	609a      	str	r2, [r3, #8]
			udd_g_ctrlreq.payload_size = 3;
   813c4:	2203      	movs	r2, #3
   813c6:	819a      	strh	r2, [r3, #12]
			return true;
   813c8:	2001      	movs	r0, #1
   813ca:	e7b0      	b.n	8132e <XPROGProtocol_Command+0x46>
				return false;
   813cc:	2000      	movs	r0, #0
   813ce:	e7ae      	b.n	8132e <XPROGProtocol_Command+0x46>
   813d0:	20001928 	.word	0x20001928
   813d4:	20000db8 	.word	0x20000db8
   813d8:	000816f1 	.word	0x000816f1
   813dc:	0008102d 	.word	0x0008102d
   813e0:	00081739 	.word	0x00081739
   813e4:	00081045 	.word	0x00081045
   813e8:	0008105d 	.word	0x0008105d
   813ec:	20000dbc 	.word	0x20000dbc
   813f0:	000810e1 	.word	0x000810e1
   813f4:	000811d1 	.word	0x000811d1
   813f8:	00081221 	.word	0x00081221
   813fc:	00085179 	.word	0x00085179
   81400:	20000db6 	.word	0x20000db6
   81404:	20000ec0 	.word	0x20000ec0

00081408 <XPROGTarget_SetRxMode>:

	IsSending = true;
}

static void XPROGTarget_SetRxMode(void)
{
   81408:	b510      	push	{r4, lr}
	while(usart_is_tx_empty(USART_PDI) == 0);
   8140a:	480a      	ldr	r0, [pc, #40]	; (81434 <XPROGTarget_SetRxMode+0x2c>)
   8140c:	4b0a      	ldr	r3, [pc, #40]	; (81438 <XPROGTarget_SetRxMode+0x30>)
   8140e:	4798      	blx	r3
   81410:	2800      	cmp	r0, #0
   81412:	d0fa      	beq.n	8140a <XPROGTarget_SetRxMode+0x2>

	usart_disable_tx(USART_PDI);
   81414:	4c07      	ldr	r4, [pc, #28]	; (81434 <XPROGTarget_SetRxMode+0x2c>)
   81416:	4620      	mov	r0, r4
   81418:	4b08      	ldr	r3, [pc, #32]	; (8143c <XPROGTarget_SetRxMode+0x34>)
   8141a:	4798      	blx	r3
	usart_enable_rx(USART_PDI);
   8141c:	4620      	mov	r0, r4
   8141e:	4b08      	ldr	r3, [pc, #32]	; (81440 <XPROGTarget_SetRxMode+0x38>)
   81420:	4798      	blx	r3
	
	gpio_configure_pin(PIN_PDIDTX_GPIO, PIN_PDIDTX_IN_FLAGS);
   81422:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   81426:	2012      	movs	r0, #18
   81428:	4b06      	ldr	r3, [pc, #24]	; (81444 <XPROGTarget_SetRxMode+0x3c>)
   8142a:	4798      	blx	r3
	
#ifdef PIN_PDIDWR_GPIO
	gpio_set_pin_low(PIN_PDIDWR_GPIO);
#endif
	
	IsSending = false;
   8142c:	4b06      	ldr	r3, [pc, #24]	; (81448 <XPROGTarget_SetRxMode+0x40>)
   8142e:	2200      	movs	r2, #0
   81430:	701a      	strb	r2, [r3, #0]
}
   81432:	bd10      	pop	{r4, pc}
   81434:	40090000 	.word	0x40090000
   81438:	00082c6d 	.word	0x00082c6d
   8143c:	00082c37 	.word	0x00082c37
   81440:	00082c43 	.word	0x00082c43
   81444:	00084b05 	.word	0x00084b05
   81448:	20000ebc 	.word	0x20000ebc

0008144c <XPROGTarget_SetTxMode>:
{
   8144c:	b510      	push	{r4, lr}
	while(gpio_pin_is_high(PIN_PDIC_GPIO) && TimeoutTicksRemaining);
   8144e:	2011      	movs	r0, #17
   81450:	4b13      	ldr	r3, [pc, #76]	; (814a0 <XPROGTarget_SetTxMode+0x54>)
   81452:	4798      	blx	r3
   81454:	b118      	cbz	r0, 8145e <XPROGTarget_SetTxMode+0x12>
   81456:	4b13      	ldr	r3, [pc, #76]	; (814a4 <XPROGTarget_SetTxMode+0x58>)
   81458:	681b      	ldr	r3, [r3, #0]
   8145a:	2b00      	cmp	r3, #0
   8145c:	d1f7      	bne.n	8144e <XPROGTarget_SetTxMode+0x2>
	while(gpio_pin_is_low(PIN_PDIC_GPIO) && TimeoutTicksRemaining);
   8145e:	2011      	movs	r0, #17
   81460:	4b0f      	ldr	r3, [pc, #60]	; (814a0 <XPROGTarget_SetTxMode+0x54>)
   81462:	4798      	blx	r3
   81464:	b918      	cbnz	r0, 8146e <XPROGTarget_SetTxMode+0x22>
   81466:	4b0f      	ldr	r3, [pc, #60]	; (814a4 <XPROGTarget_SetTxMode+0x58>)
   81468:	681b      	ldr	r3, [r3, #0]
   8146a:	2b00      	cmp	r3, #0
   8146c:	d1f7      	bne.n	8145e <XPROGTarget_SetTxMode+0x12>
	while(gpio_pin_is_high(PIN_PDIC_GPIO) && TimeoutTicksRemaining);
   8146e:	2011      	movs	r0, #17
   81470:	4b0b      	ldr	r3, [pc, #44]	; (814a0 <XPROGTarget_SetTxMode+0x54>)
   81472:	4798      	blx	r3
   81474:	b118      	cbz	r0, 8147e <XPROGTarget_SetTxMode+0x32>
   81476:	4b0b      	ldr	r3, [pc, #44]	; (814a4 <XPROGTarget_SetTxMode+0x58>)
   81478:	681b      	ldr	r3, [r3, #0]
   8147a:	2b00      	cmp	r3, #0
   8147c:	d1f7      	bne.n	8146e <XPROGTarget_SetTxMode+0x22>
	usart_disable_rx(USART_PDI);
   8147e:	4c0a      	ldr	r4, [pc, #40]	; (814a8 <XPROGTarget_SetTxMode+0x5c>)
   81480:	4620      	mov	r0, r4
   81482:	4b0a      	ldr	r3, [pc, #40]	; (814ac <XPROGTarget_SetTxMode+0x60>)
   81484:	4798      	blx	r3
	usart_enable_tx(USART_PDI);
   81486:	4620      	mov	r0, r4
   81488:	4b09      	ldr	r3, [pc, #36]	; (814b0 <XPROGTarget_SetTxMode+0x64>)
   8148a:	4798      	blx	r3
	gpio_configure_pin(PIN_PDIDTX_GPIO, PIN_PDIDTX_USART_FLAGS);
   8148c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81490:	2012      	movs	r0, #18
   81492:	4b08      	ldr	r3, [pc, #32]	; (814b4 <XPROGTarget_SetTxMode+0x68>)
   81494:	4798      	blx	r3
	IsSending = true;
   81496:	4b08      	ldr	r3, [pc, #32]	; (814b8 <XPROGTarget_SetTxMode+0x6c>)
   81498:	2201      	movs	r2, #1
   8149a:	701a      	strb	r2, [r3, #0]
}
   8149c:	bd10      	pop	{r4, pc}
   8149e:	bf00      	nop
   814a0:	00084ab1 	.word	0x00084ab1
   814a4:	20000ec0 	.word	0x20000ec0
   814a8:	40090000 	.word	0x40090000
   814ac:	00082c49 	.word	0x00082c49
   814b0:	00082c31 	.word	0x00082c31
   814b4:	00084b05 	.word	0x00084b05
   814b8:	20000ebc 	.word	0x20000ebc

000814bc <XPROGTarget_DisableTargetPDI>:
{
   814bc:	b510      	push	{r4, lr}
	if (IsSending)
   814be:	4b0f      	ldr	r3, [pc, #60]	; (814fc <XPROGTarget_DisableTargetPDI+0x40>)
   814c0:	781b      	ldrb	r3, [r3, #0]
   814c2:	b9bb      	cbnz	r3, 814f4 <XPROGTarget_DisableTargetPDI+0x38>
	usart_disable_rx(USART_PDI);
   814c4:	4c0e      	ldr	r4, [pc, #56]	; (81500 <XPROGTarget_DisableTargetPDI+0x44>)
   814c6:	4620      	mov	r0, r4
   814c8:	4b0e      	ldr	r3, [pc, #56]	; (81504 <XPROGTarget_DisableTargetPDI+0x48>)
   814ca:	4798      	blx	r3
	usart_disable_tx(USART_PDI);
   814cc:	4620      	mov	r0, r4
   814ce:	4b0e      	ldr	r3, [pc, #56]	; (81508 <XPROGTarget_DisableTargetPDI+0x4c>)
   814d0:	4798      	blx	r3
	gpio_configure_pin(PIN_PDIC_GPIO, PIN_PDIC_IN_FLAGS);
   814d2:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   814d6:	2011      	movs	r0, #17
   814d8:	4c0c      	ldr	r4, [pc, #48]	; (8150c <XPROGTarget_DisableTargetPDI+0x50>)
   814da:	47a0      	blx	r4
	gpio_configure_pin(PIN_PDIDRX_GPIO, PIN_PDIDRX_FLAGS);
   814dc:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   814e0:	2013      	movs	r0, #19
   814e2:	47a0      	blx	r4
	gpio_configure_pin(PIN_PDIDTX_GPIO, PIN_PDIDTX_IN_FLAGS);
   814e4:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   814e8:	2012      	movs	r0, #18
   814ea:	47a0      	blx	r4
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_disable_peripheral_clock(uint32_t ul_id)
{
	pmc_disable_periph_clk(ul_id);
   814ec:	200d      	movs	r0, #13
   814ee:	4b08      	ldr	r3, [pc, #32]	; (81510 <XPROGTarget_DisableTargetPDI+0x54>)
   814f0:	4798      	blx	r3
}
   814f2:	bd10      	pop	{r4, pc}
	  XPROGTarget_SetRxMode();
   814f4:	4b07      	ldr	r3, [pc, #28]	; (81514 <XPROGTarget_DisableTargetPDI+0x58>)
   814f6:	4798      	blx	r3
   814f8:	e7e4      	b.n	814c4 <XPROGTarget_DisableTargetPDI+0x8>
   814fa:	bf00      	nop
   814fc:	20000ebc 	.word	0x20000ebc
   81500:	40090000 	.word	0x40090000
   81504:	00082c49 	.word	0x00082c49
   81508:	00082c37 	.word	0x00082c37
   8150c:	00084b05 	.word	0x00084b05
   81510:	000847b5 	.word	0x000847b5
   81514:	00081409 	.word	0x00081409

00081518 <XPROGTarget_SendByte>:
{
   81518:	b510      	push	{r4, lr}
   8151a:	4604      	mov	r4, r0
	if (!(IsSending))
   8151c:	4b05      	ldr	r3, [pc, #20]	; (81534 <XPROGTarget_SendByte+0x1c>)
   8151e:	781b      	ldrb	r3, [r3, #0]
   81520:	b123      	cbz	r3, 8152c <XPROGTarget_SendByte+0x14>
	usart_putchar(USART_PDI, data);	
   81522:	4621      	mov	r1, r4
   81524:	4804      	ldr	r0, [pc, #16]	; (81538 <XPROGTarget_SendByte+0x20>)
   81526:	4b05      	ldr	r3, [pc, #20]	; (8153c <XPROGTarget_SendByte+0x24>)
   81528:	4798      	blx	r3
}
   8152a:	bd10      	pop	{r4, pc}
	  XPROGTarget_SetTxMode();
   8152c:	4b04      	ldr	r3, [pc, #16]	; (81540 <XPROGTarget_SendByte+0x28>)
   8152e:	4798      	blx	r3
   81530:	e7f7      	b.n	81522 <XPROGTarget_SendByte+0xa>
   81532:	bf00      	nop
   81534:	20000ebc 	.word	0x20000ebc
   81538:	40090000 	.word	0x40090000
   8153c:	00082c8b 	.word	0x00082c8b
   81540:	0008144d 	.word	0x0008144d

00081544 <XPROGTarget_ReceiveByte>:
{
   81544:	b500      	push	{lr}
   81546:	b083      	sub	sp, #12
	if (IsSending)
   81548:	4b0a      	ldr	r3, [pc, #40]	; (81574 <XPROGTarget_ReceiveByte+0x30>)
   8154a:	781b      	ldrb	r3, [r3, #0]
   8154c:	b973      	cbnz	r3, 8156c <XPROGTarget_ReceiveByte+0x28>
	while((usart_read(USART_PDI, &dummy_read) == 1) && (TimeoutTicksRemaining));
   8154e:	a901      	add	r1, sp, #4
   81550:	4809      	ldr	r0, [pc, #36]	; (81578 <XPROGTarget_ReceiveByte+0x34>)
   81552:	4b0a      	ldr	r3, [pc, #40]	; (8157c <XPROGTarget_ReceiveByte+0x38>)
   81554:	4798      	blx	r3
   81556:	2801      	cmp	r0, #1
   81558:	d103      	bne.n	81562 <XPROGTarget_ReceiveByte+0x1e>
   8155a:	4b09      	ldr	r3, [pc, #36]	; (81580 <XPROGTarget_ReceiveByte+0x3c>)
   8155c:	681b      	ldr	r3, [r3, #0]
   8155e:	2b00      	cmp	r3, #0
   81560:	d1f5      	bne.n	8154e <XPROGTarget_ReceiveByte+0xa>
}
   81562:	f89d 0004 	ldrb.w	r0, [sp, #4]
   81566:	b003      	add	sp, #12
   81568:	f85d fb04 	ldr.w	pc, [sp], #4
	  XPROGTarget_SetRxMode();
   8156c:	4b05      	ldr	r3, [pc, #20]	; (81584 <XPROGTarget_ReceiveByte+0x40>)
   8156e:	4798      	blx	r3
   81570:	e7ed      	b.n	8154e <XPROGTarget_ReceiveByte+0xa>
   81572:	bf00      	nop
   81574:	20000ebc 	.word	0x20000ebc
   81578:	40090000 	.word	0x40090000
   8157c:	00082c9d 	.word	0x00082c9d
   81580:	20000ec0 	.word	0x20000ec0
   81584:	00081409 	.word	0x00081409

00081588 <XPROGTarget_SendIdle>:
{
   81588:	b510      	push	{r4, lr}
	if (!(IsSending))
   8158a:	4b13      	ldr	r3, [pc, #76]	; (815d8 <XPROGTarget_SendIdle+0x50>)
   8158c:	781b      	ldrb	r3, [r3, #0]
   8158e:	b10b      	cbz	r3, 81594 <XPROGTarget_SendIdle+0xc>
{
   81590:	2400      	movs	r4, #0
   81592:	e014      	b.n	815be <XPROGTarget_SendIdle+0x36>
	  XPROGTarget_SetTxMode();
   81594:	4b11      	ldr	r3, [pc, #68]	; (815dc <XPROGTarget_SendIdle+0x54>)
   81596:	4798      	blx	r3
   81598:	e7fa      	b.n	81590 <XPROGTarget_SendIdle+0x8>
		while(gpio_pin_is_low(PIN_PDIC_GPIO) && TimeoutTicksRemaining);
   8159a:	2011      	movs	r0, #17
   8159c:	4b10      	ldr	r3, [pc, #64]	; (815e0 <XPROGTarget_SendIdle+0x58>)
   8159e:	4798      	blx	r3
   815a0:	b918      	cbnz	r0, 815aa <XPROGTarget_SendIdle+0x22>
   815a2:	4b10      	ldr	r3, [pc, #64]	; (815e4 <XPROGTarget_SendIdle+0x5c>)
   815a4:	681b      	ldr	r3, [r3, #0]
   815a6:	2b00      	cmp	r3, #0
   815a8:	d1f7      	bne.n	8159a <XPROGTarget_SendIdle+0x12>
		while(gpio_pin_is_high(PIN_PDIC_GPIO) && TimeoutTicksRemaining);
   815aa:	2011      	movs	r0, #17
   815ac:	4b0c      	ldr	r3, [pc, #48]	; (815e0 <XPROGTarget_SendIdle+0x58>)
   815ae:	4798      	blx	r3
   815b0:	b118      	cbz	r0, 815ba <XPROGTarget_SendIdle+0x32>
   815b2:	4b0c      	ldr	r3, [pc, #48]	; (815e4 <XPROGTarget_SendIdle+0x5c>)
   815b4:	681b      	ldr	r3, [r3, #0]
   815b6:	2b00      	cmp	r3, #0
   815b8:	d1f7      	bne.n	815aa <XPROGTarget_SendIdle+0x22>
	for (uint8_t i = 0; i < BITS_IN_USART_FRAME; i++)
   815ba:	3401      	adds	r4, #1
   815bc:	b2e4      	uxtb	r4, r4
   815be:	2c0b      	cmp	r4, #11
   815c0:	d809      	bhi.n	815d6 <XPROGTarget_SendIdle+0x4e>
		while(gpio_pin_is_high(PIN_PDIC_GPIO) && TimeoutTicksRemaining);
   815c2:	2011      	movs	r0, #17
   815c4:	4b06      	ldr	r3, [pc, #24]	; (815e0 <XPROGTarget_SendIdle+0x58>)
   815c6:	4798      	blx	r3
   815c8:	2800      	cmp	r0, #0
   815ca:	d0e6      	beq.n	8159a <XPROGTarget_SendIdle+0x12>
   815cc:	4b05      	ldr	r3, [pc, #20]	; (815e4 <XPROGTarget_SendIdle+0x5c>)
   815ce:	681b      	ldr	r3, [r3, #0]
   815d0:	2b00      	cmp	r3, #0
   815d2:	d1f6      	bne.n	815c2 <XPROGTarget_SendIdle+0x3a>
   815d4:	e7e1      	b.n	8159a <XPROGTarget_SendIdle+0x12>
}
   815d6:	bd10      	pop	{r4, pc}
   815d8:	20000ebc 	.word	0x20000ebc
   815dc:	0008144d 	.word	0x0008144d
   815e0:	00084ab1 	.word	0x00084ab1
   815e4:	20000ec0 	.word	0x20000ec0

000815e8 <XPROGTarget_EnableTargetPDI>:
{
   815e8:	b570      	push	{r4, r5, r6, lr}
   815ea:	b086      	sub	sp, #24
	IsSending = false;
   815ec:	2400      	movs	r4, #0
   815ee:	4b1a      	ldr	r3, [pc, #104]	; (81658 <XPROGTarget_EnableTargetPDI+0x70>)
   815f0:	701c      	strb	r4, [r3, #0]
	pmc_enable_periph_clk(ul_id);
   815f2:	200d      	movs	r0, #13
   815f4:	4b19      	ldr	r3, [pc, #100]	; (8165c <XPROGTarget_EnableTargetPDI+0x74>)
   815f6:	4798      	blx	r3
	gpio_configure_pin(PIN_PDIDTX_GPIO, PIN_PDIDTX_OUT_FLAGS);
   815f8:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   815fc:	2012      	movs	r0, #18
   815fe:	4d18      	ldr	r5, [pc, #96]	; (81660 <XPROGTarget_EnableTargetPDI+0x78>)
   81600:	47a8      	blx	r5
	gpio_configure_pin(PIN_PDIDRX_GPIO, PIN_PDIDRX_FLAGS);
   81602:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   81606:	2013      	movs	r0, #19
   81608:	47a8      	blx	r5
	gpio_configure_pin(PIN_PDIC_GPIO, PIN_PDIC_OUT_FLAGS);
   8160a:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   8160e:	2011      	movs	r0, #17
   81610:	47a8      	blx	r5
	delay_us(50);
   81612:	201b      	movs	r0, #27
   81614:	4e13      	ldr	r6, [pc, #76]	; (81664 <XPROGTarget_EnableTargetPDI+0x7c>)
   81616:	47b0      	blx	r6
	gpio_set_pin_high(PIN_PDIDTX_GPIO);
   81618:	2012      	movs	r0, #18
   8161a:	4b13      	ldr	r3, [pc, #76]	; (81668 <XPROGTarget_EnableTargetPDI+0x80>)
   8161c:	4798      	blx	r3
	delay_us(10);
   8161e:	2006      	movs	r0, #6
   81620:	47b0      	blx	r6
	const sam_usart_opt_t usart_pdid_settings = {
   81622:	9400      	str	r4, [sp, #0]
   81624:	9401      	str	r4, [sp, #4]
   81626:	9402      	str	r4, [sp, #8]
   81628:	9403      	str	r4, [sp, #12]
   8162a:	9404      	str	r4, [sp, #16]
   8162c:	9405      	str	r4, [sp, #20]
   8162e:	4b0f      	ldr	r3, [pc, #60]	; (8166c <XPROGTarget_EnableTargetPDI+0x84>)
   81630:	9300      	str	r3, [sp, #0]
   81632:	23c0      	movs	r3, #192	; 0xc0
   81634:	9301      	str	r3, [sp, #4]
   81636:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   8163a:	9303      	str	r3, [sp, #12]
	usart_init_sync_master(USART_PDI, &usart_pdid_settings, sysclk_get_main_hz());
   8163c:	4a0c      	ldr	r2, [pc, #48]	; (81670 <XPROGTarget_EnableTargetPDI+0x88>)
   8163e:	4669      	mov	r1, sp
   81640:	480c      	ldr	r0, [pc, #48]	; (81674 <XPROGTarget_EnableTargetPDI+0x8c>)
   81642:	4b0d      	ldr	r3, [pc, #52]	; (81678 <XPROGTarget_EnableTargetPDI+0x90>)
   81644:	4798      	blx	r3
	gpio_configure_pin(PIN_PDIC_GPIO, PIN_PDIC_USART_FLAGS);
   81646:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8164a:	2011      	movs	r0, #17
   8164c:	47a8      	blx	r5
	XPROGTarget_SendIdle();
   8164e:	4c0b      	ldr	r4, [pc, #44]	; (8167c <XPROGTarget_EnableTargetPDI+0x94>)
   81650:	47a0      	blx	r4
	XPROGTarget_SendIdle();
   81652:	47a0      	blx	r4
}
   81654:	b006      	add	sp, #24
   81656:	bd70      	pop	{r4, r5, r6, pc}
   81658:	20000ebc 	.word	0x20000ebc
   8165c:	00084781 	.word	0x00084781
   81660:	00084b05 	.word	0x00084b05
   81664:	2000008b 	.word	0x2000008b
   81668:	00084acd 	.word	0x00084acd
   8166c:	0007a120 	.word	0x0007a120
   81670:	0b71b000 	.word	0x0b71b000
   81674:	40090000 	.word	0x40090000
   81678:	00082d09 	.word	0x00082d09
   8167c:	00081589 	.word	0x00081589

00081680 <set_timeout>:
static uint32_t defaultTimeoutTicks = 500;
static bool timerEnabled = false;

void set_timeout(uint32_t timeoutTicks)
{
	defaultTimeoutTicks = timeoutTicks;
   81680:	4b01      	ldr	r3, [pc, #4]	; (81688 <set_timeout+0x8>)
   81682:	6018      	str	r0, [r3, #0]
	//printf("Timeout = %d\n", defaultTimeoutTicks);
}
   81684:	4770      	bx	lr
   81686:	bf00      	nop
   81688:	20000200 	.word	0x20000200

0008168c <setup_timeoutcnt>:

void setup_timeoutcnt(void)
{
   8168c:	b538      	push	{r3, r4, r5, lr}
   8168e:	2016      	movs	r0, #22
   81690:	4b10      	ldr	r3, [pc, #64]	; (816d4 <setup_timeoutcnt+0x48>)
   81692:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   81694:	4b10      	ldr	r3, [pc, #64]	; (816d8 <setup_timeoutcnt+0x4c>)
   81696:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   8169a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   8169e:	2510      	movs	r5, #16
   816a0:	f883 5316 	strb.w	r5, [r3, #790]	; 0x316
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   816a4:	601a      	str	r2, [r3, #0]
	
	/* Configure TC interrupts for TC TC_CHANNEL_CAPTURE only */
	irq_register_handler(TC0_IRQn, 1);
	
	// Init TC to waveform mode.
	tc_init(TC0, TC_CHANNEL_TICKCNT,
   816a6:	4c0d      	ldr	r4, [pc, #52]	; (816dc <setup_timeoutcnt+0x50>)
   816a8:	f24c 0201 	movw	r2, #49153	; 0xc001
   816ac:	2100      	movs	r1, #0
   816ae:	4620      	mov	r0, r4
   816b0:	4b0b      	ldr	r3, [pc, #44]	; (816e0 <setup_timeoutcnt+0x54>)
   816b2:	4798      	blx	r3
	
	// Configure waveform frequency and duty cycle.
	uint32_t rc = (sysclk_get_peripheral_bus_hz(TC0) /
	TC_WAVEFORM_DIVISOR /
	TC_WAVEFORM_FREQUENCY);
	tc_write_rc(TC0, TC_CHANNEL_TICKCNT, rc);
   816b4:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
   816b8:	2100      	movs	r1, #0
   816ba:	4620      	mov	r0, r4
   816bc:	4b09      	ldr	r3, [pc, #36]	; (816e4 <setup_timeoutcnt+0x58>)
   816be:	4798      	blx	r3
	tc_enable_interrupt(TC0, TC_CHANNEL_TICKCNT, TC_IER_CPCS);
   816c0:	462a      	mov	r2, r5
   816c2:	2100      	movs	r1, #0
   816c4:	4620      	mov	r0, r4
   816c6:	4b08      	ldr	r3, [pc, #32]	; (816e8 <setup_timeoutcnt+0x5c>)
   816c8:	4798      	blx	r3
	
	timerEnabled = true;
   816ca:	4b08      	ldr	r3, [pc, #32]	; (816ec <setup_timeoutcnt+0x60>)
   816cc:	2201      	movs	r2, #1
   816ce:	701a      	strb	r2, [r3, #0]
}
   816d0:	bd38      	pop	{r3, r4, r5, pc}
   816d2:	bf00      	nop
   816d4:	00084781 	.word	0x00084781
   816d8:	e000e100 	.word	0xe000e100
   816dc:	40080000 	.word	0x40080000
   816e0:	000850c5 	.word	0x000850c5
   816e4:	000850ef 	.word	0x000850ef
   816e8:	000850f7 	.word	0x000850f7
   816ec:	20000ec4 	.word	0x20000ec4

000816f0 <start_timeoutcnt>:
	
	timerEnabled = false;
}

void start_timeoutcnt(void)
{
   816f0:	b510      	push	{r4, lr}
	if(timerEnabled == false){
   816f2:	4b0a      	ldr	r3, [pc, #40]	; (8171c <start_timeoutcnt+0x2c>)
   816f4:	781b      	ldrb	r3, [r3, #0]
   816f6:	b16b      	cbz	r3, 81714 <start_timeoutcnt+0x24>
		setup_timeoutcnt();
	}
	tc_stop(TC0, TC_CHANNEL_TICKCNT);
   816f8:	4c09      	ldr	r4, [pc, #36]	; (81720 <start_timeoutcnt+0x30>)
   816fa:	2100      	movs	r1, #0
   816fc:	4620      	mov	r0, r4
   816fe:	4b09      	ldr	r3, [pc, #36]	; (81724 <start_timeoutcnt+0x34>)
   81700:	4798      	blx	r3
	TimeoutTicksRemaining = defaultTimeoutTicks; /* x / 2500 = timeout in seconds  */
   81702:	4b09      	ldr	r3, [pc, #36]	; (81728 <start_timeoutcnt+0x38>)
   81704:	681a      	ldr	r2, [r3, #0]
   81706:	4b09      	ldr	r3, [pc, #36]	; (8172c <start_timeoutcnt+0x3c>)
   81708:	601a      	str	r2, [r3, #0]
	tc_start(TC0, TC_CHANNEL_TICKCNT);
   8170a:	2100      	movs	r1, #0
   8170c:	4620      	mov	r0, r4
   8170e:	4b08      	ldr	r3, [pc, #32]	; (81730 <start_timeoutcnt+0x40>)
   81710:	4798      	blx	r3
}
   81712:	bd10      	pop	{r4, pc}
		setup_timeoutcnt();
   81714:	4b07      	ldr	r3, [pc, #28]	; (81734 <start_timeoutcnt+0x44>)
   81716:	4798      	blx	r3
   81718:	e7ee      	b.n	816f8 <start_timeoutcnt+0x8>
   8171a:	bf00      	nop
   8171c:	20000ec4 	.word	0x20000ec4
   81720:	40080000 	.word	0x40080000
   81724:	000850e7 	.word	0x000850e7
   81728:	20000200 	.word	0x20000200
   8172c:	20000ec0 	.word	0x20000ec0
   81730:	000850df 	.word	0x000850df
   81734:	0008168d 	.word	0x0008168d

00081738 <stop_timeoutcnt>:

void stop_timeoutcnt(void)
{
   81738:	b508      	push	{r3, lr}
	tc_stop(TC0, TC_CHANNEL_TICKCNT);
   8173a:	2100      	movs	r1, #0
   8173c:	4801      	ldr	r0, [pc, #4]	; (81744 <stop_timeoutcnt+0xc>)
   8173e:	4b02      	ldr	r3, [pc, #8]	; (81748 <stop_timeoutcnt+0x10>)
   81740:	4798      	blx	r3
}
   81742:	bd08      	pop	{r3, pc}
   81744:	40080000 	.word	0x40080000
   81748:	000850e7 	.word	0x000850e7

0008174c <TC0_Handler>:

ISR(TC0_Handler)
{
   8174c:	b508      	push	{r3, lr}
	if(TimeoutTicksRemaining){
   8174e:	4b05      	ldr	r3, [pc, #20]	; (81764 <TC0_Handler+0x18>)
   81750:	681b      	ldr	r3, [r3, #0]
   81752:	b113      	cbz	r3, 8175a <TC0_Handler+0xe>
		TimeoutTicksRemaining--;
   81754:	3b01      	subs	r3, #1
   81756:	4a03      	ldr	r2, [pc, #12]	; (81764 <TC0_Handler+0x18>)
   81758:	6013      	str	r3, [r2, #0]
	}
	tc_get_status(TC0, TC_CHANNEL_TICKCNT);
   8175a:	2100      	movs	r1, #0
   8175c:	4802      	ldr	r0, [pc, #8]	; (81768 <TC0_Handler+0x1c>)
   8175e:	4b03      	ldr	r3, [pc, #12]	; (8176c <TC0_Handler+0x20>)
   81760:	4798      	blx	r3
}
   81762:	bd08      	pop	{r3, pc}
   81764:	20000ec0 	.word	0x20000ec0
   81768:	40080000 	.word	0x40080000
   8176c:	000850ff 	.word	0x000850ff

00081770 <process_events>:
/*
TODO: Need to have a proper event loop not this crappy hack
*/

void process_events(void)
{
   81770:	b508      	push	{r3, lr}
	static uint32_t nextCnt = 0;
	
	/* Hack for now - fixed at 100 mS, one event */	
	if (task_tickCnt > nextCnt){
   81772:	4b0c      	ldr	r3, [pc, #48]	; (817a4 <process_events+0x34>)
   81774:	681a      	ldr	r2, [r3, #0]
   81776:	4b0c      	ldr	r3, [pc, #48]	; (817a8 <process_events+0x38>)
   81778:	681b      	ldr	r3, [r3, #0]
   8177a:	429a      	cmp	r2, r3
   8177c:	d800      	bhi.n	81780 <process_events+0x10>
		if (nextCnt < task_tickCnt){
			task_tickCnt = 0;
			nextCnt = 100;
		}
	}
}
   8177e:	bd08      	pop	{r3, pc}
		do_task();
   81780:	4b0a      	ldr	r3, [pc, #40]	; (817ac <process_events+0x3c>)
   81782:	4798      	blx	r3
		nextCnt += 100;
   81784:	4a08      	ldr	r2, [pc, #32]	; (817a8 <process_events+0x38>)
   81786:	6813      	ldr	r3, [r2, #0]
   81788:	3364      	adds	r3, #100	; 0x64
   8178a:	6013      	str	r3, [r2, #0]
		if (nextCnt < task_tickCnt){
   8178c:	4a05      	ldr	r2, [pc, #20]	; (817a4 <process_events+0x34>)
   8178e:	6812      	ldr	r2, [r2, #0]
   81790:	4293      	cmp	r3, r2
   81792:	d2f4      	bcs.n	8177e <process_events+0xe>
			task_tickCnt = 0;
   81794:	4b03      	ldr	r3, [pc, #12]	; (817a4 <process_events+0x34>)
   81796:	2200      	movs	r2, #0
   81798:	601a      	str	r2, [r3, #0]
			nextCnt = 100;
   8179a:	4b03      	ldr	r3, [pc, #12]	; (817a8 <process_events+0x38>)
   8179c:	2264      	movs	r2, #100	; 0x64
   8179e:	601a      	str	r2, [r3, #0]
}
   817a0:	e7ed      	b.n	8177e <process_events+0xe>
   817a2:	bf00      	nop
   817a4:	20000ecc 	.word	0x20000ecc
   817a8:	20000ec8 	.word	0x20000ec8
   817ac:	000806c5 	.word	0x000806c5

000817b0 <naeusb_add_in_handler>:
    return main_b_vendor_enable;
}

bool naeusb_add_in_handler(usb_request_handle_func new_handler)
{
    if (naeusb_num_in_handlers >= 16)
   817b0:	4b06      	ldr	r3, [pc, #24]	; (817cc <naeusb_add_in_handler+0x1c>)
   817b2:	781b      	ldrb	r3, [r3, #0]
   817b4:	2b0f      	cmp	r3, #15
   817b6:	d807      	bhi.n	817c8 <naeusb_add_in_handler+0x18>
        return false;
    
    naeusb_in_request_handlers[naeusb_num_in_handlers++] = new_handler;
   817b8:	1c59      	adds	r1, r3, #1
   817ba:	4a04      	ldr	r2, [pc, #16]	; (817cc <naeusb_add_in_handler+0x1c>)
   817bc:	7011      	strb	r1, [r2, #0]
   817be:	4a04      	ldr	r2, [pc, #16]	; (817d0 <naeusb_add_in_handler+0x20>)
   817c0:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
    return true;
   817c4:	2001      	movs	r0, #1
   817c6:	4770      	bx	lr
        return false;
   817c8:	2000      	movs	r0, #0
}
   817ca:	4770      	bx	lr
   817cc:	20001354 	.word	0x20001354
   817d0:	20001314 	.word	0x20001314

000817d4 <naeusb_add_out_handler>:

bool naeusb_add_out_handler(usb_request_handle_func new_handler)
{
    if (naeusb_num_out_handlers >= 16)
   817d4:	4b06      	ldr	r3, [pc, #24]	; (817f0 <naeusb_add_out_handler+0x1c>)
   817d6:	781b      	ldrb	r3, [r3, #0]
   817d8:	2b0f      	cmp	r3, #15
   817da:	d807      	bhi.n	817ec <naeusb_add_out_handler+0x18>
        return false;
    
    naeusb_out_request_handlers[naeusb_num_out_handlers++] = new_handler;
   817dc:	1c59      	adds	r1, r3, #1
   817de:	4a04      	ldr	r2, [pc, #16]	; (817f0 <naeusb_add_out_handler+0x1c>)
   817e0:	7011      	strb	r1, [r2, #0]
   817e2:	4a04      	ldr	r2, [pc, #16]	; (817f4 <naeusb_add_out_handler+0x20>)
   817e4:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
    return true;
   817e8:	2001      	movs	r0, #1
   817ea:	4770      	bx	lr
        return false;
   817ec:	2000      	movs	r0, #0
}
   817ee:	4770      	bx	lr
   817f0:	20001355 	.word	0x20001355
   817f4:	20001358 	.word	0x20001358

000817f8 <main_suspend_action>:

//this stuff just turns leds on and off
void main_suspend_action(void)
{
   817f8:	b508      	push	{r3, lr}
	active = false;
   817fa:	4b03      	ldr	r3, [pc, #12]	; (81808 <main_suspend_action+0x10>)
   817fc:	2200      	movs	r2, #0
   817fe:	701a      	strb	r2, [r3, #0]
	ui_powerdown();
   81800:	4b02      	ldr	r3, [pc, #8]	; (8180c <main_suspend_action+0x14>)
   81802:	4798      	blx	r3
}
   81804:	bd08      	pop	{r3, pc}
   81806:	bf00      	nop
   81808:	20000ed0 	.word	0x20000ed0
   8180c:	000845c1 	.word	0x000845c1

00081810 <main_resume_action>:

void main_resume_action(void)
{
   81810:	b508      	push	{r3, lr}
    ui_wakeup();
   81812:	4b01      	ldr	r3, [pc, #4]	; (81818 <main_resume_action+0x8>)
   81814:	4798      	blx	r3
}
   81816:	bd08      	pop	{r3, pc}
   81818:	000845e1 	.word	0x000845e1

0008181c <main_sof_action>:

void main_sof_action(void)
{
   8181c:	b508      	push	{r3, lr}
    if (!main_b_vendor_enable)
   8181e:	4b04      	ldr	r3, [pc, #16]	; (81830 <main_sof_action+0x14>)
   81820:	781b      	ldrb	r3, [r3, #0]
   81822:	b903      	cbnz	r3, 81826 <main_sof_action+0xa>
        return;
    ui_process(udd_get_frame_number());
}
   81824:	bd08      	pop	{r3, pc}
    ui_process(udd_get_frame_number());
   81826:	4b03      	ldr	r3, [pc, #12]	; (81834 <main_sof_action+0x18>)
   81828:	4798      	blx	r3
   8182a:	4b03      	ldr	r3, [pc, #12]	; (81838 <main_sof_action+0x1c>)
   8182c:	4798      	blx	r3
   8182e:	e7f9      	b.n	81824 <main_sof_action+0x8>
   81830:	20000204 	.word	0x20000204
   81834:	00083c55 	.word	0x00083c55
   81838:	000845f9 	.word	0x000845f9

0008183c <main_vendor_enable>:

void main_vendor_bulk_out_received(udd_ep_status_t status,
                                   iram_size_t nb_transfered, udd_ep_id_t ep);

bool main_vendor_enable(void)
{
   8183c:	b510      	push	{r4, lr}
    active = true;
   8183e:	2401      	movs	r4, #1
   81840:	4b05      	ldr	r3, [pc, #20]	; (81858 <main_vendor_enable+0x1c>)
   81842:	701c      	strb	r4, [r3, #0]
    main_b_vendor_enable = true;
   81844:	4b05      	ldr	r3, [pc, #20]	; (8185c <main_vendor_enable+0x20>)
   81846:	701c      	strb	r4, [r3, #0]
    // Start data reception on OUT endpoints
// #if UDI_VENDOR_EPS_SIZE_BULK_FS
//     //main_vendor_bulk_in_received(UDD_EP_TRANSFER_OK, 0, 0);
    udi_vendor_bulk_out_run(
   81848:	4a05      	ldr	r2, [pc, #20]	; (81860 <main_vendor_enable+0x24>)
   8184a:	f44f 6180 	mov.w	r1, #1024	; 0x400
   8184e:	4805      	ldr	r0, [pc, #20]	; (81864 <main_vendor_enable+0x28>)
   81850:	4b05      	ldr	r3, [pc, #20]	; (81868 <main_vendor_enable+0x2c>)
   81852:	4798      	blx	r3
        main_buf_loopback,
        sizeof(main_buf_loopback),
        main_vendor_bulk_out_received);
// #endif
    return true;
}
   81854:	4620      	mov	r0, r4
   81856:	bd10      	pop	{r4, pc}
   81858:	20000ed0 	.word	0x20000ed0
   8185c:	20000204 	.word	0x20000204
   81860:	00081d55 	.word	0x00081d55
   81864:	20000f14 	.word	0x20000f14
   81868:	000848b5 	.word	0x000848b5

0008186c <main_vendor_disable>:

void main_vendor_disable(void)
{
    main_b_vendor_enable = false;
   8186c:	4b01      	ldr	r3, [pc, #4]	; (81874 <main_vendor_disable+0x8>)
   8186e:	2200      	movs	r2, #0
   81870:	701a      	strb	r2, [r3, #0]
}
   81872:	4770      	bx	lr
   81874:	20000204 	.word	0x20000204

00081878 <main_setup_out_received>:

bool main_setup_out_received(void)
{
   81878:	b510      	push	{r4, lr}
    bool handler_status = false;
    udd_g_ctrlreq.payload = ctrlbuffer;
   8187a:	4b0d      	ldr	r3, [pc, #52]	; (818b0 <main_setup_out_received+0x38>)
   8187c:	4a0d      	ldr	r2, [pc, #52]	; (818b4 <main_setup_out_received+0x3c>)
   8187e:	609a      	str	r2, [r3, #8]
    udd_g_ctrlreq.payload_size = min(udd_g_ctrlreq.req.wLength,	sizeof(ctrlbuffer));
   81880:	88da      	ldrh	r2, [r3, #6]
   81882:	2a40      	cmp	r2, #64	; 0x40
   81884:	bf28      	it	cs
   81886:	2240      	movcs	r2, #64	; 0x40
   81888:	819a      	strh	r2, [r3, #12]

    for (uint8_t i = naeusb_num_out_handlers; i > 0; i--) {
   8188a:	4b0b      	ldr	r3, [pc, #44]	; (818b8 <main_setup_out_received+0x40>)
   8188c:	781c      	ldrb	r4, [r3, #0]
   8188e:	e001      	b.n	81894 <main_setup_out_received+0x1c>
   81890:	3c01      	subs	r4, #1
   81892:	b2e4      	uxtb	r4, r4
   81894:	b144      	cbz	r4, 818a8 <main_setup_out_received+0x30>
        handler_status = naeusb_out_request_handlers[i-1]();
   81896:	1e63      	subs	r3, r4, #1
   81898:	4a08      	ldr	r2, [pc, #32]	; (818bc <main_setup_out_received+0x44>)
   8189a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   8189e:	4798      	blx	r3
        if (handler_status == true) {
   818a0:	4603      	mov	r3, r0
   818a2:	2800      	cmp	r0, #0
   818a4:	d0f4      	beq.n	81890 <main_setup_out_received+0x18>
   818a6:	e000      	b.n	818aa <main_setup_out_received+0x32>
            return true;
        }
    }

    return false;
   818a8:	2300      	movs	r3, #0

}
   818aa:	4618      	mov	r0, r3
   818ac:	bd10      	pop	{r4, pc}
   818ae:	bf00      	nop
   818b0:	20001928 	.word	0x20001928
   818b4:	20000ed4 	.word	0x20000ed4
   818b8:	20001355 	.word	0x20001355
   818bc:	20001358 	.word	0x20001358

000818c0 <main_setup_in_received>:

bool main_setup_in_received(void)
{
   818c0:	b510      	push	{r4, lr}
    bool handler_status = false;

    for (uint8_t i = naeusb_num_in_handlers; i > 0; i--) {
   818c2:	4b09      	ldr	r3, [pc, #36]	; (818e8 <main_setup_in_received+0x28>)
   818c4:	781c      	ldrb	r4, [r3, #0]
   818c6:	e001      	b.n	818cc <main_setup_in_received+0xc>
   818c8:	3c01      	subs	r4, #1
   818ca:	b2e4      	uxtb	r4, r4
   818cc:	b144      	cbz	r4, 818e0 <main_setup_in_received+0x20>
        handler_status = naeusb_in_request_handlers[i-1]();
   818ce:	1e63      	subs	r3, r4, #1
   818d0:	4a06      	ldr	r2, [pc, #24]	; (818ec <main_setup_in_received+0x2c>)
   818d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   818d6:	4798      	blx	r3
        if (handler_status == true) {
   818d8:	4603      	mov	r3, r0
   818da:	2800      	cmp	r0, #0
   818dc:	d0f4      	beq.n	818c8 <main_setup_in_received+0x8>
   818de:	e000      	b.n	818e2 <main_setup_in_received+0x22>
            return true;
        }
    }

    return false;
   818e0:	2300      	movs	r3, #0

   818e2:	4618      	mov	r0, r3
   818e4:	bd10      	pop	{r4, pc}
   818e6:	bf00      	nop
   818e8:	20001354 	.word	0x20001354
   818ec:	20001314 	.word	0x20001314

000818f0 <naeusb_setup_out_received>:
}


bool naeusb_setup_out_received(void)
{
    switch (udd_g_ctrlreq.req.bRequest) {
   818f0:	4b05      	ldr	r3, [pc, #20]	; (81908 <naeusb_setup_out_received+0x18>)
   818f2:	785b      	ldrb	r3, [r3, #1]
   818f4:	2b22      	cmp	r3, #34	; 0x22
   818f6:	d001      	beq.n	818fc <naeusb_setup_out_received+0xc>
        case REQ_SAM_CFG:
            udd_g_ctrlreq.callback = naeusb_sam_cfg_out;
            return true;
            break;
    }
    return false;
   818f8:	2000      	movs	r0, #0
}
   818fa:	4770      	bx	lr
            udd_g_ctrlreq.callback = naeusb_sam_cfg_out;
   818fc:	4b02      	ldr	r3, [pc, #8]	; (81908 <naeusb_setup_out_received+0x18>)
   818fe:	4a03      	ldr	r2, [pc, #12]	; (8190c <naeusb_setup_out_received+0x1c>)
   81900:	611a      	str	r2, [r3, #16]
            return true;
   81902:	2001      	movs	r0, #1
   81904:	4770      	bx	lr
   81906:	bf00      	nop
   81908:	20001928 	.word	0x20001928
   8190c:	00081911 	.word	0x00081911

00081910 <naeusb_sam_cfg_out>:
{
   81910:	b508      	push	{r3, lr}
    switch(udd_g_ctrlreq.req.wValue & 0xFF)
   81912:	4b22      	ldr	r3, [pc, #136]	; (8199c <naeusb_sam_cfg_out+0x8c>)
   81914:	789b      	ldrb	r3, [r3, #2]
   81916:	3b01      	subs	r3, #1
   81918:	2b10      	cmp	r3, #16
   8191a:	d814      	bhi.n	81946 <naeusb_sam_cfg_out+0x36>
   8191c:	e8df f003 	tbb	[pc, r3]
   81920:	13181409 	.word	0x13181409
   81924:	13131313 	.word	0x13131313
   81928:	13131313 	.word	0x13131313
   8192c:	2c131313 	.word	0x2c131313
   81930:	3b          	.byte	0x3b
   81931:	00          	.byte	0x00
		pmc_osc_enable_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_osc_enable_main_xtal(pmc_us_to_moscxtst(
   81932:	203e      	movs	r0, #62	; 0x3e
   81934:	4b1a      	ldr	r3, [pc, #104]	; (819a0 <naeusb_sam_cfg_out+0x90>)
   81936:	4798      	blx	r3
	case OSC_MAINCK_12M_RC:
		return pmc_osc_is_ready_fastrc();

	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_main_xtal();
   81938:	4b1a      	ldr	r3, [pc, #104]	; (819a4 <naeusb_sam_cfg_out+0x94>)
   8193a:	4798      	blx	r3
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   8193c:	2800      	cmp	r0, #0
   8193e:	d0fb      	beq.n	81938 <naeusb_sam_cfg_out+0x28>
        pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
   81940:	2010      	movs	r0, #16
   81942:	4b19      	ldr	r3, [pc, #100]	; (819a8 <naeusb_sam_cfg_out+0x98>)
   81944:	4798      	blx	r3
}
   81946:	bd08      	pop	{r3, pc}
        pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   81948:	2010      	movs	r0, #16
   8194a:	4b18      	ldr	r3, [pc, #96]	; (819ac <naeusb_sam_cfg_out+0x9c>)
   8194c:	4798      	blx	r3
        break;
   8194e:	e7fa      	b.n	81946 <naeusb_sam_cfg_out+0x36>
        efc_perform_command(EFC0, EFC_FCMD_CGPB, 1);
   81950:	2201      	movs	r2, #1
   81952:	210c      	movs	r1, #12
   81954:	4816      	ldr	r0, [pc, #88]	; (819b0 <naeusb_sam_cfg_out+0xa0>)
   81956:	4b17      	ldr	r3, [pc, #92]	; (819b4 <naeusb_sam_cfg_out+0xa4>)
   81958:	4798      	blx	r3
 *
 * The driver must remove pull-up on USB line D- or D+.
 */
static inline void udc_detach(void)
{
	udd_detach();
   8195a:	4b17      	ldr	r3, [pc, #92]	; (819b8 <naeusb_sam_cfg_out+0xa8>)
   8195c:	4798      	blx	r3
        while (RSTC->RSTC_SR & RSTC_SR_SRCMP);
   8195e:	4b17      	ldr	r3, [pc, #92]	; (819bc <naeusb_sam_cfg_out+0xac>)
   81960:	685b      	ldr	r3, [r3, #4]
   81962:	f413 3f00 	tst.w	r3, #131072	; 0x20000
   81966:	d1fa      	bne.n	8195e <naeusb_sam_cfg_out+0x4e>
		RSTC->RSTC_CR |= RSTC_CR_KEY_PASSWD | RSTC_CR_PERRST | RSTC_CR_PROCRST;
   81968:	4a14      	ldr	r2, [pc, #80]	; (819bc <naeusb_sam_cfg_out+0xac>)
   8196a:	6813      	ldr	r3, [r2, #0]
   8196c:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   81970:	f043 0305 	orr.w	r3, r3, #5
   81974:	6013      	str	r3, [r2, #0]
        while(1);
   81976:	e7fe      	b.n	81976 <naeusb_sam_cfg_out+0x66>
   81978:	4b0f      	ldr	r3, [pc, #60]	; (819b8 <naeusb_sam_cfg_out+0xa8>)
   8197a:	4798      	blx	r3
        while (RSTC->RSTC_SR & RSTC_SR_SRCMP);
   8197c:	4b0f      	ldr	r3, [pc, #60]	; (819bc <naeusb_sam_cfg_out+0xac>)
   8197e:	685b      	ldr	r3, [r3, #4]
   81980:	f413 3f00 	tst.w	r3, #131072	; 0x20000
   81984:	d1fa      	bne.n	8197c <naeusb_sam_cfg_out+0x6c>
        RSTC->RSTC_CR |= RSTC_CR_KEY_PASSWD | RSTC_CR_PERRST | RSTC_CR_PROCRST;
   81986:	4a0d      	ldr	r2, [pc, #52]	; (819bc <naeusb_sam_cfg_out+0xac>)
   81988:	6813      	ldr	r3, [r2, #0]
   8198a:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   8198e:	f043 0305 	orr.w	r3, r3, #5
   81992:	6013      	str	r3, [r2, #0]
        while(1);
   81994:	e7fe      	b.n	81994 <naeusb_sam_cfg_out+0x84>
        FPGA_releaselock();
   81996:	4b0a      	ldr	r3, [pc, #40]	; (819c0 <naeusb_sam_cfg_out+0xb0>)
   81998:	4798      	blx	r3
}
   8199a:	e7d4      	b.n	81946 <naeusb_sam_cfg_out+0x36>
   8199c:	20001928 	.word	0x20001928
   819a0:	000846e9 	.word	0x000846e9
   819a4:	00084711 	.word	0x00084711
   819a8:	00084641 	.word	0x00084641
   819ac:	00084695 	.word	0x00084695
   819b0:	400e0800 	.word	0x400e0800
   819b4:	000848d1 	.word	0x000848d1
   819b8:	00083bd5 	.word	0x00083bd5
   819bc:	400e1200 	.word	0x400e1200
   819c0:	0008073d 	.word	0x0008073d

000819c4 <naeusb_fw_version_in>:
    respbuf[0] = FW_VER_MAJOR;
   819c4:	4b05      	ldr	r3, [pc, #20]	; (819dc <naeusb_fw_version_in+0x18>)
   819c6:	2200      	movs	r2, #0
   819c8:	701a      	strb	r2, [r3, #0]
    respbuf[1] = FW_VER_MINOR;
   819ca:	2133      	movs	r1, #51	; 0x33
   819cc:	7059      	strb	r1, [r3, #1]
    respbuf[2] = FW_VER_DEBUG;
   819ce:	709a      	strb	r2, [r3, #2]
    udd_g_ctrlreq.payload = respbuf;
   819d0:	4a03      	ldr	r2, [pc, #12]	; (819e0 <naeusb_fw_version_in+0x1c>)
   819d2:	6093      	str	r3, [r2, #8]
    udd_g_ctrlreq.payload_size = 3;
   819d4:	2303      	movs	r3, #3
   819d6:	8193      	strh	r3, [r2, #12]
}
   819d8:	2001      	movs	r0, #1
   819da:	4770      	bx	lr
   819dc:	20001398 	.word	0x20001398
   819e0:	20001928 	.word	0x20001928

000819e4 <naeusb_build_date_in>:
{
   819e4:	b538      	push	{r3, r4, r5, lr}
    strncpy(respbuf, BUILD_TIME, 64);
   819e6:	4c0a      	ldr	r4, [pc, #40]	; (81a10 <naeusb_build_date_in+0x2c>)
   819e8:	2240      	movs	r2, #64	; 0x40
   819ea:	490a      	ldr	r1, [pc, #40]	; (81a14 <naeusb_build_date_in+0x30>)
   819ec:	4620      	mov	r0, r4
   819ee:	4d0a      	ldr	r5, [pc, #40]	; (81a18 <naeusb_build_date_in+0x34>)
   819f0:	47a8      	blx	r5
    respbuf[sizeof(BUILD_TIME) - 1] = ' ';
   819f2:	2320      	movs	r3, #32
   819f4:	7223      	strb	r3, [r4, #8]
    strncpy(respbuf + sizeof(BUILD_TIME), BUILD_DATE, 64 - sizeof(BUILD_TIME));
   819f6:	2237      	movs	r2, #55	; 0x37
   819f8:	4908      	ldr	r1, [pc, #32]	; (81a1c <naeusb_build_date_in+0x38>)
   819fa:	f104 0009 	add.w	r0, r4, #9
   819fe:	47a8      	blx	r5
    udd_g_ctrlreq.payload = respbuf;
   81a00:	4d07      	ldr	r5, [pc, #28]	; (81a20 <naeusb_build_date_in+0x3c>)
   81a02:	60ac      	str	r4, [r5, #8]
    udd_g_ctrlreq.payload_size = strlen(respbuf);
   81a04:	4620      	mov	r0, r4
   81a06:	4b07      	ldr	r3, [pc, #28]	; (81a24 <naeusb_build_date_in+0x40>)
   81a08:	4798      	blx	r3
   81a0a:	81a8      	strh	r0, [r5, #12]
}
   81a0c:	2001      	movs	r0, #1
   81a0e:	bd38      	pop	{r3, r4, r5, pc}
   81a10:	20001398 	.word	0x20001398
   81a14:	0008c150 	.word	0x0008c150
   81a18:	00085569 	.word	0x00085569
   81a1c:	0008c144 	.word	0x0008c144
   81a20:	20001928 	.word	0x20001928
   81a24:	0008550d 	.word	0x0008550d

00081a28 <naeusb_setup_in_received>:

bool naeusb_setup_in_received(void)
{
   81a28:	b508      	push	{r3, lr}
    switch (udd_g_ctrlreq.req.bRequest) {
   81a2a:	4b07      	ldr	r3, [pc, #28]	; (81a48 <naeusb_setup_in_received+0x20>)
   81a2c:	785b      	ldrb	r3, [r3, #1]
   81a2e:	2b17      	cmp	r3, #23
   81a30:	d003      	beq.n	81a3a <naeusb_setup_in_received+0x12>
   81a32:	2b40      	cmp	r3, #64	; 0x40
   81a34:	d004      	beq.n	81a40 <naeusb_setup_in_received+0x18>
   81a36:	2000      	movs	r0, #0
        case REQ_BUILD_DATE:
            return naeusb_build_date_in();
            break;
    }
    return false;
}
   81a38:	bd08      	pop	{r3, pc}
            return naeusb_fw_version_in();
   81a3a:	4b04      	ldr	r3, [pc, #16]	; (81a4c <naeusb_setup_in_received+0x24>)
   81a3c:	4798      	blx	r3
   81a3e:	e7fb      	b.n	81a38 <naeusb_setup_in_received+0x10>
            return naeusb_build_date_in();
   81a40:	4b03      	ldr	r3, [pc, #12]	; (81a50 <naeusb_setup_in_received+0x28>)
   81a42:	4798      	blx	r3
   81a44:	e7f8      	b.n	81a38 <naeusb_setup_in_received+0x10>
   81a46:	bf00      	nop
   81a48:	20001928 	.word	0x20001928
   81a4c:	000819c5 	.word	0x000819c5
   81a50:	000819e5 	.word	0x000819e5

00081a54 <naeusb_register_handlers>:

void naeusb_register_handlers(void)
{
   81a54:	b508      	push	{r3, lr}
    naeusb_add_in_handler(naeusb_setup_in_received);
   81a56:	4803      	ldr	r0, [pc, #12]	; (81a64 <naeusb_register_handlers+0x10>)
   81a58:	4b03      	ldr	r3, [pc, #12]	; (81a68 <naeusb_register_handlers+0x14>)
   81a5a:	4798      	blx	r3
    naeusb_add_out_handler(naeusb_setup_out_received);
   81a5c:	4803      	ldr	r0, [pc, #12]	; (81a6c <naeusb_register_handlers+0x18>)
   81a5e:	4b04      	ldr	r3, [pc, #16]	; (81a70 <naeusb_register_handlers+0x1c>)
   81a60:	4798      	blx	r3
   81a62:	bd08      	pop	{r3, pc}
   81a64:	00081a29 	.word	0x00081a29
   81a68:	000817b1 	.word	0x000817b1
   81a6c:	000818f1 	.word	0x000818f1
   81a70:	000817d5 	.word	0x000817d5

00081a74 <fpga_target_setup_out_received>:
	}
}

bool fpga_target_setup_out_received(void)
{
    blockendpoint_usage = bep_emem;
   81a74:	4b33      	ldr	r3, [pc, #204]	; (81b44 <fpga_target_setup_out_received+0xd0>)
   81a76:	2200      	movs	r2, #0
   81a78:	701a      	strb	r2, [r3, #0]
    switch(udd_g_ctrlreq.req.bRequest){
   81a7a:	4b33      	ldr	r3, [pc, #204]	; (81b48 <fpga_target_setup_out_received+0xd4>)
   81a7c:	785b      	ldrb	r3, [r3, #1]
   81a7e:	3b10      	subs	r3, #16
   81a80:	2b25      	cmp	r3, #37	; 0x25
   81a82:	d85b      	bhi.n	81b3c <fpga_target_setup_out_received+0xc8>
   81a84:	e8df f003 	tbb	[pc, r3]
   81a88:	2d23281e 	.word	0x2d23281e
   81a8c:	5a37325a 	.word	0x5a37325a
   81a90:	5a5a5a5a 	.word	0x5a5a5a5a
   81a94:	5a5a5a5a 	.word	0x5a5a5a5a
   81a98:	5a135a3c 	.word	0x5a135a3c
   81a9c:	5a5a5a5a 	.word	0x5a5a5a5a
   81aa0:	5a5a5a5a 	.word	0x5a5a5a5a
   81aa4:	5a5a5a5a 	.word	0x5a5a5a5a
   81aa8:	4b5a4641 	.word	0x4b5a4641
   81aac:	5550      	.short	0x5550
		case REQ_SAM_CFG:
			0;
			uint16_t wVal = udd_g_ctrlreq.req.wValue & 0xFF;
   81aae:	4b26      	ldr	r3, [pc, #152]	; (81b48 <fpga_target_setup_out_received+0xd4>)
   81ab0:	789b      	ldrb	r3, [r3, #2]
			if ((wVal > 0x03) && (wVal < 0x10)) {
   81ab2:	3b04      	subs	r3, #4
   81ab4:	b29b      	uxth	r3, r3
   81ab6:	2b0b      	cmp	r3, #11
   81ab8:	d842      	bhi.n	81b40 <fpga_target_setup_out_received+0xcc>
				udd_g_ctrlreq.callback = fpga_target_sam_cfg_out;
   81aba:	4b23      	ldr	r3, [pc, #140]	; (81b48 <fpga_target_setup_out_received+0xd4>)
   81abc:	4a23      	ldr	r2, [pc, #140]	; (81b4c <fpga_target_setup_out_received+0xd8>)
   81abe:	611a      	str	r2, [r3, #16]
				return true;
   81ac0:	2001      	movs	r0, #1
   81ac2:	4770      	bx	lr
				return false;
			}
			break;
        /* Memory Read */
        case REQ_MEMREAD_BULK:
            udd_g_ctrlreq.callback = ctrl_readmem_bulk;
   81ac4:	4b20      	ldr	r3, [pc, #128]	; (81b48 <fpga_target_setup_out_received+0xd4>)
   81ac6:	4a22      	ldr	r2, [pc, #136]	; (81b50 <fpga_target_setup_out_received+0xdc>)
   81ac8:	611a      	str	r2, [r3, #16]
            return true;
   81aca:	2001      	movs	r0, #1
   81acc:	4770      	bx	lr
        case REQ_MEMREAD_CTRL:
            udd_g_ctrlreq.callback = ctrl_readmem_ctrl;
   81ace:	4b1e      	ldr	r3, [pc, #120]	; (81b48 <fpga_target_setup_out_received+0xd4>)
   81ad0:	4a20      	ldr	r2, [pc, #128]	; (81b54 <fpga_target_setup_out_received+0xe0>)
   81ad2:	611a      	str	r2, [r3, #16]
            return true;	
   81ad4:	2001      	movs	r0, #1
   81ad6:	4770      	bx	lr

            /* Memory Write */
        case REQ_MEMWRITE_BULK:
            udd_g_ctrlreq.callback = ctrl_writemem_bulk;
   81ad8:	4b1b      	ldr	r3, [pc, #108]	; (81b48 <fpga_target_setup_out_received+0xd4>)
   81ada:	4a1f      	ldr	r2, [pc, #124]	; (81b58 <fpga_target_setup_out_received+0xe4>)
   81adc:	611a      	str	r2, [r3, #16]
            return true;
   81ade:	2001      	movs	r0, #1
   81ae0:	4770      	bx	lr

        case REQ_MEMWRITE_CTRL:
            udd_g_ctrlreq.callback = ctrl_writemem_ctrl;
   81ae2:	4b19      	ldr	r3, [pc, #100]	; (81b48 <fpga_target_setup_out_received+0xd4>)
   81ae4:	4a1d      	ldr	r2, [pc, #116]	; (81b5c <fpga_target_setup_out_received+0xe8>)
   81ae6:	611a      	str	r2, [r3, #16]
            return true;		
   81ae8:	2001      	movs	r0, #1
   81aea:	4770      	bx	lr

        case REQ_MEMWRITE_CTRL_SAMU3:
            udd_g_ctrlreq.callback = ctrl_writemem_ctrl_sam3u;
   81aec:	4b16      	ldr	r3, [pc, #88]	; (81b48 <fpga_target_setup_out_received+0xd4>)
   81aee:	4a1c      	ldr	r2, [pc, #112]	; (81b60 <fpga_target_setup_out_received+0xec>)
   81af0:	611a      	str	r2, [r3, #16]
            return true;		
   81af2:	2001      	movs	r0, #1
   81af4:	4770      	bx	lr

            /* Send bitstream to FPGA */
        case REQ_FPGA_PROGRAM:
            udd_g_ctrlreq.callback = ctrl_progfpga_bulk;
   81af6:	4b14      	ldr	r3, [pc, #80]	; (81b48 <fpga_target_setup_out_received+0xd4>)
   81af8:	4a1a      	ldr	r2, [pc, #104]	; (81b64 <fpga_target_setup_out_received+0xf0>)
   81afa:	611a      	str	r2, [r3, #16]
            return true;
   81afc:	2001      	movs	r0, #1
   81afe:	4770      	bx	lr
        case REQ_XMEGA_PROGRAM:
            /*
               udd_g_ctrlreq.payload = xmegabuffer;
               udd_g_ctrlreq.payload_size = min(udd_g_ctrlreq.req.wLength,	sizeof(xmegabuffer));
               */
            udd_g_ctrlreq.callback = ctrl_xmega_program_void;
   81b00:	4b11      	ldr	r3, [pc, #68]	; (81b48 <fpga_target_setup_out_received+0xd4>)
   81b02:	4a19      	ldr	r2, [pc, #100]	; (81b68 <fpga_target_setup_out_received+0xf4>)
   81b04:	611a      	str	r2, [r3, #16]
            return true;
   81b06:	2001      	movs	r0, #1
   81b08:	4770      	bx	lr
#endif

        case REQ_CDCE906:
            udd_g_ctrlreq.callback = ctrl_cdce906_cb;
   81b0a:	4b0f      	ldr	r3, [pc, #60]	; (81b48 <fpga_target_setup_out_received+0xd4>)
   81b0c:	4a17      	ldr	r2, [pc, #92]	; (81b6c <fpga_target_setup_out_received+0xf8>)
   81b0e:	611a      	str	r2, [r3, #16]
            return true;
   81b10:	2001      	movs	r0, #1
   81b12:	4770      	bx	lr

            /* VCC-INT Setting */
        case REQ_VCCINT:
            udd_g_ctrlreq.callback = ctrl_vccint_cb;
   81b14:	4b0c      	ldr	r3, [pc, #48]	; (81b48 <fpga_target_setup_out_received+0xd4>)
   81b16:	4a16      	ldr	r2, [pc, #88]	; (81b70 <fpga_target_setup_out_received+0xfc>)
   81b18:	611a      	str	r2, [r3, #16]
            return true;
   81b1a:	2001      	movs	r0, #1
   81b1c:	4770      	bx	lr

		/* Send SPI commands to FPGA-attached SPI flash */
		case REQ_FPGASPI_PROGRAM:
			udd_g_ctrlreq.callback = ctrl_progfpgaspi;
   81b1e:	4b0a      	ldr	r3, [pc, #40]	; (81b48 <fpga_target_setup_out_received+0xd4>)
   81b20:	4a14      	ldr	r2, [pc, #80]	; (81b74 <fpga_target_setup_out_received+0x100>)
   81b22:	611a      	str	r2, [r3, #16]
			return true;
   81b24:	2001      	movs	r0, #1
   81b26:	4770      	bx	lr

        /* IO Util Setup */
        case REQ_FPGAIO_UTIL:
            udd_g_ctrlreq.callback = ctrl_fpgaioutil;
   81b28:	4b07      	ldr	r3, [pc, #28]	; (81b48 <fpga_target_setup_out_received+0xd4>)
   81b2a:	4a13      	ldr	r2, [pc, #76]	; (81b78 <fpga_target_setup_out_received+0x104>)
   81b2c:	611a      	str	r2, [r3, #16]
            return true;
   81b2e:	2001      	movs	r0, #1
   81b30:	4770      	bx	lr

        /* Bit-Banged SPI1 */
        case FREQ_FPGASPI1_XFER:
            udd_g_ctrlreq.callback = ctrl_spi1util;
   81b32:	4b05      	ldr	r3, [pc, #20]	; (81b48 <fpga_target_setup_out_received+0xd4>)
   81b34:	4a11      	ldr	r2, [pc, #68]	; (81b7c <fpga_target_setup_out_received+0x108>)
   81b36:	611a      	str	r2, [r3, #16]
            return true;
   81b38:	2001      	movs	r0, #1
   81b3a:	4770      	bx	lr
    switch(udd_g_ctrlreq.req.bRequest){
   81b3c:	2000      	movs	r0, #0
   81b3e:	4770      	bx	lr
				return false;
   81b40:	2000      	movs	r0, #0

        default:
            return false;
    }					
}
   81b42:	4770      	bx	lr
   81b44:	200013d8 	.word	0x200013d8
   81b48:	20001928 	.word	0x20001928
   81b4c:	00081f05 	.word	0x00081f05
   81b50:	00081bf9 	.word	0x00081bf9
   81b54:	00081b81 	.word	0x00081b81
   81b58:	00081be9 	.word	0x00081be9
   81b5c:	00081bad 	.word	0x00081bad
   81b60:	00081c25 	.word	0x00081c25
   81b64:	00081d15 	.word	0x00081d15
   81b68:	00081ce9 	.word	0x00081ce9
   81b6c:	00082205 	.word	0x00082205
   81b70:	00082181 	.word	0x00082181
   81b74:	00082101 	.word	0x00082101
   81b78:	00081f59 	.word	0x00081f59
   81b7c:	00082081 	.word	0x00082081

00081b80 <ctrl_readmem_ctrl>:
void ctrl_readmem_ctrl(void){
   81b80:	b538      	push	{r3, r4, r5, lr}
    uint32_t buflen = *(CTRLBUFFER_WORDPTR);
   81b82:	4b06      	ldr	r3, [pc, #24]	; (81b9c <ctrl_readmem_ctrl+0x1c>)
   81b84:	681d      	ldr	r5, [r3, #0]
    uint32_t address = *(CTRLBUFFER_WORDPTR + 1);
   81b86:	685c      	ldr	r4, [r3, #4]
    FPGA_setlock(fpga_ctrlmem);
   81b88:	2005      	movs	r0, #5
   81b8a:	4b05      	ldr	r3, [pc, #20]	; (81ba0 <ctrl_readmem_ctrl+0x20>)
   81b8c:	4798      	blx	r3
    ctrlmemread_buf = (uint8_t *) PSRAM_BASE_ADDRESS + address;
   81b8e:	f104 44c0 	add.w	r4, r4, #1610612736	; 0x60000000
   81b92:	4b04      	ldr	r3, [pc, #16]	; (81ba4 <ctrl_readmem_ctrl+0x24>)
   81b94:	601c      	str	r4, [r3, #0]
    ctrlmemread_size = buflen;
   81b96:	4b04      	ldr	r3, [pc, #16]	; (81ba8 <ctrl_readmem_ctrl+0x28>)
   81b98:	601d      	str	r5, [r3, #0]
}
   81b9a:	bd38      	pop	{r3, r4, r5, pc}
   81b9c:	20000ed4 	.word	0x20000ed4
   81ba0:	00080711 	.word	0x00080711
   81ba4:	200013dc 	.word	0x200013dc
   81ba8:	200013e0 	.word	0x200013e0

00081bac <ctrl_writemem_ctrl>:
void ctrl_writemem_ctrl(void){
   81bac:	b538      	push	{r3, r4, r5, lr}
    uint32_t buflen = *(CTRLBUFFER_WORDPTR);
   81bae:	4b0a      	ldr	r3, [pc, #40]	; (81bd8 <ctrl_writemem_ctrl+0x2c>)
   81bb0:	681c      	ldr	r4, [r3, #0]
    uint32_t address = *(CTRLBUFFER_WORDPTR + 1);
   81bb2:	685d      	ldr	r5, [r3, #4]
    FPGA_setlock(fpga_generic);
   81bb4:	2001      	movs	r0, #1
   81bb6:	4b09      	ldr	r3, [pc, #36]	; (81bdc <ctrl_writemem_ctrl+0x30>)
   81bb8:	4798      	blx	r3
    for(unsigned int i = 0; i < buflen; i++){
   81bba:	2300      	movs	r3, #0
   81bbc:	e006      	b.n	81bcc <ctrl_writemem_ctrl+0x20>
        xram[i+address] = ctrlbuf_payload[i];
   81bbe:	195a      	adds	r2, r3, r5
   81bc0:	4907      	ldr	r1, [pc, #28]	; (81be0 <ctrl_writemem_ctrl+0x34>)
   81bc2:	6809      	ldr	r1, [r1, #0]
   81bc4:	4807      	ldr	r0, [pc, #28]	; (81be4 <ctrl_writemem_ctrl+0x38>)
   81bc6:	5c18      	ldrb	r0, [r3, r0]
   81bc8:	5488      	strb	r0, [r1, r2]
    for(unsigned int i = 0; i < buflen; i++){
   81bca:	3301      	adds	r3, #1
   81bcc:	42a3      	cmp	r3, r4
   81bce:	d3f6      	bcc.n	81bbe <ctrl_writemem_ctrl+0x12>
    FPGA_setlock(fpga_unlocked);
   81bd0:	2000      	movs	r0, #0
   81bd2:	4b02      	ldr	r3, [pc, #8]	; (81bdc <ctrl_writemem_ctrl+0x30>)
   81bd4:	4798      	blx	r3
}
   81bd6:	bd38      	pop	{r3, r4, r5, pc}
   81bd8:	20000ed4 	.word	0x20000ed4
   81bdc:	00080711 	.word	0x00080711
   81be0:	200001e0 	.word	0x200001e0
   81be4:	20000edc 	.word	0x20000edc

00081be8 <ctrl_writemem_bulk>:
void ctrl_writemem_bulk(void){
   81be8:	b508      	push	{r3, lr}
    FPGA_setlock(fpga_blockout);
   81bea:	2004      	movs	r0, #4
   81bec:	4b01      	ldr	r3, [pc, #4]	; (81bf4 <ctrl_writemem_bulk+0xc>)
   81bee:	4798      	blx	r3
}
   81bf0:	bd08      	pop	{r3, pc}
   81bf2:	bf00      	nop
   81bf4:	00080711 	.word	0x00080711

00081bf8 <ctrl_readmem_bulk>:
void ctrl_readmem_bulk(void){
   81bf8:	b538      	push	{r3, r4, r5, lr}
    uint32_t buflen = *(CTRLBUFFER_WORDPTR);	
   81bfa:	4b06      	ldr	r3, [pc, #24]	; (81c14 <ctrl_readmem_bulk+0x1c>)
   81bfc:	681d      	ldr	r5, [r3, #0]
    uint32_t address = *(CTRLBUFFER_WORDPTR + 1);
   81bfe:	685c      	ldr	r4, [r3, #4]
    FPGA_setlock(fpga_blockin);
   81c00:	2002      	movs	r0, #2
   81c02:	4b05      	ldr	r3, [pc, #20]	; (81c18 <ctrl_readmem_bulk+0x20>)
   81c04:	4798      	blx	r3
    udi_vendor_bulk_in_run(
   81c06:	4a05      	ldr	r2, [pc, #20]	; (81c1c <ctrl_readmem_bulk+0x24>)
   81c08:	4629      	mov	r1, r5
   81c0a:	f104 40c0 	add.w	r0, r4, #1610612736	; 0x60000000
   81c0e:	4b04      	ldr	r3, [pc, #16]	; (81c20 <ctrl_readmem_bulk+0x28>)
   81c10:	4798      	blx	r3
}
   81c12:	bd38      	pop	{r3, r4, r5, pc}
   81c14:	20000ed4 	.word	0x20000ed4
   81c18:	00080711 	.word	0x00080711
   81c1c:	00081cf5 	.word	0x00081cf5
   81c20:	00084899 	.word	0x00084899

00081c24 <ctrl_writemem_ctrl_sam3u>:
void ctrl_writemem_ctrl_sam3u(void){
   81c24:	b570      	push	{r4, r5, r6, lr}
    uint32_t buflen = *(CTRLBUFFER_WORDPTR) - 4; // remove the first 4 bytes of the payload who contain the flags
   81c26:	4b28      	ldr	r3, [pc, #160]	; (81cc8 <ctrl_writemem_ctrl_sam3u+0xa4>)
   81c28:	681c      	ldr	r4, [r3, #0]
   81c2a:	3c04      	subs	r4, #4
    uint32_t address = *(CTRLBUFFER_WORDPTR + 1);
   81c2c:	685e      	ldr	r6, [r3, #4]
    uint32_t flags = *(CTRLBUFFER_WORDPTR + 2);
   81c2e:	689d      	ldr	r5, [r3, #8]
    for(unsigned int i = 0; i < buflen; i++){
   81c30:	2300      	movs	r3, #0
   81c32:	e005      	b.n	81c40 <ctrl_writemem_ctrl_sam3u+0x1c>
        sam3u_mem_b[i+address] = ctrlbuf_payload[i];
   81c34:	199a      	adds	r2, r3, r6
   81c36:	4925      	ldr	r1, [pc, #148]	; (81ccc <ctrl_writemem_ctrl_sam3u+0xa8>)
   81c38:	5c58      	ldrb	r0, [r3, r1]
   81c3a:	4925      	ldr	r1, [pc, #148]	; (81cd0 <ctrl_writemem_ctrl_sam3u+0xac>)
   81c3c:	5488      	strb	r0, [r1, r2]
    for(unsigned int i = 0; i < buflen; i++){
   81c3e:	3301      	adds	r3, #1
   81c40:	42a3      	cmp	r3, r4
   81c42:	d3f7      	bcc.n	81c34 <ctrl_writemem_ctrl_sam3u+0x10>
    if ( flags & 0x1 ){ // encryptions have been requested
   81c44:	f015 0f01 	tst.w	r5, #1
   81c48:	d03d      	beq.n	81cc6 <ctrl_writemem_ctrl_sam3u+0xa2>
        uint32_t seed = sam3u_mem[0]; // load the seed at addr 0
   81c4a:	4b21      	ldr	r3, [pc, #132]	; (81cd0 <ctrl_writemem_ctrl_sam3u+0xac>)
   81c4c:	681c      	ldr	r4, [r3, #0]
        for(unsigned int b = 0; b < (flags >> 16); b++){
   81c4e:	2600      	movs	r6, #0
   81c50:	e02b      	b.n	81caa <ctrl_writemem_ctrl_sam3u+0x86>
                    xram[j+0x400+0x100] = seed >> 24;
   81c52:	f503 62a0 	add.w	r2, r3, #1280	; 0x500
   81c56:	491f      	ldr	r1, [pc, #124]	; (81cd4 <ctrl_writemem_ctrl_sam3u+0xb0>)
   81c58:	6809      	ldr	r1, [r1, #0]
   81c5a:	0e20      	lsrs	r0, r4, #24
   81c5c:	5488      	strb	r0, [r1, r2]
                    seed += (seed*seed) | 0x5;
   81c5e:	fb04 f204 	mul.w	r2, r4, r4
   81c62:	f042 0205 	orr.w	r2, r2, #5
   81c66:	4414      	add	r4, r2
                for(unsigned int j = 0; j < 16; j++){
   81c68:	3301      	adds	r3, #1
   81c6a:	2b0f      	cmp	r3, #15
   81c6c:	d9f1      	bls.n	81c52 <ctrl_writemem_ctrl_sam3u+0x2e>
   81c6e:	e025      	b.n	81cbc <ctrl_writemem_ctrl_sam3u+0x98>
   81c70:	2300      	movs	r3, #0
   81c72:	e7fa      	b.n	81c6a <ctrl_writemem_ctrl_sam3u+0x46>
                    xram[j+0x400+0x200] = seed >> 24;
   81c74:	f503 62c0 	add.w	r2, r3, #1536	; 0x600
   81c78:	4916      	ldr	r1, [pc, #88]	; (81cd4 <ctrl_writemem_ctrl_sam3u+0xb0>)
   81c7a:	6809      	ldr	r1, [r1, #0]
   81c7c:	0e20      	lsrs	r0, r4, #24
   81c7e:	5488      	strb	r0, [r1, r2]
                    seed += (seed*seed) | 0x5;
   81c80:	fb04 f204 	mul.w	r2, r4, r4
   81c84:	f042 0205 	orr.w	r2, r2, #5
   81c88:	4414      	add	r4, r2
                for(unsigned int j = 0; j < 16; j++){
   81c8a:	3301      	adds	r3, #1
   81c8c:	2b0f      	cmp	r3, #15
   81c8e:	d9f1      	bls.n	81c74 <ctrl_writemem_ctrl_sam3u+0x50>
            FPGA_setlock(fpga_unlocked);
   81c90:	2000      	movs	r0, #0
   81c92:	4b11      	ldr	r3, [pc, #68]	; (81cd8 <ctrl_writemem_ctrl_sam3u+0xb4>)
   81c94:	4798      	blx	r3
            gpio_set_pin_high(FPGA_TRIGGER_GPIO);
   81c96:	2031      	movs	r0, #49	; 0x31
   81c98:	4b10      	ldr	r3, [pc, #64]	; (81cdc <ctrl_writemem_ctrl_sam3u+0xb8>)
   81c9a:	4798      	blx	r3
            delay_cycles(50);
   81c9c:	2032      	movs	r0, #50	; 0x32
   81c9e:	4b10      	ldr	r3, [pc, #64]	; (81ce0 <ctrl_writemem_ctrl_sam3u+0xbc>)
   81ca0:	4798      	blx	r3
            gpio_set_pin_low(FPGA_TRIGGER_GPIO);
   81ca2:	2031      	movs	r0, #49	; 0x31
   81ca4:	4b0f      	ldr	r3, [pc, #60]	; (81ce4 <ctrl_writemem_ctrl_sam3u+0xc0>)
   81ca6:	4798      	blx	r3
        for(unsigned int b = 0; b < (flags >> 16); b++){
   81ca8:	3601      	adds	r6, #1
   81caa:	ebb6 4f15 	cmp.w	r6, r5, lsr #16
   81cae:	d20a      	bcs.n	81cc6 <ctrl_writemem_ctrl_sam3u+0xa2>
            FPGA_setlock(fpga_generic);
   81cb0:	2001      	movs	r0, #1
   81cb2:	4b09      	ldr	r3, [pc, #36]	; (81cd8 <ctrl_writemem_ctrl_sam3u+0xb4>)
   81cb4:	4798      	blx	r3
            if ((flags >> 1) & 0x1){ // write the key
   81cb6:	f015 0f02 	tst.w	r5, #2
   81cba:	d1d9      	bne.n	81c70 <ctrl_writemem_ctrl_sam3u+0x4c>
            if ((flags >> 2) & 0x1){ // write the pts
   81cbc:	f015 0f04 	tst.w	r5, #4
   81cc0:	d0e6      	beq.n	81c90 <ctrl_writemem_ctrl_sam3u+0x6c>
                for(unsigned int j = 0; j < 16; j++){
   81cc2:	2300      	movs	r3, #0
   81cc4:	e7e2      	b.n	81c8c <ctrl_writemem_ctrl_sam3u+0x68>
}
   81cc6:	bd70      	pop	{r4, r5, r6, pc}
   81cc8:	20000ed4 	.word	0x20000ed4
   81ccc:	20000ee0 	.word	0x20000ee0
   81cd0:	20001428 	.word	0x20001428
   81cd4:	200001e0 	.word	0x200001e0
   81cd8:	00080711 	.word	0x00080711
   81cdc:	00084acd 	.word	0x00084acd
   81ce0:	2000008b 	.word	0x2000008b
   81ce4:	00084ae9 	.word	0x00084ae9

00081ce8 <ctrl_xmega_program_void>:
{
   81ce8:	b508      	push	{r3, lr}
    XPROGProtocol_Command();
   81cea:	4b01      	ldr	r3, [pc, #4]	; (81cf0 <ctrl_xmega_program_void+0x8>)
   81cec:	4798      	blx	r3
}
   81cee:	bd08      	pop	{r3, pc}
   81cf0:	000812e9 	.word	0x000812e9

00081cf4 <main_vendor_bulk_in_received>:
    if (UDD_EP_TRANSFER_OK != status) {
   81cf4:	b100      	cbz	r0, 81cf8 <main_vendor_bulk_in_received+0x4>
   81cf6:	4770      	bx	lr
{
   81cf8:	b508      	push	{r3, lr}
    if (FPGA_lockstatus() == fpga_blockin){		
   81cfa:	4b04      	ldr	r3, [pc, #16]	; (81d0c <main_vendor_bulk_in_received+0x18>)
   81cfc:	4798      	blx	r3
   81cfe:	2802      	cmp	r0, #2
   81d00:	d000      	beq.n	81d04 <main_vendor_bulk_in_received+0x10>
}
   81d02:	bd08      	pop	{r3, pc}
        FPGA_setlock(fpga_unlocked);
   81d04:	2000      	movs	r0, #0
   81d06:	4b02      	ldr	r3, [pc, #8]	; (81d10 <main_vendor_bulk_in_received+0x1c>)
   81d08:	4798      	blx	r3
   81d0a:	e7fa      	b.n	81d02 <main_vendor_bulk_in_received+0xe>
   81d0c:	00080749 	.word	0x00080749
   81d10:	00080711 	.word	0x00080711

00081d14 <ctrl_progfpga_bulk>:
void ctrl_progfpga_bulk(void){
   81d14:	b508      	push	{r3, lr}
    switch(udd_g_ctrlreq.req.wValue){
   81d16:	4b0b      	ldr	r3, [pc, #44]	; (81d44 <ctrl_progfpga_bulk+0x30>)
   81d18:	885b      	ldrh	r3, [r3, #2]
   81d1a:	2ba1      	cmp	r3, #161	; 0xa1
   81d1c:	d007      	beq.n	81d2e <ctrl_progfpga_bulk+0x1a>
   81d1e:	2ba2      	cmp	r3, #162	; 0xa2
   81d20:	d00b      	beq.n	81d3a <ctrl_progfpga_bulk+0x26>
   81d22:	2ba0      	cmp	r3, #160	; 0xa0
   81d24:	d000      	beq.n	81d28 <ctrl_progfpga_bulk+0x14>
}
   81d26:	bd08      	pop	{r3, pc}
            fpga_program_setup1();			
   81d28:	4b07      	ldr	r3, [pc, #28]	; (81d48 <ctrl_progfpga_bulk+0x34>)
   81d2a:	4798      	blx	r3
            break;
   81d2c:	e7fb      	b.n	81d26 <ctrl_progfpga_bulk+0x12>
            fpga_program_setup2();
   81d2e:	4b07      	ldr	r3, [pc, #28]	; (81d4c <ctrl_progfpga_bulk+0x38>)
   81d30:	4798      	blx	r3
            blockendpoint_usage = bep_fpgabitstream;
   81d32:	4b07      	ldr	r3, [pc, #28]	; (81d50 <ctrl_progfpga_bulk+0x3c>)
   81d34:	220a      	movs	r2, #10
   81d36:	701a      	strb	r2, [r3, #0]
            break;
   81d38:	e7f5      	b.n	81d26 <ctrl_progfpga_bulk+0x12>
            blockendpoint_usage = bep_emem;
   81d3a:	4b05      	ldr	r3, [pc, #20]	; (81d50 <ctrl_progfpga_bulk+0x3c>)
   81d3c:	2200      	movs	r2, #0
   81d3e:	701a      	strb	r2, [r3, #0]
}
   81d40:	e7f1      	b.n	81d26 <ctrl_progfpga_bulk+0x12>
   81d42:	bf00      	nop
   81d44:	20001928 	.word	0x20001928
   81d48:	00080771 	.word	0x00080771
   81d4c:	000807f9 	.word	0x000807f9
   81d50:	200013d8 	.word	0x200013d8

00081d54 <main_vendor_bulk_out_received>:
{
   81d54:	b538      	push	{r3, r4, r5, lr}
    if (UDD_EP_TRANSFER_OK != status) {
   81d56:	b938      	cbnz	r0, 81d68 <main_vendor_bulk_out_received+0x14>
   81d58:	460c      	mov	r4, r1
    if (blockendpoint_usage == bep_emem){
   81d5a:	4b19      	ldr	r3, [pc, #100]	; (81dc0 <main_vendor_bulk_out_received+0x6c>)
   81d5c:	781b      	ldrb	r3, [r3, #0]
   81d5e:	b1eb      	cbz	r3, 81d9c <main_vendor_bulk_out_received+0x48>
    } else if (blockendpoint_usage == bep_fpgabitstream){
   81d60:	2b0a      	cmp	r3, #10
   81d62:	d114      	bne.n	81d8e <main_vendor_bulk_out_received+0x3a>
        for(unsigned int i = 0; i < nb_transfered; i++){
   81d64:	2500      	movs	r5, #0
   81d66:	e024      	b.n	81db2 <main_vendor_bulk_out_received+0x5e>
        udi_vendor_bulk_out_run(
   81d68:	4a16      	ldr	r2, [pc, #88]	; (81dc4 <main_vendor_bulk_out_received+0x70>)
   81d6a:	f44f 6180 	mov.w	r1, #1024	; 0x400
   81d6e:	4816      	ldr	r0, [pc, #88]	; (81dc8 <main_vendor_bulk_out_received+0x74>)
   81d70:	4b16      	ldr	r3, [pc, #88]	; (81dcc <main_vendor_bulk_out_received+0x78>)
   81d72:	4798      	blx	r3
        return;
   81d74:	e011      	b.n	81d9a <main_vendor_bulk_out_received+0x46>
            xram[i] = main_buf_loopback[i];
   81d76:	4a16      	ldr	r2, [pc, #88]	; (81dd0 <main_vendor_bulk_out_received+0x7c>)
   81d78:	6812      	ldr	r2, [r2, #0]
   81d7a:	4913      	ldr	r1, [pc, #76]	; (81dc8 <main_vendor_bulk_out_received+0x74>)
   81d7c:	5cc9      	ldrb	r1, [r1, r3]
   81d7e:	54d1      	strb	r1, [r2, r3]
        for(unsigned int i = 0; i < nb_transfered; i++){
   81d80:	3301      	adds	r3, #1
   81d82:	42a3      	cmp	r3, r4
   81d84:	d3f7      	bcc.n	81d76 <main_vendor_bulk_out_received+0x22>
        if (FPGA_lockstatus() == fpga_blockout){
   81d86:	4b13      	ldr	r3, [pc, #76]	; (81dd4 <main_vendor_bulk_out_received+0x80>)
   81d88:	4798      	blx	r3
   81d8a:	2804      	cmp	r0, #4
   81d8c:	d008      	beq.n	81da0 <main_vendor_bulk_out_received+0x4c>
    udi_vendor_bulk_out_run(
   81d8e:	4a0d      	ldr	r2, [pc, #52]	; (81dc4 <main_vendor_bulk_out_received+0x70>)
   81d90:	f44f 6180 	mov.w	r1, #1024	; 0x400
   81d94:	480c      	ldr	r0, [pc, #48]	; (81dc8 <main_vendor_bulk_out_received+0x74>)
   81d96:	4b0d      	ldr	r3, [pc, #52]	; (81dcc <main_vendor_bulk_out_received+0x78>)
   81d98:	4798      	blx	r3
}
   81d9a:	bd38      	pop	{r3, r4, r5, pc}
        for(unsigned int i = 0; i < nb_transfered; i++){
   81d9c:	2300      	movs	r3, #0
   81d9e:	e7f0      	b.n	81d82 <main_vendor_bulk_out_received+0x2e>
            FPGA_setlock(fpga_unlocked);
   81da0:	2000      	movs	r0, #0
   81da2:	4b0d      	ldr	r3, [pc, #52]	; (81dd8 <main_vendor_bulk_out_received+0x84>)
   81da4:	4798      	blx	r3
   81da6:	e7f2      	b.n	81d8e <main_vendor_bulk_out_received+0x3a>
            fpga_program_sendbyte(main_buf_loopback[i]);
   81da8:	4b07      	ldr	r3, [pc, #28]	; (81dc8 <main_vendor_bulk_out_received+0x74>)
   81daa:	5d58      	ldrb	r0, [r3, r5]
   81dac:	4b0b      	ldr	r3, [pc, #44]	; (81ddc <main_vendor_bulk_out_received+0x88>)
   81dae:	4798      	blx	r3
        for(unsigned int i = 0; i < nb_transfered; i++){
   81db0:	3501      	adds	r5, #1
   81db2:	42a5      	cmp	r5, r4
   81db4:	d3f8      	bcc.n	81da8 <main_vendor_bulk_out_received+0x54>
        FPGA_CCLK_LOW();
   81db6:	200f      	movs	r0, #15
   81db8:	4b09      	ldr	r3, [pc, #36]	; (81de0 <main_vendor_bulk_out_received+0x8c>)
   81dba:	4798      	blx	r3
   81dbc:	e7e7      	b.n	81d8e <main_vendor_bulk_out_received+0x3a>
   81dbe:	bf00      	nop
   81dc0:	200013d8 	.word	0x200013d8
   81dc4:	00081d55 	.word	0x00081d55
   81dc8:	20000f14 	.word	0x20000f14
   81dcc:	000848b5 	.word	0x000848b5
   81dd0:	200001e0 	.word	0x200001e0
   81dd4:	00080749 	.word	0x00080749
   81dd8:	00080711 	.word	0x00080711
   81ddc:	00080809 	.word	0x00080809
   81de0:	00084ae9 	.word	0x00084ae9

00081de4 <fpga_target_setup_in_received>:
{
   81de4:	b538      	push	{r3, r4, r5, lr}
    switch(udd_g_ctrlreq.req.bRequest){
   81de6:	4b3b      	ldr	r3, [pc, #236]	; (81ed4 <fpga_target_setup_in_received+0xf0>)
   81de8:	785b      	ldrb	r3, [r3, #1]
   81dea:	3b12      	subs	r3, #18
   81dec:	2b23      	cmp	r3, #35	; 0x23
   81dee:	d86b      	bhi.n	81ec8 <fpga_target_setup_in_received+0xe4>
   81df0:	e8df f003 	tbb	[pc, r3]
   81df4:	1d6a6a12 	.word	0x1d6a6a12
   81df8:	6a6a6a6a 	.word	0x6a6a6a6a
   81dfc:	6a6a6a6a 	.word	0x6a6a6a6a
   81e00:	6a346a6a 	.word	0x6a346a6a
   81e04:	6a6a6a6a 	.word	0x6a6a6a6a
   81e08:	6a6a6a6a 	.word	0x6a6a6a6a
   81e0c:	6a6a6a6a 	.word	0x6a6a6a6a
   81e10:	473a6a6a 	.word	0x473a6a6a
   81e14:	606a566a 	.word	0x606a566a
            udd_g_ctrlreq.payload = ctrlmemread_buf;
   81e18:	4a2e      	ldr	r2, [pc, #184]	; (81ed4 <fpga_target_setup_in_received+0xf0>)
   81e1a:	4b2f      	ldr	r3, [pc, #188]	; (81ed8 <fpga_target_setup_in_received+0xf4>)
   81e1c:	681b      	ldr	r3, [r3, #0]
   81e1e:	6093      	str	r3, [r2, #8]
            udd_g_ctrlreq.payload_size = ctrlmemread_size;
   81e20:	4b2e      	ldr	r3, [pc, #184]	; (81edc <fpga_target_setup_in_received+0xf8>)
   81e22:	6819      	ldr	r1, [r3, #0]
   81e24:	8191      	strh	r1, [r2, #12]
            ctrlmemread_size = 0;
   81e26:	2200      	movs	r2, #0
   81e28:	601a      	str	r2, [r3, #0]
            return true;
   81e2a:	2001      	movs	r0, #1
   81e2c:	e04d      	b.n	81eca <fpga_target_setup_in_received+0xe6>
            respbuf[0] = FPGA_ISDONE();
   81e2e:	2007      	movs	r0, #7
   81e30:	4d2b      	ldr	r5, [pc, #172]	; (81ee0 <fpga_target_setup_in_received+0xfc>)
   81e32:	47a8      	blx	r5
   81e34:	3800      	subs	r0, #0
   81e36:	bf18      	it	ne
   81e38:	2001      	movne	r0, #1
   81e3a:	4c2a      	ldr	r4, [pc, #168]	; (81ee4 <fpga_target_setup_in_received+0x100>)
   81e3c:	7020      	strb	r0, [r4, #0]
            respbuf[1] = FPGA_INITB_STATUS();
   81e3e:	205d      	movs	r0, #93	; 0x5d
   81e40:	47a8      	blx	r5
   81e42:	3800      	subs	r0, #0
   81e44:	bf18      	it	ne
   81e46:	2001      	movne	r0, #1
   81e48:	7060      	strb	r0, [r4, #1]
            respbuf[2] = 0;
   81e4a:	2300      	movs	r3, #0
   81e4c:	70a3      	strb	r3, [r4, #2]
            respbuf[3] = 0;
   81e4e:	70e3      	strb	r3, [r4, #3]
            udd_g_ctrlreq.payload = respbuf;
   81e50:	4b20      	ldr	r3, [pc, #128]	; (81ed4 <fpga_target_setup_in_received+0xf0>)
   81e52:	609c      	str	r4, [r3, #8]
            udd_g_ctrlreq.payload_size = 4;
   81e54:	2204      	movs	r2, #4
   81e56:	819a      	strh	r2, [r3, #12]
            return true;
   81e58:	2001      	movs	r0, #1
   81e5a:	e036      	b.n	81eca <fpga_target_setup_in_received+0xe6>
            return XPROGProtocol_Command();
   81e5c:	4b22      	ldr	r3, [pc, #136]	; (81ee8 <fpga_target_setup_in_received+0x104>)
   81e5e:	4798      	blx	r3
   81e60:	3800      	subs	r0, #0
   81e62:	bf18      	it	ne
   81e64:	2001      	movne	r0, #1
   81e66:	e030      	b.n	81eca <fpga_target_setup_in_received+0xe6>
            respbuf[0] = cdce906_status;
   81e68:	4b1e      	ldr	r3, [pc, #120]	; (81ee4 <fpga_target_setup_in_received+0x100>)
   81e6a:	4a20      	ldr	r2, [pc, #128]	; (81eec <fpga_target_setup_in_received+0x108>)
   81e6c:	7812      	ldrb	r2, [r2, #0]
   81e6e:	701a      	strb	r2, [r3, #0]
            respbuf[1] = cdce906_data;
   81e70:	4a1f      	ldr	r2, [pc, #124]	; (81ef0 <fpga_target_setup_in_received+0x10c>)
   81e72:	7812      	ldrb	r2, [r2, #0]
   81e74:	705a      	strb	r2, [r3, #1]
            udd_g_ctrlreq.payload = respbuf;
   81e76:	4a17      	ldr	r2, [pc, #92]	; (81ed4 <fpga_target_setup_in_received+0xf0>)
   81e78:	6093      	str	r3, [r2, #8]
            udd_g_ctrlreq.payload_size = 2;
   81e7a:	2302      	movs	r3, #2
   81e7c:	8193      	strh	r3, [r2, #12]
            return true;
   81e7e:	2001      	movs	r0, #1
   81e80:	e023      	b.n	81eca <fpga_target_setup_in_received+0xe6>
            respbuf[0] = vccint_status;
   81e82:	4b18      	ldr	r3, [pc, #96]	; (81ee4 <fpga_target_setup_in_received+0x100>)
   81e84:	4a1b      	ldr	r2, [pc, #108]	; (81ef4 <fpga_target_setup_in_received+0x110>)
   81e86:	7812      	ldrb	r2, [r2, #0]
   81e88:	701a      	strb	r2, [r3, #0]
            respbuf[1] = (uint8_t)vccint_setting;
   81e8a:	4a1b      	ldr	r2, [pc, #108]	; (81ef8 <fpga_target_setup_in_received+0x114>)
   81e8c:	8812      	ldrh	r2, [r2, #0]
   81e8e:	705a      	strb	r2, [r3, #1]
            respbuf[2] = (uint8_t)(vccint_setting >> 8);
   81e90:	0a12      	lsrs	r2, r2, #8
   81e92:	709a      	strb	r2, [r3, #2]
            udd_g_ctrlreq.payload = respbuf;
   81e94:	4a0f      	ldr	r2, [pc, #60]	; (81ed4 <fpga_target_setup_in_received+0xf0>)
   81e96:	6093      	str	r3, [r2, #8]
            udd_g_ctrlreq.payload_size = 3;
   81e98:	2303      	movs	r3, #3
   81e9a:	8193      	strh	r3, [r2, #12]
            return true;
   81e9c:	2001      	movs	r0, #1
   81e9e:	e014      	b.n	81eca <fpga_target_setup_in_received+0xe6>
			if (udd_g_ctrlreq.req.wLength > sizeof(fpgaspi_data_buffer))
   81ea0:	4b0c      	ldr	r3, [pc, #48]	; (81ed4 <fpga_target_setup_in_received+0xf0>)
   81ea2:	88db      	ldrh	r3, [r3, #6]
   81ea4:	2b40      	cmp	r3, #64	; 0x40
   81ea6:	d811      	bhi.n	81ecc <fpga_target_setup_in_received+0xe8>
			udd_g_ctrlreq.payload = fpgaspi_data_buffer;
   81ea8:	4a0a      	ldr	r2, [pc, #40]	; (81ed4 <fpga_target_setup_in_received+0xf0>)
   81eaa:	4914      	ldr	r1, [pc, #80]	; (81efc <fpga_target_setup_in_received+0x118>)
   81eac:	6091      	str	r1, [r2, #8]
			udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
   81eae:	8193      	strh	r3, [r2, #12]
			return true;
   81eb0:	2001      	movs	r0, #1
   81eb2:	e00a      	b.n	81eca <fpga_target_setup_in_received+0xe6>
 			if (udd_g_ctrlreq.req.wLength > sizeof(spi1util_data_buffer))
   81eb4:	4b07      	ldr	r3, [pc, #28]	; (81ed4 <fpga_target_setup_in_received+0xf0>)
   81eb6:	88db      	ldrh	r3, [r3, #6]
   81eb8:	2b40      	cmp	r3, #64	; 0x40
   81eba:	d809      	bhi.n	81ed0 <fpga_target_setup_in_received+0xec>
			udd_g_ctrlreq.payload = spi1util_data_buffer;
   81ebc:	4a05      	ldr	r2, [pc, #20]	; (81ed4 <fpga_target_setup_in_received+0xf0>)
   81ebe:	4910      	ldr	r1, [pc, #64]	; (81f00 <fpga_target_setup_in_received+0x11c>)
   81ec0:	6091      	str	r1, [r2, #8]
			udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
   81ec2:	8193      	strh	r3, [r2, #12]
			return true;
   81ec4:	2001      	movs	r0, #1
   81ec6:	e000      	b.n	81eca <fpga_target_setup_in_received+0xe6>
    switch(udd_g_ctrlreq.req.bRequest){
   81ec8:	2000      	movs	r0, #0
}
   81eca:	bd38      	pop	{r3, r4, r5, pc}
                return false;
   81ecc:	2000      	movs	r0, #0
   81ece:	e7fc      	b.n	81eca <fpga_target_setup_in_received+0xe6>
                return false;
   81ed0:	2000      	movs	r0, #0
   81ed2:	e7fa      	b.n	81eca <fpga_target_setup_in_received+0xe6>
   81ed4:	20001928 	.word	0x20001928
   81ed8:	200013dc 	.word	0x200013dc
   81edc:	200013e0 	.word	0x200013e0
   81ee0:	00084ab1 	.word	0x00084ab1
   81ee4:	20001398 	.word	0x20001398
   81ee8:	000812e9 	.word	0x000812e9
   81eec:	200013da 	.word	0x200013da
   81ef0:	200013d9 	.word	0x200013d9
   81ef4:	2000186c 	.word	0x2000186c
   81ef8:	20000206 	.word	0x20000206
   81efc:	200013e8 	.word	0x200013e8
   81f00:	20001828 	.word	0x20001828

00081f04 <fpga_target_sam_cfg_out>:
{
   81f04:	b508      	push	{r3, lr}
	switch (udd_g_ctrlreq.req.wValue & 0xFF) {
   81f06:	4b0f      	ldr	r3, [pc, #60]	; (81f44 <fpga_target_sam_cfg_out+0x40>)
   81f08:	789b      	ldrb	r3, [r3, #2]
   81f0a:	2b05      	cmp	r3, #5
   81f0c:	d00a      	beq.n	81f24 <fpga_target_sam_cfg_out+0x20>
   81f0e:	2b06      	cmp	r3, #6
   81f10:	d00e      	beq.n	81f30 <fpga_target_sam_cfg_out+0x2c>
   81f12:	2b04      	cmp	r3, #4
   81f14:	d000      	beq.n	81f18 <fpga_target_sam_cfg_out+0x14>
}
   81f16:	bd08      	pop	{r3, pc}
	    gpio_configure_pin(PIN_PCK0, PIO_OUTPUT_0);
   81f18:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   81f1c:	201b      	movs	r0, #27
   81f1e:	4b0a      	ldr	r3, [pc, #40]	; (81f48 <fpga_target_sam_cfg_out+0x44>)
   81f20:	4798      	blx	r3
	    break;
   81f22:	e7f8      	b.n	81f16 <fpga_target_sam_cfg_out+0x12>
	    gpio_configure_pin(PIN_PCK0, PIN_PCK0_FLAGS);
   81f24:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   81f28:	201b      	movs	r0, #27
   81f2a:	4b07      	ldr	r3, [pc, #28]	; (81f48 <fpga_target_sam_cfg_out+0x44>)
   81f2c:	4798      	blx	r3
	    break;
   81f2e:	e7f2      	b.n	81f16 <fpga_target_sam_cfg_out+0x12>
	    gpio_set_pin_high(FPGA_TRIGGER_GPIO);
   81f30:	2031      	movs	r0, #49	; 0x31
   81f32:	4b06      	ldr	r3, [pc, #24]	; (81f4c <fpga_target_sam_cfg_out+0x48>)
   81f34:	4798      	blx	r3
	    delay_cycles(250);
   81f36:	20fa      	movs	r0, #250	; 0xfa
   81f38:	4b05      	ldr	r3, [pc, #20]	; (81f50 <fpga_target_sam_cfg_out+0x4c>)
   81f3a:	4798      	blx	r3
	    gpio_set_pin_low(FPGA_TRIGGER_GPIO);
   81f3c:	2031      	movs	r0, #49	; 0x31
   81f3e:	4b05      	ldr	r3, [pc, #20]	; (81f54 <fpga_target_sam_cfg_out+0x50>)
   81f40:	4798      	blx	r3
}
   81f42:	e7e8      	b.n	81f16 <fpga_target_sam_cfg_out+0x12>
   81f44:	20001928 	.word	0x20001928
   81f48:	00084b05 	.word	0x00084b05
   81f4c:	00084acd 	.word	0x00084acd
   81f50:	2000008b 	.word	0x2000008b
   81f54:	00084ae9 	.word	0x00084ae9

00081f58 <ctrl_fpgaioutil>:
static void ctrl_fpgaioutil(void){
   81f58:	b538      	push	{r3, r4, r5, lr}
    if (udd_g_ctrlreq.req.wLength != 2){
   81f5a:	4b41      	ldr	r3, [pc, #260]	; (82060 <ctrl_fpgaioutil+0x108>)
   81f5c:	88db      	ldrh	r3, [r3, #6]
   81f5e:	2b02      	cmp	r3, #2
   81f60:	d10d      	bne.n	81f7e <ctrl_fpgaioutil+0x26>
    int pin = udd_g_ctrlreq.payload[0];
   81f62:	4b3f      	ldr	r3, [pc, #252]	; (82060 <ctrl_fpgaioutil+0x108>)
   81f64:	689b      	ldr	r3, [r3, #8]
   81f66:	781c      	ldrb	r4, [r3, #0]
    int config = udd_g_ctrlreq.payload[1];
   81f68:	785d      	ldrb	r5, [r3, #1]
    if ((pin < 0) || (pin > 95)){
   81f6a:	2c5f      	cmp	r4, #95	; 0x5f
   81f6c:	d807      	bhi.n	81f7e <ctrl_fpgaioutil+0x26>
	switch(udd_g_ctrlreq.req.wValue){
   81f6e:	4b3c      	ldr	r3, [pc, #240]	; (82060 <ctrl_fpgaioutil+0x108>)
   81f70:	885b      	ldrh	r3, [r3, #2]
   81f72:	2ba1      	cmp	r3, #161	; 0xa1
   81f74:	d064      	beq.n	82040 <ctrl_fpgaioutil+0xe8>
   81f76:	2ba2      	cmp	r3, #162	; 0xa2
   81f78:	d067      	beq.n	8204a <ctrl_fpgaioutil+0xf2>
   81f7a:	2ba0      	cmp	r3, #160	; 0xa0
   81f7c:	d000      	beq.n	81f80 <ctrl_fpgaioutil+0x28>
}
   81f7e:	bd38      	pop	{r3, r4, r5, pc}
            switch(config)
   81f80:	3d01      	subs	r5, #1
   81f82:	2d12      	cmp	r5, #18
   81f84:	d857      	bhi.n	82036 <ctrl_fpgaioutil+0xde>
   81f86:	e8df f005 	tbb	[pc, r5]
   81f8a:	100a      	.short	0x100a
   81f8c:	56565656 	.word	0x56565656
   81f90:	56565656 	.word	0x56565656
   81f94:	56565656 	.word	0x56565656
   81f98:	36261656 	.word	0x36261656
   81f9c:	46          	.byte	0x46
   81f9d:	00          	.byte	0x00
                    gpio_configure_pin(pin, PIO_INPUT);
   81f9e:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   81fa2:	4620      	mov	r0, r4
   81fa4:	4b2f      	ldr	r3, [pc, #188]	; (82064 <ctrl_fpgaioutil+0x10c>)
   81fa6:	4798      	blx	r3
                    break;
   81fa8:	e7e9      	b.n	81f7e <ctrl_fpgaioutil+0x26>
                    gpio_configure_pin(pin, PIO_OUTPUT_1);
   81faa:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   81fae:	4620      	mov	r0, r4
   81fb0:	4b2c      	ldr	r3, [pc, #176]	; (82064 <ctrl_fpgaioutil+0x10c>)
   81fb2:	4798      	blx	r3
                    break;
   81fb4:	e7e3      	b.n	81f7e <ctrl_fpgaioutil+0x26>
                    if(pin_spi1_mosi > -1){
   81fb6:	4b2c      	ldr	r3, [pc, #176]	; (82068 <ctrl_fpgaioutil+0x110>)
   81fb8:	6818      	ldr	r0, [r3, #0]
   81fba:	2800      	cmp	r0, #0
   81fbc:	da07      	bge.n	81fce <ctrl_fpgaioutil+0x76>
                    gpio_configure_pin(pin, PIO_OUTPUT_0);
   81fbe:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   81fc2:	4620      	mov	r0, r4
   81fc4:	4b27      	ldr	r3, [pc, #156]	; (82064 <ctrl_fpgaioutil+0x10c>)
   81fc6:	4798      	blx	r3
                    pin_spi1_mosi = pin;
   81fc8:	4b27      	ldr	r3, [pc, #156]	; (82068 <ctrl_fpgaioutil+0x110>)
   81fca:	601c      	str	r4, [r3, #0]
                    break;
   81fcc:	e7d7      	b.n	81f7e <ctrl_fpgaioutil+0x26>
                        gpio_configure_pin(pin_spi1_mosi, PIO_DEFAULT);
   81fce:	2100      	movs	r1, #0
   81fd0:	4b24      	ldr	r3, [pc, #144]	; (82064 <ctrl_fpgaioutil+0x10c>)
   81fd2:	4798      	blx	r3
   81fd4:	e7f3      	b.n	81fbe <ctrl_fpgaioutil+0x66>
                    if(pin_spi1_miso > -1){
   81fd6:	4b25      	ldr	r3, [pc, #148]	; (8206c <ctrl_fpgaioutil+0x114>)
   81fd8:	6818      	ldr	r0, [r3, #0]
   81fda:	2800      	cmp	r0, #0
   81fdc:	da07      	bge.n	81fee <ctrl_fpgaioutil+0x96>
                    gpio_configure_pin(pin, PIO_INPUT);
   81fde:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   81fe2:	4620      	mov	r0, r4
   81fe4:	4b1f      	ldr	r3, [pc, #124]	; (82064 <ctrl_fpgaioutil+0x10c>)
   81fe6:	4798      	blx	r3
                    pin_spi1_miso = pin;
   81fe8:	4b20      	ldr	r3, [pc, #128]	; (8206c <ctrl_fpgaioutil+0x114>)
   81fea:	601c      	str	r4, [r3, #0]
                    break;
   81fec:	e7c7      	b.n	81f7e <ctrl_fpgaioutil+0x26>
                        gpio_configure_pin(pin_spi1_miso, PIO_DEFAULT);
   81fee:	2100      	movs	r1, #0
   81ff0:	4b1c      	ldr	r3, [pc, #112]	; (82064 <ctrl_fpgaioutil+0x10c>)
   81ff2:	4798      	blx	r3
   81ff4:	e7f3      	b.n	81fde <ctrl_fpgaioutil+0x86>
                    if(pin_spi1_sck > -1){
   81ff6:	4b1e      	ldr	r3, [pc, #120]	; (82070 <ctrl_fpgaioutil+0x118>)
   81ff8:	6818      	ldr	r0, [r3, #0]
   81ffa:	2800      	cmp	r0, #0
   81ffc:	da07      	bge.n	8200e <ctrl_fpgaioutil+0xb6>
                    gpio_configure_pin(pin, PIO_OUTPUT_0);
   81ffe:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   82002:	4620      	mov	r0, r4
   82004:	4b17      	ldr	r3, [pc, #92]	; (82064 <ctrl_fpgaioutil+0x10c>)
   82006:	4798      	blx	r3
                    pin_spi1_sck = pin;
   82008:	4b19      	ldr	r3, [pc, #100]	; (82070 <ctrl_fpgaioutil+0x118>)
   8200a:	601c      	str	r4, [r3, #0]
                    break;
   8200c:	e7b7      	b.n	81f7e <ctrl_fpgaioutil+0x26>
                        gpio_configure_pin(pin_spi1_sck, PIO_DEFAULT);
   8200e:	2100      	movs	r1, #0
   82010:	4b14      	ldr	r3, [pc, #80]	; (82064 <ctrl_fpgaioutil+0x10c>)
   82012:	4798      	blx	r3
   82014:	e7f3      	b.n	81ffe <ctrl_fpgaioutil+0xa6>
                    if(pin_spi1_cs > -1){
   82016:	4b17      	ldr	r3, [pc, #92]	; (82074 <ctrl_fpgaioutil+0x11c>)
   82018:	6818      	ldr	r0, [r3, #0]
   8201a:	2800      	cmp	r0, #0
   8201c:	da07      	bge.n	8202e <ctrl_fpgaioutil+0xd6>
                    gpio_configure_pin(pin, PIO_OUTPUT_1);
   8201e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   82022:	4620      	mov	r0, r4
   82024:	4b0f      	ldr	r3, [pc, #60]	; (82064 <ctrl_fpgaioutil+0x10c>)
   82026:	4798      	blx	r3
                    pin_spi1_cs = pin;                    
   82028:	4b12      	ldr	r3, [pc, #72]	; (82074 <ctrl_fpgaioutil+0x11c>)
   8202a:	601c      	str	r4, [r3, #0]
                    break;
   8202c:	e7a7      	b.n	81f7e <ctrl_fpgaioutil+0x26>
                        gpio_configure_pin(pin_spi1_cs, PIO_DEFAULT);
   8202e:	2100      	movs	r1, #0
   82030:	4b0c      	ldr	r3, [pc, #48]	; (82064 <ctrl_fpgaioutil+0x10c>)
   82032:	4798      	blx	r3
   82034:	e7f3      	b.n	8201e <ctrl_fpgaioutil+0xc6>
                    gpio_configure_pin(pin, PIO_DEFAULT);
   82036:	2100      	movs	r1, #0
   82038:	4620      	mov	r0, r4
   8203a:	4b0a      	ldr	r3, [pc, #40]	; (82064 <ctrl_fpgaioutil+0x10c>)
   8203c:	4798      	blx	r3
                    break;
   8203e:	e79e      	b.n	81f7e <ctrl_fpgaioutil+0x26>
            gpio_configure_pin(pin, PIO_DEFAULT);
   82040:	2100      	movs	r1, #0
   82042:	4620      	mov	r0, r4
   82044:	4b07      	ldr	r3, [pc, #28]	; (82064 <ctrl_fpgaioutil+0x10c>)
   82046:	4798      	blx	r3
			break;
   82048:	e799      	b.n	81f7e <ctrl_fpgaioutil+0x26>
            if (config == 0){
   8204a:	b12d      	cbz	r5, 82058 <ctrl_fpgaioutil+0x100>
            if (config == 1){
   8204c:	2d01      	cmp	r5, #1
   8204e:	d196      	bne.n	81f7e <ctrl_fpgaioutil+0x26>
                gpio_set_pin_high(pin);
   82050:	4620      	mov	r0, r4
   82052:	4b09      	ldr	r3, [pc, #36]	; (82078 <ctrl_fpgaioutil+0x120>)
   82054:	4798      	blx	r3
   82056:	e792      	b.n	81f7e <ctrl_fpgaioutil+0x26>
                gpio_set_pin_low(pin);
   82058:	4620      	mov	r0, r4
   8205a:	4b08      	ldr	r3, [pc, #32]	; (8207c <ctrl_fpgaioutil+0x124>)
   8205c:	4798      	blx	r3
   8205e:	e7f5      	b.n	8204c <ctrl_fpgaioutil+0xf4>
   82060:	20001928 	.word	0x20001928
   82064:	00084b05 	.word	0x00084b05
   82068:	200001ec 	.word	0x200001ec
   8206c:	200001e8 	.word	0x200001e8
   82070:	200001f0 	.word	0x200001f0
   82074:	200001e4 	.word	0x200001e4
   82078:	00084acd 	.word	0x00084acd
   8207c:	00084ae9 	.word	0x00084ae9

00082080 <ctrl_spi1util>:
static void ctrl_spi1util(void){
   82080:	b510      	push	{r4, lr}
	switch(udd_g_ctrlreq.req.wValue){
   82082:	4b17      	ldr	r3, [pc, #92]	; (820e0 <ctrl_spi1util+0x60>)
   82084:	885b      	ldrh	r3, [r3, #2]
   82086:	3ba0      	subs	r3, #160	; 0xa0
   82088:	2b04      	cmp	r3, #4
   8208a:	d806      	bhi.n	8209a <ctrl_spi1util+0x1a>
   8208c:	e8df f003 	tbb	[pc, r3]
   82090:	0c090603 	.word	0x0c090603
   82094:	0f          	.byte	0x0f
   82095:	00          	.byte	0x00
			spi1util_init();			
   82096:	4b13      	ldr	r3, [pc, #76]	; (820e4 <ctrl_spi1util+0x64>)
   82098:	4798      	blx	r3
}
   8209a:	bd10      	pop	{r4, pc}
			spi1util_deinit();
   8209c:	4b12      	ldr	r3, [pc, #72]	; (820e8 <ctrl_spi1util+0x68>)
   8209e:	4798      	blx	r3
			break;
   820a0:	e7fb      	b.n	8209a <ctrl_spi1util+0x1a>
			spi1util_cs_low();
   820a2:	4b12      	ldr	r3, [pc, #72]	; (820ec <ctrl_spi1util+0x6c>)
   820a4:	4798      	blx	r3
			break;
   820a6:	e7f8      	b.n	8209a <ctrl_spi1util+0x1a>
			spi1util_cs_high();
   820a8:	4b11      	ldr	r3, [pc, #68]	; (820f0 <ctrl_spi1util+0x70>)
   820aa:	4798      	blx	r3
			break;
   820ac:	e7f5      	b.n	8209a <ctrl_spi1util+0x1a>
			if (udd_g_ctrlreq.req.wLength > udd_g_ctrlreq.payload_size){
   820ae:	4a0c      	ldr	r2, [pc, #48]	; (820e0 <ctrl_spi1util+0x60>)
   820b0:	88d3      	ldrh	r3, [r2, #6]
   820b2:	8992      	ldrh	r2, [r2, #12]
   820b4:	4293      	cmp	r3, r2
   820b6:	d8f0      	bhi.n	8209a <ctrl_spi1util+0x1a>
			if (udd_g_ctrlreq.req.wLength > sizeof(fpgaspi_data_buffer)){
   820b8:	2b40      	cmp	r3, #64	; 0x40
   820ba:	d8ee      	bhi.n	8209a <ctrl_spi1util+0x1a>
			spi1util_databuffer_len = udd_g_ctrlreq.req.wLength;
   820bc:	4a0d      	ldr	r2, [pc, #52]	; (820f4 <ctrl_spi1util+0x74>)
   820be:	6013      	str	r3, [r2, #0]
			for (int i = 0; i < udd_g_ctrlreq.req.wLength; i++){
   820c0:	2400      	movs	r4, #0
   820c2:	e007      	b.n	820d4 <ctrl_spi1util+0x54>
				spi1util_data_buffer[i] = spi1util_xferbyte(udd_g_ctrlreq.payload[i]);
   820c4:	4b06      	ldr	r3, [pc, #24]	; (820e0 <ctrl_spi1util+0x60>)
   820c6:	689b      	ldr	r3, [r3, #8]
   820c8:	5d18      	ldrb	r0, [r3, r4]
   820ca:	4b0b      	ldr	r3, [pc, #44]	; (820f8 <ctrl_spi1util+0x78>)
   820cc:	4798      	blx	r3
   820ce:	4b0b      	ldr	r3, [pc, #44]	; (820fc <ctrl_spi1util+0x7c>)
   820d0:	5518      	strb	r0, [r3, r4]
			for (int i = 0; i < udd_g_ctrlreq.req.wLength; i++){
   820d2:	3401      	adds	r4, #1
   820d4:	4b02      	ldr	r3, [pc, #8]	; (820e0 <ctrl_spi1util+0x60>)
   820d6:	88db      	ldrh	r3, [r3, #6]
   820d8:	42a3      	cmp	r3, r4
   820da:	dcf3      	bgt.n	820c4 <ctrl_spi1util+0x44>
   820dc:	e7dd      	b.n	8209a <ctrl_spi1util+0x1a>
   820de:	bf00      	nop
   820e0:	20001928 	.word	0x20001928
   820e4:	00080a15 	.word	0x00080a15
   820e8:	00080ae5 	.word	0x00080ae5
   820ec:	00080a39 	.word	0x00080a39
   820f0:	00080a4d 	.word	0x00080a4d
   820f4:	20001868 	.word	0x20001868
   820f8:	00080a61 	.word	0x00080a61
   820fc:	20001828 	.word	0x20001828

00082100 <ctrl_progfpgaspi>:
static void ctrl_progfpgaspi(void){
   82100:	b510      	push	{r4, lr}
	switch(udd_g_ctrlreq.req.wValue){
   82102:	4b17      	ldr	r3, [pc, #92]	; (82160 <ctrl_progfpgaspi+0x60>)
   82104:	885b      	ldrh	r3, [r3, #2]
   82106:	3ba0      	subs	r3, #160	; 0xa0
   82108:	2b04      	cmp	r3, #4
   8210a:	d806      	bhi.n	8211a <ctrl_progfpgaspi+0x1a>
   8210c:	e8df f003 	tbb	[pc, r3]
   82110:	0c090603 	.word	0x0c090603
   82114:	0f          	.byte	0x0f
   82115:	00          	.byte	0x00
			fpgaspi_program_init();			
   82116:	4b13      	ldr	r3, [pc, #76]	; (82164 <ctrl_progfpgaspi+0x64>)
   82118:	4798      	blx	r3
}
   8211a:	bd10      	pop	{r4, pc}
			fpgaspi_program_deinit();
   8211c:	4b12      	ldr	r3, [pc, #72]	; (82168 <ctrl_progfpgaspi+0x68>)
   8211e:	4798      	blx	r3
			break;
   82120:	e7fb      	b.n	8211a <ctrl_progfpgaspi+0x1a>
			fpgaspi_cs_low();
   82122:	4b12      	ldr	r3, [pc, #72]	; (8216c <ctrl_progfpgaspi+0x6c>)
   82124:	4798      	blx	r3
			break;
   82126:	e7f8      	b.n	8211a <ctrl_progfpgaspi+0x1a>
			fpgaspi_cs_high();
   82128:	4b11      	ldr	r3, [pc, #68]	; (82170 <ctrl_progfpgaspi+0x70>)
   8212a:	4798      	blx	r3
			break;
   8212c:	e7f5      	b.n	8211a <ctrl_progfpgaspi+0x1a>
			if (udd_g_ctrlreq.req.wLength > udd_g_ctrlreq.payload_size){
   8212e:	4a0c      	ldr	r2, [pc, #48]	; (82160 <ctrl_progfpgaspi+0x60>)
   82130:	88d3      	ldrh	r3, [r2, #6]
   82132:	8992      	ldrh	r2, [r2, #12]
   82134:	4293      	cmp	r3, r2
   82136:	d8f0      	bhi.n	8211a <ctrl_progfpgaspi+0x1a>
			if (udd_g_ctrlreq.req.wLength > sizeof(fpgaspi_data_buffer)){
   82138:	2b40      	cmp	r3, #64	; 0x40
   8213a:	d8ee      	bhi.n	8211a <ctrl_progfpgaspi+0x1a>
			fpga_spi_databuffer_len = udd_g_ctrlreq.req.wLength;
   8213c:	4a0d      	ldr	r2, [pc, #52]	; (82174 <ctrl_progfpgaspi+0x74>)
   8213e:	6013      	str	r3, [r2, #0]
			for (int i = 0; i < udd_g_ctrlreq.req.wLength; i++){
   82140:	2400      	movs	r4, #0
   82142:	e007      	b.n	82154 <ctrl_progfpgaspi+0x54>
				fpgaspi_data_buffer[i] = fpgaspi_xferbyte(udd_g_ctrlreq.payload[i]);
   82144:	4b06      	ldr	r3, [pc, #24]	; (82160 <ctrl_progfpgaspi+0x60>)
   82146:	689b      	ldr	r3, [r3, #8]
   82148:	5d18      	ldrb	r0, [r3, r4]
   8214a:	4b0b      	ldr	r3, [pc, #44]	; (82178 <ctrl_progfpgaspi+0x78>)
   8214c:	4798      	blx	r3
   8214e:	4b0b      	ldr	r3, [pc, #44]	; (8217c <ctrl_progfpgaspi+0x7c>)
   82150:	5518      	strb	r0, [r3, r4]
			for (int i = 0; i < udd_g_ctrlreq.req.wLength; i++){
   82152:	3401      	adds	r4, #1
   82154:	4b02      	ldr	r3, [pc, #8]	; (82160 <ctrl_progfpgaspi+0x60>)
   82156:	88db      	ldrh	r3, [r3, #6]
   82158:	42a3      	cmp	r3, r4
   8215a:	dcf3      	bgt.n	82144 <ctrl_progfpgaspi+0x44>
   8215c:	e7dd      	b.n	8211a <ctrl_progfpgaspi+0x1a>
   8215e:	bf00      	nop
   82160:	20001928 	.word	0x20001928
   82164:	0008092d 	.word	0x0008092d
   82168:	000809f9 	.word	0x000809f9
   8216c:	0008096d 	.word	0x0008096d
   82170:	0008097d 	.word	0x0008097d
   82174:	200013e4 	.word	0x200013e4
   82178:	0008098d 	.word	0x0008098d
   8217c:	200013e8 	.word	0x200013e8

00082180 <ctrl_vccint_cb>:
    if (udd_g_ctrlreq.req.wLength > udd_g_ctrlreq.payload_size){
   82180:	4b1c      	ldr	r3, [pc, #112]	; (821f4 <ctrl_vccint_cb+0x74>)
   82182:	88d9      	ldrh	r1, [r3, #6]
   82184:	899b      	ldrh	r3, [r3, #12]
   82186:	4299      	cmp	r1, r3
   82188:	d832      	bhi.n	821f0 <ctrl_vccint_cb+0x70>
{
   8218a:	b510      	push	{r4, lr}
    vccint_status = USB_STATUS_NONE;
   8218c:	4b1a      	ldr	r3, [pc, #104]	; (821f8 <ctrl_vccint_cb+0x78>)
   8218e:	2200      	movs	r2, #0
   82190:	701a      	strb	r2, [r3, #0]
    if ((udd_g_ctrlreq.payload[0] ^ udd_g_ctrlreq.payload[1] ^ 0xAE) != (udd_g_ctrlreq.payload[2])){
   82192:	4b18      	ldr	r3, [pc, #96]	; (821f4 <ctrl_vccint_cb+0x74>)
   82194:	689a      	ldr	r2, [r3, #8]
   82196:	7810      	ldrb	r0, [r2, #0]
   82198:	7854      	ldrb	r4, [r2, #1]
   8219a:	ea80 0304 	eor.w	r3, r0, r4
   8219e:	f083 03ae 	eor.w	r3, r3, #174	; 0xae
   821a2:	7892      	ldrb	r2, [r2, #2]
   821a4:	4293      	cmp	r3, r2
   821a6:	d003      	beq.n	821b0 <ctrl_vccint_cb+0x30>
        vccint_status = USB_STATUS_PARAMWRONG;
   821a8:	4b13      	ldr	r3, [pc, #76]	; (821f8 <ctrl_vccint_cb+0x78>)
   821aa:	2201      	movs	r2, #1
   821ac:	701a      	strb	r2, [r3, #0]
}
   821ae:	bd10      	pop	{r4, pc}
    if (udd_g_ctrlreq.req.wLength < 3){
   821b0:	2902      	cmp	r1, #2
   821b2:	d90b      	bls.n	821cc <ctrl_vccint_cb+0x4c>
    uint16_t vcctemp = (udd_g_ctrlreq.payload[0]) | (udd_g_ctrlreq.payload[1] << 8);
   821b4:	ea40 2404 	orr.w	r4, r0, r4, lsl #8
    if ((vcctemp < 600) || (vcctemp > 1200)){
   821b8:	f5a4 7316 	sub.w	r3, r4, #600	; 0x258
   821bc:	b29b      	uxth	r3, r3
   821be:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
   821c2:	d907      	bls.n	821d4 <ctrl_vccint_cb+0x54>
        vccint_status = USB_STATUS_PARAMWRONG;
   821c4:	4b0c      	ldr	r3, [pc, #48]	; (821f8 <ctrl_vccint_cb+0x78>)
   821c6:	2201      	movs	r2, #1
   821c8:	701a      	strb	r2, [r3, #0]
        return;
   821ca:	e7f0      	b.n	821ae <ctrl_vccint_cb+0x2e>
        vccint_status = USB_STATUS_CSFAIL;
   821cc:	4b0a      	ldr	r3, [pc, #40]	; (821f8 <ctrl_vccint_cb+0x78>)
   821ce:	2204      	movs	r2, #4
   821d0:	701a      	strb	r2, [r3, #0]
        return;
   821d2:	e7ec      	b.n	821ae <ctrl_vccint_cb+0x2e>
    vccint_status = USB_STATUS_COMMERR;
   821d4:	4b08      	ldr	r3, [pc, #32]	; (821f8 <ctrl_vccint_cb+0x78>)
   821d6:	2203      	movs	r2, #3
   821d8:	701a      	strb	r2, [r3, #0]
    if (tps56520_set(vcctemp)){
   821da:	4620      	mov	r0, r4
   821dc:	4b07      	ldr	r3, [pc, #28]	; (821fc <ctrl_vccint_cb+0x7c>)
   821de:	4798      	blx	r3
   821e0:	2800      	cmp	r0, #0
   821e2:	d0e4      	beq.n	821ae <ctrl_vccint_cb+0x2e>
        vccint_setting = vcctemp;
   821e4:	4b06      	ldr	r3, [pc, #24]	; (82200 <ctrl_vccint_cb+0x80>)
   821e6:	801c      	strh	r4, [r3, #0]
        vccint_status = USB_STATUS_OK;
   821e8:	4b03      	ldr	r3, [pc, #12]	; (821f8 <ctrl_vccint_cb+0x78>)
   821ea:	2202      	movs	r2, #2
   821ec:	701a      	strb	r2, [r3, #0]
   821ee:	e7de      	b.n	821ae <ctrl_vccint_cb+0x2e>
   821f0:	4770      	bx	lr
   821f2:	bf00      	nop
   821f4:	20001928 	.word	0x20001928
   821f8:	2000186c 	.word	0x2000186c
   821fc:	00080b05 	.word	0x00080b05
   82200:	20000206 	.word	0x20000206

00082204 <ctrl_cdce906_cb>:
{
   82204:	b508      	push	{r3, lr}
    if (udd_g_ctrlreq.req.wLength > udd_g_ctrlreq.payload_size){
   82206:	4b17      	ldr	r3, [pc, #92]	; (82264 <ctrl_cdce906_cb+0x60>)
   82208:	88da      	ldrh	r2, [r3, #6]
   8220a:	899b      	ldrh	r3, [r3, #12]
   8220c:	429a      	cmp	r2, r3
   8220e:	d813      	bhi.n	82238 <ctrl_cdce906_cb+0x34>
    cdce906_status = USB_STATUS_NONE;
   82210:	4b15      	ldr	r3, [pc, #84]	; (82268 <ctrl_cdce906_cb+0x64>)
   82212:	2100      	movs	r1, #0
   82214:	7019      	strb	r1, [r3, #0]
    if (udd_g_ctrlreq.req.wLength < 3){
   82216:	2a02      	cmp	r2, #2
   82218:	d90c      	bls.n	82234 <ctrl_cdce906_cb+0x30>
    cdce906_status = USB_STATUS_COMMERR;
   8221a:	4b13      	ldr	r3, [pc, #76]	; (82268 <ctrl_cdce906_cb+0x64>)
   8221c:	2203      	movs	r2, #3
   8221e:	701a      	strb	r2, [r3, #0]
    if (udd_g_ctrlreq.payload[0] == 0x00){
   82220:	4b10      	ldr	r3, [pc, #64]	; (82264 <ctrl_cdce906_cb+0x60>)
   82222:	689b      	ldr	r3, [r3, #8]
   82224:	781a      	ldrb	r2, [r3, #0]
   82226:	b142      	cbz	r2, 8223a <ctrl_cdce906_cb+0x36>
    } else if (udd_g_ctrlreq.payload[0] == 0x01){
   82228:	2a01      	cmp	r2, #1
   8222a:	d010      	beq.n	8224e <ctrl_cdce906_cb+0x4a>
        cdce906_status = USB_STATUS_PARAMWRONG;
   8222c:	4b0e      	ldr	r3, [pc, #56]	; (82268 <ctrl_cdce906_cb+0x64>)
   8222e:	2201      	movs	r2, #1
   82230:	701a      	strb	r2, [r3, #0]
        return;
   82232:	e001      	b.n	82238 <ctrl_cdce906_cb+0x34>
        cdce906_status = USB_STATUS_PARAMWRONG;
   82234:	2201      	movs	r2, #1
   82236:	701a      	strb	r2, [r3, #0]
}
   82238:	bd08      	pop	{r3, pc}
        if (cdce906_read(udd_g_ctrlreq.payload[1], &cdce906_data)){
   8223a:	490c      	ldr	r1, [pc, #48]	; (8226c <ctrl_cdce906_cb+0x68>)
   8223c:	7858      	ldrb	r0, [r3, #1]
   8223e:	4b0c      	ldr	r3, [pc, #48]	; (82270 <ctrl_cdce906_cb+0x6c>)
   82240:	4798      	blx	r3
   82242:	2800      	cmp	r0, #0
   82244:	d0f8      	beq.n	82238 <ctrl_cdce906_cb+0x34>
            cdce906_status = USB_STATUS_OK;
   82246:	4b08      	ldr	r3, [pc, #32]	; (82268 <ctrl_cdce906_cb+0x64>)
   82248:	2202      	movs	r2, #2
   8224a:	701a      	strb	r2, [r3, #0]
   8224c:	e7f4      	b.n	82238 <ctrl_cdce906_cb+0x34>
        if (cdce906_write(udd_g_ctrlreq.payload[1], udd_g_ctrlreq.payload[2])){
   8224e:	7899      	ldrb	r1, [r3, #2]
   82250:	7858      	ldrb	r0, [r3, #1]
   82252:	4b08      	ldr	r3, [pc, #32]	; (82274 <ctrl_cdce906_cb+0x70>)
   82254:	4798      	blx	r3
   82256:	2800      	cmp	r0, #0
   82258:	d0ee      	beq.n	82238 <ctrl_cdce906_cb+0x34>
            cdce906_status = USB_STATUS_OK;
   8225a:	4b03      	ldr	r3, [pc, #12]	; (82268 <ctrl_cdce906_cb+0x64>)
   8225c:	2202      	movs	r2, #2
   8225e:	701a      	strb	r2, [r3, #0]
   82260:	e7ea      	b.n	82238 <ctrl_cdce906_cb+0x34>
   82262:	bf00      	nop
   82264:	20001928 	.word	0x20001928
   82268:	200013da 	.word	0x200013da
   8226c:	200013d9 	.word	0x200013d9
   82270:	0008086d 	.word	0x0008086d
   82274:	00080821 	.word	0x00080821

00082278 <fpga_target_register_handlers>:

void fpga_target_register_handlers(void)
{
   82278:	b508      	push	{r3, lr}
    naeusb_add_in_handler(fpga_target_setup_in_received);
   8227a:	4803      	ldr	r0, [pc, #12]	; (82288 <fpga_target_register_handlers+0x10>)
   8227c:	4b03      	ldr	r3, [pc, #12]	; (8228c <fpga_target_register_handlers+0x14>)
   8227e:	4798      	blx	r3
    naeusb_add_out_handler(fpga_target_setup_out_received);
   82280:	4803      	ldr	r0, [pc, #12]	; (82290 <fpga_target_register_handlers+0x18>)
   82282:	4b04      	ldr	r3, [pc, #16]	; (82294 <fpga_target_register_handlers+0x1c>)
   82284:	4798      	blx	r3
   82286:	bd08      	pop	{r3, pc}
   82288:	00081de5 	.word	0x00081de5
   8228c:	000817b1 	.word	0x000817b1
   82290:	00081a75 	.word	0x00081a75
   82294:	000817d5 	.word	0x000817d5

00082298 <udc_get_string_serial_name>:
 */
#if defined USB_DEVICE_GET_SERIAL_NAME_POINTER
	static const uint8_t *udc_get_string_serial_name(void)
	{
		return (const uint8_t *)USB_DEVICE_GET_SERIAL_NAME_POINTER;
	}
   82298:	4800      	ldr	r0, [pc, #0]	; (8229c <udc_get_string_serial_name+0x4>)
   8229a:	4770      	bx	lr
   8229c:	200001bc 	.word	0x200001bc

000822a0 <udc_get_eof_conf>:
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
   822a0:	4b02      	ldr	r3, [pc, #8]	; (822ac <udc_get_eof_conf+0xc>)
   822a2:	681b      	ldr	r3, [r3, #0]
   822a4:	681b      	ldr	r3, [r3, #0]
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
   822a6:	8858      	ldrh	r0, [r3, #2]
}
   822a8:	4418      	add	r0, r3
   822aa:	4770      	bx	lr
   822ac:	20001874 	.word	0x20001874

000822b0 <udc_next_desc_in_iface>:
 * \return address of specific descriptor found
 * \return NULL if it is the end of global interface descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_next_desc_in_iface(usb_conf_desc_t
		UDC_DESC_STORAGE * desc, uint8_t desc_id)
{
   822b0:	b538      	push	{r3, r4, r5, lr}
   822b2:	4604      	mov	r4, r0
   822b4:	460d      	mov	r5, r1
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
   822b6:	4b0a      	ldr	r3, [pc, #40]	; (822e0 <udc_next_desc_in_iface+0x30>)
   822b8:	4798      	blx	r3
   822ba:	4602      	mov	r2, r0
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
   822bc:	7820      	ldrb	r0, [r4, #0]
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
   822be:	4420      	add	r0, r4
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
   822c0:	e001      	b.n	822c6 <udc_next_desc_in_iface+0x16>
		if (desc_id == desc->bDescriptorType) {
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
   822c2:	7803      	ldrb	r3, [r0, #0]
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
   822c4:	4418      	add	r0, r3
	while (ptr_eof_desc > desc) {
   822c6:	4290      	cmp	r0, r2
   822c8:	d205      	bcs.n	822d6 <udc_next_desc_in_iface+0x26>
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
   822ca:	7843      	ldrb	r3, [r0, #1]
   822cc:	2b04      	cmp	r3, #4
   822ce:	d004      	beq.n	822da <udc_next_desc_in_iface+0x2a>
		if (desc_id == desc->bDescriptorType) {
   822d0:	42ab      	cmp	r3, r5
   822d2:	d1f6      	bne.n	822c2 <udc_next_desc_in_iface+0x12>
   822d4:	e000      	b.n	822d8 <udc_next_desc_in_iface+0x28>
	}
	return NULL; // No specific descriptor found
   822d6:	2000      	movs	r0, #0
}
   822d8:	bd38      	pop	{r3, r4, r5, pc}
	return NULL; // No specific descriptor found
   822da:	2000      	movs	r0, #0
   822dc:	e7fc      	b.n	822d8 <udc_next_desc_in_iface+0x28>
   822de:	bf00      	nop
   822e0:	000822a1 	.word	0x000822a1

000822e4 <udc_update_iface_desc>:
 * \param setting_num   Setting number of interface to find
 *
 * \return 1 if found or 0 if not found
 */
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
   822e4:	b538      	push	{r3, r4, r5, lr}
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
   822e6:	4b14      	ldr	r3, [pc, #80]	; (82338 <udc_update_iface_desc+0x54>)
   822e8:	781b      	ldrb	r3, [r3, #0]
   822ea:	b30b      	cbz	r3, 82330 <udc_update_iface_desc+0x4c>
   822ec:	4604      	mov	r4, r0
   822ee:	460d      	mov	r5, r1
		return false;
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   822f0:	4b12      	ldr	r3, [pc, #72]	; (8233c <udc_update_iface_desc+0x58>)
   822f2:	681b      	ldr	r3, [r3, #0]
   822f4:	681b      	ldr	r3, [r3, #0]
   822f6:	791a      	ldrb	r2, [r3, #4]
   822f8:	4282      	cmp	r2, r0
   822fa:	d91b      	bls.n	82334 <udc_update_iface_desc+0x50>
		return false;
	}

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
   822fc:	4a10      	ldr	r2, [pc, #64]	; (82340 <udc_update_iface_desc+0x5c>)
   822fe:	6013      	str	r3, [r2, #0]
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
   82300:	4b10      	ldr	r3, [pc, #64]	; (82344 <udc_update_iface_desc+0x60>)
   82302:	4798      	blx	r3
	while (ptr_end_desc >
   82304:	e003      	b.n	8230e <udc_update_iface_desc+0x2a>
			}
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
   82306:	781a      	ldrb	r2, [r3, #0]
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
   82308:	4413      	add	r3, r2
   8230a:	4a0d      	ldr	r2, [pc, #52]	; (82340 <udc_update_iface_desc+0x5c>)
   8230c:	6013      	str	r3, [r2, #0]
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
   8230e:	4b0c      	ldr	r3, [pc, #48]	; (82340 <udc_update_iface_desc+0x5c>)
   82310:	681b      	ldr	r3, [r3, #0]
	while (ptr_end_desc >
   82312:	4283      	cmp	r3, r0
   82314:	d20a      	bcs.n	8232c <udc_update_iface_desc+0x48>
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
   82316:	785a      	ldrb	r2, [r3, #1]
   82318:	2a04      	cmp	r2, #4
   8231a:	d1f4      	bne.n	82306 <udc_update_iface_desc+0x22>
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
   8231c:	789a      	ldrb	r2, [r3, #2]
   8231e:	42a2      	cmp	r2, r4
   82320:	d1f1      	bne.n	82306 <udc_update_iface_desc+0x22>
					udc_ptr_iface->bAlternateSetting)) {
   82322:	78da      	ldrb	r2, [r3, #3]
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
   82324:	42aa      	cmp	r2, r5
   82326:	d1ee      	bne.n	82306 <udc_update_iface_desc+0x22>
				return true; // Interface found
   82328:	2001      	movs	r0, #1
   8232a:	e000      	b.n	8232e <udc_update_iface_desc+0x4a>
	}
	return false; // Interface not found
   8232c:	2000      	movs	r0, #0
}
   8232e:	bd38      	pop	{r3, r4, r5, pc}
		return false;
   82330:	2000      	movs	r0, #0
   82332:	e7fc      	b.n	8232e <udc_update_iface_desc+0x4a>
		return false;
   82334:	2000      	movs	r0, #0
   82336:	e7fa      	b.n	8232e <udc_update_iface_desc+0x4a>
   82338:	20001873 	.word	0x20001873
   8233c:	20001874 	.word	0x20001874
   82340:	20001878 	.word	0x20001878
   82344:	000822a1 	.word	0x000822a1

00082348 <udc_req_std_dev_clear_feature>:
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
   82348:	4b08      	ldr	r3, [pc, #32]	; (8236c <udc_req_std_dev_clear_feature+0x24>)
   8234a:	88db      	ldrh	r3, [r3, #6]
   8234c:	b963      	cbnz	r3, 82368 <udc_req_std_dev_clear_feature+0x20>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
   8234e:	4b07      	ldr	r3, [pc, #28]	; (8236c <udc_req_std_dev_clear_feature+0x24>)
   82350:	885b      	ldrh	r3, [r3, #2]
   82352:	2b01      	cmp	r3, #1
   82354:	d001      	beq.n	8235a <udc_req_std_dev_clear_feature+0x12>
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
#endif
		return true;
	}
	return false;
   82356:	2000      	movs	r0, #0
}
   82358:	4770      	bx	lr
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
   8235a:	4a05      	ldr	r2, [pc, #20]	; (82370 <udc_req_std_dev_clear_feature+0x28>)
   8235c:	8813      	ldrh	r3, [r2, #0]
   8235e:	f023 0302 	bic.w	r3, r3, #2
   82362:	8013      	strh	r3, [r2, #0]
		return true;
   82364:	2001      	movs	r0, #1
   82366:	4770      	bx	lr
		return false;
   82368:	2000      	movs	r0, #0
   8236a:	4770      	bx	lr
   8236c:	20001928 	.word	0x20001928
   82370:	2000186e 	.word	0x2000186e

00082374 <udc_req_std_dev_set_address>:
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
   82374:	4b04      	ldr	r3, [pc, #16]	; (82388 <udc_req_std_dev_set_address+0x14>)
   82376:	88db      	ldrh	r3, [r3, #6]
   82378:	b923      	cbnz	r3, 82384 <udc_req_std_dev_set_address+0x10>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
   8237a:	4b03      	ldr	r3, [pc, #12]	; (82388 <udc_req_std_dev_set_address+0x14>)
   8237c:	4a03      	ldr	r2, [pc, #12]	; (8238c <udc_req_std_dev_set_address+0x18>)
   8237e:	611a      	str	r2, [r3, #16]
	return true;
   82380:	2001      	movs	r0, #1
   82382:	4770      	bx	lr
		return false;
   82384:	2000      	movs	r0, #0
}
   82386:	4770      	bx	lr
   82388:	20001928 	.word	0x20001928
   8238c:	00082739 	.word	0x00082739

00082390 <udc_req_iface>:
 * \brief Send the SETUP interface request to UDI
 *
 * \return true if the request is supported
 */
static bool udc_req_iface(void)
{
   82390:	b538      	push	{r3, r4, r5, lr}
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
   82392:	4b11      	ldr	r3, [pc, #68]	; (823d8 <udc_req_iface+0x48>)
   82394:	781b      	ldrb	r3, [r3, #0]
   82396:	b1eb      	cbz	r3, 823d4 <udc_req_iface+0x44>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   82398:	4b10      	ldr	r3, [pc, #64]	; (823dc <udc_req_iface+0x4c>)
   8239a:	791c      	ldrb	r4, [r3, #4]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   8239c:	4b10      	ldr	r3, [pc, #64]	; (823e0 <udc_req_iface+0x50>)
   8239e:	681b      	ldr	r3, [r3, #0]
   823a0:	681b      	ldr	r3, [r3, #0]
   823a2:	791b      	ldrb	r3, [r3, #4]
   823a4:	42a3      	cmp	r3, r4
   823a6:	d801      	bhi.n	823ac <udc_req_iface+0x1c>
		return false;
   823a8:	2000      	movs	r0, #0
   823aa:	e014      	b.n	823d6 <udc_req_iface+0x46>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
   823ac:	2100      	movs	r1, #0
   823ae:	4620      	mov	r0, r4
   823b0:	4b0c      	ldr	r3, [pc, #48]	; (823e4 <udc_req_iface+0x54>)
   823b2:	4798      	blx	r3
   823b4:	b178      	cbz	r0, 823d6 <udc_req_iface+0x46>
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   823b6:	4b0a      	ldr	r3, [pc, #40]	; (823e0 <udc_req_iface+0x50>)
   823b8:	681b      	ldr	r3, [r3, #0]
   823ba:	685b      	ldr	r3, [r3, #4]
   823bc:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   823c0:	68eb      	ldr	r3, [r5, #12]
   823c2:	4798      	blx	r3
   823c4:	4601      	mov	r1, r0
   823c6:	4620      	mov	r0, r4
   823c8:	4b06      	ldr	r3, [pc, #24]	; (823e4 <udc_req_iface+0x54>)
   823ca:	4798      	blx	r3
   823cc:	b118      	cbz	r0, 823d6 <udc_req_iface+0x46>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
   823ce:	68ab      	ldr	r3, [r5, #8]
   823d0:	4798      	blx	r3
   823d2:	e000      	b.n	823d6 <udc_req_iface+0x46>
		return false; // The device is not is configured state yet
   823d4:	2000      	movs	r0, #0
}
   823d6:	bd38      	pop	{r3, r4, r5, pc}
   823d8:	20001873 	.word	0x20001873
   823dc:	20001928 	.word	0x20001928
   823e0:	20001874 	.word	0x20001874
   823e4:	000822e5 	.word	0x000822e5

000823e8 <udc_req_ep>:
 * \brief Send the SETUP interface request to UDI
 *
 * \return true if the request is supported
 */
static bool udc_req_ep(void)
{
   823e8:	b538      	push	{r3, r4, r5, lr}
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
   823ea:	4b11      	ldr	r3, [pc, #68]	; (82430 <udc_req_ep+0x48>)
   823ec:	781b      	ldrb	r3, [r3, #0]
   823ee:	b1e3      	cbz	r3, 8242a <udc_req_ep+0x42>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   823f0:	2400      	movs	r4, #0
   823f2:	e001      	b.n	823f8 <udc_req_ep+0x10>
			iface_num++) {
   823f4:	3401      	adds	r4, #1
   823f6:	b2e4      	uxtb	r4, r4
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   823f8:	4b0e      	ldr	r3, [pc, #56]	; (82434 <udc_req_ep+0x4c>)
   823fa:	681b      	ldr	r3, [r3, #0]
   823fc:	681a      	ldr	r2, [r3, #0]
   823fe:	7912      	ldrb	r2, [r2, #4]
   82400:	42a2      	cmp	r2, r4
   82402:	d910      	bls.n	82426 <udc_req_ep+0x3e>
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
   82404:	685b      	ldr	r3, [r3, #4]
   82406:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   8240a:	68eb      	ldr	r3, [r5, #12]
   8240c:	4798      	blx	r3
   8240e:	4601      	mov	r1, r0
   82410:	4620      	mov	r0, r4
   82412:	4b09      	ldr	r3, [pc, #36]	; (82438 <udc_req_ep+0x50>)
   82414:	4798      	blx	r3
   82416:	4603      	mov	r3, r0
   82418:	b140      	cbz	r0, 8242c <udc_req_ep+0x44>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
   8241a:	68ab      	ldr	r3, [r5, #8]
   8241c:	4798      	blx	r3
   8241e:	4603      	mov	r3, r0
   82420:	2800      	cmp	r0, #0
   82422:	d0e7      	beq.n	823f4 <udc_req_ep+0xc>
   82424:	e002      	b.n	8242c <udc_req_ep+0x44>
			return true;
		}
	}
	return false;
   82426:	2300      	movs	r3, #0
   82428:	e000      	b.n	8242c <udc_req_ep+0x44>
		return false; // The device is not is configured state yet
   8242a:	2300      	movs	r3, #0
}
   8242c:	4618      	mov	r0, r3
   8242e:	bd38      	pop	{r3, r4, r5, pc}
   82430:	20001873 	.word	0x20001873
   82434:	20001874 	.word	0x20001874
   82438:	000822e5 	.word	0x000822e5

0008243c <udc_iface_disable>:
{
   8243c:	b570      	push	{r4, r5, r6, lr}
   8243e:	4604      	mov	r4, r0
	if (!udc_update_iface_desc(iface_num, 0)) {
   82440:	2100      	movs	r1, #0
   82442:	4b11      	ldr	r3, [pc, #68]	; (82488 <udc_iface_disable+0x4c>)
   82444:	4798      	blx	r3
   82446:	4605      	mov	r5, r0
   82448:	b1d8      	cbz	r0, 82482 <udc_iface_disable+0x46>
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   8244a:	4b10      	ldr	r3, [pc, #64]	; (8248c <udc_iface_disable+0x50>)
   8244c:	681b      	ldr	r3, [r3, #0]
   8244e:	685b      	ldr	r3, [r3, #4]
   82450:	f853 6024 	ldr.w	r6, [r3, r4, lsl #2]
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   82454:	68f3      	ldr	r3, [r6, #12]
   82456:	4798      	blx	r3
   82458:	4601      	mov	r1, r0
   8245a:	4620      	mov	r0, r4
   8245c:	4b0a      	ldr	r3, [pc, #40]	; (82488 <udc_iface_disable+0x4c>)
   8245e:	4798      	blx	r3
   82460:	4605      	mov	r5, r0
   82462:	b170      	cbz	r0, 82482 <udc_iface_disable+0x46>
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
   82464:	4b0a      	ldr	r3, [pc, #40]	; (82490 <udc_iface_disable+0x54>)
   82466:	681c      	ldr	r4, [r3, #0]
   82468:	e002      	b.n	82470 <udc_iface_disable+0x34>
			udd_ep_free(ep_desc->bEndpointAddress);
   8246a:	7880      	ldrb	r0, [r0, #2]
   8246c:	4b09      	ldr	r3, [pc, #36]	; (82494 <udc_iface_disable+0x58>)
   8246e:	4798      	blx	r3
					udc_next_desc_in_iface((UDC_DESC_STORAGE
   82470:	2105      	movs	r1, #5
   82472:	4620      	mov	r0, r4
   82474:	4b08      	ldr	r3, [pc, #32]	; (82498 <udc_iface_disable+0x5c>)
   82476:	4798      	blx	r3
			if (NULL == ep_desc) {
   82478:	4604      	mov	r4, r0
   8247a:	2800      	cmp	r0, #0
   8247c:	d1f5      	bne.n	8246a <udc_iface_disable+0x2e>
	udi_api->disable();
   8247e:	6873      	ldr	r3, [r6, #4]
   82480:	4798      	blx	r3
}
   82482:	4628      	mov	r0, r5
   82484:	bd70      	pop	{r4, r5, r6, pc}
   82486:	bf00      	nop
   82488:	000822e5 	.word	0x000822e5
   8248c:	20001874 	.word	0x20001874
   82490:	20001878 	.word	0x20001878
   82494:	00083c71 	.word	0x00083c71
   82498:	000822b1 	.word	0x000822b1

0008249c <udc_req_std_dev_get_status>:
{
   8249c:	b508      	push	{r3, lr}
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
   8249e:	4b06      	ldr	r3, [pc, #24]	; (824b8 <udc_req_std_dev_get_status+0x1c>)
   824a0:	88db      	ldrh	r3, [r3, #6]
   824a2:	2b02      	cmp	r3, #2
   824a4:	d001      	beq.n	824aa <udc_req_std_dev_get_status+0xe>
		return false;
   824a6:	2000      	movs	r0, #0
}
   824a8:	bd08      	pop	{r3, pc}
	udd_set_setup_payload( (uint8_t *) & udc_device_status,
   824aa:	2102      	movs	r1, #2
   824ac:	4803      	ldr	r0, [pc, #12]	; (824bc <udc_req_std_dev_get_status+0x20>)
   824ae:	4b04      	ldr	r3, [pc, #16]	; (824c0 <udc_req_std_dev_get_status+0x24>)
   824b0:	4798      	blx	r3
	return true;
   824b2:	2001      	movs	r0, #1
   824b4:	e7f8      	b.n	824a8 <udc_req_std_dev_get_status+0xc>
   824b6:	bf00      	nop
   824b8:	20001928 	.word	0x20001928
   824bc:	2000186e 	.word	0x2000186e
   824c0:	00083c65 	.word	0x00083c65

000824c4 <udc_req_std_dev_get_str_desc>:
{
   824c4:	b508      	push	{r3, lr}
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
   824c6:	4b17      	ldr	r3, [pc, #92]	; (82524 <udc_req_std_dev_get_str_desc+0x60>)
   824c8:	789b      	ldrb	r3, [r3, #2]
   824ca:	2b03      	cmp	r3, #3
   824cc:	d828      	bhi.n	82520 <udc_req_std_dev_get_str_desc+0x5c>
   824ce:	e8df f003 	tbb	[pc, r3]
   824d2:	2002      	.short	0x2002
   824d4:	0824      	.short	0x0824
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
   824d6:	2104      	movs	r1, #4
   824d8:	4813      	ldr	r0, [pc, #76]	; (82528 <udc_req_std_dev_get_str_desc+0x64>)
   824da:	4b14      	ldr	r3, [pc, #80]	; (8252c <udc_req_std_dev_get_str_desc+0x68>)
   824dc:	4798      	blx	r3
	return true;
   824de:	2001      	movs	r0, #1
   824e0:	e016      	b.n	82510 <udc_req_std_dev_get_str_desc+0x4c>
		str = udc_get_string_serial_name();
   824e2:	4b13      	ldr	r3, [pc, #76]	; (82530 <udc_req_std_dev_get_str_desc+0x6c>)
   824e4:	4798      	blx	r3
		str_length = USB_DEVICE_SERIAL_NAME_SIZE;
   824e6:	2120      	movs	r1, #32
   824e8:	e015      	b.n	82516 <udc_req_std_dev_get_str_desc+0x52>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
   824ea:	f810 c003 	ldrb.w	ip, [r0, r3]
   824ee:	4a11      	ldr	r2, [pc, #68]	; (82534 <udc_req_std_dev_get_str_desc+0x70>)
   824f0:	eb02 0243 	add.w	r2, r2, r3, lsl #1
   824f4:	f8a2 c002 	strh.w	ip, [r2, #2]
		for(i = 0; i < str_length; i++) {
   824f8:	3301      	adds	r3, #1
   824fa:	b2db      	uxtb	r3, r3
   824fc:	428b      	cmp	r3, r1
   824fe:	d3f4      	bcc.n	824ea <udc_req_std_dev_get_str_desc+0x26>
		udc_string_desc.header.bLength = 2 + (str_length) * 2;
   82500:	3101      	adds	r1, #1
   82502:	0049      	lsls	r1, r1, #1
   82504:	b2c9      	uxtb	r1, r1
   82506:	480b      	ldr	r0, [pc, #44]	; (82534 <udc_req_std_dev_get_str_desc+0x70>)
   82508:	7001      	strb	r1, [r0, #0]
		udd_set_setup_payload(
   8250a:	4b08      	ldr	r3, [pc, #32]	; (8252c <udc_req_std_dev_get_str_desc+0x68>)
   8250c:	4798      	blx	r3
	return true;
   8250e:	2001      	movs	r0, #1
}
   82510:	bd08      	pop	{r3, pc}
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
   82512:	2115      	movs	r1, #21
   82514:	4808      	ldr	r0, [pc, #32]	; (82538 <udc_req_std_dev_get_str_desc+0x74>)
   82516:	2300      	movs	r3, #0
   82518:	e7f0      	b.n	824fc <udc_req_std_dev_get_str_desc+0x38>
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
   8251a:	2113      	movs	r1, #19
		str = udc_string_product_name;
   8251c:	4807      	ldr	r0, [pc, #28]	; (8253c <udc_req_std_dev_get_str_desc+0x78>)
   8251e:	e7fa      	b.n	82516 <udc_req_std_dev_get_str_desc+0x52>
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
   82520:	2000      	movs	r0, #0
   82522:	e7f5      	b.n	82510 <udc_req_std_dev_get_str_desc+0x4c>
   82524:	20001928 	.word	0x20001928
   82528:	20000310 	.word	0x20000310
   8252c:	00083c65 	.word	0x00083c65
   82530:	00082299 	.word	0x00082299
   82534:	200002cc 	.word	0x200002cc
   82538:	20000314 	.word	0x20000314
   8253c:	2000032c 	.word	0x2000032c

00082540 <udc_req_std_dev_get_configuration>:
{
   82540:	b508      	push	{r3, lr}
	if (udd_g_ctrlreq.req.wLength != 1) {
   82542:	4b06      	ldr	r3, [pc, #24]	; (8255c <udc_req_std_dev_get_configuration+0x1c>)
   82544:	88db      	ldrh	r3, [r3, #6]
   82546:	2b01      	cmp	r3, #1
   82548:	d001      	beq.n	8254e <udc_req_std_dev_get_configuration+0xe>
		return false;
   8254a:	2000      	movs	r0, #0
}
   8254c:	bd08      	pop	{r3, pc}
	udd_set_setup_payload(&udc_num_configuration,1);
   8254e:	2101      	movs	r1, #1
   82550:	4803      	ldr	r0, [pc, #12]	; (82560 <udc_req_std_dev_get_configuration+0x20>)
   82552:	4b04      	ldr	r3, [pc, #16]	; (82564 <udc_req_std_dev_get_configuration+0x24>)
   82554:	4798      	blx	r3
	return true;
   82556:	2001      	movs	r0, #1
   82558:	e7f8      	b.n	8254c <udc_req_std_dev_get_configuration+0xc>
   8255a:	bf00      	nop
   8255c:	20001928 	.word	0x20001928
   82560:	20001873 	.word	0x20001873
   82564:	00083c65 	.word	0x00083c65

00082568 <udc_req_std_iface_get_setting>:
{
   82568:	b538      	push	{r3, r4, r5, lr}
	if (udd_g_ctrlreq.req.wLength != 1) {
   8256a:	4b15      	ldr	r3, [pc, #84]	; (825c0 <udc_req_std_iface_get_setting+0x58>)
   8256c:	88db      	ldrh	r3, [r3, #6]
   8256e:	2b01      	cmp	r3, #1
   82570:	d120      	bne.n	825b4 <udc_req_std_iface_get_setting+0x4c>
	if (!udc_num_configuration) {
   82572:	4b14      	ldr	r3, [pc, #80]	; (825c4 <udc_req_std_iface_get_setting+0x5c>)
   82574:	781b      	ldrb	r3, [r3, #0]
   82576:	b303      	cbz	r3, 825ba <udc_req_std_iface_get_setting+0x52>
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   82578:	4b11      	ldr	r3, [pc, #68]	; (825c0 <udc_req_std_iface_get_setting+0x58>)
   8257a:	791d      	ldrb	r5, [r3, #4]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   8257c:	4b12      	ldr	r3, [pc, #72]	; (825c8 <udc_req_std_iface_get_setting+0x60>)
   8257e:	681b      	ldr	r3, [r3, #0]
   82580:	681b      	ldr	r3, [r3, #0]
   82582:	791b      	ldrb	r3, [r3, #4]
   82584:	42ab      	cmp	r3, r5
   82586:	d801      	bhi.n	8258c <udc_req_std_iface_get_setting+0x24>
		return false;
   82588:	2400      	movs	r4, #0
   8258a:	e014      	b.n	825b6 <udc_req_std_iface_get_setting+0x4e>
	if (!udc_update_iface_desc(iface_num, 0)) {
   8258c:	2100      	movs	r1, #0
   8258e:	4628      	mov	r0, r5
   82590:	4b0e      	ldr	r3, [pc, #56]	; (825cc <udc_req_std_iface_get_setting+0x64>)
   82592:	4798      	blx	r3
   82594:	4604      	mov	r4, r0
   82596:	b170      	cbz	r0, 825b6 <udc_req_std_iface_get_setting+0x4e>
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   82598:	4b0b      	ldr	r3, [pc, #44]	; (825c8 <udc_req_std_iface_get_setting+0x60>)
   8259a:	681b      	ldr	r3, [r3, #0]
   8259c:	685b      	ldr	r3, [r3, #4]
   8259e:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
	udc_iface_setting = udi_api->getsetting();
   825a2:	68db      	ldr	r3, [r3, #12]
   825a4:	4798      	blx	r3
   825a6:	4b0a      	ldr	r3, [pc, #40]	; (825d0 <udc_req_std_iface_get_setting+0x68>)
   825a8:	7018      	strb	r0, [r3, #0]
	udd_set_setup_payload(&udc_iface_setting,1);
   825aa:	2101      	movs	r1, #1
   825ac:	4618      	mov	r0, r3
   825ae:	4b09      	ldr	r3, [pc, #36]	; (825d4 <udc_req_std_iface_get_setting+0x6c>)
   825b0:	4798      	blx	r3
	return true;
   825b2:	e000      	b.n	825b6 <udc_req_std_iface_get_setting+0x4e>
		return false; // Error in request
   825b4:	2400      	movs	r4, #0
}
   825b6:	4620      	mov	r0, r4
   825b8:	bd38      	pop	{r3, r4, r5, pc}
		return false; // The device is not is configured state yet
   825ba:	2400      	movs	r4, #0
   825bc:	e7fb      	b.n	825b6 <udc_req_std_iface_get_setting+0x4e>
   825be:	bf00      	nop
   825c0:	20001928 	.word	0x20001928
   825c4:	20001873 	.word	0x20001873
   825c8:	20001874 	.word	0x20001874
   825cc:	000822e5 	.word	0x000822e5
   825d0:	20001872 	.word	0x20001872
   825d4:	00083c65 	.word	0x00083c65

000825d8 <udc_req_std_dev_get_descriptor>:
{
   825d8:	b510      	push	{r4, lr}
	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
   825da:	4b43      	ldr	r3, [pc, #268]	; (826e8 <udc_req_std_dev_get_descriptor+0x110>)
   825dc:	885b      	ldrh	r3, [r3, #2]
   825de:	b2dc      	uxtb	r4, r3
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
   825e0:	0a1b      	lsrs	r3, r3, #8
   825e2:	3b01      	subs	r3, #1
   825e4:	2b0e      	cmp	r3, #14
   825e6:	d87b      	bhi.n	826e0 <udc_req_std_dev_get_descriptor+0x108>
   825e8:	e8df f003 	tbb	[pc, r3]
   825ec:	7a751c08 	.word	0x7a751c08
   825f0:	7a4d3f7a 	.word	0x7a4d3f7a
   825f4:	7a7a7a7a 	.word	0x7a7a7a7a
   825f8:	7a7a      	.short	0x7a7a
   825fa:	70          	.byte	0x70
   825fb:	00          	.byte	0x00
		if (!udd_is_high_speed()) {
   825fc:	4b3b      	ldr	r3, [pc, #236]	; (826ec <udc_req_std_dev_get_descriptor+0x114>)
   825fe:	4798      	blx	r3
   82600:	b928      	cbnz	r0, 8260e <udc_req_std_dev_get_descriptor+0x36>
				(uint8_t *) udc_config.confdev_hs,
   82602:	4b3b      	ldr	r3, [pc, #236]	; (826f0 <udc_req_std_dev_get_descriptor+0x118>)
   82604:	6898      	ldr	r0, [r3, #8]
			udd_set_setup_payload(
   82606:	7801      	ldrb	r1, [r0, #0]
   82608:	4b3a      	ldr	r3, [pc, #232]	; (826f4 <udc_req_std_dev_get_descriptor+0x11c>)
   8260a:	4798      	blx	r3
   8260c:	e032      	b.n	82674 <udc_req_std_dev_get_descriptor+0x9c>
			(udc_config.confdev_lsfs)->bcdUSB = 0x0210;
   8260e:	4b38      	ldr	r3, [pc, #224]	; (826f0 <udc_req_std_dev_get_descriptor+0x118>)
   82610:	681a      	ldr	r2, [r3, #0]
   82612:	2110      	movs	r1, #16
   82614:	7091      	strb	r1, [r2, #2]
   82616:	2102      	movs	r1, #2
   82618:	70d1      	strb	r1, [r2, #3]
				(uint8_t *) udc_config.confdev_lsfs,
   8261a:	6818      	ldr	r0, [r3, #0]
			udd_set_setup_payload(
   8261c:	7801      	ldrb	r1, [r0, #0]
   8261e:	4b35      	ldr	r3, [pc, #212]	; (826f4 <udc_req_std_dev_get_descriptor+0x11c>)
   82620:	4798      	blx	r3
   82622:	e027      	b.n	82674 <udc_req_std_dev_get_descriptor+0x9c>
		if (udd_is_high_speed()) {
   82624:	4b31      	ldr	r3, [pc, #196]	; (826ec <udc_req_std_dev_get_descriptor+0x114>)
   82626:	4798      	blx	r3
   82628:	b190      	cbz	r0, 82650 <udc_req_std_dev_get_descriptor+0x78>
			if (conf_num >= udc_config.confdev_hs->
   8262a:	4b31      	ldr	r3, [pc, #196]	; (826f0 <udc_req_std_dev_get_descriptor+0x118>)
   8262c:	689b      	ldr	r3, [r3, #8]
   8262e:	7c5b      	ldrb	r3, [r3, #17]
   82630:	42a3      	cmp	r3, r4
   82632:	d801      	bhi.n	82638 <udc_req_std_dev_get_descriptor+0x60>
				return false;
   82634:	2000      	movs	r0, #0
   82636:	e054      	b.n	826e2 <udc_req_std_dev_get_descriptor+0x10a>
				(uint8_t *)udc_config.conf_hs[conf_num].desc,
   82638:	4b2d      	ldr	r3, [pc, #180]	; (826f0 <udc_req_std_dev_get_descriptor+0x118>)
   8263a:	691b      	ldr	r3, [r3, #16]
   8263c:	f853 0034 	ldr.w	r0, [r3, r4, lsl #3]
			udd_set_setup_payload(
   82640:	8841      	ldrh	r1, [r0, #2]
   82642:	4b2c      	ldr	r3, [pc, #176]	; (826f4 <udc_req_std_dev_get_descriptor+0x11c>)
   82644:	4798      	blx	r3
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
   82646:	4b28      	ldr	r3, [pc, #160]	; (826e8 <udc_req_std_dev_get_descriptor+0x110>)
   82648:	689b      	ldr	r3, [r3, #8]
   8264a:	2202      	movs	r2, #2
   8264c:	705a      	strb	r2, [r3, #1]
		break;
   8264e:	e011      	b.n	82674 <udc_req_std_dev_get_descriptor+0x9c>
			if (conf_num >= udc_config.confdev_lsfs->
   82650:	4b27      	ldr	r3, [pc, #156]	; (826f0 <udc_req_std_dev_get_descriptor+0x118>)
   82652:	681b      	ldr	r3, [r3, #0]
   82654:	7c5b      	ldrb	r3, [r3, #17]
   82656:	42a3      	cmp	r3, r4
   82658:	d943      	bls.n	826e2 <udc_req_std_dev_get_descriptor+0x10a>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
   8265a:	4b25      	ldr	r3, [pc, #148]	; (826f0 <udc_req_std_dev_get_descriptor+0x118>)
   8265c:	685b      	ldr	r3, [r3, #4]
   8265e:	f853 0034 	ldr.w	r0, [r3, r4, lsl #3]
			udd_set_setup_payload(
   82662:	8841      	ldrh	r1, [r0, #2]
   82664:	4b23      	ldr	r3, [pc, #140]	; (826f4 <udc_req_std_dev_get_descriptor+0x11c>)
   82666:	4798      	blx	r3
   82668:	e7ed      	b.n	82646 <udc_req_std_dev_get_descriptor+0x6e>
		udd_set_setup_payload( (uint8_t *) udc_config.qualifier,
   8266a:	4b21      	ldr	r3, [pc, #132]	; (826f0 <udc_req_std_dev_get_descriptor+0x118>)
   8266c:	68d8      	ldr	r0, [r3, #12]
   8266e:	7801      	ldrb	r1, [r0, #0]
   82670:	4b20      	ldr	r3, [pc, #128]	; (826f4 <udc_req_std_dev_get_descriptor+0x11c>)
   82672:	4798      	blx	r3
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
   82674:	4b1c      	ldr	r3, [pc, #112]	; (826e8 <udc_req_std_dev_get_descriptor+0x110>)
   82676:	88da      	ldrh	r2, [r3, #6]
   82678:	899b      	ldrh	r3, [r3, #12]
   8267a:	429a      	cmp	r2, r3
   8267c:	d232      	bcs.n	826e4 <udc_req_std_dev_get_descriptor+0x10c>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
   8267e:	4b1a      	ldr	r3, [pc, #104]	; (826e8 <udc_req_std_dev_get_descriptor+0x110>)
   82680:	819a      	strh	r2, [r3, #12]
	return true;
   82682:	2001      	movs	r0, #1
   82684:	e02d      	b.n	826e2 <udc_req_std_dev_get_descriptor+0x10a>
		if (!udd_is_high_speed()) {
   82686:	4b19      	ldr	r3, [pc, #100]	; (826ec <udc_req_std_dev_get_descriptor+0x114>)
   82688:	4798      	blx	r3
   8268a:	b980      	cbnz	r0, 826ae <udc_req_std_dev_get_descriptor+0xd6>
			if (conf_num >= udc_config.confdev_hs->
   8268c:	4b18      	ldr	r3, [pc, #96]	; (826f0 <udc_req_std_dev_get_descriptor+0x118>)
   8268e:	689b      	ldr	r3, [r3, #8]
   82690:	7c5b      	ldrb	r3, [r3, #17]
   82692:	42a3      	cmp	r3, r4
   82694:	d925      	bls.n	826e2 <udc_req_std_dev_get_descriptor+0x10a>
				(uint8_t *)udc_config.conf_hs[conf_num].desc,
   82696:	4b16      	ldr	r3, [pc, #88]	; (826f0 <udc_req_std_dev_get_descriptor+0x118>)
   82698:	691b      	ldr	r3, [r3, #16]
   8269a:	f853 0034 	ldr.w	r0, [r3, r4, lsl #3]
			udd_set_setup_payload(
   8269e:	8841      	ldrh	r1, [r0, #2]
   826a0:	4b14      	ldr	r3, [pc, #80]	; (826f4 <udc_req_std_dev_get_descriptor+0x11c>)
   826a2:	4798      	blx	r3
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
   826a4:	4b10      	ldr	r3, [pc, #64]	; (826e8 <udc_req_std_dev_get_descriptor+0x110>)
   826a6:	689b      	ldr	r3, [r3, #8]
   826a8:	2207      	movs	r2, #7
   826aa:	705a      	strb	r2, [r3, #1]
		break;
   826ac:	e7e2      	b.n	82674 <udc_req_std_dev_get_descriptor+0x9c>
			if (conf_num >= udc_config.confdev_lsfs->
   826ae:	4b10      	ldr	r3, [pc, #64]	; (826f0 <udc_req_std_dev_get_descriptor+0x118>)
   826b0:	681b      	ldr	r3, [r3, #0]
   826b2:	7c5b      	ldrb	r3, [r3, #17]
   826b4:	42a3      	cmp	r3, r4
   826b6:	d801      	bhi.n	826bc <udc_req_std_dev_get_descriptor+0xe4>
				return false;
   826b8:	2000      	movs	r0, #0
   826ba:	e012      	b.n	826e2 <udc_req_std_dev_get_descriptor+0x10a>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
   826bc:	4b0c      	ldr	r3, [pc, #48]	; (826f0 <udc_req_std_dev_get_descriptor+0x118>)
   826be:	685b      	ldr	r3, [r3, #4]
   826c0:	f853 0034 	ldr.w	r0, [r3, r4, lsl #3]
			udd_set_setup_payload(
   826c4:	8841      	ldrh	r1, [r0, #2]
   826c6:	4b0b      	ldr	r3, [pc, #44]	; (826f4 <udc_req_std_dev_get_descriptor+0x11c>)
   826c8:	4798      	blx	r3
   826ca:	e7eb      	b.n	826a4 <udc_req_std_dev_get_descriptor+0xcc>
		udd_set_setup_payload( (uint8_t *) &MS_BOS_PACKET,
   826cc:	2121      	movs	r1, #33	; 0x21
   826ce:	480a      	ldr	r0, [pc, #40]	; (826f8 <udc_req_std_dev_get_descriptor+0x120>)
   826d0:	4b08      	ldr	r3, [pc, #32]	; (826f4 <udc_req_std_dev_get_descriptor+0x11c>)
   826d2:	4798      	blx	r3
		break;
   826d4:	e7ce      	b.n	82674 <udc_req_std_dev_get_descriptor+0x9c>
		if (!udc_req_std_dev_get_str_desc()) {
   826d6:	4b09      	ldr	r3, [pc, #36]	; (826fc <udc_req_std_dev_get_descriptor+0x124>)
   826d8:	4798      	blx	r3
   826da:	2800      	cmp	r0, #0
   826dc:	d1ca      	bne.n	82674 <udc_req_std_dev_get_descriptor+0x9c>
   826de:	e000      	b.n	826e2 <udc_req_std_dev_get_descriptor+0x10a>
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
   826e0:	2000      	movs	r0, #0
}
   826e2:	bd10      	pop	{r4, pc}
	return true;
   826e4:	2001      	movs	r0, #1
   826e6:	e7fc      	b.n	826e2 <udc_req_std_dev_get_descriptor+0x10a>
   826e8:	20001928 	.word	0x20001928
   826ec:	00083c0d 	.word	0x00083c0d
   826f0:	20000358 	.word	0x20000358
   826f4:	00083c65 	.word	0x00083c65
   826f8:	20000208 	.word	0x20000208
   826fc:	000824c5 	.word	0x000824c5

00082700 <udc_req_std_ep_get_status>:
{
   82700:	b508      	push	{r3, lr}
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
   82702:	4b09      	ldr	r3, [pc, #36]	; (82728 <udc_req_std_ep_get_status+0x28>)
   82704:	88db      	ldrh	r3, [r3, #6]
   82706:	2b02      	cmp	r3, #2
   82708:	d001      	beq.n	8270e <udc_req_std_ep_get_status+0xe>
		return false;
   8270a:	2000      	movs	r0, #0
}
   8270c:	bd08      	pop	{r3, pc}
	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
   8270e:	4b06      	ldr	r3, [pc, #24]	; (82728 <udc_req_std_ep_get_status+0x28>)
   82710:	7918      	ldrb	r0, [r3, #4]
   82712:	4b06      	ldr	r3, [pc, #24]	; (8272c <udc_req_std_ep_get_status+0x2c>)
   82714:	4798      	blx	r3
   82716:	4b06      	ldr	r3, [pc, #24]	; (82730 <udc_req_std_ep_get_status+0x30>)
   82718:	8018      	strh	r0, [r3, #0]
	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
   8271a:	2102      	movs	r1, #2
   8271c:	4618      	mov	r0, r3
   8271e:	4b05      	ldr	r3, [pc, #20]	; (82734 <udc_req_std_ep_get_status+0x34>)
   82720:	4798      	blx	r3
	return true;
   82722:	2001      	movs	r0, #1
   82724:	e7f2      	b.n	8270c <udc_req_std_ep_get_status+0xc>
   82726:	bf00      	nop
   82728:	20001928 	.word	0x20001928
   8272c:	00083cbd 	.word	0x00083cbd
   82730:	20001870 	.word	0x20001870
   82734:	00083c65 	.word	0x00083c65

00082738 <udc_valid_address>:
{
   82738:	b508      	push	{r3, lr}
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
   8273a:	4b03      	ldr	r3, [pc, #12]	; (82748 <udc_valid_address+0x10>)
   8273c:	7898      	ldrb	r0, [r3, #2]
   8273e:	f000 007f 	and.w	r0, r0, #127	; 0x7f
   82742:	4b02      	ldr	r3, [pc, #8]	; (8274c <udc_valid_address+0x14>)
   82744:	4798      	blx	r3
}
   82746:	bd08      	pop	{r3, pc}
   82748:	20001928 	.word	0x20001928
   8274c:	00083c1d 	.word	0x00083c1d

00082750 <udc_iface_enable>:
{
   82750:	b538      	push	{r3, r4, r5, lr}
   82752:	4605      	mov	r5, r0
	if (!udc_update_iface_desc(iface_num, setting_num)) {
   82754:	4b0f      	ldr	r3, [pc, #60]	; (82794 <udc_iface_enable+0x44>)
   82756:	4798      	blx	r3
   82758:	4603      	mov	r3, r0
   8275a:	b1c0      	cbz	r0, 8278e <udc_iface_enable+0x3e>
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
   8275c:	4b0e      	ldr	r3, [pc, #56]	; (82798 <udc_iface_enable+0x48>)
   8275e:	681c      	ldr	r4, [r3, #0]
				udc_next_desc_in_iface((UDC_DESC_STORAGE
   82760:	2105      	movs	r1, #5
   82762:	4620      	mov	r0, r4
   82764:	4b0d      	ldr	r3, [pc, #52]	; (8279c <udc_iface_enable+0x4c>)
   82766:	4798      	blx	r3
		if (NULL == ep_desc)
   82768:	4604      	mov	r4, r0
   8276a:	b140      	cbz	r0, 8277e <udc_iface_enable+0x2e>
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
   8276c:	8882      	ldrh	r2, [r0, #4]
   8276e:	78c1      	ldrb	r1, [r0, #3]
   82770:	7880      	ldrb	r0, [r0, #2]
   82772:	4b0b      	ldr	r3, [pc, #44]	; (827a0 <udc_iface_enable+0x50>)
   82774:	4798      	blx	r3
   82776:	4603      	mov	r3, r0
   82778:	2800      	cmp	r0, #0
   8277a:	d1f1      	bne.n	82760 <udc_iface_enable+0x10>
   8277c:	e007      	b.n	8278e <udc_iface_enable+0x3e>
	return udc_ptr_conf->udi_apis[iface_num]->enable();
   8277e:	4b09      	ldr	r3, [pc, #36]	; (827a4 <udc_iface_enable+0x54>)
   82780:	681b      	ldr	r3, [r3, #0]
   82782:	685b      	ldr	r3, [r3, #4]
   82784:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
   82788:	681b      	ldr	r3, [r3, #0]
   8278a:	4798      	blx	r3
   8278c:	4603      	mov	r3, r0
}
   8278e:	4618      	mov	r0, r3
   82790:	bd38      	pop	{r3, r4, r5, pc}
   82792:	bf00      	nop
   82794:	000822e5 	.word	0x000822e5
   82798:	20001878 	.word	0x20001878
   8279c:	000822b1 	.word	0x000822b1
   827a0:	00083fb9 	.word	0x00083fb9
   827a4:	20001874 	.word	0x20001874

000827a8 <udc_req_std_iface_set_setting>:
{
   827a8:	b538      	push	{r3, r4, r5, lr}
	if (udd_g_ctrlreq.req.wLength) {
   827aa:	4b0b      	ldr	r3, [pc, #44]	; (827d8 <udc_req_std_iface_set_setting+0x30>)
   827ac:	88db      	ldrh	r3, [r3, #6]
   827ae:	b983      	cbnz	r3, 827d2 <udc_req_std_iface_set_setting+0x2a>
	if (!udc_num_configuration) {
   827b0:	4b0a      	ldr	r3, [pc, #40]	; (827dc <udc_req_std_iface_set_setting+0x34>)
   827b2:	781b      	ldrb	r3, [r3, #0]
   827b4:	b90b      	cbnz	r3, 827ba <udc_req_std_iface_set_setting+0x12>
		return false; // The device is not is configured state yet
   827b6:	2000      	movs	r0, #0
   827b8:	e00c      	b.n	827d4 <udc_req_std_iface_set_setting+0x2c>
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   827ba:	4b07      	ldr	r3, [pc, #28]	; (827d8 <udc_req_std_iface_set_setting+0x30>)
   827bc:	791c      	ldrb	r4, [r3, #4]
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
   827be:	789d      	ldrb	r5, [r3, #2]
	if (!udc_iface_disable(iface_num)) {
   827c0:	4620      	mov	r0, r4
   827c2:	4b07      	ldr	r3, [pc, #28]	; (827e0 <udc_req_std_iface_set_setting+0x38>)
   827c4:	4798      	blx	r3
   827c6:	b128      	cbz	r0, 827d4 <udc_req_std_iface_set_setting+0x2c>
	return udc_iface_enable(iface_num, setting_num);
   827c8:	4629      	mov	r1, r5
   827ca:	4620      	mov	r0, r4
   827cc:	4b05      	ldr	r3, [pc, #20]	; (827e4 <udc_req_std_iface_set_setting+0x3c>)
   827ce:	4798      	blx	r3
   827d0:	e000      	b.n	827d4 <udc_req_std_iface_set_setting+0x2c>
		return false; // Error in request
   827d2:	2000      	movs	r0, #0
}
   827d4:	bd38      	pop	{r3, r4, r5, pc}
   827d6:	bf00      	nop
   827d8:	20001928 	.word	0x20001928
   827dc:	20001873 	.word	0x20001873
   827e0:	0008243d 	.word	0x0008243d
   827e4:	00082751 	.word	0x00082751

000827e8 <udc_req_std_ep_clear_feature>:
{
   827e8:	b508      	push	{r3, lr}
	if (udd_g_ctrlreq.req.wLength) {
   827ea:	4b07      	ldr	r3, [pc, #28]	; (82808 <udc_req_std_ep_clear_feature+0x20>)
   827ec:	88db      	ldrh	r3, [r3, #6]
   827ee:	b94b      	cbnz	r3, 82804 <udc_req_std_ep_clear_feature+0x1c>
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
   827f0:	4b05      	ldr	r3, [pc, #20]	; (82808 <udc_req_std_ep_clear_feature+0x20>)
   827f2:	885b      	ldrh	r3, [r3, #2]
   827f4:	b10b      	cbz	r3, 827fa <udc_req_std_ep_clear_feature+0x12>
	return false;
   827f6:	2000      	movs	r0, #0
}
   827f8:	bd08      	pop	{r3, pc}
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
   827fa:	4b03      	ldr	r3, [pc, #12]	; (82808 <udc_req_std_ep_clear_feature+0x20>)
   827fc:	7918      	ldrb	r0, [r3, #4]
   827fe:	4b03      	ldr	r3, [pc, #12]	; (8280c <udc_req_std_ep_clear_feature+0x24>)
   82800:	4798      	blx	r3
   82802:	e7f9      	b.n	827f8 <udc_req_std_ep_clear_feature+0x10>
		return false;
   82804:	2000      	movs	r0, #0
   82806:	e7f7      	b.n	827f8 <udc_req_std_ep_clear_feature+0x10>
   82808:	20001928 	.word	0x20001928
   8280c:	00083dc1 	.word	0x00083dc1

00082810 <udc_req_std_ep_set_feature>:
	if (udd_g_ctrlreq.req.wLength) {
   82810:	4b09      	ldr	r3, [pc, #36]	; (82838 <udc_req_std_ep_set_feature+0x28>)
   82812:	88db      	ldrh	r3, [r3, #6]
   82814:	b96b      	cbnz	r3, 82832 <udc_req_std_ep_set_feature+0x22>
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
   82816:	4b08      	ldr	r3, [pc, #32]	; (82838 <udc_req_std_ep_set_feature+0x28>)
   82818:	885b      	ldrh	r3, [r3, #2]
   8281a:	b10b      	cbz	r3, 82820 <udc_req_std_ep_set_feature+0x10>
	return false;
   8281c:	2000      	movs	r0, #0
}
   8281e:	4770      	bx	lr
{
   82820:	b510      	push	{r4, lr}
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
   82822:	4c05      	ldr	r4, [pc, #20]	; (82838 <udc_req_std_ep_set_feature+0x28>)
   82824:	7920      	ldrb	r0, [r4, #4]
   82826:	4b05      	ldr	r3, [pc, #20]	; (8283c <udc_req_std_ep_set_feature+0x2c>)
   82828:	4798      	blx	r3
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
   8282a:	7920      	ldrb	r0, [r4, #4]
   8282c:	4b04      	ldr	r3, [pc, #16]	; (82840 <udc_req_std_ep_set_feature+0x30>)
   8282e:	4798      	blx	r3
}
   82830:	bd10      	pop	{r4, pc}
		return false;
   82832:	2000      	movs	r0, #0
   82834:	4770      	bx	lr
   82836:	bf00      	nop
   82838:	20001928 	.word	0x20001928
   8283c:	0008425d 	.word	0x0008425d
   82840:	00083cf9 	.word	0x00083cf9

00082844 <udc_get_interface_desc>:
}
   82844:	4b01      	ldr	r3, [pc, #4]	; (8284c <udc_get_interface_desc+0x8>)
   82846:	6818      	ldr	r0, [r3, #0]
   82848:	4770      	bx	lr
   8284a:	bf00      	nop
   8284c:	20001878 	.word	0x20001878

00082850 <udc_start>:
{
   82850:	b508      	push	{r3, lr}
	udd_enable();
   82852:	4b01      	ldr	r3, [pc, #4]	; (82858 <udc_start+0x8>)
   82854:	4798      	blx	r3
}
   82856:	bd08      	pop	{r3, pc}
   82858:	00083b29 	.word	0x00083b29

0008285c <udc_reset>:
{
   8285c:	b510      	push	{r4, lr}
	if (udc_num_configuration) {
   8285e:	4b0b      	ldr	r3, [pc, #44]	; (8288c <udc_reset+0x30>)
   82860:	781b      	ldrb	r3, [r3, #0]
   82862:	b98b      	cbnz	r3, 82888 <udc_reset+0x2c>
	udc_num_configuration = 0;
   82864:	2300      	movs	r3, #0
   82866:	4a09      	ldr	r2, [pc, #36]	; (8288c <udc_reset+0x30>)
   82868:	7013      	strb	r3, [r2, #0]
	udc_device_status =
   8286a:	4a09      	ldr	r2, [pc, #36]	; (82890 <udc_reset+0x34>)
   8286c:	8013      	strh	r3, [r2, #0]
}
   8286e:	bd10      	pop	{r4, pc}
			udc_iface_disable(iface_num);
   82870:	4620      	mov	r0, r4
   82872:	4b08      	ldr	r3, [pc, #32]	; (82894 <udc_reset+0x38>)
   82874:	4798      	blx	r3
				iface_num++) {
   82876:	3401      	adds	r4, #1
   82878:	b2e4      	uxtb	r4, r4
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   8287a:	4b07      	ldr	r3, [pc, #28]	; (82898 <udc_reset+0x3c>)
   8287c:	681b      	ldr	r3, [r3, #0]
   8287e:	681b      	ldr	r3, [r3, #0]
   82880:	791b      	ldrb	r3, [r3, #4]
		for (iface_num = 0;
   82882:	42a3      	cmp	r3, r4
   82884:	d8f4      	bhi.n	82870 <udc_reset+0x14>
   82886:	e7ed      	b.n	82864 <udc_reset+0x8>
   82888:	2400      	movs	r4, #0
   8288a:	e7f6      	b.n	8287a <udc_reset+0x1e>
   8288c:	20001873 	.word	0x20001873
   82890:	2000186e 	.word	0x2000186e
   82894:	0008243d 	.word	0x0008243d
   82898:	20001874 	.word	0x20001874

0008289c <udc_req_std_dev_set_feature>:
{
   8289c:	b510      	push	{r4, lr}
	if (udd_g_ctrlreq.req.wLength) {
   8289e:	4b1a      	ldr	r3, [pc, #104]	; (82908 <udc_req_std_dev_set_feature+0x6c>)
   828a0:	88db      	ldrh	r3, [r3, #6]
   828a2:	2b00      	cmp	r3, #0
   828a4:	d12c      	bne.n	82900 <udc_req_std_dev_set_feature+0x64>
	switch (udd_g_ctrlreq.req.wValue) {
   828a6:	4b18      	ldr	r3, [pc, #96]	; (82908 <udc_req_std_dev_set_feature+0x6c>)
   828a8:	885b      	ldrh	r3, [r3, #2]
   828aa:	2b02      	cmp	r3, #2
   828ac:	d002      	beq.n	828b4 <udc_req_std_dev_set_feature+0x18>
		return false;
   828ae:	2400      	movs	r4, #0
}
   828b0:	4620      	mov	r0, r4
   828b2:	bd10      	pop	{r4, pc}
		if (!udd_is_high_speed()) {
   828b4:	4b15      	ldr	r3, [pc, #84]	; (8290c <udc_req_std_dev_set_feature+0x70>)
   828b6:	4798      	blx	r3
   828b8:	4604      	mov	r4, r0
   828ba:	2800      	cmp	r0, #0
   828bc:	d0f8      	beq.n	828b0 <udc_req_std_dev_set_feature+0x14>
		if (udd_g_ctrlreq.req.wIndex & 0xff) {
   828be:	4b12      	ldr	r3, [pc, #72]	; (82908 <udc_req_std_dev_set_feature+0x6c>)
   828c0:	791b      	ldrb	r3, [r3, #4]
   828c2:	b10b      	cbz	r3, 828c8 <udc_req_std_dev_set_feature+0x2c>
	return false;
   828c4:	2400      	movs	r4, #0
   828c6:	e7f3      	b.n	828b0 <udc_req_std_dev_set_feature+0x14>
		udc_reset();
   828c8:	4b11      	ldr	r3, [pc, #68]	; (82910 <udc_req_std_dev_set_feature+0x74>)
   828ca:	4798      	blx	r3
		switch ((udd_g_ctrlreq.req.wIndex >> 8) & 0xFF) {
   828cc:	4b0e      	ldr	r3, [pc, #56]	; (82908 <udc_req_std_dev_set_feature+0x6c>)
   828ce:	889b      	ldrh	r3, [r3, #4]
   828d0:	0a1b      	lsrs	r3, r3, #8
   828d2:	3b01      	subs	r3, #1
   828d4:	2b03      	cmp	r3, #3
   828d6:	d815      	bhi.n	82904 <udc_req_std_dev_set_feature+0x68>
   828d8:	e8df f003 	tbb	[pc, r3]
   828dc:	0e0a0602 	.word	0x0e0a0602
			udd_g_ctrlreq.callback = udd_test_mode_j;
   828e0:	4b09      	ldr	r3, [pc, #36]	; (82908 <udc_req_std_dev_set_feature+0x6c>)
   828e2:	4a0c      	ldr	r2, [pc, #48]	; (82914 <udc_req_std_dev_set_feature+0x78>)
   828e4:	611a      	str	r2, [r3, #16]
			return true;
   828e6:	e7e3      	b.n	828b0 <udc_req_std_dev_set_feature+0x14>
			udd_g_ctrlreq.callback = udd_test_mode_k;
   828e8:	4b07      	ldr	r3, [pc, #28]	; (82908 <udc_req_std_dev_set_feature+0x6c>)
   828ea:	4a0b      	ldr	r2, [pc, #44]	; (82918 <udc_req_std_dev_set_feature+0x7c>)
   828ec:	611a      	str	r2, [r3, #16]
			return true;
   828ee:	e7df      	b.n	828b0 <udc_req_std_dev_set_feature+0x14>
			udd_g_ctrlreq.callback = udd_test_mode_se0_nak;
   828f0:	4b05      	ldr	r3, [pc, #20]	; (82908 <udc_req_std_dev_set_feature+0x6c>)
   828f2:	4a0a      	ldr	r2, [pc, #40]	; (8291c <udc_req_std_dev_set_feature+0x80>)
   828f4:	611a      	str	r2, [r3, #16]
			return true;
   828f6:	e7db      	b.n	828b0 <udc_req_std_dev_set_feature+0x14>
			udd_g_ctrlreq.callback = udd_test_mode_packet;
   828f8:	4b03      	ldr	r3, [pc, #12]	; (82908 <udc_req_std_dev_set_feature+0x6c>)
   828fa:	4a09      	ldr	r2, [pc, #36]	; (82920 <udc_req_std_dev_set_feature+0x84>)
   828fc:	611a      	str	r2, [r3, #16]
			return true;
   828fe:	e7d7      	b.n	828b0 <udc_req_std_dev_set_feature+0x14>
		return false;
   82900:	2400      	movs	r4, #0
   82902:	e7d5      	b.n	828b0 <udc_req_std_dev_set_feature+0x14>
   82904:	2400      	movs	r4, #0
   82906:	e7d3      	b.n	828b0 <udc_req_std_dev_set_feature+0x14>
   82908:	20001928 	.word	0x20001928
   8290c:	00083c0d 	.word	0x00083c0d
   82910:	0008285d 	.word	0x0008285d
   82914:	000842bd 	.word	0x000842bd
   82918:	000842e1 	.word	0x000842e1
   8291c:	00084305 	.word	0x00084305
   82920:	0008431d 	.word	0x0008431d

00082924 <udc_req_std_dev_set_configuration>:
	if (udd_g_ctrlreq.req.wLength) {
   82924:	4b29      	ldr	r3, [pc, #164]	; (829cc <udc_req_std_dev_set_configuration+0xa8>)
   82926:	88db      	ldrh	r3, [r3, #6]
   82928:	b10b      	cbz	r3, 8292e <udc_req_std_dev_set_configuration+0xa>
		return false;
   8292a:	2000      	movs	r0, #0
}
   8292c:	4770      	bx	lr
{
   8292e:	b510      	push	{r4, lr}
	if (!udd_getaddress()) {
   82930:	4b27      	ldr	r3, [pc, #156]	; (829d0 <udc_req_std_dev_set_configuration+0xac>)
   82932:	4798      	blx	r3
   82934:	b908      	cbnz	r0, 8293a <udc_req_std_dev_set_configuration+0x16>
		return false;
   82936:	2000      	movs	r0, #0
}
   82938:	bd10      	pop	{r4, pc}
	if (udd_is_high_speed()) {
   8293a:	4b26      	ldr	r3, [pc, #152]	; (829d4 <udc_req_std_dev_set_configuration+0xb0>)
   8293c:	4798      	blx	r3
   8293e:	b178      	cbz	r0, 82960 <udc_req_std_dev_set_configuration+0x3c>
				udc_config.confdev_hs->bNumConfigurations) {
   82940:	4b25      	ldr	r3, [pc, #148]	; (829d8 <udc_req_std_dev_set_configuration+0xb4>)
   82942:	689b      	ldr	r3, [r3, #8]
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   82944:	4a21      	ldr	r2, [pc, #132]	; (829cc <udc_req_std_dev_set_configuration+0xa8>)
   82946:	7892      	ldrb	r2, [r2, #2]
   82948:	7c5b      	ldrb	r3, [r3, #17]
   8294a:	429a      	cmp	r2, r3
   8294c:	d83c      	bhi.n	829c8 <udc_req_std_dev_set_configuration+0xa4>
	udc_reset();
   8294e:	4b23      	ldr	r3, [pc, #140]	; (829dc <udc_req_std_dev_set_configuration+0xb8>)
   82950:	4798      	blx	r3
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
   82952:	4b1e      	ldr	r3, [pc, #120]	; (829cc <udc_req_std_dev_set_configuration+0xa8>)
   82954:	789b      	ldrb	r3, [r3, #2]
   82956:	4a22      	ldr	r2, [pc, #136]	; (829e0 <udc_req_std_dev_set_configuration+0xbc>)
   82958:	7013      	strb	r3, [r2, #0]
	if (udc_num_configuration == 0) {
   8295a:	b94b      	cbnz	r3, 82970 <udc_req_std_dev_set_configuration+0x4c>
		return true; // Default empty configuration requested
   8295c:	2001      	movs	r0, #1
   8295e:	e7eb      	b.n	82938 <udc_req_std_dev_set_configuration+0x14>
				udc_config.confdev_lsfs->bNumConfigurations) {
   82960:	4b1d      	ldr	r3, [pc, #116]	; (829d8 <udc_req_std_dev_set_configuration+0xb4>)
   82962:	681b      	ldr	r3, [r3, #0]
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   82964:	4a19      	ldr	r2, [pc, #100]	; (829cc <udc_req_std_dev_set_configuration+0xa8>)
   82966:	7892      	ldrb	r2, [r2, #2]
   82968:	7c5b      	ldrb	r3, [r3, #17]
   8296a:	429a      	cmp	r2, r3
   8296c:	d9ef      	bls.n	8294e <udc_req_std_dev_set_configuration+0x2a>
   8296e:	e7e3      	b.n	82938 <udc_req_std_dev_set_configuration+0x14>
	if (udd_is_high_speed()) {
   82970:	4b18      	ldr	r3, [pc, #96]	; (829d4 <udc_req_std_dev_set_configuration+0xb0>)
   82972:	4798      	blx	r3
   82974:	b1d0      	cbz	r0, 829ac <udc_req_std_dev_set_configuration+0x88>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
   82976:	4b18      	ldr	r3, [pc, #96]	; (829d8 <udc_req_std_dev_set_configuration+0xb4>)
   82978:	691a      	ldr	r2, [r3, #16]
   8297a:	4b19      	ldr	r3, [pc, #100]	; (829e0 <udc_req_std_dev_set_configuration+0xbc>)
   8297c:	781b      	ldrb	r3, [r3, #0]
   8297e:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
   82982:	3b01      	subs	r3, #1
   82984:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   82988:	4a16      	ldr	r2, [pc, #88]	; (829e4 <udc_req_std_dev_set_configuration+0xc0>)
   8298a:	6013      	str	r3, [r2, #0]
{
   8298c:	2400      	movs	r4, #0
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   8298e:	4b15      	ldr	r3, [pc, #84]	; (829e4 <udc_req_std_dev_set_configuration+0xc0>)
   82990:	681b      	ldr	r3, [r3, #0]
   82992:	681b      	ldr	r3, [r3, #0]
   82994:	791b      	ldrb	r3, [r3, #4]
   82996:	42a3      	cmp	r3, r4
   82998:	d914      	bls.n	829c4 <udc_req_std_dev_set_configuration+0xa0>
		if (!udc_iface_enable(iface_num, 0)) {
   8299a:	2100      	movs	r1, #0
   8299c:	4620      	mov	r0, r4
   8299e:	4b12      	ldr	r3, [pc, #72]	; (829e8 <udc_req_std_dev_set_configuration+0xc4>)
   829a0:	4798      	blx	r3
   829a2:	2800      	cmp	r0, #0
   829a4:	d0c8      	beq.n	82938 <udc_req_std_dev_set_configuration+0x14>
			iface_num++) {
   829a6:	3401      	adds	r4, #1
   829a8:	b2e4      	uxtb	r4, r4
   829aa:	e7f0      	b.n	8298e <udc_req_std_dev_set_configuration+0x6a>
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
   829ac:	4b0a      	ldr	r3, [pc, #40]	; (829d8 <udc_req_std_dev_set_configuration+0xb4>)
   829ae:	685a      	ldr	r2, [r3, #4]
   829b0:	4b0b      	ldr	r3, [pc, #44]	; (829e0 <udc_req_std_dev_set_configuration+0xbc>)
   829b2:	781b      	ldrb	r3, [r3, #0]
   829b4:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
   829b8:	3b01      	subs	r3, #1
   829ba:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   829be:	4a09      	ldr	r2, [pc, #36]	; (829e4 <udc_req_std_dev_set_configuration+0xc0>)
   829c0:	6013      	str	r3, [r2, #0]
   829c2:	e7e3      	b.n	8298c <udc_req_std_dev_set_configuration+0x68>
	return true;
   829c4:	2001      	movs	r0, #1
   829c6:	e7b7      	b.n	82938 <udc_req_std_dev_set_configuration+0x14>
			return false;
   829c8:	2000      	movs	r0, #0
   829ca:	e7b5      	b.n	82938 <udc_req_std_dev_set_configuration+0x14>
   829cc:	20001928 	.word	0x20001928
   829d0:	00083c45 	.word	0x00083c45
   829d4:	00083c0d 	.word	0x00083c0d
   829d8:	20000358 	.word	0x20000358
   829dc:	0008285d 	.word	0x0008285d
   829e0:	20001873 	.word	0x20001873
   829e4:	20001874 	.word	0x20001874
   829e8:	00082751 	.word	0x00082751

000829ec <udc_reqstd>:
{
   829ec:	b508      	push	{r3, lr}
	if (Udd_setup_is_in()) {
   829ee:	4a35      	ldr	r2, [pc, #212]	; (82ac4 <udc_reqstd+0xd8>)
   829f0:	7813      	ldrb	r3, [r2, #0]
   829f2:	f992 2000 	ldrsb.w	r2, [r2]
   829f6:	2a00      	cmp	r2, #0
   829f8:	db0e      	blt.n	82a18 <udc_reqstd+0x2c>
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
   829fa:	f013 031f 	ands.w	r3, r3, #31
   829fe:	d143      	bne.n	82a88 <udc_reqstd+0x9c>
			switch (udd_g_ctrlreq.req.bRequest) {
   82a00:	4a30      	ldr	r2, [pc, #192]	; (82ac4 <udc_reqstd+0xd8>)
   82a02:	7852      	ldrb	r2, [r2, #1]
   82a04:	3a01      	subs	r2, #1
   82a06:	2a08      	cmp	r2, #8
   82a08:	d83e      	bhi.n	82a88 <udc_reqstd+0x9c>
   82a0a:	e8df f002 	tbb	[pc, r2]
   82a0e:	3d34      	.short	0x3d34
   82a10:	3d313d37 	.word	0x3d313d37
   82a14:	3d3d      	.short	0x3d3d
   82a16:	3a          	.byte	0x3a
   82a17:	00          	.byte	0x00
		if (udd_g_ctrlreq.req.wLength == 0) {
   82a18:	4a2a      	ldr	r2, [pc, #168]	; (82ac4 <udc_reqstd+0xd8>)
   82a1a:	88d2      	ldrh	r2, [r2, #6]
   82a1c:	2a00      	cmp	r2, #0
   82a1e:	d04e      	beq.n	82abe <udc_reqstd+0xd2>
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
   82a20:	f013 031f 	ands.w	r3, r3, #31
   82a24:	d106      	bne.n	82a34 <udc_reqstd+0x48>
			switch (udd_g_ctrlreq.req.bRequest) {
   82a26:	4a27      	ldr	r2, [pc, #156]	; (82ac4 <udc_reqstd+0xd8>)
   82a28:	7852      	ldrb	r2, [r2, #1]
   82a2a:	2a06      	cmp	r2, #6
   82a2c:	d00b      	beq.n	82a46 <udc_reqstd+0x5a>
   82a2e:	2a08      	cmp	r2, #8
   82a30:	d00c      	beq.n	82a4c <udc_reqstd+0x60>
   82a32:	b12a      	cbz	r2, 82a40 <udc_reqstd+0x54>
		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
   82a34:	2b01      	cmp	r3, #1
   82a36:	d00c      	beq.n	82a52 <udc_reqstd+0x66>
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
   82a38:	2b02      	cmp	r3, #2
   82a3a:	d011      	beq.n	82a60 <udc_reqstd+0x74>
	return false;
   82a3c:	2000      	movs	r0, #0
   82a3e:	e028      	b.n	82a92 <udc_reqstd+0xa6>
				return udc_req_std_dev_get_status();
   82a40:	4b21      	ldr	r3, [pc, #132]	; (82ac8 <udc_reqstd+0xdc>)
   82a42:	4798      	blx	r3
   82a44:	e025      	b.n	82a92 <udc_reqstd+0xa6>
				return udc_req_std_dev_get_descriptor();
   82a46:	4b21      	ldr	r3, [pc, #132]	; (82acc <udc_reqstd+0xe0>)
   82a48:	4798      	blx	r3
   82a4a:	e022      	b.n	82a92 <udc_reqstd+0xa6>
				return udc_req_std_dev_get_configuration();
   82a4c:	4b20      	ldr	r3, [pc, #128]	; (82ad0 <udc_reqstd+0xe4>)
   82a4e:	4798      	blx	r3
   82a50:	e01f      	b.n	82a92 <udc_reqstd+0xa6>
			switch (udd_g_ctrlreq.req.bRequest) {
   82a52:	4a1c      	ldr	r2, [pc, #112]	; (82ac4 <udc_reqstd+0xd8>)
   82a54:	7852      	ldrb	r2, [r2, #1]
   82a56:	2a0a      	cmp	r2, #10
   82a58:	d1ee      	bne.n	82a38 <udc_reqstd+0x4c>
				return udc_req_std_iface_get_setting();
   82a5a:	4b1e      	ldr	r3, [pc, #120]	; (82ad4 <udc_reqstd+0xe8>)
   82a5c:	4798      	blx	r3
   82a5e:	e018      	b.n	82a92 <udc_reqstd+0xa6>
			switch (udd_g_ctrlreq.req.bRequest) {
   82a60:	4b18      	ldr	r3, [pc, #96]	; (82ac4 <udc_reqstd+0xd8>)
   82a62:	785b      	ldrb	r3, [r3, #1]
   82a64:	b10b      	cbz	r3, 82a6a <udc_reqstd+0x7e>
	return false;
   82a66:	2000      	movs	r0, #0
   82a68:	e013      	b.n	82a92 <udc_reqstd+0xa6>
				return udc_req_std_ep_get_status();
   82a6a:	4b1b      	ldr	r3, [pc, #108]	; (82ad8 <udc_reqstd+0xec>)
   82a6c:	4798      	blx	r3
   82a6e:	e010      	b.n	82a92 <udc_reqstd+0xa6>
				return udc_req_std_dev_set_address();
   82a70:	4b1a      	ldr	r3, [pc, #104]	; (82adc <udc_reqstd+0xf0>)
   82a72:	4798      	blx	r3
   82a74:	e00d      	b.n	82a92 <udc_reqstd+0xa6>
				return udc_req_std_dev_clear_feature();
   82a76:	4b1a      	ldr	r3, [pc, #104]	; (82ae0 <udc_reqstd+0xf4>)
   82a78:	4798      	blx	r3
   82a7a:	e00a      	b.n	82a92 <udc_reqstd+0xa6>
				return udc_req_std_dev_set_feature();
   82a7c:	4b19      	ldr	r3, [pc, #100]	; (82ae4 <udc_reqstd+0xf8>)
   82a7e:	4798      	blx	r3
   82a80:	e007      	b.n	82a92 <udc_reqstd+0xa6>
				return udc_req_std_dev_set_configuration();
   82a82:	4b19      	ldr	r3, [pc, #100]	; (82ae8 <udc_reqstd+0xfc>)
   82a84:	4798      	blx	r3
   82a86:	e004      	b.n	82a92 <udc_reqstd+0xa6>
		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
   82a88:	2b01      	cmp	r3, #1
   82a8a:	d003      	beq.n	82a94 <udc_reqstd+0xa8>
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
   82a8c:	2b02      	cmp	r3, #2
   82a8e:	d008      	beq.n	82aa2 <udc_reqstd+0xb6>
	return false;
   82a90:	2000      	movs	r0, #0
}
   82a92:	bd08      	pop	{r3, pc}
			switch (udd_g_ctrlreq.req.bRequest) {
   82a94:	4a0b      	ldr	r2, [pc, #44]	; (82ac4 <udc_reqstd+0xd8>)
   82a96:	7852      	ldrb	r2, [r2, #1]
   82a98:	2a0b      	cmp	r2, #11
   82a9a:	d1f7      	bne.n	82a8c <udc_reqstd+0xa0>
				return udc_req_std_iface_set_setting();
   82a9c:	4b13      	ldr	r3, [pc, #76]	; (82aec <udc_reqstd+0x100>)
   82a9e:	4798      	blx	r3
   82aa0:	e7f7      	b.n	82a92 <udc_reqstd+0xa6>
			switch (udd_g_ctrlreq.req.bRequest) {
   82aa2:	4b08      	ldr	r3, [pc, #32]	; (82ac4 <udc_reqstd+0xd8>)
   82aa4:	785b      	ldrb	r3, [r3, #1]
   82aa6:	2b01      	cmp	r3, #1
   82aa8:	d003      	beq.n	82ab2 <udc_reqstd+0xc6>
   82aaa:	2b03      	cmp	r3, #3
   82aac:	d004      	beq.n	82ab8 <udc_reqstd+0xcc>
   82aae:	2000      	movs	r0, #0
   82ab0:	e7ef      	b.n	82a92 <udc_reqstd+0xa6>
				return udc_req_std_ep_clear_feature();
   82ab2:	4b0f      	ldr	r3, [pc, #60]	; (82af0 <udc_reqstd+0x104>)
   82ab4:	4798      	blx	r3
   82ab6:	e7ec      	b.n	82a92 <udc_reqstd+0xa6>
				return udc_req_std_ep_set_feature();
   82ab8:	4b0e      	ldr	r3, [pc, #56]	; (82af4 <udc_reqstd+0x108>)
   82aba:	4798      	blx	r3
   82abc:	e7e9      	b.n	82a92 <udc_reqstd+0xa6>
			return false; // Error for USB host
   82abe:	2000      	movs	r0, #0
   82ac0:	e7e7      	b.n	82a92 <udc_reqstd+0xa6>
   82ac2:	bf00      	nop
   82ac4:	20001928 	.word	0x20001928
   82ac8:	0008249d 	.word	0x0008249d
   82acc:	000825d9 	.word	0x000825d9
   82ad0:	00082541 	.word	0x00082541
   82ad4:	00082569 	.word	0x00082569
   82ad8:	00082701 	.word	0x00082701
   82adc:	00082375 	.word	0x00082375
   82ae0:	00082349 	.word	0x00082349
   82ae4:	0008289d 	.word	0x0008289d
   82ae8:	00082925 	.word	0x00082925
   82aec:	000827a9 	.word	0x000827a9
   82af0:	000827e9 	.word	0x000827e9
   82af4:	00082811 	.word	0x00082811

00082af8 <udc_sof_notify>:
	if (udc_num_configuration) {
   82af8:	4b0b      	ldr	r3, [pc, #44]	; (82b28 <udc_sof_notify+0x30>)
   82afa:	781b      	ldrb	r3, [r3, #0]
   82afc:	b983      	cbnz	r3, 82b20 <udc_sof_notify+0x28>
   82afe:	4770      	bx	lr
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
   82b00:	4798      	blx	r3
				iface_num++) {
   82b02:	3401      	adds	r4, #1
   82b04:	b2e4      	uxtb	r4, r4
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   82b06:	4b09      	ldr	r3, [pc, #36]	; (82b2c <udc_sof_notify+0x34>)
   82b08:	681b      	ldr	r3, [r3, #0]
   82b0a:	681a      	ldr	r2, [r3, #0]
   82b0c:	7912      	ldrb	r2, [r2, #4]
		for (iface_num = 0;
   82b0e:	42a2      	cmp	r2, r4
   82b10:	d909      	bls.n	82b26 <udc_sof_notify+0x2e>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
   82b12:	685b      	ldr	r3, [r3, #4]
   82b14:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
   82b18:	691b      	ldr	r3, [r3, #16]
   82b1a:	2b00      	cmp	r3, #0
   82b1c:	d1f0      	bne.n	82b00 <udc_sof_notify+0x8>
   82b1e:	e7f0      	b.n	82b02 <udc_sof_notify+0xa>
{
   82b20:	b510      	push	{r4, lr}
		for (iface_num = 0;
   82b22:	2400      	movs	r4, #0
   82b24:	e7ef      	b.n	82b06 <udc_sof_notify+0xe>
}
   82b26:	bd10      	pop	{r4, pc}
   82b28:	20001873 	.word	0x20001873
   82b2c:	20001874 	.word	0x20001874

00082b30 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
   82b30:	b508      	push	{r3, lr}
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
   82b32:	4b1c      	ldr	r3, [pc, #112]	; (82ba4 <udc_process_setup+0x74>)
   82b34:	2200      	movs	r2, #0
   82b36:	819a      	strh	r2, [r3, #12]
	udd_g_ctrlreq.callback = NULL;
   82b38:	611a      	str	r2, [r3, #16]
	udd_g_ctrlreq.over_under_run = NULL;
   82b3a:	615a      	str	r2, [r3, #20]

	// MS requests this using request type 0xC0 and our user defined bRequest (0x01 in our case)
	if ((udd_g_ctrlreq.req.bmRequestType == 0xC0) && (udd_g_ctrlreq.req.bRequest == 0x01)) {
   82b3c:	881b      	ldrh	r3, [r3, #0]
   82b3e:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
   82b42:	d016      	beq.n	82b72 <udc_process_setup+0x42>
		udd_set_setup_payload((uint8_t *)&MS_OS_DESC, sizeof(struct MS_OS_DESC_SET_HEADER));
		return true;
	}

	if (Udd_setup_is_in()) {
   82b44:	4b17      	ldr	r3, [pc, #92]	; (82ba4 <udc_process_setup+0x74>)
   82b46:	781a      	ldrb	r2, [r3, #0]
   82b48:	f993 3000 	ldrsb.w	r3, [r3]
   82b4c:	2b00      	cmp	r3, #0
   82b4e:	db16      	blt.n	82b7e <udc_process_setup+0x4e>
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
   82b50:	f012 0f60 	tst.w	r2, #96	; 0x60
   82b54:	d019      	beq.n	82b8a <udc_process_setup+0x5a>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
   82b56:	4b13      	ldr	r3, [pc, #76]	; (82ba4 <udc_process_setup+0x74>)
   82b58:	781b      	ldrb	r3, [r3, #0]
   82b5a:	f003 031f 	and.w	r3, r3, #31
   82b5e:	2b01      	cmp	r3, #1
   82b60:	d018      	beq.n	82b94 <udc_process_setup+0x64>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
   82b62:	4b10      	ldr	r3, [pc, #64]	; (82ba4 <udc_process_setup+0x74>)
   82b64:	781b      	ldrb	r3, [r3, #0]
   82b66:	f003 031f 	and.w	r3, r3, #31
   82b6a:	2b02      	cmp	r3, #2
   82b6c:	d017      	beq.n	82b9e <udc_process_setup+0x6e>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
   82b6e:	2000      	movs	r0, #0
#endif
}
   82b70:	bd08      	pop	{r3, pc}
		udd_set_setup_payload((uint8_t *)&MS_OS_DESC, sizeof(struct MS_OS_DESC_SET_HEADER));
   82b72:	219e      	movs	r1, #158	; 0x9e
   82b74:	480c      	ldr	r0, [pc, #48]	; (82ba8 <udc_process_setup+0x78>)
   82b76:	4b0d      	ldr	r3, [pc, #52]	; (82bac <udc_process_setup+0x7c>)
   82b78:	4798      	blx	r3
		return true;
   82b7a:	2001      	movs	r0, #1
   82b7c:	e7f8      	b.n	82b70 <udc_process_setup+0x40>
		if (udd_g_ctrlreq.req.wLength == 0) {
   82b7e:	4b09      	ldr	r3, [pc, #36]	; (82ba4 <udc_process_setup+0x74>)
   82b80:	88db      	ldrh	r3, [r3, #6]
   82b82:	2b00      	cmp	r3, #0
   82b84:	d1e4      	bne.n	82b50 <udc_process_setup+0x20>
			return false; // Error from USB host
   82b86:	2000      	movs	r0, #0
   82b88:	e7f2      	b.n	82b70 <udc_process_setup+0x40>
		if (udc_reqstd()) {
   82b8a:	4b09      	ldr	r3, [pc, #36]	; (82bb0 <udc_process_setup+0x80>)
   82b8c:	4798      	blx	r3
   82b8e:	2800      	cmp	r0, #0
   82b90:	d0e1      	beq.n	82b56 <udc_process_setup+0x26>
   82b92:	e7ed      	b.n	82b70 <udc_process_setup+0x40>
		if (udc_req_iface()) {
   82b94:	4b07      	ldr	r3, [pc, #28]	; (82bb4 <udc_process_setup+0x84>)
   82b96:	4798      	blx	r3
   82b98:	2800      	cmp	r0, #0
   82b9a:	d0e2      	beq.n	82b62 <udc_process_setup+0x32>
   82b9c:	e7e8      	b.n	82b70 <udc_process_setup+0x40>
		if (udc_req_ep()) {
   82b9e:	4b06      	ldr	r3, [pc, #24]	; (82bb8 <udc_process_setup+0x88>)
   82ba0:	4798      	blx	r3
   82ba2:	e7e5      	b.n	82b70 <udc_process_setup+0x40>
   82ba4:	20001928 	.word	0x20001928
   82ba8:	2000022c 	.word	0x2000022c
   82bac:	00083c65 	.word	0x00083c65
   82bb0:	000829ed 	.word	0x000829ed
   82bb4:	00082391 	.word	0x00082391
   82bb8:	000823e9 	.word	0x000823e9

00082bbc <flash_read_unique_id>:
 * \param ul_size Data buffer size in DWORD.
 *
 * \return 0 if successful; otherwise returns an error code.
 */
uint32_t flash_read_unique_id(uint32_t *pul_data, uint32_t ul_size)
{
   82bbc:	b570      	push	{r4, r5, r6, lr}
   82bbe:	b086      	sub	sp, #24
   82bc0:	4605      	mov	r5, r0
   82bc2:	460c      	mov	r4, r1
	uint32_t uid_buf[4];
	uint32_t ul_idx;

	if (FLASH_RC_OK != efc_perform_read_sequence(EFC, EFC_FCMD_STUI,
   82bc4:	2304      	movs	r3, #4
   82bc6:	9300      	str	r3, [sp, #0]
   82bc8:	ab02      	add	r3, sp, #8
   82bca:	220f      	movs	r2, #15
   82bcc:	210e      	movs	r1, #14
   82bce:	480c      	ldr	r0, [pc, #48]	; (82c00 <flash_read_unique_id+0x44>)
   82bd0:	4e0c      	ldr	r6, [pc, #48]	; (82c04 <flash_read_unique_id+0x48>)
   82bd2:	47b0      	blx	r6
   82bd4:	b990      	cbnz	r0, 82bfc <flash_read_unique_id+0x40>
   82bd6:	4601      	mov	r1, r0
			EFC_FCMD_SPUI, uid_buf, 4)) {
		return FLASH_RC_ERROR;
	}

	if (ul_size > 4) {
   82bd8:	2c04      	cmp	r4, #4
   82bda:	d900      	bls.n	82bde <flash_read_unique_id+0x22>
		/* Only 4 dword to store unique ID */
		ul_size = 4;
   82bdc:	2404      	movs	r4, #4
	}

	for (ul_idx = 0; ul_idx < ul_size; ul_idx++) {
   82bde:	460b      	mov	r3, r1
   82be0:	e007      	b.n	82bf2 <flash_read_unique_id+0x36>
		pul_data[ul_idx] = uid_buf[ul_idx];
   82be2:	aa06      	add	r2, sp, #24
   82be4:	eb02 0283 	add.w	r2, r2, r3, lsl #2
   82be8:	f852 2c10 	ldr.w	r2, [r2, #-16]
   82bec:	f845 2023 	str.w	r2, [r5, r3, lsl #2]
	for (ul_idx = 0; ul_idx < ul_size; ul_idx++) {
   82bf0:	3301      	adds	r3, #1
   82bf2:	429c      	cmp	r4, r3
   82bf4:	d8f5      	bhi.n	82be2 <flash_read_unique_id+0x26>
	}

	return FLASH_RC_OK;
}
   82bf6:	4608      	mov	r0, r1
   82bf8:	b006      	add	sp, #24
   82bfa:	bd70      	pop	{r4, r5, r6, pc}
		return FLASH_RC_ERROR;
   82bfc:	2110      	movs	r1, #16
   82bfe:	e7fa      	b.n	82bf6 <flash_read_unique_id+0x3a>
   82c00:	400e0800 	.word	0x400e0800
   82c04:	20000001 	.word	0x20000001

00082c08 <usart_set_sync_master_baudrate>:
		uint32_t baudrate, uint32_t ul_mck)
{
	uint32_t cd;

	/* Calculate clock divider according to the formula in synchronous mode. */
	cd = (ul_mck + baudrate / 2) / baudrate;
   82c08:	eb02 0251 	add.w	r2, r2, r1, lsr #1
   82c0c:	fbb2 f2f1 	udiv	r2, r2, r1

	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
   82c10:	1e51      	subs	r1, r2, #1
   82c12:	f64f 73fe 	movw	r3, #65534	; 0xfffe
   82c16:	4299      	cmp	r1, r3
   82c18:	d808      	bhi.n	82c2c <usart_set_sync_master_baudrate+0x24>
		return 1;
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = cd << US_BRGR_CD_Pos;
   82c1a:	6202      	str	r2, [r0, #32]

	p_usart->US_MR = (p_usart->US_MR & ~US_MR_USCLKS_Msk) |
   82c1c:	6843      	ldr	r3, [r0, #4]
			US_MR_USCLKS_MCK | US_MR_SYNC;
   82c1e:	f423 7398 	bic.w	r3, r3, #304	; 0x130
   82c22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
	p_usart->US_MR = (p_usart->US_MR & ~US_MR_USCLKS_Msk) |
   82c26:	6043      	str	r3, [r0, #4]
	return 0;
   82c28:	2000      	movs	r0, #0
   82c2a:	4770      	bx	lr
		return 1;
   82c2c:	2001      	movs	r0, #1
}
   82c2e:	4770      	bx	lr

00082c30 <usart_enable_tx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_TXEN;
   82c30:	2340      	movs	r3, #64	; 0x40
   82c32:	6003      	str	r3, [r0, #0]
}
   82c34:	4770      	bx	lr

00082c36 <usart_disable_tx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_tx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_TXDIS;
   82c36:	2380      	movs	r3, #128	; 0x80
   82c38:	6003      	str	r3, [r0, #0]
}
   82c3a:	4770      	bx	lr

00082c3c <usart_reset_tx>:
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
   82c3c:	2388      	movs	r3, #136	; 0x88
   82c3e:	6003      	str	r3, [r0, #0]
}
   82c40:	4770      	bx	lr

00082c42 <usart_enable_rx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RXEN;
   82c42:	2310      	movs	r3, #16
   82c44:	6003      	str	r3, [r0, #0]
}
   82c46:	4770      	bx	lr

00082c48 <usart_disable_rx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_rx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RXDIS;
   82c48:	2320      	movs	r3, #32
   82c4a:	6003      	str	r3, [r0, #0]
}
   82c4c:	4770      	bx	lr

00082c4e <usart_reset_rx>:
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
   82c4e:	2324      	movs	r3, #36	; 0x24
   82c50:	6003      	str	r3, [r0, #0]
}
   82c52:	4770      	bx	lr

00082c54 <usart_reset_status>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RSTSTA;
   82c54:	f44f 7380 	mov.w	r3, #256	; 0x100
   82c58:	6003      	str	r3, [r0, #0]
}
   82c5a:	4770      	bx	lr

00082c5c <usart_drive_DTR_pin_high>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_DTR_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_DTRDIS;
   82c5c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
   82c60:	6003      	str	r3, [r0, #0]
}
   82c62:	4770      	bx	lr

00082c64 <usart_drive_RTS_pin_high>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RTSDIS;
   82c64:	f44f 2300 	mov.w	r3, #524288	; 0x80000
   82c68:	6003      	str	r3, [r0, #0]
}
   82c6a:	4770      	bx	lr

00082c6c <usart_is_tx_empty>:
 * \retval 1 Transmitter is empty.
 * \retval 0 Transmitter is not empty.
 */
uint32_t usart_is_tx_empty(Usart *p_usart)
{
	return (p_usart->US_CSR & US_CSR_TXEMPTY) > 0;
   82c6c:	6940      	ldr	r0, [r0, #20]
}
   82c6e:	f3c0 2040 	ubfx	r0, r0, #9, #1
   82c72:	4770      	bx	lr

00082c74 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   82c74:	6943      	ldr	r3, [r0, #20]
   82c76:	f013 0f02 	tst.w	r3, #2
   82c7a:	d004      	beq.n	82c86 <usart_write+0x12>
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   82c7c:	f3c1 0108 	ubfx	r1, r1, #0, #9
   82c80:	61c1      	str	r1, [r0, #28]
	return 0;
   82c82:	2000      	movs	r0, #0
   82c84:	4770      	bx	lr
		return 1;
   82c86:	2001      	movs	r0, #1
}
   82c88:	4770      	bx	lr

00082c8a <usart_putchar>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_putchar(Usart *p_usart, uint32_t c)
{
	while (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   82c8a:	6943      	ldr	r3, [r0, #20]
   82c8c:	f013 0f02 	tst.w	r3, #2
   82c90:	d0fb      	beq.n	82c8a <usart_putchar>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   82c92:	f3c1 0108 	ubfx	r1, r1, #0, #9
   82c96:	61c1      	str	r1, [r0, #28]

	return 0;
}
   82c98:	2000      	movs	r0, #0
   82c9a:	4770      	bx	lr

00082c9c <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   82c9c:	6943      	ldr	r3, [r0, #20]
   82c9e:	f013 0f01 	tst.w	r3, #1
   82ca2:	d005      	beq.n	82cb0 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   82ca4:	6983      	ldr	r3, [r0, #24]
   82ca6:	f3c3 0308 	ubfx	r3, r3, #0, #9
   82caa:	600b      	str	r3, [r1, #0]

	return 0;
   82cac:	2000      	movs	r0, #0
   82cae:	4770      	bx	lr
		return 1;
   82cb0:	2001      	movs	r0, #1
}
   82cb2:	4770      	bx	lr

00082cb4 <usart_disable_writeprotect>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
   82cb4:	4b01      	ldr	r3, [pc, #4]	; (82cbc <usart_disable_writeprotect+0x8>)
   82cb6:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
}
   82cba:	4770      	bx	lr
   82cbc:	55534100 	.word	0x55534100

00082cc0 <usart_reset>:
{
   82cc0:	b510      	push	{r4, lr}
   82cc2:	4604      	mov	r4, r0
	usart_disable_writeprotect(p_usart);
   82cc4:	4b0a      	ldr	r3, [pc, #40]	; (82cf0 <usart_reset+0x30>)
   82cc6:	4798      	blx	r3
	p_usart->US_MR = 0;
   82cc8:	2300      	movs	r3, #0
   82cca:	6063      	str	r3, [r4, #4]
	p_usart->US_RTOR = 0;
   82ccc:	6263      	str	r3, [r4, #36]	; 0x24
	p_usart->US_TTGR = 0;
   82cce:	62a3      	str	r3, [r4, #40]	; 0x28
	usart_reset_tx(p_usart);
   82cd0:	4620      	mov	r0, r4
   82cd2:	4b08      	ldr	r3, [pc, #32]	; (82cf4 <usart_reset+0x34>)
   82cd4:	4798      	blx	r3
	usart_reset_rx(p_usart);
   82cd6:	4620      	mov	r0, r4
   82cd8:	4b07      	ldr	r3, [pc, #28]	; (82cf8 <usart_reset+0x38>)
   82cda:	4798      	blx	r3
	usart_reset_status(p_usart);
   82cdc:	4620      	mov	r0, r4
   82cde:	4b07      	ldr	r3, [pc, #28]	; (82cfc <usart_reset+0x3c>)
   82ce0:	4798      	blx	r3
	usart_drive_RTS_pin_high(p_usart);
   82ce2:	4620      	mov	r0, r4
   82ce4:	4b06      	ldr	r3, [pc, #24]	; (82d00 <usart_reset+0x40>)
   82ce6:	4798      	blx	r3
	usart_drive_DTR_pin_high(p_usart);
   82ce8:	4620      	mov	r0, r4
   82cea:	4b06      	ldr	r3, [pc, #24]	; (82d04 <usart_reset+0x44>)
   82cec:	4798      	blx	r3
}
   82cee:	bd10      	pop	{r4, pc}
   82cf0:	00082cb5 	.word	0x00082cb5
   82cf4:	00082c3d 	.word	0x00082c3d
   82cf8:	00082c4f 	.word	0x00082c4f
   82cfc:	00082c55 	.word	0x00082c55
   82d00:	00082c65 	.word	0x00082c65
   82d04:	00082c5d 	.word	0x00082c5d

00082d08 <usart_init_sync_master>:
{
   82d08:	b570      	push	{r4, r5, r6, lr}
   82d0a:	4604      	mov	r4, r0
   82d0c:	460d      	mov	r5, r1
   82d0e:	4616      	mov	r6, r2
	usart_reset(p_usart);
   82d10:	4b0f      	ldr	r3, [pc, #60]	; (82d50 <usart_init_sync_master+0x48>)
   82d12:	4798      	blx	r3
	ul_reg_val = 0;
   82d14:	4b0f      	ldr	r3, [pc, #60]	; (82d54 <usart_init_sync_master+0x4c>)
   82d16:	2200      	movs	r2, #0
   82d18:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_sync_master_baudrate(p_usart,
   82d1a:	b1bd      	cbz	r5, 82d4c <usart_init_sync_master+0x44>
   82d1c:	4632      	mov	r2, r6
   82d1e:	6829      	ldr	r1, [r5, #0]
   82d20:	4620      	mov	r0, r4
   82d22:	4b0d      	ldr	r3, [pc, #52]	; (82d58 <usart_init_sync_master+0x50>)
   82d24:	4798      	blx	r3
   82d26:	b988      	cbnz	r0, 82d4c <usart_init_sync_master+0x44>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   82d28:	686b      	ldr	r3, [r5, #4]
   82d2a:	68aa      	ldr	r2, [r5, #8]
   82d2c:	4313      	orrs	r3, r2
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
   82d2e:	692a      	ldr	r2, [r5, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   82d30:	4313      	orrs	r3, r2
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
   82d32:	68ea      	ldr	r2, [r5, #12]
   82d34:	4313      	orrs	r3, r2
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   82d36:	4a07      	ldr	r2, [pc, #28]	; (82d54 <usart_init_sync_master+0x4c>)
   82d38:	6811      	ldr	r1, [r2, #0]
   82d3a:	430b      	orrs	r3, r1
   82d3c:	6013      	str	r3, [r2, #0]
	ul_reg_val |= US_MR_USART_MODE_NORMAL | US_MR_CLKO;
   82d3e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
   82d42:	6013      	str	r3, [r2, #0]
	p_usart->US_MR |= ul_reg_val;
   82d44:	6862      	ldr	r2, [r4, #4]
   82d46:	4313      	orrs	r3, r2
   82d48:	6063      	str	r3, [r4, #4]
	return 0;
   82d4a:	e000      	b.n	82d4e <usart_init_sync_master+0x46>
		return 1;
   82d4c:	2001      	movs	r0, #1
}
   82d4e:	bd70      	pop	{r4, r5, r6, pc}
   82d50:	00082cc1 	.word	0x00082cc1
   82d54:	2000187c 	.word	0x2000187c
   82d58:	00082c09 	.word	0x00082c09

00082d5c <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
   82d5c:	b508      	push	{r3, lr}
   82d5e:	2014      	movs	r0, #20
   82d60:	4b01      	ldr	r3, [pc, #4]	; (82d68 <spi_enable_clock+0xc>)
   82d62:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
   82d64:	bd08      	pop	{r3, pc}
   82d66:	bf00      	nop
   82d68:	00084781 	.word	0x00084781

00082d6c <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
   82d6c:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
   82d6e:	f643 2498 	movw	r4, #15000	; 0x3a98
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
   82d72:	6905      	ldr	r5, [r0, #16]
   82d74:	f015 0f02 	tst.w	r5, #2
   82d78:	d103      	bne.n	82d82 <spi_write+0x16>
		if (!timeout--) {
   82d7a:	1e65      	subs	r5, r4, #1
   82d7c:	b184      	cbz	r4, 82da0 <spi_write+0x34>
   82d7e:	462c      	mov	r4, r5
   82d80:	e7f7      	b.n	82d72 <spi_write+0x6>
	if (p_spi->SPI_MR & SPI_MR_PS) {
   82d82:	6844      	ldr	r4, [r0, #4]
   82d84:	f014 0f02 	tst.w	r4, #2
   82d88:	d006      	beq.n	82d98 <spi_write+0x2c>
			return SPI_ERROR_TIMEOUT;
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
   82d8a:	0412      	lsls	r2, r2, #16
   82d8c:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
   82d90:	4311      	orrs	r1, r2
		if (uc_last) {
   82d92:	b10b      	cbz	r3, 82d98 <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
   82d94:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
   82d98:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
   82d9a:	2000      	movs	r0, #0
}
   82d9c:	bc30      	pop	{r4, r5}
   82d9e:	4770      	bx	lr
			return SPI_ERROR_TIMEOUT;
   82da0:	2001      	movs	r0, #1
   82da2:	e7fb      	b.n	82d9c <spi_write+0x30>

00082da4 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
   82da4:	b13a      	cbz	r2, 82db6 <spi_set_clock_polarity+0x12>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
   82da6:	310c      	adds	r1, #12
   82da8:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
   82dac:	f043 0301 	orr.w	r3, r3, #1
   82db0:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
   82db4:	4770      	bx	lr
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
   82db6:	310c      	adds	r1, #12
   82db8:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
   82dbc:	f023 0301 	bic.w	r3, r3, #1
   82dc0:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
	}
}
   82dc4:	4770      	bx	lr

00082dc6 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
   82dc6:	b13a      	cbz	r2, 82dd8 <spi_set_clock_phase+0x12>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
   82dc8:	310c      	adds	r1, #12
   82dca:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
   82dce:	f043 0302 	orr.w	r3, r3, #2
   82dd2:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
   82dd6:	4770      	bx	lr
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
   82dd8:	310c      	adds	r1, #12
   82dda:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
   82dde:	f023 0302 	bic.w	r3, r3, #2
   82de2:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
	}
}
   82de6:	4770      	bx	lr

00082de8 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
   82de8:	4401      	add	r1, r0
   82dea:	3901      	subs	r1, #1
   82dec:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
   82df0:	1e43      	subs	r3, r0, #1
   82df2:	2bfe      	cmp	r3, #254	; 0xfe
   82df4:	d801      	bhi.n	82dfa <spi_calc_baudrate_div+0x12>
		return -1;
	}

	return baud_div;
   82df6:	b200      	sxth	r0, r0
   82df8:	4770      	bx	lr
		return -1;
   82dfa:	f04f 30ff 	mov.w	r0, #4294967295
}
   82dfe:	4770      	bx	lr

00082e00 <spi_set_baudrate_div>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param uc_baudrate_divider Baudrate divider from MCK.
 */
void spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
   82e00:	b410      	push	{r4}
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
   82e02:	310c      	adds	r1, #12
   82e04:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
   82e08:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
   82e0c:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
   82e10:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
   82e14:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   82e18:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
}
   82e1c:	bc10      	pop	{r4}
   82e1e:	4770      	bx	lr

00082e20 <smc_set_setup_timing>:
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
   82e20:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   82e24:	eb00 0181 	add.w	r1, r0, r1, lsl #2
   82e28:	670a      	str	r2, [r1, #112]	; 0x70
}
   82e2a:	4770      	bx	lr

00082e2c <smc_set_pulse_timing>:
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
   82e2c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   82e30:	eb00 0181 	add.w	r1, r0, r1, lsl #2
   82e34:	674a      	str	r2, [r1, #116]	; 0x74
}
   82e36:	4770      	bx	lr

00082e38 <smc_set_cycle_timing>:
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
   82e38:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   82e3c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
   82e40:	678a      	str	r2, [r1, #120]	; 0x78
}
   82e42:	4770      	bx	lr

00082e44 <smc_set_mode>:
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
   82e44:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   82e48:	eb00 0181 	add.w	r1, r0, r1, lsl #2
   82e4c:	f8c1 2080 	str.w	r2, [r1, #128]	; 0x80
}
   82e50:	4770      	bx	lr
   82e52:	0000      	movs	r0, r0

00082e54 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   82e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82e56:	4604      	mov	r4, r0
   82e58:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   82e5a:	4b10      	ldr	r3, [pc, #64]	; (82e9c <pio_handler_process+0x48>)
   82e5c:	4798      	blx	r3
   82e5e:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   82e60:	4620      	mov	r0, r4
   82e62:	4b0f      	ldr	r3, [pc, #60]	; (82ea0 <pio_handler_process+0x4c>)
   82e64:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   82e66:	4005      	ands	r5, r0
   82e68:	d116      	bne.n	82e98 <pio_handler_process+0x44>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
   82e6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			i++;
   82e6c:	3401      	adds	r4, #1
			if (i >= MAX_INTERRUPT_SOURCES) {
   82e6e:	2c06      	cmp	r4, #6
   82e70:	d8fb      	bhi.n	82e6a <pio_handler_process+0x16>
		while (status != 0) {
   82e72:	2d00      	cmp	r5, #0
   82e74:	d0f9      	beq.n	82e6a <pio_handler_process+0x16>
			if (gs_interrupt_sources[i].id == ul_id) {
   82e76:	0123      	lsls	r3, r4, #4
   82e78:	4a0a      	ldr	r2, [pc, #40]	; (82ea4 <pio_handler_process+0x50>)
   82e7a:	58d0      	ldr	r0, [r2, r3]
   82e7c:	42b0      	cmp	r0, r6
   82e7e:	d1f5      	bne.n	82e6c <pio_handler_process+0x18>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   82e80:	eb02 1304 	add.w	r3, r2, r4, lsl #4
   82e84:	6859      	ldr	r1, [r3, #4]
   82e86:	4229      	tst	r1, r5
   82e88:	d0f0      	beq.n	82e6c <pio_handler_process+0x18>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   82e8a:	461f      	mov	r7, r3
   82e8c:	68db      	ldr	r3, [r3, #12]
   82e8e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
   82e90:	687b      	ldr	r3, [r7, #4]
   82e92:	ea25 0503 	bic.w	r5, r5, r3
   82e96:	e7e9      	b.n	82e6c <pio_handler_process+0x18>
		i = 0;
   82e98:	2400      	movs	r4, #0
   82e9a:	e7ea      	b.n	82e72 <pio_handler_process+0x1e>
   82e9c:	000849f1 	.word	0x000849f1
   82ea0:	000849f5 	.word	0x000849f5
   82ea4:	20001880 	.word	0x20001880

00082ea8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   82ea8:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   82eaa:	210a      	movs	r1, #10
   82eac:	4801      	ldr	r0, [pc, #4]	; (82eb4 <PIOA_Handler+0xc>)
   82eae:	4b02      	ldr	r3, [pc, #8]	; (82eb8 <PIOA_Handler+0x10>)
   82eb0:	4798      	blx	r3
}
   82eb2:	bd08      	pop	{r3, pc}
   82eb4:	400e0c00 	.word	0x400e0c00
   82eb8:	00082e55 	.word	0x00082e55

00082ebc <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   82ebc:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   82ebe:	210b      	movs	r1, #11
   82ec0:	4801      	ldr	r0, [pc, #4]	; (82ec8 <PIOB_Handler+0xc>)
   82ec2:	4b02      	ldr	r3, [pc, #8]	; (82ecc <PIOB_Handler+0x10>)
   82ec4:	4798      	blx	r3
}
   82ec6:	bd08      	pop	{r3, pc}
   82ec8:	400e0e00 	.word	0x400e0e00
   82ecc:	00082e55 	.word	0x00082e55

00082ed0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   82ed0:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   82ed2:	210c      	movs	r1, #12
   82ed4:	4801      	ldr	r0, [pc, #4]	; (82edc <PIOC_Handler+0xc>)
   82ed6:	4b02      	ldr	r3, [pc, #8]	; (82ee0 <PIOC_Handler+0x10>)
   82ed8:	4798      	blx	r3
}
   82eda:	bd08      	pop	{r3, pc}
   82edc:	400e1000 	.word	0x400e1000
   82ee0:	00082e55 	.word	0x00082e55

00082ee4 <udd_sleep_mode>:
 *
 * \param b_enable   true to authorize idle mode
 */
static void udd_sleep_mode(bool b_idle)
{
	if (!b_idle && udd_b_idle) {
   82ee4:	4603      	mov	r3, r0
   82ee6:	b910      	cbnz	r0, 82eee <udd_sleep_mode+0xa>
   82ee8:	4a19      	ldr	r2, [pc, #100]	; (82f50 <udd_sleep_mode+0x6c>)
   82eea:	7812      	ldrb	r2, [r2, #0]
   82eec:	b932      	cbnz	r2, 82efc <udd_sleep_mode+0x18>
		dbg_print("_S ");
		sleepmgr_unlock_mode(UDPHS_SLEEP_MODE_USB_IDLE);
	}
	if (b_idle && !udd_b_idle) {
   82eee:	b113      	cbz	r3, 82ef6 <udd_sleep_mode+0x12>
   82ef0:	4a17      	ldr	r2, [pc, #92]	; (82f50 <udd_sleep_mode+0x6c>)
   82ef2:	7812      	ldrb	r2, [r2, #0]
   82ef4:	b1ba      	cbz	r2, 82f26 <udd_sleep_mode+0x42>
		sleepmgr_lock_mode(UDPHS_SLEEP_MODE_USB_IDLE);
		dbg_print("_W ");
	}
	udd_b_idle = b_idle;
   82ef6:	4a16      	ldr	r2, [pc, #88]	; (82f50 <udd_sleep_mode+0x6c>)
   82ef8:	7013      	strb	r3, [r2, #0]
}
   82efa:	4770      	bx	lr
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   82efc:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("cpsid i");
   82f00:	b672      	cpsid	i
   82f02:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   82f06:	4a13      	ldr	r2, [pc, #76]	; (82f54 <udd_sleep_mode+0x70>)
   82f08:	2100      	movs	r1, #0
   82f0a:	7011      	strb	r1, [r2, #0]
	Assert(sleepmgr_locks[mode]);

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
   82f0c:	4912      	ldr	r1, [pc, #72]	; (82f58 <udd_sleep_mode+0x74>)
   82f0e:	788a      	ldrb	r2, [r1, #2]
   82f10:	3a01      	subs	r2, #1
   82f12:	708a      	strb	r2, [r1, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   82f14:	2800      	cmp	r0, #0
   82f16:	d1ea      	bne.n	82eee <udd_sleep_mode+0xa>
		cpu_irq_enable();
   82f18:	4a0e      	ldr	r2, [pc, #56]	; (82f54 <udd_sleep_mode+0x70>)
   82f1a:	2101      	movs	r1, #1
   82f1c:	7011      	strb	r1, [r2, #0]
   82f1e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   82f22:	b662      	cpsie	i
	// Leave the critical section
	cpu_irq_restore(flags);
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
   82f24:	e7e3      	b.n	82eee <udd_sleep_mode+0xa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   82f26:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("cpsid i");
   82f2a:	b672      	cpsid	i
   82f2c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   82f30:	4a08      	ldr	r2, [pc, #32]	; (82f54 <udd_sleep_mode+0x70>)
   82f32:	2100      	movs	r1, #0
   82f34:	7011      	strb	r1, [r2, #0]
	++sleepmgr_locks[mode];
   82f36:	4908      	ldr	r1, [pc, #32]	; (82f58 <udd_sleep_mode+0x74>)
   82f38:	788a      	ldrb	r2, [r1, #2]
   82f3a:	3201      	adds	r2, #1
   82f3c:	708a      	strb	r2, [r1, #2]
	if (cpu_irq_is_enabled_flags(flags))
   82f3e:	2800      	cmp	r0, #0
   82f40:	d1d9      	bne.n	82ef6 <udd_sleep_mode+0x12>
		cpu_irq_enable();
   82f42:	4a04      	ldr	r2, [pc, #16]	; (82f54 <udd_sleep_mode+0x70>)
   82f44:	2101      	movs	r1, #1
   82f46:	7011      	strb	r1, [r2, #0]
   82f48:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   82f4c:	b662      	cpsie	i
}
   82f4e:	e7d2      	b.n	82ef6 <udd_sleep_mode+0x12>
   82f50:	200018f1 	.word	0x200018f1
   82f54:	20000354 	.word	0x20000354
   82f58:	2000195c 	.word	0x2000195c

00082f5c <udd_reset_ep_ctrl>:
static void udd_reset_ep_ctrl(void)
{
	irqflags_t flags;

	// Reset USB address to 0
	udd_configure_address(0);
   82f5c:	4b18      	ldr	r3, [pc, #96]	; (82fc0 <udd_reset_ep_ctrl+0x64>)
   82f5e:	681a      	ldr	r2, [r3, #0]
   82f60:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   82f64:	601a      	str	r2, [r3, #0]
	udd_enable_address();
   82f66:	681a      	ldr	r2, [r3, #0]
   82f68:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   82f6c:	601a      	str	r2, [r3, #0]

	// Alloc and configure control endpoint
	udd_configure_endpoint(0,
   82f6e:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
   82f72:	f422 727f 	bic.w	r2, r2, #1020	; 0x3fc
   82f76:	f022 0203 	bic.w	r2, r2, #3
   82f7a:	f042 0243 	orr.w	r2, r2, #67	; 0x43
   82f7e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
			USB_DEVICE_EP_CTRL_SIZE,
			UDPHS_EPTCFG_BK_NUMBER_1 >> UDPHS_EPTCFG_BK_NUMBER_Pos,
			0);

	dbg_print("rst(0:%08x) ", UDPHS->UDPHS_EPT[0].UDPHS_EPTCFG);
	udd_enable_endpoint(0);
   82f82:	2201      	movs	r2, #1
   82f84:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   82f88:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i");
   82f8c:	b672      	cpsid	i
   82f8e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   82f92:	4a0c      	ldr	r2, [pc, #48]	; (82fc4 <udd_reset_ep_ctrl+0x68>)
   82f94:	2000      	movs	r0, #0
   82f96:	7010      	strb	r0, [r2, #0]
	flags = cpu_irq_save();
	udd_enable_setup_received_interrupt(0);
   82f98:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   82f9c:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	udd_enable_out_received_interrupt(0);
   82fa0:	f44f 7200 	mov.w	r2, #512	; 0x200
   82fa4:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	udd_enable_endpoint_interrupt(0);
   82fa8:	691a      	ldr	r2, [r3, #16]
   82faa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   82fae:	611a      	str	r2, [r3, #16]
	if (cpu_irq_is_enabled_flags(flags))
   82fb0:	b929      	cbnz	r1, 82fbe <udd_reset_ep_ctrl+0x62>
		cpu_irq_enable();
   82fb2:	4b04      	ldr	r3, [pc, #16]	; (82fc4 <udd_reset_ep_ctrl+0x68>)
   82fb4:	2201      	movs	r2, #1
   82fb6:	701a      	strb	r2, [r3, #0]
   82fb8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   82fbc:	b662      	cpsie	i
	cpu_irq_restore(flags);
}
   82fbe:	4770      	bx	lr
   82fc0:	400a4000 	.word	0x400a4000
   82fc4:	20000354 	.word	0x20000354

00082fc8 <udd_ctrl_init>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   82fc8:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i");
   82fcc:	b672      	cpsid	i
   82fce:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   82fd2:	4a0e      	ldr	r2, [pc, #56]	; (8300c <udd_ctrl_init+0x44>)
   82fd4:	2100      	movs	r1, #0
   82fd6:	7011      	strb	r1, [r2, #0]
	// In case of abort of IN Data Phase:
	// No need to abort IN transfer (rise TXINI),
	// because it is automatically done by hardware when a Setup packet is received.
	// But the interrupt must be disabled to don't generate interrupt TXINI
	// after SETUP reception.
	udd_disable_in_send_interrupt(0);
   82fd8:	4a0d      	ldr	r2, [pc, #52]	; (83010 <udd_ctrl_init+0x48>)
   82fda:	f44f 6180 	mov.w	r1, #1024	; 0x400
   82fde:	f8c2 1108 	str.w	r1, [r2, #264]	; 0x108
	if (cpu_irq_is_enabled_flags(flags))
   82fe2:	b92b      	cbnz	r3, 82ff0 <udd_ctrl_init+0x28>
		cpu_irq_enable();
   82fe4:	4b09      	ldr	r3, [pc, #36]	; (8300c <udd_ctrl_init+0x44>)
   82fe6:	2201      	movs	r2, #1
   82fe8:	701a      	strb	r2, [r3, #0]
   82fea:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   82fee:	b662      	cpsie	i
	cpu_irq_restore(flags);

	// In case of OUT ZLP event is no processed before Setup event occurs
	udd_ack_out_received(0);
   82ff0:	4b07      	ldr	r3, [pc, #28]	; (83010 <udd_ctrl_init+0x48>)
   82ff2:	f44f 7200 	mov.w	r2, #512	; 0x200
   82ff6:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118

	udd_g_ctrlreq.callback = NULL;
   82ffa:	4a06      	ldr	r2, [pc, #24]	; (83014 <udd_ctrl_init+0x4c>)
   82ffc:	2300      	movs	r3, #0
   82ffe:	6113      	str	r3, [r2, #16]
	udd_g_ctrlreq.over_under_run = NULL;
   83000:	6153      	str	r3, [r2, #20]
	udd_g_ctrlreq.payload_size = 0;
   83002:	8193      	strh	r3, [r2, #12]
	udd_ep_control_state = UDD_EPCTRL_SETUP;
   83004:	4a04      	ldr	r2, [pc, #16]	; (83018 <udd_ctrl_init+0x50>)
   83006:	7013      	strb	r3, [r2, #0]
}
   83008:	4770      	bx	lr
   8300a:	bf00      	nop
   8300c:	20000354 	.word	0x20000354
   83010:	400a4000 	.word	0x400a4000
   83014:	20001928 	.word	0x20001928
   83018:	200018f6 	.word	0x200018f6

0008301c <udd_ctrl_overflow>:
}


static void udd_ctrl_overflow(void)
{
	if (Is_udd_in_send(0))
   8301c:	4b07      	ldr	r3, [pc, #28]	; (8303c <udd_ctrl_overflow+0x20>)
   8301e:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   83022:	f413 6f80 	tst.w	r3, #1024	; 0x400
   83026:	d103      	bne.n	83030 <udd_ctrl_overflow+0x14>
		return; // overflow ignored if IN data is received

	// The case of UDD_EPCTRL_DATA_IN is not managed
	// because the OUT endpoint is already free and OUT ZLP accepted

	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
   83028:	4b05      	ldr	r3, [pc, #20]	; (83040 <udd_ctrl_overflow+0x24>)
   8302a:	781b      	ldrb	r3, [r3, #0]
   8302c:	2b03      	cmp	r3, #3
   8302e:	d000      	beq.n	83032 <udd_ctrl_overflow+0x16>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data
		udd_enable_stall_handshake(0);
	}
}
   83030:	4770      	bx	lr
		udd_enable_stall_handshake(0);
   83032:	4b02      	ldr	r3, [pc, #8]	; (8303c <udd_ctrl_overflow+0x20>)
   83034:	2220      	movs	r2, #32
   83036:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
   8303a:	e7f9      	b.n	83030 <udd_ctrl_overflow+0x14>
   8303c:	400a4000 	.word	0x400a4000
   83040:	200018f6 	.word	0x200018f6

00083044 <udd_ctrl_stall_data>:


static void udd_ctrl_stall_data(void)
{
	// Stall all packets on IN & OUT control endpoint
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
   83044:	4b03      	ldr	r3, [pc, #12]	; (83054 <udd_ctrl_stall_data+0x10>)
   83046:	2205      	movs	r2, #5
   83048:	701a      	strb	r2, [r3, #0]
	udd_enable_stall_handshake(0);
   8304a:	4b03      	ldr	r3, [pc, #12]	; (83058 <udd_ctrl_stall_data+0x14>)
   8304c:	2220      	movs	r2, #32
   8304e:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
}
   83052:	4770      	bx	lr
   83054:	200018f6 	.word	0x200018f6
   83058:	400a4000 	.word	0x400a4000

0008305c <udd_ctrl_send_zlp_in>:

static void udd_ctrl_send_zlp_in(void)
{
	irqflags_t flags;

	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
   8305c:	4b11      	ldr	r3, [pc, #68]	; (830a4 <udd_ctrl_send_zlp_in+0x48>)
   8305e:	2203      	movs	r2, #3
   83060:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   83062:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i");
   83066:	b672      	cpsid	i
   83068:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   8306c:	4b0e      	ldr	r3, [pc, #56]	; (830a8 <udd_ctrl_send_zlp_in+0x4c>)
   8306e:	2200      	movs	r2, #0
   83070:	701a      	strb	r2, [r3, #0]

	// Validate and send empty IN packet on control endpoint
	flags = cpu_irq_save();
	// Send ZLP on IN endpoint
	udd_ack_in_send(0);
   83072:	4b0e      	ldr	r3, [pc, #56]	; (830ac <udd_ctrl_send_zlp_in+0x50>)
   83074:	f44f 6280 	mov.w	r2, #1024	; 0x400
   83078:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	udd_raise_tx_pkt_ready(0);
   8307c:	f44f 6000 	mov.w	r0, #2048	; 0x800
   83080:	f8c3 0114 	str.w	r0, [r3, #276]	; 0x114
	udd_enable_in_send_interrupt(0);
   83084:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	// To detect a protocol error, enable nak interrupt on data OUT phase
	udd_ack_nak_out(0);
   83088:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8308c:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	udd_enable_nak_out_interrupt(0);
   83090:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	if (cpu_irq_is_enabled_flags(flags))
   83094:	b929      	cbnz	r1, 830a2 <udd_ctrl_send_zlp_in+0x46>
		cpu_irq_enable();
   83096:	4b04      	ldr	r3, [pc, #16]	; (830a8 <udd_ctrl_send_zlp_in+0x4c>)
   83098:	2201      	movs	r2, #1
   8309a:	701a      	strb	r2, [r3, #0]
   8309c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   830a0:	b662      	cpsie	i
	cpu_irq_restore(flags);
}
   830a2:	4770      	bx	lr
   830a4:	200018f6 	.word	0x200018f6
   830a8:	20000354 	.word	0x20000354
   830ac:	400a4000 	.word	0x400a4000

000830b0 <udd_ctrl_underflow>:
{
   830b0:	b508      	push	{r3, lr}
	if (Is_udd_out_received(0))
   830b2:	4b0a      	ldr	r3, [pc, #40]	; (830dc <udd_ctrl_underflow+0x2c>)
   830b4:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   830b8:	f413 7f00 	tst.w	r3, #512	; 0x200
   830bc:	d105      	bne.n	830ca <udd_ctrl_underflow+0x1a>
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
   830be:	4b08      	ldr	r3, [pc, #32]	; (830e0 <udd_ctrl_underflow+0x30>)
   830c0:	781b      	ldrb	r3, [r3, #0]
   830c2:	2b01      	cmp	r3, #1
   830c4:	d002      	beq.n	830cc <udd_ctrl_underflow+0x1c>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
   830c6:	2b04      	cmp	r3, #4
   830c8:	d003      	beq.n	830d2 <udd_ctrl_underflow+0x22>
}
   830ca:	bd08      	pop	{r3, pc}
		udd_ctrl_send_zlp_in();
   830cc:	4b05      	ldr	r3, [pc, #20]	; (830e4 <udd_ctrl_underflow+0x34>)
   830ce:	4798      	blx	r3
   830d0:	e7fb      	b.n	830ca <udd_ctrl_underflow+0x1a>
		udd_enable_stall_handshake(0);
   830d2:	4b02      	ldr	r3, [pc, #8]	; (830dc <udd_ctrl_underflow+0x2c>)
   830d4:	2220      	movs	r2, #32
   830d6:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
   830da:	e7f6      	b.n	830ca <udd_ctrl_underflow+0x1a>
   830dc:	400a4000 	.word	0x400a4000
   830e0:	200018f6 	.word	0x200018f6
   830e4:	0008305d 	.word	0x0008305d

000830e8 <udd_ctrl_send_zlp_out>:

static void udd_ctrl_send_zlp_out(void)
{
	irqflags_t flags;

	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
   830e8:	4b0c      	ldr	r3, [pc, #48]	; (8311c <udd_ctrl_send_zlp_out+0x34>)
   830ea:	2204      	movs	r2, #4
   830ec:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   830ee:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i");
   830f2:	b672      	cpsid	i
   830f4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   830f8:	4b09      	ldr	r3, [pc, #36]	; (83120 <udd_ctrl_send_zlp_out+0x38>)
   830fa:	2200      	movs	r2, #0
   830fc:	701a      	strb	r2, [r3, #0]
	// No action is necessary to accept OUT ZLP
	// because the buffer of control endpoint is already free

	// To detect a protocol error, enable nak interrupt on data IN phase
	flags = cpu_irq_save();
	udd_ack_nak_in(0);
   830fe:	4b09      	ldr	r3, [pc, #36]	; (83124 <udd_ctrl_send_zlp_out+0x3c>)
   83100:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   83104:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	udd_enable_nak_in_interrupt(0);
   83108:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	if (cpu_irq_is_enabled_flags(flags))
   8310c:	b929      	cbnz	r1, 8311a <udd_ctrl_send_zlp_out+0x32>
		cpu_irq_enable();
   8310e:	4b04      	ldr	r3, [pc, #16]	; (83120 <udd_ctrl_send_zlp_out+0x38>)
   83110:	2201      	movs	r2, #1
   83112:	701a      	strb	r2, [r3, #0]
   83114:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   83118:	b662      	cpsie	i
	cpu_irq_restore(flags);
}
   8311a:	4770      	bx	lr
   8311c:	200018f6 	.word	0x200018f6
   83120:	20000354 	.word	0x20000354
   83124:	400a4000 	.word	0x400a4000

00083128 <udd_ctrl_endofrequest>:


static void udd_ctrl_endofrequest(void)
{
   83128:	b508      	push	{r3, lr}
	// If a callback is registered then call it
	if (udd_g_ctrlreq.callback) {
   8312a:	4b02      	ldr	r3, [pc, #8]	; (83134 <udd_ctrl_endofrequest+0xc>)
   8312c:	691b      	ldr	r3, [r3, #16]
   8312e:	b103      	cbz	r3, 83132 <udd_ctrl_endofrequest+0xa>
		udd_g_ctrlreq.callback();
   83130:	4798      	blx	r3
	}
}
   83132:	bd08      	pop	{r3, pc}
   83134:	20001928 	.word	0x20001928

00083138 <udd_ctrl_in_sent>:
{
   83138:	b538      	push	{r3, r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   8313a:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i");
   8313e:	b672      	cpsid	i
   83140:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   83144:	4a41      	ldr	r2, [pc, #260]	; (8324c <udd_ctrl_in_sent+0x114>)
   83146:	2100      	movs	r1, #0
   83148:	7011      	strb	r1, [r2, #0]
	udd_disable_in_send_interrupt(0);
   8314a:	4a41      	ldr	r2, [pc, #260]	; (83250 <udd_ctrl_in_sent+0x118>)
   8314c:	f44f 6180 	mov.w	r1, #1024	; 0x400
   83150:	f8c2 1108 	str.w	r1, [r2, #264]	; 0x108
	if (cpu_irq_is_enabled_flags(flags))
   83154:	b92b      	cbnz	r3, 83162 <udd_ctrl_in_sent+0x2a>
		cpu_irq_enable();
   83156:	4b3d      	ldr	r3, [pc, #244]	; (8324c <udd_ctrl_in_sent+0x114>)
   83158:	2201      	movs	r2, #1
   8315a:	701a      	strb	r2, [r3, #0]
   8315c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   83160:	b662      	cpsie	i
	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
   83162:	4b3c      	ldr	r3, [pc, #240]	; (83254 <udd_ctrl_in_sent+0x11c>)
   83164:	781b      	ldrb	r3, [r3, #0]
   83166:	2b03      	cmp	r3, #3
   83168:	d038      	beq.n	831dc <udd_ctrl_in_sent+0xa4>
	nb_remain = udd_g_ctrlreq.payload_size - udd_ctrl_payload_buf_cnt;
   8316a:	4b3b      	ldr	r3, [pc, #236]	; (83258 <udd_ctrl_in_sent+0x120>)
   8316c:	899c      	ldrh	r4, [r3, #12]
   8316e:	4b3b      	ldr	r3, [pc, #236]	; (8325c <udd_ctrl_in_sent+0x124>)
   83170:	881b      	ldrh	r3, [r3, #0]
   83172:	1ae4      	subs	r4, r4, r3
   83174:	b2a4      	uxth	r4, r4
	if (0 == nb_remain) {
   83176:	b9ac      	cbnz	r4, 831a4 <udd_ctrl_in_sent+0x6c>
		udd_ctrl_prev_payload_buf_cnt += udd_ctrl_payload_buf_cnt;
   83178:	4a39      	ldr	r2, [pc, #228]	; (83260 <udd_ctrl_in_sent+0x128>)
   8317a:	8811      	ldrh	r1, [r2, #0]
   8317c:	440b      	add	r3, r1
   8317e:	b29b      	uxth	r3, r3
   83180:	8013      	strh	r3, [r2, #0]
		if ((udd_g_ctrlreq.req.wLength == udd_ctrl_prev_payload_buf_cnt)
   83182:	4a35      	ldr	r2, [pc, #212]	; (83258 <udd_ctrl_in_sent+0x120>)
   83184:	88d2      	ldrh	r2, [r2, #6]
   83186:	4293      	cmp	r3, r2
   83188:	d02d      	beq.n	831e6 <udd_ctrl_in_sent+0xae>
				|| b_shortpacket) {
   8318a:	4b36      	ldr	r3, [pc, #216]	; (83264 <udd_ctrl_in_sent+0x12c>)
   8318c:	781b      	ldrb	r3, [r3, #0]
   8318e:	bb53      	cbnz	r3, 831e6 <udd_ctrl_in_sent+0xae>
		if ((!udd_g_ctrlreq.over_under_run)
   83190:	4b31      	ldr	r3, [pc, #196]	; (83258 <udd_ctrl_in_sent+0x120>)
   83192:	695b      	ldr	r3, [r3, #20]
   83194:	b133      	cbz	r3, 831a4 <udd_ctrl_in_sent+0x6c>
				|| (!udd_g_ctrlreq.over_under_run())) {
   83196:	4798      	blx	r3
   83198:	b120      	cbz	r0, 831a4 <udd_ctrl_in_sent+0x6c>
			udd_ctrl_payload_buf_cnt = 0;
   8319a:	4b30      	ldr	r3, [pc, #192]	; (8325c <udd_ctrl_in_sent+0x124>)
   8319c:	2200      	movs	r2, #0
   8319e:	801a      	strh	r2, [r3, #0]
			nb_remain = udd_g_ctrlreq.payload_size;
   831a0:	4b2d      	ldr	r3, [pc, #180]	; (83258 <udd_ctrl_in_sent+0x120>)
   831a2:	899c      	ldrh	r4, [r3, #12]
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
   831a4:	2c3f      	cmp	r4, #63	; 0x3f
   831a6:	d921      	bls.n	831ec <udd_ctrl_in_sent+0xb4>
		b_shortpacket = false;
   831a8:	4b2e      	ldr	r3, [pc, #184]	; (83264 <udd_ctrl_in_sent+0x12c>)
   831aa:	2200      	movs	r2, #0
   831ac:	701a      	strb	r2, [r3, #0]
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
   831ae:	2440      	movs	r4, #64	; 0x40
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
   831b0:	4b29      	ldr	r3, [pc, #164]	; (83258 <udd_ctrl_in_sent+0x120>)
   831b2:	689b      	ldr	r3, [r3, #8]
   831b4:	4a29      	ldr	r2, [pc, #164]	; (8325c <udd_ctrl_in_sent+0x124>)
   831b6:	8812      	ldrh	r2, [r2, #0]
   831b8:	4413      	add	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   831ba:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i");
   831be:	b672      	cpsid	i
   831c0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   831c4:	4a21      	ldr	r2, [pc, #132]	; (8324c <udd_ctrl_in_sent+0x114>)
   831c6:	2100      	movs	r1, #0
   831c8:	7011      	strb	r1, [r2, #0]
	if (Is_udd_out_received(0)) {
   831ca:	4a21      	ldr	r2, [pc, #132]	; (83250 <udd_ctrl_in_sent+0x118>)
   831cc:	f8d2 211c 	ldr.w	r2, [r2, #284]	; 0x11c
   831d0:	f412 7f00 	tst.w	r2, #512	; 0x200
   831d4:	d10e      	bne.n	831f4 <udd_ctrl_in_sent+0xbc>
	ptr_dest = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
   831d6:	4a24      	ldr	r2, [pc, #144]	; (83268 <udd_ctrl_in_sent+0x130>)
	for (i = 0; i < nb_remain; i++) {
   831d8:	2100      	movs	r1, #0
   831da:	e01c      	b.n	83216 <udd_ctrl_in_sent+0xde>
		udd_ctrl_endofrequest();
   831dc:	4b23      	ldr	r3, [pc, #140]	; (8326c <udd_ctrl_in_sent+0x134>)
   831de:	4798      	blx	r3
		udd_ctrl_init();
   831e0:	4b23      	ldr	r3, [pc, #140]	; (83270 <udd_ctrl_in_sent+0x138>)
   831e2:	4798      	blx	r3
		return;
   831e4:	e010      	b.n	83208 <udd_ctrl_in_sent+0xd0>
			udd_ctrl_send_zlp_out();
   831e6:	4b23      	ldr	r3, [pc, #140]	; (83274 <udd_ctrl_in_sent+0x13c>)
   831e8:	4798      	blx	r3
			return;
   831ea:	e00d      	b.n	83208 <udd_ctrl_in_sent+0xd0>
		b_shortpacket = true;
   831ec:	4b1d      	ldr	r3, [pc, #116]	; (83264 <udd_ctrl_in_sent+0x12c>)
   831ee:	2201      	movs	r2, #1
   831f0:	701a      	strb	r2, [r3, #0]
   831f2:	e7dd      	b.n	831b0 <udd_ctrl_in_sent+0x78>
	if (cpu_irq_is_enabled_flags(flags))
   831f4:	b92d      	cbnz	r5, 83202 <udd_ctrl_in_sent+0xca>
		cpu_irq_enable();
   831f6:	4b15      	ldr	r3, [pc, #84]	; (8324c <udd_ctrl_in_sent+0x114>)
   831f8:	2201      	movs	r2, #1
   831fa:	701a      	strb	r2, [r3, #0]
   831fc:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   83200:	b662      	cpsie	i
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
   83202:	4b14      	ldr	r3, [pc, #80]	; (83254 <udd_ctrl_in_sent+0x11c>)
   83204:	2204      	movs	r2, #4
   83206:	701a      	strb	r2, [r3, #0]
}
   83208:	bd38      	pop	{r3, r4, r5, pc}
		*ptr_dest++ = *ptr_src++;
   8320a:	f813 0b01 	ldrb.w	r0, [r3], #1
   8320e:	f802 0b01 	strb.w	r0, [r2], #1
	for (i = 0; i < nb_remain; i++) {
   83212:	3101      	adds	r1, #1
   83214:	b2c9      	uxtb	r1, r1
   83216:	b288      	uxth	r0, r1
   83218:	42a0      	cmp	r0, r4
   8321a:	d3f6      	bcc.n	8320a <udd_ctrl_in_sent+0xd2>
	udd_ctrl_payload_buf_cnt += nb_remain;
   8321c:	4b0f      	ldr	r3, [pc, #60]	; (8325c <udd_ctrl_in_sent+0x124>)
   8321e:	881a      	ldrh	r2, [r3, #0]
   83220:	4414      	add	r4, r2
   83222:	801c      	strh	r4, [r3, #0]
	udd_ack_in_send(0);
   83224:	4b0a      	ldr	r3, [pc, #40]	; (83250 <udd_ctrl_in_sent+0x118>)
   83226:	f44f 6280 	mov.w	r2, #1024	; 0x400
   8322a:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	udd_raise_tx_pkt_ready(0);
   8322e:	f44f 6100 	mov.w	r1, #2048	; 0x800
   83232:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
	udd_enable_in_send_interrupt(0);
   83236:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	if (cpu_irq_is_enabled_flags(flags))
   8323a:	2d00      	cmp	r5, #0
   8323c:	d1e4      	bne.n	83208 <udd_ctrl_in_sent+0xd0>
		cpu_irq_enable();
   8323e:	4b03      	ldr	r3, [pc, #12]	; (8324c <udd_ctrl_in_sent+0x114>)
   83240:	2201      	movs	r2, #1
   83242:	701a      	strb	r2, [r3, #0]
   83244:	f3bf 8f5f 	dmb	sy
   83248:	b662      	cpsie	i
}
   8324a:	e7dd      	b.n	83208 <udd_ctrl_in_sent+0xd0>
   8324c:	20000354 	.word	0x20000354
   83250:	400a4000 	.word	0x400a4000
   83254:	200018f6 	.word	0x200018f6
   83258:	20001928 	.word	0x20001928
   8325c:	200018f2 	.word	0x200018f2
   83260:	200018f4 	.word	0x200018f4
   83264:	200018f0 	.word	0x200018f0
   83268:	20180000 	.word	0x20180000
   8326c:	00083129 	.word	0x00083129
   83270:	00082fc9 	.word	0x00082fc9
   83274:	000830e9 	.word	0x000830e9

00083278 <udd_ctrl_out_received>:
{
   83278:	b508      	push	{r3, lr}
	if (UDD_EPCTRL_DATA_OUT != udd_ep_control_state) {
   8327a:	4b4b      	ldr	r3, [pc, #300]	; (833a8 <udd_ctrl_out_received+0x130>)
   8327c:	781b      	ldrb	r3, [r3, #0]
   8327e:	2b01      	cmp	r3, #1
   83280:	d00b      	beq.n	8329a <udd_ctrl_out_received+0x22>
		if ((UDD_EPCTRL_DATA_IN == udd_ep_control_state)
   83282:	2b02      	cmp	r3, #2
   83284:	d001      	beq.n	8328a <udd_ctrl_out_received+0x12>
				|| (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP ==
   83286:	2b04      	cmp	r3, #4
   83288:	d104      	bne.n	83294 <udd_ctrl_out_received+0x1c>
			udd_ctrl_endofrequest();
   8328a:	4b48      	ldr	r3, [pc, #288]	; (833ac <udd_ctrl_out_received+0x134>)
   8328c:	4798      	blx	r3
		udd_ctrl_init();
   8328e:	4b48      	ldr	r3, [pc, #288]	; (833b0 <udd_ctrl_out_received+0x138>)
   83290:	4798      	blx	r3
}
   83292:	bd08      	pop	{r3, pc}
			udd_ctrl_stall_data();
   83294:	4b47      	ldr	r3, [pc, #284]	; (833b4 <udd_ctrl_out_received+0x13c>)
   83296:	4798      	blx	r3
   83298:	e7f9      	b.n	8328e <udd_ctrl_out_received+0x16>
	nb_data = udd_byte_count(0);
   8329a:	4b47      	ldr	r3, [pc, #284]	; (833b8 <udd_ctrl_out_received+0x140>)
   8329c:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   832a0:	f3c3 5c0a 	ubfx	ip, r3, #20, #11
	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_buf_cnt + nb_data)) {
   832a4:	4b45      	ldr	r3, [pc, #276]	; (833bc <udd_ctrl_out_received+0x144>)
   832a6:	899b      	ldrh	r3, [r3, #12]
   832a8:	4a45      	ldr	r2, [pc, #276]	; (833c0 <udd_ctrl_out_received+0x148>)
   832aa:	f8b2 e000 	ldrh.w	lr, [r2]
   832ae:	eb0e 020c 	add.w	r2, lr, ip
   832b2:	4293      	cmp	r3, r2
   832b4:	da03      	bge.n	832be <udd_ctrl_out_received+0x46>
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_buf_cnt;
   832b6:	eba3 030e 	sub.w	r3, r3, lr
   832ba:	fa1f fc83 	uxth.w	ip, r3
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
   832be:	4b3f      	ldr	r3, [pc, #252]	; (833bc <udd_ctrl_out_received+0x144>)
   832c0:	689b      	ldr	r3, [r3, #8]
   832c2:	4473      	add	r3, lr
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
   832c4:	4a3f      	ldr	r2, [pc, #252]	; (833c4 <udd_ctrl_out_received+0x14c>)
	for (i = 0; i < nb_data; i++) {
   832c6:	2100      	movs	r1, #0
   832c8:	e005      	b.n	832d6 <udd_ctrl_out_received+0x5e>
		*ptr_dest++ = *ptr_src++;
   832ca:	f812 0b01 	ldrb.w	r0, [r2], #1
   832ce:	f803 0b01 	strb.w	r0, [r3], #1
	for (i = 0; i < nb_data; i++) {
   832d2:	3101      	adds	r1, #1
   832d4:	b2c9      	uxtb	r1, r1
   832d6:	b288      	uxth	r0, r1
   832d8:	4560      	cmp	r0, ip
   832da:	d3f6      	bcc.n	832ca <udd_ctrl_out_received+0x52>
	udd_ctrl_payload_buf_cnt += nb_data;
   832dc:	44e6      	add	lr, ip
   832de:	fa1f fe8e 	uxth.w	lr, lr
   832e2:	4b37      	ldr	r3, [pc, #220]	; (833c0 <udd_ctrl_out_received+0x148>)
   832e4:	f8a3 e000 	strh.w	lr, [r3]
	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data)
   832e8:	f1bc 0f40 	cmp.w	ip, #64	; 0x40
   832ec:	d00e      	beq.n	8330c <udd_ctrl_out_received+0x94>
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_buf_cnt;
   832ee:	4b33      	ldr	r3, [pc, #204]	; (833bc <udd_ctrl_out_received+0x144>)
   832f0:	f8a3 e00c 	strh.w	lr, [r3, #12]
		if (NULL != udd_g_ctrlreq.over_under_run) {
   832f4:	695b      	ldr	r3, [r3, #20]
   832f6:	b10b      	cbz	r3, 832fc <udd_ctrl_out_received+0x84>
			if (!udd_g_ctrlreq.over_under_run()) {
   832f8:	4798      	blx	r3
   832fa:	b378      	cbz	r0, 8335c <udd_ctrl_out_received+0xe4>
		udd_ack_out_received(0);
   832fc:	4b2e      	ldr	r3, [pc, #184]	; (833b8 <udd_ctrl_out_received+0x140>)
   832fe:	f44f 7200 	mov.w	r2, #512	; 0x200
   83302:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		udd_ctrl_send_zlp_in();
   83306:	4b30      	ldr	r3, [pc, #192]	; (833c8 <udd_ctrl_out_received+0x150>)
   83308:	4798      	blx	r3
		return;
   8330a:	e7c2      	b.n	83292 <udd_ctrl_out_received+0x1a>
			|| (udd_g_ctrlreq.req.wLength <=
   8330c:	4b2b      	ldr	r3, [pc, #172]	; (833bc <udd_ctrl_out_received+0x144>)
   8330e:	88da      	ldrh	r2, [r3, #6]
			(udd_ctrl_prev_payload_buf_cnt +
   83310:	4b2e      	ldr	r3, [pc, #184]	; (833cc <udd_ctrl_out_received+0x154>)
   83312:	881b      	ldrh	r3, [r3, #0]
   83314:	4473      	add	r3, lr
			|| (udd_g_ctrlreq.req.wLength <=
   83316:	429a      	cmp	r2, r3
   83318:	dde9      	ble.n	832ee <udd_ctrl_out_received+0x76>
	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_buf_cnt) {
   8331a:	4b28      	ldr	r3, [pc, #160]	; (833bc <udd_ctrl_out_received+0x144>)
   8331c:	899b      	ldrh	r3, [r3, #12]
   8331e:	459e      	cmp	lr, r3
   83320:	d024      	beq.n	8336c <udd_ctrl_out_received+0xf4>
	udd_ack_out_received(0);
   83322:	4b25      	ldr	r3, [pc, #148]	; (833b8 <udd_ctrl_out_received+0x140>)
   83324:	f44f 7200 	mov.w	r2, #512	; 0x200
   83328:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	udd_ack_nak_in(0);
   8332c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   83330:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   83334:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i");
   83338:	b672      	cpsid	i
   8333a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   8333e:	4824      	ldr	r0, [pc, #144]	; (833d0 <udd_ctrl_out_received+0x158>)
   83340:	f04f 0c00 	mov.w	ip, #0
   83344:	f880 c000 	strb.w	ip, [r0]
	udd_enable_nak_in_interrupt(0);
   83348:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	if (cpu_irq_is_enabled_flags(flags))
   8334c:	2900      	cmp	r1, #0
   8334e:	d1a0      	bne.n	83292 <udd_ctrl_out_received+0x1a>
		cpu_irq_enable();
   83350:	2201      	movs	r2, #1
   83352:	7002      	strb	r2, [r0, #0]
   83354:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   83358:	b662      	cpsie	i
}
   8335a:	e79a      	b.n	83292 <udd_ctrl_out_received+0x1a>
				udd_ctrl_stall_data();
   8335c:	4b15      	ldr	r3, [pc, #84]	; (833b4 <udd_ctrl_out_received+0x13c>)
   8335e:	4798      	blx	r3
				udd_ack_out_received(0);
   83360:	4b15      	ldr	r3, [pc, #84]	; (833b8 <udd_ctrl_out_received+0x140>)
   83362:	f44f 7200 	mov.w	r2, #512	; 0x200
   83366:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
				return;
   8336a:	e792      	b.n	83292 <udd_ctrl_out_received+0x1a>
		if (!udd_g_ctrlreq.over_under_run) {
   8336c:	4b13      	ldr	r3, [pc, #76]	; (833bc <udd_ctrl_out_received+0x144>)
   8336e:	695b      	ldr	r3, [r3, #20]
   83370:	b153      	cbz	r3, 83388 <udd_ctrl_out_received+0x110>
		if (!udd_g_ctrlreq.over_under_run()) {
   83372:	4798      	blx	r3
   83374:	b180      	cbz	r0, 83398 <udd_ctrl_out_received+0x120>
		udd_ctrl_prev_payload_buf_cnt += udd_ctrl_payload_buf_cnt;
   83376:	4915      	ldr	r1, [pc, #84]	; (833cc <udd_ctrl_out_received+0x154>)
   83378:	4a11      	ldr	r2, [pc, #68]	; (833c0 <udd_ctrl_out_received+0x148>)
   8337a:	880b      	ldrh	r3, [r1, #0]
   8337c:	8810      	ldrh	r0, [r2, #0]
   8337e:	4403      	add	r3, r0
   83380:	800b      	strh	r3, [r1, #0]
		udd_ctrl_payload_buf_cnt = 0;
   83382:	2300      	movs	r3, #0
   83384:	8013      	strh	r3, [r2, #0]
   83386:	e7cc      	b.n	83322 <udd_ctrl_out_received+0xaa>
			udd_ctrl_stall_data();
   83388:	4b0a      	ldr	r3, [pc, #40]	; (833b4 <udd_ctrl_out_received+0x13c>)
   8338a:	4798      	blx	r3
			udd_ack_out_received(0);
   8338c:	4b0a      	ldr	r3, [pc, #40]	; (833b8 <udd_ctrl_out_received+0x140>)
   8338e:	f44f 7200 	mov.w	r2, #512	; 0x200
   83392:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
			return;
   83396:	e77c      	b.n	83292 <udd_ctrl_out_received+0x1a>
			udd_ctrl_stall_data();
   83398:	4b06      	ldr	r3, [pc, #24]	; (833b4 <udd_ctrl_out_received+0x13c>)
   8339a:	4798      	blx	r3
			udd_ack_out_received(0);
   8339c:	4b06      	ldr	r3, [pc, #24]	; (833b8 <udd_ctrl_out_received+0x140>)
   8339e:	f44f 7200 	mov.w	r2, #512	; 0x200
   833a2:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
			return;
   833a6:	e774      	b.n	83292 <udd_ctrl_out_received+0x1a>
   833a8:	200018f6 	.word	0x200018f6
   833ac:	00083129 	.word	0x00083129
   833b0:	00082fc9 	.word	0x00082fc9
   833b4:	00083045 	.word	0x00083045
   833b8:	400a4000 	.word	0x400a4000
   833bc:	20001928 	.word	0x20001928
   833c0:	200018f2 	.word	0x200018f2
   833c4:	20180000 	.word	0x20180000
   833c8:	0008305d 	.word	0x0008305d
   833cc:	200018f4 	.word	0x200018f4
   833d0:	20000354 	.word	0x20000354

000833d4 <udd_ep_job_table_reset>:
#if (0!=USB_DEVICE_MAX_EP)

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
   833d4:	2300      	movs	r3, #0
   833d6:	e012      	b.n	833fe <udd_ep_job_table_reset+0x2a>
		udd_ep_job[i].busy = false;
   833d8:	4a0a      	ldr	r2, [pc, #40]	; (83404 <udd_ep_job_table_reset+0x30>)
   833da:	eb03 0043 	add.w	r0, r3, r3, lsl #1
   833de:	00c1      	lsls	r1, r0, #3
   833e0:	4411      	add	r1, r2
   833e2:	7d08      	ldrb	r0, [r1, #20]
   833e4:	f36f 0000 	bfc	r0, #0, #1
   833e8:	7508      	strb	r0, [r1, #20]
		udd_ep_job[i].stall_requested = false;
   833ea:	eb03 0043 	add.w	r0, r3, r3, lsl #1
   833ee:	00c1      	lsls	r1, r0, #3
   833f0:	440a      	add	r2, r1
   833f2:	7d11      	ldrb	r1, [r2, #20]
   833f4:	f36f 0182 	bfc	r1, #2, #1
   833f8:	7511      	strb	r1, [r2, #20]
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
   833fa:	3301      	adds	r3, #1
   833fc:	b2db      	uxtb	r3, r3
   833fe:	2b01      	cmp	r3, #1
   83400:	d9ea      	bls.n	833d8 <udd_ep_job_table_reset+0x4>
	}
}
   83402:	4770      	bx	lr
   83404:	200018f8 	.word	0x200018f8

00083408 <udd_ep_finish_job>:
	udd_ep_finish_job(&udd_ep_job[ep - 1], true, ep);
}


static void udd_ep_finish_job(udd_ep_job_t * ptr_job, bool b_abort, uint8_t ep_num)
{
   83408:	b538      	push	{r3, r4, r5, lr}
   8340a:	4603      	mov	r3, r0
   8340c:	4608      	mov	r0, r1
	if (ptr_job->busy == false) {
   8340e:	7d19      	ldrb	r1, [r3, #20]
   83410:	f011 0f01 	tst.w	r1, #1
   83414:	d011      	beq.n	8343a <udd_ep_finish_job+0x32>
		return; // No on-going job
	}
	ptr_job->busy = false;
   83416:	7d19      	ldrb	r1, [r3, #20]
   83418:	f36f 0100 	bfc	r1, #0, #1
   8341c:	7519      	strb	r1, [r3, #20]
	dbg_print("JobE%d ", b_abort);
	if (NULL == ptr_job->call_trans) {
   8341e:	681c      	ldr	r4, [r3, #0]
   83420:	b15c      	cbz	r4, 8343a <udd_ep_finish_job+0x32>
		return; // No callback linked to job
	}
	if (Is_udd_endpoint_in(ep_num)) {
   83422:	f102 0108 	add.w	r1, r2, #8
   83426:	0149      	lsls	r1, r1, #5
   83428:	4d04      	ldr	r5, [pc, #16]	; (8343c <udd_ep_finish_job+0x34>)
   8342a:	5869      	ldr	r1, [r5, r1]
   8342c:	f011 0f08 	tst.w	r1, #8
   83430:	d001      	beq.n	83436 <udd_ep_finish_job+0x2e>
		ep_num |= USB_EP_DIR_IN;
   83432:	f042 0280 	orr.w	r2, r2, #128	; 0x80
	}
	ptr_job->call_trans((b_abort) ? UDD_EP_TRANSFER_ABORT :
   83436:	6899      	ldr	r1, [r3, #8]
   83438:	47a0      	blx	r4
			UDD_EP_TRANSFER_OK, ptr_job->buf_size, ep_num);
}
   8343a:	bd38      	pop	{r3, r4, r5, pc}
   8343c:	400a4000 	.word	0x400a4000

00083440 <udd_ep_job_table_kill>:
{
   83440:	b510      	push	{r4, lr}
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
   83442:	2400      	movs	r4, #0
   83444:	e00b      	b.n	8345e <udd_ep_job_table_kill+0x1e>
		udd_ep_finish_job(&udd_ep_job[i], true, i + 1);
   83446:	4623      	mov	r3, r4
   83448:	3401      	adds	r4, #1
   8344a:	b2e4      	uxtb	r4, r4
   8344c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   83450:	00d8      	lsls	r0, r3, #3
   83452:	4622      	mov	r2, r4
   83454:	2101      	movs	r1, #1
   83456:	4b03      	ldr	r3, [pc, #12]	; (83464 <udd_ep_job_table_kill+0x24>)
   83458:	4418      	add	r0, r3
   8345a:	4b03      	ldr	r3, [pc, #12]	; (83468 <udd_ep_job_table_kill+0x28>)
   8345c:	4798      	blx	r3
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
   8345e:	2c01      	cmp	r4, #1
   83460:	d9f1      	bls.n	83446 <udd_ep_job_table_kill+0x6>
}
   83462:	bd10      	pop	{r4, pc}
   83464:	200018f8 	.word	0x200018f8
   83468:	00083409 	.word	0x00083409

0008346c <udd_ep_abort_job>:
{
   8346c:	b508      	push	{r3, lr}
	ep &= USB_EP_ADDR_MASK;
   8346e:	f000 020f 	and.w	r2, r0, #15
	udd_ep_finish_job(&udd_ep_job[ep - 1], true, ep);
   83472:	1e50      	subs	r0, r2, #1
   83474:	eb00 0040 	add.w	r0, r0, r0, lsl #1
   83478:	2101      	movs	r1, #1
   8347a:	4b03      	ldr	r3, [pc, #12]	; (83488 <udd_ep_abort_job+0x1c>)
   8347c:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
   83480:	4b02      	ldr	r3, [pc, #8]	; (8348c <udd_ep_abort_job+0x20>)
   83482:	4798      	blx	r3
}
   83484:	bd08      	pop	{r3, pc}
   83486:	bf00      	nop
   83488:	200018f8 	.word	0x200018f8
   8348c:	00083409 	.word	0x00083409

00083490 <udd_ep_trans_done>:

static void udd_ep_trans_done(udd_ep_id_t ep)
{
   83490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83492:	4602      	mov	r2, r0
	udd_ep_job_t *ptr_job;
	iram_size_t next_trans;
	irqflags_t flags;

	// Get job corresponding at endpoint
	ptr_job = &udd_ep_job[ep - 1];
   83494:	1e43      	subs	r3, r0, #1
   83496:	eb03 0143 	add.w	r1, r3, r3, lsl #1
   8349a:	4859      	ldr	r0, [pc, #356]	; (83600 <udd_ep_trans_done+0x170>)
   8349c:	eb00 00c1 	add.w	r0, r0, r1, lsl #3

	if (!ptr_job->busy) {
   834a0:	7d01      	ldrb	r1, [r0, #20]
   834a2:	f011 0f01 	tst.w	r1, #1
   834a6:	d075      	beq.n	83594 <udd_ep_trans_done+0x104>
		return; // No job is running, then ignore it (system error)
	}

	if (ptr_job->buf_cnt != ptr_job->buf_size) {
   834a8:	68c4      	ldr	r4, [r0, #12]
   834aa:	6881      	ldr	r1, [r0, #8]
   834ac:	428c      	cmp	r4, r1
   834ae:	d05d      	beq.n	8356c <udd_ep_trans_done+0xdc>
		// Need to send or receive other data
		next_trans = ptr_job->buf_size - ptr_job->buf_cnt;
   834b0:	1b09      	subs	r1, r1, r4

		if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
   834b2:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
   834b6:	d802      	bhi.n	834be <udd_ep_trans_done+0x2e>
			next_trans = UDD_ENDPOINT_MAX_TRANS;

			// Set 0 to transfer the maximum
			udd_dma_ctrl = UDPHS_DMACONTROL_BUFF_LENGTH(0);
		} else {
			udd_dma_ctrl = UDPHS_DMACONTROL_BUFF_LENGTH(next_trans);
   834b8:	ea4f 4c01 	mov.w	ip, r1, lsl #16
   834bc:	e003      	b.n	834c6 <udd_ep_trans_done+0x36>
			next_trans = UDD_ENDPOINT_MAX_TRANS;
   834be:	f44f 3180 	mov.w	r1, #65536	; 0x10000
			udd_dma_ctrl = UDPHS_DMACONTROL_BUFF_LENGTH(0);
   834c2:	f04f 0c00 	mov.w	ip, #0
		}
		if (Is_udd_endpoint_in(ep)) {
   834c6:	f102 0508 	add.w	r5, r2, #8
   834ca:	016d      	lsls	r5, r5, #5
   834cc:	4e4d      	ldr	r6, [pc, #308]	; (83604 <udd_ep_trans_done+0x174>)
   834ce:	5975      	ldr	r5, [r6, r5]
   834d0:	f015 0f08 	tst.w	r5, #8
   834d4:	d016      	beq.n	83504 <udd_ep_trans_done+0x74>
			if (0 != (next_trans % udd_get_endpoint_size(ep))) {
   834d6:	f102 0508 	add.w	r5, r2, #8
   834da:	016d      	lsls	r5, r5, #5
   834dc:	5976      	ldr	r6, [r6, r5]
   834de:	f006 0607 	and.w	r6, r6, #7
   834e2:	2508      	movs	r5, #8
   834e4:	40b5      	lsls	r5, r6
   834e6:	3d01      	subs	r5, #1
   834e8:	420d      	tst	r5, r1
   834ea:	d016      	beq.n	8351a <udd_ep_trans_done+0x8a>
				// Enable short packet option
				// else the DMA transfer is accepted
				// and interrupt DMA valid but nothing is sent.
				udd_dma_ctrl |= UDPHS_DMACONTROL_END_B_EN;
   834ec:	f04c 0c08 	orr.w	ip, ip, #8
				// No need to request another ZLP
				ptr_job->b_shortpacket = false;
   834f0:	eb03 0543 	add.w	r5, r3, r3, lsl #1
   834f4:	4e42      	ldr	r6, [pc, #264]	; (83600 <udd_ep_trans_done+0x170>)
   834f6:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
   834fa:	7d2e      	ldrb	r6, [r5, #20]
   834fc:	f36f 0641 	bfc	r6, #1, #1
   83500:	752e      	strb	r6, [r5, #20]
   83502:	e00a      	b.n	8351a <udd_ep_trans_done+0x8a>
			}
		} else {
			if ((USB_EP_TYPE_ISOCHRONOUS != udd_get_endpoint_type(ep))
   83504:	f102 0508 	add.w	r5, r2, #8
   83508:	016d      	lsls	r5, r5, #5
   8350a:	4e3e      	ldr	r6, [pc, #248]	; (83604 <udd_ep_trans_done+0x174>)
   8350c:	5975      	ldr	r5, [r6, r5]
   8350e:	f3c5 1501 	ubfx	r5, r5, #4, #2
   83512:	2d01      	cmp	r5, #1
   83514:	d03f      	beq.n	83596 <udd_ep_trans_done+0x106>
					|| (next_trans <= (iram_size_t) udd_get_endpoint_size(ep))) {

				// Enable short packet reception
				udd_dma_ctrl |= UDPHS_DMACONTROL_END_TR_IT
   83516:	f04c 0c14 	orr.w	ip, ip, #20
						| UDPHS_DMACONTROL_END_TR_EN;
			}
		}

		// Start USB DMA to fill or read fifo of the selected endpoint
		udd_endpoint_dma_set_addr(ep, (uint32_t) & ptr_job->buf[ptr_job->buf_cnt]);
   8351a:	eb03 0543 	add.w	r5, r3, r3, lsl #1
   8351e:	4e38      	ldr	r6, [pc, #224]	; (83600 <udd_ep_trans_done+0x170>)
   83520:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
   83524:	686d      	ldr	r5, [r5, #4]
   83526:	4425      	add	r5, r4
   83528:	4c37      	ldr	r4, [pc, #220]	; (83608 <udd_ep_trans_done+0x178>)
   8352a:	eb04 1402 	add.w	r4, r4, r2, lsl #4
   8352e:	6065      	str	r5, [r4, #4]
		udd_dma_ctrl |= UDPHS_DMACONTROL_END_BUFFIT | UDPHS_DMACONTROL_CHANN_ENB;
   83530:	f04c 0521 	orr.w	r5, ip, #33	; 0x21
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   83534:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i");
   83538:	b672      	cpsid	i
   8353a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   8353e:	4f33      	ldr	r7, [pc, #204]	; (8360c <udd_ep_trans_done+0x17c>)
   83540:	f04f 0c00 	mov.w	ip, #0
   83544:	f887 c000 	strb.w	ip, [r7]

		// Disable IRQs to have a short sequence
		// between read of EOT_STA and DMA enable
		flags = cpu_irq_save();
		if (!(udd_endpoint_dma_get_status(ep)
   83548:	68e7      	ldr	r7, [r4, #12]
   8354a:	f017 0f10 	tst.w	r7, #16
   8354e:	d02d      	beq.n	835ac <udd_ep_trans_done+0x11c>
	if (cpu_irq_is_enabled_flags(flags))
   83550:	b92e      	cbnz	r6, 8355e <udd_ep_trans_done+0xce>
		cpu_irq_enable();
   83552:	492e      	ldr	r1, [pc, #184]	; (8360c <udd_ep_trans_done+0x17c>)
   83554:	2401      	movs	r4, #1
   83556:	700c      	strb	r4, [r1, #0]
   83558:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   8355c:	b662      	cpsie	i
		cpu_irq_restore(flags);

		// Here a ZLP has been received
		// and the DMA transfer must be not started.
		// It is the end of transfer
		ptr_job->buf_size = ptr_job->buf_cnt;
   8355e:	eb03 0143 	add.w	r1, r3, r3, lsl #1
   83562:	4c27      	ldr	r4, [pc, #156]	; (83600 <udd_ep_trans_done+0x170>)
   83564:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
   83568:	68cc      	ldr	r4, [r1, #12]
   8356a:	608c      	str	r4, [r1, #8]
	}
	if (Is_udd_endpoint_in(ep)) {
   8356c:	f102 0108 	add.w	r1, r2, #8
   83570:	0149      	lsls	r1, r1, #5
   83572:	4c24      	ldr	r4, [pc, #144]	; (83604 <udd_ep_trans_done+0x174>)
   83574:	5861      	ldr	r1, [r4, r1]
   83576:	f011 0f08 	tst.w	r1, #8
   8357a:	d008      	beq.n	8358e <udd_ep_trans_done+0xfe>
		if (ptr_job->b_shortpacket) {
   8357c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   83580:	491f      	ldr	r1, [pc, #124]	; (83600 <udd_ep_trans_done+0x170>)
   83582:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
   83586:	7d1b      	ldrb	r3, [r3, #20]
   83588:	f013 0f02 	tst.w	r3, #2
   8358c:	d129      	bne.n	835e2 <udd_ep_trans_done+0x152>
			udd_enable_endpoint_interrupt(ep);
			return;
		}
	}
	// Call callback to signal end of transfer
	udd_ep_finish_job(ptr_job, false, ep);
   8358e:	2100      	movs	r1, #0
   83590:	4b1f      	ldr	r3, [pc, #124]	; (83610 <udd_ep_trans_done+0x180>)
   83592:	4798      	blx	r3
}
   83594:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					|| (next_trans <= (iram_size_t) udd_get_endpoint_size(ep))) {
   83596:	f102 0508 	add.w	r5, r2, #8
   8359a:	016d      	lsls	r5, r5, #5
   8359c:	5976      	ldr	r6, [r6, r5]
   8359e:	f006 0607 	and.w	r6, r6, #7
   835a2:	2508      	movs	r5, #8
   835a4:	40b5      	lsls	r5, r6
   835a6:	428d      	cmp	r5, r1
   835a8:	d3b7      	bcc.n	8351a <udd_ep_trans_done+0x8a>
   835aa:	e7b4      	b.n	83516 <udd_ep_trans_done+0x86>
			udd_endpoint_dma_set_control(ep, udd_dma_ctrl);
   835ac:	60a5      	str	r5, [r4, #8]
			ptr_job->buf_cnt += next_trans;
   835ae:	eb03 0043 	add.w	r0, r3, r3, lsl #1
   835b2:	4a13      	ldr	r2, [pc, #76]	; (83600 <udd_ep_trans_done+0x170>)
   835b4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
   835b8:	68d0      	ldr	r0, [r2, #12]
   835ba:	4408      	add	r0, r1
   835bc:	60d0      	str	r0, [r2, #12]
			ptr_job->buf_load = next_trans;
   835be:	6111      	str	r1, [r2, #16]
			udd_enable_endpoint_dma_interrupt(ep);
   835c0:	4810      	ldr	r0, [pc, #64]	; (83604 <udd_ep_trans_done+0x174>)
   835c2:	6902      	ldr	r2, [r0, #16]
   835c4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
   835c8:	fa01 f303 	lsl.w	r3, r1, r3
   835cc:	4313      	orrs	r3, r2
   835ce:	6103      	str	r3, [r0, #16]
	if (cpu_irq_is_enabled_flags(flags))
   835d0:	2e00      	cmp	r6, #0
   835d2:	d1df      	bne.n	83594 <udd_ep_trans_done+0x104>
		cpu_irq_enable();
   835d4:	4b0d      	ldr	r3, [pc, #52]	; (8360c <udd_ep_trans_done+0x17c>)
   835d6:	2201      	movs	r2, #1
   835d8:	701a      	strb	r2, [r3, #0]
   835da:	f3bf 8f5f 	dmb	sy
   835de:	b662      	cpsie	i
			return;
   835e0:	e7d8      	b.n	83594 <udd_ep_trans_done+0x104>
			udd_enable_tx_pkt_ready_interrupt(ep);
   835e2:	f102 0108 	add.w	r1, r2, #8
   835e6:	eb04 1141 	add.w	r1, r4, r1, lsl #5
   835ea:	f44f 6000 	mov.w	r0, #2048	; 0x800
   835ee:	6048      	str	r0, [r1, #4]
			udd_enable_endpoint_interrupt(ep);
   835f0:	6921      	ldr	r1, [r4, #16]
   835f2:	f44f 7080 	mov.w	r0, #256	; 0x100
   835f6:	fa00 f202 	lsl.w	r2, r0, r2
   835fa:	4311      	orrs	r1, r2
   835fc:	6121      	str	r1, [r4, #16]
			return;
   835fe:	e7c9      	b.n	83594 <udd_ep_trans_done+0x104>
   83600:	200018f8 	.word	0x200018f8
   83604:	400a4000 	.word	0x400a4000
   83608:	400a4300 	.word	0x400a4300
   8360c:	20000354 	.word	0x20000354
   83610:	00083409 	.word	0x00083409

00083614 <udd_ep_interrupt>:
{
	udd_ep_id_t ep;
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
   83614:	2201      	movs	r2, #1
   83616:	2a02      	cmp	r2, #2
   83618:	f200 8099 	bhi.w	8374e <udd_ep_interrupt+0x13a>
{
   8361c:	b538      	push	{r3, r4, r5, lr}
   8361e:	e030      	b.n	83682 <udd_ep_interrupt+0x6e>

		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
				&& Is_udd_endpoint_dma_interrupt(ep)) {
			uint32_t nb_remaining;
			if (udd_endpoint_dma_get_status(ep)
   83620:	484c      	ldr	r0, [pc, #304]	; (83754 <udd_ep_interrupt+0x140>)
   83622:	eb00 1002 	add.w	r0, r0, r2, lsl #4
   83626:	68c4      	ldr	r4, [r0, #12]
   83628:	f014 0f01 	tst.w	r4, #1
   8362c:	f040 808d 	bne.w	8374a <udd_ep_interrupt+0x136>
					& UDPHS_DMASTATUS_CHANN_ENB) {
				return true; // Ignore EOT_STA interrupt
			}
			dbg_print("dma%d: ", ep);
			udd_disable_endpoint_dma_interrupt(ep);
   83630:	4d49      	ldr	r5, [pc, #292]	; (83758 <udd_ep_interrupt+0x144>)
   83632:	692c      	ldr	r4, [r5, #16]
   83634:	ea24 0303 	bic.w	r3, r4, r3
   83638:	612b      	str	r3, [r5, #16]
			// Save number of data no transfered
			nb_remaining = (udd_endpoint_dma_get_status(ep) &
   8363a:	68c3      	ldr	r3, [r0, #12]
					UDPHS_DMASTATUS_BUFF_COUNT_Msk)
					>> UDPHS_DMASTATUS_BUFF_COUNT_Pos;
			if (nb_remaining) {
   8363c:	0c1b      	lsrs	r3, r3, #16
   8363e:	d00c      	beq.n	8365a <udd_ep_interrupt+0x46>
				// Transfer no complete (short packet or ZLP) then:
				// Update number of data transfered
				ptr_job->buf_cnt -= nb_remaining;
   83640:	4c46      	ldr	r4, [pc, #280]	; (8375c <udd_ep_interrupt+0x148>)
   83642:	eb01 0c41 	add.w	ip, r1, r1, lsl #1
   83646:	ea4f 00cc 	mov.w	r0, ip, lsl #3
   8364a:	4420      	add	r0, r4
   8364c:	68c5      	ldr	r5, [r0, #12]
   8364e:	1aeb      	subs	r3, r5, r3
   83650:	60c3      	str	r3, [r0, #12]
				// Set transfer complete to stop the transfer
				ptr_job->buf_size = ptr_job->buf_cnt;
   83652:	4661      	mov	r1, ip
   83654:	00c8      	lsls	r0, r1, #3
   83656:	4404      	add	r4, r0
   83658:	60a3      	str	r3, [r4, #8]
			}
			udd_ep_trans_done(ep);
   8365a:	4610      	mov	r0, r2
   8365c:	4b40      	ldr	r3, [pc, #256]	; (83760 <udd_ep_interrupt+0x14c>)
   8365e:	4798      	blx	r3
			return true;
   83660:	2001      	movs	r0, #1
   83662:	e071      	b.n	83748 <udd_ep_interrupt+0x134>
		}
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
			if (Is_udd_tx_pkt_ready_interrupt_enabled(ep)
					&& !Is_udd_tx_pkt_ready(ep)) {
				udd_disable_tx_pkt_ready_interrupt(ep);
   83664:	f44f 6100 	mov.w	r1, #2048	; 0x800
   83668:	f8ce 1108 	str.w	r1, [lr, #264]	; 0x108
				// One bank is free then send a ZLP
				udd_raise_tx_pkt_ready(ep);
   8366c:	f8ce 1114 	str.w	r1, [lr, #276]	; 0x114
				udd_ep_finish_job(ptr_job, false, ep);
   83670:	2100      	movs	r1, #0
   83672:	4b3c      	ldr	r3, [pc, #240]	; (83764 <udd_ep_interrupt+0x150>)
   83674:	4798      	blx	r3
				return true;
   83676:	2001      	movs	r0, #1
   83678:	e066      	b.n	83748 <udd_ep_interrupt+0x134>
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
   8367a:	3201      	adds	r2, #1
   8367c:	b2d2      	uxtb	r2, r2
   8367e:	2a02      	cmp	r2, #2
   83680:	d861      	bhi.n	83746 <udd_ep_interrupt+0x132>
		ptr_job = &udd_ep_job[ep - 1];
   83682:	4694      	mov	ip, r2
   83684:	1e51      	subs	r1, r2, #1
   83686:	eb01 0341 	add.w	r3, r1, r1, lsl #1
   8368a:	00d8      	lsls	r0, r3, #3
   8368c:	4b33      	ldr	r3, [pc, #204]	; (8375c <udd_ep_interrupt+0x148>)
   8368e:	4418      	add	r0, r3
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
   83690:	4b31      	ldr	r3, [pc, #196]	; (83758 <udd_ep_interrupt+0x144>)
   83692:	691c      	ldr	r4, [r3, #16]
   83694:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
   83698:	408b      	lsls	r3, r1
   8369a:	421c      	tst	r4, r3
   8369c:	d003      	beq.n	836a6 <udd_ep_interrupt+0x92>
				&& Is_udd_endpoint_dma_interrupt(ep)) {
   8369e:	4c2e      	ldr	r4, [pc, #184]	; (83758 <udd_ep_interrupt+0x144>)
   836a0:	6964      	ldr	r4, [r4, #20]
   836a2:	4223      	tst	r3, r4
   836a4:	d1bc      	bne.n	83620 <udd_ep_interrupt+0xc>
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
   836a6:	4b2c      	ldr	r3, [pc, #176]	; (83758 <udd_ep_interrupt+0x144>)
   836a8:	691c      	ldr	r4, [r3, #16]
   836aa:	f44f 7380 	mov.w	r3, #256	; 0x100
   836ae:	fa03 f30c 	lsl.w	r3, r3, ip
   836b2:	421c      	tst	r4, r3
   836b4:	d0e1      	beq.n	8367a <udd_ep_interrupt+0x66>
			if (Is_udd_tx_pkt_ready_interrupt_enabled(ep)
   836b6:	ea4f 1e4c 	mov.w	lr, ip, lsl #5
   836ba:	f10e 2e40 	add.w	lr, lr, #1073758208	; 0x40004000
   836be:	f50e 2e20 	add.w	lr, lr, #655360	; 0xa0000
   836c2:	f8de 410c 	ldr.w	r4, [lr, #268]	; 0x10c
   836c6:	f414 6f00 	tst.w	r4, #2048	; 0x800
   836ca:	d004      	beq.n	836d6 <udd_ep_interrupt+0xc2>
					&& !Is_udd_tx_pkt_ready(ep)) {
   836cc:	f8de 411c 	ldr.w	r4, [lr, #284]	; 0x11c
   836d0:	f414 6f00 	tst.w	r4, #2048	; 0x800
   836d4:	d0c6      	beq.n	83664 <udd_ep_interrupt+0x50>
			}
			if (Is_udd_bank_interrupt_enabled(ep)
   836d6:	ea4f 104c 	mov.w	r0, ip, lsl #5
   836da:	f100 2040 	add.w	r0, r0, #1073758208	; 0x40004000
   836de:	f500 2020 	add.w	r0, r0, #655360	; 0xa0000
   836e2:	f8d0 010c 	ldr.w	r0, [r0, #268]	; 0x10c
   836e6:	f410 2f80 	tst.w	r0, #262144	; 0x40000
   836ea:	d0c6      	beq.n	8367a <udd_ep_interrupt+0x66>
					&& (0 == udd_nb_busy_bank(ep))) {
   836ec:	ea4f 104c 	mov.w	r0, ip, lsl #5
   836f0:	f100 2040 	add.w	r0, r0, #1073758208	; 0x40004000
   836f4:	f500 2020 	add.w	r0, r0, #655360	; 0xa0000
   836f8:	f8d0 011c 	ldr.w	r0, [r0, #284]	; 0x11c
   836fc:	f410 2f40 	tst.w	r0, #786432	; 0xc0000
   83700:	d1bb      	bne.n	8367a <udd_ep_interrupt+0x66>
				// End of background transfer on IN endpoint
				udd_disable_bank_interrupt(ep);
   83702:	4a15      	ldr	r2, [pc, #84]	; (83758 <udd_ep_interrupt+0x144>)
   83704:	eb02 1c4c 	add.w	ip, r2, ip, lsl #5
   83708:	f44f 2080 	mov.w	r0, #262144	; 0x40000
   8370c:	f8cc 0108 	str.w	r0, [ip, #264]	; 0x108
				udd_disable_endpoint_interrupt(ep);
   83710:	6910      	ldr	r0, [r2, #16]
   83712:	ea20 0303 	bic.w	r3, r0, r3
   83716:	6113      	str	r3, [r2, #16]

				Assert(ptr_job->stall_requested);
				// A stall has been requested during background transfer
				ptr_job->stall_requested = false;
   83718:	eb01 0141 	add.w	r1, r1, r1, lsl #1
   8371c:	00ca      	lsls	r2, r1, #3
   8371e:	4b0f      	ldr	r3, [pc, #60]	; (8375c <udd_ep_interrupt+0x148>)
   83720:	4413      	add	r3, r2
   83722:	7d1a      	ldrb	r2, [r3, #20]
   83724:	f36f 0282 	bfc	r2, #2, #1
   83728:	751a      	strb	r2, [r3, #20]
				udd_disable_endpoint_bank_autoswitch(ep);
   8372a:	f8dc 3108 	ldr.w	r3, [ip, #264]	; 0x108
   8372e:	f023 0302 	bic.w	r3, r3, #2
   83732:	f8cc 3108 	str.w	r3, [ip, #264]	; 0x108
				udd_enable_stall_handshake(ep);
   83736:	2320      	movs	r3, #32
   83738:	f8cc 3114 	str.w	r3, [ip, #276]	; 0x114
				udd_reset_data_toggle(ep);
   8373c:	2340      	movs	r3, #64	; 0x40
   8373e:	f8cc 3118 	str.w	r3, [ip, #280]	; 0x118
				//dbg_print("exHalt%x ", ep);
				return true;
   83742:	2001      	movs	r0, #1
   83744:	e000      	b.n	83748 <udd_ep_interrupt+0x134>
			}
		}
	}
	return false;
   83746:	2000      	movs	r0, #0
}
   83748:	bd38      	pop	{r3, r4, r5, pc}
				return true; // Ignore EOT_STA interrupt
   8374a:	2001      	movs	r0, #1
   8374c:	e7fc      	b.n	83748 <udd_ep_interrupt+0x134>
	return false;
   8374e:	2000      	movs	r0, #0
}
   83750:	4770      	bx	lr
   83752:	bf00      	nop
   83754:	400a4300 	.word	0x400a4300
   83758:	400a4000 	.word	0x400a4000
   8375c:	200018f8 	.word	0x200018f8
   83760:	00083491 	.word	0x00083491
   83764:	00083409 	.word	0x00083409

00083768 <udd_ctrl_setup_received>:
{
   83768:	b510      	push	{r4, lr}
	if (UDD_EPCTRL_SETUP != udd_ep_control_state) {
   8376a:	4b33      	ldr	r3, [pc, #204]	; (83838 <udd_ctrl_setup_received+0xd0>)
   8376c:	781b      	ldrb	r3, [r3, #0]
   8376e:	b94b      	cbnz	r3, 83784 <udd_ctrl_setup_received+0x1c>
	if (8 != udd_byte_count(0)) {
   83770:	4b32      	ldr	r3, [pc, #200]	; (8383c <udd_ctrl_setup_received+0xd4>)
   83772:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   83776:	f3c3 530a 	ubfx	r3, r3, #20, #11
   8377a:	2b08      	cmp	r3, #8
   8377c:	d107      	bne.n	8378e <udd_ctrl_setup_received+0x26>
	uint8_t *ptr = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
   8377e:	4a30      	ldr	r2, [pc, #192]	; (83840 <udd_ctrl_setup_received+0xd8>)
	for (i = 0; i < 8; i++) {
   83780:	2300      	movs	r3, #0
   83782:	e012      	b.n	837aa <udd_ctrl_setup_received+0x42>
		udd_ctrl_endofrequest();
   83784:	4b2f      	ldr	r3, [pc, #188]	; (83844 <udd_ctrl_setup_received+0xdc>)
   83786:	4798      	blx	r3
		udd_ctrl_init();
   83788:	4b2f      	ldr	r3, [pc, #188]	; (83848 <udd_ctrl_setup_received+0xe0>)
   8378a:	4798      	blx	r3
   8378c:	e7f0      	b.n	83770 <udd_ctrl_setup_received+0x8>
		udd_ctrl_stall_data();
   8378e:	4b2f      	ldr	r3, [pc, #188]	; (8384c <udd_ctrl_setup_received+0xe4>)
   83790:	4798      	blx	r3
		udd_ack_setup_received(0);
   83792:	4b2a      	ldr	r3, [pc, #168]	; (8383c <udd_ctrl_setup_received+0xd4>)
   83794:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   83798:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
}
   8379c:	bd10      	pop	{r4, pc}
		((uint8_t *) & udd_g_ctrlreq.req)[i] = *ptr++;
   8379e:	f812 0b01 	ldrb.w	r0, [r2], #1
   837a2:	492b      	ldr	r1, [pc, #172]	; (83850 <udd_ctrl_setup_received+0xe8>)
   837a4:	54c8      	strb	r0, [r1, r3]
	for (i = 0; i < 8; i++) {
   837a6:	3301      	adds	r3, #1
   837a8:	b2db      	uxtb	r3, r3
   837aa:	2b07      	cmp	r3, #7
   837ac:	d9f7      	bls.n	8379e <udd_ctrl_setup_received+0x36>
	if (udc_process_setup() == false) {
   837ae:	4b29      	ldr	r3, [pc, #164]	; (83854 <udd_ctrl_setup_received+0xec>)
   837b0:	4798      	blx	r3
   837b2:	b358      	cbz	r0, 8380c <udd_ctrl_setup_received+0xa4>
	udd_ack_setup_received(0);
   837b4:	4b21      	ldr	r3, [pc, #132]	; (8383c <udd_ctrl_setup_received+0xd4>)
   837b6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   837ba:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	if (Udd_setup_is_in()) {
   837be:	4b24      	ldr	r3, [pc, #144]	; (83850 <udd_ctrl_setup_received+0xe8>)
   837c0:	f993 3000 	ldrsb.w	r3, [r3]
   837c4:	2b00      	cmp	r3, #0
   837c6:	db29      	blt.n	8381c <udd_ctrl_setup_received+0xb4>
		if (0 == udd_g_ctrlreq.req.wLength) {
   837c8:	4b21      	ldr	r3, [pc, #132]	; (83850 <udd_ctrl_setup_received+0xe8>)
   837ca:	88db      	ldrh	r3, [r3, #6]
   837cc:	2b00      	cmp	r3, #0
   837ce:	d030      	beq.n	83832 <udd_ctrl_setup_received+0xca>
		udd_ctrl_prev_payload_buf_cnt = 0;
   837d0:	2300      	movs	r3, #0
   837d2:	4a21      	ldr	r2, [pc, #132]	; (83858 <udd_ctrl_setup_received+0xf0>)
   837d4:	8013      	strh	r3, [r2, #0]
		udd_ctrl_payload_buf_cnt = 0;
   837d6:	4a21      	ldr	r2, [pc, #132]	; (8385c <udd_ctrl_setup_received+0xf4>)
   837d8:	8013      	strh	r3, [r2, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_OUT;
   837da:	4a17      	ldr	r2, [pc, #92]	; (83838 <udd_ctrl_setup_received+0xd0>)
   837dc:	2101      	movs	r1, #1
   837de:	7011      	strb	r1, [r2, #0]
		udd_ack_nak_in(0);
   837e0:	4a16      	ldr	r2, [pc, #88]	; (8383c <udd_ctrl_setup_received+0xd4>)
   837e2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   837e6:	f8c2 1118 	str.w	r1, [r2, #280]	; 0x118
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   837ea:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("cpsid i");
   837ee:	b672      	cpsid	i
   837f0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   837f4:	4c1a      	ldr	r4, [pc, #104]	; (83860 <udd_ctrl_setup_received+0xf8>)
   837f6:	7023      	strb	r3, [r4, #0]
		udd_enable_nak_in_interrupt(0);
   837f8:	f8c2 1104 	str.w	r1, [r2, #260]	; 0x104
	if (cpu_irq_is_enabled_flags(flags))
   837fc:	2800      	cmp	r0, #0
   837fe:	d1cd      	bne.n	8379c <udd_ctrl_setup_received+0x34>
		cpu_irq_enable();
   83800:	2201      	movs	r2, #1
   83802:	7022      	strb	r2, [r4, #0]
   83804:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   83808:	b662      	cpsie	i
}
   8380a:	e7c7      	b.n	8379c <udd_ctrl_setup_received+0x34>
		udd_ctrl_stall_data();
   8380c:	4b0f      	ldr	r3, [pc, #60]	; (8384c <udd_ctrl_setup_received+0xe4>)
   8380e:	4798      	blx	r3
		udd_ack_setup_received(0);
   83810:	4b0a      	ldr	r3, [pc, #40]	; (8383c <udd_ctrl_setup_received+0xd4>)
   83812:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   83816:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		return;
   8381a:	e7bf      	b.n	8379c <udd_ctrl_setup_received+0x34>
		udd_ctrl_prev_payload_buf_cnt = 0;
   8381c:	2300      	movs	r3, #0
   8381e:	4a0e      	ldr	r2, [pc, #56]	; (83858 <udd_ctrl_setup_received+0xf0>)
   83820:	8013      	strh	r3, [r2, #0]
		udd_ctrl_payload_buf_cnt = 0;
   83822:	4a0e      	ldr	r2, [pc, #56]	; (8385c <udd_ctrl_setup_received+0xf4>)
   83824:	8013      	strh	r3, [r2, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_IN;
   83826:	4b04      	ldr	r3, [pc, #16]	; (83838 <udd_ctrl_setup_received+0xd0>)
   83828:	2202      	movs	r2, #2
   8382a:	701a      	strb	r2, [r3, #0]
		udd_ctrl_in_sent(); // Send first data transfer
   8382c:	4b0d      	ldr	r3, [pc, #52]	; (83864 <udd_ctrl_setup_received+0xfc>)
   8382e:	4798      	blx	r3
   83830:	e7b4      	b.n	8379c <udd_ctrl_setup_received+0x34>
			udd_ctrl_send_zlp_in();
   83832:	4b0d      	ldr	r3, [pc, #52]	; (83868 <udd_ctrl_setup_received+0x100>)
   83834:	4798      	blx	r3
			return;
   83836:	e7b1      	b.n	8379c <udd_ctrl_setup_received+0x34>
   83838:	200018f6 	.word	0x200018f6
   8383c:	400a4000 	.word	0x400a4000
   83840:	20180000 	.word	0x20180000
   83844:	00083129 	.word	0x00083129
   83848:	00082fc9 	.word	0x00082fc9
   8384c:	00083045 	.word	0x00083045
   83850:	20001928 	.word	0x20001928
   83854:	00082b31 	.word	0x00082b31
   83858:	200018f4 	.word	0x200018f4
   8385c:	200018f2 	.word	0x200018f2
   83860:	20000354 	.word	0x20000354
   83864:	00083139 	.word	0x00083139
   83868:	0008305d 	.word	0x0008305d

0008386c <udd_ctrl_interrupt>:
{
   8386c:	b508      	push	{r3, lr}
	uint32_t status = udd_get_endpoint_status(0);
   8386e:	4a27      	ldr	r2, [pc, #156]	; (8390c <udd_ctrl_interrupt+0xa0>)
   83870:	f8d2 311c 	ldr.w	r3, [r2, #284]	; 0x11c
	if (!Is_udd_endpoint_interrupt(0)) {
   83874:	6952      	ldr	r2, [r2, #20]
   83876:	f412 7f80 	tst.w	r2, #256	; 0x100
   8387a:	d045      	beq.n	83908 <udd_ctrl_interrupt+0x9c>
	udd_disable_nak_in_interrupt(0);
   8387c:	4a23      	ldr	r2, [pc, #140]	; (8390c <udd_ctrl_interrupt+0xa0>)
   8387e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   83882:	f8c2 1108 	str.w	r1, [r2, #264]	; 0x108
	udd_disable_nak_out_interrupt(0);
   83886:	f44f 4100 	mov.w	r1, #32768	; 0x8000
   8388a:	f8c2 1108 	str.w	r1, [r2, #264]	; 0x108
	if (Is_udd_endpoint_status_setup_received(status)) {
   8388e:	f413 5f80 	tst.w	r3, #4096	; 0x1000
   83892:	d11b      	bne.n	838cc <udd_ctrl_interrupt+0x60>
	if (Is_udd_endpoint_status_in_sent(status)
   83894:	f413 6f80 	tst.w	r3, #1024	; 0x400
   83898:	d005      	beq.n	838a6 <udd_ctrl_interrupt+0x3a>
			&& Is_udd_in_send_interrupt_enabled(0)) {
   8389a:	4a1c      	ldr	r2, [pc, #112]	; (8390c <udd_ctrl_interrupt+0xa0>)
   8389c:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
   838a0:	f412 6f80 	tst.w	r2, #1024	; 0x400
   838a4:	d116      	bne.n	838d4 <udd_ctrl_interrupt+0x68>
	if (Is_udd_endpoint_status_out_received(status)) {
   838a6:	f413 7f00 	tst.w	r3, #512	; 0x200
   838aa:	d117      	bne.n	838dc <udd_ctrl_interrupt+0x70>
	if (Is_udd_endpoint_status_stall(status)) {
   838ac:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   838b0:	d004      	beq.n	838bc <udd_ctrl_interrupt+0x50>
		udd_ack_stall(0);
   838b2:	4a16      	ldr	r2, [pc, #88]	; (8390c <udd_ctrl_interrupt+0xa0>)
   838b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
   838b8:	f8c2 1118 	str.w	r1, [r2, #280]	; 0x118
	if (Is_udd_endpoint_status_nak_out(status)) {
   838bc:	f413 4f00 	tst.w	r3, #32768	; 0x8000
   838c0:	d110      	bne.n	838e4 <udd_ctrl_interrupt+0x78>
	if (Is_udd_endpoint_status_nak_in(status)) {
   838c2:	f413 4f80 	tst.w	r3, #16384	; 0x4000
   838c6:	d116      	bne.n	838f6 <udd_ctrl_interrupt+0x8a>
	return false;
   838c8:	2000      	movs	r0, #0
   838ca:	e01e      	b.n	8390a <udd_ctrl_interrupt+0x9e>
		udd_ctrl_setup_received();
   838cc:	4b10      	ldr	r3, [pc, #64]	; (83910 <udd_ctrl_interrupt+0xa4>)
   838ce:	4798      	blx	r3
		return true;
   838d0:	2001      	movs	r0, #1
   838d2:	e01a      	b.n	8390a <udd_ctrl_interrupt+0x9e>
		udd_ctrl_in_sent();
   838d4:	4b0f      	ldr	r3, [pc, #60]	; (83914 <udd_ctrl_interrupt+0xa8>)
   838d6:	4798      	blx	r3
		return true;
   838d8:	2001      	movs	r0, #1
   838da:	e016      	b.n	8390a <udd_ctrl_interrupt+0x9e>
		udd_ctrl_out_received();
   838dc:	4b0e      	ldr	r3, [pc, #56]	; (83918 <udd_ctrl_interrupt+0xac>)
   838de:	4798      	blx	r3
		return true;
   838e0:	2001      	movs	r0, #1
   838e2:	e012      	b.n	8390a <udd_ctrl_interrupt+0x9e>
		udd_ack_nak_out(0);
   838e4:	4b09      	ldr	r3, [pc, #36]	; (8390c <udd_ctrl_interrupt+0xa0>)
   838e6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   838ea:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		udd_ctrl_overflow();
   838ee:	4b0b      	ldr	r3, [pc, #44]	; (8391c <udd_ctrl_interrupt+0xb0>)
   838f0:	4798      	blx	r3
		return true;
   838f2:	2001      	movs	r0, #1
   838f4:	e009      	b.n	8390a <udd_ctrl_interrupt+0x9e>
		udd_ack_nak_in(0);
   838f6:	4b05      	ldr	r3, [pc, #20]	; (8390c <udd_ctrl_interrupt+0xa0>)
   838f8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   838fc:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		udd_ctrl_underflow();
   83900:	4b07      	ldr	r3, [pc, #28]	; (83920 <udd_ctrl_interrupt+0xb4>)
   83902:	4798      	blx	r3
		return true;
   83904:	2001      	movs	r0, #1
   83906:	e000      	b.n	8390a <udd_ctrl_interrupt+0x9e>
		return false; // No interrupt events on control endpoint
   83908:	2000      	movs	r0, #0
}
   8390a:	bd08      	pop	{r3, pc}
   8390c:	400a4000 	.word	0x400a4000
   83910:	00083769 	.word	0x00083769
   83914:	00083139 	.word	0x00083139
   83918:	00083279 	.word	0x00083279
   8391c:	0008301d 	.word	0x0008301d
   83920:	000830b1 	.word	0x000830b1

00083924 <UDPHS_Handler>:
{
   83924:	b510      	push	{r4, lr}
	udd_enable_periph_ck();
   83926:	201d      	movs	r0, #29
   83928:	4b49      	ldr	r3, [pc, #292]	; (83a50 <UDPHS_Handler+0x12c>)
   8392a:	4798      	blx	r3
	if (!pmc_is_wakeup_clocks_restored() && !Is_udd_suspend()) {
   8392c:	4b49      	ldr	r3, [pc, #292]	; (83a54 <UDPHS_Handler+0x130>)
   8392e:	4798      	blx	r3
   83930:	b920      	cbnz	r0, 8393c <UDPHS_Handler+0x18>
   83932:	4b49      	ldr	r3, [pc, #292]	; (83a58 <UDPHS_Handler+0x134>)
   83934:	695b      	ldr	r3, [r3, #20]
   83936:	f013 0f02 	tst.w	r3, #2
   8393a:	d040      	beq.n	839be <UDPHS_Handler+0x9a>
	if (Is_udd_sof()) {
   8393c:	4b46      	ldr	r3, [pc, #280]	; (83a58 <UDPHS_Handler+0x134>)
   8393e:	695b      	ldr	r3, [r3, #20]
   83940:	f013 0f08 	tst.w	r3, #8
   83944:	d142      	bne.n	839cc <UDPHS_Handler+0xa8>
	if (Is_udd_msof()) {
   83946:	4b44      	ldr	r3, [pc, #272]	; (83a58 <UDPHS_Handler+0x134>)
   83948:	695b      	ldr	r3, [r3, #20]
   8394a:	f013 0f04 	tst.w	r3, #4
   8394e:	d14a      	bne.n	839e6 <UDPHS_Handler+0xc2>
	if (udd_ctrl_interrupt()) {
   83950:	4b42      	ldr	r3, [pc, #264]	; (83a5c <UDPHS_Handler+0x138>)
   83952:	4798      	blx	r3
   83954:	2800      	cmp	r0, #0
   83956:	d142      	bne.n	839de <UDPHS_Handler+0xba>
	if (udd_ep_interrupt()) {
   83958:	4b41      	ldr	r3, [pc, #260]	; (83a60 <UDPHS_Handler+0x13c>)
   8395a:	4798      	blx	r3
   8395c:	2800      	cmp	r0, #0
   8395e:	d13e      	bne.n	839de <UDPHS_Handler+0xba>
	if (Is_udd_reset()) {
   83960:	4b3d      	ldr	r3, [pc, #244]	; (83a58 <UDPHS_Handler+0x134>)
   83962:	695b      	ldr	r3, [r3, #20]
   83964:	f013 0f10 	tst.w	r3, #16
   83968:	d143      	bne.n	839f2 <UDPHS_Handler+0xce>
	if (Is_udd_suspend_interrupt_enabled() && Is_udd_suspend()) {
   8396a:	4b3b      	ldr	r3, [pc, #236]	; (83a58 <UDPHS_Handler+0x134>)
   8396c:	691b      	ldr	r3, [r3, #16]
   8396e:	f013 0f02 	tst.w	r3, #2
   83972:	d004      	beq.n	8397e <UDPHS_Handler+0x5a>
   83974:	4b38      	ldr	r3, [pc, #224]	; (83a58 <UDPHS_Handler+0x134>)
   83976:	695b      	ldr	r3, [r3, #20]
   83978:	f013 0f02 	tst.w	r3, #2
   8397c:	d151      	bne.n	83a22 <UDPHS_Handler+0xfe>
	if (Is_udd_wake_up()) {
   8397e:	4b36      	ldr	r3, [pc, #216]	; (83a58 <UDPHS_Handler+0x134>)
   83980:	695b      	ldr	r3, [r3, #20]
   83982:	f013 0f20 	tst.w	r3, #32
   83986:	d02a      	beq.n	839de <UDPHS_Handler+0xba>
		udd_sleep_mode(true); // Enter in IDLE mode
   83988:	2001      	movs	r0, #1
   8398a:	4b36      	ldr	r3, [pc, #216]	; (83a64 <UDPHS_Handler+0x140>)
   8398c:	4798      	blx	r3
		udd_ack_suspend();
   8398e:	4b32      	ldr	r3, [pc, #200]	; (83a58 <UDPHS_Handler+0x134>)
   83990:	2202      	movs	r2, #2
   83992:	619a      	str	r2, [r3, #24]
		udd_ack_wake_up();
   83994:	2220      	movs	r2, #32
   83996:	619a      	str	r2, [r3, #24]
		udd_disable_wake_up_interrupt();
   83998:	691a      	ldr	r2, [r3, #16]
   8399a:	f022 0220 	bic.w	r2, r2, #32
   8399e:	611a      	str	r2, [r3, #16]
		udd_enable_suspend_interrupt();
   839a0:	691a      	ldr	r2, [r3, #16]
   839a2:	f042 0202 	orr.w	r2, r2, #2
   839a6:	611a      	str	r2, [r3, #16]
		udd_enable_sof_interrupt();
   839a8:	691a      	ldr	r2, [r3, #16]
   839aa:	f042 0208 	orr.w	r2, r2, #8
   839ae:	611a      	str	r2, [r3, #16]
		udd_enable_msof_interrupt();
   839b0:	691a      	ldr	r2, [r3, #16]
   839b2:	f042 0204 	orr.w	r2, r2, #4
   839b6:	611a      	str	r2, [r3, #16]
		UDC_RESUME_EVENT();
   839b8:	4b2b      	ldr	r3, [pc, #172]	; (83a68 <UDPHS_Handler+0x144>)
   839ba:	4798      	blx	r3
		goto udd_interrupt_end;
   839bc:	e00f      	b.n	839de <UDPHS_Handler+0xba>
  __ASM volatile ("cpsid i");
   839be:	b672      	cpsid	i
   839c0:	f3bf 8f5f 	dmb	sy
		cpu_irq_disable();
   839c4:	4b29      	ldr	r3, [pc, #164]	; (83a6c <UDPHS_Handler+0x148>)
   839c6:	2200      	movs	r2, #0
   839c8:	701a      	strb	r2, [r3, #0]
		return;
   839ca:	e008      	b.n	839de <UDPHS_Handler+0xba>
		udd_ack_sof();
   839cc:	4b22      	ldr	r3, [pc, #136]	; (83a58 <UDPHS_Handler+0x134>)
   839ce:	2208      	movs	r2, #8
   839d0:	619a      	str	r2, [r3, #24]
		if (Is_udd_full_speed_mode()) {
   839d2:	695b      	ldr	r3, [r3, #20]
   839d4:	f013 0f01 	tst.w	r3, #1
   839d8:	d002      	beq.n	839e0 <UDPHS_Handler+0xbc>
		UDC_SOF_EVENT();
   839da:	4b25      	ldr	r3, [pc, #148]	; (83a70 <UDPHS_Handler+0x14c>)
   839dc:	4798      	blx	r3
}
   839de:	bd10      	pop	{r4, pc}
			udc_sof_notify();
   839e0:	4b24      	ldr	r3, [pc, #144]	; (83a74 <UDPHS_Handler+0x150>)
   839e2:	4798      	blx	r3
   839e4:	e7f9      	b.n	839da <UDPHS_Handler+0xb6>
		udd_ack_msof();
   839e6:	4b1c      	ldr	r3, [pc, #112]	; (83a58 <UDPHS_Handler+0x134>)
   839e8:	2204      	movs	r2, #4
   839ea:	619a      	str	r2, [r3, #24]
		udc_sof_notify();
   839ec:	4b21      	ldr	r3, [pc, #132]	; (83a74 <UDPHS_Handler+0x150>)
   839ee:	4798      	blx	r3
		goto udd_interrupt_sof_end;
   839f0:	e7f5      	b.n	839de <UDPHS_Handler+0xba>
		udd_ack_reset();
   839f2:	4c19      	ldr	r4, [pc, #100]	; (83a58 <UDPHS_Handler+0x134>)
   839f4:	2310      	movs	r3, #16
   839f6:	61a3      	str	r3, [r4, #24]
		udd_ep_job_table_kill();
   839f8:	4b1f      	ldr	r3, [pc, #124]	; (83a78 <UDPHS_Handler+0x154>)
   839fa:	4798      	blx	r3
		udc_reset();
   839fc:	4b1f      	ldr	r3, [pc, #124]	; (83a7c <UDPHS_Handler+0x158>)
   839fe:	4798      	blx	r3
		udd_reset_ep_ctrl();
   83a00:	4b1f      	ldr	r3, [pc, #124]	; (83a80 <UDPHS_Handler+0x15c>)
   83a02:	4798      	blx	r3
		udd_ctrl_init();
   83a04:	4b1f      	ldr	r3, [pc, #124]	; (83a84 <UDPHS_Handler+0x160>)
   83a06:	4798      	blx	r3
		udd_enable_sof_interrupt();
   83a08:	6923      	ldr	r3, [r4, #16]
   83a0a:	f043 0308 	orr.w	r3, r3, #8
   83a0e:	6123      	str	r3, [r4, #16]
		udd_enable_msof_interrupt();
   83a10:	6923      	ldr	r3, [r4, #16]
   83a12:	f043 0304 	orr.w	r3, r3, #4
   83a16:	6123      	str	r3, [r4, #16]
		udd_enable_suspend_interrupt();
   83a18:	6923      	ldr	r3, [r4, #16]
   83a1a:	f043 0302 	orr.w	r3, r3, #2
   83a1e:	6123      	str	r3, [r4, #16]
		goto udd_interrupt_end;
   83a20:	e7dd      	b.n	839de <UDPHS_Handler+0xba>
		udd_ack_wake_up();
   83a22:	4b0d      	ldr	r3, [pc, #52]	; (83a58 <UDPHS_Handler+0x134>)
   83a24:	2220      	movs	r2, #32
   83a26:	619a      	str	r2, [r3, #24]
		udd_disable_suspend_interrupt();
   83a28:	691a      	ldr	r2, [r3, #16]
   83a2a:	f022 0202 	bic.w	r2, r2, #2
   83a2e:	611a      	str	r2, [r3, #16]
		udd_enable_wake_up_interrupt();
   83a30:	691a      	ldr	r2, [r3, #16]
   83a32:	f042 0220 	orr.w	r2, r2, #32
   83a36:	611a      	str	r2, [r3, #16]
		udd_ack_suspend();
   83a38:	2202      	movs	r2, #2
   83a3a:	619a      	str	r2, [r3, #24]
		udd_disable_periph_ck();
   83a3c:	201d      	movs	r0, #29
   83a3e:	4b12      	ldr	r3, [pc, #72]	; (83a88 <UDPHS_Handler+0x164>)
   83a40:	4798      	blx	r3
		UDC_SUSPEND_EVENT();
   83a42:	4b12      	ldr	r3, [pc, #72]	; (83a8c <UDPHS_Handler+0x168>)
   83a44:	4798      	blx	r3
		udd_sleep_mode(false); // Enter in SUSPEND mode
   83a46:	2000      	movs	r0, #0
   83a48:	4b06      	ldr	r3, [pc, #24]	; (83a64 <UDPHS_Handler+0x140>)
   83a4a:	4798      	blx	r3
		goto udd_interrupt_end;
   83a4c:	e7c7      	b.n	839de <UDPHS_Handler+0xba>
   83a4e:	bf00      	nop
   83a50:	00084781 	.word	0x00084781
   83a54:	00084db5 	.word	0x00084db5
   83a58:	400a4000 	.word	0x400a4000
   83a5c:	0008386d 	.word	0x0008386d
   83a60:	00083615 	.word	0x00083615
   83a64:	00082ee5 	.word	0x00082ee5
   83a68:	00081811 	.word	0x00081811
   83a6c:	20000354 	.word	0x20000354
   83a70:	0008181d 	.word	0x0008181d
   83a74:	00082af9 	.word	0x00082af9
   83a78:	00083441 	.word	0x00083441
   83a7c:	0008285d 	.word	0x0008285d
   83a80:	00082f5d 	.word	0x00082f5d
   83a84:	00082fc9 	.word	0x00082fc9
   83a88:	000847b5 	.word	0x000847b5
   83a8c:	000817f9 	.word	0x000817f9

00083a90 <udd_attach>:
{
   83a90:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   83a92:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i");
   83a96:	b672      	cpsid	i
   83a98:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   83a9c:	4b1d      	ldr	r3, [pc, #116]	; (83b14 <udd_attach+0x84>)
   83a9e:	2200      	movs	r2, #0
   83aa0:	701a      	strb	r2, [r3, #0]
	udd_sleep_mode(true);
   83aa2:	2001      	movs	r0, #1
   83aa4:	4b1c      	ldr	r3, [pc, #112]	; (83b18 <udd_attach+0x88>)
   83aa6:	4798      	blx	r3
	udd_enable_periph_ck();
   83aa8:	201d      	movs	r0, #29
   83aaa:	4b1c      	ldr	r3, [pc, #112]	; (83b1c <udd_attach+0x8c>)
   83aac:	4798      	blx	r3
	udd_attach_device();
   83aae:	4b1c      	ldr	r3, [pc, #112]	; (83b20 <udd_attach+0x90>)
   83ab0:	681a      	ldr	r2, [r3, #0]
   83ab2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
   83ab6:	601a      	str	r2, [r3, #0]
   83ab8:	681a      	ldr	r2, [r3, #0]
   83aba:	f422 7200 	bic.w	r2, r2, #512	; 0x200
   83abe:	601a      	str	r2, [r3, #0]
	udd_enable_reset_interrupt();
   83ac0:	691a      	ldr	r2, [r3, #16]
   83ac2:	f042 0210 	orr.w	r2, r2, #16
   83ac6:	611a      	str	r2, [r3, #16]
	udd_enable_suspend_interrupt();
   83ac8:	691a      	ldr	r2, [r3, #16]
   83aca:	f042 0202 	orr.w	r2, r2, #2
   83ace:	611a      	str	r2, [r3, #16]
	udd_enable_wake_up_interrupt();
   83ad0:	691a      	ldr	r2, [r3, #16]
   83ad2:	f042 0220 	orr.w	r2, r2, #32
   83ad6:	611a      	str	r2, [r3, #16]
	udd_enable_sof_interrupt();
   83ad8:	691a      	ldr	r2, [r3, #16]
   83ada:	f042 0208 	orr.w	r2, r2, #8
   83ade:	611a      	str	r2, [r3, #16]
	udd_enable_msof_interrupt();
   83ae0:	691a      	ldr	r2, [r3, #16]
   83ae2:	f042 0204 	orr.w	r2, r2, #4
   83ae6:	611a      	str	r2, [r3, #16]
	udd_ack_sof();
   83ae8:	2208      	movs	r2, #8
   83aea:	619a      	str	r2, [r3, #24]
	udd_ack_msof();
   83aec:	2204      	movs	r2, #4
   83aee:	619a      	str	r2, [r3, #24]
	udd_ack_reset();
   83af0:	2210      	movs	r2, #16
   83af2:	619a      	str	r2, [r3, #24]
	udd_ack_suspend();
   83af4:	2202      	movs	r2, #2
   83af6:	619a      	str	r2, [r3, #24]
	udd_ack_wake_up();
   83af8:	2220      	movs	r2, #32
   83afa:	619a      	str	r2, [r3, #24]
	udd_disable_periph_ck();
   83afc:	201d      	movs	r0, #29
   83afe:	4b09      	ldr	r3, [pc, #36]	; (83b24 <udd_attach+0x94>)
   83b00:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
   83b02:	b92c      	cbnz	r4, 83b10 <udd_attach+0x80>
		cpu_irq_enable();
   83b04:	4b03      	ldr	r3, [pc, #12]	; (83b14 <udd_attach+0x84>)
   83b06:	2201      	movs	r2, #1
   83b08:	701a      	strb	r2, [r3, #0]
   83b0a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   83b0e:	b662      	cpsie	i
}
   83b10:	bd10      	pop	{r4, pc}
   83b12:	bf00      	nop
   83b14:	20000354 	.word	0x20000354
   83b18:	00082ee5 	.word	0x00082ee5
   83b1c:	00084781 	.word	0x00084781
   83b20:	400a4000 	.word	0x400a4000
   83b24:	000847b5 	.word	0x000847b5

00083b28 <udd_enable>:
{
   83b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	sysclk_enable_usb();
   83b2a:	4b20      	ldr	r3, [pc, #128]	; (83bac <udd_enable+0x84>)
   83b2c:	4798      	blx	r3
	udd_enable_periph_ck();
   83b2e:	201d      	movs	r0, #29
   83b30:	4b1f      	ldr	r3, [pc, #124]	; (83bb0 <udd_enable+0x88>)
   83b32:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   83b34:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i");
   83b38:	b672      	cpsid	i
   83b3a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   83b3e:	4f1d      	ldr	r7, [pc, #116]	; (83bb4 <udd_enable+0x8c>)
   83b40:	2500      	movs	r5, #0
   83b42:	703d      	strb	r5, [r7, #0]
	udd_enable_periph();
   83b44:	4c1c      	ldr	r4, [pc, #112]	; (83bb8 <udd_enable+0x90>)
   83b46:	6823      	ldr	r3, [r4, #0]
   83b48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   83b4c:	6023      	str	r3, [r4, #0]
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   83b4e:	4b1b      	ldr	r3, [pc, #108]	; (83bbc <udd_enable+0x94>)
   83b50:	2250      	movs	r2, #80	; 0x50
   83b52:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   83b56:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   83b5a:	601a      	str	r2, [r3, #0]
	udd_ep_job_table_reset();
   83b5c:	4b18      	ldr	r3, [pc, #96]	; (83bc0 <udd_enable+0x98>)
   83b5e:	4798      	blx	r3
	udd_high_speed_enable();
   83b60:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
   83b64:	f023 0303 	bic.w	r3, r3, #3
   83b68:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
	pmc_set_fast_startup_input(PMC_FSMR_USBAL);
   83b6c:	f44f 2080 	mov.w	r0, #262144	; 0x40000
   83b70:	4b14      	ldr	r3, [pc, #80]	; (83bc4 <udd_enable+0x9c>)
   83b72:	4798      	blx	r3
	udd_b_idle = false;
   83b74:	4b14      	ldr	r3, [pc, #80]	; (83bc8 <udd_enable+0xa0>)
   83b76:	701d      	strb	r5, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   83b78:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i");
   83b7c:	b672      	cpsid	i
   83b7e:	f3bf 8f5f 	dmb	sy
   83b82:	703d      	strb	r5, [r7, #0]
	++sleepmgr_locks[mode];
   83b84:	4a11      	ldr	r2, [pc, #68]	; (83bcc <udd_enable+0xa4>)
   83b86:	78d3      	ldrb	r3, [r2, #3]
   83b88:	3301      	adds	r3, #1
   83b8a:	70d3      	strb	r3, [r2, #3]
	if (cpu_irq_is_enabled_flags(flags))
   83b8c:	b921      	cbnz	r1, 83b98 <udd_enable+0x70>
		cpu_irq_enable();
   83b8e:	2201      	movs	r2, #1
   83b90:	703a      	strb	r2, [r7, #0]
   83b92:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   83b96:	b662      	cpsie	i
	udd_attach();
   83b98:	4b0d      	ldr	r3, [pc, #52]	; (83bd0 <udd_enable+0xa8>)
   83b9a:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
   83b9c:	b92e      	cbnz	r6, 83baa <udd_enable+0x82>
		cpu_irq_enable();
   83b9e:	4b05      	ldr	r3, [pc, #20]	; (83bb4 <udd_enable+0x8c>)
   83ba0:	2201      	movs	r2, #1
   83ba2:	701a      	strb	r2, [r3, #0]
   83ba4:	f3bf 8f5f 	dmb	sy
   83ba8:	b662      	cpsie	i
}
   83baa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83bac:	000844f9 	.word	0x000844f9
   83bb0:	00084781 	.word	0x00084781
   83bb4:	20000354 	.word	0x20000354
   83bb8:	400a4000 	.word	0x400a4000
   83bbc:	e000e100 	.word	0xe000e100
   83bc0:	000833d5 	.word	0x000833d5
   83bc4:	000847f9 	.word	0x000847f9
   83bc8:	200018f1 	.word	0x200018f1
   83bcc:	2000195c 	.word	0x2000195c
   83bd0:	00083a91 	.word	0x00083a91

00083bd4 <udd_detach>:
{
   83bd4:	b508      	push	{r3, lr}
	udd_enable_periph_ck();
   83bd6:	201d      	movs	r0, #29
   83bd8:	4b08      	ldr	r3, [pc, #32]	; (83bfc <udd_detach+0x28>)
   83bda:	4798      	blx	r3
	udd_detach_device();
   83bdc:	4b08      	ldr	r3, [pc, #32]	; (83c00 <udd_detach+0x2c>)
   83bde:	681a      	ldr	r2, [r3, #0]
   83be0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
   83be4:	601a      	str	r2, [r3, #0]
   83be6:	681a      	ldr	r2, [r3, #0]
   83be8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   83bec:	601a      	str	r2, [r3, #0]
	udd_disable_periph_ck();
   83bee:	201d      	movs	r0, #29
   83bf0:	4b04      	ldr	r3, [pc, #16]	; (83c04 <udd_detach+0x30>)
   83bf2:	4798      	blx	r3
	udd_sleep_mode(false);
   83bf4:	2000      	movs	r0, #0
   83bf6:	4b04      	ldr	r3, [pc, #16]	; (83c08 <udd_detach+0x34>)
   83bf8:	4798      	blx	r3
}
   83bfa:	bd08      	pop	{r3, pc}
   83bfc:	00084781 	.word	0x00084781
   83c00:	400a4000 	.word	0x400a4000
   83c04:	000847b5 	.word	0x000847b5
   83c08:	00082ee5 	.word	0x00082ee5

00083c0c <udd_is_high_speed>:
	return !Is_udd_full_speed_mode();
   83c0c:	4b02      	ldr	r3, [pc, #8]	; (83c18 <udd_is_high_speed+0xc>)
   83c0e:	6958      	ldr	r0, [r3, #20]
   83c10:	f000 0001 	and.w	r0, r0, #1
}
   83c14:	4770      	bx	lr
   83c16:	bf00      	nop
   83c18:	400a4000 	.word	0x400a4000

00083c1c <udd_set_address>:
	udd_disable_address();
   83c1c:	4b08      	ldr	r3, [pc, #32]	; (83c40 <udd_set_address+0x24>)
   83c1e:	681a      	ldr	r2, [r3, #0]
   83c20:	f022 0280 	bic.w	r2, r2, #128	; 0x80
   83c24:	601a      	str	r2, [r3, #0]
	udd_configure_address(address);
   83c26:	681a      	ldr	r2, [r3, #0]
   83c28:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   83c2c:	f000 007f 	and.w	r0, r0, #127	; 0x7f
   83c30:	4302      	orrs	r2, r0
   83c32:	601a      	str	r2, [r3, #0]
	udd_enable_address();
   83c34:	681a      	ldr	r2, [r3, #0]
   83c36:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   83c3a:	601a      	str	r2, [r3, #0]
}
   83c3c:	4770      	bx	lr
   83c3e:	bf00      	nop
   83c40:	400a4000 	.word	0x400a4000

00083c44 <udd_getaddress>:
	return udd_get_configured_address();
   83c44:	4b02      	ldr	r3, [pc, #8]	; (83c50 <udd_getaddress+0xc>)
   83c46:	6818      	ldr	r0, [r3, #0]
}
   83c48:	f000 007f 	and.w	r0, r0, #127	; 0x7f
   83c4c:	4770      	bx	lr
   83c4e:	bf00      	nop
   83c50:	400a4000 	.word	0x400a4000

00083c54 <udd_get_frame_number>:
	return udd_frame_number();
   83c54:	4b02      	ldr	r3, [pc, #8]	; (83c60 <udd_get_frame_number+0xc>)
   83c56:	6858      	ldr	r0, [r3, #4]
}
   83c58:	f3c0 00ca 	ubfx	r0, r0, #3, #11
   83c5c:	4770      	bx	lr
   83c5e:	bf00      	nop
   83c60:	400a4000 	.word	0x400a4000

00083c64 <udd_set_setup_payload>:
	udd_g_ctrlreq.payload = payload;
   83c64:	4b01      	ldr	r3, [pc, #4]	; (83c6c <udd_set_setup_payload+0x8>)
   83c66:	6098      	str	r0, [r3, #8]
	udd_g_ctrlreq.payload_size = payload_size;
   83c68:	8199      	strh	r1, [r3, #12]
}
   83c6a:	4770      	bx	lr
   83c6c:	20001928 	.word	0x20001928

00083c70 <udd_ep_free>:
{
   83c70:	b510      	push	{r4, lr}
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   83c72:	f000 040f 	and.w	r4, r0, #15
	if (USB_DEVICE_MAX_EP < ep_index) {
   83c76:	2c02      	cmp	r4, #2
   83c78:	d900      	bls.n	83c7c <udd_ep_free+0xc>
}
   83c7a:	bd10      	pop	{r4, pc}
	udd_disable_endpoint(ep_index);
   83c7c:	4a0c      	ldr	r2, [pc, #48]	; (83cb0 <udd_ep_free+0x40>)
   83c7e:	eb02 1344 	add.w	r3, r2, r4, lsl #5
   83c82:	2101      	movs	r1, #1
   83c84:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
	udd_configure_endpoint_bank(ep_index, 0);
   83c88:	f104 0308 	add.w	r3, r4, #8
   83c8c:	015b      	lsls	r3, r3, #5
   83c8e:	58d1      	ldr	r1, [r2, r3]
   83c90:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
   83c94:	50d1      	str	r1, [r2, r3]
	udd_ep_abort_job(ep);
   83c96:	4b07      	ldr	r3, [pc, #28]	; (83cb4 <udd_ep_free+0x44>)
   83c98:	4798      	blx	r3
	udd_ep_job[ep_index - 1].stall_requested = false;
   83c9a:	3c01      	subs	r4, #1
   83c9c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   83ca0:	4b05      	ldr	r3, [pc, #20]	; (83cb8 <udd_ep_free+0x48>)
   83ca2:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
   83ca6:	7d23      	ldrb	r3, [r4, #20]
   83ca8:	f36f 0382 	bfc	r3, #2, #1
   83cac:	7523      	strb	r3, [r4, #20]
   83cae:	e7e4      	b.n	83c7a <udd_ep_free+0xa>
   83cb0:	400a4000 	.word	0x400a4000
   83cb4:	0008346d 	.word	0x0008346d
   83cb8:	200018f8 	.word	0x200018f8

00083cbc <udd_ep_is_halted>:
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   83cbc:	f000 000f 	and.w	r0, r0, #15
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
   83cc0:	1e43      	subs	r3, r0, #1
	return (Is_udd_endpoint_stall_requested(ep_index)
   83cc2:	0140      	lsls	r0, r0, #5
   83cc4:	f100 2040 	add.w	r0, r0, #1073758208	; 0x40004000
   83cc8:	f500 2020 	add.w	r0, r0, #655360	; 0xa0000
   83ccc:	f8d0 211c 	ldr.w	r2, [r0, #284]	; 0x11c
			|| ptr_job->stall_requested);
   83cd0:	f012 0f20 	tst.w	r2, #32
   83cd4:	d10a      	bne.n	83cec <udd_ep_is_halted+0x30>
   83cd6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   83cda:	4a06      	ldr	r2, [pc, #24]	; (83cf4 <udd_ep_is_halted+0x38>)
   83cdc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   83ce0:	7d1b      	ldrb	r3, [r3, #20]
   83ce2:	f013 0f04 	tst.w	r3, #4
   83ce6:	d003      	beq.n	83cf0 <udd_ep_is_halted+0x34>
   83ce8:	2001      	movs	r0, #1
   83cea:	4770      	bx	lr
   83cec:	2001      	movs	r0, #1
   83cee:	4770      	bx	lr
   83cf0:	2000      	movs	r0, #0
}
   83cf2:	4770      	bx	lr
   83cf4:	200018f8 	.word	0x200018f8

00083cf8 <udd_ep_set_halt>:
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   83cf8:	f000 030f 	and.w	r3, r0, #15
	if (USB_DEVICE_MAX_EP < ep_index) {
   83cfc:	2b02      	cmp	r3, #2
   83cfe:	d853      	bhi.n	83da8 <udd_ep_set_halt+0xb0>
	ptr_job = &udd_ep_job[ep_index - 1];
   83d00:	f103 3cff 	add.w	ip, r3, #4294967295
	if (Is_udd_endpoint_stall_requested(ep_index) // Endpoint stalled
   83d04:	015a      	lsls	r2, r3, #5
   83d06:	f102 2240 	add.w	r2, r2, #1073758208	; 0x40004000
   83d0a:	f502 2220 	add.w	r2, r2, #655360	; 0xa0000
   83d0e:	f8d2 211c 	ldr.w	r2, [r2, #284]	; 0x11c
   83d12:	f012 0f20 	tst.w	r2, #32
   83d16:	d149      	bne.n	83dac <udd_ep_set_halt+0xb4>
			|| ptr_job->stall_requested) { // Endpoint stall is requested
   83d18:	eb0c 024c 	add.w	r2, ip, ip, lsl #1
   83d1c:	4926      	ldr	r1, [pc, #152]	; (83db8 <udd_ep_set_halt+0xc0>)
   83d1e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
   83d22:	7d12      	ldrb	r2, [r2, #20]
   83d24:	f012 0f04 	tst.w	r2, #4
   83d28:	d142      	bne.n	83db0 <udd_ep_set_halt+0xb8>
	if (ptr_job->busy == true) {
   83d2a:	f012 0f01 	tst.w	r2, #1
   83d2e:	d141      	bne.n	83db4 <udd_ep_set_halt+0xbc>
	if ((ep & USB_EP_DIR_IN) && (0 != udd_nb_busy_bank(ep_index))) {
   83d30:	f010 0f80 	tst.w	r0, #128	; 0x80
   83d34:	d113      	bne.n	83d5e <udd_ep_set_halt+0x66>
	udd_disable_endpoint_bank_autoswitch(ep_index);
   83d36:	015b      	lsls	r3, r3, #5
   83d38:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   83d3c:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
   83d40:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   83d44:	f022 0202 	bic.w	r2, r2, #2
   83d48:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	udd_ack_stall(ep_index);
   83d4c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   83d50:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	udd_enable_stall_handshake(ep_index);
   83d54:	2220      	movs	r2, #32
   83d56:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	return true;
   83d5a:	2001      	movs	r0, #1
   83d5c:	4770      	bx	lr
	if ((ep & USB_EP_DIR_IN) && (0 != udd_nb_busy_bank(ep_index))) {
   83d5e:	015a      	lsls	r2, r3, #5
   83d60:	f102 2240 	add.w	r2, r2, #1073758208	; 0x40004000
   83d64:	f502 2220 	add.w	r2, r2, #655360	; 0xa0000
   83d68:	f8d2 211c 	ldr.w	r2, [r2, #284]	; 0x11c
   83d6c:	f412 2f40 	tst.w	r2, #786432	; 0xc0000
   83d70:	d0e1      	beq.n	83d36 <udd_ep_set_halt+0x3e>
			ptr_job->stall_requested = true;
   83d72:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
   83d76:	eb01 0ccc 	add.w	ip, r1, ip, lsl #3
   83d7a:	f89c 2014 	ldrb.w	r2, [ip, #20]
   83d7e:	f042 0204 	orr.w	r2, r2, #4
   83d82:	f88c 2014 	strb.w	r2, [ip, #20]
			udd_enable_bank_interrupt(ep_index);
   83d86:	4a0d      	ldr	r2, [pc, #52]	; (83dbc <udd_ep_set_halt+0xc4>)
   83d88:	f103 0108 	add.w	r1, r3, #8
   83d8c:	eb02 1141 	add.w	r1, r2, r1, lsl #5
   83d90:	f44f 2080 	mov.w	r0, #262144	; 0x40000
   83d94:	6048      	str	r0, [r1, #4]
			udd_enable_endpoint_interrupt(ep_index);
   83d96:	6911      	ldr	r1, [r2, #16]
   83d98:	f44f 7080 	mov.w	r0, #256	; 0x100
   83d9c:	fa00 f303 	lsl.w	r3, r0, r3
   83da0:	430b      	orrs	r3, r1
   83da2:	6113      	str	r3, [r2, #16]
			return true;
   83da4:	2001      	movs	r0, #1
   83da6:	4770      	bx	lr
		return false;
   83da8:	2000      	movs	r0, #0
   83daa:	4770      	bx	lr
		return true; // Already STALL
   83dac:	2001      	movs	r0, #1
   83dae:	4770      	bx	lr
   83db0:	2001      	movs	r0, #1
   83db2:	4770      	bx	lr
		return false; // Job on going, stall impossible
   83db4:	2000      	movs	r0, #0
}
   83db6:	4770      	bx	lr
   83db8:	200018f8 	.word	0x200018f8
   83dbc:	400a4000 	.word	0x400a4000

00083dc0 <udd_ep_clear_halt>:
	ep &= USB_EP_ADDR_MASK;
   83dc0:	f000 000f 	and.w	r0, r0, #15
	if (USB_DEVICE_MAX_EP < ep)
   83dc4:	2802      	cmp	r0, #2
   83dc6:	d86d      	bhi.n	83ea4 <udd_ep_clear_halt+0xe4>
{
   83dc8:	b510      	push	{r4, lr}
	ptr_job = &udd_ep_job[ep - 1];
   83dca:	1e43      	subs	r3, r0, #1
	if (ptr_job->stall_requested) {
   83dcc:	eb03 0143 	add.w	r1, r3, r3, lsl #1
   83dd0:	4a36      	ldr	r2, [pc, #216]	; (83eac <udd_ep_clear_halt+0xec>)
   83dd2:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
   83dd6:	7d12      	ldrb	r2, [r2, #20]
   83dd8:	f012 0f04 	tst.w	r2, #4
   83ddc:	d018      	beq.n	83e10 <udd_ep_clear_halt+0x50>
		ptr_job->stall_requested = false;
   83dde:	460a      	mov	r2, r1
   83de0:	4932      	ldr	r1, [pc, #200]	; (83eac <udd_ep_clear_halt+0xec>)
   83de2:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
   83de6:	7d11      	ldrb	r1, [r2, #20]
   83de8:	f36f 0182 	bfc	r1, #2, #1
   83dec:	7511      	strb	r1, [r2, #20]
		udd_disable_bank_interrupt(ep);
   83dee:	4a30      	ldr	r2, [pc, #192]	; (83eb0 <udd_ep_clear_halt+0xf0>)
   83df0:	eb02 1140 	add.w	r1, r2, r0, lsl #5
   83df4:	f44f 2480 	mov.w	r4, #262144	; 0x40000
   83df8:	f8c1 4108 	str.w	r4, [r1, #264]	; 0x108
		udd_disable_endpoint_interrupt(ep);
   83dfc:	6911      	ldr	r1, [r2, #16]
   83dfe:	f44f 7c80 	mov.w	ip, #256	; 0x100
   83e02:	fa0c fc00 	lsl.w	ip, ip, r0
   83e06:	ea21 010c 	bic.w	r1, r1, ip
   83e0a:	6111      	str	r1, [r2, #16]
		b_stall_cleared = true;
   83e0c:	2101      	movs	r1, #1
   83e0e:	e000      	b.n	83e12 <udd_ep_clear_halt+0x52>
	bool b_stall_cleared = false;
   83e10:	2100      	movs	r1, #0
	if (Is_udd_endpoint_stall_requested(ep)) {
   83e12:	0142      	lsls	r2, r0, #5
   83e14:	f102 2240 	add.w	r2, r2, #1073758208	; 0x40004000
   83e18:	f502 2220 	add.w	r2, r2, #655360	; 0xa0000
   83e1c:	f8d2 211c 	ldr.w	r2, [r2, #284]	; 0x11c
   83e20:	f012 0f20 	tst.w	r2, #32
   83e24:	d03a      	beq.n	83e9c <udd_ep_clear_halt+0xdc>
		if (Is_udd_stall(ep)) {
   83e26:	0142      	lsls	r2, r0, #5
   83e28:	f102 2240 	add.w	r2, r2, #1073758208	; 0x40004000
   83e2c:	f502 2220 	add.w	r2, r2, #655360	; 0xa0000
   83e30:	f8d2 211c 	ldr.w	r2, [r2, #284]	; 0x11c
   83e34:	f412 5f00 	tst.w	r2, #8192	; 0x2000
   83e38:	d00b      	beq.n	83e52 <udd_ep_clear_halt+0x92>
			udd_ack_stall(ep);
   83e3a:	0142      	lsls	r2, r0, #5
   83e3c:	f102 2240 	add.w	r2, r2, #1073758208	; 0x40004000
   83e40:	f502 2220 	add.w	r2, r2, #655360	; 0xa0000
   83e44:	f44f 5100 	mov.w	r1, #8192	; 0x2000
   83e48:	f8c2 1118 	str.w	r1, [r2, #280]	; 0x118
			udd_reset_data_toggle(ep);
   83e4c:	2140      	movs	r1, #64	; 0x40
   83e4e:	f8c2 1118 	str.w	r1, [r2, #280]	; 0x118
		udd_disable_stall_handshake(ep);
   83e52:	4a17      	ldr	r2, [pc, #92]	; (83eb0 <udd_ep_clear_halt+0xf0>)
   83e54:	eb02 1140 	add.w	r1, r2, r0, lsl #5
   83e58:	2420      	movs	r4, #32
   83e5a:	f8c1 4118 	str.w	r4, [r1, #280]	; 0x118
		udd_enable_endpoint_bank_autoswitch(ep);
   83e5e:	3008      	adds	r0, #8
   83e60:	eb02 1040 	add.w	r0, r2, r0, lsl #5
   83e64:	6842      	ldr	r2, [r0, #4]
   83e66:	f042 0202 	orr.w	r2, r2, #2
   83e6a:	6042      	str	r2, [r0, #4]
		if (ptr_job->busy == true) {
   83e6c:	eb03 0243 	add.w	r2, r3, r3, lsl #1
   83e70:	490e      	ldr	r1, [pc, #56]	; (83eac <udd_ep_clear_halt+0xec>)
   83e72:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
   83e76:	7d12      	ldrb	r2, [r2, #20]
   83e78:	f012 0f01 	tst.w	r2, #1
   83e7c:	d014      	beq.n	83ea8 <udd_ep_clear_halt+0xe8>
			ptr_job->busy = false;
   83e7e:	eb03 0243 	add.w	r2, r3, r3, lsl #1
   83e82:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
   83e86:	7d10      	ldrb	r0, [r2, #20]
   83e88:	f36f 0000 	bfc	r0, #0, #1
   83e8c:	7510      	strb	r0, [r2, #20]
			ptr_job->call_nohalt();
   83e8e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   83e92:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
   83e96:	4798      	blx	r3
	return true;
   83e98:	2001      	movs	r0, #1
}
   83e9a:	bd10      	pop	{r4, pc}
	if (b_stall_cleared) {
   83e9c:	2900      	cmp	r1, #0
   83e9e:	d1e5      	bne.n	83e6c <udd_ep_clear_halt+0xac>
	return true;
   83ea0:	2001      	movs	r0, #1
   83ea2:	e7fa      	b.n	83e9a <udd_ep_clear_halt+0xda>
		return false;
   83ea4:	2000      	movs	r0, #0
}
   83ea6:	4770      	bx	lr
	return true;
   83ea8:	2001      	movs	r0, #1
   83eaa:	e7f6      	b.n	83e9a <udd_ep_clear_halt+0xda>
   83eac:	200018f8 	.word	0x200018f8
   83eb0:	400a4000 	.word	0x400a4000

00083eb4 <udd_ep_run>:
	ep &= USB_EP_ADDR_MASK;
   83eb4:	f000 000f 	and.w	r0, r0, #15
	if (USB_DEVICE_MAX_EP < ep) {
   83eb8:	2802      	cmp	r0, #2
   83eba:	d86e      	bhi.n	83f9a <udd_ep_run+0xe6>
{
   83ebc:	b570      	push	{r4, r5, r6, lr}
	ptr_job = &udd_ep_job[ep - 1];
   83ebe:	f100 3eff 	add.w	lr, r0, #4294967295
	if ((!Is_udd_endpoint_enabled(ep))
   83ec2:	ea4f 1c40 	mov.w	ip, r0, lsl #5
   83ec6:	f10c 2c40 	add.w	ip, ip, #1073758208	; 0x40004000
   83eca:	f50c 2c20 	add.w	ip, ip, #655360	; 0xa0000
   83ece:	f8dc 410c 	ldr.w	r4, [ip, #268]	; 0x10c
   83ed2:	f014 0f01 	tst.w	r4, #1
   83ed6:	d062      	beq.n	83f9e <udd_ep_run+0xea>
			|| Is_udd_endpoint_stall_requested(ep)
   83ed8:	ea4f 1c40 	mov.w	ip, r0, lsl #5
   83edc:	f10c 2c40 	add.w	ip, ip, #1073758208	; 0x40004000
   83ee0:	f50c 2c20 	add.w	ip, ip, #655360	; 0xa0000
   83ee4:	f8dc 411c 	ldr.w	r4, [ip, #284]	; 0x11c
   83ee8:	f014 0f20 	tst.w	r4, #32
   83eec:	d159      	bne.n	83fa2 <udd_ep_run+0xee>
			|| ptr_job->stall_requested) {
   83eee:	eb0e 044e 	add.w	r4, lr, lr, lsl #1
   83ef2:	4d2e      	ldr	r5, [pc, #184]	; (83fac <udd_ep_run+0xf8>)
   83ef4:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
   83ef8:	7d24      	ldrb	r4, [r4, #20]
   83efa:	f014 0f04 	tst.w	r4, #4
   83efe:	d152      	bne.n	83fa6 <udd_ep_run+0xf2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   83f00:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i");
   83f04:	b672      	cpsid	i
   83f06:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   83f0a:	4c29      	ldr	r4, [pc, #164]	; (83fb0 <udd_ep_run+0xfc>)
   83f0c:	2500      	movs	r5, #0
   83f0e:	7025      	strb	r5, [r4, #0]
	if (ptr_job->busy == true) {
   83f10:	eb0e 044e 	add.w	r4, lr, lr, lsl #1
   83f14:	4d25      	ldr	r5, [pc, #148]	; (83fac <udd_ep_run+0xf8>)
   83f16:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
   83f1a:	7d24      	ldrb	r4, [r4, #20]
   83f1c:	f014 0f01 	tst.w	r4, #1
   83f20:	d120      	bne.n	83f64 <udd_ep_run+0xb0>
	ptr_job->busy = true;
   83f22:	eb0e 044e 	add.w	r4, lr, lr, lsl #1
   83f26:	4d21      	ldr	r5, [pc, #132]	; (83fac <udd_ep_run+0xf8>)
   83f28:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
   83f2c:	7d25      	ldrb	r5, [r4, #20]
   83f2e:	f045 0501 	orr.w	r5, r5, #1
   83f32:	7525      	strb	r5, [r4, #20]
	if (cpu_irq_is_enabled_flags(flags))
   83f34:	b92e      	cbnz	r6, 83f42 <udd_ep_run+0x8e>
		cpu_irq_enable();
   83f36:	4c1e      	ldr	r4, [pc, #120]	; (83fb0 <udd_ep_run+0xfc>)
   83f38:	2501      	movs	r5, #1
   83f3a:	7025      	strb	r5, [r4, #0]
   83f3c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   83f40:	b662      	cpsie	i
	ptr_job->buf = buf;
   83f42:	4d1a      	ldr	r5, [pc, #104]	; (83fac <udd_ep_run+0xf8>)
   83f44:	eb0e 064e 	add.w	r6, lr, lr, lsl #1
   83f48:	eb05 04c6 	add.w	r4, r5, r6, lsl #3
   83f4c:	6062      	str	r2, [r4, #4]
	ptr_job->buf_size = buf_size;
   83f4e:	60a3      	str	r3, [r4, #8]
	ptr_job->buf_cnt = 0;
   83f50:	2200      	movs	r2, #0
   83f52:	60e2      	str	r2, [r4, #12]
	ptr_job->buf_load = 0;
   83f54:	6122      	str	r2, [r4, #16]
	ptr_job->call_trans = callback;
   83f56:	9a04      	ldr	r2, [sp, #16]
   83f58:	f845 2036 	str.w	r2, [r5, r6, lsl #3]
	ptr_job->b_shortpacket = b_shortpacket || (buf_size == 0);
   83f5c:	b959      	cbnz	r1, 83f76 <udd_ep_run+0xc2>
   83f5e:	b9d3      	cbnz	r3, 83f96 <udd_ep_run+0xe2>
   83f60:	2201      	movs	r2, #1
   83f62:	e009      	b.n	83f78 <udd_ep_run+0xc4>
	if (cpu_irq_is_enabled_flags(flags))
   83f64:	b92e      	cbnz	r6, 83f72 <udd_ep_run+0xbe>
		cpu_irq_enable();
   83f66:	4b12      	ldr	r3, [pc, #72]	; (83fb0 <udd_ep_run+0xfc>)
   83f68:	2201      	movs	r2, #1
   83f6a:	701a      	strb	r2, [r3, #0]
   83f6c:	f3bf 8f5f 	dmb	sy
   83f70:	b662      	cpsie	i
		return false; // Job already on going
   83f72:	2000      	movs	r0, #0
   83f74:	e014      	b.n	83fa0 <udd_ep_run+0xec>
	ptr_job->b_shortpacket = b_shortpacket || (buf_size == 0);
   83f76:	2201      	movs	r2, #1
   83f78:	eb0e 0e4e 	add.w	lr, lr, lr, lsl #1
   83f7c:	4b0b      	ldr	r3, [pc, #44]	; (83fac <udd_ep_run+0xf8>)
   83f7e:	eb03 0ece 	add.w	lr, r3, lr, lsl #3
   83f82:	f89e 3014 	ldrb.w	r3, [lr, #20]
   83f86:	f362 0341 	bfi	r3, r2, #1, #1
   83f8a:	f88e 3014 	strb.w	r3, [lr, #20]
	udd_ep_trans_done(ep);
   83f8e:	4b09      	ldr	r3, [pc, #36]	; (83fb4 <udd_ep_run+0x100>)
   83f90:	4798      	blx	r3
	return true;
   83f92:	2001      	movs	r0, #1
   83f94:	e004      	b.n	83fa0 <udd_ep_run+0xec>
	ptr_job->b_shortpacket = b_shortpacket || (buf_size == 0);
   83f96:	2200      	movs	r2, #0
   83f98:	e7ee      	b.n	83f78 <udd_ep_run+0xc4>
		return false;
   83f9a:	2000      	movs	r0, #0
}
   83f9c:	4770      	bx	lr
		return false; // Endpoint is halted
   83f9e:	2000      	movs	r0, #0
}
   83fa0:	bd70      	pop	{r4, r5, r6, pc}
		return false; // Endpoint is halted
   83fa2:	2000      	movs	r0, #0
   83fa4:	e7fc      	b.n	83fa0 <udd_ep_run+0xec>
   83fa6:	2000      	movs	r0, #0
   83fa8:	e7fa      	b.n	83fa0 <udd_ep_run+0xec>
   83faa:	bf00      	nop
   83fac:	200018f8 	.word	0x200018f8
   83fb0:	20000354 	.word	0x20000354
   83fb4:	00083491 	.word	0x00083491

00083fb8 <udd_ep_alloc>:
{
   83fb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83fbc:	b082      	sub	sp, #8
	ep = ep & USB_EP_ADDR_MASK;
   83fbe:	f000 040f 	and.w	r4, r0, #15
	if (ep > USB_DEVICE_MAX_EP) {
   83fc2:	2c02      	cmp	r4, #2
   83fc4:	f200 8139 	bhi.w	8423a <udd_ep_alloc+0x282>
   83fc8:	fa4f fc80 	sxtb.w	ip, r0
	if (Is_udd_endpoint_enabled(ep)) {
   83fcc:	4625      	mov	r5, r4
   83fce:	0163      	lsls	r3, r4, #5
   83fd0:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   83fd4:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
   83fd8:	f8d3 610c 	ldr.w	r6, [r3, #268]	; 0x10c
   83fdc:	f016 0601 	ands.w	r6, r6, #1
   83fe0:	f040 812f 	bne.w	84242 <udd_ep_alloc+0x28a>
	switch (bmAttributes & USB_EP_TYPE_MASK) {
   83fe4:	f001 0803 	and.w	r8, r1, #3
   83fe8:	f1b8 0f02 	cmp.w	r8, #2
   83fec:	d014      	beq.n	84018 <udd_ep_alloc+0x60>
   83fee:	f1b8 0f03 	cmp.w	r8, #3
   83ff2:	d02c      	beq.n	8404e <udd_ep_alloc+0x96>
   83ff4:	f1b8 0f01 	cmp.w	r8, #1
   83ff8:	d001      	beq.n	83ffe <udd_ep_alloc+0x46>
   83ffa:	2000      	movs	r0, #0
   83ffc:	e11e      	b.n	8423c <udd_ep_alloc+0x284>
		b_iso_hbw = Is_udd_endpoint_high_bw_supported(ep);
   83ffe:	b13c      	cbz	r4, 84010 <udd_ep_alloc+0x58>
   84000:	2c03      	cmp	r4, #3
   84002:	d007      	beq.n	84014 <udd_ep_alloc+0x5c>
   84004:	2c04      	cmp	r4, #4
   84006:	d001      	beq.n	8400c <udd_ep_alloc+0x54>
   84008:	2001      	movs	r0, #1
	switch (nb_bank) {
   8400a:	e023      	b.n	84054 <udd_ep_alloc+0x9c>
		b_iso_hbw = Is_udd_endpoint_high_bw_supported(ep);
   8400c:	2000      	movs	r0, #0
   8400e:	e021      	b.n	84054 <udd_ep_alloc+0x9c>
   84010:	2000      	movs	r0, #0
   84012:	e01f      	b.n	84054 <udd_ep_alloc+0x9c>
   84014:	2000      	movs	r0, #0
   84016:	e01d      	b.n	84054 <udd_ep_alloc+0x9c>
		nb_bank = UDD_BULK_NB_BANK(ep);
   84018:	2c05      	cmp	r4, #5
   8401a:	d006      	beq.n	8402a <udd_ep_alloc+0x72>
   8401c:	2c85      	cmp	r4, #133	; 0x85
   8401e:	d011      	beq.n	84044 <udd_ep_alloc+0x8c>
   84020:	2c06      	cmp	r4, #6
   84022:	d004      	beq.n	8402e <udd_ep_alloc+0x76>
   84024:	f04f 0801 	mov.w	r8, #1
   84028:	e001      	b.n	8402e <udd_ep_alloc+0x76>
   8402a:	f04f 0803 	mov.w	r8, #3
	switch (nb_bank) {
   8402e:	f1b8 0f02 	cmp.w	r8, #2
   84032:	d037      	beq.n	840a4 <udd_ep_alloc+0xec>
   84034:	f1b8 0f03 	cmp.w	r8, #3
   84038:	d036      	beq.n	840a8 <udd_ep_alloc+0xf0>
   8403a:	f1b8 0f01 	cmp.w	r8, #1
   8403e:	d004      	beq.n	8404a <udd_ep_alloc+0x92>
   84040:	2000      	movs	r0, #0
   84042:	e0fb      	b.n	8423c <udd_ep_alloc+0x284>
		nb_bank = UDD_BULK_NB_BANK(ep);
   84044:	f04f 0803 	mov.w	r8, #3
   84048:	e7f1      	b.n	8402e <udd_ep_alloc+0x76>
	switch (nb_bank) {
   8404a:	2000      	movs	r0, #0
   8404c:	e002      	b.n	84054 <udd_ep_alloc+0x9c>
	switch (bmAttributes & USB_EP_TYPE_MASK) {
   8404e:	2000      	movs	r0, #0
   84050:	f04f 0801 	mov.w	r8, #1
	if (b_iso_hbw) {
   84054:	b380      	cbz	r0, 840b8 <udd_ep_alloc+0x100>
		switch(MaxEndpointSize & (0x3u << 11)) {
   84056:	f402 53c0 	and.w	r3, r2, #6144	; 0x1800
   8405a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
   8405e:	d025      	beq.n	840ac <udd_ep_alloc+0xf4>
   84060:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
   84064:	d125      	bne.n	840b2 <udd_ep_alloc+0xfa>
			nb_tran = 3;
   84066:	f04f 0e03 	mov.w	lr, #3
		MaxEndpointSize &= ~(0x3u << 11);
   8406a:	f422 52c0 	bic.w	r2, r2, #6144	; 0x1800
   8406e:	b292      	uxth	r2, r2
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
   84070:	f105 0308 	add.w	r3, r5, #8
   84074:	015b      	lsls	r3, r3, #5
   84076:	4f76      	ldr	r7, [pc, #472]	; (84250 <udd_ep_alloc+0x298>)
   84078:	58ff      	ldr	r7, [r7, r3]
   8407a:	f427 777f 	bic.w	r7, r7, #1020	; 0x3fc
   8407e:	f027 0703 	bic.w	r7, r7, #3
   84082:	010b      	lsls	r3, r1, #4
   84084:	f003 0330 	and.w	r3, r3, #48	; 0x30
   84088:	f1bc 0f00 	cmp.w	ip, #0
   8408c:	db1b      	blt.n	840c6 <udd_ep_alloc+0x10e>
   8408e:	4631      	mov	r1, r6
   84090:	430b      	orrs	r3, r1
   84092:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
   84096:	d218      	bcs.n	840ca <udd_ep_alloc+0x112>
   84098:	2a08      	cmp	r2, #8
   8409a:	bf38      	it	cc
   8409c:	2208      	movcc	r2, #8
   8409e:	0052      	lsls	r2, r2, #1
   840a0:	3a01      	subs	r2, #1
   840a2:	e014      	b.n	840ce <udd_ep_alloc+0x116>
	bool b_iso_hbw = false;
   840a4:	2000      	movs	r0, #0
   840a6:	e7d5      	b.n	84054 <udd_ep_alloc+0x9c>
   840a8:	2000      	movs	r0, #0
   840aa:	e7d3      	b.n	84054 <udd_ep_alloc+0x9c>
		switch(MaxEndpointSize & (0x3u << 11)) {
   840ac:	f04f 0e02 	mov.w	lr, #2
   840b0:	e7db      	b.n	8406a <udd_ep_alloc+0xb2>
			nb_tran = 1;
   840b2:	f04f 0e01 	mov.w	lr, #1
   840b6:	e7d8      	b.n	8406a <udd_ep_alloc+0xb2>
	} else if (MaxEndpointSize & (0x3u << 11)) {
   840b8:	f412 5fc0 	tst.w	r2, #6144	; 0x1800
   840bc:	f040 80be 	bne.w	8423c <udd_ep_alloc+0x284>
	uint8_t nb_bank, bank, nb_tran = 0, i;
   840c0:	f04f 0e00 	mov.w	lr, #0
   840c4:	e7d4      	b.n	84070 <udd_ep_alloc+0xb8>
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
   840c6:	2108      	movs	r1, #8
   840c8:	e7e2      	b.n	84090 <udd_ep_alloc+0xd8>
   840ca:	f240 72ff 	movw	r2, #2047	; 0x7ff
   840ce:	fab2 f282 	clz	r2, r2
   840d2:	f1c2 021c 	rsb	r2, r2, #28
   840d6:	4313      	orrs	r3, r2
   840d8:	ea43 1388 	orr.w	r3, r3, r8, lsl #6
   840dc:	b108      	cbz	r0, 840e2 <udd_ep_alloc+0x12a>
   840de:	ea4f 260e 	mov.w	r6, lr, lsl #8
   840e2:	4333      	orrs	r3, r6
   840e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
   840e8:	433b      	orrs	r3, r7
   840ea:	4959      	ldr	r1, [pc, #356]	; (84250 <udd_ep_alloc+0x298>)
   840ec:	f105 0208 	add.w	r2, r5, #8
   840f0:	0152      	lsls	r2, r2, #5
   840f2:	508b      	str	r3, [r1, r2]
	if (!Is_udd_endpoint_mapped(ep)) {
   840f4:	588b      	ldr	r3, [r1, r2]
   840f6:	2b00      	cmp	r3, #0
   840f8:	f280 80a5 	bge.w	84246 <udd_ep_alloc+0x28e>
	udd_enable_endpoint(ep);
   840fc:	f102 2540 	add.w	r5, r2, #1073758208	; 0x40004000
   84100:	f505 2520 	add.w	r5, r5, #655360	; 0xa0000
   84104:	2301      	movs	r3, #1
   84106:	606b      	str	r3, [r5, #4]
	for (i = USB_DEVICE_MAX_EP; i >= ep; i--) {
   84108:	2302      	movs	r3, #2
	ep_allocated = 0;
   8410a:	2500      	movs	r5, #0
	for (i = USB_DEVICE_MAX_EP; i >= ep; i--) {
   8410c:	e001      	b.n	84112 <udd_ep_alloc+0x15a>
   8410e:	3b01      	subs	r3, #1
   84110:	b2db      	uxtb	r3, r3
   84112:	42a3      	cmp	r3, r4
   84114:	d339      	bcc.n	8418a <udd_ep_alloc+0x1d2>
		if (Is_udd_endpoint_enabled(i)) {
   84116:	015a      	lsls	r2, r3, #5
   84118:	f102 2240 	add.w	r2, r2, #1073758208	; 0x40004000
   8411c:	f502 2220 	add.w	r2, r2, #655360	; 0xa0000
   84120:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
   84124:	f012 0f01 	tst.w	r2, #1
   84128:	d0f1      	beq.n	8410e <udd_ep_alloc+0x156>
			bank = udd_get_endpoint_bank(i);
   8412a:	4849      	ldr	r0, [pc, #292]	; (84250 <udd_ep_alloc+0x298>)
   8412c:	f103 0108 	add.w	r1, r3, #8
   84130:	0149      	lsls	r1, r1, #5
   84132:	5842      	ldr	r2, [r0, r1]
   84134:	f3c2 1281 	ubfx	r2, r2, #6, #2
			ep_allocated |=  bank << (i * 2);
   84138:	005e      	lsls	r6, r3, #1
   8413a:	40b2      	lsls	r2, r6
   8413c:	4315      	orrs	r5, r2
   8413e:	b2ad      	uxth	r5, r5
			udd_disable_endpoint(i);
   84140:	eb00 1243 	add.w	r2, r0, r3, lsl #5
   84144:	2601      	movs	r6, #1
   84146:	f8c2 6108 	str.w	r6, [r2, #264]	; 0x108
			udd_configure_endpoint_bank(i, 0);
   8414a:	5842      	ldr	r2, [r0, r1]
   8414c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
   84150:	5042      	str	r2, [r0, r1]
   84152:	e7dc      	b.n	8410e <udd_ep_alloc+0x156>
			if (NULL == ptr_job->call_trans) {
   84154:	eb00 0240 	add.w	r2, r0, r0, lsl #1
   84158:	493e      	ldr	r1, [pc, #248]	; (84254 <udd_ep_alloc+0x29c>)
   8415a:	f851 5032 	ldr.w	r5, [r1, r2, lsl #3]
   8415e:	2d00      	cmp	r5, #0
   84160:	d073      	beq.n	8424a <udd_ep_alloc+0x292>
			if (Is_udd_endpoint_in(i)) {
   84162:	f857 300e 	ldr.w	r3, [r7, lr]
   84166:	f013 0f08 	tst.w	r3, #8
   8416a:	d001      	beq.n	84170 <udd_ep_alloc+0x1b8>
				i |= USB_EP_DIR_IN;
   8416c:	f044 0480 	orr.w	r4, r4, #128	; 0x80
			ptr_job->call_trans(UDD_EP_TRANSFER_ABORT,
   84170:	eb00 0340 	add.w	r3, r0, r0, lsl #1
   84174:	4a37      	ldr	r2, [pc, #220]	; (84254 <udd_ep_alloc+0x29c>)
   84176:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   8417a:	4622      	mov	r2, r4
   8417c:	68d9      	ldr	r1, [r3, #12]
   8417e:	2001      	movs	r0, #1
   84180:	47a8      	blx	r5
			return false;
   84182:	2000      	movs	r0, #0
   84184:	e05a      	b.n	8423c <udd_ep_alloc+0x284>
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
   84186:	3401      	adds	r4, #1
   84188:	b2e4      	uxtb	r4, r4
   8418a:	2c02      	cmp	r4, #2
   8418c:	d853      	bhi.n	84236 <udd_ep_alloc+0x27e>
		udd_ep_job_t *ptr_job = &udd_ep_job[i - 1];
   8418e:	4623      	mov	r3, r4
   84190:	1e60      	subs	r0, r4, #1
		bool b_restart = ptr_job->busy;
   84192:	eb00 0140 	add.w	r1, r0, r0, lsl #1
   84196:	4a2f      	ldr	r2, [pc, #188]	; (84254 <udd_ep_alloc+0x29c>)
   84198:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
   8419c:	7d16      	ldrb	r6, [r2, #20]
   8419e:	f006 0601 	and.w	r6, r6, #1
		bank = (ep_allocated >> (i * 2)) & 0x03;
   841a2:	0062      	lsls	r2, r4, #1
   841a4:	fa45 f202 	asr.w	r2, r5, r2
		if (bank == 0) {
   841a8:	f012 0203 	ands.w	r2, r2, #3
   841ac:	d0eb      	beq.n	84186 <udd_ep_alloc+0x1ce>
		ptr_job->busy = false;
   841ae:	4f29      	ldr	r7, [pc, #164]	; (84254 <udd_ep_alloc+0x29c>)
   841b0:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
   841b4:	7d0f      	ldrb	r7, [r1, #20]
   841b6:	f36f 0700 	bfc	r7, #0, #1
   841ba:	750f      	strb	r7, [r1, #20]
		udd_configure_endpoint_bank(i, bank);
   841bc:	4f24      	ldr	r7, [pc, #144]	; (84250 <udd_ep_alloc+0x298>)
   841be:	f104 0108 	add.w	r1, r4, #8
   841c2:	ea4f 1e41 	mov.w	lr, r1, lsl #5
   841c6:	eb07 1c41 	add.w	ip, r7, r1, lsl #5
   841ca:	f857 100e 	ldr.w	r1, [r7, lr]
   841ce:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
   841d2:	ea41 1282 	orr.w	r2, r1, r2, lsl #6
   841d6:	f847 200e 	str.w	r2, [r7, lr]
		udd_enable_endpoint(i);
   841da:	2201      	movs	r2, #1
   841dc:	f8cc 2004 	str.w	r2, [ip, #4]
		if (!Is_udd_endpoint_mapped(i)) {
   841e0:	f857 200e 	ldr.w	r2, [r7, lr]
   841e4:	2a00      	cmp	r2, #0
   841e6:	dab5      	bge.n	84154 <udd_ep_alloc+0x19c>
		udd_enable_endpoint_bank_autoswitch(i);
   841e8:	3308      	adds	r3, #8
   841ea:	015b      	lsls	r3, r3, #5
   841ec:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   841f0:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
   841f4:	685a      	ldr	r2, [r3, #4]
   841f6:	f042 0202 	orr.w	r2, r2, #2
   841fa:	605a      	str	r2, [r3, #4]
		if (b_restart) {
   841fc:	2e00      	cmp	r6, #0
   841fe:	d0c2      	beq.n	84186 <udd_ep_alloc+0x1ce>
			ptr_job->buf_cnt -= ptr_job->buf_load;
   84200:	4e14      	ldr	r6, [pc, #80]	; (84254 <udd_ep_alloc+0x29c>)
   84202:	eb00 0340 	add.w	r3, r0, r0, lsl #1
   84206:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
   8420a:	6919      	ldr	r1, [r3, #16]
   8420c:	68da      	ldr	r2, [r3, #12]
   8420e:	1a52      	subs	r2, r2, r1
   84210:	60da      	str	r2, [r3, #12]
					ptr_job->b_shortpacket,
   84212:	7d19      	ldrb	r1, [r3, #20]
					&ptr_job->buf[ptr_job->buf_cnt],
   84214:	685f      	ldr	r7, [r3, #4]
					ptr_job->buf_size
   84216:	689b      	ldr	r3, [r3, #8]
			b_restart = udd_ep_run(i,
   84218:	eb00 0040 	add.w	r0, r0, r0, lsl #1
   8421c:	f856 0030 	ldr.w	r0, [r6, r0, lsl #3]
   84220:	9000      	str	r0, [sp, #0]
   84222:	1a9b      	subs	r3, r3, r2
   84224:	443a      	add	r2, r7
   84226:	f3c1 0140 	ubfx	r1, r1, #1, #1
   8422a:	4620      	mov	r0, r4
   8422c:	4e0a      	ldr	r6, [pc, #40]	; (84258 <udd_ep_alloc+0x2a0>)
   8422e:	47b0      	blx	r6
			if (!b_restart) {
   84230:	2800      	cmp	r0, #0
   84232:	d1a8      	bne.n	84186 <udd_ep_alloc+0x1ce>
   84234:	e002      	b.n	8423c <udd_ep_alloc+0x284>
	return true;
   84236:	2001      	movs	r0, #1
   84238:	e000      	b.n	8423c <udd_ep_alloc+0x284>
		return false;
   8423a:	2000      	movs	r0, #0
}
   8423c:	b002      	add	sp, #8
   8423e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return false;
   84242:	2000      	movs	r0, #0
   84244:	e7fa      	b.n	8423c <udd_ep_alloc+0x284>
		return false;
   84246:	2000      	movs	r0, #0
   84248:	e7f8      	b.n	8423c <udd_ep_alloc+0x284>
				return false;
   8424a:	2000      	movs	r0, #0
   8424c:	e7f6      	b.n	8423c <udd_ep_alloc+0x284>
   8424e:	bf00      	nop
   84250:	400a4000 	.word	0x400a4000
   84254:	200018f8 	.word	0x200018f8
   84258:	00083eb5 	.word	0x00083eb5

0008425c <udd_ep_abort>:
{
   8425c:	b508      	push	{r3, lr}
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   8425e:	f000 020f 	and.w	r2, r0, #15
	udd_endpoint_dma_set_control(ep_index, 0);
   84262:	4b14      	ldr	r3, [pc, #80]	; (842b4 <udd_ep_abort+0x58>)
   84264:	eb03 1302 	add.w	r3, r3, r2, lsl #4
   84268:	2100      	movs	r1, #0
   8426a:	6099      	str	r1, [r3, #8]
	if (ep & USB_EP_DIR_IN) {
   8426c:	f010 0f80 	tst.w	r0, #128	; 0x80
   84270:	d115      	bne.n	8429e <udd_ep_abort+0x42>
	udd_ep_abort_job(ep);
   84272:	4b11      	ldr	r3, [pc, #68]	; (842b8 <udd_ep_abort+0x5c>)
   84274:	4798      	blx	r3
}
   84276:	bd08      	pop	{r3, pc}
			udd_kill_last_in_bank(ep_index);
   84278:	0153      	lsls	r3, r2, #5
   8427a:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8427e:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
   84282:	f44f 7100 	mov.w	r1, #512	; 0x200
   84286:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
			while(Is_udd_kill_last(ep_index));
   8428a:	0153      	lsls	r3, r2, #5
   8428c:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   84290:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
   84294:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   84298:	f413 7f00 	tst.w	r3, #512	; 0x200
   8429c:	d1f5      	bne.n	8428a <udd_ep_abort+0x2e>
		for(;udd_nb_busy_bank(ep_index);) {
   8429e:	0153      	lsls	r3, r2, #5
   842a0:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   842a4:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
   842a8:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   842ac:	f413 2f40 	tst.w	r3, #786432	; 0xc0000
   842b0:	d1e2      	bne.n	84278 <udd_ep_abort+0x1c>
   842b2:	e7de      	b.n	84272 <udd_ep_abort+0x16>
   842b4:	400a4300 	.word	0x400a4300
   842b8:	0008346d 	.word	0x0008346d

000842bc <udd_test_mode_j>:
	udd_enable_hs_test_mode();
   842bc:	4a07      	ldr	r2, [pc, #28]	; (842dc <udd_test_mode_j+0x20>)
   842be:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
   842c2:	f023 0303 	bic.w	r3, r3, #3
   842c6:	f043 0302 	orr.w	r3, r3, #2
   842ca:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
	udd_enable_hs_test_mode_j();
   842ce:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
   842d2:	f043 0304 	orr.w	r3, r3, #4
   842d6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
}
   842da:	4770      	bx	lr
   842dc:	400a4000 	.word	0x400a4000

000842e0 <udd_test_mode_k>:
	udd_enable_hs_test_mode();
   842e0:	4a07      	ldr	r2, [pc, #28]	; (84300 <udd_test_mode_k+0x20>)
   842e2:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
   842e6:	f023 0303 	bic.w	r3, r3, #3
   842ea:	f043 0302 	orr.w	r3, r3, #2
   842ee:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
	udd_enable_hs_test_mode_k();
   842f2:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
   842f6:	f043 0308 	orr.w	r3, r3, #8
   842fa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
}
   842fe:	4770      	bx	lr
   84300:	400a4000 	.word	0x400a4000

00084304 <udd_test_mode_se0_nak>:
	udd_enable_hs_test_mode();
   84304:	4a04      	ldr	r2, [pc, #16]	; (84318 <udd_test_mode_se0_nak+0x14>)
   84306:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
   8430a:	f023 0303 	bic.w	r3, r3, #3
   8430e:	f043 0302 	orr.w	r3, r3, #2
   84312:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
}
   84316:	4770      	bx	lr
   84318:	400a4000 	.word	0x400a4000

0008431c <udd_test_mode_packet>:
{
   8431c:	b410      	push	{r4}
   8431e:	b08f      	sub	sp, #60	; 0x3c
	const uint8_t test_packet[] = {
   84320:	46ec      	mov	ip, sp
   84322:	4c23      	ldr	r4, [pc, #140]	; (843b0 <udd_test_mode_packet+0x94>)
   84324:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
   84326:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
   8432a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
   8432c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
   84330:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
   84332:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
   84336:	e894 0003 	ldmia.w	r4, {r0, r1}
   8433a:	f84c 0b04 	str.w	r0, [ip], #4
   8433e:	f88c 1000 	strb.w	r1, [ip]
	udd_disable_endpoint(0);
   84342:	4b1c      	ldr	r3, [pc, #112]	; (843b4 <udd_test_mode_packet+0x98>)
   84344:	2101      	movs	r1, #1
   84346:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
	udd_configure_endpoint(0, // endpoint number: 0
   8434a:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
   8434e:	f422 727f 	bic.w	r2, r2, #1020	; 0x3fc
   84352:	f022 0203 	bic.w	r2, r2, #3
   84356:	f042 026b 	orr.w	r2, r2, #107	; 0x6b
   8435a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	udd_enable_endpoint(0);
   8435e:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	udd_enable_hs_test_mode();
   84362:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
   84366:	f022 0203 	bic.w	r2, r2, #3
   8436a:	f042 0202 	orr.w	r2, r2, #2
   8436e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
	udd_enable_hs_test_mode_packet();
   84372:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
   84376:	f042 0210 	orr.w	r2, r2, #16
   8437a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
	ptr_src = test_packet;
   8437e:	466a      	mov	r2, sp
	ptr_dest = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
   84380:	4b0d      	ldr	r3, [pc, #52]	; (843b8 <udd_test_mode_packet+0x9c>)
	for (i = 0; i < sizeof(test_packet); i++) {
   84382:	2100      	movs	r1, #0
   84384:	e005      	b.n	84392 <udd_test_mode_packet+0x76>
		*ptr_dest++ = *ptr_src++;
   84386:	f812 0b01 	ldrb.w	r0, [r2], #1
   8438a:	f803 0b01 	strb.w	r0, [r3], #1
	for (i = 0; i < sizeof(test_packet); i++) {
   8438e:	3101      	adds	r1, #1
   84390:	b2c9      	uxtb	r1, r1
   84392:	2934      	cmp	r1, #52	; 0x34
   84394:	d9f7      	bls.n	84386 <udd_test_mode_packet+0x6a>
	udd_ack_in_send(0);
   84396:	4b07      	ldr	r3, [pc, #28]	; (843b4 <udd_test_mode_packet+0x98>)
   84398:	f44f 6280 	mov.w	r2, #1024	; 0x400
   8439c:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	udd_raise_tx_pkt_ready(0);
   843a0:	f44f 6200 	mov.w	r2, #2048	; 0x800
   843a4:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
}
   843a8:	b00f      	add	sp, #60	; 0x3c
   843aa:	bc10      	pop	{r4}
   843ac:	4770      	bx	lr
   843ae:	bf00      	nop
   843b0:	0008c15c 	.word	0x0008c15c
   843b4:	400a4000 	.word	0x400a4000
   843b8:	20180000 	.word	0x20180000

000843bc <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   843bc:	b570      	push	{r4, r5, r6, lr}
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   843be:	3801      	subs	r0, #1
   843c0:	2802      	cmp	r0, #2
   843c2:	d813      	bhi.n	843ec <_write+0x30>
   843c4:	460c      	mov	r4, r1
   843c6:	4615      	mov	r5, r2
	int nChars = 0;
   843c8:	2600      	movs	r6, #0
   843ca:	e001      	b.n	843d0 <_write+0x14>

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
   843cc:	3601      	adds	r6, #1
	for (; len != 0; --len) {
   843ce:	3d01      	subs	r5, #1
   843d0:	b155      	cbz	r5, 843e8 <_write+0x2c>
		if (ptr_put(stdio_base, *ptr++) < 0) {
   843d2:	4b08      	ldr	r3, [pc, #32]	; (843f4 <_write+0x38>)
   843d4:	6818      	ldr	r0, [r3, #0]
   843d6:	4b08      	ldr	r3, [pc, #32]	; (843f8 <_write+0x3c>)
   843d8:	681b      	ldr	r3, [r3, #0]
   843da:	f814 1b01 	ldrb.w	r1, [r4], #1
   843de:	4798      	blx	r3
   843e0:	2800      	cmp	r0, #0
   843e2:	daf3      	bge.n	843cc <_write+0x10>
			return -1;
   843e4:	f04f 36ff 	mov.w	r6, #4294967295
	}
	return nChars;
}
   843e8:	4630      	mov	r0, r6
   843ea:	bd70      	pop	{r4, r5, r6, pc}
		return -1;
   843ec:	f04f 36ff 	mov.w	r6, #4294967295
   843f0:	e7fa      	b.n	843e8 <_write+0x2c>
   843f2:	bf00      	nop
   843f4:	20001944 	.word	0x20001944
   843f8:	20001940 	.word	0x20001940

000843fc <LED_Off>:
 * \param led_gpio LED to turn off (LEDx_GPIO).
 *
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_Off(uint32_t led_gpio)
{
   843fc:	b538      	push	{r3, r4, r5, lr}
   843fe:	4605      	mov	r5, r0
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
   84400:	2400      	movs	r4, #0
   84402:	e003      	b.n	8440c <LED_Off+0x10>
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
				gpio_set_pin_low(led_gpio);
   84404:	4628      	mov	r0, r5
   84406:	4b0a      	ldr	r3, [pc, #40]	; (84430 <LED_Off+0x34>)
   84408:	4798      	blx	r3
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
   8440a:	3401      	adds	r4, #1
   8440c:	2c02      	cmp	r4, #2
   8440e:	d80e      	bhi.n	8442e <LED_Off+0x32>
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
   84410:	4b08      	ldr	r3, [pc, #32]	; (84434 <LED_Off+0x38>)
   84412:	f853 3034 	ldr.w	r3, [r3, r4, lsl #3]
   84416:	42ab      	cmp	r3, r5
   84418:	d1f7      	bne.n	8440a <LED_Off+0xe>
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
   8441a:	4b06      	ldr	r3, [pc, #24]	; (84434 <LED_Off+0x38>)
   8441c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
   84420:	685b      	ldr	r3, [r3, #4]
   84422:	2b01      	cmp	r3, #1
   84424:	d0ee      	beq.n	84404 <LED_Off+0x8>
			} else {
				gpio_set_pin_high(led_gpio);
   84426:	4628      	mov	r0, r5
   84428:	4b03      	ldr	r3, [pc, #12]	; (84438 <LED_Off+0x3c>)
   8442a:	4798      	blx	r3
   8442c:	e7ed      	b.n	8440a <LED_Off+0xe>
			}
		}
	}
}
   8442e:	bd38      	pop	{r3, r4, r5, pc}
   84430:	00084ae9 	.word	0x00084ae9
   84434:	0008c194 	.word	0x0008c194
   84438:	00084acd 	.word	0x00084acd

0008443c <LED_On>:
 * \param led_gpio LED to turn on (LEDx_GPIO).
 *
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_On(uint32_t led_gpio)
{
   8443c:	b538      	push	{r3, r4, r5, lr}
   8443e:	4605      	mov	r5, r0
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
   84440:	2400      	movs	r4, #0
   84442:	e003      	b.n	8444c <LED_On+0x10>
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
				gpio_set_pin_high(led_gpio);
   84444:	4628      	mov	r0, r5
   84446:	4b0a      	ldr	r3, [pc, #40]	; (84470 <LED_On+0x34>)
   84448:	4798      	blx	r3
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
   8444a:	3401      	adds	r4, #1
   8444c:	2c02      	cmp	r4, #2
   8444e:	d80e      	bhi.n	8446e <LED_On+0x32>
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
   84450:	4b08      	ldr	r3, [pc, #32]	; (84474 <LED_On+0x38>)
   84452:	f853 3034 	ldr.w	r3, [r3, r4, lsl #3]
   84456:	42ab      	cmp	r3, r5
   84458:	d1f7      	bne.n	8444a <LED_On+0xe>
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
   8445a:	4b06      	ldr	r3, [pc, #24]	; (84474 <LED_On+0x38>)
   8445c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
   84460:	685b      	ldr	r3, [r3, #4]
   84462:	2b01      	cmp	r3, #1
   84464:	d0ee      	beq.n	84444 <LED_On+0x8>
			} else {
				gpio_set_pin_low(led_gpio);
   84466:	4628      	mov	r0, r5
   84468:	4b03      	ldr	r3, [pc, #12]	; (84478 <LED_On+0x3c>)
   8446a:	4798      	blx	r3
   8446c:	e7ed      	b.n	8444a <LED_On+0xe>
			}
		}
	}
}
   8446e:	bd38      	pop	{r3, r4, r5, pc}
   84470:	00084acd 	.word	0x00084acd
   84474:	0008c194 	.word	0x0008c194
   84478:	00084ae9 	.word	0x00084ae9

0008447c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   8447c:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   8447e:	4a15      	ldr	r2, [pc, #84]	; (844d4 <Reset_Handler+0x58>)
   84480:	4b15      	ldr	r3, [pc, #84]	; (844d8 <Reset_Handler+0x5c>)
   84482:	429a      	cmp	r2, r3
   84484:	d009      	beq.n	8449a <Reset_Handler+0x1e>
	pDest = &_srelocate;
   84486:	4b14      	ldr	r3, [pc, #80]	; (844d8 <Reset_Handler+0x5c>)
	pSrc = &_etext;
   84488:	4a12      	ldr	r2, [pc, #72]	; (844d4 <Reset_Handler+0x58>)
   8448a:	e003      	b.n	84494 <Reset_Handler+0x18>
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
   8448c:	f852 1b04 	ldr.w	r1, [r2], #4
   84490:	f843 1b04 	str.w	r1, [r3], #4
		for (; pDest < &_erelocate;) {
   84494:	4911      	ldr	r1, [pc, #68]	; (844dc <Reset_Handler+0x60>)
   84496:	428b      	cmp	r3, r1
   84498:	d3f8      	bcc.n	8448c <Reset_Handler+0x10>
	pSrc = &_etext;
   8449a:	4b11      	ldr	r3, [pc, #68]	; (844e0 <Reset_Handler+0x64>)
   8449c:	e002      	b.n	844a4 <Reset_Handler+0x28>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   8449e:	2200      	movs	r2, #0
   844a0:	f843 2b04 	str.w	r2, [r3], #4
	for (pDest = &_szero; pDest < &_ezero;) {
   844a4:	4a0f      	ldr	r2, [pc, #60]	; (844e4 <Reset_Handler+0x68>)
   844a6:	4293      	cmp	r3, r2
   844a8:	d3f9      	bcc.n	8449e <Reset_Handler+0x22>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   844aa:	4b0f      	ldr	r3, [pc, #60]	; (844e8 <Reset_Handler+0x6c>)
   844ac:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   844b0:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   844b4:	490d      	ldr	r1, [pc, #52]	; (844ec <Reset_Handler+0x70>)
   844b6:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < IRAM0_ADDR + IRAM_SIZE)) {
   844b8:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   844bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   844c0:	d203      	bcs.n	844ca <Reset_Handler+0x4e>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   844c2:	688b      	ldr	r3, [r1, #8]
   844c4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   844c8:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   844ca:	4b09      	ldr	r3, [pc, #36]	; (844f0 <Reset_Handler+0x74>)
   844cc:	4798      	blx	r3

	/* Branch to main function */
	main();
   844ce:	4b09      	ldr	r3, [pc, #36]	; (844f4 <Reset_Handler+0x78>)
   844d0:	4798      	blx	r3

	/* Infinite loop */
	while (1);
   844d2:	e7fe      	b.n	844d2 <Reset_Handler+0x56>
   844d4:	0008c5f4 	.word	0x0008c5f4
   844d8:	20000000 	.word	0x20000000
   844dc:	20000d98 	.word	0x20000d98
   844e0:	20000d98 	.word	0x20000d98
   844e4:	200019ac 	.word	0x200019ac
   844e8:	00080000 	.word	0x00080000
   844ec:	e000ed00 	.word	0xe000ed00
   844f0:	00085109 	.word	0x00085109
   844f4:	00080551 	.word	0x00080551

000844f8 <sysclk_enable_usb>:
 *
 * \param pll_id Source of the USB clock.
 * \param div Actual clock divisor. Must be superior to 0.
 */
void sysclk_enable_usb(void)
{
   844f8:	b508      	push	{r3, lr}
		pmc_osc_enable_main_xtal(pmc_us_to_moscxtst(
   844fa:	203e      	movs	r0, #62	; 0x3e
   844fc:	4b07      	ldr	r3, [pc, #28]	; (8451c <sysclk_enable_usb+0x24>)
   844fe:	4798      	blx	r3
		return pmc_osc_is_ready_main_xtal();
   84500:	4b07      	ldr	r3, [pc, #28]	; (84520 <sysclk_enable_usb+0x28>)
   84502:	4798      	blx	r3
   84504:	2800      	cmp	r0, #0
   84506:	d0fb      	beq.n	84500 <sysclk_enable_usb+0x8>

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
   84508:	4b06      	ldr	r3, [pc, #24]	; (84524 <sysclk_enable_usb+0x2c>)
   8450a:	f44f 0271 	mov.w	r2, #15794176	; 0xf10000
   8450e:	61da      	str	r2, [r3, #28]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
	} else {
		return pmc_is_locked_upll();
   84510:	4b05      	ldr	r3, [pc, #20]	; (84528 <sysclk_enable_usb+0x30>)
   84512:	4798      	blx	r3
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   84514:	2800      	cmp	r0, #0
   84516:	d0fb      	beq.n	84510 <sysclk_enable_usb+0x18>

	pll_enable_source(CONFIG_PLL1_SOURCE);
	pll_config_defaults(&pllcfg, 1);
	pll_enable(&pllcfg, 1);
	pll_wait_for_lock(1);
}
   84518:	bd08      	pop	{r3, pc}
   8451a:	bf00      	nop
   8451c:	000846e9 	.word	0x000846e9
   84520:	00084711 	.word	0x00084711
   84524:	400e0400 	.word	0x400e0400
   84528:	00084771 	.word	0x00084771

0008452c <sysclk_init>:
		pll_disable(1);
	}
}

void sysclk_init(void)
{
   8452c:	b508      	push	{r3, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   8452e:	4812      	ldr	r0, [pc, #72]	; (84578 <sysclk_init+0x4c>)
   84530:	4b12      	ldr	r3, [pc, #72]	; (8457c <sysclk_init+0x50>)
   84532:	4798      	blx	r3
		pmc_osc_enable_main_xtal(pmc_us_to_moscxtst(
   84534:	203e      	movs	r0, #62	; 0x3e
   84536:	4b12      	ldr	r3, [pc, #72]	; (84580 <sysclk_init+0x54>)
   84538:	4798      	blx	r3
		return pmc_osc_is_ready_main_xtal();
   8453a:	4b12      	ldr	r3, [pc, #72]	; (84584 <sysclk_init+0x58>)
   8453c:	4798      	blx	r3
   8453e:	2800      	cmp	r0, #0
   84540:	d0fb      	beq.n	8453a <sysclk_init+0xe>
#  ifndef CONFIG_PLL1_SOURCE
			pmc_osc_disable_main_xtal();
#  endif
		} else if (CONFIG_PLL0_SOURCE == PLL_SRC_MAINCK_XTAL ||
				CONFIG_PLL0_SOURCE == PLL_SRC_MAINCK_BYPASS) {
			pmc_mainck_osc_select(CKGR_MOR_MOSCSEL);
   84542:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   84546:	4b10      	ldr	r3, [pc, #64]	; (84588 <sysclk_init+0x5c>)
   84548:	4798      	blx	r3
			while(!pmc_osc_is_ready_mainck());
   8454a:	4b10      	ldr	r3, [pc, #64]	; (8458c <sysclk_init+0x60>)
   8454c:	4798      	blx	r3
   8454e:	2800      	cmp	r0, #0
   84550:	d0fb      	beq.n	8454a <sysclk_init+0x1e>
		pmc_disable_pllack(); // Always stop PLL first!
   84552:	4b0f      	ldr	r3, [pc, #60]	; (84590 <sysclk_init+0x64>)
   84554:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   84556:	4b0f      	ldr	r3, [pc, #60]	; (84594 <sysclk_init+0x68>)
   84558:	4a0f      	ldr	r2, [pc, #60]	; (84598 <sysclk_init+0x6c>)
   8455a:	629a      	str	r2, [r3, #40]	; 0x28
		return pmc_is_locked_pllack();
   8455c:	4b0f      	ldr	r3, [pc, #60]	; (8459c <sysclk_init+0x70>)
   8455e:	4798      	blx	r3
   84560:	2800      	cmp	r0, #0
   84562:	d0fb      	beq.n	8455c <sysclk_init+0x30>
		}
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   84564:	2010      	movs	r0, #16
   84566:	4b0e      	ldr	r3, [pc, #56]	; (845a0 <sysclk_init+0x74>)
   84568:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   8456a:	4b0e      	ldr	r3, [pc, #56]	; (845a4 <sysclk_init+0x78>)
   8456c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   8456e:	4802      	ldr	r0, [pc, #8]	; (84578 <sysclk_init+0x4c>)
   84570:	4b02      	ldr	r3, [pc, #8]	; (8457c <sysclk_init+0x50>)
   84572:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
   84574:	bd08      	pop	{r3, pc}
   84576:	bf00      	nop
   84578:	05b8d800 	.word	0x05b8d800
   8457c:	20000141 	.word	0x20000141
   84580:	000846e9 	.word	0x000846e9
   84584:	00084711 	.word	0x00084711
   84588:	00084731 	.word	0x00084731
   8458c:	00084721 	.word	0x00084721
   84590:	00084751 	.word	0x00084751
   84594:	400e0400 	.word	0x400e0400
   84598:	200f3f01 	.word	0x200f3f01
   8459c:	00084761 	.word	0x00084761
   845a0:	00084695 	.word	0x00084695
   845a4:	00084fa5 	.word	0x00084fa5

000845a8 <ui_init>:
#include <asf.h>
#include "ui.h"
#include "tasks.h"

void ui_init(void)
{
   845a8:	b510      	push	{r4, lr}
	// Initialize LEDs
	LED_Off(LED0_GPIO);
   845aa:	204f      	movs	r0, #79	; 0x4f
   845ac:	4c03      	ldr	r4, [pc, #12]	; (845bc <ui_init+0x14>)
   845ae:	47a0      	blx	r4
	LED_Off(LED1_GPIO);
   845b0:	2050      	movs	r0, #80	; 0x50
   845b2:	47a0      	blx	r4
	LED_Off(LED2_GPIO);
   845b4:	2051      	movs	r0, #81	; 0x51
   845b6:	47a0      	blx	r4
}
   845b8:	bd10      	pop	{r4, pc}
   845ba:	bf00      	nop
   845bc:	000843fd 	.word	0x000843fd

000845c0 <ui_powerdown>:

void ui_powerdown(void)
{
   845c0:	b510      	push	{r4, lr}
	LED_Off(LED0_GPIO);
   845c2:	204f      	movs	r0, #79	; 0x4f
   845c4:	4c04      	ldr	r4, [pc, #16]	; (845d8 <ui_powerdown+0x18>)
   845c6:	47a0      	blx	r4
	LED_Off(LED1_GPIO);
   845c8:	2050      	movs	r0, #80	; 0x50
   845ca:	47a0      	blx	r4
	LED_Off(LED2_GPIO);
   845cc:	2051      	movs	r0, #81	; 0x51
   845ce:	47a0      	blx	r4
	
	// Power off FPGA
	board_power(0);
   845d0:	203f      	movs	r0, #63	; 0x3f
   845d2:	4b02      	ldr	r3, [pc, #8]	; (845dc <ui_powerdown+0x1c>)
   845d4:	4798      	blx	r3
		
}
   845d6:	bd10      	pop	{r4, pc}
   845d8:	000843fd 	.word	0x000843fd
   845dc:	00084ae9 	.word	0x00084ae9

000845e0 <ui_wakeup>:

void ui_wakeup(void)
{
   845e0:	b508      	push	{r3, lr}
	LED_On(LED0_GPIO);
   845e2:	204f      	movs	r0, #79	; 0x4f
   845e4:	4b02      	ldr	r3, [pc, #8]	; (845f0 <ui_wakeup+0x10>)
   845e6:	4798      	blx	r3
	board_power(1);
   845e8:	203f      	movs	r0, #63	; 0x3f
   845ea:	4b02      	ldr	r3, [pc, #8]	; (845f4 <ui_wakeup+0x14>)
   845ec:	4798      	blx	r3
}
   845ee:	bd08      	pop	{r3, pc}
   845f0:	0008443d 	.word	0x0008443d
   845f4:	00084acd 	.word	0x00084acd

000845f8 <ui_process>:
		LED_Off(LED1_GPIO);
	}
}

void ui_process(uint16_t framenumber)
{
   845f8:	b510      	push	{r4, lr}
	if ((framenumber % 1000) == 0) {
   845fa:	4c0d      	ldr	r4, [pc, #52]	; (84630 <ui_process+0x38>)
   845fc:	fba4 3400 	umull	r3, r4, r4, r0
   84600:	09a4      	lsrs	r4, r4, #6
   84602:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   84606:	fb03 0014 	mls	r0, r3, r4, r0
   8460a:	b284      	uxth	r4, r0
   8460c:	b13c      	cbz	r4, 8461e <ui_process+0x26>
		LED_On(LED0_GPIO);
	}
	if ((framenumber % 1000) == 500) {
   8460e:	f5b4 7ffa 	cmp.w	r4, #500	; 0x1f4
   84612:	d008      	beq.n	84626 <ui_process+0x2e>
		LED_Off(LED0_GPIO);
	}
	
	task_tickCnt++;
   84614:	4a07      	ldr	r2, [pc, #28]	; (84634 <ui_process+0x3c>)
   84616:	6813      	ldr	r3, [r2, #0]
   84618:	3301      	adds	r3, #1
   8461a:	6013      	str	r3, [r2, #0]
}
   8461c:	bd10      	pop	{r4, pc}
		LED_On(LED0_GPIO);
   8461e:	204f      	movs	r0, #79	; 0x4f
   84620:	4b05      	ldr	r3, [pc, #20]	; (84638 <ui_process+0x40>)
   84622:	4798      	blx	r3
   84624:	e7f3      	b.n	8460e <ui_process+0x16>
		LED_Off(LED0_GPIO);
   84626:	204f      	movs	r0, #79	; 0x4f
   84628:	4b04      	ldr	r3, [pc, #16]	; (8463c <ui_process+0x44>)
   8462a:	4798      	blx	r3
   8462c:	e7f2      	b.n	84614 <ui_process+0x1c>
   8462e:	bf00      	nop
   84630:	10624dd3 	.word	0x10624dd3
   84634:	20000ecc 	.word	0x20000ecc
   84638:	0008443d 	.word	0x0008443d
   8463c:	000843fd 	.word	0x000843fd

00084640 <pmc_switch_mck_to_mainck>:
 */
uint32_t pmc_switch_mck_to_mainck(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   84640:	4a13      	ldr	r2, [pc, #76]	; (84690 <pmc_switch_mck_to_mainck+0x50>)
   84642:	6b13      	ldr	r3, [r2, #48]	; 0x30
   84644:	f023 0303 	bic.w	r3, r3, #3
   84648:	f043 0301 	orr.w	r3, r3, #1
   8464c:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_MAIN_CLK;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8464e:	f44f 6300 	mov.w	r3, #2048	; 0x800
   84652:	4a0f      	ldr	r2, [pc, #60]	; (84690 <pmc_switch_mck_to_mainck+0x50>)
   84654:	6e92      	ldr	r2, [r2, #104]	; 0x68
   84656:	f012 0f08 	tst.w	r2, #8
   8465a:	d102      	bne.n	84662 <pmc_switch_mck_to_mainck+0x22>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8465c:	b19b      	cbz	r3, 84686 <pmc_switch_mck_to_mainck+0x46>
			--ul_timeout) {
   8465e:	3b01      	subs	r3, #1
   84660:	e7f7      	b.n	84652 <pmc_switch_mck_to_mainck+0x12>
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   84662:	4a0b      	ldr	r2, [pc, #44]	; (84690 <pmc_switch_mck_to_mainck+0x50>)
   84664:	6b13      	ldr	r3, [r2, #48]	; 0x30
   84666:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   8466a:	4303      	orrs	r3, r0
   8466c:	6313      	str	r3, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8466e:	f44f 6300 	mov.w	r3, #2048	; 0x800
   84672:	4a07      	ldr	r2, [pc, #28]	; (84690 <pmc_switch_mck_to_mainck+0x50>)
   84674:	6e92      	ldr	r2, [r2, #104]	; 0x68
   84676:	f012 0f08 	tst.w	r2, #8
   8467a:	d102      	bne.n	84682 <pmc_switch_mck_to_mainck+0x42>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8467c:	b12b      	cbz	r3, 8468a <pmc_switch_mck_to_mainck+0x4a>
			--ul_timeout) {
   8467e:	3b01      	subs	r3, #1
   84680:	e7f7      	b.n	84672 <pmc_switch_mck_to_mainck+0x32>
			return 1;
		}
	}

	return 0;
   84682:	2000      	movs	r0, #0
   84684:	4770      	bx	lr
			return 1;
   84686:	2001      	movs	r0, #1
   84688:	4770      	bx	lr
			return 1;
   8468a:	2001      	movs	r0, #1
}
   8468c:	4770      	bx	lr
   8468e:	bf00      	nop
   84690:	400e0400 	.word	0x400e0400

00084694 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   84694:	4a13      	ldr	r2, [pc, #76]	; (846e4 <pmc_switch_mck_to_pllack+0x50>)
   84696:	6b13      	ldr	r3, [r2, #48]	; 0x30
   84698:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   8469c:	4303      	orrs	r3, r0
   8469e:	6313      	str	r3, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   846a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
   846a4:	4a0f      	ldr	r2, [pc, #60]	; (846e4 <pmc_switch_mck_to_pllack+0x50>)
   846a6:	6e92      	ldr	r2, [r2, #104]	; 0x68
   846a8:	f012 0f08 	tst.w	r2, #8
   846ac:	d102      	bne.n	846b4 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   846ae:	b1a3      	cbz	r3, 846da <pmc_switch_mck_to_pllack+0x46>
			--ul_timeout) {
   846b0:	3b01      	subs	r3, #1
   846b2:	e7f7      	b.n	846a4 <pmc_switch_mck_to_pllack+0x10>
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   846b4:	4a0b      	ldr	r2, [pc, #44]	; (846e4 <pmc_switch_mck_to_pllack+0x50>)
   846b6:	6b13      	ldr	r3, [r2, #48]	; 0x30
   846b8:	f023 0303 	bic.w	r3, r3, #3
   846bc:	f043 0302 	orr.w	r3, r3, #2
   846c0:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   846c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
   846c6:	4a07      	ldr	r2, [pc, #28]	; (846e4 <pmc_switch_mck_to_pllack+0x50>)
   846c8:	6e92      	ldr	r2, [r2, #104]	; 0x68
   846ca:	f012 0f08 	tst.w	r2, #8
   846ce:	d102      	bne.n	846d6 <pmc_switch_mck_to_pllack+0x42>
			--ul_timeout) {
		if (ul_timeout == 0) {
   846d0:	b12b      	cbz	r3, 846de <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
   846d2:	3b01      	subs	r3, #1
   846d4:	e7f7      	b.n	846c6 <pmc_switch_mck_to_pllack+0x32>
			return 1;
		}
	}

	return 0;
   846d6:	2000      	movs	r0, #0
   846d8:	4770      	bx	lr
			return 1;
   846da:	2001      	movs	r0, #1
   846dc:	4770      	bx	lr
			return 1;
   846de:	2001      	movs	r0, #1
}
   846e0:	4770      	bx	lr
   846e2:	bf00      	nop
   846e4:	400e0400 	.word	0x400e0400

000846e8 <pmc_osc_enable_main_xtal>:
 *
 * \param ul_xtal_startup_time Xtal start-up time, in number of slow clocks.
 */
void pmc_osc_enable_main_xtal(uint32_t ul_xtal_startup_time)
{
	uint32_t mor = PMC->CKGR_MOR;
   846e8:	4908      	ldr	r1, [pc, #32]	; (8470c <pmc_osc_enable_main_xtal+0x24>)
   846ea:	6a0a      	ldr	r2, [r1, #32]
	mor &= ~(CKGR_MOR_MOSCXTBY|CKGR_MOR_MOSCXTEN);
   846ec:	f022 0203 	bic.w	r2, r2, #3
	mor |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
			CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   846f0:	0203      	lsls	r3, r0, #8
   846f2:	b29b      	uxth	r3, r3
	mor |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   846f4:	4313      	orrs	r3, r2
   846f6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   846fa:	f043 0301 	orr.w	r3, r3, #1
	PMC->CKGR_MOR = mor;
   846fe:	620b      	str	r3, [r1, #32]
	/* Wait the main Xtal to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   84700:	4b02      	ldr	r3, [pc, #8]	; (8470c <pmc_osc_enable_main_xtal+0x24>)
   84702:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   84704:	f013 0f01 	tst.w	r3, #1
   84708:	d0fa      	beq.n	84700 <pmc_osc_enable_main_xtal+0x18>
}
   8470a:	4770      	bx	lr
   8470c:	400e0400 	.word	0x400e0400

00084710 <pmc_osc_is_ready_main_xtal>:
 *
 * \retval 0 main crystal is not ready, otherwise ready.
 */
uint32_t pmc_osc_is_ready_main_xtal(void)
{
	return (PMC->PMC_SR & PMC_SR_MOSCXTS);
   84710:	4b02      	ldr	r3, [pc, #8]	; (8471c <pmc_osc_is_ready_main_xtal+0xc>)
   84712:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   84714:	f000 0001 	and.w	r0, r0, #1
   84718:	4770      	bx	lr
   8471a:	bf00      	nop
   8471c:	400e0400 	.word	0x400e0400

00084720 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   84720:	4b02      	ldr	r3, [pc, #8]	; (8472c <pmc_osc_is_ready_mainck+0xc>)
   84722:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   84724:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   84728:	4770      	bx	lr
   8472a:	bf00      	nop
   8472c:	400e0400 	.word	0x400e0400

00084730 <pmc_mainck_osc_select>:
 *
 * \param ul_xtal_rc 0 internal RC is selected, otherwise Main Crystal.
 */
void pmc_mainck_osc_select(uint32_t ul_xtal_rc)
{
	uint32_t mor = PMC->CKGR_MOR;
   84730:	4b06      	ldr	r3, [pc, #24]	; (8474c <pmc_mainck_osc_select+0x1c>)
   84732:	6a1b      	ldr	r3, [r3, #32]
	if (ul_xtal_rc) {
   84734:	b130      	cbz	r0, 84744 <pmc_mainck_osc_select+0x14>
		mor |=  CKGR_MOR_MOSCSEL;
   84736:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
	} else {
		mor &= ~CKGR_MOR_MOSCSEL;
	}
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor;
   8473a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8473e:	4a03      	ldr	r2, [pc, #12]	; (8474c <pmc_mainck_osc_select+0x1c>)
   84740:	6213      	str	r3, [r2, #32]
}
   84742:	4770      	bx	lr
		mor &= ~CKGR_MOR_MOSCSEL;
   84744:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
   84748:	e7f7      	b.n	8473a <pmc_mainck_osc_select+0xa>
   8474a:	bf00      	nop
   8474c:	400e0400 	.word	0x400e0400

00084750 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   84750:	4b02      	ldr	r3, [pc, #8]	; (8475c <pmc_disable_pllack+0xc>)
   84752:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   84756:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
   84758:	4770      	bx	lr
   8475a:	bf00      	nop
   8475c:	400e0400 	.word	0x400e0400

00084760 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   84760:	4b02      	ldr	r3, [pc, #8]	; (8476c <pmc_is_locked_pllack+0xc>)
   84762:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   84764:	f000 0002 	and.w	r0, r0, #2
   84768:	4770      	bx	lr
   8476a:	bf00      	nop
   8476c:	400e0400 	.word	0x400e0400

00084770 <pmc_is_locked_upll>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKU);
   84770:	4b02      	ldr	r3, [pc, #8]	; (8477c <pmc_is_locked_upll+0xc>)
   84772:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   84774:	f000 0040 	and.w	r0, r0, #64	; 0x40
   84778:	4770      	bx	lr
   8477a:	bf00      	nop
   8477c:	400e0400 	.word	0x400e0400

00084780 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   84780:	281d      	cmp	r0, #29
   84782:	d80e      	bhi.n	847a2 <pmc_enable_periph_clk+0x22>
		return 1;
	}

	if (ul_id < 32) {
   84784:	281f      	cmp	r0, #31
   84786:	d80e      	bhi.n	847a6 <pmc_enable_periph_clk+0x26>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   84788:	4b09      	ldr	r3, [pc, #36]	; (847b0 <pmc_enable_periph_clk+0x30>)
   8478a:	699a      	ldr	r2, [r3, #24]
   8478c:	2301      	movs	r3, #1
   8478e:	4083      	lsls	r3, r0
   84790:	4393      	bics	r3, r2
   84792:	d00a      	beq.n	847aa <pmc_enable_periph_clk+0x2a>
			PMC->PMC_PCER0 = 1 << ul_id;
   84794:	2301      	movs	r3, #1
   84796:	fa03 f000 	lsl.w	r0, r3, r0
   8479a:	4b05      	ldr	r3, [pc, #20]	; (847b0 <pmc_enable_periph_clk+0x30>)
   8479c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   8479e:	2000      	movs	r0, #0
   847a0:	4770      	bx	lr
		return 1;
   847a2:	2001      	movs	r0, #1
   847a4:	4770      	bx	lr
	return 0;
   847a6:	2000      	movs	r0, #0
   847a8:	4770      	bx	lr
   847aa:	2000      	movs	r0, #0
}
   847ac:	4770      	bx	lr
   847ae:	bf00      	nop
   847b0:	400e0400 	.word	0x400e0400

000847b4 <pmc_disable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_disable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   847b4:	281d      	cmp	r0, #29
   847b6:	d810      	bhi.n	847da <pmc_disable_periph_clk+0x26>
		return 1;
	}

	if (ul_id < 32) {
   847b8:	281f      	cmp	r0, #31
   847ba:	d810      	bhi.n	847de <pmc_disable_periph_clk+0x2a>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) == (1u << ul_id)) {
   847bc:	4b09      	ldr	r3, [pc, #36]	; (847e4 <pmc_disable_periph_clk+0x30>)
   847be:	699a      	ldr	r2, [r3, #24]
   847c0:	2301      	movs	r3, #1
   847c2:	4083      	lsls	r3, r0
   847c4:	4393      	bics	r3, r2
   847c6:	d001      	beq.n	847cc <pmc_disable_periph_clk+0x18>
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) == (1u << ul_id)) {
			PMC->PMC_PCDR1 = 1 << ul_id;
		}
#endif
	}
	return 0;
   847c8:	2000      	movs	r0, #0
}
   847ca:	4770      	bx	lr
			PMC->PMC_PCDR0 = 1 << ul_id;
   847cc:	2301      	movs	r3, #1
   847ce:	fa03 f000 	lsl.w	r0, r3, r0
   847d2:	4b04      	ldr	r3, [pc, #16]	; (847e4 <pmc_disable_periph_clk+0x30>)
   847d4:	6158      	str	r0, [r3, #20]
	return 0;
   847d6:	2000      	movs	r0, #0
   847d8:	4770      	bx	lr
		return 1;
   847da:	2001      	movs	r0, #1
   847dc:	4770      	bx	lr
	return 0;
   847de:	2000      	movs	r0, #0
   847e0:	4770      	bx	lr
   847e2:	bf00      	nop
   847e4:	400e0400 	.word	0x400e0400

000847e8 <pmc_enable_pck>:
 *
 * \param ul_id Id of the programmable clock.
 */
void pmc_enable_pck(uint32_t ul_id)
{
	PMC->PMC_SCER = PMC_SCER_PCK0 << ul_id;
   847e8:	f44f 7380 	mov.w	r3, #256	; 0x100
   847ec:	4083      	lsls	r3, r0
   847ee:	4a01      	ldr	r2, [pc, #4]	; (847f4 <pmc_enable_pck+0xc>)
   847f0:	6013      	str	r3, [r2, #0]
}
   847f2:	4770      	bx	lr
   847f4:	400e0400 	.word	0x400e0400

000847f8 <pmc_set_fast_startup_input>:
 *
 * \param ul_inputs Wake up inputs to enable.
 */
void pmc_set_fast_startup_input(uint32_t ul_inputs)
{
	ul_inputs &= PMC_FAST_STARTUP_Msk;
   847f8:	f3c0 0312 	ubfx	r3, r0, #0, #19
	PMC->PMC_FSMR |= ul_inputs;
   847fc:	4a02      	ldr	r2, [pc, #8]	; (84808 <pmc_set_fast_startup_input+0x10>)
   847fe:	6f10      	ldr	r0, [r2, #112]	; 0x70
   84800:	4318      	orrs	r0, r3
   84802:	6710      	str	r0, [r2, #112]	; 0x70
}
   84804:	4770      	bx	lr
   84806:	bf00      	nop
   84808:	400e0400 	.word	0x400e0400

0008480c <udi_vendor_getsetting>:
}

uint8_t udi_vendor_getsetting(void)
{
	return udi_vendor_alternate_setting;
}
   8480c:	4b01      	ldr	r3, [pc, #4]	; (84814 <udi_vendor_getsetting+0x8>)
   8480e:	7818      	ldrb	r0, [r3, #0]
   84810:	4770      	bx	lr
   84812:	bf00      	nop
   84814:	20001948 	.word	0x20001948

00084818 <udi_vendor_enable>:
{
   84818:	b508      	push	{r3, lr}
	udi_vendor_alternate_setting = udc_get_interface_desc()->bAlternateSetting;
   8481a:	4b05      	ldr	r3, [pc, #20]	; (84830 <udi_vendor_enable+0x18>)
   8481c:	4798      	blx	r3
   8481e:	78c3      	ldrb	r3, [r0, #3]
   84820:	4a04      	ldr	r2, [pc, #16]	; (84834 <udi_vendor_enable+0x1c>)
   84822:	7013      	strb	r3, [r2, #0]
	if (0 == udi_vendor_alternate_setting) {
   84824:	b10b      	cbz	r3, 8482a <udi_vendor_enable+0x12>
	return true;
   84826:	2001      	movs	r0, #1
}
   84828:	bd08      	pop	{r3, pc}
		if (!UDI_VENDOR_ENABLE_EXT()) {
   8482a:	4b03      	ldr	r3, [pc, #12]	; (84838 <udi_vendor_enable+0x20>)
   8482c:	4798      	blx	r3
   8482e:	e7fb      	b.n	84828 <udi_vendor_enable+0x10>
   84830:	00082845 	.word	0x00082845
   84834:	20001948 	.word	0x20001948
   84838:	0008183d 	.word	0x0008183d

0008483c <udi_vendor_disable>:
{
   8483c:	b508      	push	{r3, lr}
	if (0 == udi_vendor_alternate_setting) {
   8483e:	4b03      	ldr	r3, [pc, #12]	; (8484c <udi_vendor_disable+0x10>)
   84840:	781b      	ldrb	r3, [r3, #0]
   84842:	b103      	cbz	r3, 84846 <udi_vendor_disable+0xa>
}
   84844:	bd08      	pop	{r3, pc}
		UDI_VENDOR_DISABLE_EXT();
   84846:	4b02      	ldr	r3, [pc, #8]	; (84850 <udi_vendor_disable+0x14>)
   84848:	4798      	blx	r3
}
   8484a:	e7fb      	b.n	84844 <udi_vendor_disable+0x8>
   8484c:	20001948 	.word	0x20001948
   84850:	0008186d 	.word	0x0008186d

00084854 <udi_vendor_setup>:
{
   84854:	b508      	push	{r3, lr}
	if (Udd_setup_is_in()) {
   84856:	4a0d      	ldr	r2, [pc, #52]	; (8488c <udi_vendor_setup+0x38>)
   84858:	7813      	ldrb	r3, [r2, #0]
   8485a:	f992 2000 	ldrsb.w	r2, [r2]
   8485e:	2a00      	cmp	r2, #0
   84860:	db07      	blt.n	84872 <udi_vendor_setup+0x1e>
	if (Udd_setup_is_out()) {
   84862:	2a00      	cmp	r2, #0
   84864:	db0f      	blt.n	84886 <udi_vendor_setup+0x32>
		if (Udd_setup_type() == USB_REQ_TYPE_VENDOR) {
   84866:	f003 0360 	and.w	r3, r3, #96	; 0x60
   8486a:	2b40      	cmp	r3, #64	; 0x40
   8486c:	d008      	beq.n	84880 <udi_vendor_setup+0x2c>
	return false; // Not supported request
   8486e:	2000      	movs	r0, #0
}
   84870:	bd08      	pop	{r3, pc}
		if (Udd_setup_type() == USB_REQ_TYPE_VENDOR) {
   84872:	f003 0160 	and.w	r1, r3, #96	; 0x60
   84876:	2940      	cmp	r1, #64	; 0x40
   84878:	d1f3      	bne.n	84862 <udi_vendor_setup+0xe>
			return UDI_VENDOR_SETUP_IN_RECEIVED();
   8487a:	4b05      	ldr	r3, [pc, #20]	; (84890 <udi_vendor_setup+0x3c>)
   8487c:	4798      	blx	r3
   8487e:	e7f7      	b.n	84870 <udi_vendor_setup+0x1c>
			return UDI_VENDOR_SETUP_OUT_RECEIVED();
   84880:	4b04      	ldr	r3, [pc, #16]	; (84894 <udi_vendor_setup+0x40>)
   84882:	4798      	blx	r3
   84884:	e7f4      	b.n	84870 <udi_vendor_setup+0x1c>
	return false; // Not supported request
   84886:	2000      	movs	r0, #0
   84888:	e7f2      	b.n	84870 <udi_vendor_setup+0x1c>
   8488a:	bf00      	nop
   8488c:	20001928 	.word	0x20001928
   84890:	000818c1 	.word	0x000818c1
   84894:	00081879 	.word	0x00081879

00084898 <udi_vendor_bulk_in_run>:
 *
 * \return \c 1 if function was successfully done, otherwise \c 0.
 */
bool udi_vendor_bulk_in_run(uint8_t * buf, iram_size_t buf_size,
		udd_callback_trans_t callback)
{
   84898:	b510      	push	{r4, lr}
   8489a:	b082      	sub	sp, #8
   8489c:	460b      	mov	r3, r1
	return udd_ep_run(UDI_VENDOR_EP_BULK_IN,
   8489e:	9200      	str	r2, [sp, #0]
   848a0:	4602      	mov	r2, r0
   848a2:	2100      	movs	r1, #0
   848a4:	2081      	movs	r0, #129	; 0x81
   848a6:	4c02      	ldr	r4, [pc, #8]	; (848b0 <udi_vendor_bulk_in_run+0x18>)
   848a8:	47a0      	blx	r4
			false,
			buf,
			buf_size,
			callback);
}
   848aa:	b002      	add	sp, #8
   848ac:	bd10      	pop	{r4, pc}
   848ae:	bf00      	nop
   848b0:	00083eb5 	.word	0x00083eb5

000848b4 <udi_vendor_bulk_out_run>:
 *
 * \return \c 1 if function was successfully done, otherwise \c 0.
 */
bool udi_vendor_bulk_out_run(uint8_t * buf, iram_size_t buf_size,
		udd_callback_trans_t callback)
{
   848b4:	b510      	push	{r4, lr}
   848b6:	b082      	sub	sp, #8
   848b8:	460b      	mov	r3, r1
	return udd_ep_run(UDI_VENDOR_EP_BULK_OUT,
   848ba:	9200      	str	r2, [sp, #0]
   848bc:	4602      	mov	r2, r0
   848be:	2100      	movs	r1, #0
   848c0:	2002      	movs	r0, #2
   848c2:	4c02      	ldr	r4, [pc, #8]	; (848cc <udi_vendor_bulk_out_run+0x18>)
   848c4:	47a0      	blx	r4
			false,
			buf,
			buf_size,
			callback);
}
   848c6:	b002      	add	sp, #8
   848c8:	bd10      	pop	{r4, pc}
   848ca:	bf00      	nop
   848cc:	00083eb5 	.word	0x00083eb5

000848d0 <efc_perform_command>:
{
	uint32_t result;
	irqflags_t flags;

	/* Unique ID commands are not supported. */
	if (ul_command == EFC_FCMD_STUI || ul_command == EFC_FCMD_SPUI) {
   848d0:	f1a1 030e 	sub.w	r3, r1, #14
   848d4:	2b01      	cmp	r3, #1
   848d6:	d91d      	bls.n	84914 <efc_perform_command+0x44>
{
   848d8:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   848da:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i");
   848de:	b672      	cpsid	i
   848e0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   848e4:	4b0d      	ldr	r3, [pc, #52]	; (8491c <efc_perform_command+0x4c>)
   848e6:	f04f 0c00 	mov.w	ip, #0
   848ea:	f883 c000 	strb.w	ip, [r3]
	}

	flags = cpu_irq_save();
	/* Use RAM Function. */
	result = efc_perform_fcr(p_efc,
			EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(ul_argument) |
   848ee:	0212      	lsls	r2, r2, #8
   848f0:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
   848f4:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
			EEFC_FCR_FCMD(ul_command));
   848f8:	b2c9      	uxtb	r1, r1
			EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(ul_argument) |
   848fa:	4311      	orrs	r1, r2
	result = efc_perform_fcr(p_efc,
   848fc:	f041 41b4 	orr.w	r1, r1, #1509949440	; 0x5a000000
   84900:	4b07      	ldr	r3, [pc, #28]	; (84920 <efc_perform_command+0x50>)
   84902:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
   84904:	b92c      	cbnz	r4, 84912 <efc_perform_command+0x42>
		cpu_irq_enable();
   84906:	4b05      	ldr	r3, [pc, #20]	; (8491c <efc_perform_command+0x4c>)
   84908:	2201      	movs	r2, #1
   8490a:	701a      	strb	r2, [r3, #0]
   8490c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   84910:	b662      	cpsie	i
	cpu_irq_restore(flags);
	return result;
}
   84912:	bd10      	pop	{r4, pc}
		return EFC_RC_NOT_SUPPORT;
   84914:	f04f 30ff 	mov.w	r0, #4294967295
}
   84918:	4770      	bx	lr
   8491a:	bf00      	nop
   8491c:	20000354 	.word	0x20000354
   84920:	20000071 	.word	0x20000071

00084924 <pio_pull_up>:
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   84924:	b10a      	cbz	r2, 8492a <pio_pull_up+0x6>
		p_pio->PIO_PUER = ul_mask;
   84926:	6641      	str	r1, [r0, #100]	; 0x64
   84928:	4770      	bx	lr
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8492a:	6601      	str	r1, [r0, #96]	; 0x60
	}
}
   8492c:	4770      	bx	lr

0008492e <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   8492e:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   84930:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   84934:	d016      	beq.n	84964 <pio_set_peripheral+0x36>
   84936:	d80a      	bhi.n	8494e <pio_set_peripheral+0x20>
   84938:	b199      	cbz	r1, 84962 <pio_set_peripheral+0x34>
   8493a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   8493e:	d10f      	bne.n	84960 <pio_set_peripheral+0x32>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   84940:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   84942:	6f03      	ldr	r3, [r0, #112]	; 0x70
   84944:	ea21 0102 	bic.w	r1, r1, r2
   84948:	400b      	ands	r3, r1
   8494a:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   8494c:	e008      	b.n	84960 <pio_set_peripheral+0x32>
	switch (ul_type) {
   8494e:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   84952:	d006      	beq.n	84962 <pio_set_peripheral+0x34>
   84954:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   84958:	d003      	beq.n	84962 <pio_set_peripheral+0x34>
   8495a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   8495e:	d000      	beq.n	84962 <pio_set_peripheral+0x34>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   84960:	6042      	str	r2, [r0, #4]
}
   84962:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABSR;
   84964:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   84966:	4313      	orrs	r3, r2
   84968:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   8496a:	e7f9      	b.n	84960 <pio_set_peripheral+0x32>

0008496c <pio_disable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   8496c:	6441      	str	r1, [r0, #68]	; 0x44
}
   8496e:	4770      	bx	lr

00084970 <pio_set_input>:
{
   84970:	b570      	push	{r4, r5, r6, lr}
   84972:	4604      	mov	r4, r0
   84974:	460d      	mov	r5, r1
   84976:	4616      	mov	r6, r2
	pio_disable_interrupt(p_pio, ul_mask);
   84978:	4b0d      	ldr	r3, [pc, #52]	; (849b0 <pio_set_input+0x40>)
   8497a:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
   8497c:	f006 0201 	and.w	r2, r6, #1
   84980:	4629      	mov	r1, r5
   84982:	4620      	mov	r0, r4
   84984:	4b0b      	ldr	r3, [pc, #44]	; (849b4 <pio_set_input+0x44>)
   84986:	4798      	blx	r3
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   84988:	f016 0f0a 	tst.w	r6, #10
   8498c:	d008      	beq.n	849a0 <pio_set_input+0x30>
		p_pio->PIO_IFER = ul_mask;
   8498e:	6225      	str	r5, [r4, #32]
	if (ul_attribute & PIO_DEGLITCH) {
   84990:	f016 0f02 	tst.w	r6, #2
   84994:	d006      	beq.n	849a4 <pio_set_input+0x34>
		p_pio->PIO_SCIFSR = ul_mask;
   84996:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
   8499a:	6165      	str	r5, [r4, #20]
	p_pio->PIO_PER = ul_mask;
   8499c:	6025      	str	r5, [r4, #0]
}
   8499e:	bd70      	pop	{r4, r5, r6, pc}
		p_pio->PIO_IFDR = ul_mask;
   849a0:	6265      	str	r5, [r4, #36]	; 0x24
   849a2:	e7f5      	b.n	84990 <pio_set_input+0x20>
		if (ul_attribute & PIO_DEBOUNCE) {
   849a4:	f016 0f08 	tst.w	r6, #8
   849a8:	d0f7      	beq.n	8499a <pio_set_input+0x2a>
			p_pio->PIO_DIFSR = ul_mask;
   849aa:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
   849ae:	e7f4      	b.n	8499a <pio_set_input+0x2a>
   849b0:	0008496d 	.word	0x0008496d
   849b4:	00084925 	.word	0x00084925

000849b8 <pio_set_output>:
{
   849b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   849ba:	4604      	mov	r4, r0
   849bc:	460d      	mov	r5, r1
   849be:	4616      	mov	r6, r2
   849c0:	461f      	mov	r7, r3
	pio_disable_interrupt(p_pio, ul_mask);
   849c2:	4b09      	ldr	r3, [pc, #36]	; (849e8 <pio_set_output+0x30>)
   849c4:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
   849c6:	9a06      	ldr	r2, [sp, #24]
   849c8:	4629      	mov	r1, r5
   849ca:	4620      	mov	r0, r4
   849cc:	4b07      	ldr	r3, [pc, #28]	; (849ec <pio_set_output+0x34>)
   849ce:	4798      	blx	r3
	if (ul_multidrive_enable) {
   849d0:	b12f      	cbz	r7, 849de <pio_set_output+0x26>
		p_pio->PIO_MDER = ul_mask;
   849d2:	6525      	str	r5, [r4, #80]	; 0x50
	if (ul_default_level) {
   849d4:	b12e      	cbz	r6, 849e2 <pio_set_output+0x2a>
		p_pio->PIO_SODR = ul_mask;
   849d6:	6325      	str	r5, [r4, #48]	; 0x30
	p_pio->PIO_OER = ul_mask;
   849d8:	6125      	str	r5, [r4, #16]
	p_pio->PIO_PER = ul_mask;
   849da:	6025      	str	r5, [r4, #0]
}
   849dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		p_pio->PIO_MDDR = ul_mask;
   849de:	6565      	str	r5, [r4, #84]	; 0x54
   849e0:	e7f8      	b.n	849d4 <pio_set_output+0x1c>
		p_pio->PIO_CODR = ul_mask;
   849e2:	6365      	str	r5, [r4, #52]	; 0x34
   849e4:	e7f8      	b.n	849d8 <pio_set_output+0x20>
   849e6:	bf00      	nop
   849e8:	0008496d 	.word	0x0008496d
   849ec:	00084925 	.word	0x00084925

000849f0 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   849f0:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   849f2:	4770      	bx	lr

000849f4 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   849f4:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   849f6:	4770      	bx	lr

000849f8 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   849f8:	b570      	push	{r4, r5, r6, lr}
   849fa:	b082      	sub	sp, #8
   849fc:	4605      	mov	r5, r0
   849fe:	460e      	mov	r6, r1
   84a00:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   84a02:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   84a06:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   84a0a:	d03d      	beq.n	84a88 <pio_configure_pin_group+0x90>
   84a0c:	d814      	bhi.n	84a38 <pio_configure_pin_group+0x40>
   84a0e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   84a12:	d02b      	beq.n	84a6c <pio_configure_pin_group+0x74>
   84a14:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   84a18:	d10c      	bne.n	84a34 <pio_configure_pin_group+0x3c>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   84a1a:	460a      	mov	r2, r1
   84a1c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   84a20:	4b1b      	ldr	r3, [pc, #108]	; (84a90 <pio_configure_pin_group+0x98>)
   84a22:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
   84a24:	f004 0201 	and.w	r2, r4, #1
   84a28:	4631      	mov	r1, r6
   84a2a:	4628      	mov	r0, r5
   84a2c:	4b19      	ldr	r3, [pc, #100]	; (84a94 <pio_configure_pin_group+0x9c>)
   84a2e:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   84a30:	2001      	movs	r0, #1
		break;
   84a32:	e027      	b.n	84a84 <pio_configure_pin_group+0x8c>
	switch (ul_flags & PIO_TYPE_Msk) {
   84a34:	2000      	movs	r0, #0
   84a36:	e025      	b.n	84a84 <pio_configure_pin_group+0x8c>
   84a38:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   84a3c:	d002      	beq.n	84a44 <pio_configure_pin_group+0x4c>
   84a3e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   84a42:	d111      	bne.n	84a68 <pio_configure_pin_group+0x70>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   84a44:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
   84a48:	f004 0301 	and.w	r3, r4, #1
   84a4c:	9300      	str	r3, [sp, #0]
   84a4e:	f3c4 0380 	ubfx	r3, r4, #2, #1
   84a52:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   84a56:	bf14      	ite	ne
   84a58:	2200      	movne	r2, #0
   84a5a:	2201      	moveq	r2, #1
   84a5c:	4631      	mov	r1, r6
   84a5e:	4628      	mov	r0, r5
   84a60:	4c0d      	ldr	r4, [pc, #52]	; (84a98 <pio_configure_pin_group+0xa0>)
   84a62:	47a0      	blx	r4
	return 1;
   84a64:	2001      	movs	r0, #1
		break;
   84a66:	e00d      	b.n	84a84 <pio_configure_pin_group+0x8c>
	switch (ul_flags & PIO_TYPE_Msk) {
   84a68:	2000      	movs	r0, #0
   84a6a:	e00b      	b.n	84a84 <pio_configure_pin_group+0x8c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   84a6c:	460a      	mov	r2, r1
   84a6e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   84a72:	4b07      	ldr	r3, [pc, #28]	; (84a90 <pio_configure_pin_group+0x98>)
   84a74:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
   84a76:	f004 0201 	and.w	r2, r4, #1
   84a7a:	4631      	mov	r1, r6
   84a7c:	4628      	mov	r0, r5
   84a7e:	4b05      	ldr	r3, [pc, #20]	; (84a94 <pio_configure_pin_group+0x9c>)
   84a80:	4798      	blx	r3
	return 1;
   84a82:	2001      	movs	r0, #1
}
   84a84:	b002      	add	sp, #8
   84a86:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, ul_mask, ul_flags);
   84a88:	4b04      	ldr	r3, [pc, #16]	; (84a9c <pio_configure_pin_group+0xa4>)
   84a8a:	4798      	blx	r3
	return 1;
   84a8c:	2001      	movs	r0, #1
		break;
   84a8e:	e7f9      	b.n	84a84 <pio_configure_pin_group+0x8c>
   84a90:	0008492f 	.word	0x0008492f
   84a94:	00084925 	.word	0x00084925
   84a98:	000849b9 	.word	0x000849b9
   84a9c:	00084971 	.word	0x00084971

00084aa0 <pio_get_pin_group>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   84aa0:	0940      	lsrs	r0, r0, #5
   84aa2:	f500 1000 	add.w	r0, r0, #2097152	; 0x200000
   84aa6:	f200 7006 	addw	r0, r0, #1798	; 0x706
#endif
	return p_pio;
}
   84aaa:	0240      	lsls	r0, r0, #9
   84aac:	4770      	bx	lr
   84aae:	0000      	movs	r0, r0

00084ab0 <pio_get_pin_value>:
{
   84ab0:	b510      	push	{r4, lr}
   84ab2:	4604      	mov	r4, r0
	Pio *p_pio = pio_get_pin_group(ul_pin);
   84ab4:	4b04      	ldr	r3, [pc, #16]	; (84ac8 <pio_get_pin_value+0x18>)
   84ab6:	4798      	blx	r3
	return (p_pio->PIO_PDSR >> (ul_pin & 0x1F)) & 1;
   84ab8:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
   84aba:	f004 041f 	and.w	r4, r4, #31
   84abe:	40e0      	lsrs	r0, r4
}
   84ac0:	f000 0001 	and.w	r0, r0, #1
   84ac4:	bd10      	pop	{r4, pc}
   84ac6:	bf00      	nop
   84ac8:	00084aa1 	.word	0x00084aa1

00084acc <pio_set_pin_high>:
{
   84acc:	b510      	push	{r4, lr}
   84ace:	4604      	mov	r4, r0
	Pio *p_pio = pio_get_pin_group(ul_pin);
   84ad0:	4b04      	ldr	r3, [pc, #16]	; (84ae4 <pio_set_pin_high+0x18>)
   84ad2:	4798      	blx	r3
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
   84ad4:	f004 041f 	and.w	r4, r4, #31
   84ad8:	2301      	movs	r3, #1
   84ada:	fa03 f404 	lsl.w	r4, r3, r4
   84ade:	6304      	str	r4, [r0, #48]	; 0x30
}
   84ae0:	bd10      	pop	{r4, pc}
   84ae2:	bf00      	nop
   84ae4:	00084aa1 	.word	0x00084aa1

00084ae8 <pio_set_pin_low>:
{
   84ae8:	b510      	push	{r4, lr}
   84aea:	4604      	mov	r4, r0
	Pio *p_pio = pio_get_pin_group(ul_pin);
   84aec:	4b04      	ldr	r3, [pc, #16]	; (84b00 <pio_set_pin_low+0x18>)
   84aee:	4798      	blx	r3
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
   84af0:	f004 041f 	and.w	r4, r4, #31
   84af4:	2301      	movs	r3, #1
   84af6:	fa03 f404 	lsl.w	r4, r3, r4
   84afa:	6344      	str	r4, [r0, #52]	; 0x34
}
   84afc:	bd10      	pop	{r4, pc}
   84afe:	bf00      	nop
   84b00:	00084aa1 	.word	0x00084aa1

00084b04 <pio_configure_pin>:
{
   84b04:	b5f0      	push	{r4, r5, r6, r7, lr}
   84b06:	b083      	sub	sp, #12
   84b08:	4604      	mov	r4, r0
   84b0a:	460d      	mov	r5, r1
	Pio *p_pio = pio_get_pin_group(ul_pin);
   84b0c:	4b2e      	ldr	r3, [pc, #184]	; (84bc8 <pio_configure_pin+0xc4>)
   84b0e:	4798      	blx	r3
   84b10:	4606      	mov	r6, r0
	switch (ul_flags & PIO_TYPE_Msk) {
   84b12:	f005 43f0 	and.w	r3, r5, #2013265920	; 0x78000000
   84b16:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   84b1a:	d04b      	beq.n	84bb4 <pio_configure_pin+0xb0>
   84b1c:	d819      	bhi.n	84b52 <pio_configure_pin+0x4e>
   84b1e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   84b22:	d034      	beq.n	84b8e <pio_configure_pin+0x8a>
   84b24:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   84b28:	d111      	bne.n	84b4e <pio_configure_pin+0x4a>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   84b2a:	f004 041f 	and.w	r4, r4, #31
   84b2e:	2701      	movs	r7, #1
   84b30:	fa07 f404 	lsl.w	r4, r7, r4
   84b34:	4622      	mov	r2, r4
   84b36:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   84b3a:	4b24      	ldr	r3, [pc, #144]	; (84bcc <pio_configure_pin+0xc8>)
   84b3c:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
   84b3e:	ea05 0207 	and.w	r2, r5, r7
   84b42:	4621      	mov	r1, r4
   84b44:	4630      	mov	r0, r6
   84b46:	4b22      	ldr	r3, [pc, #136]	; (84bd0 <pio_configure_pin+0xcc>)
   84b48:	4798      	blx	r3
	return 1;
   84b4a:	4638      	mov	r0, r7
		break;
   84b4c:	e030      	b.n	84bb0 <pio_configure_pin+0xac>
	switch (ul_flags & PIO_TYPE_Msk) {
   84b4e:	2000      	movs	r0, #0
   84b50:	e02e      	b.n	84bb0 <pio_configure_pin+0xac>
   84b52:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   84b56:	d002      	beq.n	84b5e <pio_configure_pin+0x5a>
   84b58:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   84b5c:	d115      	bne.n	84b8a <pio_configure_pin+0x86>
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   84b5e:	f004 041f 	and.w	r4, r4, #31
   84b62:	2701      	movs	r7, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   84b64:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   84b68:	ea05 0307 	and.w	r3, r5, r7
   84b6c:	9300      	str	r3, [sp, #0]
   84b6e:	f3c5 0380 	ubfx	r3, r5, #2, #1
   84b72:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   84b76:	bf14      	ite	ne
   84b78:	2200      	movne	r2, #0
   84b7a:	2201      	moveq	r2, #1
   84b7c:	fa07 f104 	lsl.w	r1, r7, r4
   84b80:	4630      	mov	r0, r6
   84b82:	4c14      	ldr	r4, [pc, #80]	; (84bd4 <pio_configure_pin+0xd0>)
   84b84:	47a0      	blx	r4
	return 1;
   84b86:	4638      	mov	r0, r7
		break;
   84b88:	e012      	b.n	84bb0 <pio_configure_pin+0xac>
	switch (ul_flags & PIO_TYPE_Msk) {
   84b8a:	2000      	movs	r0, #0
   84b8c:	e010      	b.n	84bb0 <pio_configure_pin+0xac>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   84b8e:	f004 041f 	and.w	r4, r4, #31
   84b92:	2701      	movs	r7, #1
   84b94:	fa07 f404 	lsl.w	r4, r7, r4
   84b98:	4622      	mov	r2, r4
   84b9a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   84b9e:	4b0b      	ldr	r3, [pc, #44]	; (84bcc <pio_configure_pin+0xc8>)
   84ba0:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
   84ba2:	ea05 0207 	and.w	r2, r5, r7
   84ba6:	4621      	mov	r1, r4
   84ba8:	4630      	mov	r0, r6
   84baa:	4b09      	ldr	r3, [pc, #36]	; (84bd0 <pio_configure_pin+0xcc>)
   84bac:	4798      	blx	r3
	return 1;
   84bae:	4638      	mov	r0, r7
}
   84bb0:	b003      	add	sp, #12
   84bb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   84bb4:	f004 041f 	and.w	r4, r4, #31
   84bb8:	2701      	movs	r7, #1
   84bba:	462a      	mov	r2, r5
   84bbc:	fa07 f104 	lsl.w	r1, r7, r4
   84bc0:	4b05      	ldr	r3, [pc, #20]	; (84bd8 <pio_configure_pin+0xd4>)
   84bc2:	4798      	blx	r3
	return 1;
   84bc4:	4638      	mov	r0, r7
		break;
   84bc6:	e7f3      	b.n	84bb0 <pio_configure_pin+0xac>
   84bc8:	00084aa1 	.word	0x00084aa1
   84bcc:	0008492f 	.word	0x0008492f
   84bd0:	00084925 	.word	0x00084925
   84bd4:	000849b9 	.word	0x000849b9
   84bd8:	00084971 	.word	0x00084971

00084bdc <Dummy_Handler>:
/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
	while (1) {
   84bdc:	e7fe      	b.n	84bdc <Dummy_Handler>

00084bde <twi_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
   84bde:	4603      	mov	r3, r0
	uint32_t val;

	if (len == 0)
   84be0:	460a      	mov	r2, r1
   84be2:	b159      	cbz	r1, 84bfc <twi_mk_addr+0x1e>
		return 0;

	val = addr[0];
   84be4:	7800      	ldrb	r0, [r0, #0]
	if (len > 1) {
   84be6:	2901      	cmp	r1, #1
   84be8:	dd02      	ble.n	84bf0 <twi_mk_addr+0x12>
		val <<= 8;
		val |= addr[1];
   84bea:	7859      	ldrb	r1, [r3, #1]
   84bec:	ea41 2000 	orr.w	r0, r1, r0, lsl #8
	}
	if (len > 2) {
   84bf0:	2a02      	cmp	r2, #2
   84bf2:	dd04      	ble.n	84bfe <twi_mk_addr+0x20>
		val <<= 8;
		val |= addr[2];
   84bf4:	789b      	ldrb	r3, [r3, #2]
   84bf6:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
   84bfa:	4770      	bx	lr
		return 0;
   84bfc:	2000      	movs	r0, #0
	}
	return val;
}
   84bfe:	4770      	bx	lr

00084c00 <twi_enable_master_mode>:
	p_twi->TWI_CR = TWI_CR_MSDIS;
   84c00:	2308      	movs	r3, #8
   84c02:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
   84c04:	2320      	movs	r3, #32
   84c06:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_MSEN;
   84c08:	2304      	movs	r3, #4
   84c0a:	6003      	str	r3, [r0, #0]
}
   84c0c:	4770      	bx	lr
   84c0e:	0000      	movs	r0, r0

00084c10 <twi_set_speed>:
	if (ul_speed > I2C_FAST_MODE_SPEED) {
   84c10:	4b0d      	ldr	r3, [pc, #52]	; (84c48 <twi_set_speed+0x38>)
   84c12:	4299      	cmp	r1, r3
   84c14:	d816      	bhi.n	84c44 <twi_set_speed+0x34>
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   84c16:	004b      	lsls	r3, r1, #1
   84c18:	fbb2 f2f3 	udiv	r2, r2, r3
   84c1c:	1f13      	subs	r3, r2, #4
	uint32_t ckdiv = 0;
   84c1e:	2200      	movs	r2, #0
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   84c20:	2bff      	cmp	r3, #255	; 0xff
   84c22:	d904      	bls.n	84c2e <twi_set_speed+0x1e>
   84c24:	2a06      	cmp	r2, #6
   84c26:	d802      	bhi.n	84c2e <twi_set_speed+0x1e>
		ckdiv++;
   84c28:	3201      	adds	r2, #1
		c_lh_div /= TWI_CLK_DIVIDER;
   84c2a:	085b      	lsrs	r3, r3, #1
   84c2c:	e7f8      	b.n	84c20 <twi_set_speed+0x10>
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   84c2e:	b2d9      	uxtb	r1, r3
   84c30:	021b      	lsls	r3, r3, #8
   84c32:	b29b      	uxth	r3, r3
   84c34:	430b      	orrs	r3, r1
			TWI_CWGR_CKDIV(ckdiv);
   84c36:	0412      	lsls	r2, r2, #16
   84c38:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   84c3c:	431a      	orrs	r2, r3
	p_twi->TWI_CWGR =
   84c3e:	6102      	str	r2, [r0, #16]
	return PASS;
   84c40:	2000      	movs	r0, #0
   84c42:	4770      	bx	lr
		return FAIL;
   84c44:	2001      	movs	r0, #1
}
   84c46:	4770      	bx	lr
   84c48:	00061a80 	.word	0x00061a80

00084c4c <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
   84c4c:	b570      	push	{r4, r5, r6, lr}
	uint32_t status;
	uint32_t cnt = p_packet->length;
   84c4e:	68cc      	ldr	r4, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
   84c50:	688d      	ldr	r5, [r1, #8]
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
   84c52:	2c00      	cmp	r4, #0
   84c54:	d042      	beq.n	84cdc <twi_master_read+0x90>
   84c56:	4606      	mov	r6, r0
   84c58:	4608      	mov	r0, r1
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   84c5a:	2100      	movs	r1, #0
   84c5c:	6071      	str	r1, [r6, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
   84c5e:	7c03      	ldrb	r3, [r0, #16]
   84c60:	041b      	lsls	r3, r3, #16
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   84c62:	6842      	ldr	r2, [r0, #4]
   84c64:	0212      	lsls	r2, r2, #8
   84c66:	f402 7240 	and.w	r2, r2, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
   84c6a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
   84c6e:	4313      	orrs	r3, r2
   84c70:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
   84c74:	6073      	str	r3, [r6, #4]
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   84c76:	60f1      	str	r1, [r6, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   84c78:	6841      	ldr	r1, [r0, #4]
   84c7a:	4b1c      	ldr	r3, [pc, #112]	; (84cec <twi_master_read+0xa0>)
   84c7c:	4798      	blx	r3
   84c7e:	60f0      	str	r0, [r6, #12]

	/* Send a START condition */
	if (cnt == 1) {
   84c80:	2c01      	cmp	r4, #1
   84c82:	d005      	beq.n	84c90 <twi_master_read+0x44>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
		stop_sent = 1;
	} else {
		p_twi->TWI_CR = TWI_CR_START;
   84c84:	2301      	movs	r3, #1
   84c86:	6033      	str	r3, [r6, #0]
		stop_sent = 0;
   84c88:	2000      	movs	r0, #0
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
   84c8a:	f643 2398 	movw	r3, #15000	; 0x3a98
   84c8e:	e00e      	b.n	84cae <twi_master_read+0x62>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
   84c90:	2303      	movs	r3, #3
   84c92:	6033      	str	r3, [r6, #0]
		stop_sent = 1;
   84c94:	2001      	movs	r0, #1
   84c96:	e7f8      	b.n	84c8a <twi_master_read+0x3e>
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
			stop_sent = 1;
		}

		if (!(status & TWI_SR_RXRDY)) {
   84c98:	f012 0f02 	tst.w	r2, #2
   84c9c:	d016      	beq.n	84ccc <twi_master_read+0x80>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
   84c9e:	6b32      	ldr	r2, [r6, #48]	; 0x30
   84ca0:	462b      	mov	r3, r5
   84ca2:	f803 2b01 	strb.w	r2, [r3], #1

		cnt--;
   84ca6:	3c01      	subs	r4, #1
		*buffer++ = p_twi->TWI_RHR;
   84ca8:	461d      	mov	r5, r3
		timeout = TWI_TIMEOUT;
   84caa:	f643 2398 	movw	r3, #15000	; 0x3a98
	while (cnt > 0) {
   84cae:	b17c      	cbz	r4, 84cd0 <twi_master_read+0x84>
		status = p_twi->TWI_SR;
   84cb0:	6a32      	ldr	r2, [r6, #32]
		if (status & TWI_SR_NACK) {
   84cb2:	f412 7f80 	tst.w	r2, #256	; 0x100
   84cb6:	d114      	bne.n	84ce2 <twi_master_read+0x96>
		if (!timeout--) {
   84cb8:	1e59      	subs	r1, r3, #1
   84cba:	b1a3      	cbz	r3, 84ce6 <twi_master_read+0x9a>
		if (cnt == 1  && !stop_sent) {
   84cbc:	2c01      	cmp	r4, #1
   84cbe:	d1eb      	bne.n	84c98 <twi_master_read+0x4c>
   84cc0:	2800      	cmp	r0, #0
   84cc2:	d1e9      	bne.n	84c98 <twi_master_read+0x4c>
			p_twi->TWI_CR = TWI_CR_STOP;
   84cc4:	2302      	movs	r3, #2
   84cc6:	6033      	str	r3, [r6, #0]
			stop_sent = 1;
   84cc8:	2001      	movs	r0, #1
   84cca:	e7e5      	b.n	84c98 <twi_master_read+0x4c>
		if (!timeout--) {
   84ccc:	460b      	mov	r3, r1
   84cce:	e7ee      	b.n	84cae <twi_master_read+0x62>
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   84cd0:	6a33      	ldr	r3, [r6, #32]
   84cd2:	f013 0f01 	tst.w	r3, #1
   84cd6:	d0fb      	beq.n	84cd0 <twi_master_read+0x84>
	}

	p_twi->TWI_SR;
   84cd8:	6a33      	ldr	r3, [r6, #32]

	return TWI_SUCCESS;
   84cda:	e000      	b.n	84cde <twi_master_read+0x92>
		return TWI_INVALID_ARGUMENT;
   84cdc:	2401      	movs	r4, #1
}
   84cde:	4620      	mov	r0, r4
   84ce0:	bd70      	pop	{r4, r5, r6, pc}
			return TWI_RECEIVE_NACK;
   84ce2:	2405      	movs	r4, #5
   84ce4:	e7fb      	b.n	84cde <twi_master_read+0x92>
			return TWI_ERROR_TIMEOUT;
   84ce6:	2409      	movs	r4, #9
   84ce8:	e7f9      	b.n	84cde <twi_master_read+0x92>
   84cea:	bf00      	nop
   84cec:	00084bdf 	.word	0x00084bdf

00084cf0 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
   84cf0:	b570      	push	{r4, r5, r6, lr}
	uint32_t status;
	uint32_t cnt = p_packet->length;
   84cf2:	68ce      	ldr	r6, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
   84cf4:	688c      	ldr	r4, [r1, #8]

	/* Check argument */
	if (cnt == 0) {
   84cf6:	b37e      	cbz	r6, 84d58 <twi_master_write+0x68>
   84cf8:	4605      	mov	r5, r0
   84cfa:	4608      	mov	r0, r1
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   84cfc:	2100      	movs	r1, #0
   84cfe:	6069      	str	r1, [r5, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   84d00:	7c03      	ldrb	r3, [r0, #16]
   84d02:	041b      	lsls	r3, r3, #16
   84d04:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   84d08:	6842      	ldr	r2, [r0, #4]
   84d0a:	0212      	lsls	r2, r2, #8
   84d0c:	f402 7240 	and.w	r2, r2, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   84d10:	4313      	orrs	r3, r2
   84d12:	606b      	str	r3, [r5, #4]
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   84d14:	60e9      	str	r1, [r5, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   84d16:	6841      	ldr	r1, [r0, #4]
   84d18:	4b12      	ldr	r3, [pc, #72]	; (84d64 <twi_master_write+0x74>)
   84d1a:	4798      	blx	r3
   84d1c:	60e8      	str	r0, [r5, #12]

	/* Send all bytes */
	while (cnt > 0) {
   84d1e:	b16e      	cbz	r6, 84d3c <twi_master_write+0x4c>
		status = p_twi->TWI_SR;
   84d20:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
   84d22:	f413 7f80 	tst.w	r3, #256	; 0x100
   84d26:	d119      	bne.n	84d5c <twi_master_write+0x6c>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
   84d28:	f013 0f04 	tst.w	r3, #4
   84d2c:	d0f7      	beq.n	84d1e <twi_master_write+0x2e>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
   84d2e:	4623      	mov	r3, r4
   84d30:	f813 2b01 	ldrb.w	r2, [r3], #1
   84d34:	636a      	str	r2, [r5, #52]	; 0x34

		cnt--;
   84d36:	3e01      	subs	r6, #1
		p_twi->TWI_THR = *buffer++;
   84d38:	461c      	mov	r4, r3
   84d3a:	e7f0      	b.n	84d1e <twi_master_write+0x2e>
	}

	while (1) {
		status = p_twi->TWI_SR;
   84d3c:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
   84d3e:	f413 7080 	ands.w	r0, r3, #256	; 0x100
   84d42:	d10d      	bne.n	84d60 <twi_master_write+0x70>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
   84d44:	f013 0f04 	tst.w	r3, #4
   84d48:	d0f8      	beq.n	84d3c <twi_master_write+0x4c>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
   84d4a:	2302      	movs	r3, #2
   84d4c:	602b      	str	r3, [r5, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   84d4e:	6a2b      	ldr	r3, [r5, #32]
   84d50:	f013 0f01 	tst.w	r3, #1
   84d54:	d0fb      	beq.n	84d4e <twi_master_write+0x5e>
   84d56:	e000      	b.n	84d5a <twi_master_write+0x6a>
		return TWI_INVALID_ARGUMENT;
   84d58:	2001      	movs	r0, #1
	}

	return TWI_SUCCESS;
}
   84d5a:	bd70      	pop	{r4, r5, r6, pc}
			return TWI_RECEIVE_NACK;
   84d5c:	2005      	movs	r0, #5
   84d5e:	e7fc      	b.n	84d5a <twi_master_write+0x6a>
			return TWI_RECEIVE_NACK;
   84d60:	2005      	movs	r0, #5
   84d62:	e7fa      	b.n	84d5a <twi_master_write+0x6a>
   84d64:	00084bdf 	.word	0x00084bdf

00084d68 <twi_reset>:
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
   84d68:	2380      	movs	r3, #128	; 0x80
   84d6a:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
   84d6c:	6b03      	ldr	r3, [r0, #48]	; 0x30
}
   84d6e:	4770      	bx	lr

00084d70 <twi_master_init>:
{
   84d70:	b538      	push	{r3, r4, r5, lr}
   84d72:	4604      	mov	r4, r0
   84d74:	460d      	mov	r5, r1
	p_twi->TWI_IDR = ~0UL;
   84d76:	f04f 33ff 	mov.w	r3, #4294967295
   84d7a:	6283      	str	r3, [r0, #40]	; 0x28
	p_twi->TWI_SR;
   84d7c:	6a03      	ldr	r3, [r0, #32]
	twi_reset(p_twi);
   84d7e:	4b0a      	ldr	r3, [pc, #40]	; (84da8 <twi_master_init+0x38>)
   84d80:	4798      	blx	r3
	twi_enable_master_mode(p_twi);
   84d82:	4620      	mov	r0, r4
   84d84:	4b09      	ldr	r3, [pc, #36]	; (84dac <twi_master_init+0x3c>)
   84d86:	4798      	blx	r3
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
   84d88:	682a      	ldr	r2, [r5, #0]
   84d8a:	6869      	ldr	r1, [r5, #4]
   84d8c:	4620      	mov	r0, r4
   84d8e:	4b08      	ldr	r3, [pc, #32]	; (84db0 <twi_master_init+0x40>)
   84d90:	4798      	blx	r3
   84d92:	2801      	cmp	r0, #1
   84d94:	d000      	beq.n	84d98 <twi_master_init+0x28>
	uint32_t status = TWI_SUCCESS;
   84d96:	2000      	movs	r0, #0
	if (p_opt->smbus == 1) {
   84d98:	7a6b      	ldrb	r3, [r5, #9]
   84d9a:	2b01      	cmp	r3, #1
   84d9c:	d000      	beq.n	84da0 <twi_master_init+0x30>
}
   84d9e:	bd38      	pop	{r3, r4, r5, pc}
		p_twi->TWI_CR = TWI_CR_QUICK;
   84da0:	2340      	movs	r3, #64	; 0x40
   84da2:	6023      	str	r3, [r4, #0]
	return status;
   84da4:	e7fb      	b.n	84d9e <twi_master_init+0x2e>
   84da6:	bf00      	nop
   84da8:	00084d69 	.word	0x00084d69
   84dac:	00084c01 	.word	0x00084c01
   84db0:	00084c11 	.word	0x00084c11

00084db4 <pmc_is_wakeup_clocks_restored>:
	}
}

bool pmc_is_wakeup_clocks_restored(void)
{
	return !b_is_sleep_clock_used;
   84db4:	4b02      	ldr	r3, [pc, #8]	; (84dc0 <pmc_is_wakeup_clocks_restored+0xc>)
   84db6:	7818      	ldrb	r0, [r3, #0]
}
   84db8:	f080 0001 	eor.w	r0, r0, #1
   84dbc:	4770      	bx	lr
   84dbe:	bf00      	nop
   84dc0:	20001949 	.word	0x20001949

00084dc4 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
   84dc4:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   84dc6:	4a09      	ldr	r2, [pc, #36]	; (84dec <_sbrk+0x28>)
   84dc8:	6812      	ldr	r2, [r2, #0]
   84dca:	b142      	cbz	r2, 84dde <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
   84dcc:	4a07      	ldr	r2, [pc, #28]	; (84dec <_sbrk+0x28>)
   84dce:	6810      	ldr	r0, [r2, #0]

	if (((int)prev_heap + incr) > ramend) {
   84dd0:	18c1      	adds	r1, r0, r3
   84dd2:	4a07      	ldr	r2, [pc, #28]	; (84df0 <_sbrk+0x2c>)
   84dd4:	4291      	cmp	r1, r2
   84dd6:	dc06      	bgt.n	84de6 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   84dd8:	4a04      	ldr	r2, [pc, #16]	; (84dec <_sbrk+0x28>)
   84dda:	6011      	str	r1, [r2, #0]

	return (caddr_t) prev_heap;
   84ddc:	4770      	bx	lr
		heap = (unsigned char *)&_end;
   84dde:	4a03      	ldr	r2, [pc, #12]	; (84dec <_sbrk+0x28>)
   84de0:	4904      	ldr	r1, [pc, #16]	; (84df4 <_sbrk+0x30>)
   84de2:	6011      	str	r1, [r2, #0]
   84de4:	e7f2      	b.n	84dcc <_sbrk+0x8>
		return (caddr_t) -1;	
   84de6:	f04f 30ff 	mov.w	r0, #4294967295
}
   84dea:	4770      	bx	lr
   84dec:	2000194c 	.word	0x2000194c
   84df0:	20083ffc 	.word	0x20083ffc
   84df4:	20084000 	.word	0x20084000

00084df8 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   84df8:	f04f 30ff 	mov.w	r0, #4294967295
   84dfc:	4770      	bx	lr

00084dfe <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   84dfe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   84e02:	604b      	str	r3, [r1, #4]

	return 0;
}
   84e04:	2000      	movs	r0, #0
   84e06:	4770      	bx	lr

00084e08 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   84e08:	2001      	movs	r0, #1
   84e0a:	4770      	bx	lr

00084e0c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   84e0c:	2000      	movs	r0, #0
   84e0e:	4770      	bx	lr

00084e10 <_exit>:

extern void _exit(int status)
{
   84e10:	b508      	push	{r3, lr}
   84e12:	4601      	mov	r1, r0
	printf("Exiting with status %d.\n", status);
   84e14:	4801      	ldr	r0, [pc, #4]	; (84e1c <_exit+0xc>)
   84e16:	4b02      	ldr	r3, [pc, #8]	; (84e20 <_exit+0x10>)
   84e18:	4798      	blx	r3

	for (;;);
   84e1a:	e7fe      	b.n	84e1a <_exit+0xa>
   84e1c:	0008c1ac 	.word	0x0008c1ac
   84e20:	00085151 	.word	0x00085151

00084e24 <_kill>:
}

extern void _kill(int pid, int sig)
{
	return;
}
   84e24:	4770      	bx	lr

00084e26 <_getpid>:

extern int _getpid(void)
{
	return -1;
}
   84e26:	f04f 30ff 	mov.w	r0, #4294967295
   84e2a:	4770      	bx	lr

00084e2c <uart_init>:
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   84e2c:	23ac      	movs	r3, #172	; 0xac
   84e2e:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   84e30:	680b      	ldr	r3, [r1, #0]
   84e32:	684a      	ldr	r2, [r1, #4]
   84e34:	fbb3 f3f2 	udiv	r3, r3, r2
   84e38:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   84e3a:	f103 3cff 	add.w	ip, r3, #4294967295
   84e3e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   84e42:	4594      	cmp	ip, r2
   84e44:	d80a      	bhi.n	84e5c <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   84e46:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   84e48:	688b      	ldr	r3, [r1, #8]
   84e4a:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   84e4c:	f240 2302 	movw	r3, #514	; 0x202
   84e50:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   84e54:	2350      	movs	r3, #80	; 0x50
   84e56:	6003      	str	r3, [r0, #0]

	return 0;
   84e58:	2000      	movs	r0, #0
   84e5a:	4770      	bx	lr
		return 1;
   84e5c:	2001      	movs	r0, #1
}
   84e5e:	4770      	bx	lr

00084e60 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   84e60:	6943      	ldr	r3, [r0, #20]
   84e62:	f013 0f02 	tst.w	r3, #2
   84e66:	d002      	beq.n	84e6e <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   84e68:	61c1      	str	r1, [r0, #28]
	return 0;
   84e6a:	2000      	movs	r0, #0
   84e6c:	4770      	bx	lr
		return 1;
   84e6e:	2001      	movs	r0, #1
}
   84e70:	4770      	bx	lr

00084e72 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   84e72:	6943      	ldr	r3, [r0, #20]
   84e74:	f013 0f01 	tst.w	r3, #1
   84e78:	d003      	beq.n	84e82 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   84e7a:	6983      	ldr	r3, [r0, #24]
   84e7c:	700b      	strb	r3, [r1, #0]
	return 0;
   84e7e:	2000      	movs	r0, #0
   84e80:	4770      	bx	lr
		return 1;
   84e82:	2001      	movs	r0, #1
}
   84e84:	4770      	bx	lr
   84e86:	0000      	movs	r0, r0

00084e88 <iopins_normal>:
	
	/* */
}

void iopins_normal(void)
{
   84e88:	b510      	push	{r4, lr}
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   84e8a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   84e8e:	204f      	movs	r0, #79	; 0x4f
   84e90:	4c0e      	ldr	r4, [pc, #56]	; (84ecc <iopins_normal+0x44>)
   84e92:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   84e94:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   84e98:	2050      	movs	r0, #80	; 0x50
   84e9a:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   84e9c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   84ea0:	2051      	movs	r0, #81	; 0x51
   84ea2:	47a0      	blx	r4
	
	/* Configure MOSFET for turning on-off system */
	gpio_configure_pin(PIN_PWRON_GPIO, PIN_PWRON_FLAGS);
   84ea4:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   84ea8:	203f      	movs	r0, #63	; 0x3f
   84eaa:	47a0      	blx	r4
	board_power(0);
   84eac:	203f      	movs	r0, #63	; 0x3f
   84eae:	4b08      	ldr	r3, [pc, #32]	; (84ed0 <iopins_normal+0x48>)
   84eb0:	4798      	blx	r3

	//Detect state of switch
	gpio_configure_pin(PIN_SWSTATE_GPIO, PIN_SWSTATE_FLAGS);
   84eb2:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   84eb6:	203e      	movs	r0, #62	; 0x3e
   84eb8:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   84eba:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   84ebe:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
   84ec2:	4804      	ldr	r0, [pc, #16]	; (84ed4 <iopins_normal+0x4c>)
   84ec4:	4b04      	ldr	r3, [pc, #16]	; (84ed8 <iopins_normal+0x50>)
   84ec6:	4798      	blx	r3
#if defined(CONF_BOARD_USB_PORT)
#  if defined(CONF_BOARD_USB_VBUS_DETECT)
	gpio_configure_pin(USB_VBUS_PIN, USB_VBUS_FLAGS);
#  endif
#endif	
}
   84ec8:	bd10      	pop	{r4, pc}
   84eca:	bf00      	nop
   84ecc:	00084b05 	.word	0x00084b05
   84ed0:	00084ae9 	.word	0x00084ae9
   84ed4:	400e0c00 	.word	0x400e0c00
   84ed8:	000849f9 	.word	0x000849f9

00084edc <board_init>:

void board_init(void)
{
   84edc:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   84ede:	4b07      	ldr	r3, [pc, #28]	; (84efc <board_init+0x20>)
   84ee0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   84ee4:	655a      	str	r2, [r3, #84]	; 0x54
   84ee6:	200a      	movs	r0, #10
   84ee8:	4c05      	ldr	r4, [pc, #20]	; (84f00 <board_init+0x24>)
   84eea:	47a0      	blx	r4
   84eec:	200b      	movs	r0, #11
   84eee:	47a0      	blx	r4
   84ef0:	200c      	movs	r0, #12
   84ef2:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	iopins_normal();
   84ef4:	4b03      	ldr	r3, [pc, #12]	; (84f04 <board_init+0x28>)
   84ef6:	4798      	blx	r3
}
   84ef8:	bd10      	pop	{r4, pc}
   84efa:	bf00      	nop
   84efc:	400e1200 	.word	0x400e1200
   84f00:	00084781 	.word	0x00084781
   84f04:	00084e89 	.word	0x00084e89

00084f08 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
   84f08:	4b0b      	ldr	r3, [pc, #44]	; (84f38 <cpu_irq_enter_critical+0x30>)
   84f0a:	681b      	ldr	r3, [r3, #0]
   84f0c:	b95b      	cbnz	r3, 84f26 <cpu_irq_enter_critical+0x1e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   84f0e:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
   84f12:	b96b      	cbnz	r3, 84f30 <cpu_irq_enter_critical+0x28>
  __ASM volatile ("cpsid i");
   84f14:	b672      	cpsid	i
   84f16:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
   84f1a:	4b08      	ldr	r3, [pc, #32]	; (84f3c <cpu_irq_enter_critical+0x34>)
   84f1c:	2200      	movs	r2, #0
   84f1e:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
   84f20:	4b07      	ldr	r3, [pc, #28]	; (84f40 <cpu_irq_enter_critical+0x38>)
   84f22:	2201      	movs	r2, #1
   84f24:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = false;
		}

	}

	cpu_irq_critical_section_counter++;
   84f26:	4a04      	ldr	r2, [pc, #16]	; (84f38 <cpu_irq_enter_critical+0x30>)
   84f28:	6813      	ldr	r3, [r2, #0]
   84f2a:	3301      	adds	r3, #1
   84f2c:	6013      	str	r3, [r2, #0]
}
   84f2e:	4770      	bx	lr
			cpu_irq_prev_interrupt_state = false;
   84f30:	4b03      	ldr	r3, [pc, #12]	; (84f40 <cpu_irq_enter_critical+0x38>)
   84f32:	2200      	movs	r2, #0
   84f34:	701a      	strb	r2, [r3, #0]
   84f36:	e7f6      	b.n	84f26 <cpu_irq_enter_critical+0x1e>
   84f38:	20001950 	.word	0x20001950
   84f3c:	20000354 	.word	0x20000354
   84f40:	20001954 	.word	0x20001954

00084f44 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
   84f44:	4b07      	ldr	r3, [pc, #28]	; (84f64 <cpu_irq_leave_critical+0x20>)
   84f46:	681a      	ldr	r2, [r3, #0]
   84f48:	3a01      	subs	r2, #1
   84f4a:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
   84f4c:	681b      	ldr	r3, [r3, #0]
   84f4e:	b943      	cbnz	r3, 84f62 <cpu_irq_leave_critical+0x1e>
   84f50:	4b05      	ldr	r3, [pc, #20]	; (84f68 <cpu_irq_leave_critical+0x24>)
   84f52:	781b      	ldrb	r3, [r3, #0]
   84f54:	b12b      	cbz	r3, 84f62 <cpu_irq_leave_critical+0x1e>
		cpu_irq_enable();
   84f56:	4b05      	ldr	r3, [pc, #20]	; (84f6c <cpu_irq_leave_critical+0x28>)
   84f58:	2201      	movs	r2, #1
   84f5a:	701a      	strb	r2, [r3, #0]
   84f5c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   84f60:	b662      	cpsie	i
	}
}
   84f62:	4770      	bx	lr
   84f64:	20001950 	.word	0x20001950
   84f68:	20001954 	.word	0x20001954
   84f6c:	20000354 	.word	0x20000354

00084f70 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   84f70:	b570      	push	{r4, r5, r6, lr}
   84f72:	460d      	mov	r5, r1
   84f74:	4614      	mov	r4, r2
	int nChars = 0;

	if (file != 0) {
   84f76:	4606      	mov	r6, r0
   84f78:	b158      	cbz	r0, 84f92 <_read+0x22>
		return -1;
   84f7a:	f04f 36ff 	mov.w	r6, #4294967295
   84f7e:	e00a      	b.n	84f96 <_read+0x26>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
   84f80:	4b06      	ldr	r3, [pc, #24]	; (84f9c <_read+0x2c>)
   84f82:	6818      	ldr	r0, [r3, #0]
   84f84:	4b06      	ldr	r3, [pc, #24]	; (84fa0 <_read+0x30>)
   84f86:	681b      	ldr	r3, [r3, #0]
   84f88:	4629      	mov	r1, r5
   84f8a:	4798      	blx	r3
		ptr++;
   84f8c:	3501      	adds	r5, #1
		nChars++;
   84f8e:	3601      	adds	r6, #1
	for (; len > 0; --len) {
   84f90:	3c01      	subs	r4, #1
   84f92:	2c00      	cmp	r4, #0
   84f94:	dcf4      	bgt.n	84f80 <_read+0x10>
	}
	return nChars;
}
   84f96:	4630      	mov	r0, r6
   84f98:	bd70      	pop	{r4, r5, r6, pc}
   84f9a:	bf00      	nop
   84f9c:	20001944 	.word	0x20001944
   84fa0:	20001958 	.word	0x20001958

00084fa4 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   84fa4:	4b3f      	ldr	r3, [pc, #252]	; (850a4 <SystemCoreClockUpdate+0x100>)
   84fa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   84fa8:	f003 0303 	and.w	r3, r3, #3
   84fac:	2b01      	cmp	r3, #1
   84fae:	d033      	beq.n	85018 <SystemCoreClockUpdate+0x74>
   84fb0:	d80a      	bhi.n	84fc8 <SystemCoreClockUpdate+0x24>
   84fb2:	b9eb      	cbnz	r3, 84ff0 <SystemCoreClockUpdate+0x4c>
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   84fb4:	4b3c      	ldr	r3, [pc, #240]	; (850a8 <SystemCoreClockUpdate+0x104>)
   84fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   84fb8:	f013 0f80 	tst.w	r3, #128	; 0x80
   84fbc:	d027      	beq.n	8500e <SystemCoreClockUpdate+0x6a>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   84fbe:	4b3b      	ldr	r3, [pc, #236]	; (850ac <SystemCoreClockUpdate+0x108>)
   84fc0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   84fc4:	601a      	str	r2, [r3, #0]
   84fc6:	e013      	b.n	84ff0 <SystemCoreClockUpdate+0x4c>
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   84fc8:	3b02      	subs	r3, #2
   84fca:	2b01      	cmp	r3, #1
   84fcc:	d810      	bhi.n	84ff0 <SystemCoreClockUpdate+0x4c>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   84fce:	4b35      	ldr	r3, [pc, #212]	; (850a4 <SystemCoreClockUpdate+0x100>)
   84fd0:	6a1b      	ldr	r3, [r3, #32]
   84fd2:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   84fd6:	d03b      	beq.n	85050 <SystemCoreClockUpdate+0xac>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   84fd8:	4b34      	ldr	r3, [pc, #208]	; (850ac <SystemCoreClockUpdate+0x108>)
   84fda:	4a35      	ldr	r2, [pc, #212]	; (850b0 <SystemCoreClockUpdate+0x10c>)
   84fdc:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   84fde:	4b31      	ldr	r3, [pc, #196]	; (850a4 <SystemCoreClockUpdate+0x100>)
   84fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   84fe2:	f003 0303 	and.w	r3, r3, #3
   84fe6:	2b02      	cmp	r3, #2
   84fe8:	d045      	beq.n	85076 <SystemCoreClockUpdate+0xd2>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
				                          CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >>
				                           CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   84fea:	4b30      	ldr	r3, [pc, #192]	; (850ac <SystemCoreClockUpdate+0x108>)
   84fec:	4a31      	ldr	r2, [pc, #196]	; (850b4 <SystemCoreClockUpdate+0x110>)
   84fee:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   84ff0:	4b2c      	ldr	r3, [pc, #176]	; (850a4 <SystemCoreClockUpdate+0x100>)
   84ff2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   84ff4:	f003 0370 	and.w	r3, r3, #112	; 0x70
   84ff8:	2b70      	cmp	r3, #112	; 0x70
   84ffa:	d04b      	beq.n	85094 <SystemCoreClockUpdate+0xf0>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   84ffc:	4b29      	ldr	r3, [pc, #164]	; (850a4 <SystemCoreClockUpdate+0x100>)
   84ffe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   85000:	f3c2 1202 	ubfx	r2, r2, #4, #3
   85004:	4929      	ldr	r1, [pc, #164]	; (850ac <SystemCoreClockUpdate+0x108>)
   85006:	680b      	ldr	r3, [r1, #0]
   85008:	40d3      	lsrs	r3, r2
   8500a:	600b      	str	r3, [r1, #0]
			                           PMC_MCKR_PRES_Pos);
	}
}
   8500c:	4770      	bx	lr
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   8500e:	4b27      	ldr	r3, [pc, #156]	; (850ac <SystemCoreClockUpdate+0x108>)
   85010:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
   85014:	601a      	str	r2, [r3, #0]
   85016:	e7eb      	b.n	84ff0 <SystemCoreClockUpdate+0x4c>
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   85018:	4b22      	ldr	r3, [pc, #136]	; (850a4 <SystemCoreClockUpdate+0x100>)
   8501a:	6a1b      	ldr	r3, [r3, #32]
   8501c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   85020:	d003      	beq.n	8502a <SystemCoreClockUpdate+0x86>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   85022:	4b22      	ldr	r3, [pc, #136]	; (850ac <SystemCoreClockUpdate+0x108>)
   85024:	4a22      	ldr	r2, [pc, #136]	; (850b0 <SystemCoreClockUpdate+0x10c>)
   85026:	601a      	str	r2, [r3, #0]
   85028:	e7e2      	b.n	84ff0 <SystemCoreClockUpdate+0x4c>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8502a:	4b20      	ldr	r3, [pc, #128]	; (850ac <SystemCoreClockUpdate+0x108>)
   8502c:	4a22      	ldr	r2, [pc, #136]	; (850b8 <SystemCoreClockUpdate+0x114>)
   8502e:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   85030:	4b1c      	ldr	r3, [pc, #112]	; (850a4 <SystemCoreClockUpdate+0x100>)
   85032:	6a1b      	ldr	r3, [r3, #32]
   85034:	f003 0370 	and.w	r3, r3, #112	; 0x70
   85038:	2b10      	cmp	r3, #16
   8503a:	d005      	beq.n	85048 <SystemCoreClockUpdate+0xa4>
   8503c:	2b20      	cmp	r3, #32
   8503e:	d1d7      	bne.n	84ff0 <SystemCoreClockUpdate+0x4c>
				SystemCoreClock *= 3U;
   85040:	4b1a      	ldr	r3, [pc, #104]	; (850ac <SystemCoreClockUpdate+0x108>)
   85042:	4a1b      	ldr	r2, [pc, #108]	; (850b0 <SystemCoreClockUpdate+0x10c>)
   85044:	601a      	str	r2, [r3, #0]
				break;
   85046:	e7d3      	b.n	84ff0 <SystemCoreClockUpdate+0x4c>
				SystemCoreClock *= 2U;
   85048:	4b18      	ldr	r3, [pc, #96]	; (850ac <SystemCoreClockUpdate+0x108>)
   8504a:	4a1c      	ldr	r2, [pc, #112]	; (850bc <SystemCoreClockUpdate+0x118>)
   8504c:	601a      	str	r2, [r3, #0]
				break;
   8504e:	e7cf      	b.n	84ff0 <SystemCoreClockUpdate+0x4c>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   85050:	4b16      	ldr	r3, [pc, #88]	; (850ac <SystemCoreClockUpdate+0x108>)
   85052:	4a19      	ldr	r2, [pc, #100]	; (850b8 <SystemCoreClockUpdate+0x114>)
   85054:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   85056:	4b13      	ldr	r3, [pc, #76]	; (850a4 <SystemCoreClockUpdate+0x100>)
   85058:	6a1b      	ldr	r3, [r3, #32]
   8505a:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8505e:	2b10      	cmp	r3, #16
   85060:	d005      	beq.n	8506e <SystemCoreClockUpdate+0xca>
   85062:	2b20      	cmp	r3, #32
   85064:	d1bb      	bne.n	84fde <SystemCoreClockUpdate+0x3a>
				SystemCoreClock *= 3U;
   85066:	4b11      	ldr	r3, [pc, #68]	; (850ac <SystemCoreClockUpdate+0x108>)
   85068:	4a11      	ldr	r2, [pc, #68]	; (850b0 <SystemCoreClockUpdate+0x10c>)
   8506a:	601a      	str	r2, [r3, #0]
				break;
   8506c:	e7b7      	b.n	84fde <SystemCoreClockUpdate+0x3a>
				SystemCoreClock *= 2U;
   8506e:	4b0f      	ldr	r3, [pc, #60]	; (850ac <SystemCoreClockUpdate+0x108>)
   85070:	4a12      	ldr	r2, [pc, #72]	; (850bc <SystemCoreClockUpdate+0x118>)
   85072:	601a      	str	r2, [r3, #0]
				break;
   85074:	e7b3      	b.n	84fde <SystemCoreClockUpdate+0x3a>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   85076:	480b      	ldr	r0, [pc, #44]	; (850a4 <SystemCoreClockUpdate+0x100>)
   85078:	6a81      	ldr	r1, [r0, #40]	; 0x28
   8507a:	f3c1 410a 	ubfx	r1, r1, #16, #11
   8507e:	4a0b      	ldr	r2, [pc, #44]	; (850ac <SystemCoreClockUpdate+0x108>)
   85080:	6813      	ldr	r3, [r2, #0]
   85082:	fb01 3303 	mla	r3, r1, r3, r3
   85086:	6013      	str	r3, [r2, #0]
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >>
   85088:	6a81      	ldr	r1, [r0, #40]	; 0x28
   8508a:	b2c9      	uxtb	r1, r1
   8508c:	fbb3 f3f1 	udiv	r3, r3, r1
   85090:	6013      	str	r3, [r2, #0]
   85092:	e7ad      	b.n	84ff0 <SystemCoreClockUpdate+0x4c>
		SystemCoreClock /= 3U;
   85094:	4a05      	ldr	r2, [pc, #20]	; (850ac <SystemCoreClockUpdate+0x108>)
   85096:	6813      	ldr	r3, [r2, #0]
   85098:	4909      	ldr	r1, [pc, #36]	; (850c0 <SystemCoreClockUpdate+0x11c>)
   8509a:	fba1 1303 	umull	r1, r3, r1, r3
   8509e:	085b      	lsrs	r3, r3, #1
   850a0:	6013      	str	r3, [r2, #0]
   850a2:	4770      	bx	lr
   850a4:	400e0400 	.word	0x400e0400
   850a8:	400e1200 	.word	0x400e1200
   850ac:	200003e4 	.word	0x200003e4
   850b0:	00b71b00 	.word	0x00b71b00
   850b4:	0e4e1c00 	.word	0x0e4e1c00
   850b8:	003d0900 	.word	0x003d0900
   850bc:	007a1200 	.word	0x007a1200
   850c0:	aaaaaaab 	.word	0xaaaaaaab

000850c4 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
   850c4:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   850c6:	018b      	lsls	r3, r1, #6
   850c8:	eb00 1181 	add.w	r1, r0, r1, lsl #6

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   850cc:	2402      	movs	r4, #2
   850ce:	50c4      	str	r4, [r0, r3]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   850d0:	f04f 33ff 	mov.w	r3, #4294967295
   850d4:	628b      	str	r3, [r1, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   850d6:	6a0b      	ldr	r3, [r1, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   850d8:	604a      	str	r2, [r1, #4]
}
   850da:	bc10      	pop	{r4}
   850dc:	4770      	bx	lr

000850de <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   850de:	0189      	lsls	r1, r1, #6
   850e0:	2305      	movs	r3, #5
   850e2:	5043      	str	r3, [r0, r1]
}
   850e4:	4770      	bx	lr

000850e6 <tc_stop>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
   850e6:	0189      	lsls	r1, r1, #6
   850e8:	2302      	movs	r3, #2
   850ea:	5043      	str	r3, [r0, r1]
}
   850ec:	4770      	bx	lr

000850ee <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
   850ee:	eb00 1081 	add.w	r0, r0, r1, lsl #6
   850f2:	61c2      	str	r2, [r0, #28]
}
   850f4:	4770      	bx	lr

000850f6 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   850f6:	eb00 1081 	add.w	r0, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
   850fa:	6242      	str	r2, [r0, #36]	; 0x24
}
   850fc:	4770      	bx	lr

000850fe <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   850fe:	eb00 1081 	add.w	r0, r0, r1, lsl #6
	return tc_channel->TC_SR;
   85102:	6a00      	ldr	r0, [r0, #32]
}
   85104:	4770      	bx	lr
   85106:	0000      	movs	r0, r0

00085108 <__libc_init_array>:
   85108:	b570      	push	{r4, r5, r6, lr}
   8510a:	4e0d      	ldr	r6, [pc, #52]	; (85140 <__libc_init_array+0x38>)
   8510c:	4d0d      	ldr	r5, [pc, #52]	; (85144 <__libc_init_array+0x3c>)
   8510e:	1b76      	subs	r6, r6, r5
   85110:	10b6      	asrs	r6, r6, #2
   85112:	d006      	beq.n	85122 <__libc_init_array+0x1a>
   85114:	2400      	movs	r4, #0
   85116:	f855 3b04 	ldr.w	r3, [r5], #4
   8511a:	3401      	adds	r4, #1
   8511c:	4798      	blx	r3
   8511e:	42a6      	cmp	r6, r4
   85120:	d1f9      	bne.n	85116 <__libc_init_array+0xe>
   85122:	4e09      	ldr	r6, [pc, #36]	; (85148 <__libc_init_array+0x40>)
   85124:	4d09      	ldr	r5, [pc, #36]	; (8514c <__libc_init_array+0x44>)
   85126:	f007 fa4f 	bl	8c5c8 <_init>
   8512a:	1b76      	subs	r6, r6, r5
   8512c:	10b6      	asrs	r6, r6, #2
   8512e:	d006      	beq.n	8513e <__libc_init_array+0x36>
   85130:	2400      	movs	r4, #0
   85132:	f855 3b04 	ldr.w	r3, [r5], #4
   85136:	3401      	adds	r4, #1
   85138:	4798      	blx	r3
   8513a:	42a6      	cmp	r6, r4
   8513c:	d1f9      	bne.n	85132 <__libc_init_array+0x2a>
   8513e:	bd70      	pop	{r4, r5, r6, pc}
   85140:	0008c5d4 	.word	0x0008c5d4
   85144:	0008c5d4 	.word	0x0008c5d4
   85148:	0008c5dc 	.word	0x0008c5dc
   8514c:	0008c5d4 	.word	0x0008c5d4

00085150 <iprintf>:
   85150:	b40f      	push	{r0, r1, r2, r3}
   85152:	b500      	push	{lr}
   85154:	4a07      	ldr	r2, [pc, #28]	; (85174 <iprintf+0x24>)
   85156:	b083      	sub	sp, #12
   85158:	ab04      	add	r3, sp, #16
   8515a:	6810      	ldr	r0, [r2, #0]
   8515c:	f853 2b04 	ldr.w	r2, [r3], #4
   85160:	6881      	ldr	r1, [r0, #8]
   85162:	9301      	str	r3, [sp, #4]
   85164:	f001 ffc2 	bl	870ec <_vfiprintf_r>
   85168:	b003      	add	sp, #12
   8516a:	f85d eb04 	ldr.w	lr, [sp], #4
   8516e:	b004      	add	sp, #16
   85170:	4770      	bx	lr
   85172:	bf00      	nop
   85174:	200003e8 	.word	0x200003e8

00085178 <memcpy>:
   85178:	4684      	mov	ip, r0
   8517a:	ea41 0300 	orr.w	r3, r1, r0
   8517e:	f013 0303 	ands.w	r3, r3, #3
   85182:	d149      	bne.n	85218 <memcpy+0xa0>
   85184:	3a40      	subs	r2, #64	; 0x40
   85186:	d323      	bcc.n	851d0 <memcpy+0x58>
   85188:	680b      	ldr	r3, [r1, #0]
   8518a:	6003      	str	r3, [r0, #0]
   8518c:	684b      	ldr	r3, [r1, #4]
   8518e:	6043      	str	r3, [r0, #4]
   85190:	688b      	ldr	r3, [r1, #8]
   85192:	6083      	str	r3, [r0, #8]
   85194:	68cb      	ldr	r3, [r1, #12]
   85196:	60c3      	str	r3, [r0, #12]
   85198:	690b      	ldr	r3, [r1, #16]
   8519a:	6103      	str	r3, [r0, #16]
   8519c:	694b      	ldr	r3, [r1, #20]
   8519e:	6143      	str	r3, [r0, #20]
   851a0:	698b      	ldr	r3, [r1, #24]
   851a2:	6183      	str	r3, [r0, #24]
   851a4:	69cb      	ldr	r3, [r1, #28]
   851a6:	61c3      	str	r3, [r0, #28]
   851a8:	6a0b      	ldr	r3, [r1, #32]
   851aa:	6203      	str	r3, [r0, #32]
   851ac:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   851ae:	6243      	str	r3, [r0, #36]	; 0x24
   851b0:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   851b2:	6283      	str	r3, [r0, #40]	; 0x28
   851b4:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   851b6:	62c3      	str	r3, [r0, #44]	; 0x2c
   851b8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   851ba:	6303      	str	r3, [r0, #48]	; 0x30
   851bc:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   851be:	6343      	str	r3, [r0, #52]	; 0x34
   851c0:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   851c2:	6383      	str	r3, [r0, #56]	; 0x38
   851c4:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   851c6:	63c3      	str	r3, [r0, #60]	; 0x3c
   851c8:	3040      	adds	r0, #64	; 0x40
   851ca:	3140      	adds	r1, #64	; 0x40
   851cc:	3a40      	subs	r2, #64	; 0x40
   851ce:	d2db      	bcs.n	85188 <memcpy+0x10>
   851d0:	3230      	adds	r2, #48	; 0x30
   851d2:	d30b      	bcc.n	851ec <memcpy+0x74>
   851d4:	680b      	ldr	r3, [r1, #0]
   851d6:	6003      	str	r3, [r0, #0]
   851d8:	684b      	ldr	r3, [r1, #4]
   851da:	6043      	str	r3, [r0, #4]
   851dc:	688b      	ldr	r3, [r1, #8]
   851de:	6083      	str	r3, [r0, #8]
   851e0:	68cb      	ldr	r3, [r1, #12]
   851e2:	60c3      	str	r3, [r0, #12]
   851e4:	3010      	adds	r0, #16
   851e6:	3110      	adds	r1, #16
   851e8:	3a10      	subs	r2, #16
   851ea:	d2f3      	bcs.n	851d4 <memcpy+0x5c>
   851ec:	320c      	adds	r2, #12
   851ee:	d305      	bcc.n	851fc <memcpy+0x84>
   851f0:	f851 3b04 	ldr.w	r3, [r1], #4
   851f4:	f840 3b04 	str.w	r3, [r0], #4
   851f8:	3a04      	subs	r2, #4
   851fa:	d2f9      	bcs.n	851f0 <memcpy+0x78>
   851fc:	3204      	adds	r2, #4
   851fe:	d008      	beq.n	85212 <memcpy+0x9a>
   85200:	07d2      	lsls	r2, r2, #31
   85202:	bf1c      	itt	ne
   85204:	f811 3b01 	ldrbne.w	r3, [r1], #1
   85208:	f800 3b01 	strbne.w	r3, [r0], #1
   8520c:	d301      	bcc.n	85212 <memcpy+0x9a>
   8520e:	880b      	ldrh	r3, [r1, #0]
   85210:	8003      	strh	r3, [r0, #0]
   85212:	4660      	mov	r0, ip
   85214:	4770      	bx	lr
   85216:	bf00      	nop
   85218:	2a08      	cmp	r2, #8
   8521a:	d313      	bcc.n	85244 <memcpy+0xcc>
   8521c:	078b      	lsls	r3, r1, #30
   8521e:	d0b1      	beq.n	85184 <memcpy+0xc>
   85220:	f010 0303 	ands.w	r3, r0, #3
   85224:	d0ae      	beq.n	85184 <memcpy+0xc>
   85226:	f1c3 0304 	rsb	r3, r3, #4
   8522a:	1ad2      	subs	r2, r2, r3
   8522c:	07db      	lsls	r3, r3, #31
   8522e:	bf1c      	itt	ne
   85230:	f811 3b01 	ldrbne.w	r3, [r1], #1
   85234:	f800 3b01 	strbne.w	r3, [r0], #1
   85238:	d3a4      	bcc.n	85184 <memcpy+0xc>
   8523a:	f831 3b02 	ldrh.w	r3, [r1], #2
   8523e:	f820 3b02 	strh.w	r3, [r0], #2
   85242:	e79f      	b.n	85184 <memcpy+0xc>
   85244:	3a04      	subs	r2, #4
   85246:	d3d9      	bcc.n	851fc <memcpy+0x84>
   85248:	3a01      	subs	r2, #1
   8524a:	f811 3b01 	ldrb.w	r3, [r1], #1
   8524e:	f800 3b01 	strb.w	r3, [r0], #1
   85252:	d2f9      	bcs.n	85248 <memcpy+0xd0>
   85254:	780b      	ldrb	r3, [r1, #0]
   85256:	7003      	strb	r3, [r0, #0]
   85258:	784b      	ldrb	r3, [r1, #1]
   8525a:	7043      	strb	r3, [r0, #1]
   8525c:	788b      	ldrb	r3, [r1, #2]
   8525e:	7083      	strb	r3, [r0, #2]
   85260:	4660      	mov	r0, ip
   85262:	4770      	bx	lr

00085264 <memset>:
   85264:	0783      	lsls	r3, r0, #30
   85266:	b530      	push	{r4, r5, lr}
   85268:	d048      	beq.n	852fc <memset+0x98>
   8526a:	1e54      	subs	r4, r2, #1
   8526c:	2a00      	cmp	r2, #0
   8526e:	d03f      	beq.n	852f0 <memset+0x8c>
   85270:	4603      	mov	r3, r0
   85272:	b2ca      	uxtb	r2, r1
   85274:	e001      	b.n	8527a <memset+0x16>
   85276:	3c01      	subs	r4, #1
   85278:	d33a      	bcc.n	852f0 <memset+0x8c>
   8527a:	f803 2b01 	strb.w	r2, [r3], #1
   8527e:	079d      	lsls	r5, r3, #30
   85280:	d1f9      	bne.n	85276 <memset+0x12>
   85282:	2c03      	cmp	r4, #3
   85284:	d92d      	bls.n	852e2 <memset+0x7e>
   85286:	b2cd      	uxtb	r5, r1
   85288:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   8528c:	2c0f      	cmp	r4, #15
   8528e:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   85292:	d936      	bls.n	85302 <memset+0x9e>
   85294:	f1a4 0210 	sub.w	r2, r4, #16
   85298:	f022 0c0f 	bic.w	ip, r2, #15
   8529c:	f103 0e20 	add.w	lr, r3, #32
   852a0:	44e6      	add	lr, ip
   852a2:	ea4f 1c12 	mov.w	ip, r2, lsr #4
   852a6:	f103 0210 	add.w	r2, r3, #16
   852aa:	e942 5504 	strd	r5, r5, [r2, #-16]
   852ae:	e942 5502 	strd	r5, r5, [r2, #-8]
   852b2:	3210      	adds	r2, #16
   852b4:	4572      	cmp	r2, lr
   852b6:	d1f8      	bne.n	852aa <memset+0x46>
   852b8:	f10c 0201 	add.w	r2, ip, #1
   852bc:	f014 0f0c 	tst.w	r4, #12
   852c0:	eb03 1202 	add.w	r2, r3, r2, lsl #4
   852c4:	f004 0c0f 	and.w	ip, r4, #15
   852c8:	d013      	beq.n	852f2 <memset+0x8e>
   852ca:	f1ac 0304 	sub.w	r3, ip, #4
   852ce:	f023 0303 	bic.w	r3, r3, #3
   852d2:	3304      	adds	r3, #4
   852d4:	4413      	add	r3, r2
   852d6:	f842 5b04 	str.w	r5, [r2], #4
   852da:	4293      	cmp	r3, r2
   852dc:	d1fb      	bne.n	852d6 <memset+0x72>
   852de:	f00c 0403 	and.w	r4, ip, #3
   852e2:	b12c      	cbz	r4, 852f0 <memset+0x8c>
   852e4:	b2ca      	uxtb	r2, r1
   852e6:	441c      	add	r4, r3
   852e8:	f803 2b01 	strb.w	r2, [r3], #1
   852ec:	429c      	cmp	r4, r3
   852ee:	d1fb      	bne.n	852e8 <memset+0x84>
   852f0:	bd30      	pop	{r4, r5, pc}
   852f2:	4664      	mov	r4, ip
   852f4:	4613      	mov	r3, r2
   852f6:	2c00      	cmp	r4, #0
   852f8:	d1f4      	bne.n	852e4 <memset+0x80>
   852fa:	e7f9      	b.n	852f0 <memset+0x8c>
   852fc:	4603      	mov	r3, r0
   852fe:	4614      	mov	r4, r2
   85300:	e7bf      	b.n	85282 <memset+0x1e>
   85302:	461a      	mov	r2, r3
   85304:	46a4      	mov	ip, r4
   85306:	e7e0      	b.n	852ca <memset+0x66>

00085308 <setbuf>:
   85308:	2900      	cmp	r1, #0
   8530a:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8530e:	bf0c      	ite	eq
   85310:	2202      	moveq	r2, #2
   85312:	2200      	movne	r2, #0
   85314:	f000 b800 	b.w	85318 <setvbuf>

00085318 <setvbuf>:
   85318:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   8531c:	4c69      	ldr	r4, [pc, #420]	; (854c4 <setvbuf+0x1ac>)
   8531e:	460e      	mov	r6, r1
   85320:	f8d4 8000 	ldr.w	r8, [r4]
   85324:	4617      	mov	r7, r2
   85326:	4604      	mov	r4, r0
   85328:	461d      	mov	r5, r3
   8532a:	b083      	sub	sp, #12
   8532c:	f1b8 0f00 	cmp.w	r8, #0
   85330:	d003      	beq.n	8533a <setvbuf+0x22>
   85332:	f8d8 3038 	ldr.w	r3, [r8, #56]	; 0x38
   85336:	2b00      	cmp	r3, #0
   85338:	d077      	beq.n	8542a <setvbuf+0x112>
   8533a:	2f02      	cmp	r7, #2
   8533c:	d005      	beq.n	8534a <setvbuf+0x32>
   8533e:	2f01      	cmp	r7, #1
   85340:	f200 80ac 	bhi.w	8549c <setvbuf+0x184>
   85344:	2d00      	cmp	r5, #0
   85346:	f2c0 80a9 	blt.w	8549c <setvbuf+0x184>
   8534a:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8534c:	07da      	lsls	r2, r3, #31
   8534e:	d552      	bpl.n	853f6 <setvbuf+0xde>
   85350:	4621      	mov	r1, r4
   85352:	4640      	mov	r0, r8
   85354:	f003 fee0 	bl	89118 <_fflush_r>
   85358:	6b21      	ldr	r1, [r4, #48]	; 0x30
   8535a:	b141      	cbz	r1, 8536e <setvbuf+0x56>
   8535c:	f104 0340 	add.w	r3, r4, #64	; 0x40
   85360:	4299      	cmp	r1, r3
   85362:	d002      	beq.n	8536a <setvbuf+0x52>
   85364:	4640      	mov	r0, r8
   85366:	f004 f887 	bl	89478 <_free_r>
   8536a:	2300      	movs	r3, #0
   8536c:	6323      	str	r3, [r4, #48]	; 0x30
   8536e:	2300      	movs	r3, #0
   85370:	f9b4 c00c 	ldrsh.w	ip, [r4, #12]
   85374:	61a3      	str	r3, [r4, #24]
   85376:	f01c 0f80 	tst.w	ip, #128	; 0x80
   8537a:	6063      	str	r3, [r4, #4]
   8537c:	d164      	bne.n	85448 <setvbuf+0x130>
   8537e:	f42c 6c4a 	bic.w	ip, ip, #3232	; 0xca0
   85382:	f02c 0c03 	bic.w	ip, ip, #3
   85386:	2f02      	cmp	r7, #2
   85388:	f8a4 c00c 	strh.w	ip, [r4, #12]
   8538c:	d06a      	beq.n	85464 <setvbuf+0x14c>
   8538e:	ab01      	add	r3, sp, #4
   85390:	4621      	mov	r1, r4
   85392:	4640      	mov	r0, r8
   85394:	466a      	mov	r2, sp
   85396:	f004 fb8d 	bl	89ab4 <__swhatbuf_r>
   8539a:	89a3      	ldrh	r3, [r4, #12]
   8539c:	4318      	orrs	r0, r3
   8539e:	81a0      	strh	r0, [r4, #12]
   853a0:	2d00      	cmp	r5, #0
   853a2:	d02f      	beq.n	85404 <setvbuf+0xec>
   853a4:	2e00      	cmp	r6, #0
   853a6:	d02e      	beq.n	85406 <setvbuf+0xee>
   853a8:	f8d8 3038 	ldr.w	r3, [r8, #56]	; 0x38
   853ac:	2b00      	cmp	r3, #0
   853ae:	d038      	beq.n	85422 <setvbuf+0x10a>
   853b0:	9b00      	ldr	r3, [sp, #0]
   853b2:	e9c4 6504 	strd	r6, r5, [r4, #16]
   853b6:	42ab      	cmp	r3, r5
   853b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   853bc:	6026      	str	r6, [r4, #0]
   853be:	bf1c      	itt	ne
   853c0:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
   853c4:	81a3      	strhne	r3, [r4, #12]
   853c6:	2f01      	cmp	r7, #1
   853c8:	bf04      	itt	eq
   853ca:	f043 0301 	orreq.w	r3, r3, #1
   853ce:	81a3      	strheq	r3, [r4, #12]
   853d0:	b29a      	uxth	r2, r3
   853d2:	f013 0308 	ands.w	r3, r3, #8
   853d6:	d02c      	beq.n	85432 <setvbuf+0x11a>
   853d8:	07d1      	lsls	r1, r2, #31
   853da:	d55d      	bpl.n	85498 <setvbuf+0x180>
   853dc:	2100      	movs	r1, #0
   853de:	426d      	negs	r5, r5
   853e0:	61a5      	str	r5, [r4, #24]
   853e2:	6e65      	ldr	r5, [r4, #100]	; 0x64
   853e4:	60a1      	str	r1, [r4, #8]
   853e6:	f015 0501 	ands.w	r5, r5, #1
   853ea:	d027      	beq.n	8543c <setvbuf+0x124>
   853ec:	2500      	movs	r5, #0
   853ee:	4628      	mov	r0, r5
   853f0:	b003      	add	sp, #12
   853f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   853f6:	89a3      	ldrh	r3, [r4, #12]
   853f8:	059b      	lsls	r3, r3, #22
   853fa:	d4a9      	bmi.n	85350 <setvbuf+0x38>
   853fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
   853fe:	f004 fae5 	bl	899cc <__retarget_lock_acquire_recursive>
   85402:	e7a5      	b.n	85350 <setvbuf+0x38>
   85404:	9d00      	ldr	r5, [sp, #0]
   85406:	4628      	mov	r0, r5
   85408:	f004 fb84 	bl	89b14 <malloc>
   8540c:	4606      	mov	r6, r0
   8540e:	2800      	cmp	r0, #0
   85410:	d047      	beq.n	854a2 <setvbuf+0x18a>
   85412:	89a3      	ldrh	r3, [r4, #12]
   85414:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   85418:	81a3      	strh	r3, [r4, #12]
   8541a:	f8d8 3038 	ldr.w	r3, [r8, #56]	; 0x38
   8541e:	2b00      	cmp	r3, #0
   85420:	d1c6      	bne.n	853b0 <setvbuf+0x98>
   85422:	4640      	mov	r0, r8
   85424:	f003 feac 	bl	89180 <__sinit>
   85428:	e7c2      	b.n	853b0 <setvbuf+0x98>
   8542a:	4640      	mov	r0, r8
   8542c:	f003 fea8 	bl	89180 <__sinit>
   85430:	e783      	b.n	8533a <setvbuf+0x22>
   85432:	60a3      	str	r3, [r4, #8]
   85434:	6e65      	ldr	r5, [r4, #100]	; 0x64
   85436:	f015 0501 	ands.w	r5, r5, #1
   8543a:	d1d7      	bne.n	853ec <setvbuf+0xd4>
   8543c:	0593      	lsls	r3, r2, #22
   8543e:	d524      	bpl.n	8548a <setvbuf+0x172>
   85440:	4628      	mov	r0, r5
   85442:	b003      	add	sp, #12
   85444:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   85448:	4640      	mov	r0, r8
   8544a:	6921      	ldr	r1, [r4, #16]
   8544c:	f004 f814 	bl	89478 <_free_r>
   85450:	f9b4 c00c 	ldrsh.w	ip, [r4, #12]
   85454:	2f02      	cmp	r7, #2
   85456:	f42c 6c4a 	bic.w	ip, ip, #3232	; 0xca0
   8545a:	f02c 0c03 	bic.w	ip, ip, #3
   8545e:	f8a4 c00c 	strh.w	ip, [r4, #12]
   85462:	d194      	bne.n	8538e <setvbuf+0x76>
   85464:	2500      	movs	r5, #0
   85466:	2100      	movs	r1, #0
   85468:	2201      	movs	r2, #1
   8546a:	f104 0343 	add.w	r3, r4, #67	; 0x43
   8546e:	6023      	str	r3, [r4, #0]
   85470:	6123      	str	r3, [r4, #16]
   85472:	6e63      	ldr	r3, [r4, #100]	; 0x64
   85474:	f04c 0c02 	orr.w	ip, ip, #2
   85478:	07d8      	lsls	r0, r3, #31
   8547a:	f8a4 c00c 	strh.w	ip, [r4, #12]
   8547e:	60a1      	str	r1, [r4, #8]
   85480:	6162      	str	r2, [r4, #20]
   85482:	d4dd      	bmi.n	85440 <setvbuf+0x128>
   85484:	f41c 7f00 	tst.w	ip, #512	; 0x200
   85488:	d1da      	bne.n	85440 <setvbuf+0x128>
   8548a:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8548c:	f004 faa0 	bl	899d0 <__retarget_lock_release_recursive>
   85490:	4628      	mov	r0, r5
   85492:	b003      	add	sp, #12
   85494:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   85498:	60a5      	str	r5, [r4, #8]
   8549a:	e7cb      	b.n	85434 <setvbuf+0x11c>
   8549c:	f04f 35ff 	mov.w	r5, #4294967295
   854a0:	e7ce      	b.n	85440 <setvbuf+0x128>
   854a2:	f8dd 9000 	ldr.w	r9, [sp]
   854a6:	45a9      	cmp	r9, r5
   854a8:	d004      	beq.n	854b4 <setvbuf+0x19c>
   854aa:	4648      	mov	r0, r9
   854ac:	f004 fb32 	bl	89b14 <malloc>
   854b0:	4606      	mov	r6, r0
   854b2:	b920      	cbnz	r0, 854be <setvbuf+0x1a6>
   854b4:	f04f 35ff 	mov.w	r5, #4294967295
   854b8:	f9b4 c00c 	ldrsh.w	ip, [r4, #12]
   854bc:	e7d3      	b.n	85466 <setvbuf+0x14e>
   854be:	464d      	mov	r5, r9
   854c0:	e7a7      	b.n	85412 <setvbuf+0xfa>
   854c2:	bf00      	nop
   854c4:	200003e8 	.word	0x200003e8

000854c8 <sprintf>:
   854c8:	b40e      	push	{r1, r2, r3}
   854ca:	b530      	push	{r4, r5, lr}
   854cc:	4604      	mov	r4, r0
   854ce:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
   854d2:	b09c      	sub	sp, #112	; 0x70
   854d4:	4a0b      	ldr	r2, [pc, #44]	; (85504 <sprintf+0x3c>)
   854d6:	ab1f      	add	r3, sp, #124	; 0x7c
   854d8:	490b      	ldr	r1, [pc, #44]	; (85508 <sprintf+0x40>)
   854da:	9205      	str	r2, [sp, #20]
   854dc:	f853 2b04 	ldr.w	r2, [r3], #4
   854e0:	6808      	ldr	r0, [r1, #0]
   854e2:	a902      	add	r1, sp, #8
   854e4:	e9cd 3401 	strd	r3, r4, [sp, #4]
   854e8:	9507      	str	r5, [sp, #28]
   854ea:	9504      	str	r5, [sp, #16]
   854ec:	9406      	str	r4, [sp, #24]
   854ee:	f000 f86f 	bl	855d0 <_svfprintf_r>
   854f2:	2200      	movs	r2, #0
   854f4:	9b02      	ldr	r3, [sp, #8]
   854f6:	701a      	strb	r2, [r3, #0]
   854f8:	b01c      	add	sp, #112	; 0x70
   854fa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   854fe:	b003      	add	sp, #12
   85500:	4770      	bx	lr
   85502:	bf00      	nop
   85504:	ffff0208 	.word	0xffff0208
   85508:	200003e8 	.word	0x200003e8

0008550c <strlen>:
   8550c:	f020 0103 	bic.w	r1, r0, #3
   85510:	f010 0003 	ands.w	r0, r0, #3
   85514:	f1c0 0000 	rsb	r0, r0, #0
   85518:	f851 3b04 	ldr.w	r3, [r1], #4
   8551c:	f100 0c04 	add.w	ip, r0, #4
   85520:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   85524:	f06f 0200 	mvn.w	r2, #0
   85528:	bf1c      	itt	ne
   8552a:	fa22 f20c 	lsrne.w	r2, r2, ip
   8552e:	4313      	orrne	r3, r2
   85530:	f04f 0c01 	mov.w	ip, #1
   85534:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   85538:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   8553c:	eba3 020c 	sub.w	r2, r3, ip
   85540:	ea22 0203 	bic.w	r2, r2, r3
   85544:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   85548:	bf04      	itt	eq
   8554a:	f851 3b04 	ldreq.w	r3, [r1], #4
   8554e:	3004      	addeq	r0, #4
   85550:	d0f4      	beq.n	8553c <strlen+0x30>
   85552:	f1c2 0100 	rsb	r1, r2, #0
   85556:	ea02 0201 	and.w	r2, r2, r1
   8555a:	fab2 f282 	clz	r2, r2
   8555e:	f1c2 021f 	rsb	r2, r2, #31
   85562:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   85566:	4770      	bx	lr

00085568 <strncpy>:
   85568:	b530      	push	{r4, r5, lr}
   8556a:	ea40 0401 	orr.w	r4, r0, r1
   8556e:	07a3      	lsls	r3, r4, #30
   85570:	d122      	bne.n	855b8 <strncpy+0x50>
   85572:	2a03      	cmp	r2, #3
   85574:	d920      	bls.n	855b8 <strncpy+0x50>
   85576:	460b      	mov	r3, r1
   85578:	4684      	mov	ip, r0
   8557a:	4619      	mov	r1, r3
   8557c:	f853 5b04 	ldr.w	r5, [r3], #4
   85580:	f1a5 3401 	sub.w	r4, r5, #16843009	; 0x1010101
   85584:	ea24 0405 	bic.w	r4, r4, r5
   85588:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
   8558c:	d115      	bne.n	855ba <strncpy+0x52>
   8558e:	3a04      	subs	r2, #4
   85590:	2a03      	cmp	r2, #3
   85592:	4619      	mov	r1, r3
   85594:	f84c 5b04 	str.w	r5, [ip], #4
   85598:	d8ef      	bhi.n	8557a <strncpy+0x12>
   8559a:	f101 3eff 	add.w	lr, r1, #4294967295
   8559e:	b152      	cbz	r2, 855b6 <strncpy+0x4e>
   855a0:	4663      	mov	r3, ip
   855a2:	f81e 1f01 	ldrb.w	r1, [lr, #1]!
   855a6:	1e54      	subs	r4, r2, #1
   855a8:	f803 1b01 	strb.w	r1, [r3], #1
   855ac:	b141      	cbz	r1, 855c0 <strncpy+0x58>
   855ae:	4622      	mov	r2, r4
   855b0:	469c      	mov	ip, r3
   855b2:	2a00      	cmp	r2, #0
   855b4:	d1f4      	bne.n	855a0 <strncpy+0x38>
   855b6:	bd30      	pop	{r4, r5, pc}
   855b8:	4684      	mov	ip, r0
   855ba:	f101 3eff 	add.w	lr, r1, #4294967295
   855be:	e7ee      	b.n	8559e <strncpy+0x36>
   855c0:	4462      	add	r2, ip
   855c2:	2c00      	cmp	r4, #0
   855c4:	d0f7      	beq.n	855b6 <strncpy+0x4e>
   855c6:	f803 1b01 	strb.w	r1, [r3], #1
   855ca:	4293      	cmp	r3, r2
   855cc:	d1fb      	bne.n	855c6 <strncpy+0x5e>
   855ce:	bd30      	pop	{r4, r5, pc}

000855d0 <_svfprintf_r>:
   855d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   855d4:	b0d5      	sub	sp, #340	; 0x154
   855d6:	460c      	mov	r4, r1
   855d8:	910c      	str	r1, [sp, #48]	; 0x30
   855da:	4691      	mov	r9, r2
   855dc:	930e      	str	r3, [sp, #56]	; 0x38
   855de:	900a      	str	r0, [sp, #40]	; 0x28
   855e0:	f004 f9ec 	bl	899bc <_localeconv_r>
   855e4:	6803      	ldr	r3, [r0, #0]
   855e6:	4618      	mov	r0, r3
   855e8:	9317      	str	r3, [sp, #92]	; 0x5c
   855ea:	f7ff ff8f 	bl	8550c <strlen>
   855ee:	89a3      	ldrh	r3, [r4, #12]
   855f0:	9016      	str	r0, [sp, #88]	; 0x58
   855f2:	0619      	lsls	r1, r3, #24
   855f4:	d503      	bpl.n	855fe <_svfprintf_r+0x2e>
   855f6:	6923      	ldr	r3, [r4, #16]
   855f8:	2b00      	cmp	r3, #0
   855fa:	f000 878f 	beq.w	8651c <_svfprintf_r+0xf4c>
   855fe:	2400      	movs	r4, #0
   85600:	ab2b      	add	r3, sp, #172	; 0xac
   85602:	4622      	mov	r2, r4
   85604:	4698      	mov	r8, r3
   85606:	464d      	mov	r5, r9
   85608:	e9cd 4429 	strd	r4, r4, [sp, #164]	; 0xa4
   8560c:	9328      	str	r3, [sp, #160]	; 0xa0
   8560e:	9412      	str	r4, [sp, #72]	; 0x48
   85610:	2300      	movs	r3, #0
   85612:	2400      	movs	r4, #0
   85614:	e9cd 3414 	strd	r3, r4, [sp, #80]	; 0x50
   85618:	782b      	ldrb	r3, [r5, #0]
   8561a:	e9cd 2219 	strd	r2, r2, [sp, #100]	; 0x64
   8561e:	e9cd 221b 	strd	r2, r2, [sp, #108]	; 0x6c
   85622:	9218      	str	r2, [sp, #96]	; 0x60
   85624:	9208      	str	r2, [sp, #32]
   85626:	2b00      	cmp	r3, #0
   85628:	f000 81ce 	beq.w	859c8 <_svfprintf_r+0x3f8>
   8562c:	46aa      	mov	sl, r5
   8562e:	e004      	b.n	8563a <_svfprintf_r+0x6a>
   85630:	f81a 3f01 	ldrb.w	r3, [sl, #1]!
   85634:	2b00      	cmp	r3, #0
   85636:	f000 8109 	beq.w	8584c <_svfprintf_r+0x27c>
   8563a:	2b25      	cmp	r3, #37	; 0x25
   8563c:	d1f8      	bne.n	85630 <_svfprintf_r+0x60>
   8563e:	ebba 0605 	subs.w	r6, sl, r5
   85642:	f040 8107 	bne.w	85854 <_svfprintf_r+0x284>
   85646:	f89a 3000 	ldrb.w	r3, [sl]
   8564a:	2b00      	cmp	r3, #0
   8564c:	f000 81bc 	beq.w	859c8 <_svfprintf_r+0x3f8>
   85650:	2300      	movs	r3, #0
   85652:	f04f 32ff 	mov.w	r2, #4294967295
   85656:	f04f 092b 	mov.w	r9, #43	; 0x2b
   8565a:	2420      	movs	r4, #32
   8565c:	461f      	mov	r7, r3
   8565e:	f89a 6001 	ldrb.w	r6, [sl, #1]
   85662:	9207      	str	r2, [sp, #28]
   85664:	f10a 0a01 	add.w	sl, sl, #1
   85668:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
   8566c:	9309      	str	r3, [sp, #36]	; 0x24
   8566e:	f10a 0a01 	add.w	sl, sl, #1
   85672:	f1a6 0320 	sub.w	r3, r6, #32
   85676:	2b5a      	cmp	r3, #90	; 0x5a
   85678:	f200 8120 	bhi.w	858bc <_svfprintf_r+0x2ec>
   8567c:	e8df f013 	tbh	[pc, r3, lsl #1]
   85680:	011e02ca 	.word	0x011e02ca
   85684:	02c5011e 	.word	0x02c5011e
   85688:	011e011e 	.word	0x011e011e
   8568c:	02a3011e 	.word	0x02a3011e
   85690:	011e011e 	.word	0x011e011e
   85694:	02f3006a 	.word	0x02f3006a
   85698:	0247011e 	.word	0x0247011e
   8569c:	011e02d9 	.word	0x011e02d9
   856a0:	005b02d4 	.word	0x005b02d4
   856a4:	005b005b 	.word	0x005b005b
   856a8:	005b005b 	.word	0x005b005b
   856ac:	005b005b 	.word	0x005b005b
   856b0:	005b005b 	.word	0x005b005b
   856b4:	011e011e 	.word	0x011e011e
   856b8:	011e011e 	.word	0x011e011e
   856bc:	011e011e 	.word	0x011e011e
   856c0:	01b0011e 	.word	0x01b0011e
   856c4:	020b011e 	.word	0x020b011e
   856c8:	01b0007a 	.word	0x01b0007a
   856cc:	01b001b0 	.word	0x01b001b0
   856d0:	011e011e 	.word	0x011e011e
   856d4:	011e011e 	.word	0x011e011e
   856d8:	011e029e 	.word	0x011e029e
   856dc:	00b6011e 	.word	0x00b6011e
   856e0:	011e011e 	.word	0x011e011e
   856e4:	0219011e 	.word	0x0219011e
   856e8:	024c011e 	.word	0x024c011e
   856ec:	011e011e 	.word	0x011e011e
   856f0:	011e073f 	.word	0x011e073f
   856f4:	011e011e 	.word	0x011e011e
   856f8:	011e011e 	.word	0x011e011e
   856fc:	011e011e 	.word	0x011e011e
   85700:	01b0011e 	.word	0x01b0011e
   85704:	020b011e 	.word	0x020b011e
   85708:	01b0007c 	.word	0x01b0007c
   8570c:	01b001b0 	.word	0x01b001b0
   85710:	007c0291 	.word	0x007c0291
   85714:	011e0075 	.word	0x011e0075
   85718:	011e0284 	.word	0x011e0284
   8571c:	00b80270 	.word	0x00b80270
   85720:	0075025e 	.word	0x0075025e
   85724:	0219011e 	.word	0x0219011e
   85728:	071c0072 	.word	0x071c0072
   8572c:	011e011e 	.word	0x011e011e
   85730:	011e071f 	.word	0x011e071f
   85734:	0072      	.short	0x0072
   85736:	2200      	movs	r2, #0
   85738:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
   8573c:	f81a 6b01 	ldrb.w	r6, [sl], #1
   85740:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   85744:	eb03 0242 	add.w	r2, r3, r2, lsl #1
   85748:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
   8574c:	2b09      	cmp	r3, #9
   8574e:	d9f5      	bls.n	8573c <_svfprintf_r+0x16c>
   85750:	9209      	str	r2, [sp, #36]	; 0x24
   85752:	e78e      	b.n	85672 <_svfprintf_r+0xa2>
   85754:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   85756:	f853 2b04 	ldr.w	r2, [r3], #4
   8575a:	2a00      	cmp	r2, #0
   8575c:	9209      	str	r2, [sp, #36]	; 0x24
   8575e:	930e      	str	r3, [sp, #56]	; 0x38
   85760:	f2c0 81d2 	blt.w	85b08 <_svfprintf_r+0x538>
   85764:	f89a 6000 	ldrb.w	r6, [sl]
   85768:	e781      	b.n	8566e <_svfprintf_r+0x9e>
   8576a:	f89a 6000 	ldrb.w	r6, [sl]
   8576e:	f047 0720 	orr.w	r7, r7, #32
   85772:	e77c      	b.n	8566e <_svfprintf_r+0x9e>
   85774:	f047 0710 	orr.w	r7, r7, #16
   85778:	06ba      	lsls	r2, r7, #26
   8577a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   8577c:	f140 817d 	bpl.w	85a7a <_svfprintf_r+0x4aa>
   85780:	3307      	adds	r3, #7
   85782:	f023 0307 	bic.w	r3, r3, #7
   85786:	461a      	mov	r2, r3
   85788:	685b      	ldr	r3, [r3, #4]
   8578a:	f852 4b08 	ldr.w	r4, [r2], #8
   8578e:	4699      	mov	r9, r3
   85790:	920e      	str	r2, [sp, #56]	; 0x38
   85792:	2b00      	cmp	r3, #0
   85794:	f2c0 857f 	blt.w	86296 <_svfprintf_r+0xcc6>
   85798:	9b07      	ldr	r3, [sp, #28]
   8579a:	3301      	adds	r3, #1
   8579c:	f001 8039 	beq.w	86812 <_svfprintf_r+0x1242>
   857a0:	ea54 0309 	orrs.w	r3, r4, r9
   857a4:	f027 0b80 	bic.w	fp, r7, #128	; 0x80
   857a8:	f000 8505 	beq.w	861b6 <_svfprintf_r+0xbe6>
   857ac:	2c0a      	cmp	r4, #10
   857ae:	f179 0300 	sbcs.w	r3, r9, #0
   857b2:	f080 8793 	bcs.w	866dc <_svfprintf_r+0x110c>
   857b6:	2301      	movs	r3, #1
   857b8:	465f      	mov	r7, fp
   857ba:	3430      	adds	r4, #48	; 0x30
   857bc:	f88d 414f 	strb.w	r4, [sp, #335]	; 0x14f
   857c0:	930b      	str	r3, [sp, #44]	; 0x2c
   857c2:	f20d 154f 	addw	r5, sp, #335	; 0x14f
   857c6:	9a07      	ldr	r2, [sp, #28]
   857c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
   857ca:	2300      	movs	r3, #0
   857cc:	428a      	cmp	r2, r1
   857ce:	bfb8      	it	lt
   857d0:	460a      	movlt	r2, r1
   857d2:	9206      	str	r2, [sp, #24]
   857d4:	f89d 2083 	ldrb.w	r2, [sp, #131]	; 0x83
   857d8:	930d      	str	r3, [sp, #52]	; 0x34
   857da:	930f      	str	r3, [sp, #60]	; 0x3c
   857dc:	9313      	str	r3, [sp, #76]	; 0x4c
   857de:	9310      	str	r3, [sp, #64]	; 0x40
   857e0:	2a00      	cmp	r2, #0
   857e2:	d07c      	beq.n	858de <_svfprintf_r+0x30e>
   857e4:	9b06      	ldr	r3, [sp, #24]
   857e6:	3301      	adds	r3, #1
   857e8:	9306      	str	r3, [sp, #24]
   857ea:	e078      	b.n	858de <_svfprintf_r+0x30e>
   857ec:	f047 0710 	orr.w	r7, r7, #16
   857f0:	f017 0920 	ands.w	r9, r7, #32
   857f4:	f000 8132 	beq.w	85a5c <_svfprintf_r+0x48c>
   857f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   857fa:	3307      	adds	r3, #7
   857fc:	f023 0307 	bic.w	r3, r3, #7
   85800:	f8d3 9004 	ldr.w	r9, [r3, #4]
   85804:	f853 4b08 	ldr.w	r4, [r3], #8
   85808:	930e      	str	r3, [sp, #56]	; 0x38
   8580a:	2300      	movs	r3, #0
   8580c:	f427 6b80 	bic.w	fp, r7, #1024	; 0x400
   85810:	2200      	movs	r2, #0
   85812:	f88d 2083 	strb.w	r2, [sp, #131]	; 0x83
   85816:	9a07      	ldr	r2, [sp, #28]
   85818:	1c51      	adds	r1, r2, #1
   8581a:	f000 822a 	beq.w	85c72 <_svfprintf_r+0x6a2>
   8581e:	ea54 0109 	orrs.w	r1, r4, r9
   85822:	f02b 0780 	bic.w	r7, fp, #128	; 0x80
   85826:	f040 8223 	bne.w	85c70 <_svfprintf_r+0x6a0>
   8582a:	2a00      	cmp	r2, #0
   8582c:	f041 802b 	bne.w	86886 <_svfprintf_r+0x12b6>
   85830:	2b00      	cmp	r3, #0
   85832:	f040 84c5 	bne.w	861c0 <_svfprintf_r+0xbf0>
   85836:	f01b 0301 	ands.w	r3, fp, #1
   8583a:	930b      	str	r3, [sp, #44]	; 0x2c
   8583c:	f000 8554 	beq.w	862e8 <_svfprintf_r+0xd18>
   85840:	2330      	movs	r3, #48	; 0x30
   85842:	f20d 154f 	addw	r5, sp, #335	; 0x14f
   85846:	f88d 314f 	strb.w	r3, [sp, #335]	; 0x14f
   8584a:	e7bc      	b.n	857c6 <_svfprintf_r+0x1f6>
   8584c:	ebba 0605 	subs.w	r6, sl, r5
   85850:	f000 80ba 	beq.w	859c8 <_svfprintf_r+0x3f8>
   85854:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
   85856:	e9c8 5600 	strd	r5, r6, [r8]
   8585a:	4433      	add	r3, r6
   8585c:	932a      	str	r3, [sp, #168]	; 0xa8
   8585e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
   85860:	3301      	adds	r3, #1
   85862:	2b07      	cmp	r3, #7
   85864:	9329      	str	r3, [sp, #164]	; 0xa4
   85866:	dc05      	bgt.n	85874 <_svfprintf_r+0x2a4>
   85868:	f108 0808 	add.w	r8, r8, #8
   8586c:	9b08      	ldr	r3, [sp, #32]
   8586e:	4433      	add	r3, r6
   85870:	9308      	str	r3, [sp, #32]
   85872:	e6e8      	b.n	85646 <_svfprintf_r+0x76>
   85874:	990c      	ldr	r1, [sp, #48]	; 0x30
   85876:	980a      	ldr	r0, [sp, #40]	; 0x28
   85878:	aa28      	add	r2, sp, #160	; 0xa0
   8587a:	f005 fb07 	bl	8ae8c <__ssprint_r>
   8587e:	b980      	cbnz	r0, 858a2 <_svfprintf_r+0x2d2>
   85880:	f10d 08ac 	add.w	r8, sp, #172	; 0xac
   85884:	e7f2      	b.n	8586c <_svfprintf_r+0x29c>
   85886:	990c      	ldr	r1, [sp, #48]	; 0x30
   85888:	980a      	ldr	r0, [sp, #40]	; 0x28
   8588a:	aa28      	add	r2, sp, #160	; 0xa0
   8588c:	f005 fafe 	bl	8ae8c <__ssprint_r>
   85890:	2800      	cmp	r0, #0
   85892:	f000 808a 	beq.w	859aa <_svfprintf_r+0x3da>
   85896:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   85898:	b11b      	cbz	r3, 858a2 <_svfprintf_r+0x2d2>
   8589a:	990d      	ldr	r1, [sp, #52]	; 0x34
   8589c:	980a      	ldr	r0, [sp, #40]	; 0x28
   8589e:	f003 fdeb 	bl	89478 <_free_r>
   858a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   858a4:	899b      	ldrh	r3, [r3, #12]
   858a6:	f013 0f40 	tst.w	r3, #64	; 0x40
   858aa:	9b08      	ldr	r3, [sp, #32]
   858ac:	bf18      	it	ne
   858ae:	f04f 33ff 	movne.w	r3, #4294967295
   858b2:	9308      	str	r3, [sp, #32]
   858b4:	9808      	ldr	r0, [sp, #32]
   858b6:	b055      	add	sp, #340	; 0x154
   858b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   858bc:	2e00      	cmp	r6, #0
   858be:	f000 8083 	beq.w	859c8 <_svfprintf_r+0x3f8>
   858c2:	2301      	movs	r3, #1
   858c4:	2200      	movs	r2, #0
   858c6:	f88d 60ec 	strb.w	r6, [sp, #236]	; 0xec
   858ca:	9306      	str	r3, [sp, #24]
   858cc:	ad3b      	add	r5, sp, #236	; 0xec
   858ce:	f88d 2083 	strb.w	r2, [sp, #131]	; 0x83
   858d2:	930b      	str	r3, [sp, #44]	; 0x2c
   858d4:	920d      	str	r2, [sp, #52]	; 0x34
   858d6:	9207      	str	r2, [sp, #28]
   858d8:	920f      	str	r2, [sp, #60]	; 0x3c
   858da:	9213      	str	r2, [sp, #76]	; 0x4c
   858dc:	9210      	str	r2, [sp, #64]	; 0x40
   858de:	f017 0302 	ands.w	r3, r7, #2
   858e2:	d002      	beq.n	858ea <_svfprintf_r+0x31a>
   858e4:	9906      	ldr	r1, [sp, #24]
   858e6:	3102      	adds	r1, #2
   858e8:	9106      	str	r1, [sp, #24]
   858ea:	f017 0b84 	ands.w	fp, r7, #132	; 0x84
   858ee:	d107      	bne.n	85900 <_svfprintf_r+0x330>
   858f0:	9909      	ldr	r1, [sp, #36]	; 0x24
   858f2:	9806      	ldr	r0, [sp, #24]
   858f4:	eba1 0900 	sub.w	r9, r1, r0
   858f8:	f1b9 0f00 	cmp.w	r9, #0
   858fc:	f300 8336 	bgt.w	85f6c <_svfprintf_r+0x99c>
   85900:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
   85902:	b182      	cbz	r2, 85926 <_svfprintf_r+0x356>
   85904:	2201      	movs	r2, #1
   85906:	f8c8 2004 	str.w	r2, [r8, #4]
   8590a:	9a29      	ldr	r2, [sp, #164]	; 0xa4
   8590c:	3401      	adds	r4, #1
   8590e:	3201      	adds	r2, #1
   85910:	f10d 0183 	add.w	r1, sp, #131	; 0x83
   85914:	2a07      	cmp	r2, #7
   85916:	942a      	str	r4, [sp, #168]	; 0xa8
   85918:	9229      	str	r2, [sp, #164]	; 0xa4
   8591a:	f8c8 1000 	str.w	r1, [r8]
   8591e:	f300 8369 	bgt.w	85ff4 <_svfprintf_r+0xa24>
   85922:	f108 0808 	add.w	r8, r8, #8
   85926:	b17b      	cbz	r3, 85948 <_svfprintf_r+0x378>
   85928:	2302      	movs	r3, #2
   8592a:	f8c8 3004 	str.w	r3, [r8, #4]
   8592e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
   85930:	3402      	adds	r4, #2
   85932:	3301      	adds	r3, #1
   85934:	aa21      	add	r2, sp, #132	; 0x84
   85936:	2b07      	cmp	r3, #7
   85938:	942a      	str	r4, [sp, #168]	; 0xa8
   8593a:	9329      	str	r3, [sp, #164]	; 0xa4
   8593c:	f8c8 2000 	str.w	r2, [r8]
   85940:	f300 836c 	bgt.w	8601c <_svfprintf_r+0xa4c>
   85944:	f108 0808 	add.w	r8, r8, #8
   85948:	f1bb 0f80 	cmp.w	fp, #128	; 0x80
   8594c:	f000 822e 	beq.w	85dac <_svfprintf_r+0x7dc>
   85950:	9b07      	ldr	r3, [sp, #28]
   85952:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   85954:	eba3 0b02 	sub.w	fp, r3, r2
   85958:	f1bb 0f00 	cmp.w	fp, #0
   8595c:	f300 8271 	bgt.w	85e42 <_svfprintf_r+0x872>
   85960:	05fb      	lsls	r3, r7, #23
   85962:	f100 81c5 	bmi.w	85cf0 <_svfprintf_r+0x720>
   85966:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   85968:	f8c8 5000 	str.w	r5, [r8]
   8596c:	441c      	add	r4, r3
   8596e:	f8c8 3004 	str.w	r3, [r8, #4]
   85972:	9b29      	ldr	r3, [sp, #164]	; 0xa4
   85974:	942a      	str	r4, [sp, #168]	; 0xa8
   85976:	3301      	adds	r3, #1
   85978:	2b07      	cmp	r3, #7
   8597a:	9329      	str	r3, [sp, #164]	; 0xa4
   8597c:	f300 82ea 	bgt.w	85f54 <_svfprintf_r+0x984>
   85980:	f108 0808 	add.w	r8, r8, #8
   85984:	077b      	lsls	r3, r7, #29
   85986:	d505      	bpl.n	85994 <_svfprintf_r+0x3c4>
   85988:	9b09      	ldr	r3, [sp, #36]	; 0x24
   8598a:	9a06      	ldr	r2, [sp, #24]
   8598c:	1a9d      	subs	r5, r3, r2
   8598e:	2d00      	cmp	r5, #0
   85990:	f300 8350 	bgt.w	86034 <_svfprintf_r+0xa64>
   85994:	e9dd 3208 	ldrd	r3, r2, [sp, #32]
   85998:	9906      	ldr	r1, [sp, #24]
   8599a:	428a      	cmp	r2, r1
   8599c:	bfac      	ite	ge
   8599e:	189b      	addge	r3, r3, r2
   859a0:	185b      	addlt	r3, r3, r1
   859a2:	9308      	str	r3, [sp, #32]
   859a4:	2c00      	cmp	r4, #0
   859a6:	f47f af6e 	bne.w	85886 <_svfprintf_r+0x2b6>
   859aa:	2300      	movs	r3, #0
   859ac:	9329      	str	r3, [sp, #164]	; 0xa4
   859ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   859b0:	b11b      	cbz	r3, 859ba <_svfprintf_r+0x3ea>
   859b2:	990d      	ldr	r1, [sp, #52]	; 0x34
   859b4:	980a      	ldr	r0, [sp, #40]	; 0x28
   859b6:	f003 fd5f 	bl	89478 <_free_r>
   859ba:	4655      	mov	r5, sl
   859bc:	f10d 08ac 	add.w	r8, sp, #172	; 0xac
   859c0:	782b      	ldrb	r3, [r5, #0]
   859c2:	2b00      	cmp	r3, #0
   859c4:	f47f ae32 	bne.w	8562c <_svfprintf_r+0x5c>
   859c8:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
   859ca:	2b00      	cmp	r3, #0
   859cc:	f43f af69 	beq.w	858a2 <_svfprintf_r+0x2d2>
   859d0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   859d2:	980a      	ldr	r0, [sp, #40]	; 0x28
   859d4:	4621      	mov	r1, r4
   859d6:	aa28      	add	r2, sp, #160	; 0xa0
   859d8:	f005 fa58 	bl	8ae8c <__ssprint_r>
   859dc:	89a3      	ldrh	r3, [r4, #12]
   859de:	e762      	b.n	858a6 <_svfprintf_r+0x2d6>
   859e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   859e2:	3307      	adds	r3, #7
   859e4:	f023 0207 	bic.w	r2, r3, #7
   859e8:	e8f2 3402 	ldrd	r3, r4, [r2], #8
   859ec:	e9cd 3414 	strd	r3, r4, [sp, #80]	; 0x50
   859f0:	e9dd 3414 	ldrd	r3, r4, [sp, #80]	; 0x50
   859f4:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
   859f8:	4699      	mov	r9, r3
   859fa:	4618      	mov	r0, r3
   859fc:	920e      	str	r2, [sp, #56]	; 0x38
   859fe:	4621      	mov	r1, r4
   85a00:	f04f 32ff 	mov.w	r2, #4294967295
   85a04:	4bb6      	ldr	r3, [pc, #728]	; (85ce0 <_svfprintf_r+0x710>)
   85a06:	f006 f981 	bl	8bd0c <__aeabi_dcmpun>
   85a0a:	2800      	cmp	r0, #0
   85a0c:	f040 8496 	bne.w	8633c <_svfprintf_r+0xd6c>
   85a10:	4648      	mov	r0, r9
   85a12:	4621      	mov	r1, r4
   85a14:	f04f 32ff 	mov.w	r2, #4294967295
   85a18:	4bb1      	ldr	r3, [pc, #708]	; (85ce0 <_svfprintf_r+0x710>)
   85a1a:	f006 f959 	bl	8bcd0 <__aeabi_dcmple>
   85a1e:	2800      	cmp	r0, #0
   85a20:	f040 848c 	bne.w	8633c <_svfprintf_r+0xd6c>
   85a24:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
   85a28:	2200      	movs	r2, #0
   85a2a:	2300      	movs	r3, #0
   85a2c:	f006 f946 	bl	8bcbc <__aeabi_dcmplt>
   85a30:	2800      	cmp	r0, #0
   85a32:	f040 87a6 	bne.w	86982 <_svfprintf_r+0x13b2>
   85a36:	f89d 2083 	ldrb.w	r2, [sp, #131]	; 0x83
   85a3a:	2100      	movs	r1, #0
   85a3c:	2003      	movs	r0, #3
   85a3e:	4da9      	ldr	r5, [pc, #676]	; (85ce4 <_svfprintf_r+0x714>)
   85a40:	4ba9      	ldr	r3, [pc, #676]	; (85ce8 <_svfprintf_r+0x718>)
   85a42:	f027 0780 	bic.w	r7, r7, #128	; 0x80
   85a46:	910d      	str	r1, [sp, #52]	; 0x34
   85a48:	9006      	str	r0, [sp, #24]
   85a4a:	2e47      	cmp	r6, #71	; 0x47
   85a4c:	bfc8      	it	gt
   85a4e:	461d      	movgt	r5, r3
   85a50:	9107      	str	r1, [sp, #28]
   85a52:	900b      	str	r0, [sp, #44]	; 0x2c
   85a54:	910f      	str	r1, [sp, #60]	; 0x3c
   85a56:	9113      	str	r1, [sp, #76]	; 0x4c
   85a58:	9110      	str	r1, [sp, #64]	; 0x40
   85a5a:	e6c1      	b.n	857e0 <_svfprintf_r+0x210>
   85a5c:	f017 0310 	ands.w	r3, r7, #16
   85a60:	f040 8462 	bne.w	86328 <_svfprintf_r+0xd58>
   85a64:	f017 0240 	ands.w	r2, r7, #64	; 0x40
   85a68:	f000 877b 	beq.w	86962 <_svfprintf_r+0x1392>
   85a6c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   85a6e:	4699      	mov	r9, r3
   85a70:	f852 4b04 	ldr.w	r4, [r2], #4
   85a74:	920e      	str	r2, [sp, #56]	; 0x38
   85a76:	b2a4      	uxth	r4, r4
   85a78:	e6c7      	b.n	8580a <_svfprintf_r+0x23a>
   85a7a:	f853 4b04 	ldr.w	r4, [r3], #4
   85a7e:	930e      	str	r3, [sp, #56]	; 0x38
   85a80:	06fb      	lsls	r3, r7, #27
   85a82:	f100 8441 	bmi.w	86308 <_svfprintf_r+0xd38>
   85a86:	067d      	lsls	r5, r7, #25
   85a88:	f140 843b 	bpl.w	86302 <_svfprintf_r+0xd32>
   85a8c:	f344 39c0 	sbfx	r9, r4, #15, #1
   85a90:	464b      	mov	r3, r9
   85a92:	b224      	sxth	r4, r4
   85a94:	e67d      	b.n	85792 <_svfprintf_r+0x1c2>
   85a96:	2001      	movs	r0, #1
   85a98:	2200      	movs	r2, #0
   85a9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   85a9c:	9006      	str	r0, [sp, #24]
   85a9e:	f853 1b04 	ldr.w	r1, [r3], #4
   85aa2:	ad3b      	add	r5, sp, #236	; 0xec
   85aa4:	f88d 2083 	strb.w	r2, [sp, #131]	; 0x83
   85aa8:	f88d 10ec 	strb.w	r1, [sp, #236]	; 0xec
   85aac:	930e      	str	r3, [sp, #56]	; 0x38
   85aae:	900b      	str	r0, [sp, #44]	; 0x2c
   85ab0:	e710      	b.n	858d4 <_svfprintf_r+0x304>
   85ab2:	f04f 0900 	mov.w	r9, #0
   85ab6:	9c0e      	ldr	r4, [sp, #56]	; 0x38
   85ab8:	9b07      	ldr	r3, [sp, #28]
   85aba:	f854 5b04 	ldr.w	r5, [r4], #4
   85abe:	f88d 9083 	strb.w	r9, [sp, #131]	; 0x83
   85ac2:	2d00      	cmp	r5, #0
   85ac4:	f000 86ee 	beq.w	868a4 <_svfprintf_r+0x12d4>
   85ac8:	1c5a      	adds	r2, r3, #1
   85aca:	f000 8560 	beq.w	8658e <_svfprintf_r+0xfbe>
   85ace:	461a      	mov	r2, r3
   85ad0:	4649      	mov	r1, r9
   85ad2:	4628      	mov	r0, r5
   85ad4:	f004 fae8 	bl	8a0a8 <memchr>
   85ad8:	900d      	str	r0, [sp, #52]	; 0x34
   85ada:	2800      	cmp	r0, #0
   85adc:	f001 809e 	beq.w	86c1c <_svfprintf_r+0x164c>
   85ae0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   85ae2:	f89d 2083 	ldrb.w	r2, [sp, #131]	; 0x83
   85ae6:	1b5b      	subs	r3, r3, r5
   85ae8:	930b      	str	r3, [sp, #44]	; 0x2c
   85aea:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   85aee:	f8cd 901c 	str.w	r9, [sp, #28]
   85af2:	940e      	str	r4, [sp, #56]	; 0x38
   85af4:	9306      	str	r3, [sp, #24]
   85af6:	f8cd 9034 	str.w	r9, [sp, #52]	; 0x34
   85afa:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
   85afe:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   85b02:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
   85b06:	e66b      	b.n	857e0 <_svfprintf_r+0x210>
   85b08:	9b09      	ldr	r3, [sp, #36]	; 0x24
   85b0a:	425b      	negs	r3, r3
   85b0c:	9309      	str	r3, [sp, #36]	; 0x24
   85b0e:	f89a 6000 	ldrb.w	r6, [sl]
   85b12:	f047 0704 	orr.w	r7, r7, #4
   85b16:	e5aa      	b.n	8566e <_svfprintf_r+0x9e>
   85b18:	f047 0b10 	orr.w	fp, r7, #16
   85b1c:	f01b 0920 	ands.w	r9, fp, #32
   85b20:	f000 83aa 	beq.w	86278 <_svfprintf_r+0xca8>
   85b24:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   85b26:	3307      	adds	r3, #7
   85b28:	f023 0307 	bic.w	r3, r3, #7
   85b2c:	461a      	mov	r2, r3
   85b2e:	f852 4b08 	ldr.w	r4, [r2], #8
   85b32:	f8d3 9004 	ldr.w	r9, [r3, #4]
   85b36:	920e      	str	r2, [sp, #56]	; 0x38
   85b38:	2301      	movs	r3, #1
   85b3a:	e669      	b.n	85810 <_svfprintf_r+0x240>
   85b3c:	2230      	movs	r2, #48	; 0x30
   85b3e:	2678      	movs	r6, #120	; 0x78
   85b40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   85b42:	f88d 2084 	strb.w	r2, [sp, #132]	; 0x84
   85b46:	f853 4b04 	ldr.w	r4, [r3], #4
   85b4a:	4a68      	ldr	r2, [pc, #416]	; (85cec <_svfprintf_r+0x71c>)
   85b4c:	930e      	str	r3, [sp, #56]	; 0x38
   85b4e:	f04f 0900 	mov.w	r9, #0
   85b52:	2302      	movs	r3, #2
   85b54:	f047 0b02 	orr.w	fp, r7, #2
   85b58:	f88d 6085 	strb.w	r6, [sp, #133]	; 0x85
   85b5c:	9218      	str	r2, [sp, #96]	; 0x60
   85b5e:	e657      	b.n	85810 <_svfprintf_r+0x240>
   85b60:	06bd      	lsls	r5, r7, #26
   85b62:	f100 83d6 	bmi.w	86312 <_svfprintf_r+0xd42>
   85b66:	06fc      	lsls	r4, r7, #27
   85b68:	f100 8693 	bmi.w	86892 <_svfprintf_r+0x12c2>
   85b6c:	0678      	lsls	r0, r7, #25
   85b6e:	f100 875d 	bmi.w	86a2c <_svfprintf_r+0x145c>
   85b72:	05b9      	lsls	r1, r7, #22
   85b74:	f140 868d 	bpl.w	86892 <_svfprintf_r+0x12c2>
   85b78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   85b7a:	9908      	ldr	r1, [sp, #32]
   85b7c:	f853 2b04 	ldr.w	r2, [r3], #4
   85b80:	4655      	mov	r5, sl
   85b82:	7011      	strb	r1, [r2, #0]
   85b84:	930e      	str	r3, [sp, #56]	; 0x38
   85b86:	e71b      	b.n	859c0 <_svfprintf_r+0x3f0>
   85b88:	f89a 6000 	ldrb.w	r6, [sl]
   85b8c:	2e6c      	cmp	r6, #108	; 0x6c
   85b8e:	bf03      	ittte	eq
   85b90:	f89a 6001 	ldrbeq.w	r6, [sl, #1]
   85b94:	f047 0720 	orreq.w	r7, r7, #32
   85b98:	f10a 0a01 	addeq.w	sl, sl, #1
   85b9c:	f047 0710 	orrne.w	r7, r7, #16
   85ba0:	e565      	b.n	8566e <_svfprintf_r+0x9e>
   85ba2:	f89a 6000 	ldrb.w	r6, [sl]
   85ba6:	2e68      	cmp	r6, #104	; 0x68
   85ba8:	bf03      	ittte	eq
   85baa:	f89a 6001 	ldrbeq.w	r6, [sl, #1]
   85bae:	f447 7700 	orreq.w	r7, r7, #512	; 0x200
   85bb2:	f10a 0a01 	addeq.w	sl, sl, #1
   85bb6:	f047 0740 	orrne.w	r7, r7, #64	; 0x40
   85bba:	e558      	b.n	8566e <_svfprintf_r+0x9e>
   85bbc:	f89a 6000 	ldrb.w	r6, [sl]
   85bc0:	f047 0708 	orr.w	r7, r7, #8
   85bc4:	e553      	b.n	8566e <_svfprintf_r+0x9e>
   85bc6:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   85bc8:	4630      	mov	r0, r6
   85bca:	f003 fef7 	bl	899bc <_localeconv_r>
   85bce:	6843      	ldr	r3, [r0, #4]
   85bd0:	4618      	mov	r0, r3
   85bd2:	931b      	str	r3, [sp, #108]	; 0x6c
   85bd4:	f7ff fc9a 	bl	8550c <strlen>
   85bd8:	4603      	mov	r3, r0
   85bda:	4630      	mov	r0, r6
   85bdc:	931c      	str	r3, [sp, #112]	; 0x70
   85bde:	461e      	mov	r6, r3
   85be0:	f003 feec 	bl	899bc <_localeconv_r>
   85be4:	6883      	ldr	r3, [r0, #8]
   85be6:	9319      	str	r3, [sp, #100]	; 0x64
   85be8:	2e00      	cmp	r6, #0
   85bea:	f43f adbb 	beq.w	85764 <_svfprintf_r+0x194>
   85bee:	9b19      	ldr	r3, [sp, #100]	; 0x64
   85bf0:	2b00      	cmp	r3, #0
   85bf2:	f43f adb7 	beq.w	85764 <_svfprintf_r+0x194>
   85bf6:	9b19      	ldr	r3, [sp, #100]	; 0x64
   85bf8:	781b      	ldrb	r3, [r3, #0]
   85bfa:	2b00      	cmp	r3, #0
   85bfc:	f43f adb2 	beq.w	85764 <_svfprintf_r+0x194>
   85c00:	f89a 6000 	ldrb.w	r6, [sl]
   85c04:	f447 6780 	orr.w	r7, r7, #1024	; 0x400
   85c08:	e531      	b.n	8566e <_svfprintf_r+0x9e>
   85c0a:	f89a 6000 	ldrb.w	r6, [sl]
   85c0e:	f047 0701 	orr.w	r7, r7, #1
   85c12:	e52c      	b.n	8566e <_svfprintf_r+0x9e>
   85c14:	f89d 3083 	ldrb.w	r3, [sp, #131]	; 0x83
   85c18:	2b00      	cmp	r3, #0
   85c1a:	f47f ada3 	bne.w	85764 <_svfprintf_r+0x194>
   85c1e:	f89a 6000 	ldrb.w	r6, [sl]
   85c22:	f88d 4083 	strb.w	r4, [sp, #131]	; 0x83
   85c26:	e522      	b.n	8566e <_svfprintf_r+0x9e>
   85c28:	f89a 6000 	ldrb.w	r6, [sl]
   85c2c:	f047 0780 	orr.w	r7, r7, #128	; 0x80
   85c30:	e51d      	b.n	8566e <_svfprintf_r+0x9e>
   85c32:	4652      	mov	r2, sl
   85c34:	f812 6b01 	ldrb.w	r6, [r2], #1
   85c38:	2e2a      	cmp	r6, #42	; 0x2a
   85c3a:	f001 81eb 	beq.w	87014 <_svfprintf_r+0x1a44>
   85c3e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
   85c42:	2b09      	cmp	r3, #9
   85c44:	4692      	mov	sl, r2
   85c46:	bf98      	it	ls
   85c48:	2200      	movls	r2, #0
   85c4a:	f201 8003 	bhi.w	86c54 <_svfprintf_r+0x1684>
   85c4e:	f81a 6b01 	ldrb.w	r6, [sl], #1
   85c52:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   85c56:	eb03 0242 	add.w	r2, r3, r2, lsl #1
   85c5a:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
   85c5e:	2b09      	cmp	r3, #9
   85c60:	d9f5      	bls.n	85c4e <_svfprintf_r+0x67e>
   85c62:	9207      	str	r2, [sp, #28]
   85c64:	e505      	b.n	85672 <_svfprintf_r+0xa2>
   85c66:	f89a 6000 	ldrb.w	r6, [sl]
   85c6a:	f88d 9083 	strb.w	r9, [sp, #131]	; 0x83
   85c6e:	e4fe      	b.n	8566e <_svfprintf_r+0x9e>
   85c70:	46bb      	mov	fp, r7
   85c72:	2b01      	cmp	r3, #1
   85c74:	f43f ad9a 	beq.w	857ac <_svfprintf_r+0x1dc>
   85c78:	2b02      	cmp	r3, #2
   85c7a:	ad54      	add	r5, sp, #336	; 0x150
   85c7c:	d112      	bne.n	85ca4 <_svfprintf_r+0x6d4>
   85c7e:	9a18      	ldr	r2, [sp, #96]	; 0x60
   85c80:	f004 030f 	and.w	r3, r4, #15
   85c84:	5cd3      	ldrb	r3, [r2, r3]
   85c86:	0924      	lsrs	r4, r4, #4
   85c88:	ea44 7409 	orr.w	r4, r4, r9, lsl #28
   85c8c:	ea4f 1919 	mov.w	r9, r9, lsr #4
   85c90:	f805 3d01 	strb.w	r3, [r5, #-1]!
   85c94:	ea54 0309 	orrs.w	r3, r4, r9
   85c98:	d1f2      	bne.n	85c80 <_svfprintf_r+0x6b0>
   85c9a:	ab54      	add	r3, sp, #336	; 0x150
   85c9c:	1b5b      	subs	r3, r3, r5
   85c9e:	465f      	mov	r7, fp
   85ca0:	930b      	str	r3, [sp, #44]	; 0x2c
   85ca2:	e590      	b.n	857c6 <_svfprintf_r+0x1f6>
   85ca4:	f004 0307 	and.w	r3, r4, #7
   85ca8:	08e4      	lsrs	r4, r4, #3
   85caa:	ea44 7449 	orr.w	r4, r4, r9, lsl #29
   85cae:	ea4f 09d9 	mov.w	r9, r9, lsr #3
   85cb2:	3330      	adds	r3, #48	; 0x30
   85cb4:	ea54 0109 	orrs.w	r1, r4, r9
   85cb8:	462a      	mov	r2, r5
   85cba:	f805 3d01 	strb.w	r3, [r5, #-1]!
   85cbe:	d1f1      	bne.n	85ca4 <_svfprintf_r+0x6d4>
   85cc0:	f01b 0f01 	tst.w	fp, #1
   85cc4:	d0e9      	beq.n	85c9a <_svfprintf_r+0x6ca>
   85cc6:	2b30      	cmp	r3, #48	; 0x30
   85cc8:	d0e7      	beq.n	85c9a <_svfprintf_r+0x6ca>
   85cca:	2330      	movs	r3, #48	; 0x30
   85ccc:	3a02      	subs	r2, #2
   85cce:	f805 3c01 	strb.w	r3, [r5, #-1]
   85cd2:	ab54      	add	r3, sp, #336	; 0x150
   85cd4:	1a9b      	subs	r3, r3, r2
   85cd6:	465f      	mov	r7, fp
   85cd8:	4615      	mov	r5, r2
   85cda:	930b      	str	r3, [sp, #44]	; 0x2c
   85cdc:	e573      	b.n	857c6 <_svfprintf_r+0x1f6>
   85cde:	bf00      	nop
   85ce0:	7fefffff 	.word	0x7fefffff
   85ce4:	0008c1cc 	.word	0x0008c1cc
   85ce8:	0008c1d0 	.word	0x0008c1d0
   85cec:	0008c1dc 	.word	0x0008c1dc
   85cf0:	2e65      	cmp	r6, #101	; 0x65
   85cf2:	f340 80e9 	ble.w	85ec8 <_svfprintf_r+0x8f8>
   85cf6:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
   85cfa:	2200      	movs	r2, #0
   85cfc:	2300      	movs	r3, #0
   85cfe:	f005 ffd3 	bl	8bca8 <__aeabi_dcmpeq>
   85d02:	2800      	cmp	r0, #0
   85d04:	f000 81d2 	beq.w	860ac <_svfprintf_r+0xadc>
   85d08:	2301      	movs	r3, #1
   85d0a:	f8c8 3004 	str.w	r3, [r8, #4]
   85d0e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
   85d10:	4abf      	ldr	r2, [pc, #764]	; (86010 <_svfprintf_r+0xa40>)
   85d12:	3301      	adds	r3, #1
   85d14:	3401      	adds	r4, #1
   85d16:	2b07      	cmp	r3, #7
   85d18:	942a      	str	r4, [sp, #168]	; 0xa8
   85d1a:	9329      	str	r3, [sp, #164]	; 0xa4
   85d1c:	f8c8 2000 	str.w	r2, [r8]
   85d20:	f300 857a 	bgt.w	86818 <_svfprintf_r+0x1248>
   85d24:	f108 0808 	add.w	r8, r8, #8
   85d28:	9b22      	ldr	r3, [sp, #136]	; 0x88
   85d2a:	9a12      	ldr	r2, [sp, #72]	; 0x48
   85d2c:	4293      	cmp	r3, r2
   85d2e:	f280 82d7 	bge.w	862e0 <_svfprintf_r+0xd10>
   85d32:	9b16      	ldr	r3, [sp, #88]	; 0x58
   85d34:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   85d36:	441c      	add	r4, r3
   85d38:	e9c8 2300 	strd	r2, r3, [r8]
   85d3c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
   85d3e:	942a      	str	r4, [sp, #168]	; 0xa8
   85d40:	3301      	adds	r3, #1
   85d42:	2b07      	cmp	r3, #7
   85d44:	9329      	str	r3, [sp, #164]	; 0xa4
   85d46:	f300 83dd 	bgt.w	86504 <_svfprintf_r+0xf34>
   85d4a:	f108 0808 	add.w	r8, r8, #8
   85d4e:	9b12      	ldr	r3, [sp, #72]	; 0x48
   85d50:	1e5d      	subs	r5, r3, #1
   85d52:	2d00      	cmp	r5, #0
   85d54:	f77f ae16 	ble.w	85984 <_svfprintf_r+0x3b4>
   85d58:	2d10      	cmp	r5, #16
   85d5a:	f341 8141 	ble.w	86fe0 <_svfprintf_r+0x1a10>
   85d5e:	f8df 92b4 	ldr.w	r9, [pc, #692]	; 86014 <_svfprintf_r+0xa44>
   85d62:	4622      	mov	r2, r4
   85d64:	4649      	mov	r1, r9
   85d66:	2610      	movs	r6, #16
   85d68:	46b9      	mov	r9, r7
   85d6a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
   85d6c:	460f      	mov	r7, r1
   85d6e:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   85d72:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   85d74:	e005      	b.n	85d82 <_svfprintf_r+0x7b2>
   85d76:	f108 0808 	add.w	r8, r8, #8
   85d7a:	3d10      	subs	r5, #16
   85d7c:	2d10      	cmp	r5, #16
   85d7e:	f340 8558 	ble.w	86832 <_svfprintf_r+0x1262>
   85d82:	3301      	adds	r3, #1
   85d84:	3210      	adds	r2, #16
   85d86:	2b07      	cmp	r3, #7
   85d88:	e9c8 7600 	strd	r7, r6, [r8]
   85d8c:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
   85d90:	ddf1      	ble.n	85d76 <_svfprintf_r+0x7a6>
   85d92:	4621      	mov	r1, r4
   85d94:	4658      	mov	r0, fp
   85d96:	aa28      	add	r2, sp, #160	; 0xa0
   85d98:	f005 f878 	bl	8ae8c <__ssprint_r>
   85d9c:	2800      	cmp	r0, #0
   85d9e:	f47f ad7a 	bne.w	85896 <_svfprintf_r+0x2c6>
   85da2:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
   85da6:	f10d 08ac 	add.w	r8, sp, #172	; 0xac
   85daa:	e7e6      	b.n	85d7a <_svfprintf_r+0x7aa>
   85dac:	9b09      	ldr	r3, [sp, #36]	; 0x24
   85dae:	9a06      	ldr	r2, [sp, #24]
   85db0:	eba3 0b02 	sub.w	fp, r3, r2
   85db4:	f1bb 0f00 	cmp.w	fp, #0
   85db8:	f77f adca 	ble.w	85950 <_svfprintf_r+0x380>
   85dbc:	f1bb 0f10 	cmp.w	fp, #16
   85dc0:	f341 8005 	ble.w	86dce <_svfprintf_r+0x17fe>
   85dc4:	f8df 924c 	ldr.w	r9, [pc, #588]	; 86014 <_svfprintf_r+0xa44>
   85dc8:	4641      	mov	r1, r8
   85dca:	4620      	mov	r0, r4
   85dcc:	46a8      	mov	r8, r5
   85dce:	464c      	mov	r4, r9
   85dd0:	2310      	movs	r3, #16
   85dd2:	9a29      	ldr	r2, [sp, #164]	; 0xa4
   85dd4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   85dd6:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
   85dda:	e006      	b.n	85dea <_svfprintf_r+0x81a>
   85ddc:	f1ab 0b10 	sub.w	fp, fp, #16
   85de0:	f1bb 0f10 	cmp.w	fp, #16
   85de4:	f101 0108 	add.w	r1, r1, #8
   85de8:	dd19      	ble.n	85e1e <_svfprintf_r+0x84e>
   85dea:	3201      	adds	r2, #1
   85dec:	3010      	adds	r0, #16
   85dee:	2a07      	cmp	r2, #7
   85df0:	e9c1 4300 	strd	r4, r3, [r1]
   85df4:	e9cd 2029 	strd	r2, r0, [sp, #164]	; 0xa4
   85df8:	ddf0      	ble.n	85ddc <_svfprintf_r+0x80c>
   85dfa:	4629      	mov	r1, r5
   85dfc:	4648      	mov	r0, r9
   85dfe:	aa28      	add	r2, sp, #160	; 0xa0
   85e00:	f005 f844 	bl	8ae8c <__ssprint_r>
   85e04:	2800      	cmp	r0, #0
   85e06:	f47f ad46 	bne.w	85896 <_svfprintf_r+0x2c6>
   85e0a:	e9dd 2029 	ldrd	r2, r0, [sp, #164]	; 0xa4
   85e0e:	f1ab 0b10 	sub.w	fp, fp, #16
   85e12:	f1bb 0f10 	cmp.w	fp, #16
   85e16:	f04f 0310 	mov.w	r3, #16
   85e1a:	a92b      	add	r1, sp, #172	; 0xac
   85e1c:	dce5      	bgt.n	85dea <_svfprintf_r+0x81a>
   85e1e:	4645      	mov	r5, r8
   85e20:	46a1      	mov	r9, r4
   85e22:	4688      	mov	r8, r1
   85e24:	4604      	mov	r4, r0
   85e26:	3201      	adds	r2, #1
   85e28:	445c      	add	r4, fp
   85e2a:	2a07      	cmp	r2, #7
   85e2c:	e9cd 2429 	strd	r2, r4, [sp, #164]	; 0xa4
   85e30:	f8c8 9000 	str.w	r9, [r8]
   85e34:	f8c8 b004 	str.w	fp, [r8, #4]
   85e38:	f300 8518 	bgt.w	8686c <_svfprintf_r+0x129c>
   85e3c:	f108 0808 	add.w	r8, r8, #8
   85e40:	e586      	b.n	85950 <_svfprintf_r+0x380>
   85e42:	f1bb 0f10 	cmp.w	fp, #16
   85e46:	f340 8597 	ble.w	86978 <_svfprintf_r+0x13a8>
   85e4a:	f8df 91c8 	ldr.w	r9, [pc, #456]	; 86014 <_svfprintf_r+0xa44>
   85e4e:	4641      	mov	r1, r8
   85e50:	4620      	mov	r0, r4
   85e52:	46a8      	mov	r8, r5
   85e54:	464c      	mov	r4, r9
   85e56:	2310      	movs	r3, #16
   85e58:	9a29      	ldr	r2, [sp, #164]	; 0xa4
   85e5a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   85e5c:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
   85e60:	e006      	b.n	85e70 <_svfprintf_r+0x8a0>
   85e62:	f1ab 0b10 	sub.w	fp, fp, #16
   85e66:	f1bb 0f10 	cmp.w	fp, #16
   85e6a:	f101 0108 	add.w	r1, r1, #8
   85e6e:	dd19      	ble.n	85ea4 <_svfprintf_r+0x8d4>
   85e70:	3201      	adds	r2, #1
   85e72:	3010      	adds	r0, #16
   85e74:	2a07      	cmp	r2, #7
   85e76:	e9c1 4300 	strd	r4, r3, [r1]
   85e7a:	e9cd 2029 	strd	r2, r0, [sp, #164]	; 0xa4
   85e7e:	ddf0      	ble.n	85e62 <_svfprintf_r+0x892>
   85e80:	4629      	mov	r1, r5
   85e82:	4648      	mov	r0, r9
   85e84:	aa28      	add	r2, sp, #160	; 0xa0
   85e86:	f005 f801 	bl	8ae8c <__ssprint_r>
   85e8a:	2800      	cmp	r0, #0
   85e8c:	f47f ad03 	bne.w	85896 <_svfprintf_r+0x2c6>
   85e90:	e9dd 2029 	ldrd	r2, r0, [sp, #164]	; 0xa4
   85e94:	f1ab 0b10 	sub.w	fp, fp, #16
   85e98:	f1bb 0f10 	cmp.w	fp, #16
   85e9c:	f04f 0310 	mov.w	r3, #16
   85ea0:	a92b      	add	r1, sp, #172	; 0xac
   85ea2:	dce5      	bgt.n	85e70 <_svfprintf_r+0x8a0>
   85ea4:	4645      	mov	r5, r8
   85ea6:	46a1      	mov	r9, r4
   85ea8:	4688      	mov	r8, r1
   85eaa:	4604      	mov	r4, r0
   85eac:	3201      	adds	r2, #1
   85eae:	445c      	add	r4, fp
   85eb0:	2a07      	cmp	r2, #7
   85eb2:	e9cd 2429 	strd	r2, r4, [sp, #164]	; 0xa4
   85eb6:	f8c8 9000 	str.w	r9, [r8]
   85eba:	f8c8 b004 	str.w	fp, [r8, #4]
   85ebe:	f300 81ce 	bgt.w	8625e <_svfprintf_r+0xc8e>
   85ec2:	f108 0808 	add.w	r8, r8, #8
   85ec6:	e54b      	b.n	85960 <_svfprintf_r+0x390>
   85ec8:	9b12      	ldr	r3, [sp, #72]	; 0x48
   85eca:	2b01      	cmp	r3, #1
   85ecc:	f340 817e 	ble.w	861cc <_svfprintf_r+0xbfc>
   85ed0:	2301      	movs	r3, #1
   85ed2:	9e29      	ldr	r6, [sp, #164]	; 0xa4
   85ed4:	3401      	adds	r4, #1
   85ed6:	441e      	add	r6, r3
   85ed8:	2e07      	cmp	r6, #7
   85eda:	f8c8 5000 	str.w	r5, [r8]
   85ede:	942a      	str	r4, [sp, #168]	; 0xa8
   85ee0:	f8c8 3004 	str.w	r3, [r8, #4]
   85ee4:	9629      	str	r6, [sp, #164]	; 0xa4
   85ee6:	f300 81e1 	bgt.w	862ac <_svfprintf_r+0xcdc>
   85eea:	f108 0808 	add.w	r8, r8, #8
   85eee:	9b16      	ldr	r3, [sp, #88]	; 0x58
   85ef0:	3601      	adds	r6, #1
   85ef2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   85ef4:	441c      	add	r4, r3
   85ef6:	2e07      	cmp	r6, #7
   85ef8:	e9c8 2300 	strd	r2, r3, [r8]
   85efc:	e9cd 6429 	strd	r6, r4, [sp, #164]	; 0xa4
   85f00:	f300 81e1 	bgt.w	862c6 <_svfprintf_r+0xcf6>
   85f04:	f108 0808 	add.w	r8, r8, #8
   85f08:	2200      	movs	r2, #0
   85f0a:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
   85f0e:	2300      	movs	r3, #0
   85f10:	f005 feca 	bl	8bca8 <__aeabi_dcmpeq>
   85f14:	2800      	cmp	r0, #0
   85f16:	f040 8176 	bne.w	86206 <_svfprintf_r+0xc36>
   85f1a:	9b12      	ldr	r3, [sp, #72]	; 0x48
   85f1c:	3601      	adds	r6, #1
   85f1e:	3b01      	subs	r3, #1
   85f20:	3501      	adds	r5, #1
   85f22:	441c      	add	r4, r3
   85f24:	2e07      	cmp	r6, #7
   85f26:	f8c8 5000 	str.w	r5, [r8]
   85f2a:	9629      	str	r6, [sp, #164]	; 0xa4
   85f2c:	f8c8 3004 	str.w	r3, [r8, #4]
   85f30:	942a      	str	r4, [sp, #168]	; 0xa8
   85f32:	f300 815b 	bgt.w	861ec <_svfprintf_r+0xc1c>
   85f36:	f108 0808 	add.w	r8, r8, #8
   85f3a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   85f3c:	3601      	adds	r6, #1
   85f3e:	441c      	add	r4, r3
   85f40:	f8c8 3004 	str.w	r3, [r8, #4]
   85f44:	2e07      	cmp	r6, #7
   85f46:	ab24      	add	r3, sp, #144	; 0x90
   85f48:	e9cd 6429 	strd	r6, r4, [sp, #164]	; 0xa4
   85f4c:	f8c8 3000 	str.w	r3, [r8]
   85f50:	f77f ad16 	ble.w	85980 <_svfprintf_r+0x3b0>
   85f54:	990c      	ldr	r1, [sp, #48]	; 0x30
   85f56:	980a      	ldr	r0, [sp, #40]	; 0x28
   85f58:	aa28      	add	r2, sp, #160	; 0xa0
   85f5a:	f004 ff97 	bl	8ae8c <__ssprint_r>
   85f5e:	2800      	cmp	r0, #0
   85f60:	f47f ac99 	bne.w	85896 <_svfprintf_r+0x2c6>
   85f64:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
   85f66:	f10d 08ac 	add.w	r8, sp, #172	; 0xac
   85f6a:	e50b      	b.n	85984 <_svfprintf_r+0x3b4>
   85f6c:	f1b9 0f10 	cmp.w	r9, #16
   85f70:	f340 8650 	ble.w	86c14 <_svfprintf_r+0x1644>
   85f74:	e9dd 2129 	ldrd	r2, r1, [sp, #164]	; 0xa4
   85f78:	4640      	mov	r0, r8
   85f7a:	e9cd 361d 	strd	r3, r6, [sp, #116]	; 0x74
   85f7e:	46b8      	mov	r8, r7
   85f80:	2410      	movs	r4, #16
   85f82:	464f      	mov	r7, r9
   85f84:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   85f86:	46a9      	mov	r9, r5
   85f88:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   85f8a:	e004      	b.n	85f96 <_svfprintf_r+0x9c6>
   85f8c:	3f10      	subs	r7, #16
   85f8e:	2f10      	cmp	r7, #16
   85f90:	f100 0008 	add.w	r0, r0, #8
   85f94:	dd16      	ble.n	85fc4 <_svfprintf_r+0x9f4>
   85f96:	3201      	adds	r2, #1
   85f98:	4b1f      	ldr	r3, [pc, #124]	; (86018 <_svfprintf_r+0xa48>)
   85f9a:	3110      	adds	r1, #16
   85f9c:	2a07      	cmp	r2, #7
   85f9e:	e9c0 3400 	strd	r3, r4, [r0]
   85fa2:	e9cd 2129 	strd	r2, r1, [sp, #164]	; 0xa4
   85fa6:	ddf1      	ble.n	85f8c <_svfprintf_r+0x9bc>
   85fa8:	4631      	mov	r1, r6
   85faa:	4628      	mov	r0, r5
   85fac:	aa28      	add	r2, sp, #160	; 0xa0
   85fae:	f004 ff6d 	bl	8ae8c <__ssprint_r>
   85fb2:	2800      	cmp	r0, #0
   85fb4:	f47f ac6f 	bne.w	85896 <_svfprintf_r+0x2c6>
   85fb8:	e9dd 2129 	ldrd	r2, r1, [sp, #164]	; 0xa4
   85fbc:	3f10      	subs	r7, #16
   85fbe:	2f10      	cmp	r7, #16
   85fc0:	a82b      	add	r0, sp, #172	; 0xac
   85fc2:	dce8      	bgt.n	85f96 <_svfprintf_r+0x9c6>
   85fc4:	464d      	mov	r5, r9
   85fc6:	e9dd 361d 	ldrd	r3, r6, [sp, #116]	; 0x74
   85fca:	46b9      	mov	r9, r7
   85fcc:	4647      	mov	r7, r8
   85fce:	4680      	mov	r8, r0
   85fd0:	eb09 0401 	add.w	r4, r9, r1
   85fd4:	3201      	adds	r2, #1
   85fd6:	4910      	ldr	r1, [pc, #64]	; (86018 <_svfprintf_r+0xa48>)
   85fd8:	2a07      	cmp	r2, #7
   85fda:	e9cd 2429 	strd	r2, r4, [sp, #164]	; 0xa4
   85fde:	f8c8 9004 	str.w	r9, [r8, #4]
   85fe2:	f8c8 1000 	str.w	r1, [r8]
   85fe6:	f300 83c3 	bgt.w	86770 <_svfprintf_r+0x11a0>
   85fea:	f89d 2083 	ldrb.w	r2, [sp, #131]	; 0x83
   85fee:	f108 0808 	add.w	r8, r8, #8
   85ff2:	e486      	b.n	85902 <_svfprintf_r+0x332>
   85ff4:	990c      	ldr	r1, [sp, #48]	; 0x30
   85ff6:	980a      	ldr	r0, [sp, #40]	; 0x28
   85ff8:	aa28      	add	r2, sp, #160	; 0xa0
   85ffa:	931d      	str	r3, [sp, #116]	; 0x74
   85ffc:	f004 ff46 	bl	8ae8c <__ssprint_r>
   86000:	2800      	cmp	r0, #0
   86002:	f47f ac48 	bne.w	85896 <_svfprintf_r+0x2c6>
   86006:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
   86008:	9b1d      	ldr	r3, [sp, #116]	; 0x74
   8600a:	f10d 08ac 	add.w	r8, sp, #172	; 0xac
   8600e:	e48a      	b.n	85926 <_svfprintf_r+0x356>
   86010:	0008c20c 	.word	0x0008c20c
   86014:	0008c220 	.word	0x0008c220
   86018:	0008c210 	.word	0x0008c210
   8601c:	990c      	ldr	r1, [sp, #48]	; 0x30
   8601e:	980a      	ldr	r0, [sp, #40]	; 0x28
   86020:	aa28      	add	r2, sp, #160	; 0xa0
   86022:	f004 ff33 	bl	8ae8c <__ssprint_r>
   86026:	2800      	cmp	r0, #0
   86028:	f47f ac35 	bne.w	85896 <_svfprintf_r+0x2c6>
   8602c:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
   8602e:	f10d 08ac 	add.w	r8, sp, #172	; 0xac
   86032:	e489      	b.n	85948 <_svfprintf_r+0x378>
   86034:	2d10      	cmp	r5, #16
   86036:	f340 86c4 	ble.w	86dc2 <_svfprintf_r+0x17f2>
   8603a:	2610      	movs	r6, #16
   8603c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
   8603e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
   86040:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
   86044:	e004      	b.n	86050 <_svfprintf_r+0xa80>
   86046:	3d10      	subs	r5, #16
   86048:	2d10      	cmp	r5, #16
   8604a:	f108 0808 	add.w	r8, r8, #8
   8604e:	dd17      	ble.n	86080 <_svfprintf_r+0xab0>
   86050:	3301      	adds	r3, #1
   86052:	4ab8      	ldr	r2, [pc, #736]	; (86334 <_svfprintf_r+0xd64>)
   86054:	3410      	adds	r4, #16
   86056:	2b07      	cmp	r3, #7
   86058:	e9c8 2600 	strd	r2, r6, [r8]
   8605c:	e9cd 3429 	strd	r3, r4, [sp, #164]	; 0xa4
   86060:	ddf1      	ble.n	86046 <_svfprintf_r+0xa76>
   86062:	4649      	mov	r1, r9
   86064:	4638      	mov	r0, r7
   86066:	aa28      	add	r2, sp, #160	; 0xa0
   86068:	f004 ff10 	bl	8ae8c <__ssprint_r>
   8606c:	2800      	cmp	r0, #0
   8606e:	f47f ac12 	bne.w	85896 <_svfprintf_r+0x2c6>
   86072:	e9dd 3429 	ldrd	r3, r4, [sp, #164]	; 0xa4
   86076:	3d10      	subs	r5, #16
   86078:	2d10      	cmp	r5, #16
   8607a:	f10d 08ac 	add.w	r8, sp, #172	; 0xac
   8607e:	dce7      	bgt.n	86050 <_svfprintf_r+0xa80>
   86080:	3301      	adds	r3, #1
   86082:	4aac      	ldr	r2, [pc, #688]	; (86334 <_svfprintf_r+0xd64>)
   86084:	442c      	add	r4, r5
   86086:	2b07      	cmp	r3, #7
   86088:	e9cd 3429 	strd	r3, r4, [sp, #164]	; 0xa4
   8608c:	f8c8 5004 	str.w	r5, [r8, #4]
   86090:	f8c8 2000 	str.w	r2, [r8]
   86094:	f77f ac7e 	ble.w	85994 <_svfprintf_r+0x3c4>
   86098:	990c      	ldr	r1, [sp, #48]	; 0x30
   8609a:	980a      	ldr	r0, [sp, #40]	; 0x28
   8609c:	aa28      	add	r2, sp, #160	; 0xa0
   8609e:	f004 fef5 	bl	8ae8c <__ssprint_r>
   860a2:	2800      	cmp	r0, #0
   860a4:	f47f abf7 	bne.w	85896 <_svfprintf_r+0x2c6>
   860a8:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
   860aa:	e473      	b.n	85994 <_svfprintf_r+0x3c4>
   860ac:	9922      	ldr	r1, [sp, #136]	; 0x88
   860ae:	2900      	cmp	r1, #0
   860b0:	f340 836f 	ble.w	86792 <_svfprintf_r+0x11c2>
   860b4:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
   860b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
   860ba:	4599      	cmp	r9, r3
   860bc:	bfa8      	it	ge
   860be:	4699      	movge	r9, r3
   860c0:	f1b9 0f00 	cmp.w	r9, #0
   860c4:	dd0b      	ble.n	860de <_svfprintf_r+0xb0e>
   860c6:	9b29      	ldr	r3, [sp, #164]	; 0xa4
   860c8:	444c      	add	r4, r9
   860ca:	3301      	adds	r3, #1
   860cc:	2b07      	cmp	r3, #7
   860ce:	e9c8 5900 	strd	r5, r9, [r8]
   860d2:	942a      	str	r4, [sp, #168]	; 0xa8
   860d4:	9329      	str	r3, [sp, #164]	; 0xa4
   860d6:	f300 851d 	bgt.w	86b14 <_svfprintf_r+0x1544>
   860da:	f108 0808 	add.w	r8, r8, #8
   860de:	9e10      	ldr	r6, [sp, #64]	; 0x40
   860e0:	f1b9 0f00 	cmp.w	r9, #0
   860e4:	bfa8      	it	ge
   860e6:	eba6 0609 	subge.w	r6, r6, r9
   860ea:	2e00      	cmp	r6, #0
   860ec:	f300 8225 	bgt.w	8653a <_svfprintf_r+0xf6a>
   860f0:	f8dd b040 	ldr.w	fp, [sp, #64]	; 0x40
   860f4:	0578      	lsls	r0, r7, #21
   860f6:	44ab      	add	fp, r5
   860f8:	f100 825f 	bmi.w	865ba <_svfprintf_r+0xfea>
   860fc:	9b22      	ldr	r3, [sp, #136]	; 0x88
   860fe:	9a12      	ldr	r2, [sp, #72]	; 0x48
   86100:	4293      	cmp	r3, r2
   86102:	db02      	blt.n	8610a <_svfprintf_r+0xb3a>
   86104:	07f9      	lsls	r1, r7, #31
   86106:	f140 8476 	bpl.w	869f6 <_svfprintf_r+0x1426>
   8610a:	9a16      	ldr	r2, [sp, #88]	; 0x58
   8610c:	9917      	ldr	r1, [sp, #92]	; 0x5c
   8610e:	4414      	add	r4, r2
   86110:	e9c8 1200 	strd	r1, r2, [r8]
   86114:	9a29      	ldr	r2, [sp, #164]	; 0xa4
   86116:	942a      	str	r4, [sp, #168]	; 0xa8
   86118:	3201      	adds	r2, #1
   8611a:	2a07      	cmp	r2, #7
   8611c:	9229      	str	r2, [sp, #164]	; 0xa4
   8611e:	f300 8513 	bgt.w	86b48 <_svfprintf_r+0x1578>
   86122:	f108 0808 	add.w	r8, r8, #8
   86126:	9a12      	ldr	r2, [sp, #72]	; 0x48
   86128:	18ae      	adds	r6, r5, r2
   8612a:	eba6 060b 	sub.w	r6, r6, fp
   8612e:	1ad5      	subs	r5, r2, r3
   86130:	42ae      	cmp	r6, r5
   86132:	bfa8      	it	ge
   86134:	462e      	movge	r6, r5
   86136:	2e00      	cmp	r6, #0
   86138:	dd0d      	ble.n	86156 <_svfprintf_r+0xb86>
   8613a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
   8613c:	4434      	add	r4, r6
   8613e:	3301      	adds	r3, #1
   86140:	2b07      	cmp	r3, #7
   86142:	f8c8 b000 	str.w	fp, [r8]
   86146:	f8c8 6004 	str.w	r6, [r8, #4]
   8614a:	942a      	str	r4, [sp, #168]	; 0xa8
   8614c:	9329      	str	r3, [sp, #164]	; 0xa4
   8614e:	f300 8571 	bgt.w	86c34 <_svfprintf_r+0x1664>
   86152:	f108 0808 	add.w	r8, r8, #8
   86156:	2e00      	cmp	r6, #0
   86158:	bfa8      	it	ge
   8615a:	1bad      	subge	r5, r5, r6
   8615c:	2d00      	cmp	r5, #0
   8615e:	f77f ac11 	ble.w	85984 <_svfprintf_r+0x3b4>
   86162:	2d10      	cmp	r5, #16
   86164:	f340 873c 	ble.w	86fe0 <_svfprintf_r+0x1a10>
   86168:	f8df 91cc 	ldr.w	r9, [pc, #460]	; 86338 <_svfprintf_r+0xd68>
   8616c:	4622      	mov	r2, r4
   8616e:	4649      	mov	r1, r9
   86170:	2610      	movs	r6, #16
   86172:	46b9      	mov	r9, r7
   86174:	9b29      	ldr	r3, [sp, #164]	; 0xa4
   86176:	460f      	mov	r7, r1
   86178:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   8617c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   8617e:	e005      	b.n	8618c <_svfprintf_r+0xbbc>
   86180:	f108 0808 	add.w	r8, r8, #8
   86184:	3d10      	subs	r5, #16
   86186:	2d10      	cmp	r5, #16
   86188:	f340 8353 	ble.w	86832 <_svfprintf_r+0x1262>
   8618c:	3301      	adds	r3, #1
   8618e:	3210      	adds	r2, #16
   86190:	2b07      	cmp	r3, #7
   86192:	e9c8 7600 	strd	r7, r6, [r8]
   86196:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
   8619a:	ddf1      	ble.n	86180 <_svfprintf_r+0xbb0>
   8619c:	4621      	mov	r1, r4
   8619e:	4658      	mov	r0, fp
   861a0:	aa28      	add	r2, sp, #160	; 0xa0
   861a2:	f004 fe73 	bl	8ae8c <__ssprint_r>
   861a6:	2800      	cmp	r0, #0
   861a8:	f47f ab75 	bne.w	85896 <_svfprintf_r+0x2c6>
   861ac:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
   861b0:	f10d 08ac 	add.w	r8, sp, #172	; 0xac
   861b4:	e7e6      	b.n	86184 <_svfprintf_r+0xbb4>
   861b6:	9b07      	ldr	r3, [sp, #28]
   861b8:	2b00      	cmp	r3, #0
   861ba:	f47f aafc 	bne.w	857b6 <_svfprintf_r+0x1e6>
   861be:	465f      	mov	r7, fp
   861c0:	2300      	movs	r3, #0
   861c2:	ad54      	add	r5, sp, #336	; 0x150
   861c4:	9307      	str	r3, [sp, #28]
   861c6:	930b      	str	r3, [sp, #44]	; 0x2c
   861c8:	f7ff bafd 	b.w	857c6 <_svfprintf_r+0x1f6>
   861cc:	07fa      	lsls	r2, r7, #31
   861ce:	f53f ae7f 	bmi.w	85ed0 <_svfprintf_r+0x900>
   861d2:	2301      	movs	r3, #1
   861d4:	9e29      	ldr	r6, [sp, #164]	; 0xa4
   861d6:	3401      	adds	r4, #1
   861d8:	441e      	add	r6, r3
   861da:	2e07      	cmp	r6, #7
   861dc:	f8c8 5000 	str.w	r5, [r8]
   861e0:	942a      	str	r4, [sp, #168]	; 0xa8
   861e2:	f8c8 3004 	str.w	r3, [r8, #4]
   861e6:	9629      	str	r6, [sp, #164]	; 0xa4
   861e8:	f77f aea5 	ble.w	85f36 <_svfprintf_r+0x966>
   861ec:	990c      	ldr	r1, [sp, #48]	; 0x30
   861ee:	980a      	ldr	r0, [sp, #40]	; 0x28
   861f0:	aa28      	add	r2, sp, #160	; 0xa0
   861f2:	f004 fe4b 	bl	8ae8c <__ssprint_r>
   861f6:	2800      	cmp	r0, #0
   861f8:	f47f ab4d 	bne.w	85896 <_svfprintf_r+0x2c6>
   861fc:	e9dd 6429 	ldrd	r6, r4, [sp, #164]	; 0xa4
   86200:	f10d 08ac 	add.w	r8, sp, #172	; 0xac
   86204:	e699      	b.n	85f3a <_svfprintf_r+0x96a>
   86206:	9b12      	ldr	r3, [sp, #72]	; 0x48
   86208:	1e5d      	subs	r5, r3, #1
   8620a:	2d00      	cmp	r5, #0
   8620c:	f77f ae95 	ble.w	85f3a <_svfprintf_r+0x96a>
   86210:	2d10      	cmp	r5, #16
   86212:	f340 86df 	ble.w	86fd4 <_svfprintf_r+0x1a04>
   86216:	4622      	mov	r2, r4
   86218:	9707      	str	r7, [sp, #28]
   8621a:	f04f 0b10 	mov.w	fp, #16
   8621e:	f8df 9118 	ldr.w	r9, [pc, #280]	; 86338 <_svfprintf_r+0xd68>
   86222:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   86224:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   86226:	e005      	b.n	86234 <_svfprintf_r+0xc64>
   86228:	f108 0808 	add.w	r8, r8, #8
   8622c:	3d10      	subs	r5, #16
   8622e:	2d10      	cmp	r5, #16
   86230:	f340 837f 	ble.w	86932 <_svfprintf_r+0x1362>
   86234:	3601      	adds	r6, #1
   86236:	3210      	adds	r2, #16
   86238:	2e07      	cmp	r6, #7
   8623a:	e9c8 9b00 	strd	r9, fp, [r8]
   8623e:	e9cd 6229 	strd	r6, r2, [sp, #164]	; 0xa4
   86242:	ddf1      	ble.n	86228 <_svfprintf_r+0xc58>
   86244:	4639      	mov	r1, r7
   86246:	4620      	mov	r0, r4
   86248:	aa28      	add	r2, sp, #160	; 0xa0
   8624a:	f004 fe1f 	bl	8ae8c <__ssprint_r>
   8624e:	2800      	cmp	r0, #0
   86250:	f47f ab21 	bne.w	85896 <_svfprintf_r+0x2c6>
   86254:	e9dd 6229 	ldrd	r6, r2, [sp, #164]	; 0xa4
   86258:	f10d 08ac 	add.w	r8, sp, #172	; 0xac
   8625c:	e7e6      	b.n	8622c <_svfprintf_r+0xc5c>
   8625e:	990c      	ldr	r1, [sp, #48]	; 0x30
   86260:	980a      	ldr	r0, [sp, #40]	; 0x28
   86262:	aa28      	add	r2, sp, #160	; 0xa0
   86264:	f004 fe12 	bl	8ae8c <__ssprint_r>
   86268:	2800      	cmp	r0, #0
   8626a:	f47f ab14 	bne.w	85896 <_svfprintf_r+0x2c6>
   8626e:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
   86270:	f10d 08ac 	add.w	r8, sp, #172	; 0xac
   86274:	f7ff bb74 	b.w	85960 <_svfprintf_r+0x390>
   86278:	f01b 0310 	ands.w	r3, fp, #16
   8627c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   8627e:	d13a      	bne.n	862f6 <_svfprintf_r+0xd26>
   86280:	f01b 0140 	ands.w	r1, fp, #64	; 0x40
   86284:	d033      	beq.n	862ee <_svfprintf_r+0xd1e>
   86286:	f852 4b04 	ldr.w	r4, [r2], #4
   8628a:	4699      	mov	r9, r3
   8628c:	920e      	str	r2, [sp, #56]	; 0x38
   8628e:	2301      	movs	r3, #1
   86290:	b2a4      	uxth	r4, r4
   86292:	f7ff babd 	b.w	85810 <_svfprintf_r+0x240>
   86296:	232d      	movs	r3, #45	; 0x2d
   86298:	4264      	negs	r4, r4
   8629a:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
   8629e:	46bb      	mov	fp, r7
   862a0:	f04f 0301 	mov.w	r3, #1
   862a4:	eb69 0949 	sbc.w	r9, r9, r9, lsl #1
   862a8:	f7ff bab5 	b.w	85816 <_svfprintf_r+0x246>
   862ac:	990c      	ldr	r1, [sp, #48]	; 0x30
   862ae:	980a      	ldr	r0, [sp, #40]	; 0x28
   862b0:	aa28      	add	r2, sp, #160	; 0xa0
   862b2:	f004 fdeb 	bl	8ae8c <__ssprint_r>
   862b6:	2800      	cmp	r0, #0
   862b8:	f47f aaed 	bne.w	85896 <_svfprintf_r+0x2c6>
   862bc:	e9dd 6429 	ldrd	r6, r4, [sp, #164]	; 0xa4
   862c0:	f10d 08ac 	add.w	r8, sp, #172	; 0xac
   862c4:	e613      	b.n	85eee <_svfprintf_r+0x91e>
   862c6:	990c      	ldr	r1, [sp, #48]	; 0x30
   862c8:	980a      	ldr	r0, [sp, #40]	; 0x28
   862ca:	aa28      	add	r2, sp, #160	; 0xa0
   862cc:	f004 fdde 	bl	8ae8c <__ssprint_r>
   862d0:	2800      	cmp	r0, #0
   862d2:	f47f aae0 	bne.w	85896 <_svfprintf_r+0x2c6>
   862d6:	e9dd 6429 	ldrd	r6, r4, [sp, #164]	; 0xa4
   862da:	f10d 08ac 	add.w	r8, sp, #172	; 0xac
   862de:	e613      	b.n	85f08 <_svfprintf_r+0x938>
   862e0:	07fd      	lsls	r5, r7, #31
   862e2:	f57f ab4f 	bpl.w	85984 <_svfprintf_r+0x3b4>
   862e6:	e524      	b.n	85d32 <_svfprintf_r+0x762>
   862e8:	ad54      	add	r5, sp, #336	; 0x150
   862ea:	f7ff ba6c 	b.w	857c6 <_svfprintf_r+0x1f6>
   862ee:	f41b 7900 	ands.w	r9, fp, #512	; 0x200
   862f2:	f040 838a 	bne.w	86a0a <_svfprintf_r+0x143a>
   862f6:	f852 4b04 	ldr.w	r4, [r2], #4
   862fa:	2301      	movs	r3, #1
   862fc:	920e      	str	r2, [sp, #56]	; 0x38
   862fe:	f7ff ba87 	b.w	85810 <_svfprintf_r+0x240>
   86302:	05b8      	lsls	r0, r7, #22
   86304:	f100 839b 	bmi.w	86a3e <_svfprintf_r+0x146e>
   86308:	ea4f 79e4 	mov.w	r9, r4, asr #31
   8630c:	464b      	mov	r3, r9
   8630e:	f7ff ba40 	b.w	85792 <_svfprintf_r+0x1c2>
   86312:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   86314:	9808      	ldr	r0, [sp, #32]
   86316:	f853 1b04 	ldr.w	r1, [r3], #4
   8631a:	17c2      	asrs	r2, r0, #31
   8631c:	4655      	mov	r5, sl
   8631e:	e9c1 0200 	strd	r0, r2, [r1]
   86322:	930e      	str	r3, [sp, #56]	; 0x38
   86324:	f7ff bb4c 	b.w	859c0 <_svfprintf_r+0x3f0>
   86328:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   8632a:	f853 4b04 	ldr.w	r4, [r3], #4
   8632e:	930e      	str	r3, [sp, #56]	; 0x38
   86330:	f7ff ba6b 	b.w	8580a <_svfprintf_r+0x23a>
   86334:	0008c210 	.word	0x0008c210
   86338:	0008c220 	.word	0x0008c220
   8633c:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
   86340:	4602      	mov	r2, r0
   86342:	460b      	mov	r3, r1
   86344:	f005 fce2 	bl	8bd0c <__aeabi_dcmpun>
   86348:	2800      	cmp	r0, #0
   8634a:	f040 85e9 	bne.w	86f20 <_svfprintf_r+0x1950>
   8634e:	2e61      	cmp	r6, #97	; 0x61
   86350:	f000 857d 	beq.w	86e4e <_svfprintf_r+0x187e>
   86354:	2e41      	cmp	r6, #65	; 0x41
   86356:	f000 848b 	beq.w	86c70 <_svfprintf_r+0x16a0>
   8635a:	9b07      	ldr	r3, [sp, #28]
   8635c:	3301      	adds	r3, #1
   8635e:	f000 838f 	beq.w	86a80 <_svfprintf_r+0x14b0>
   86362:	f026 0320 	bic.w	r3, r6, #32
   86366:	2b47      	cmp	r3, #71	; 0x47
   86368:	9306      	str	r3, [sp, #24]
   8636a:	f000 858f 	beq.w	86e8c <_svfprintf_r+0x18bc>
   8636e:	e9dd 1214 	ldrd	r1, r2, [sp, #80]	; 0x50
   86372:	f447 7380 	orr.w	r3, r7, #256	; 0x100
   86376:	930f      	str	r3, [sp, #60]	; 0x3c
   86378:	4613      	mov	r3, r2
   8637a:	2b00      	cmp	r3, #0
   8637c:	f2c0 85b0 	blt.w	86ee0 <_svfprintf_r+0x1910>
   86380:	930b      	str	r3, [sp, #44]	; 0x2c
   86382:	2300      	movs	r3, #0
   86384:	468b      	mov	fp, r1
   86386:	931d      	str	r3, [sp, #116]	; 0x74
   86388:	930d      	str	r3, [sp, #52]	; 0x34
   8638a:	9b06      	ldr	r3, [sp, #24]
   8638c:	2b46      	cmp	r3, #70	; 0x46
   8638e:	f000 83e9 	beq.w	86b64 <_svfprintf_r+0x1594>
   86392:	2b45      	cmp	r3, #69	; 0x45
   86394:	f000 8546 	beq.w	86e24 <_svfprintf_r+0x1854>
   86398:	9907      	ldr	r1, [sp, #28]
   8639a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8639c:	9101      	str	r1, [sp, #4]
   8639e:	2102      	movs	r1, #2
   863a0:	9100      	str	r1, [sp, #0]
   863a2:	a926      	add	r1, sp, #152	; 0x98
   863a4:	9104      	str	r1, [sp, #16]
   863a6:	a923      	add	r1, sp, #140	; 0x8c
   863a8:	9103      	str	r1, [sp, #12]
   863aa:	a922      	add	r1, sp, #136	; 0x88
   863ac:	465a      	mov	r2, fp
   863ae:	980a      	ldr	r0, [sp, #40]	; 0x28
   863b0:	9102      	str	r1, [sp, #8]
   863b2:	f001 feb9 	bl	88128 <_dtoa_r>
   863b6:	9b06      	ldr	r3, [sp, #24]
   863b8:	4605      	mov	r5, r0
   863ba:	2b47      	cmp	r3, #71	; 0x47
   863bc:	f040 863a 	bne.w	87034 <_svfprintf_r+0x1a64>
   863c0:	f017 0f01 	tst.w	r7, #1
   863c4:	46b9      	mov	r9, r7
   863c6:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
   863c8:	f040 84fe 	bne.w	86dc8 <_svfprintf_r+0x17f8>
   863cc:	9b26      	ldr	r3, [sp, #152]	; 0x98
   863ce:	1b5b      	subs	r3, r3, r5
   863d0:	9312      	str	r3, [sp, #72]	; 0x48
   863d2:	9b06      	ldr	r3, [sp, #24]
   863d4:	2b47      	cmp	r3, #71	; 0x47
   863d6:	f000 836e 	beq.w	86ab6 <_svfprintf_r+0x14e6>
   863da:	9b06      	ldr	r3, [sp, #24]
   863dc:	2b46      	cmp	r3, #70	; 0x46
   863de:	f000 83f0 	beq.w	86bc2 <_svfprintf_r+0x15f2>
   863e2:	9b22      	ldr	r3, [sp, #136]	; 0x88
   863e4:	9310      	str	r3, [sp, #64]	; 0x40
   863e6:	9b10      	ldr	r3, [sp, #64]	; 0x40
   863e8:	9a06      	ldr	r2, [sp, #24]
   863ea:	3b01      	subs	r3, #1
   863ec:	2a41      	cmp	r2, #65	; 0x41
   863ee:	9322      	str	r3, [sp, #136]	; 0x88
   863f0:	f000 85bb 	beq.w	86f6a <_svfprintf_r+0x199a>
   863f4:	2100      	movs	r1, #0
   863f6:	b2f2      	uxtb	r2, r6
   863f8:	2b00      	cmp	r3, #0
   863fa:	f88d 2090 	strb.w	r2, [sp, #144]	; 0x90
   863fe:	bfb6      	itet	lt
   86400:	222d      	movlt	r2, #45	; 0x2d
   86402:	222b      	movge	r2, #43	; 0x2b
   86404:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
   86406:	f88d 2091 	strb.w	r2, [sp, #145]	; 0x91
   8640a:	bfb8      	it	lt
   8640c:	f1c3 0301 	rsblt	r3, r3, #1
   86410:	2b09      	cmp	r3, #9
   86412:	f340 859b 	ble.w	86f4c <_svfprintf_r+0x197c>
   86416:	f10d 0c9f 	add.w	ip, sp, #159	; 0x9f
   8641a:	4662      	mov	r2, ip
   8641c:	4fb6      	ldr	r7, [pc, #728]	; (866f8 <_svfprintf_r+0x1128>)
   8641e:	461c      	mov	r4, r3
   86420:	4610      	mov	r0, r2
   86422:	fb87 1203 	smull	r1, r2, r7, r3
   86426:	17d9      	asrs	r1, r3, #31
   86428:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
   8642c:	eb01 0281 	add.w	r2, r1, r1, lsl #2
   86430:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
   86434:	3230      	adds	r2, #48	; 0x30
   86436:	2c63      	cmp	r4, #99	; 0x63
   86438:	f800 2c01 	strb.w	r2, [r0, #-1]
   8643c:	460b      	mov	r3, r1
   8643e:	f100 32ff 	add.w	r2, r0, #4294967295
   86442:	dcec      	bgt.n	8641e <_svfprintf_r+0xe4e>
   86444:	3330      	adds	r3, #48	; 0x30
   86446:	1e81      	subs	r1, r0, #2
   86448:	b2db      	uxtb	r3, r3
   8644a:	458c      	cmp	ip, r1
   8644c:	f802 3c01 	strb.w	r3, [r2, #-1]
   86450:	f240 85f9 	bls.w	87046 <_svfprintf_r+0x1a76>
   86454:	f10d 0192 	add.w	r1, sp, #146	; 0x92
   86458:	e001      	b.n	8645e <_svfprintf_r+0xe8e>
   8645a:	f812 3b01 	ldrb.w	r3, [r2], #1
   8645e:	4594      	cmp	ip, r2
   86460:	f801 3b01 	strb.w	r3, [r1], #1
   86464:	d1f9      	bne.n	8645a <_svfprintf_r+0xe8a>
   86466:	f10d 03a1 	add.w	r3, sp, #161	; 0xa1
   8646a:	f10d 0292 	add.w	r2, sp, #146	; 0x92
   8646e:	1a1b      	subs	r3, r3, r0
   86470:	4413      	add	r3, r2
   86472:	aa24      	add	r2, sp, #144	; 0x90
   86474:	1a9b      	subs	r3, r3, r2
   86476:	931a      	str	r3, [sp, #104]	; 0x68
   86478:	9b12      	ldr	r3, [sp, #72]	; 0x48
   8647a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
   8647c:	2b01      	cmp	r3, #1
   8647e:	441a      	add	r2, r3
   86480:	920b      	str	r2, [sp, #44]	; 0x2c
   86482:	f340 8581 	ble.w	86f88 <_svfprintf_r+0x19b8>
   86486:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   86488:	9a16      	ldr	r2, [sp, #88]	; 0x58
   8648a:	4413      	add	r3, r2
   8648c:	930b      	str	r3, [sp, #44]	; 0x2c
   8648e:	2300      	movs	r3, #0
   86490:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   86492:	f429 6780 	bic.w	r7, r9, #1024	; 0x400
   86496:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
   8649a:	f447 7780 	orr.w	r7, r7, #256	; 0x100
   8649e:	930f      	str	r3, [sp, #60]	; 0x3c
   864a0:	9206      	str	r2, [sp, #24]
   864a2:	9313      	str	r3, [sp, #76]	; 0x4c
   864a4:	9310      	str	r3, [sp, #64]	; 0x40
   864a6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
   864a8:	2b00      	cmp	r3, #0
   864aa:	f040 832c 	bne.w	86b06 <_svfprintf_r+0x1536>
   864ae:	f89d 2083 	ldrb.w	r2, [sp, #131]	; 0x83
   864b2:	9307      	str	r3, [sp, #28]
   864b4:	f7ff b994 	b.w	857e0 <_svfprintf_r+0x210>
   864b8:	46bb      	mov	fp, r7
   864ba:	f7ff bb2f 	b.w	85b1c <_svfprintf_r+0x54c>
   864be:	4b8f      	ldr	r3, [pc, #572]	; (866fc <_svfprintf_r+0x112c>)
   864c0:	9318      	str	r3, [sp, #96]	; 0x60
   864c2:	f017 0920 	ands.w	r9, r7, #32
   864c6:	f000 80f5 	beq.w	866b4 <_svfprintf_r+0x10e4>
   864ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   864cc:	3307      	adds	r3, #7
   864ce:	f023 0307 	bic.w	r3, r3, #7
   864d2:	f8d3 9004 	ldr.w	r9, [r3, #4]
   864d6:	f853 4b08 	ldr.w	r4, [r3], #8
   864da:	930e      	str	r3, [sp, #56]	; 0x38
   864dc:	07f8      	lsls	r0, r7, #31
   864de:	d509      	bpl.n	864f4 <_svfprintf_r+0xf24>
   864e0:	ea54 0309 	orrs.w	r3, r4, r9
   864e4:	d006      	beq.n	864f4 <_svfprintf_r+0xf24>
   864e6:	2330      	movs	r3, #48	; 0x30
   864e8:	f88d 6085 	strb.w	r6, [sp, #133]	; 0x85
   864ec:	f047 0702 	orr.w	r7, r7, #2
   864f0:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
   864f4:	2302      	movs	r3, #2
   864f6:	f427 6b80 	bic.w	fp, r7, #1024	; 0x400
   864fa:	f7ff b989 	b.w	85810 <_svfprintf_r+0x240>
   864fe:	4b80      	ldr	r3, [pc, #512]	; (86700 <_svfprintf_r+0x1130>)
   86500:	9318      	str	r3, [sp, #96]	; 0x60
   86502:	e7de      	b.n	864c2 <_svfprintf_r+0xef2>
   86504:	990c      	ldr	r1, [sp, #48]	; 0x30
   86506:	980a      	ldr	r0, [sp, #40]	; 0x28
   86508:	aa28      	add	r2, sp, #160	; 0xa0
   8650a:	f004 fcbf 	bl	8ae8c <__ssprint_r>
   8650e:	2800      	cmp	r0, #0
   86510:	f47f a9c1 	bne.w	85896 <_svfprintf_r+0x2c6>
   86514:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
   86516:	f10d 08ac 	add.w	r8, sp, #172	; 0xac
   8651a:	e418      	b.n	85d4e <_svfprintf_r+0x77e>
   8651c:	2140      	movs	r1, #64	; 0x40
   8651e:	980a      	ldr	r0, [sp, #40]	; 0x28
   86520:	f003 fb00 	bl	89b24 <_malloc_r>
   86524:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   86526:	6018      	str	r0, [r3, #0]
   86528:	6118      	str	r0, [r3, #16]
   8652a:	2800      	cmp	r0, #0
   8652c:	f000 8597 	beq.w	8705e <_svfprintf_r+0x1a8e>
   86530:	2340      	movs	r3, #64	; 0x40
   86532:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   86534:	6153      	str	r3, [r2, #20]
   86536:	f7ff b862 	b.w	855fe <_svfprintf_r+0x2e>
   8653a:	2e10      	cmp	r6, #16
   8653c:	f340 8576 	ble.w	8702c <_svfprintf_r+0x1a5c>
   86540:	f8df 91c0 	ldr.w	r9, [pc, #448]	; 86704 <_svfprintf_r+0x1134>
   86544:	4642      	mov	r2, r8
   86546:	4648      	mov	r0, r9
   86548:	4621      	mov	r1, r4
   8654a:	46a8      	mov	r8, r5
   8654c:	46b9      	mov	r9, r7
   8654e:	f04f 0b10 	mov.w	fp, #16
   86552:	4607      	mov	r7, r0
   86554:	9b29      	ldr	r3, [sp, #164]	; 0xa4
   86556:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   86558:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   8655a:	e004      	b.n	86566 <_svfprintf_r+0xf96>
   8655c:	3208      	adds	r2, #8
   8655e:	3e10      	subs	r6, #16
   86560:	2e10      	cmp	r6, #16
   86562:	f340 8213 	ble.w	8698c <_svfprintf_r+0x13bc>
   86566:	3301      	adds	r3, #1
   86568:	3110      	adds	r1, #16
   8656a:	2b07      	cmp	r3, #7
   8656c:	e9c2 7b00 	strd	r7, fp, [r2]
   86570:	e9cd 3129 	strd	r3, r1, [sp, #164]	; 0xa4
   86574:	ddf2      	ble.n	8655c <_svfprintf_r+0xf8c>
   86576:	4629      	mov	r1, r5
   86578:	4620      	mov	r0, r4
   8657a:	aa28      	add	r2, sp, #160	; 0xa0
   8657c:	f004 fc86 	bl	8ae8c <__ssprint_r>
   86580:	2800      	cmp	r0, #0
   86582:	f47f a988 	bne.w	85896 <_svfprintf_r+0x2c6>
   86586:	e9dd 3129 	ldrd	r3, r1, [sp, #164]	; 0xa4
   8658a:	aa2b      	add	r2, sp, #172	; 0xac
   8658c:	e7e7      	b.n	8655e <_svfprintf_r+0xf8e>
   8658e:	4628      	mov	r0, r5
   86590:	f8cd 901c 	str.w	r9, [sp, #28]
   86594:	940e      	str	r4, [sp, #56]	; 0x38
   86596:	f7fe ffb9 	bl	8550c <strlen>
   8659a:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
   8659e:	f89d 2083 	ldrb.w	r2, [sp, #131]	; 0x83
   865a2:	900b      	str	r0, [sp, #44]	; 0x2c
   865a4:	f8cd 9034 	str.w	r9, [sp, #52]	; 0x34
   865a8:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
   865ac:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   865b0:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
   865b4:	9306      	str	r3, [sp, #24]
   865b6:	f7ff b913 	b.w	857e0 <_svfprintf_r+0x210>
   865ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
   865bc:	4642      	mov	r2, r8
   865be:	f8dd 804c 	ldr.w	r8, [sp, #76]	; 0x4c
   865c2:	18eb      	adds	r3, r5, r3
   865c4:	465e      	mov	r6, fp
   865c6:	9307      	str	r3, [sp, #28]
   865c8:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
   865cc:	9710      	str	r7, [sp, #64]	; 0x40
   865ce:	4621      	mov	r1, r4
   865d0:	9f19      	ldr	r7, [sp, #100]	; 0x64
   865d2:	f8dd 9070 	ldr.w	r9, [sp, #112]	; 0x70
   865d6:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
   865da:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
   865de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   865e0:	9513      	str	r5, [sp, #76]	; 0x4c
   865e2:	f1b8 0f00 	cmp.w	r8, #0
   865e6:	d02e      	beq.n	86646 <_svfprintf_r+0x1076>
   865e8:	bb83      	cbnz	r3, 8664c <_svfprintf_r+0x107c>
   865ea:	3f01      	subs	r7, #1
   865ec:	f108 38ff 	add.w	r8, r8, #4294967295
   865f0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   865f2:	4449      	add	r1, r9
   865f4:	e9c2 3900 	strd	r3, r9, [r2]
   865f8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
   865fa:	912a      	str	r1, [sp, #168]	; 0xa8
   865fc:	3301      	adds	r3, #1
   865fe:	2b07      	cmp	r3, #7
   86600:	9329      	str	r3, [sp, #164]	; 0xa4
   86602:	dc60      	bgt.n	866c6 <_svfprintf_r+0x10f6>
   86604:	3208      	adds	r2, #8
   86606:	9b07      	ldr	r3, [sp, #28]
   86608:	7838      	ldrb	r0, [r7, #0]
   8660a:	1b9b      	subs	r3, r3, r6
   8660c:	4283      	cmp	r3, r0
   8660e:	bfa8      	it	ge
   86610:	4603      	movge	r3, r0
   86612:	2b00      	cmp	r3, #0
   86614:	461c      	mov	r4, r3
   86616:	dd0b      	ble.n	86630 <_svfprintf_r+0x1060>
   86618:	9829      	ldr	r0, [sp, #164]	; 0xa4
   8661a:	4419      	add	r1, r3
   8661c:	3001      	adds	r0, #1
   8661e:	2807      	cmp	r0, #7
   86620:	e9c2 6300 	strd	r6, r3, [r2]
   86624:	912a      	str	r1, [sp, #168]	; 0xa8
   86626:	9029      	str	r0, [sp, #164]	; 0xa4
   86628:	f300 8114 	bgt.w	86854 <_svfprintf_r+0x1284>
   8662c:	7838      	ldrb	r0, [r7, #0]
   8662e:	3208      	adds	r2, #8
   86630:	2c00      	cmp	r4, #0
   86632:	bfb4      	ite	lt
   86634:	4605      	movlt	r5, r0
   86636:	1b05      	subge	r5, r0, r4
   86638:	2d00      	cmp	r5, #0
   8663a:	dc0b      	bgt.n	86654 <_svfprintf_r+0x1084>
   8663c:	4406      	add	r6, r0
   8663e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   86640:	f1b8 0f00 	cmp.w	r8, #0
   86644:	d1d0      	bne.n	865e8 <_svfprintf_r+0x1018>
   86646:	2b00      	cmp	r3, #0
   86648:	f000 8226 	beq.w	86a98 <_svfprintf_r+0x14c8>
   8664c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   8664e:	3b01      	subs	r3, #1
   86650:	930f      	str	r3, [sp, #60]	; 0x3c
   86652:	e7cd      	b.n	865f0 <_svfprintf_r+0x1020>
   86654:	2d10      	cmp	r5, #16
   86656:	f340 849d 	ble.w	86f94 <_svfprintf_r+0x19c4>
   8665a:	2410      	movs	r4, #16
   8665c:	9829      	ldr	r0, [sp, #164]	; 0xa4
   8665e:	e004      	b.n	8666a <_svfprintf_r+0x109a>
   86660:	3d10      	subs	r5, #16
   86662:	2d10      	cmp	r5, #16
   86664:	f102 0208 	add.w	r2, r2, #8
   86668:	dd16      	ble.n	86698 <_svfprintf_r+0x10c8>
   8666a:	3001      	adds	r0, #1
   8666c:	4b25      	ldr	r3, [pc, #148]	; (86704 <_svfprintf_r+0x1134>)
   8666e:	3110      	adds	r1, #16
   86670:	2807      	cmp	r0, #7
   86672:	e9c2 3400 	strd	r3, r4, [r2]
   86676:	e9cd 0129 	strd	r0, r1, [sp, #164]	; 0xa4
   8667a:	ddf1      	ble.n	86660 <_svfprintf_r+0x1090>
   8667c:	4659      	mov	r1, fp
   8667e:	4650      	mov	r0, sl
   86680:	aa28      	add	r2, sp, #160	; 0xa0
   86682:	f004 fc03 	bl	8ae8c <__ssprint_r>
   86686:	2800      	cmp	r0, #0
   86688:	f47f a905 	bne.w	85896 <_svfprintf_r+0x2c6>
   8668c:	e9dd 0129 	ldrd	r0, r1, [sp, #164]	; 0xa4
   86690:	3d10      	subs	r5, #16
   86692:	2d10      	cmp	r5, #16
   86694:	aa2b      	add	r2, sp, #172	; 0xac
   86696:	dce8      	bgt.n	8666a <_svfprintf_r+0x109a>
   86698:	3001      	adds	r0, #1
   8669a:	4b1a      	ldr	r3, [pc, #104]	; (86704 <_svfprintf_r+0x1134>)
   8669c:	4429      	add	r1, r5
   8669e:	2807      	cmp	r0, #7
   866a0:	e9cd 0129 	strd	r0, r1, [sp, #164]	; 0xa4
   866a4:	6055      	str	r5, [r2, #4]
   866a6:	6013      	str	r3, [r2, #0]
   866a8:	f300 8241 	bgt.w	86b2e <_svfprintf_r+0x155e>
   866ac:	7838      	ldrb	r0, [r7, #0]
   866ae:	3208      	adds	r2, #8
   866b0:	4406      	add	r6, r0
   866b2:	e7c4      	b.n	8663e <_svfprintf_r+0x106e>
   866b4:	f017 0310 	ands.w	r3, r7, #16
   866b8:	f000 80a0 	beq.w	867fc <_svfprintf_r+0x122c>
   866bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   866be:	f853 4b04 	ldr.w	r4, [r3], #4
   866c2:	930e      	str	r3, [sp, #56]	; 0x38
   866c4:	e70a      	b.n	864dc <_svfprintf_r+0xf0c>
   866c6:	4659      	mov	r1, fp
   866c8:	4650      	mov	r0, sl
   866ca:	aa28      	add	r2, sp, #160	; 0xa0
   866cc:	f004 fbde 	bl	8ae8c <__ssprint_r>
   866d0:	2800      	cmp	r0, #0
   866d2:	f47f a8e0 	bne.w	85896 <_svfprintf_r+0x2c6>
   866d6:	992a      	ldr	r1, [sp, #168]	; 0xa8
   866d8:	aa2b      	add	r2, sp, #172	; 0xac
   866da:	e794      	b.n	86606 <_svfprintf_r+0x1036>
   866dc:	2300      	movs	r3, #0
   866de:	f40b 6280 	and.w	r2, fp, #1024	; 0x400
   866e2:	9606      	str	r6, [sp, #24]
   866e4:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
   866e8:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
   866ec:	4692      	mov	sl, r2
   866ee:	461e      	mov	r6, r3
   866f0:	f8dd 8064 	ldr.w	r8, [sp, #100]	; 0x64
   866f4:	af54      	add	r7, sp, #336	; 0x150
   866f6:	e014      	b.n	86722 <_svfprintf_r+0x1152>
   866f8:	66666667 	.word	0x66666667
   866fc:	0008c1dc 	.word	0x0008c1dc
   86700:	0008c1f0 	.word	0x0008c1f0
   86704:	0008c220 	.word	0x0008c220
   86708:	2300      	movs	r3, #0
   8670a:	4620      	mov	r0, r4
   8670c:	4649      	mov	r1, r9
   8670e:	220a      	movs	r2, #10
   86710:	f005 fb3a 	bl	8bd88 <__aeabi_uldivmod>
   86714:	2c0a      	cmp	r4, #10
   86716:	f179 0300 	sbcs.w	r3, r9, #0
   8671a:	d31b      	bcc.n	86754 <_svfprintf_r+0x1184>
   8671c:	4604      	mov	r4, r0
   8671e:	4689      	mov	r9, r1
   86720:	462f      	mov	r7, r5
   86722:	4620      	mov	r0, r4
   86724:	220a      	movs	r2, #10
   86726:	2300      	movs	r3, #0
   86728:	4649      	mov	r1, r9
   8672a:	f005 fb2d 	bl	8bd88 <__aeabi_uldivmod>
   8672e:	3230      	adds	r2, #48	; 0x30
   86730:	1e7d      	subs	r5, r7, #1
   86732:	3601      	adds	r6, #1
   86734:	f807 2c01 	strb.w	r2, [r7, #-1]
   86738:	f1ba 0f00 	cmp.w	sl, #0
   8673c:	d0e4      	beq.n	86708 <_svfprintf_r+0x1138>
   8673e:	f898 3000 	ldrb.w	r3, [r8]
   86742:	429e      	cmp	r6, r3
   86744:	d1e0      	bne.n	86708 <_svfprintf_r+0x1138>
   86746:	2eff      	cmp	r6, #255	; 0xff
   86748:	d0de      	beq.n	86708 <_svfprintf_r+0x1138>
   8674a:	2c0a      	cmp	r4, #10
   8674c:	f179 0300 	sbcs.w	r3, r9, #0
   86750:	f080 8130 	bcs.w	869b4 <_svfprintf_r+0x13e4>
   86754:	ab54      	add	r3, sp, #336	; 0x150
   86756:	1b5b      	subs	r3, r3, r5
   86758:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
   8675c:	f8cd 8064 	str.w	r8, [sp, #100]	; 0x64
   86760:	9612      	str	r6, [sp, #72]	; 0x48
   86762:	465f      	mov	r7, fp
   86764:	9e06      	ldr	r6, [sp, #24]
   86766:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
   8676a:	930b      	str	r3, [sp, #44]	; 0x2c
   8676c:	f7ff b82b 	b.w	857c6 <_svfprintf_r+0x1f6>
   86770:	990c      	ldr	r1, [sp, #48]	; 0x30
   86772:	980a      	ldr	r0, [sp, #40]	; 0x28
   86774:	aa28      	add	r2, sp, #160	; 0xa0
   86776:	931d      	str	r3, [sp, #116]	; 0x74
   86778:	f004 fb88 	bl	8ae8c <__ssprint_r>
   8677c:	2800      	cmp	r0, #0
   8677e:	f47f a88a 	bne.w	85896 <_svfprintf_r+0x2c6>
   86782:	f89d 2083 	ldrb.w	r2, [sp, #131]	; 0x83
   86786:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
   86788:	9b1d      	ldr	r3, [sp, #116]	; 0x74
   8678a:	f10d 08ac 	add.w	r8, sp, #172	; 0xac
   8678e:	f7ff b8b8 	b.w	85902 <_svfprintf_r+0x332>
   86792:	2301      	movs	r3, #1
   86794:	f8c8 3004 	str.w	r3, [r8, #4]
   86798:	9b29      	ldr	r3, [sp, #164]	; 0xa4
   8679a:	4abc      	ldr	r2, [pc, #752]	; (86a8c <_svfprintf_r+0x14bc>)
   8679c:	3301      	adds	r3, #1
   8679e:	3401      	adds	r4, #1
   867a0:	2b07      	cmp	r3, #7
   867a2:	942a      	str	r4, [sp, #168]	; 0xa8
   867a4:	9329      	str	r3, [sp, #164]	; 0xa4
   867a6:	f8c8 2000 	str.w	r2, [r8]
   867aa:	f300 8117 	bgt.w	869dc <_svfprintf_r+0x140c>
   867ae:	f108 0808 	add.w	r8, r8, #8
   867b2:	2900      	cmp	r1, #0
   867b4:	f040 8086 	bne.w	868c4 <_svfprintf_r+0x12f4>
   867b8:	9a12      	ldr	r2, [sp, #72]	; 0x48
   867ba:	f007 0301 	and.w	r3, r7, #1
   867be:	4313      	orrs	r3, r2
   867c0:	f43f a8e0 	beq.w	85984 <_svfprintf_r+0x3b4>
   867c4:	9b16      	ldr	r3, [sp, #88]	; 0x58
   867c6:	9917      	ldr	r1, [sp, #92]	; 0x5c
   867c8:	191a      	adds	r2, r3, r4
   867ca:	e9c8 1300 	strd	r1, r3, [r8]
   867ce:	9b29      	ldr	r3, [sp, #164]	; 0xa4
   867d0:	922a      	str	r2, [sp, #168]	; 0xa8
   867d2:	3301      	adds	r3, #1
   867d4:	2b07      	cmp	r3, #7
   867d6:	9329      	str	r3, [sp, #164]	; 0xa4
   867d8:	f300 8137 	bgt.w	86a4a <_svfprintf_r+0x147a>
   867dc:	f108 0808 	add.w	r8, r8, #8
   867e0:	9912      	ldr	r1, [sp, #72]	; 0x48
   867e2:	3301      	adds	r3, #1
   867e4:	188c      	adds	r4, r1, r2
   867e6:	2b07      	cmp	r3, #7
   867e8:	e9cd 3429 	strd	r3, r4, [sp, #164]	; 0xa4
   867ec:	f8c8 5000 	str.w	r5, [r8]
   867f0:	f8c8 1004 	str.w	r1, [r8, #4]
   867f4:	f77f a8c4 	ble.w	85980 <_svfprintf_r+0x3b0>
   867f8:	f7ff bbac 	b.w	85f54 <_svfprintf_r+0x984>
   867fc:	f017 0240 	ands.w	r2, r7, #64	; 0x40
   86800:	f000 80a5 	beq.w	8694e <_svfprintf_r+0x137e>
   86804:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   86806:	4699      	mov	r9, r3
   86808:	f852 4b04 	ldr.w	r4, [r2], #4
   8680c:	920e      	str	r2, [sp, #56]	; 0x38
   8680e:	b2a4      	uxth	r4, r4
   86810:	e664      	b.n	864dc <_svfprintf_r+0xf0c>
   86812:	46bb      	mov	fp, r7
   86814:	f7fe bfca 	b.w	857ac <_svfprintf_r+0x1dc>
   86818:	990c      	ldr	r1, [sp, #48]	; 0x30
   8681a:	980a      	ldr	r0, [sp, #40]	; 0x28
   8681c:	aa28      	add	r2, sp, #160	; 0xa0
   8681e:	f004 fb35 	bl	8ae8c <__ssprint_r>
   86822:	2800      	cmp	r0, #0
   86824:	f47f a837 	bne.w	85896 <_svfprintf_r+0x2c6>
   86828:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
   8682a:	f10d 08ac 	add.w	r8, sp, #172	; 0xac
   8682e:	f7ff ba7b 	b.w	85d28 <_svfprintf_r+0x758>
   86832:	4614      	mov	r4, r2
   86834:	463a      	mov	r2, r7
   86836:	464f      	mov	r7, r9
   86838:	4691      	mov	r9, r2
   8683a:	3301      	adds	r3, #1
   8683c:	442c      	add	r4, r5
   8683e:	2b07      	cmp	r3, #7
   86840:	f8c8 9000 	str.w	r9, [r8]
   86844:	f8c8 5004 	str.w	r5, [r8, #4]
   86848:	e9cd 3429 	strd	r3, r4, [sp, #164]	; 0xa4
   8684c:	f77f a898 	ble.w	85980 <_svfprintf_r+0x3b0>
   86850:	f7ff bb80 	b.w	85f54 <_svfprintf_r+0x984>
   86854:	4659      	mov	r1, fp
   86856:	4650      	mov	r0, sl
   86858:	aa28      	add	r2, sp, #160	; 0xa0
   8685a:	f004 fb17 	bl	8ae8c <__ssprint_r>
   8685e:	2800      	cmp	r0, #0
   86860:	f47f a819 	bne.w	85896 <_svfprintf_r+0x2c6>
   86864:	7838      	ldrb	r0, [r7, #0]
   86866:	992a      	ldr	r1, [sp, #168]	; 0xa8
   86868:	aa2b      	add	r2, sp, #172	; 0xac
   8686a:	e6e1      	b.n	86630 <_svfprintf_r+0x1060>
   8686c:	990c      	ldr	r1, [sp, #48]	; 0x30
   8686e:	980a      	ldr	r0, [sp, #40]	; 0x28
   86870:	aa28      	add	r2, sp, #160	; 0xa0
   86872:	f004 fb0b 	bl	8ae8c <__ssprint_r>
   86876:	2800      	cmp	r0, #0
   86878:	f47f a80d 	bne.w	85896 <_svfprintf_r+0x2c6>
   8687c:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
   8687e:	f10d 08ac 	add.w	r8, sp, #172	; 0xac
   86882:	f7ff b865 	b.w	85950 <_svfprintf_r+0x380>
   86886:	2b01      	cmp	r3, #1
   86888:	46bb      	mov	fp, r7
   8688a:	f47f a9f5 	bne.w	85c78 <_svfprintf_r+0x6a8>
   8688e:	f7fe bf92 	b.w	857b6 <_svfprintf_r+0x1e6>
   86892:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   86894:	9908      	ldr	r1, [sp, #32]
   86896:	f853 2b04 	ldr.w	r2, [r3], #4
   8689a:	4655      	mov	r5, sl
   8689c:	6011      	str	r1, [r2, #0]
   8689e:	930e      	str	r3, [sp, #56]	; 0x38
   868a0:	f7ff b88e 	b.w	859c0 <_svfprintf_r+0x3f0>
   868a4:	2b06      	cmp	r3, #6
   868a6:	4629      	mov	r1, r5
   868a8:	bf28      	it	cs
   868aa:	2306      	movcs	r3, #6
   868ac:	462a      	mov	r2, r5
   868ae:	9507      	str	r5, [sp, #28]
   868b0:	950d      	str	r5, [sp, #52]	; 0x34
   868b2:	9306      	str	r3, [sp, #24]
   868b4:	4d76      	ldr	r5, [pc, #472]	; (86a90 <_svfprintf_r+0x14c0>)
   868b6:	940e      	str	r4, [sp, #56]	; 0x38
   868b8:	930b      	str	r3, [sp, #44]	; 0x2c
   868ba:	910f      	str	r1, [sp, #60]	; 0x3c
   868bc:	9113      	str	r1, [sp, #76]	; 0x4c
   868be:	9110      	str	r1, [sp, #64]	; 0x40
   868c0:	f7fe bf8e 	b.w	857e0 <_svfprintf_r+0x210>
   868c4:	9b16      	ldr	r3, [sp, #88]	; 0x58
   868c6:	9817      	ldr	r0, [sp, #92]	; 0x5c
   868c8:	191a      	adds	r2, r3, r4
   868ca:	e9c8 0300 	strd	r0, r3, [r8]
   868ce:	9b29      	ldr	r3, [sp, #164]	; 0xa4
   868d0:	922a      	str	r2, [sp, #168]	; 0xa8
   868d2:	3301      	adds	r3, #1
   868d4:	2b07      	cmp	r3, #7
   868d6:	9329      	str	r3, [sp, #164]	; 0xa4
   868d8:	f300 80b7 	bgt.w	86a4a <_svfprintf_r+0x147a>
   868dc:	f108 0808 	add.w	r8, r8, #8
   868e0:	2900      	cmp	r1, #0
   868e2:	f6bf af7d 	bge.w	867e0 <_svfprintf_r+0x1210>
   868e6:	424e      	negs	r6, r1
   868e8:	3110      	adds	r1, #16
   868ea:	f280 83a9 	bge.w	87040 <_svfprintf_r+0x1a70>
   868ee:	4641      	mov	r1, r8
   868f0:	2410      	movs	r4, #16
   868f2:	46a8      	mov	r8, r5
   868f4:	f8df 919c 	ldr.w	r9, [pc, #412]	; 86a94 <_svfprintf_r+0x14c4>
   868f8:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   868fc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   868fe:	e004      	b.n	8690a <_svfprintf_r+0x133a>
   86900:	3108      	adds	r1, #8
   86902:	3e10      	subs	r6, #16
   86904:	2e10      	cmp	r6, #16
   86906:	f340 82a7 	ble.w	86e58 <_svfprintf_r+0x1888>
   8690a:	3301      	adds	r3, #1
   8690c:	3210      	adds	r2, #16
   8690e:	2b07      	cmp	r3, #7
   86910:	e9c1 9400 	strd	r9, r4, [r1]
   86914:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
   86918:	ddf2      	ble.n	86900 <_svfprintf_r+0x1330>
   8691a:	4629      	mov	r1, r5
   8691c:	4658      	mov	r0, fp
   8691e:	aa28      	add	r2, sp, #160	; 0xa0
   86920:	f004 fab4 	bl	8ae8c <__ssprint_r>
   86924:	2800      	cmp	r0, #0
   86926:	f47e afb6 	bne.w	85896 <_svfprintf_r+0x2c6>
   8692a:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
   8692e:	a92b      	add	r1, sp, #172	; 0xac
   86930:	e7e7      	b.n	86902 <_svfprintf_r+0x1332>
   86932:	4614      	mov	r4, r2
   86934:	9f07      	ldr	r7, [sp, #28]
   86936:	3601      	adds	r6, #1
   86938:	442c      	add	r4, r5
   8693a:	2e07      	cmp	r6, #7
   8693c:	e9cd 6429 	strd	r6, r4, [sp, #164]	; 0xa4
   86940:	f8c8 9000 	str.w	r9, [r8]
   86944:	f8c8 5004 	str.w	r5, [r8, #4]
   86948:	f77f aaf5 	ble.w	85f36 <_svfprintf_r+0x966>
   8694c:	e44e      	b.n	861ec <_svfprintf_r+0xc1c>
   8694e:	f417 7900 	ands.w	r9, r7, #512	; 0x200
   86952:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   86954:	d066      	beq.n	86a24 <_svfprintf_r+0x1454>
   86956:	f853 4b04 	ldr.w	r4, [r3], #4
   8695a:	4691      	mov	r9, r2
   8695c:	930e      	str	r3, [sp, #56]	; 0x38
   8695e:	b2e4      	uxtb	r4, r4
   86960:	e5bc      	b.n	864dc <_svfprintf_r+0xf0c>
   86962:	f417 7900 	ands.w	r9, r7, #512	; 0x200
   86966:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   86968:	d057      	beq.n	86a1a <_svfprintf_r+0x144a>
   8696a:	f853 4b04 	ldr.w	r4, [r3], #4
   8696e:	4691      	mov	r9, r2
   86970:	930e      	str	r3, [sp, #56]	; 0x38
   86972:	b2e4      	uxtb	r4, r4
   86974:	f7fe bf49 	b.w	8580a <_svfprintf_r+0x23a>
   86978:	9a29      	ldr	r2, [sp, #164]	; 0xa4
   8697a:	f8df 9118 	ldr.w	r9, [pc, #280]	; 86a94 <_svfprintf_r+0x14c4>
   8697e:	f7ff ba95 	b.w	85eac <_svfprintf_r+0x8dc>
   86982:	222d      	movs	r2, #45	; 0x2d
   86984:	f88d 2083 	strb.w	r2, [sp, #131]	; 0x83
   86988:	f7ff b857 	b.w	85a3a <_svfprintf_r+0x46a>
   8698c:	4645      	mov	r5, r8
   8698e:	4690      	mov	r8, r2
   86990:	463a      	mov	r2, r7
   86992:	460c      	mov	r4, r1
   86994:	464f      	mov	r7, r9
   86996:	4691      	mov	r9, r2
   86998:	3301      	adds	r3, #1
   8699a:	4434      	add	r4, r6
   8699c:	2b07      	cmp	r3, #7
   8699e:	e9cd 3429 	strd	r3, r4, [sp, #164]	; 0xa4
   869a2:	f8c8 9000 	str.w	r9, [r8]
   869a6:	f8c8 6004 	str.w	r6, [r8, #4]
   869aa:	dc5c      	bgt.n	86a66 <_svfprintf_r+0x1496>
   869ac:	f108 0808 	add.w	r8, r8, #8
   869b0:	f7ff bb9e 	b.w	860f0 <_svfprintf_r+0xb20>
   869b4:	9b1c      	ldr	r3, [sp, #112]	; 0x70
   869b6:	991b      	ldr	r1, [sp, #108]	; 0x6c
   869b8:	1aed      	subs	r5, r5, r3
   869ba:	461a      	mov	r2, r3
   869bc:	4628      	mov	r0, r5
   869be:	f7fe fdd3 	bl	85568 <strncpy>
   869c2:	f898 3001 	ldrb.w	r3, [r8, #1]
   869c6:	b10b      	cbz	r3, 869cc <_svfprintf_r+0x13fc>
   869c8:	f108 0801 	add.w	r8, r8, #1
   869cc:	4620      	mov	r0, r4
   869ce:	4649      	mov	r1, r9
   869d0:	220a      	movs	r2, #10
   869d2:	2300      	movs	r3, #0
   869d4:	2600      	movs	r6, #0
   869d6:	f005 f9d7 	bl	8bd88 <__aeabi_uldivmod>
   869da:	e69f      	b.n	8671c <_svfprintf_r+0x114c>
   869dc:	990c      	ldr	r1, [sp, #48]	; 0x30
   869de:	980a      	ldr	r0, [sp, #40]	; 0x28
   869e0:	aa28      	add	r2, sp, #160	; 0xa0
   869e2:	f004 fa53 	bl	8ae8c <__ssprint_r>
   869e6:	2800      	cmp	r0, #0
   869e8:	f47e af55 	bne.w	85896 <_svfprintf_r+0x2c6>
   869ec:	9922      	ldr	r1, [sp, #136]	; 0x88
   869ee:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
   869f0:	f10d 08ac 	add.w	r8, sp, #172	; 0xac
   869f4:	e6dd      	b.n	867b2 <_svfprintf_r+0x11e2>
   869f6:	9a12      	ldr	r2, [sp, #72]	; 0x48
   869f8:	18ae      	adds	r6, r5, r2
   869fa:	eba6 060b 	sub.w	r6, r6, fp
   869fe:	1ad5      	subs	r5, r2, r3
   86a00:	42ae      	cmp	r6, r5
   86a02:	bfa8      	it	ge
   86a04:	462e      	movge	r6, r5
   86a06:	f7ff bba6 	b.w	86156 <_svfprintf_r+0xb86>
   86a0a:	f852 4b04 	ldr.w	r4, [r2], #4
   86a0e:	4689      	mov	r9, r1
   86a10:	2301      	movs	r3, #1
   86a12:	920e      	str	r2, [sp, #56]	; 0x38
   86a14:	b2e4      	uxtb	r4, r4
   86a16:	f7fe befb 	b.w	85810 <_svfprintf_r+0x240>
   86a1a:	f853 4b04 	ldr.w	r4, [r3], #4
   86a1e:	930e      	str	r3, [sp, #56]	; 0x38
   86a20:	f7fe bef3 	b.w	8580a <_svfprintf_r+0x23a>
   86a24:	f853 4b04 	ldr.w	r4, [r3], #4
   86a28:	930e      	str	r3, [sp, #56]	; 0x38
   86a2a:	e557      	b.n	864dc <_svfprintf_r+0xf0c>
   86a2c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   86a2e:	9908      	ldr	r1, [sp, #32]
   86a30:	f853 2b04 	ldr.w	r2, [r3], #4
   86a34:	4655      	mov	r5, sl
   86a36:	8011      	strh	r1, [r2, #0]
   86a38:	930e      	str	r3, [sp, #56]	; 0x38
   86a3a:	f7fe bfc1 	b.w	859c0 <_svfprintf_r+0x3f0>
   86a3e:	f344 19c0 	sbfx	r9, r4, #7, #1
   86a42:	464b      	mov	r3, r9
   86a44:	b264      	sxtb	r4, r4
   86a46:	f7fe bea4 	b.w	85792 <_svfprintf_r+0x1c2>
   86a4a:	990c      	ldr	r1, [sp, #48]	; 0x30
   86a4c:	980a      	ldr	r0, [sp, #40]	; 0x28
   86a4e:	aa28      	add	r2, sp, #160	; 0xa0
   86a50:	f004 fa1c 	bl	8ae8c <__ssprint_r>
   86a54:	2800      	cmp	r0, #0
   86a56:	f47e af1e 	bne.w	85896 <_svfprintf_r+0x2c6>
   86a5a:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
   86a5e:	9922      	ldr	r1, [sp, #136]	; 0x88
   86a60:	f10d 08ac 	add.w	r8, sp, #172	; 0xac
   86a64:	e73c      	b.n	868e0 <_svfprintf_r+0x1310>
   86a66:	990c      	ldr	r1, [sp, #48]	; 0x30
   86a68:	980a      	ldr	r0, [sp, #40]	; 0x28
   86a6a:	aa28      	add	r2, sp, #160	; 0xa0
   86a6c:	f004 fa0e 	bl	8ae8c <__ssprint_r>
   86a70:	2800      	cmp	r0, #0
   86a72:	f47e af10 	bne.w	85896 <_svfprintf_r+0x2c6>
   86a76:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
   86a78:	f10d 08ac 	add.w	r8, sp, #172	; 0xac
   86a7c:	f7ff bb38 	b.w	860f0 <_svfprintf_r+0xb20>
   86a80:	2306      	movs	r3, #6
   86a82:	9307      	str	r3, [sp, #28]
   86a84:	f026 0320 	bic.w	r3, r6, #32
   86a88:	9306      	str	r3, [sp, #24]
   86a8a:	e470      	b.n	8636e <_svfprintf_r+0xd9e>
   86a8c:	0008c20c 	.word	0x0008c20c
   86a90:	0008c204 	.word	0x0008c204
   86a94:	0008c220 	.word	0x0008c220
   86a98:	e9dd 3512 	ldrd	r3, r5, [sp, #72]	; 0x48
   86a9c:	18eb      	adds	r3, r5, r3
   86a9e:	429e      	cmp	r6, r3
   86aa0:	46b3      	mov	fp, r6
   86aa2:	9719      	str	r7, [sp, #100]	; 0x64
   86aa4:	4690      	mov	r8, r2
   86aa6:	460c      	mov	r4, r1
   86aa8:	bf28      	it	cs
   86aaa:	469b      	movcs	fp, r3
   86aac:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
   86ab0:	9f10      	ldr	r7, [sp, #64]	; 0x40
   86ab2:	f7ff bb23 	b.w	860fc <_svfprintf_r+0xb2c>
   86ab6:	9b22      	ldr	r3, [sp, #136]	; 0x88
   86ab8:	1cda      	adds	r2, r3, #3
   86aba:	9310      	str	r3, [sp, #64]	; 0x40
   86abc:	db02      	blt.n	86ac4 <_svfprintf_r+0x14f4>
   86abe:	9a07      	ldr	r2, [sp, #28]
   86ac0:	4293      	cmp	r3, r2
   86ac2:	dd04      	ble.n	86ace <_svfprintf_r+0x14fe>
   86ac4:	3e02      	subs	r6, #2
   86ac6:	f026 0320 	bic.w	r3, r6, #32
   86aca:	9306      	str	r3, [sp, #24]
   86acc:	e48b      	b.n	863e6 <_svfprintf_r+0xe16>
   86ace:	9b10      	ldr	r3, [sp, #64]	; 0x40
   86ad0:	9a12      	ldr	r2, [sp, #72]	; 0x48
   86ad2:	4293      	cmp	r3, r2
   86ad4:	f2c0 80c2 	blt.w	86c5c <_svfprintf_r+0x168c>
   86ad8:	f019 0f01 	tst.w	r9, #1
   86adc:	f000 821d 	beq.w	86f1a <_svfprintf_r+0x194a>
   86ae0:	9a16      	ldr	r2, [sp, #88]	; 0x58
   86ae2:	4413      	add	r3, r2
   86ae4:	930b      	str	r3, [sp, #44]	; 0x2c
   86ae6:	f419 6f80 	tst.w	r9, #1024	; 0x400
   86aea:	f000 8214 	beq.w	86f16 <_svfprintf_r+0x1946>
   86aee:	9b10      	ldr	r3, [sp, #64]	; 0x40
   86af0:	2667      	movs	r6, #103	; 0x67
   86af2:	2b00      	cmp	r3, #0
   86af4:	dc76      	bgt.n	86be4 <_svfprintf_r+0x1614>
   86af6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   86af8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   86afc:	9306      	str	r3, [sp, #24]
   86afe:	2300      	movs	r3, #0
   86b00:	930f      	str	r3, [sp, #60]	; 0x3c
   86b02:	9313      	str	r3, [sp, #76]	; 0x4c
   86b04:	e4cf      	b.n	864a6 <_svfprintf_r+0xed6>
   86b06:	222d      	movs	r2, #45	; 0x2d
   86b08:	2300      	movs	r3, #0
   86b0a:	f88d 2083 	strb.w	r2, [sp, #131]	; 0x83
   86b0e:	9307      	str	r3, [sp, #28]
   86b10:	f7fe be68 	b.w	857e4 <_svfprintf_r+0x214>
   86b14:	990c      	ldr	r1, [sp, #48]	; 0x30
   86b16:	980a      	ldr	r0, [sp, #40]	; 0x28
   86b18:	aa28      	add	r2, sp, #160	; 0xa0
   86b1a:	f004 f9b7 	bl	8ae8c <__ssprint_r>
   86b1e:	2800      	cmp	r0, #0
   86b20:	f47e aeb9 	bne.w	85896 <_svfprintf_r+0x2c6>
   86b24:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
   86b26:	f10d 08ac 	add.w	r8, sp, #172	; 0xac
   86b2a:	f7ff bad8 	b.w	860de <_svfprintf_r+0xb0e>
   86b2e:	4659      	mov	r1, fp
   86b30:	4650      	mov	r0, sl
   86b32:	aa28      	add	r2, sp, #160	; 0xa0
   86b34:	f004 f9aa 	bl	8ae8c <__ssprint_r>
   86b38:	2800      	cmp	r0, #0
   86b3a:	f47e aeac 	bne.w	85896 <_svfprintf_r+0x2c6>
   86b3e:	7838      	ldrb	r0, [r7, #0]
   86b40:	992a      	ldr	r1, [sp, #168]	; 0xa8
   86b42:	aa2b      	add	r2, sp, #172	; 0xac
   86b44:	4406      	add	r6, r0
   86b46:	e57a      	b.n	8663e <_svfprintf_r+0x106e>
   86b48:	990c      	ldr	r1, [sp, #48]	; 0x30
   86b4a:	980a      	ldr	r0, [sp, #40]	; 0x28
   86b4c:	aa28      	add	r2, sp, #160	; 0xa0
   86b4e:	f004 f99d 	bl	8ae8c <__ssprint_r>
   86b52:	2800      	cmp	r0, #0
   86b54:	f47e ae9f 	bne.w	85896 <_svfprintf_r+0x2c6>
   86b58:	9b22      	ldr	r3, [sp, #136]	; 0x88
   86b5a:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
   86b5c:	f10d 08ac 	add.w	r8, sp, #172	; 0xac
   86b60:	f7ff bae1 	b.w	86126 <_svfprintf_r+0xb56>
   86b64:	9907      	ldr	r1, [sp, #28]
   86b66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   86b68:	9101      	str	r1, [sp, #4]
   86b6a:	2103      	movs	r1, #3
   86b6c:	9100      	str	r1, [sp, #0]
   86b6e:	a926      	add	r1, sp, #152	; 0x98
   86b70:	9104      	str	r1, [sp, #16]
   86b72:	a923      	add	r1, sp, #140	; 0x8c
   86b74:	9103      	str	r1, [sp, #12]
   86b76:	a922      	add	r1, sp, #136	; 0x88
   86b78:	465a      	mov	r2, fp
   86b7a:	980a      	ldr	r0, [sp, #40]	; 0x28
   86b7c:	9102      	str	r1, [sp, #8]
   86b7e:	f001 fad3 	bl	88128 <_dtoa_r>
   86b82:	7803      	ldrb	r3, [r0, #0]
   86b84:	4605      	mov	r5, r0
   86b86:	2b30      	cmp	r3, #48	; 0x30
   86b88:	f000 8216 	beq.w	86fb8 <_svfprintf_r+0x19e8>
   86b8c:	9b22      	ldr	r3, [sp, #136]	; 0x88
   86b8e:	9a07      	ldr	r2, [sp, #28]
   86b90:	46b9      	mov	r9, r7
   86b92:	4413      	add	r3, r2
   86b94:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
   86b96:	18ec      	adds	r4, r5, r3
   86b98:	4658      	mov	r0, fp
   86b9a:	2200      	movs	r2, #0
   86b9c:	2300      	movs	r3, #0
   86b9e:	990b      	ldr	r1, [sp, #44]	; 0x2c
   86ba0:	f005 f882 	bl	8bca8 <__aeabi_dcmpeq>
   86ba4:	b108      	cbz	r0, 86baa <_svfprintf_r+0x15da>
   86ba6:	4623      	mov	r3, r4
   86ba8:	e411      	b.n	863ce <_svfprintf_r+0xdfe>
   86baa:	9b26      	ldr	r3, [sp, #152]	; 0x98
   86bac:	42a3      	cmp	r3, r4
   86bae:	f4bf ac0e 	bcs.w	863ce <_svfprintf_r+0xdfe>
   86bb2:	2130      	movs	r1, #48	; 0x30
   86bb4:	1c5a      	adds	r2, r3, #1
   86bb6:	9226      	str	r2, [sp, #152]	; 0x98
   86bb8:	7019      	strb	r1, [r3, #0]
   86bba:	9b26      	ldr	r3, [sp, #152]	; 0x98
   86bbc:	429c      	cmp	r4, r3
   86bbe:	d8f9      	bhi.n	86bb4 <_svfprintf_r+0x15e4>
   86bc0:	e405      	b.n	863ce <_svfprintf_r+0xdfe>
   86bc2:	9a22      	ldr	r2, [sp, #136]	; 0x88
   86bc4:	2a00      	cmp	r2, #0
   86bc6:	9210      	str	r2, [sp, #64]	; 0x40
   86bc8:	f340 820e 	ble.w	86fe8 <_svfprintf_r+0x1a18>
   86bcc:	9907      	ldr	r1, [sp, #28]
   86bce:	f009 0301 	and.w	r3, r9, #1
   86bd2:	430b      	orrs	r3, r1
   86bd4:	f040 817e 	bne.w	86ed4 <_svfprintf_r+0x1904>
   86bd8:	2666      	movs	r6, #102	; 0x66
   86bda:	9b10      	ldr	r3, [sp, #64]	; 0x40
   86bdc:	930b      	str	r3, [sp, #44]	; 0x2c
   86bde:	f419 6f80 	tst.w	r9, #1024	; 0x400
   86be2:	d088      	beq.n	86af6 <_svfprintf_r+0x1526>
   86be4:	9919      	ldr	r1, [sp, #100]	; 0x64
   86be6:	780b      	ldrb	r3, [r1, #0]
   86be8:	2bff      	cmp	r3, #255	; 0xff
   86bea:	f000 8225 	beq.w	87038 <_svfprintf_r+0x1a68>
   86bee:	2400      	movs	r4, #0
   86bf0:	9a10      	ldr	r2, [sp, #64]	; 0x40
   86bf2:	4620      	mov	r0, r4
   86bf4:	e004      	b.n	86c00 <_svfprintf_r+0x1630>
   86bf6:	3001      	adds	r0, #1
   86bf8:	3101      	adds	r1, #1
   86bfa:	2bff      	cmp	r3, #255	; 0xff
   86bfc:	f000 8159 	beq.w	86eb2 <_svfprintf_r+0x18e2>
   86c00:	4293      	cmp	r3, r2
   86c02:	f280 8156 	bge.w	86eb2 <_svfprintf_r+0x18e2>
   86c06:	1ad2      	subs	r2, r2, r3
   86c08:	784b      	ldrb	r3, [r1, #1]
   86c0a:	2b00      	cmp	r3, #0
   86c0c:	d1f3      	bne.n	86bf6 <_svfprintf_r+0x1626>
   86c0e:	780b      	ldrb	r3, [r1, #0]
   86c10:	3401      	adds	r4, #1
   86c12:	e7f2      	b.n	86bfa <_svfprintf_r+0x162a>
   86c14:	e9dd 2129 	ldrd	r2, r1, [sp, #164]	; 0xa4
   86c18:	f7ff b9da 	b.w	85fd0 <_svfprintf_r+0xa00>
   86c1c:	9b07      	ldr	r3, [sp, #28]
   86c1e:	f89d 2083 	ldrb.w	r2, [sp, #131]	; 0x83
   86c22:	940e      	str	r4, [sp, #56]	; 0x38
   86c24:	9306      	str	r3, [sp, #24]
   86c26:	930b      	str	r3, [sp, #44]	; 0x2c
   86c28:	9007      	str	r0, [sp, #28]
   86c2a:	900f      	str	r0, [sp, #60]	; 0x3c
   86c2c:	9013      	str	r0, [sp, #76]	; 0x4c
   86c2e:	9010      	str	r0, [sp, #64]	; 0x40
   86c30:	f7fe bdd6 	b.w	857e0 <_svfprintf_r+0x210>
   86c34:	990c      	ldr	r1, [sp, #48]	; 0x30
   86c36:	980a      	ldr	r0, [sp, #40]	; 0x28
   86c38:	aa28      	add	r2, sp, #160	; 0xa0
   86c3a:	f004 f927 	bl	8ae8c <__ssprint_r>
   86c3e:	2800      	cmp	r0, #0
   86c40:	f47e ae29 	bne.w	85896 <_svfprintf_r+0x2c6>
   86c44:	9d22      	ldr	r5, [sp, #136]	; 0x88
   86c46:	9b12      	ldr	r3, [sp, #72]	; 0x48
   86c48:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
   86c4a:	f10d 08ac 	add.w	r8, sp, #172	; 0xac
   86c4e:	1b5d      	subs	r5, r3, r5
   86c50:	f7ff ba81 	b.w	86156 <_svfprintf_r+0xb86>
   86c54:	2300      	movs	r3, #0
   86c56:	9307      	str	r3, [sp, #28]
   86c58:	f7fe bd0b 	b.w	85672 <_svfprintf_r+0xa2>
   86c5c:	9b12      	ldr	r3, [sp, #72]	; 0x48
   86c5e:	9a16      	ldr	r2, [sp, #88]	; 0x58
   86c60:	189a      	adds	r2, r3, r2
   86c62:	9b10      	ldr	r3, [sp, #64]	; 0x40
   86c64:	920b      	str	r2, [sp, #44]	; 0x2c
   86c66:	2b00      	cmp	r3, #0
   86c68:	f340 8185 	ble.w	86f76 <_svfprintf_r+0x19a6>
   86c6c:	2667      	movs	r6, #103	; 0x67
   86c6e:	e7b6      	b.n	86bde <_svfprintf_r+0x160e>
   86c70:	2330      	movs	r3, #48	; 0x30
   86c72:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
   86c76:	2358      	movs	r3, #88	; 0x58
   86c78:	f88d 3085 	strb.w	r3, [sp, #133]	; 0x85
   86c7c:	9b07      	ldr	r3, [sp, #28]
   86c7e:	f047 0402 	orr.w	r4, r7, #2
   86c82:	2b63      	cmp	r3, #99	; 0x63
   86c84:	f300 80c4 	bgt.w	86e10 <_svfprintf_r+0x1840>
   86c88:	2300      	movs	r3, #0
   86c8a:	ad3b      	add	r5, sp, #236	; 0xec
   86c8c:	930d      	str	r3, [sp, #52]	; 0x34
   86c8e:	f447 7381 	orr.w	r3, r7, #258	; 0x102
   86c92:	930f      	str	r3, [sp, #60]	; 0x3c
   86c94:	e9dd 1214 	ldrd	r1, r2, [sp, #80]	; 0x50
   86c98:	4613      	mov	r3, r2
   86c9a:	2b00      	cmp	r3, #0
   86c9c:	4627      	mov	r7, r4
   86c9e:	f2c0 8084 	blt.w	86daa <_svfprintf_r+0x17da>
   86ca2:	930b      	str	r3, [sp, #44]	; 0x2c
   86ca4:	2300      	movs	r3, #0
   86ca6:	468b      	mov	fp, r1
   86ca8:	931d      	str	r3, [sp, #116]	; 0x74
   86caa:	f026 0320 	bic.w	r3, r6, #32
   86cae:	9306      	str	r3, [sp, #24]
   86cb0:	2e61      	cmp	r6, #97	; 0x61
   86cb2:	f000 8118 	beq.w	86ee6 <_svfprintf_r+0x1916>
   86cb6:	2e41      	cmp	r6, #65	; 0x41
   86cb8:	f47f ab67 	bne.w	8638a <_svfprintf_r+0xdba>
   86cbc:	aa22      	add	r2, sp, #136	; 0x88
   86cbe:	4658      	mov	r0, fp
   86cc0:	990b      	ldr	r1, [sp, #44]	; 0x2c
   86cc2:	f004 f853 	bl	8ad6c <frexp>
   86cc6:	2200      	movs	r2, #0
   86cc8:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
   86ccc:	f004 fd84 	bl	8b7d8 <__aeabi_dmul>
   86cd0:	4602      	mov	r2, r0
   86cd2:	460b      	mov	r3, r1
   86cd4:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
   86cd8:	2200      	movs	r2, #0
   86cda:	2300      	movs	r3, #0
   86cdc:	f004 ffe4 	bl	8bca8 <__aeabi_dcmpeq>
   86ce0:	b108      	cbz	r0, 86ce6 <_svfprintf_r+0x1716>
   86ce2:	2301      	movs	r3, #1
   86ce4:	9322      	str	r3, [sp, #136]	; 0x88
   86ce6:	4bad      	ldr	r3, [pc, #692]	; (86f9c <_svfprintf_r+0x19cc>)
   86ce8:	930b      	str	r3, [sp, #44]	; 0x2c
   86cea:	9b07      	ldr	r3, [sp, #28]
   86cec:	e9cd a612 	strd	sl, r6, [sp, #72]	; 0x48
   86cf0:	e9cd 781e 	strd	r7, r8, [sp, #120]	; 0x78
   86cf4:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
   86cf8:	46ab      	mov	fp, r5
   86cfa:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
   86cfe:	f103 39ff 	add.w	r9, r3, #4294967295
   86d02:	9510      	str	r5, [sp, #64]	; 0x40
   86d04:	e006      	b.n	86d14 <_svfprintf_r+0x1744>
   86d06:	2200      	movs	r2, #0
   86d08:	2300      	movs	r3, #0
   86d0a:	f109 39ff 	add.w	r9, r9, #4294967295
   86d0e:	f004 ffcb 	bl	8bca8 <__aeabi_dcmpeq>
   86d12:	b9e8      	cbnz	r0, 86d50 <_svfprintf_r+0x1780>
   86d14:	2200      	movs	r2, #0
   86d16:	4ba2      	ldr	r3, [pc, #648]	; (86fa0 <_svfprintf_r+0x19d0>)
   86d18:	4630      	mov	r0, r6
   86d1a:	4639      	mov	r1, r7
   86d1c:	f004 fd5c 	bl	8b7d8 <__aeabi_dmul>
   86d20:	460f      	mov	r7, r1
   86d22:	4606      	mov	r6, r0
   86d24:	f005 f808 	bl	8bd38 <__aeabi_d2iz>
   86d28:	4604      	mov	r4, r0
   86d2a:	f004 fceb 	bl	8b704 <__aeabi_i2d>
   86d2e:	460b      	mov	r3, r1
   86d30:	4602      	mov	r2, r0
   86d32:	4639      	mov	r1, r7
   86d34:	4630      	mov	r0, r6
   86d36:	f004 fb97 	bl	8b468 <__aeabi_dsub>
   86d3a:	f81a 3004 	ldrb.w	r3, [sl, r4]
   86d3e:	f1b9 3fff 	cmp.w	r9, #4294967295
   86d42:	46d8      	mov	r8, fp
   86d44:	464d      	mov	r5, r9
   86d46:	4606      	mov	r6, r0
   86d48:	460f      	mov	r7, r1
   86d4a:	f80b 3b01 	strb.w	r3, [fp], #1
   86d4e:	d1da      	bne.n	86d06 <_svfprintf_r+0x1736>
   86d50:	4630      	mov	r0, r6
   86d52:	4639      	mov	r1, r7
   86d54:	2200      	movs	r2, #0
   86d56:	4b93      	ldr	r3, [pc, #588]	; (86fa4 <_svfprintf_r+0x19d4>)
   86d58:	46a9      	mov	r9, r5
   86d5a:	f8dd a048 	ldr.w	sl, [sp, #72]	; 0x48
   86d5e:	9d10      	ldr	r5, [sp, #64]	; 0x40
   86d60:	f8cd 8048 	str.w	r8, [sp, #72]	; 0x48
   86d64:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
   86d68:	f8dd 807c 	ldr.w	r8, [sp, #124]	; 0x7c
   86d6c:	9e13      	ldr	r6, [sp, #76]	; 0x4c
   86d6e:	9f1e      	ldr	r7, [sp, #120]	; 0x78
   86d70:	f004 ffc2 	bl	8bcf8 <__aeabi_dcmpgt>
   86d74:	bb80      	cbnz	r0, 86dd8 <_svfprintf_r+0x1808>
   86d76:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
   86d7a:	2200      	movs	r2, #0
   86d7c:	4b89      	ldr	r3, [pc, #548]	; (86fa4 <_svfprintf_r+0x19d4>)
   86d7e:	f004 ff93 	bl	8bca8 <__aeabi_dcmpeq>
   86d82:	b108      	cbz	r0, 86d88 <_svfprintf_r+0x17b8>
   86d84:	07e1      	lsls	r1, r4, #31
   86d86:	d427      	bmi.n	86dd8 <_svfprintf_r+0x1808>
   86d88:	464b      	mov	r3, r9
   86d8a:	2b00      	cmp	r3, #0
   86d8c:	db06      	blt.n	86d9c <_svfprintf_r+0x17cc>
   86d8e:	2230      	movs	r2, #48	; 0x30
   86d90:	3301      	adds	r3, #1
   86d92:	445b      	add	r3, fp
   86d94:	f80b 2b01 	strb.w	r2, [fp], #1
   86d98:	455b      	cmp	r3, fp
   86d9a:	d1fb      	bne.n	86d94 <_svfprintf_r+0x17c4>
   86d9c:	ebab 0305 	sub.w	r3, fp, r5
   86da0:	46b9      	mov	r9, r7
   86da2:	9312      	str	r3, [sp, #72]	; 0x48
   86da4:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
   86da6:	f7ff bb14 	b.w	863d2 <_svfprintf_r+0xe02>
   86daa:	f026 0320 	bic.w	r3, r6, #32
   86dae:	9306      	str	r3, [sp, #24]
   86db0:	222d      	movs	r2, #45	; 0x2d
   86db2:	e9dd 3414 	ldrd	r3, r4, [sp, #80]	; 0x50
   86db6:	469b      	mov	fp, r3
   86db8:	f104 4300 	add.w	r3, r4, #2147483648	; 0x80000000
   86dbc:	921d      	str	r2, [sp, #116]	; 0x74
   86dbe:	930b      	str	r3, [sp, #44]	; 0x2c
   86dc0:	e776      	b.n	86cb0 <_svfprintf_r+0x16e0>
   86dc2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
   86dc4:	f7ff b95c 	b.w	86080 <_svfprintf_r+0xab0>
   86dc8:	9b07      	ldr	r3, [sp, #28]
   86dca:	18ec      	adds	r4, r5, r3
   86dcc:	e6e4      	b.n	86b98 <_svfprintf_r+0x15c8>
   86dce:	9a29      	ldr	r2, [sp, #164]	; 0xa4
   86dd0:	f8df 91d4 	ldr.w	r9, [pc, #468]	; 86fa8 <_svfprintf_r+0x19d8>
   86dd4:	f7ff b827 	b.w	85e26 <_svfprintf_r+0x856>
   86dd8:	9b12      	ldr	r3, [sp, #72]	; 0x48
   86dda:	9326      	str	r3, [sp, #152]	; 0x98
   86ddc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   86dde:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
   86de2:	7bd9      	ldrb	r1, [r3, #15]
   86de4:	465b      	mov	r3, fp
   86de6:	428a      	cmp	r2, r1
   86de8:	d109      	bne.n	86dfe <_svfprintf_r+0x182e>
   86dea:	2030      	movs	r0, #48	; 0x30
   86dec:	f803 0c01 	strb.w	r0, [r3, #-1]
   86df0:	9b26      	ldr	r3, [sp, #152]	; 0x98
   86df2:	1e5a      	subs	r2, r3, #1
   86df4:	9226      	str	r2, [sp, #152]	; 0x98
   86df6:	f813 2c01 	ldrb.w	r2, [r3, #-1]
   86dfa:	4291      	cmp	r1, r2
   86dfc:	d0f6      	beq.n	86dec <_svfprintf_r+0x181c>
   86dfe:	2a39      	cmp	r2, #57	; 0x39
   86e00:	bf0b      	itete	eq
   86e02:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
   86e04:	3201      	addne	r2, #1
   86e06:	7a92      	ldrbeq	r2, [r2, #10]
   86e08:	b2d2      	uxtbne	r2, r2
   86e0a:	f803 2c01 	strb.w	r2, [r3, #-1]
   86e0e:	e7c5      	b.n	86d9c <_svfprintf_r+0x17cc>
   86e10:	980a      	ldr	r0, [sp, #40]	; 0x28
   86e12:	1c59      	adds	r1, r3, #1
   86e14:	f002 fe86 	bl	89b24 <_malloc_r>
   86e18:	4605      	mov	r5, r0
   86e1a:	2800      	cmp	r0, #0
   86e1c:	f000 8117 	beq.w	8704e <_svfprintf_r+0x1a7e>
   86e20:	900d      	str	r0, [sp, #52]	; 0x34
   86e22:	e734      	b.n	86c8e <_svfprintf_r+0x16be>
   86e24:	2102      	movs	r1, #2
   86e26:	9100      	str	r1, [sp, #0]
   86e28:	9907      	ldr	r1, [sp, #28]
   86e2a:	465a      	mov	r2, fp
   86e2c:	1c4c      	adds	r4, r1, #1
   86e2e:	a926      	add	r1, sp, #152	; 0x98
   86e30:	9104      	str	r1, [sp, #16]
   86e32:	a923      	add	r1, sp, #140	; 0x8c
   86e34:	9103      	str	r1, [sp, #12]
   86e36:	a922      	add	r1, sp, #136	; 0x88
   86e38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   86e3a:	980a      	ldr	r0, [sp, #40]	; 0x28
   86e3c:	9401      	str	r4, [sp, #4]
   86e3e:	9102      	str	r1, [sp, #8]
   86e40:	f001 f972 	bl	88128 <_dtoa_r>
   86e44:	4605      	mov	r5, r0
   86e46:	46b9      	mov	r9, r7
   86e48:	442c      	add	r4, r5
   86e4a:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
   86e4c:	e6a4      	b.n	86b98 <_svfprintf_r+0x15c8>
   86e4e:	2330      	movs	r3, #48	; 0x30
   86e50:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
   86e54:	2378      	movs	r3, #120	; 0x78
   86e56:	e70f      	b.n	86c78 <_svfprintf_r+0x16a8>
   86e58:	4645      	mov	r5, r8
   86e5a:	4688      	mov	r8, r1
   86e5c:	3301      	adds	r3, #1
   86e5e:	4432      	add	r2, r6
   86e60:	2b07      	cmp	r3, #7
   86e62:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
   86e66:	f8c8 9000 	str.w	r9, [r8]
   86e6a:	f8c8 6004 	str.w	r6, [r8, #4]
   86e6e:	f77f acb5 	ble.w	867dc <_svfprintf_r+0x120c>
   86e72:	990c      	ldr	r1, [sp, #48]	; 0x30
   86e74:	980a      	ldr	r0, [sp, #40]	; 0x28
   86e76:	aa28      	add	r2, sp, #160	; 0xa0
   86e78:	f004 f808 	bl	8ae8c <__ssprint_r>
   86e7c:	2800      	cmp	r0, #0
   86e7e:	f47e ad0a 	bne.w	85896 <_svfprintf_r+0x2c6>
   86e82:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
   86e86:	f10d 08ac 	add.w	r8, sp, #172	; 0xac
   86e8a:	e4a9      	b.n	867e0 <_svfprintf_r+0x1210>
   86e8c:	9b07      	ldr	r3, [sp, #28]
   86e8e:	2b00      	cmp	r3, #0
   86e90:	bf08      	it	eq
   86e92:	2301      	moveq	r3, #1
   86e94:	9307      	str	r3, [sp, #28]
   86e96:	f447 7380 	orr.w	r3, r7, #256	; 0x100
   86e9a:	930f      	str	r3, [sp, #60]	; 0x3c
   86e9c:	9b15      	ldr	r3, [sp, #84]	; 0x54
   86e9e:	2b00      	cmp	r3, #0
   86ea0:	f2c0 80b6 	blt.w	87010 <_svfprintf_r+0x1a40>
   86ea4:	f8dd b050 	ldr.w	fp, [sp, #80]	; 0x50
   86ea8:	900d      	str	r0, [sp, #52]	; 0x34
   86eaa:	930b      	str	r3, [sp, #44]	; 0x2c
   86eac:	901d      	str	r0, [sp, #116]	; 0x74
   86eae:	f7ff ba73 	b.w	86398 <_svfprintf_r+0xdc8>
   86eb2:	9119      	str	r1, [sp, #100]	; 0x64
   86eb4:	9210      	str	r2, [sp, #64]	; 0x40
   86eb6:	9013      	str	r0, [sp, #76]	; 0x4c
   86eb8:	940f      	str	r4, [sp, #60]	; 0x3c
   86eba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   86ebc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   86ebe:	991c      	ldr	r1, [sp, #112]	; 0x70
   86ec0:	4413      	add	r3, r2
   86ec2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   86ec4:	fb01 2303 	mla	r3, r1, r3, r2
   86ec8:	930b      	str	r3, [sp, #44]	; 0x2c
   86eca:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   86ece:	9306      	str	r3, [sp, #24]
   86ed0:	f7ff bae9 	b.w	864a6 <_svfprintf_r+0xed6>
   86ed4:	9b16      	ldr	r3, [sp, #88]	; 0x58
   86ed6:	2666      	movs	r6, #102	; 0x66
   86ed8:	18d3      	adds	r3, r2, r3
   86eda:	4419      	add	r1, r3
   86edc:	910b      	str	r1, [sp, #44]	; 0x2c
   86ede:	e67e      	b.n	86bde <_svfprintf_r+0x160e>
   86ee0:	2300      	movs	r3, #0
   86ee2:	930d      	str	r3, [sp, #52]	; 0x34
   86ee4:	e764      	b.n	86db0 <_svfprintf_r+0x17e0>
   86ee6:	aa22      	add	r2, sp, #136	; 0x88
   86ee8:	4658      	mov	r0, fp
   86eea:	990b      	ldr	r1, [sp, #44]	; 0x2c
   86eec:	f003 ff3e 	bl	8ad6c <frexp>
   86ef0:	2200      	movs	r2, #0
   86ef2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
   86ef6:	f004 fc6f 	bl	8b7d8 <__aeabi_dmul>
   86efa:	4602      	mov	r2, r0
   86efc:	460b      	mov	r3, r1
   86efe:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
   86f02:	2200      	movs	r2, #0
   86f04:	2300      	movs	r3, #0
   86f06:	f004 fecf 	bl	8bca8 <__aeabi_dcmpeq>
   86f0a:	b108      	cbz	r0, 86f10 <_svfprintf_r+0x1940>
   86f0c:	2301      	movs	r3, #1
   86f0e:	9322      	str	r3, [sp, #136]	; 0x88
   86f10:	4b26      	ldr	r3, [pc, #152]	; (86fac <_svfprintf_r+0x19dc>)
   86f12:	930b      	str	r3, [sp, #44]	; 0x2c
   86f14:	e6e9      	b.n	86cea <_svfprintf_r+0x171a>
   86f16:	2667      	movs	r6, #103	; 0x67
   86f18:	e5ed      	b.n	86af6 <_svfprintf_r+0x1526>
   86f1a:	9b10      	ldr	r3, [sp, #64]	; 0x40
   86f1c:	930b      	str	r3, [sp, #44]	; 0x2c
   86f1e:	e5e2      	b.n	86ae6 <_svfprintf_r+0x1516>
   86f20:	9b15      	ldr	r3, [sp, #84]	; 0x54
   86f22:	2003      	movs	r0, #3
   86f24:	2b00      	cmp	r3, #0
   86f26:	bfb8      	it	lt
   86f28:	222d      	movlt	r2, #45	; 0x2d
   86f2a:	f04f 0300 	mov.w	r3, #0
   86f2e:	bfa8      	it	ge
   86f30:	f89d 2083 	ldrbge.w	r2, [sp, #131]	; 0x83
   86f34:	4619      	mov	r1, r3
   86f36:	930d      	str	r3, [sp, #52]	; 0x34
   86f38:	4d1d      	ldr	r5, [pc, #116]	; (86fb0 <_svfprintf_r+0x19e0>)
   86f3a:	4b1e      	ldr	r3, [pc, #120]	; (86fb4 <_svfprintf_r+0x19e4>)
   86f3c:	bfb8      	it	lt
   86f3e:	f88d 2083 	strblt.w	r2, [sp, #131]	; 0x83
   86f42:	f027 0780 	bic.w	r7, r7, #128	; 0x80
   86f46:	9006      	str	r0, [sp, #24]
   86f48:	f7fe bd7f 	b.w	85a4a <_svfprintf_r+0x47a>
   86f4c:	2900      	cmp	r1, #0
   86f4e:	d144      	bne.n	86fda <_svfprintf_r+0x1a0a>
   86f50:	2230      	movs	r2, #48	; 0x30
   86f52:	f88d 2092 	strb.w	r2, [sp, #146]	; 0x92
   86f56:	f10d 0293 	add.w	r2, sp, #147	; 0x93
   86f5a:	3330      	adds	r3, #48	; 0x30
   86f5c:	f802 3b01 	strb.w	r3, [r2], #1
   86f60:	ab24      	add	r3, sp, #144	; 0x90
   86f62:	1ad3      	subs	r3, r2, r3
   86f64:	931a      	str	r3, [sp, #104]	; 0x68
   86f66:	f7ff ba87 	b.w	86478 <_svfprintf_r+0xea8>
   86f6a:	f106 020f 	add.w	r2, r6, #15
   86f6e:	2101      	movs	r1, #1
   86f70:	b2d2      	uxtb	r2, r2
   86f72:	f7ff ba41 	b.w	863f8 <_svfprintf_r+0xe28>
   86f76:	f1c3 0301 	rsb	r3, r3, #1
   86f7a:	441a      	add	r2, r3
   86f7c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
   86f80:	2667      	movs	r6, #103	; 0x67
   86f82:	920b      	str	r2, [sp, #44]	; 0x2c
   86f84:	9306      	str	r3, [sp, #24]
   86f86:	e5ba      	b.n	86afe <_svfprintf_r+0x152e>
   86f88:	f019 0f01 	tst.w	r9, #1
   86f8c:	f43f aa7f 	beq.w	8648e <_svfprintf_r+0xebe>
   86f90:	f7ff ba79 	b.w	86486 <_svfprintf_r+0xeb6>
   86f94:	9829      	ldr	r0, [sp, #164]	; 0xa4
   86f96:	f7ff bb7f 	b.w	86698 <_svfprintf_r+0x10c8>
   86f9a:	bf00      	nop
   86f9c:	0008c1f0 	.word	0x0008c1f0
   86fa0:	40300000 	.word	0x40300000
   86fa4:	3fe00000 	.word	0x3fe00000
   86fa8:	0008c220 	.word	0x0008c220
   86fac:	0008c1dc 	.word	0x0008c1dc
   86fb0:	0008c1d4 	.word	0x0008c1d4
   86fb4:	0008c1d8 	.word	0x0008c1d8
   86fb8:	4658      	mov	r0, fp
   86fba:	2200      	movs	r2, #0
   86fbc:	2300      	movs	r3, #0
   86fbe:	990b      	ldr	r1, [sp, #44]	; 0x2c
   86fc0:	f004 fe72 	bl	8bca8 <__aeabi_dcmpeq>
   86fc4:	2800      	cmp	r0, #0
   86fc6:	f47f ade1 	bne.w	86b8c <_svfprintf_r+0x15bc>
   86fca:	9b07      	ldr	r3, [sp, #28]
   86fcc:	f1c3 0301 	rsb	r3, r3, #1
   86fd0:	9322      	str	r3, [sp, #136]	; 0x88
   86fd2:	e5dc      	b.n	86b8e <_svfprintf_r+0x15be>
   86fd4:	f8df 9098 	ldr.w	r9, [pc, #152]	; 87070 <_svfprintf_r+0x1aa0>
   86fd8:	e4ad      	b.n	86936 <_svfprintf_r+0x1366>
   86fda:	f10d 0292 	add.w	r2, sp, #146	; 0x92
   86fde:	e7bc      	b.n	86f5a <_svfprintf_r+0x198a>
   86fe0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
   86fe2:	f8df 908c 	ldr.w	r9, [pc, #140]	; 87070 <_svfprintf_r+0x1aa0>
   86fe6:	e428      	b.n	8683a <_svfprintf_r+0x126a>
   86fe8:	9a07      	ldr	r2, [sp, #28]
   86fea:	f009 0901 	and.w	r9, r9, #1
   86fee:	ea59 0302 	orrs.w	r3, r9, r2
   86ff2:	d104      	bne.n	86ffe <_svfprintf_r+0x1a2e>
   86ff4:	2301      	movs	r3, #1
   86ff6:	2666      	movs	r6, #102	; 0x66
   86ff8:	9306      	str	r3, [sp, #24]
   86ffa:	930b      	str	r3, [sp, #44]	; 0x2c
   86ffc:	e57f      	b.n	86afe <_svfprintf_r+0x152e>
   86ffe:	9b16      	ldr	r3, [sp, #88]	; 0x58
   87000:	2666      	movs	r6, #102	; 0x66
   87002:	3301      	adds	r3, #1
   87004:	441a      	add	r2, r3
   87006:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
   8700a:	920b      	str	r2, [sp, #44]	; 0x2c
   8700c:	9306      	str	r3, [sp, #24]
   8700e:	e576      	b.n	86afe <_svfprintf_r+0x152e>
   87010:	900d      	str	r0, [sp, #52]	; 0x34
   87012:	e6cd      	b.n	86db0 <_svfprintf_r+0x17e0>
   87014:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   87016:	f89a 6001 	ldrb.w	r6, [sl, #1]
   8701a:	4692      	mov	sl, r2
   8701c:	f853 2b04 	ldr.w	r2, [r3], #4
   87020:	930e      	str	r3, [sp, #56]	; 0x38
   87022:	ea42 73e2 	orr.w	r3, r2, r2, asr #31
   87026:	9307      	str	r3, [sp, #28]
   87028:	f7fe bb21 	b.w	8566e <_svfprintf_r+0x9e>
   8702c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
   8702e:	f8df 9040 	ldr.w	r9, [pc, #64]	; 87070 <_svfprintf_r+0x1aa0>
   87032:	e4b1      	b.n	86998 <_svfprintf_r+0x13c8>
   87034:	9c07      	ldr	r4, [sp, #28]
   87036:	e706      	b.n	86e46 <_svfprintf_r+0x1876>
   87038:	2300      	movs	r3, #0
   8703a:	930f      	str	r3, [sp, #60]	; 0x3c
   8703c:	9313      	str	r3, [sp, #76]	; 0x4c
   8703e:	e73c      	b.n	86eba <_svfprintf_r+0x18ea>
   87040:	f8df 902c 	ldr.w	r9, [pc, #44]	; 87070 <_svfprintf_r+0x1aa0>
   87044:	e70a      	b.n	86e5c <_svfprintf_r+0x188c>
   87046:	2302      	movs	r3, #2
   87048:	931a      	str	r3, [sp, #104]	; 0x68
   8704a:	f7ff ba15 	b.w	86478 <_svfprintf_r+0xea8>
   8704e:	990c      	ldr	r1, [sp, #48]	; 0x30
   87050:	898b      	ldrh	r3, [r1, #12]
   87052:	f043 0240 	orr.w	r2, r3, #64	; 0x40
   87056:	4613      	mov	r3, r2
   87058:	818a      	strh	r2, [r1, #12]
   8705a:	f7fe bc24 	b.w	858a6 <_svfprintf_r+0x2d6>
   8705e:	f04f 32ff 	mov.w	r2, #4294967295
   87062:	230c      	movs	r3, #12
   87064:	9208      	str	r2, [sp, #32]
   87066:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   87068:	6013      	str	r3, [r2, #0]
   8706a:	f7fe bc23 	b.w	858b4 <_svfprintf_r+0x2e4>
   8706e:	bf00      	nop
   87070:	0008c220 	.word	0x0008c220

00087074 <__sprint_r.part.0>:
   87074:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   87078:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   8707a:	4690      	mov	r8, r2
   8707c:	049c      	lsls	r4, r3, #18
   8707e:	d52d      	bpl.n	870dc <__sprint_r.part.0+0x68>
   87080:	6893      	ldr	r3, [r2, #8]
   87082:	6812      	ldr	r2, [r2, #0]
   87084:	b343      	cbz	r3, 870d8 <__sprint_r.part.0+0x64>
   87086:	468b      	mov	fp, r1
   87088:	4606      	mov	r6, r0
   8708a:	f102 0908 	add.w	r9, r2, #8
   8708e:	e959 5a02 	ldrd	r5, sl, [r9, #-8]
   87092:	ea5f 079a 	movs.w	r7, sl, lsr #2
   87096:	d015      	beq.n	870c4 <__sprint_r.part.0+0x50>
   87098:	2400      	movs	r4, #0
   8709a:	3d04      	subs	r5, #4
   8709c:	e001      	b.n	870a2 <__sprint_r.part.0+0x2e>
   8709e:	42a7      	cmp	r7, r4
   870a0:	d00e      	beq.n	870c0 <__sprint_r.part.0+0x4c>
   870a2:	465a      	mov	r2, fp
   870a4:	4630      	mov	r0, r6
   870a6:	f855 1f04 	ldr.w	r1, [r5, #4]!
   870aa:	f002 f961 	bl	89370 <_fputwc_r>
   870ae:	1c43      	adds	r3, r0, #1
   870b0:	f104 0401 	add.w	r4, r4, #1
   870b4:	d1f3      	bne.n	8709e <__sprint_r.part.0+0x2a>
   870b6:	2300      	movs	r3, #0
   870b8:	e9c8 3301 	strd	r3, r3, [r8, #4]
   870bc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   870c0:	f8d8 3008 	ldr.w	r3, [r8, #8]
   870c4:	f02a 0a03 	bic.w	sl, sl, #3
   870c8:	eba3 030a 	sub.w	r3, r3, sl
   870cc:	f8c8 3008 	str.w	r3, [r8, #8]
   870d0:	f109 0908 	add.w	r9, r9, #8
   870d4:	2b00      	cmp	r3, #0
   870d6:	d1da      	bne.n	8708e <__sprint_r.part.0+0x1a>
   870d8:	2000      	movs	r0, #0
   870da:	e7ec      	b.n	870b6 <__sprint_r.part.0+0x42>
   870dc:	f002 facc 	bl	89678 <__sfvwrite_r>
   870e0:	2300      	movs	r3, #0
   870e2:	e9c8 3301 	strd	r3, r3, [r8, #4]
   870e6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   870ea:	bf00      	nop

000870ec <_vfiprintf_r>:
   870ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   870f0:	b0bd      	sub	sp, #244	; 0xf4
   870f2:	461c      	mov	r4, r3
   870f4:	4617      	mov	r7, r2
   870f6:	e9cd 3005 	strd	r3, r0, [sp, #20]
   870fa:	9102      	str	r1, [sp, #8]
   870fc:	b118      	cbz	r0, 87106 <_vfiprintf_r+0x1a>
   870fe:	6b83      	ldr	r3, [r0, #56]	; 0x38
   87100:	2b00      	cmp	r3, #0
   87102:	f000 8277 	beq.w	875f4 <_vfiprintf_r+0x508>
   87106:	9a02      	ldr	r2, [sp, #8]
   87108:	6e53      	ldr	r3, [r2, #100]	; 0x64
   8710a:	07de      	lsls	r6, r3, #31
   8710c:	f140 8184 	bpl.w	87418 <_vfiprintf_r+0x32c>
   87110:	f9b2 100c 	ldrsh.w	r1, [r2, #12]
   87114:	b28a      	uxth	r2, r1
   87116:	0490      	lsls	r0, r2, #18
   87118:	d408      	bmi.n	8712c <_vfiprintf_r+0x40>
   8711a:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
   8711e:	9902      	ldr	r1, [sp, #8]
   87120:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   87122:	818a      	strh	r2, [r1, #12]
   87124:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   87128:	b292      	uxth	r2, r2
   8712a:	664b      	str	r3, [r1, #100]	; 0x64
   8712c:	0711      	lsls	r1, r2, #28
   8712e:	f140 80ec 	bpl.w	8730a <_vfiprintf_r+0x21e>
   87132:	9b02      	ldr	r3, [sp, #8]
   87134:	691b      	ldr	r3, [r3, #16]
   87136:	2b00      	cmp	r3, #0
   87138:	f000 80e7 	beq.w	8730a <_vfiprintf_r+0x21e>
   8713c:	f002 031a 	and.w	r3, r2, #26
   87140:	2b0a      	cmp	r3, #10
   87142:	f000 80f0 	beq.w	87326 <_vfiprintf_r+0x23a>
   87146:	ab13      	add	r3, sp, #76	; 0x4c
   87148:	9310      	str	r3, [sp, #64]	; 0x40
   8714a:	2300      	movs	r3, #0
   8714c:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
   87150:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
   87154:	e9cd 330b 	strd	r3, r3, [sp, #44]	; 0x2c
   87158:	f10d 094c 	add.w	r9, sp, #76	; 0x4c
   8715c:	9304      	str	r3, [sp, #16]
   8715e:	783b      	ldrb	r3, [r7, #0]
   87160:	2b00      	cmp	r3, #0
   87162:	f000 8146 	beq.w	873f2 <_vfiprintf_r+0x306>
   87166:	463c      	mov	r4, r7
   87168:	e004      	b.n	87174 <_vfiprintf_r+0x88>
   8716a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
   8716e:	2b00      	cmp	r3, #0
   87170:	f000 8121 	beq.w	873b6 <_vfiprintf_r+0x2ca>
   87174:	2b25      	cmp	r3, #37	; 0x25
   87176:	d1f8      	bne.n	8716a <_vfiprintf_r+0x7e>
   87178:	1be5      	subs	r5, r4, r7
   8717a:	f040 811e 	bne.w	873ba <_vfiprintf_r+0x2ce>
   8717e:	7823      	ldrb	r3, [r4, #0]
   87180:	2b00      	cmp	r3, #0
   87182:	f000 8136 	beq.w	873f2 <_vfiprintf_r+0x306>
   87186:	f04f 0300 	mov.w	r3, #0
   8718a:	2500      	movs	r5, #0
   8718c:	f04f 3bff 	mov.w	fp, #4294967295
   87190:	f04f 082b 	mov.w	r8, #43	; 0x2b
   87194:	f88d 303b 	strb.w	r3, [sp, #59]	; 0x3b
   87198:	7863      	ldrb	r3, [r4, #1]
   8719a:	9503      	str	r5, [sp, #12]
   8719c:	1c67      	adds	r7, r4, #1
   8719e:	3701      	adds	r7, #1
   871a0:	f1a3 0220 	sub.w	r2, r3, #32
   871a4:	2a5a      	cmp	r2, #90	; 0x5a
   871a6:	f200 8146 	bhi.w	87436 <_vfiprintf_r+0x34a>
   871aa:	e8df f012 	tbh	[pc, r2, lsl #1]
   871ae:	02a1      	.short	0x02a1
   871b0:	01440144 	.word	0x01440144
   871b4:	0144029d 	.word	0x0144029d
   871b8:	01440144 	.word	0x01440144
   871bc:	0144027c 	.word	0x0144027c
   871c0:	006a0144 	.word	0x006a0144
   871c4:	01440253 	.word	0x01440253
   871c8:	02af0229 	.word	0x02af0229
   871cc:	02ab0144 	.word	0x02ab0144
   871d0:	005b005b 	.word	0x005b005b
   871d4:	005b005b 	.word	0x005b005b
   871d8:	005b005b 	.word	0x005b005b
   871dc:	005b005b 	.word	0x005b005b
   871e0:	0144005b 	.word	0x0144005b
   871e4:	01440144 	.word	0x01440144
   871e8:	01440144 	.word	0x01440144
   871ec:	01440144 	.word	0x01440144
   871f0:	01440144 	.word	0x01440144
   871f4:	00780213 	.word	0x00780213
   871f8:	01440144 	.word	0x01440144
   871fc:	01440144 	.word	0x01440144
   87200:	01440144 	.word	0x01440144
   87204:	01440144 	.word	0x01440144
   87208:	01440144 	.word	0x01440144
   8720c:	014400d1 	.word	0x014400d1
   87210:	01440144 	.word	0x01440144
   87214:	014401f7 	.word	0x014401f7
   87218:	01440241 	.word	0x01440241
   8721c:	05210144 	.word	0x05210144
   87220:	01440144 	.word	0x01440144
   87224:	01440144 	.word	0x01440144
   87228:	01440144 	.word	0x01440144
   8722c:	01440144 	.word	0x01440144
   87230:	01440144 	.word	0x01440144
   87234:	007a0213 	.word	0x007a0213
   87238:	01440144 	.word	0x01440144
   8723c:	02370144 	.word	0x02370144
   87240:	0074007a 	.word	0x0074007a
   87244:	022d0144 	.word	0x022d0144
   87248:	02690144 	.word	0x02690144
   8724c:	025700d3 	.word	0x025700d3
   87250:	01440074 	.word	0x01440074
   87254:	007201f7 	.word	0x007201f7
   87258:	01440541 	.word	0x01440541
   8725c:	05430144 	.word	0x05430144
   87260:	00720144 	.word	0x00720144
   87264:	2100      	movs	r1, #0
   87266:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   8726a:	f817 3b01 	ldrb.w	r3, [r7], #1
   8726e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   87272:	eb02 0141 	add.w	r1, r2, r1, lsl #1
   87276:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   8727a:	2a09      	cmp	r2, #9
   8727c:	d9f5      	bls.n	8726a <_vfiprintf_r+0x17e>
   8727e:	9103      	str	r1, [sp, #12]
   87280:	e78e      	b.n	871a0 <_vfiprintf_r+0xb4>
   87282:	9b05      	ldr	r3, [sp, #20]
   87284:	f853 2b04 	ldr.w	r2, [r3], #4
   87288:	2a00      	cmp	r2, #0
   8728a:	9203      	str	r2, [sp, #12]
   8728c:	9305      	str	r3, [sp, #20]
   8728e:	f2c0 81b4 	blt.w	875fa <_vfiprintf_r+0x50e>
   87292:	783b      	ldrb	r3, [r7, #0]
   87294:	e783      	b.n	8719e <_vfiprintf_r+0xb2>
   87296:	783b      	ldrb	r3, [r7, #0]
   87298:	f045 0520 	orr.w	r5, r5, #32
   8729c:	e77f      	b.n	8719e <_vfiprintf_r+0xb2>
   8729e:	f045 0510 	orr.w	r5, r5, #16
   872a2:	06ac      	lsls	r4, r5, #26
   872a4:	9e05      	ldr	r6, [sp, #20]
   872a6:	f140 816b 	bpl.w	87580 <_vfiprintf_r+0x494>
   872aa:	3607      	adds	r6, #7
   872ac:	f026 0607 	bic.w	r6, r6, #7
   872b0:	4632      	mov	r2, r6
   872b2:	6873      	ldr	r3, [r6, #4]
   872b4:	f852 6b08 	ldr.w	r6, [r2], #8
   872b8:	4698      	mov	r8, r3
   872ba:	9205      	str	r2, [sp, #20]
   872bc:	2b00      	cmp	r3, #0
   872be:	f2c0 8449 	blt.w	87b54 <_vfiprintf_r+0xa68>
   872c2:	f1bb 3fff 	cmp.w	fp, #4294967295
   872c6:	f000 8531 	beq.w	87d2c <_vfiprintf_r+0xc40>
   872ca:	ea56 0308 	orrs.w	r3, r6, r8
   872ce:	f025 0a80 	bic.w	sl, r5, #128	; 0x80
   872d2:	f000 8425 	beq.w	87b20 <_vfiprintf_r+0xa34>
   872d6:	2e0a      	cmp	r6, #10
   872d8:	f178 0300 	sbcs.w	r3, r8, #0
   872dc:	f080 84e1 	bcs.w	87ca2 <_vfiprintf_r+0xbb6>
   872e0:	2301      	movs	r3, #1
   872e2:	4655      	mov	r5, sl
   872e4:	3630      	adds	r6, #48	; 0x30
   872e6:	f88d 60ef 	strb.w	r6, [sp, #239]	; 0xef
   872ea:	9301      	str	r3, [sp, #4]
   872ec:	f10d 04ef 	add.w	r4, sp, #239	; 0xef
   872f0:	f8dd 8004 	ldr.w	r8, [sp, #4]
   872f4:	f89d 303b 	ldrb.w	r3, [sp, #59]	; 0x3b
   872f8:	45d8      	cmp	r8, fp
   872fa:	bfb8      	it	lt
   872fc:	46d8      	movlt	r8, fp
   872fe:	2b00      	cmp	r3, #0
   87300:	f000 80a8 	beq.w	87454 <_vfiprintf_r+0x368>
   87304:	f108 0801 	add.w	r8, r8, #1
   87308:	e0a4      	b.n	87454 <_vfiprintf_r+0x368>
   8730a:	9d02      	ldr	r5, [sp, #8]
   8730c:	9806      	ldr	r0, [sp, #24]
   8730e:	4629      	mov	r1, r5
   87310:	f000 fdfa 	bl	87f08 <__swsetup_r>
   87314:	2800      	cmp	r0, #0
   87316:	f040 8594 	bne.w	87e42 <_vfiprintf_r+0xd56>
   8731a:	89aa      	ldrh	r2, [r5, #12]
   8731c:	f002 031a 	and.w	r3, r2, #26
   87320:	2b0a      	cmp	r3, #10
   87322:	f47f af10 	bne.w	87146 <_vfiprintf_r+0x5a>
   87326:	9902      	ldr	r1, [sp, #8]
   87328:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
   8732c:	2b00      	cmp	r3, #0
   8732e:	f6ff af0a 	blt.w	87146 <_vfiprintf_r+0x5a>
   87332:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   87334:	07de      	lsls	r6, r3, #31
   87336:	d402      	bmi.n	8733e <_vfiprintf_r+0x252>
   87338:	0595      	lsls	r5, r2, #22
   8733a:	f140 8562 	bpl.w	87e02 <_vfiprintf_r+0xd16>
   8733e:	4623      	mov	r3, r4
   87340:	463a      	mov	r2, r7
   87342:	9902      	ldr	r1, [sp, #8]
   87344:	9806      	ldr	r0, [sp, #24]
   87346:	b03d      	add	sp, #244	; 0xf4
   87348:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8734c:	f000 bd9a 	b.w	87e84 <__sbprintf>
   87350:	f045 0510 	orr.w	r5, r5, #16
   87354:	f015 0820 	ands.w	r8, r5, #32
   87358:	f000 8103 	beq.w	87562 <_vfiprintf_r+0x476>
   8735c:	9e05      	ldr	r6, [sp, #20]
   8735e:	3607      	adds	r6, #7
   87360:	f026 0607 	bic.w	r6, r6, #7
   87364:	4633      	mov	r3, r6
   87366:	f8d6 8004 	ldr.w	r8, [r6, #4]
   8736a:	f853 6b08 	ldr.w	r6, [r3], #8
   8736e:	9305      	str	r3, [sp, #20]
   87370:	2300      	movs	r3, #0
   87372:	f425 6a80 	bic.w	sl, r5, #1024	; 0x400
   87376:	f04f 0200 	mov.w	r2, #0
   8737a:	f88d 203b 	strb.w	r2, [sp, #59]	; 0x3b
   8737e:	f1bb 3fff 	cmp.w	fp, #4294967295
   87382:	f000 81dd 	beq.w	87740 <_vfiprintf_r+0x654>
   87386:	ea56 0208 	orrs.w	r2, r6, r8
   8738a:	f02a 0580 	bic.w	r5, sl, #128	; 0x80
   8738e:	f040 81d6 	bne.w	8773e <_vfiprintf_r+0x652>
   87392:	f1bb 0f00 	cmp.w	fp, #0
   87396:	f040 84cc 	bne.w	87d32 <_vfiprintf_r+0xc46>
   8739a:	2b00      	cmp	r3, #0
   8739c:	f040 83c5 	bne.w	87b2a <_vfiprintf_r+0xa3e>
   873a0:	f01a 0301 	ands.w	r3, sl, #1
   873a4:	9301      	str	r3, [sp, #4]
   873a6:	f000 83ec 	beq.w	87b82 <_vfiprintf_r+0xa96>
   873aa:	2330      	movs	r3, #48	; 0x30
   873ac:	f10d 04ef 	add.w	r4, sp, #239	; 0xef
   873b0:	f88d 30ef 	strb.w	r3, [sp, #239]	; 0xef
   873b4:	e79c      	b.n	872f0 <_vfiprintf_r+0x204>
   873b6:	1be5      	subs	r5, r4, r7
   873b8:	d01b      	beq.n	873f2 <_vfiprintf_r+0x306>
   873ba:	9b11      	ldr	r3, [sp, #68]	; 0x44
   873bc:	9a12      	ldr	r2, [sp, #72]	; 0x48
   873be:	3301      	adds	r3, #1
   873c0:	442a      	add	r2, r5
   873c2:	2b07      	cmp	r3, #7
   873c4:	e9c9 7500 	strd	r7, r5, [r9]
   873c8:	9212      	str	r2, [sp, #72]	; 0x48
   873ca:	9311      	str	r3, [sp, #68]	; 0x44
   873cc:	dc05      	bgt.n	873da <_vfiprintf_r+0x2ee>
   873ce:	f109 0908 	add.w	r9, r9, #8
   873d2:	9b04      	ldr	r3, [sp, #16]
   873d4:	442b      	add	r3, r5
   873d6:	9304      	str	r3, [sp, #16]
   873d8:	e6d1      	b.n	8717e <_vfiprintf_r+0x92>
   873da:	2a00      	cmp	r2, #0
   873dc:	f000 839c 	beq.w	87b18 <_vfiprintf_r+0xa2c>
   873e0:	9902      	ldr	r1, [sp, #8]
   873e2:	9806      	ldr	r0, [sp, #24]
   873e4:	aa10      	add	r2, sp, #64	; 0x40
   873e6:	f7ff fe45 	bl	87074 <__sprint_r.part.0>
   873ea:	b940      	cbnz	r0, 873fe <_vfiprintf_r+0x312>
   873ec:	f10d 094c 	add.w	r9, sp, #76	; 0x4c
   873f0:	e7ef      	b.n	873d2 <_vfiprintf_r+0x2e6>
   873f2:	9b12      	ldr	r3, [sp, #72]	; 0x48
   873f4:	2b00      	cmp	r3, #0
   873f6:	f040 8515 	bne.w	87e24 <_vfiprintf_r+0xd38>
   873fa:	2300      	movs	r3, #0
   873fc:	9311      	str	r3, [sp, #68]	; 0x44
   873fe:	9a02      	ldr	r2, [sp, #8]
   87400:	6e53      	ldr	r3, [r2, #100]	; 0x64
   87402:	07d9      	lsls	r1, r3, #31
   87404:	f140 80a2 	bpl.w	8754c <_vfiprintf_r+0x460>
   87408:	8993      	ldrh	r3, [r2, #12]
   8740a:	065b      	lsls	r3, r3, #25
   8740c:	f100 8525 	bmi.w	87e5a <_vfiprintf_r+0xd6e>
   87410:	9804      	ldr	r0, [sp, #16]
   87412:	b03d      	add	sp, #244	; 0xf4
   87414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87418:	9b02      	ldr	r3, [sp, #8]
   8741a:	f9b3 100c 	ldrsh.w	r1, [r3, #12]
   8741e:	058d      	lsls	r5, r1, #22
   87420:	b28a      	uxth	r2, r1
   87422:	f53f ae78 	bmi.w	87116 <_vfiprintf_r+0x2a>
   87426:	461d      	mov	r5, r3
   87428:	6d98      	ldr	r0, [r3, #88]	; 0x58
   8742a:	f002 facf 	bl	899cc <__retarget_lock_acquire_recursive>
   8742e:	f9b5 100c 	ldrsh.w	r1, [r5, #12]
   87432:	b28a      	uxth	r2, r1
   87434:	e66f      	b.n	87116 <_vfiprintf_r+0x2a>
   87436:	2b00      	cmp	r3, #0
   87438:	d0db      	beq.n	873f2 <_vfiprintf_r+0x306>
   8743a:	f04f 0801 	mov.w	r8, #1
   8743e:	f88d 308c 	strb.w	r3, [sp, #140]	; 0x8c
   87442:	f04f 0300 	mov.w	r3, #0
   87446:	ac23      	add	r4, sp, #140	; 0x8c
   87448:	f88d 303b 	strb.w	r3, [sp, #59]	; 0x3b
   8744c:	f8cd 8004 	str.w	r8, [sp, #4]
   87450:	f04f 0b00 	mov.w	fp, #0
   87454:	f015 0302 	ands.w	r3, r5, #2
   87458:	9307      	str	r3, [sp, #28]
   8745a:	bf18      	it	ne
   8745c:	f108 0802 	addne.w	r8, r8, #2
   87460:	f015 0384 	ands.w	r3, r5, #132	; 0x84
   87464:	9308      	str	r3, [sp, #32]
   87466:	d105      	bne.n	87474 <_vfiprintf_r+0x388>
   87468:	9b03      	ldr	r3, [sp, #12]
   8746a:	eba3 0608 	sub.w	r6, r3, r8
   8746e:	2e00      	cmp	r6, #0
   87470:	f300 828a 	bgt.w	87988 <_vfiprintf_r+0x89c>
   87474:	e9dd 1211 	ldrd	r1, r2, [sp, #68]	; 0x44
   87478:	1c48      	adds	r0, r1, #1
   8747a:	f89d 603b 	ldrb.w	r6, [sp, #59]	; 0x3b
   8747e:	b176      	cbz	r6, 8749e <_vfiprintf_r+0x3b2>
   87480:	2101      	movs	r1, #1
   87482:	3201      	adds	r2, #1
   87484:	f10d 063b 	add.w	r6, sp, #59	; 0x3b
   87488:	2807      	cmp	r0, #7
   8748a:	e9cd 0211 	strd	r0, r2, [sp, #68]	; 0x44
   8748e:	e9c9 6100 	strd	r6, r1, [r9]
   87492:	f300 8258 	bgt.w	87946 <_vfiprintf_r+0x85a>
   87496:	4601      	mov	r1, r0
   87498:	f109 0908 	add.w	r9, r9, #8
   8749c:	3001      	adds	r0, #1
   8749e:	9b07      	ldr	r3, [sp, #28]
   874a0:	b1d3      	cbz	r3, 874d8 <_vfiprintf_r+0x3ec>
   874a2:	2302      	movs	r3, #2
   874a4:	3202      	adds	r2, #2
   874a6:	f8c9 3004 	str.w	r3, [r9, #4]
   874aa:	2807      	cmp	r0, #7
   874ac:	ab0f      	add	r3, sp, #60	; 0x3c
   874ae:	e9cd 0211 	strd	r0, r2, [sp, #68]	; 0x44
   874b2:	f8c9 3000 	str.w	r3, [r9]
   874b6:	f340 8262 	ble.w	8797e <_vfiprintf_r+0x892>
   874ba:	2a00      	cmp	r2, #0
   874bc:	f000 8327 	beq.w	87b0e <_vfiprintf_r+0xa22>
   874c0:	9902      	ldr	r1, [sp, #8]
   874c2:	9806      	ldr	r0, [sp, #24]
   874c4:	aa10      	add	r2, sp, #64	; 0x40
   874c6:	f7ff fdd5 	bl	87074 <__sprint_r.part.0>
   874ca:	2800      	cmp	r0, #0
   874cc:	d197      	bne.n	873fe <_vfiprintf_r+0x312>
   874ce:	e9dd 1211 	ldrd	r1, r2, [sp, #68]	; 0x44
   874d2:	f10d 094c 	add.w	r9, sp, #76	; 0x4c
   874d6:	1c48      	adds	r0, r1, #1
   874d8:	9b08      	ldr	r3, [sp, #32]
   874da:	2b80      	cmp	r3, #128	; 0x80
   874dc:	f000 8171 	beq.w	877c2 <_vfiprintf_r+0x6d6>
   874e0:	9b01      	ldr	r3, [sp, #4]
   874e2:	ebab 0603 	sub.w	r6, fp, r3
   874e6:	2e00      	cmp	r6, #0
   874e8:	f300 81cf 	bgt.w	8788a <_vfiprintf_r+0x79e>
   874ec:	9b01      	ldr	r3, [sp, #4]
   874ee:	2807      	cmp	r0, #7
   874f0:	441a      	add	r2, r3
   874f2:	e9cd 0211 	strd	r0, r2, [sp, #68]	; 0x44
   874f6:	f8c9 4000 	str.w	r4, [r9]
   874fa:	f8c9 3004 	str.w	r3, [r9, #4]
   874fe:	f340 815d 	ble.w	877bc <_vfiprintf_r+0x6d0>
   87502:	2a00      	cmp	r2, #0
   87504:	f000 8293 	beq.w	87a2e <_vfiprintf_r+0x942>
   87508:	9902      	ldr	r1, [sp, #8]
   8750a:	9806      	ldr	r0, [sp, #24]
   8750c:	aa10      	add	r2, sp, #64	; 0x40
   8750e:	f7ff fdb1 	bl	87074 <__sprint_r.part.0>
   87512:	2800      	cmp	r0, #0
   87514:	f47f af73 	bne.w	873fe <_vfiprintf_r+0x312>
   87518:	9a12      	ldr	r2, [sp, #72]	; 0x48
   8751a:	f10d 094c 	add.w	r9, sp, #76	; 0x4c
   8751e:	0768      	lsls	r0, r5, #29
   87520:	d505      	bpl.n	8752e <_vfiprintf_r+0x442>
   87522:	9b03      	ldr	r3, [sp, #12]
   87524:	eba3 0408 	sub.w	r4, r3, r8
   87528:	2c00      	cmp	r4, #0
   8752a:	f300 828a 	bgt.w	87a42 <_vfiprintf_r+0x956>
   8752e:	e9dd 1303 	ldrd	r1, r3, [sp, #12]
   87532:	4541      	cmp	r1, r8
   87534:	bfac      	ite	ge
   87536:	185b      	addge	r3, r3, r1
   87538:	4443      	addlt	r3, r8
   8753a:	9304      	str	r3, [sp, #16]
   8753c:	2a00      	cmp	r2, #0
   8753e:	f040 81f3 	bne.w	87928 <_vfiprintf_r+0x83c>
   87542:	2300      	movs	r3, #0
   87544:	f10d 094c 	add.w	r9, sp, #76	; 0x4c
   87548:	9311      	str	r3, [sp, #68]	; 0x44
   8754a:	e608      	b.n	8715e <_vfiprintf_r+0x72>
   8754c:	9b02      	ldr	r3, [sp, #8]
   8754e:	899b      	ldrh	r3, [r3, #12]
   87550:	059a      	lsls	r2, r3, #22
   87552:	f53f af5a 	bmi.w	8740a <_vfiprintf_r+0x31e>
   87556:	9c02      	ldr	r4, [sp, #8]
   87558:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8755a:	f002 fa39 	bl	899d0 <__retarget_lock_release_recursive>
   8755e:	89a3      	ldrh	r3, [r4, #12]
   87560:	e753      	b.n	8740a <_vfiprintf_r+0x31e>
   87562:	f015 0310 	ands.w	r3, r5, #16
   87566:	f040 8318 	bne.w	87b9a <_vfiprintf_r+0xaae>
   8756a:	f015 0240 	ands.w	r2, r5, #64	; 0x40
   8756e:	f000 8310 	beq.w	87b92 <_vfiprintf_r+0xaa6>
   87572:	9e05      	ldr	r6, [sp, #20]
   87574:	4698      	mov	r8, r3
   87576:	f856 3b04 	ldr.w	r3, [r6], #4
   8757a:	9605      	str	r6, [sp, #20]
   8757c:	b29e      	uxth	r6, r3
   8757e:	e6f7      	b.n	87370 <_vfiprintf_r+0x284>
   87580:	f856 3b04 	ldr.w	r3, [r6], #4
   87584:	06e8      	lsls	r0, r5, #27
   87586:	9605      	str	r6, [sp, #20]
   87588:	f100 8310 	bmi.w	87bac <_vfiprintf_r+0xac0>
   8758c:	0669      	lsls	r1, r5, #25
   8758e:	f140 830a 	bpl.w	87ba6 <_vfiprintf_r+0xaba>
   87592:	f343 38c0 	sbfx	r8, r3, #15, #1
   87596:	b21e      	sxth	r6, r3
   87598:	4643      	mov	r3, r8
   8759a:	e68f      	b.n	872bc <_vfiprintf_r+0x1d0>
   8759c:	f04f 0300 	mov.w	r3, #0
   875a0:	9e05      	ldr	r6, [sp, #20]
   875a2:	f88d 303b 	strb.w	r3, [sp, #59]	; 0x3b
   875a6:	f856 4b04 	ldr.w	r4, [r6], #4
   875aa:	2c00      	cmp	r4, #0
   875ac:	f000 83cf 	beq.w	87d4e <_vfiprintf_r+0xc62>
   875b0:	f1bb 3fff 	cmp.w	fp, #4294967295
   875b4:	f000 8341 	beq.w	87c3a <_vfiprintf_r+0xb4e>
   875b8:	465a      	mov	r2, fp
   875ba:	2100      	movs	r1, #0
   875bc:	4620      	mov	r0, r4
   875be:	f002 fd73 	bl	8a0a8 <memchr>
   875c2:	2800      	cmp	r0, #0
   875c4:	f000 8422 	beq.w	87e0c <_vfiprintf_r+0xd20>
   875c8:	1b03      	subs	r3, r0, r4
   875ca:	f04f 0b00 	mov.w	fp, #0
   875ce:	9605      	str	r6, [sp, #20]
   875d0:	9301      	str	r3, [sp, #4]
   875d2:	e68d      	b.n	872f0 <_vfiprintf_r+0x204>
   875d4:	f04f 0300 	mov.w	r3, #0
   875d8:	f04f 0801 	mov.w	r8, #1
   875dc:	9e05      	ldr	r6, [sp, #20]
   875de:	f88d 303b 	strb.w	r3, [sp, #59]	; 0x3b
   875e2:	f856 3b04 	ldr.w	r3, [r6], #4
   875e6:	ac23      	add	r4, sp, #140	; 0x8c
   875e8:	f88d 308c 	strb.w	r3, [sp, #140]	; 0x8c
   875ec:	9605      	str	r6, [sp, #20]
   875ee:	f8cd 8004 	str.w	r8, [sp, #4]
   875f2:	e72d      	b.n	87450 <_vfiprintf_r+0x364>
   875f4:	f001 fdc4 	bl	89180 <__sinit>
   875f8:	e585      	b.n	87106 <_vfiprintf_r+0x1a>
   875fa:	9b03      	ldr	r3, [sp, #12]
   875fc:	425b      	negs	r3, r3
   875fe:	9303      	str	r3, [sp, #12]
   87600:	783b      	ldrb	r3, [r7, #0]
   87602:	f045 0504 	orr.w	r5, r5, #4
   87606:	e5ca      	b.n	8719e <_vfiprintf_r+0xb2>
   87608:	783b      	ldrb	r3, [r7, #0]
   8760a:	2b6c      	cmp	r3, #108	; 0x6c
   8760c:	bf03      	ittte	eq
   8760e:	787b      	ldrbeq	r3, [r7, #1]
   87610:	f045 0520 	orreq.w	r5, r5, #32
   87614:	3701      	addeq	r7, #1
   87616:	f045 0510 	orrne.w	r5, r5, #16
   8761a:	e5c0      	b.n	8719e <_vfiprintf_r+0xb2>
   8761c:	783b      	ldrb	r3, [r7, #0]
   8761e:	2b68      	cmp	r3, #104	; 0x68
   87620:	bf03      	ittte	eq
   87622:	787b      	ldrbeq	r3, [r7, #1]
   87624:	f445 7500 	orreq.w	r5, r5, #512	; 0x200
   87628:	3701      	addeq	r7, #1
   8762a:	f045 0540 	orrne.w	r5, r5, #64	; 0x40
   8762e:	e5b6      	b.n	8719e <_vfiprintf_r+0xb2>
   87630:	f045 0a10 	orr.w	sl, r5, #16
   87634:	f01a 0820 	ands.w	r8, sl, #32
   87638:	f000 827e 	beq.w	87b38 <_vfiprintf_r+0xa4c>
   8763c:	9e05      	ldr	r6, [sp, #20]
   8763e:	2301      	movs	r3, #1
   87640:	3607      	adds	r6, #7
   87642:	f026 0607 	bic.w	r6, r6, #7
   87646:	4632      	mov	r2, r6
   87648:	f8d6 8004 	ldr.w	r8, [r6, #4]
   8764c:	f852 6b08 	ldr.w	r6, [r2], #8
   87650:	9205      	str	r2, [sp, #20]
   87652:	e690      	b.n	87376 <_vfiprintf_r+0x28a>
   87654:	783b      	ldrb	r3, [r7, #0]
   87656:	f88d 803b 	strb.w	r8, [sp, #59]	; 0x3b
   8765a:	e5a0      	b.n	8719e <_vfiprintf_r+0xb2>
   8765c:	2230      	movs	r2, #48	; 0x30
   8765e:	f88d 203c 	strb.w	r2, [sp, #60]	; 0x3c
   87662:	2278      	movs	r2, #120	; 0x78
   87664:	9b05      	ldr	r3, [sp, #20]
   87666:	f88d 203d 	strb.w	r2, [sp, #61]	; 0x3d
   8766a:	f853 6b04 	ldr.w	r6, [r3], #4
   8766e:	4abe      	ldr	r2, [pc, #760]	; (87968 <_vfiprintf_r+0x87c>)
   87670:	9305      	str	r3, [sp, #20]
   87672:	f04f 0800 	mov.w	r8, #0
   87676:	2302      	movs	r3, #2
   87678:	f045 0a02 	orr.w	sl, r5, #2
   8767c:	9209      	str	r2, [sp, #36]	; 0x24
   8767e:	e67a      	b.n	87376 <_vfiprintf_r+0x28a>
   87680:	06ae      	lsls	r6, r5, #26
   87682:	f100 82a4 	bmi.w	87bce <_vfiprintf_r+0xae2>
   87686:	06ec      	lsls	r4, r5, #27
   87688:	f100 8359 	bmi.w	87d3e <_vfiprintf_r+0xc52>
   8768c:	0668      	lsls	r0, r5, #25
   8768e:	f100 83b0 	bmi.w	87df2 <_vfiprintf_r+0xd06>
   87692:	05a9      	lsls	r1, r5, #22
   87694:	f140 8353 	bpl.w	87d3e <_vfiprintf_r+0xc52>
   87698:	9e05      	ldr	r6, [sp, #20]
   8769a:	9a04      	ldr	r2, [sp, #16]
   8769c:	f856 3b04 	ldr.w	r3, [r6], #4
   876a0:	701a      	strb	r2, [r3, #0]
   876a2:	9605      	str	r6, [sp, #20]
   876a4:	e55b      	b.n	8715e <_vfiprintf_r+0x72>
   876a6:	9c06      	ldr	r4, [sp, #24]
   876a8:	4620      	mov	r0, r4
   876aa:	f002 f987 	bl	899bc <_localeconv_r>
   876ae:	6843      	ldr	r3, [r0, #4]
   876b0:	4618      	mov	r0, r3
   876b2:	930b      	str	r3, [sp, #44]	; 0x2c
   876b4:	f7fd ff2a 	bl	8550c <strlen>
   876b8:	4603      	mov	r3, r0
   876ba:	4620      	mov	r0, r4
   876bc:	930c      	str	r3, [sp, #48]	; 0x30
   876be:	461c      	mov	r4, r3
   876c0:	f002 f97c 	bl	899bc <_localeconv_r>
   876c4:	6883      	ldr	r3, [r0, #8]
   876c6:	930a      	str	r3, [sp, #40]	; 0x28
   876c8:	2c00      	cmp	r4, #0
   876ca:	f43f ade2 	beq.w	87292 <_vfiprintf_r+0x1a6>
   876ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   876d0:	2b00      	cmp	r3, #0
   876d2:	f43f adde 	beq.w	87292 <_vfiprintf_r+0x1a6>
   876d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   876d8:	781b      	ldrb	r3, [r3, #0]
   876da:	2b00      	cmp	r3, #0
   876dc:	f43f add9 	beq.w	87292 <_vfiprintf_r+0x1a6>
   876e0:	783b      	ldrb	r3, [r7, #0]
   876e2:	f445 6580 	orr.w	r5, r5, #1024	; 0x400
   876e6:	e55a      	b.n	8719e <_vfiprintf_r+0xb2>
   876e8:	783b      	ldrb	r3, [r7, #0]
   876ea:	f045 0501 	orr.w	r5, r5, #1
   876ee:	e556      	b.n	8719e <_vfiprintf_r+0xb2>
   876f0:	f89d 303b 	ldrb.w	r3, [sp, #59]	; 0x3b
   876f4:	2b00      	cmp	r3, #0
   876f6:	f47f adcc 	bne.w	87292 <_vfiprintf_r+0x1a6>
   876fa:	2320      	movs	r3, #32
   876fc:	f88d 303b 	strb.w	r3, [sp, #59]	; 0x3b
   87700:	783b      	ldrb	r3, [r7, #0]
   87702:	e54c      	b.n	8719e <_vfiprintf_r+0xb2>
   87704:	783b      	ldrb	r3, [r7, #0]
   87706:	f045 0580 	orr.w	r5, r5, #128	; 0x80
   8770a:	e548      	b.n	8719e <_vfiprintf_r+0xb2>
   8770c:	4639      	mov	r1, r7
   8770e:	f811 3b01 	ldrb.w	r3, [r1], #1
   87712:	2b2a      	cmp	r3, #42	; 0x2a
   87714:	f000 83a6 	beq.w	87e64 <_vfiprintf_r+0xd78>
   87718:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   8771c:	2a09      	cmp	r2, #9
   8771e:	460f      	mov	r7, r1
   87720:	f04f 0b00 	mov.w	fp, #0
   87724:	f63f ad3c 	bhi.w	871a0 <_vfiprintf_r+0xb4>
   87728:	f817 3b01 	ldrb.w	r3, [r7], #1
   8772c:	eb0b 0b8b 	add.w	fp, fp, fp, lsl #2
   87730:	eb02 0b4b 	add.w	fp, r2, fp, lsl #1
   87734:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   87738:	2a09      	cmp	r2, #9
   8773a:	d9f5      	bls.n	87728 <_vfiprintf_r+0x63c>
   8773c:	e530      	b.n	871a0 <_vfiprintf_r+0xb4>
   8773e:	46aa      	mov	sl, r5
   87740:	2b01      	cmp	r3, #1
   87742:	f43f adc8 	beq.w	872d6 <_vfiprintf_r+0x1ea>
   87746:	2b02      	cmp	r3, #2
   87748:	ac3c      	add	r4, sp, #240	; 0xf0
   8774a:	d112      	bne.n	87772 <_vfiprintf_r+0x686>
   8774c:	9a09      	ldr	r2, [sp, #36]	; 0x24
   8774e:	f006 030f 	and.w	r3, r6, #15
   87752:	5cd3      	ldrb	r3, [r2, r3]
   87754:	0936      	lsrs	r6, r6, #4
   87756:	ea46 7608 	orr.w	r6, r6, r8, lsl #28
   8775a:	ea4f 1818 	mov.w	r8, r8, lsr #4
   8775e:	f804 3d01 	strb.w	r3, [r4, #-1]!
   87762:	ea56 0308 	orrs.w	r3, r6, r8
   87766:	d1f2      	bne.n	8774e <_vfiprintf_r+0x662>
   87768:	ab3c      	add	r3, sp, #240	; 0xf0
   8776a:	1b1b      	subs	r3, r3, r4
   8776c:	4655      	mov	r5, sl
   8776e:	9301      	str	r3, [sp, #4]
   87770:	e5be      	b.n	872f0 <_vfiprintf_r+0x204>
   87772:	f006 0307 	and.w	r3, r6, #7
   87776:	08f6      	lsrs	r6, r6, #3
   87778:	ea46 7648 	orr.w	r6, r6, r8, lsl #29
   8777c:	ea4f 08d8 	mov.w	r8, r8, lsr #3
   87780:	3330      	adds	r3, #48	; 0x30
   87782:	ea56 0108 	orrs.w	r1, r6, r8
   87786:	4622      	mov	r2, r4
   87788:	f804 3d01 	strb.w	r3, [r4, #-1]!
   8778c:	d1f1      	bne.n	87772 <_vfiprintf_r+0x686>
   8778e:	f01a 0f01 	tst.w	sl, #1
   87792:	d0e9      	beq.n	87768 <_vfiprintf_r+0x67c>
   87794:	2b30      	cmp	r3, #48	; 0x30
   87796:	d0e7      	beq.n	87768 <_vfiprintf_r+0x67c>
   87798:	2330      	movs	r3, #48	; 0x30
   8779a:	3a02      	subs	r2, #2
   8779c:	f804 3c01 	strb.w	r3, [r4, #-1]
   877a0:	ab3c      	add	r3, sp, #240	; 0xf0
   877a2:	1a9b      	subs	r3, r3, r2
   877a4:	4655      	mov	r5, sl
   877a6:	4614      	mov	r4, r2
   877a8:	9301      	str	r3, [sp, #4]
   877aa:	e5a1      	b.n	872f0 <_vfiprintf_r+0x204>
   877ac:	2301      	movs	r3, #1
   877ae:	9a01      	ldr	r2, [sp, #4]
   877b0:	9413      	str	r4, [sp, #76]	; 0x4c
   877b2:	9311      	str	r3, [sp, #68]	; 0x44
   877b4:	9214      	str	r2, [sp, #80]	; 0x50
   877b6:	9212      	str	r2, [sp, #72]	; 0x48
   877b8:	f10d 094c 	add.w	r9, sp, #76	; 0x4c
   877bc:	f109 0908 	add.w	r9, r9, #8
   877c0:	e6ad      	b.n	8751e <_vfiprintf_r+0x432>
   877c2:	9b03      	ldr	r3, [sp, #12]
   877c4:	eba3 0608 	sub.w	r6, r3, r8
   877c8:	2e00      	cmp	r6, #0
   877ca:	f77f ae89 	ble.w	874e0 <_vfiprintf_r+0x3f4>
   877ce:	2e10      	cmp	r6, #16
   877d0:	f8df a198 	ldr.w	sl, [pc, #408]	; 8796c <_vfiprintf_r+0x880>
   877d4:	dd38      	ble.n	87848 <_vfiprintf_r+0x75c>
   877d6:	4653      	mov	r3, sl
   877d8:	46cc      	mov	ip, r9
   877da:	46ba      	mov	sl, r7
   877dc:	46c1      	mov	r9, r8
   877de:	9407      	str	r4, [sp, #28]
   877e0:	46a8      	mov	r8, r5
   877e2:	461f      	mov	r7, r3
   877e4:	9c06      	ldr	r4, [sp, #24]
   877e6:	9d02      	ldr	r5, [sp, #8]
   877e8:	e007      	b.n	877fa <_vfiprintf_r+0x70e>
   877ea:	f101 0e02 	add.w	lr, r1, #2
   877ee:	4601      	mov	r1, r0
   877f0:	f10c 0c08 	add.w	ip, ip, #8
   877f4:	3e10      	subs	r6, #16
   877f6:	2e10      	cmp	r6, #16
   877f8:	dd1e      	ble.n	87838 <_vfiprintf_r+0x74c>
   877fa:	2310      	movs	r3, #16
   877fc:	1c48      	adds	r0, r1, #1
   877fe:	3210      	adds	r2, #16
   87800:	2807      	cmp	r0, #7
   87802:	e9cd 0211 	strd	r0, r2, [sp, #68]	; 0x44
   87806:	f8cc 7000 	str.w	r7, [ip]
   8780a:	f8cc 3004 	str.w	r3, [ip, #4]
   8780e:	ddec      	ble.n	877ea <_vfiprintf_r+0x6fe>
   87810:	2a00      	cmp	r2, #0
   87812:	f000 8092 	beq.w	8793a <_vfiprintf_r+0x84e>
   87816:	4629      	mov	r1, r5
   87818:	4620      	mov	r0, r4
   8781a:	aa10      	add	r2, sp, #64	; 0x40
   8781c:	f7ff fc2a 	bl	87074 <__sprint_r.part.0>
   87820:	2800      	cmp	r0, #0
   87822:	f47f adec 	bne.w	873fe <_vfiprintf_r+0x312>
   87826:	e9dd 1211 	ldrd	r1, r2, [sp, #68]	; 0x44
   8782a:	3e10      	subs	r6, #16
   8782c:	2e10      	cmp	r6, #16
   8782e:	f10d 0c4c 	add.w	ip, sp, #76	; 0x4c
   87832:	f101 0e01 	add.w	lr, r1, #1
   87836:	dce0      	bgt.n	877fa <_vfiprintf_r+0x70e>
   87838:	463b      	mov	r3, r7
   8783a:	4645      	mov	r5, r8
   8783c:	4657      	mov	r7, sl
   8783e:	46c8      	mov	r8, r9
   87840:	4670      	mov	r0, lr
   87842:	46e1      	mov	r9, ip
   87844:	469a      	mov	sl, r3
   87846:	9c07      	ldr	r4, [sp, #28]
   87848:	4432      	add	r2, r6
   8784a:	2807      	cmp	r0, #7
   8784c:	e9cd 0211 	strd	r0, r2, [sp, #68]	; 0x44
   87850:	f8c9 a000 	str.w	sl, [r9]
   87854:	f8c9 6004 	str.w	r6, [r9, #4]
   87858:	f340 8196 	ble.w	87b88 <_vfiprintf_r+0xa9c>
   8785c:	2a00      	cmp	r2, #0
   8785e:	f000 829a 	beq.w	87d96 <_vfiprintf_r+0xcaa>
   87862:	9902      	ldr	r1, [sp, #8]
   87864:	9806      	ldr	r0, [sp, #24]
   87866:	aa10      	add	r2, sp, #64	; 0x40
   87868:	f7ff fc04 	bl	87074 <__sprint_r.part.0>
   8786c:	2800      	cmp	r0, #0
   8786e:	f47f adc6 	bne.w	873fe <_vfiprintf_r+0x312>
   87872:	e9dd 1211 	ldrd	r1, r2, [sp, #68]	; 0x44
   87876:	9b01      	ldr	r3, [sp, #4]
   87878:	f10d 094c 	add.w	r9, sp, #76	; 0x4c
   8787c:	ebab 0603 	sub.w	r6, fp, r3
   87880:	2e00      	cmp	r6, #0
   87882:	f101 0001 	add.w	r0, r1, #1
   87886:	f77f ae31 	ble.w	874ec <_vfiprintf_r+0x400>
   8788a:	2e10      	cmp	r6, #16
   8788c:	f340 826b 	ble.w	87d66 <_vfiprintf_r+0xc7a>
   87890:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8796c <_vfiprintf_r+0x880>
   87894:	46cc      	mov	ip, r9
   87896:	4653      	mov	r3, sl
   87898:	46c1      	mov	r9, r8
   8789a:	46ba      	mov	sl, r7
   8789c:	46a8      	mov	r8, r5
   8789e:	9407      	str	r4, [sp, #28]
   878a0:	f04f 0b10 	mov.w	fp, #16
   878a4:	461f      	mov	r7, r3
   878a6:	9c06      	ldr	r4, [sp, #24]
   878a8:	9d02      	ldr	r5, [sp, #8]
   878aa:	e007      	b.n	878bc <_vfiprintf_r+0x7d0>
   878ac:	f101 0e02 	add.w	lr, r1, #2
   878b0:	4601      	mov	r1, r0
   878b2:	f10c 0c08 	add.w	ip, ip, #8
   878b6:	3e10      	subs	r6, #16
   878b8:	2e10      	cmp	r6, #16
   878ba:	dd19      	ble.n	878f0 <_vfiprintf_r+0x804>
   878bc:	1c48      	adds	r0, r1, #1
   878be:	3210      	adds	r2, #16
   878c0:	2807      	cmp	r0, #7
   878c2:	e9cc 7b00 	strd	r7, fp, [ip]
   878c6:	e9cd 0211 	strd	r0, r2, [sp, #68]	; 0x44
   878ca:	ddef      	ble.n	878ac <_vfiprintf_r+0x7c0>
   878cc:	b332      	cbz	r2, 8791c <_vfiprintf_r+0x830>
   878ce:	4629      	mov	r1, r5
   878d0:	4620      	mov	r0, r4
   878d2:	aa10      	add	r2, sp, #64	; 0x40
   878d4:	f7ff fbce 	bl	87074 <__sprint_r.part.0>
   878d8:	2800      	cmp	r0, #0
   878da:	f47f ad90 	bne.w	873fe <_vfiprintf_r+0x312>
   878de:	e9dd 1211 	ldrd	r1, r2, [sp, #68]	; 0x44
   878e2:	3e10      	subs	r6, #16
   878e4:	2e10      	cmp	r6, #16
   878e6:	f10d 0c4c 	add.w	ip, sp, #76	; 0x4c
   878ea:	f101 0e01 	add.w	lr, r1, #1
   878ee:	dce5      	bgt.n	878bc <_vfiprintf_r+0x7d0>
   878f0:	463b      	mov	r3, r7
   878f2:	4645      	mov	r5, r8
   878f4:	4657      	mov	r7, sl
   878f6:	46c8      	mov	r8, r9
   878f8:	4670      	mov	r0, lr
   878fa:	46e1      	mov	r9, ip
   878fc:	469a      	mov	sl, r3
   878fe:	9c07      	ldr	r4, [sp, #28]
   87900:	4432      	add	r2, r6
   87902:	2807      	cmp	r0, #7
   87904:	e9cd 0211 	strd	r0, r2, [sp, #68]	; 0x44
   87908:	f8c9 a000 	str.w	sl, [r9]
   8790c:	f8c9 6004 	str.w	r6, [r9, #4]
   87910:	f300 80e9 	bgt.w	87ae6 <_vfiprintf_r+0x9fa>
   87914:	f109 0908 	add.w	r9, r9, #8
   87918:	3001      	adds	r0, #1
   8791a:	e5e7      	b.n	874ec <_vfiprintf_r+0x400>
   8791c:	f04f 0e01 	mov.w	lr, #1
   87920:	4611      	mov	r1, r2
   87922:	f10d 0c4c 	add.w	ip, sp, #76	; 0x4c
   87926:	e7c6      	b.n	878b6 <_vfiprintf_r+0x7ca>
   87928:	9902      	ldr	r1, [sp, #8]
   8792a:	9806      	ldr	r0, [sp, #24]
   8792c:	aa10      	add	r2, sp, #64	; 0x40
   8792e:	f7ff fba1 	bl	87074 <__sprint_r.part.0>
   87932:	2800      	cmp	r0, #0
   87934:	f43f ae05 	beq.w	87542 <_vfiprintf_r+0x456>
   87938:	e561      	b.n	873fe <_vfiprintf_r+0x312>
   8793a:	f04f 0e01 	mov.w	lr, #1
   8793e:	4611      	mov	r1, r2
   87940:	f10d 0c4c 	add.w	ip, sp, #76	; 0x4c
   87944:	e756      	b.n	877f4 <_vfiprintf_r+0x708>
   87946:	2a00      	cmp	r2, #0
   87948:	f000 80de 	beq.w	87b08 <_vfiprintf_r+0xa1c>
   8794c:	9902      	ldr	r1, [sp, #8]
   8794e:	9806      	ldr	r0, [sp, #24]
   87950:	aa10      	add	r2, sp, #64	; 0x40
   87952:	f7ff fb8f 	bl	87074 <__sprint_r.part.0>
   87956:	2800      	cmp	r0, #0
   87958:	f47f ad51 	bne.w	873fe <_vfiprintf_r+0x312>
   8795c:	e9dd 1211 	ldrd	r1, r2, [sp, #68]	; 0x44
   87960:	f10d 094c 	add.w	r9, sp, #76	; 0x4c
   87964:	1c48      	adds	r0, r1, #1
   87966:	e59a      	b.n	8749e <_vfiprintf_r+0x3b2>
   87968:	0008c1dc 	.word	0x0008c1dc
   8796c:	0008c240 	.word	0x0008c240
   87970:	2202      	movs	r2, #2
   87972:	2001      	movs	r0, #1
   87974:	ab0f      	add	r3, sp, #60	; 0x3c
   87976:	9313      	str	r3, [sp, #76]	; 0x4c
   87978:	f10d 094c 	add.w	r9, sp, #76	; 0x4c
   8797c:	9214      	str	r2, [sp, #80]	; 0x50
   8797e:	4601      	mov	r1, r0
   87980:	f109 0908 	add.w	r9, r9, #8
   87984:	1c48      	adds	r0, r1, #1
   87986:	e5a7      	b.n	874d8 <_vfiprintf_r+0x3ec>
   87988:	2e10      	cmp	r6, #16
   8798a:	f340 8245 	ble.w	87e18 <_vfiprintf_r+0xd2c>
   8798e:	e9dd 3211 	ldrd	r3, r2, [sp, #68]	; 0x44
   87992:	f8df a2f0 	ldr.w	sl, [pc, #752]	; 87c84 <_vfiprintf_r+0xb98>
   87996:	4619      	mov	r1, r3
   87998:	4653      	mov	r3, sl
   8799a:	46cc      	mov	ip, r9
   8799c:	46ba      	mov	sl, r7
   8799e:	46c1      	mov	r9, r8
   879a0:	940d      	str	r4, [sp, #52]	; 0x34
   879a2:	46a8      	mov	r8, r5
   879a4:	461f      	mov	r7, r3
   879a6:	9c06      	ldr	r4, [sp, #24]
   879a8:	9d02      	ldr	r5, [sp, #8]
   879aa:	e007      	b.n	879bc <_vfiprintf_r+0x8d0>
   879ac:	f101 0e02 	add.w	lr, r1, #2
   879b0:	4601      	mov	r1, r0
   879b2:	f10c 0c08 	add.w	ip, ip, #8
   879b6:	3e10      	subs	r6, #16
   879b8:	2e10      	cmp	r6, #16
   879ba:	dd1c      	ble.n	879f6 <_vfiprintf_r+0x90a>
   879bc:	2310      	movs	r3, #16
   879be:	1c48      	adds	r0, r1, #1
   879c0:	3210      	adds	r2, #16
   879c2:	2807      	cmp	r0, #7
   879c4:	e9cd 0211 	strd	r0, r2, [sp, #68]	; 0x44
   879c8:	f8cc 7000 	str.w	r7, [ip]
   879cc:	f8cc 3004 	str.w	r3, [ip, #4]
   879d0:	ddec      	ble.n	879ac <_vfiprintf_r+0x8c0>
   879d2:	b332      	cbz	r2, 87a22 <_vfiprintf_r+0x936>
   879d4:	4629      	mov	r1, r5
   879d6:	4620      	mov	r0, r4
   879d8:	aa10      	add	r2, sp, #64	; 0x40
   879da:	f7ff fb4b 	bl	87074 <__sprint_r.part.0>
   879de:	2800      	cmp	r0, #0
   879e0:	f47f ad0d 	bne.w	873fe <_vfiprintf_r+0x312>
   879e4:	e9dd 1211 	ldrd	r1, r2, [sp, #68]	; 0x44
   879e8:	3e10      	subs	r6, #16
   879ea:	2e10      	cmp	r6, #16
   879ec:	f10d 0c4c 	add.w	ip, sp, #76	; 0x4c
   879f0:	f101 0e01 	add.w	lr, r1, #1
   879f4:	dce2      	bgt.n	879bc <_vfiprintf_r+0x8d0>
   879f6:	463b      	mov	r3, r7
   879f8:	4645      	mov	r5, r8
   879fa:	4657      	mov	r7, sl
   879fc:	46c8      	mov	r8, r9
   879fe:	4671      	mov	r1, lr
   87a00:	46e1      	mov	r9, ip
   87a02:	469a      	mov	sl, r3
   87a04:	9c0d      	ldr	r4, [sp, #52]	; 0x34
   87a06:	4432      	add	r2, r6
   87a08:	2907      	cmp	r1, #7
   87a0a:	e9cd 1211 	strd	r1, r2, [sp, #68]	; 0x44
   87a0e:	f8c9 a000 	str.w	sl, [r9]
   87a12:	f8c9 6004 	str.w	r6, [r9, #4]
   87a16:	f300 80a7 	bgt.w	87b68 <_vfiprintf_r+0xa7c>
   87a1a:	f109 0908 	add.w	r9, r9, #8
   87a1e:	1c48      	adds	r0, r1, #1
   87a20:	e52b      	b.n	8747a <_vfiprintf_r+0x38e>
   87a22:	4611      	mov	r1, r2
   87a24:	f04f 0e01 	mov.w	lr, #1
   87a28:	f10d 0c4c 	add.w	ip, sp, #76	; 0x4c
   87a2c:	e7c3      	b.n	879b6 <_vfiprintf_r+0x8ca>
   87a2e:	076c      	lsls	r4, r5, #29
   87a30:	9211      	str	r2, [sp, #68]	; 0x44
   87a32:	d550      	bpl.n	87ad6 <_vfiprintf_r+0x9ea>
   87a34:	9b03      	ldr	r3, [sp, #12]
   87a36:	eba3 0408 	sub.w	r4, r3, r8
   87a3a:	2c00      	cmp	r4, #0
   87a3c:	dd4b      	ble.n	87ad6 <_vfiprintf_r+0x9ea>
   87a3e:	f10d 094c 	add.w	r9, sp, #76	; 0x4c
   87a42:	2c10      	cmp	r4, #16
   87a44:	f340 81f8 	ble.w	87e38 <_vfiprintf_r+0xd4c>
   87a48:	f8df a238 	ldr.w	sl, [pc, #568]	; 87c84 <_vfiprintf_r+0xb98>
   87a4c:	2510      	movs	r5, #16
   87a4e:	4653      	mov	r3, sl
   87a50:	9911      	ldr	r1, [sp, #68]	; 0x44
   87a52:	46ba      	mov	sl, r7
   87a54:	9e06      	ldr	r6, [sp, #24]
   87a56:	461f      	mov	r7, r3
   87a58:	f8dd b008 	ldr.w	fp, [sp, #8]
   87a5c:	e006      	b.n	87a6c <_vfiprintf_r+0x980>
   87a5e:	1c88      	adds	r0, r1, #2
   87a60:	4619      	mov	r1, r3
   87a62:	f109 0908 	add.w	r9, r9, #8
   87a66:	3c10      	subs	r4, #16
   87a68:	2c10      	cmp	r4, #16
   87a6a:	dd19      	ble.n	87aa0 <_vfiprintf_r+0x9b4>
   87a6c:	1c4b      	adds	r3, r1, #1
   87a6e:	3210      	adds	r2, #16
   87a70:	2b07      	cmp	r3, #7
   87a72:	e9c9 7500 	strd	r7, r5, [r9]
   87a76:	e9cd 3211 	strd	r3, r2, [sp, #68]	; 0x44
   87a7a:	ddf0      	ble.n	87a5e <_vfiprintf_r+0x972>
   87a7c:	b332      	cbz	r2, 87acc <_vfiprintf_r+0x9e0>
   87a7e:	4659      	mov	r1, fp
   87a80:	4630      	mov	r0, r6
   87a82:	aa10      	add	r2, sp, #64	; 0x40
   87a84:	f7ff faf6 	bl	87074 <__sprint_r.part.0>
   87a88:	2800      	cmp	r0, #0
   87a8a:	f47f acb8 	bne.w	873fe <_vfiprintf_r+0x312>
   87a8e:	e9dd 1211 	ldrd	r1, r2, [sp, #68]	; 0x44
   87a92:	3c10      	subs	r4, #16
   87a94:	2c10      	cmp	r4, #16
   87a96:	f10d 094c 	add.w	r9, sp, #76	; 0x4c
   87a9a:	f101 0001 	add.w	r0, r1, #1
   87a9e:	dce5      	bgt.n	87a6c <_vfiprintf_r+0x980>
   87aa0:	463b      	mov	r3, r7
   87aa2:	4657      	mov	r7, sl
   87aa4:	469a      	mov	sl, r3
   87aa6:	4422      	add	r2, r4
   87aa8:	2807      	cmp	r0, #7
   87aaa:	e9c9 a400 	strd	sl, r4, [r9]
   87aae:	e9cd 0211 	strd	r0, r2, [sp, #68]	; 0x44
   87ab2:	f77f ad3c 	ble.w	8752e <_vfiprintf_r+0x442>
   87ab6:	b172      	cbz	r2, 87ad6 <_vfiprintf_r+0x9ea>
   87ab8:	9902      	ldr	r1, [sp, #8]
   87aba:	9806      	ldr	r0, [sp, #24]
   87abc:	aa10      	add	r2, sp, #64	; 0x40
   87abe:	f7ff fad9 	bl	87074 <__sprint_r.part.0>
   87ac2:	2800      	cmp	r0, #0
   87ac4:	f47f ac9b 	bne.w	873fe <_vfiprintf_r+0x312>
   87ac8:	9a12      	ldr	r2, [sp, #72]	; 0x48
   87aca:	e530      	b.n	8752e <_vfiprintf_r+0x442>
   87acc:	2001      	movs	r0, #1
   87ace:	4611      	mov	r1, r2
   87ad0:	f10d 094c 	add.w	r9, sp, #76	; 0x4c
   87ad4:	e7c7      	b.n	87a66 <_vfiprintf_r+0x97a>
   87ad6:	e9dd 2303 	ldrd	r2, r3, [sp, #12]
   87ada:	4542      	cmp	r2, r8
   87adc:	bfac      	ite	ge
   87ade:	189b      	addge	r3, r3, r2
   87ae0:	4443      	addlt	r3, r8
   87ae2:	9304      	str	r3, [sp, #16]
   87ae4:	e52d      	b.n	87542 <_vfiprintf_r+0x456>
   87ae6:	2a00      	cmp	r2, #0
   87ae8:	f43f ae60 	beq.w	877ac <_vfiprintf_r+0x6c0>
   87aec:	9902      	ldr	r1, [sp, #8]
   87aee:	9806      	ldr	r0, [sp, #24]
   87af0:	aa10      	add	r2, sp, #64	; 0x40
   87af2:	f7ff fabf 	bl	87074 <__sprint_r.part.0>
   87af6:	2800      	cmp	r0, #0
   87af8:	f47f ac81 	bne.w	873fe <_vfiprintf_r+0x312>
   87afc:	9811      	ldr	r0, [sp, #68]	; 0x44
   87afe:	9a12      	ldr	r2, [sp, #72]	; 0x48
   87b00:	f10d 094c 	add.w	r9, sp, #76	; 0x4c
   87b04:	3001      	adds	r0, #1
   87b06:	e4f1      	b.n	874ec <_vfiprintf_r+0x400>
   87b08:	9b07      	ldr	r3, [sp, #28]
   87b0a:	2b00      	cmp	r3, #0
   87b0c:	d169      	bne.n	87be2 <_vfiprintf_r+0xaf6>
   87b0e:	2001      	movs	r0, #1
   87b10:	4611      	mov	r1, r2
   87b12:	f10d 094c 	add.w	r9, sp, #76	; 0x4c
   87b16:	e4df      	b.n	874d8 <_vfiprintf_r+0x3ec>
   87b18:	9211      	str	r2, [sp, #68]	; 0x44
   87b1a:	f10d 094c 	add.w	r9, sp, #76	; 0x4c
   87b1e:	e458      	b.n	873d2 <_vfiprintf_r+0x2e6>
   87b20:	f1bb 0f00 	cmp.w	fp, #0
   87b24:	f47f abdc 	bne.w	872e0 <_vfiprintf_r+0x1f4>
   87b28:	4655      	mov	r5, sl
   87b2a:	f04f 0b00 	mov.w	fp, #0
   87b2e:	ac3c      	add	r4, sp, #240	; 0xf0
   87b30:	f8cd b004 	str.w	fp, [sp, #4]
   87b34:	f7ff bbdc 	b.w	872f0 <_vfiprintf_r+0x204>
   87b38:	f01a 0310 	ands.w	r3, sl, #16
   87b3c:	d140      	bne.n	87bc0 <_vfiprintf_r+0xad4>
   87b3e:	f01a 0240 	ands.w	r2, sl, #64	; 0x40
   87b42:	d039      	beq.n	87bb8 <_vfiprintf_r+0xacc>
   87b44:	9e05      	ldr	r6, [sp, #20]
   87b46:	4698      	mov	r8, r3
   87b48:	f856 2b04 	ldr.w	r2, [r6], #4
   87b4c:	2301      	movs	r3, #1
   87b4e:	9605      	str	r6, [sp, #20]
   87b50:	b296      	uxth	r6, r2
   87b52:	e410      	b.n	87376 <_vfiprintf_r+0x28a>
   87b54:	232d      	movs	r3, #45	; 0x2d
   87b56:	4276      	negs	r6, r6
   87b58:	f88d 303b 	strb.w	r3, [sp, #59]	; 0x3b
   87b5c:	46aa      	mov	sl, r5
   87b5e:	f04f 0301 	mov.w	r3, #1
   87b62:	eb68 0848 	sbc.w	r8, r8, r8, lsl #1
   87b66:	e40a      	b.n	8737e <_vfiprintf_r+0x292>
   87b68:	2a00      	cmp	r2, #0
   87b6a:	d06f      	beq.n	87c4c <_vfiprintf_r+0xb60>
   87b6c:	9902      	ldr	r1, [sp, #8]
   87b6e:	9806      	ldr	r0, [sp, #24]
   87b70:	aa10      	add	r2, sp, #64	; 0x40
   87b72:	f7ff fa7f 	bl	87074 <__sprint_r.part.0>
   87b76:	2800      	cmp	r0, #0
   87b78:	f47f ac41 	bne.w	873fe <_vfiprintf_r+0x312>
   87b7c:	f10d 094c 	add.w	r9, sp, #76	; 0x4c
   87b80:	e478      	b.n	87474 <_vfiprintf_r+0x388>
   87b82:	ac3c      	add	r4, sp, #240	; 0xf0
   87b84:	f7ff bbb4 	b.w	872f0 <_vfiprintf_r+0x204>
   87b88:	4601      	mov	r1, r0
   87b8a:	f109 0908 	add.w	r9, r9, #8
   87b8e:	3001      	adds	r0, #1
   87b90:	e4a6      	b.n	874e0 <_vfiprintf_r+0x3f4>
   87b92:	f415 7800 	ands.w	r8, r5, #512	; 0x200
   87b96:	f040 811d 	bne.w	87dd4 <_vfiprintf_r+0xce8>
   87b9a:	9b05      	ldr	r3, [sp, #20]
   87b9c:	f853 6b04 	ldr.w	r6, [r3], #4
   87ba0:	9305      	str	r3, [sp, #20]
   87ba2:	f7ff bbe5 	b.w	87370 <_vfiprintf_r+0x284>
   87ba6:	05aa      	lsls	r2, r5, #22
   87ba8:	f100 810e 	bmi.w	87dc8 <_vfiprintf_r+0xcdc>
   87bac:	ea4f 78e3 	mov.w	r8, r3, asr #31
   87bb0:	461e      	mov	r6, r3
   87bb2:	4643      	mov	r3, r8
   87bb4:	f7ff bb82 	b.w	872bc <_vfiprintf_r+0x1d0>
   87bb8:	f41a 7800 	ands.w	r8, sl, #512	; 0x200
   87bbc:	f040 80fb 	bne.w	87db6 <_vfiprintf_r+0xcca>
   87bc0:	9a05      	ldr	r2, [sp, #20]
   87bc2:	2301      	movs	r3, #1
   87bc4:	f852 6b04 	ldr.w	r6, [r2], #4
   87bc8:	9205      	str	r2, [sp, #20]
   87bca:	f7ff bbd4 	b.w	87376 <_vfiprintf_r+0x28a>
   87bce:	e9dd 1604 	ldrd	r1, r6, [sp, #16]
   87bd2:	f856 2b04 	ldr.w	r2, [r6], #4
   87bd6:	17cb      	asrs	r3, r1, #31
   87bd8:	e9c2 1300 	strd	r1, r3, [r2]
   87bdc:	9605      	str	r6, [sp, #20]
   87bde:	f7ff babe 	b.w	8715e <_vfiprintf_r+0x72>
   87be2:	2202      	movs	r2, #2
   87be4:	ab0f      	add	r3, sp, #60	; 0x3c
   87be6:	9313      	str	r3, [sp, #76]	; 0x4c
   87be8:	f10d 094c 	add.w	r9, sp, #76	; 0x4c
   87bec:	9214      	str	r2, [sp, #80]	; 0x50
   87bee:	e6c7      	b.n	87980 <_vfiprintf_r+0x894>
   87bf0:	4a25      	ldr	r2, [pc, #148]	; (87c88 <_vfiprintf_r+0xb9c>)
   87bf2:	9209      	str	r2, [sp, #36]	; 0x24
   87bf4:	f015 0820 	ands.w	r8, r5, #32
   87bf8:	d036      	beq.n	87c68 <_vfiprintf_r+0xb7c>
   87bfa:	9e05      	ldr	r6, [sp, #20]
   87bfc:	3607      	adds	r6, #7
   87bfe:	f026 0607 	bic.w	r6, r6, #7
   87c02:	4632      	mov	r2, r6
   87c04:	f8d6 8004 	ldr.w	r8, [r6, #4]
   87c08:	f852 6b08 	ldr.w	r6, [r2], #8
   87c0c:	9205      	str	r2, [sp, #20]
   87c0e:	07ea      	lsls	r2, r5, #31
   87c10:	d509      	bpl.n	87c26 <_vfiprintf_r+0xb3a>
   87c12:	ea56 0208 	orrs.w	r2, r6, r8
   87c16:	d006      	beq.n	87c26 <_vfiprintf_r+0xb3a>
   87c18:	f88d 303d 	strb.w	r3, [sp, #61]	; 0x3d
   87c1c:	2330      	movs	r3, #48	; 0x30
   87c1e:	f045 0502 	orr.w	r5, r5, #2
   87c22:	f88d 303c 	strb.w	r3, [sp, #60]	; 0x3c
   87c26:	2302      	movs	r3, #2
   87c28:	f425 6a80 	bic.w	sl, r5, #1024	; 0x400
   87c2c:	f7ff bba3 	b.w	87376 <_vfiprintf_r+0x28a>
   87c30:	46aa      	mov	sl, r5
   87c32:	e4ff      	b.n	87634 <_vfiprintf_r+0x548>
   87c34:	4a15      	ldr	r2, [pc, #84]	; (87c8c <_vfiprintf_r+0xba0>)
   87c36:	9209      	str	r2, [sp, #36]	; 0x24
   87c38:	e7dc      	b.n	87bf4 <_vfiprintf_r+0xb08>
   87c3a:	4620      	mov	r0, r4
   87c3c:	9605      	str	r6, [sp, #20]
   87c3e:	f7fd fc65 	bl	8550c <strlen>
   87c42:	f04f 0b00 	mov.w	fp, #0
   87c46:	9001      	str	r0, [sp, #4]
   87c48:	f7ff bb52 	b.w	872f0 <_vfiprintf_r+0x204>
   87c4c:	f89d 103b 	ldrb.w	r1, [sp, #59]	; 0x3b
   87c50:	2900      	cmp	r1, #0
   87c52:	f000 80a6 	beq.w	87da2 <_vfiprintf_r+0xcb6>
   87c56:	2001      	movs	r0, #1
   87c58:	f10d 023b 	add.w	r2, sp, #59	; 0x3b
   87c5c:	9213      	str	r2, [sp, #76]	; 0x4c
   87c5e:	f10d 094c 	add.w	r9, sp, #76	; 0x4c
   87c62:	4602      	mov	r2, r0
   87c64:	9014      	str	r0, [sp, #80]	; 0x50
   87c66:	e416      	b.n	87496 <_vfiprintf_r+0x3aa>
   87c68:	f015 0210 	ands.w	r2, r5, #16
   87c6c:	d114      	bne.n	87c98 <_vfiprintf_r+0xbac>
   87c6e:	f015 0140 	ands.w	r1, r5, #64	; 0x40
   87c72:	d00d      	beq.n	87c90 <_vfiprintf_r+0xba4>
   87c74:	9e05      	ldr	r6, [sp, #20]
   87c76:	4690      	mov	r8, r2
   87c78:	f856 2b04 	ldr.w	r2, [r6], #4
   87c7c:	9605      	str	r6, [sp, #20]
   87c7e:	b296      	uxth	r6, r2
   87c80:	e7c5      	b.n	87c0e <_vfiprintf_r+0xb22>
   87c82:	bf00      	nop
   87c84:	0008c230 	.word	0x0008c230
   87c88:	0008c1f0 	.word	0x0008c1f0
   87c8c:	0008c1dc 	.word	0x0008c1dc
   87c90:	f415 7800 	ands.w	r8, r5, #512	; 0x200
   87c94:	f040 80a6 	bne.w	87de4 <_vfiprintf_r+0xcf8>
   87c98:	9a05      	ldr	r2, [sp, #20]
   87c9a:	f852 6b04 	ldr.w	r6, [r2], #4
   87c9e:	9205      	str	r2, [sp, #20]
   87ca0:	e7b5      	b.n	87c0e <_vfiprintf_r+0xb22>
   87ca2:	2300      	movs	r3, #0
   87ca4:	f40a 6280 	and.w	r2, sl, #1024	; 0x400
   87ca8:	f8cd b004 	str.w	fp, [sp, #4]
   87cac:	f8cd a01c 	str.w	sl, [sp, #28]
   87cb0:	46bb      	mov	fp, r7
   87cb2:	f8cd 9020 	str.w	r9, [sp, #32]
   87cb6:	469a      	mov	sl, r3
   87cb8:	4617      	mov	r7, r2
   87cba:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
   87cbe:	ad3c      	add	r5, sp, #240	; 0xf0
   87cc0:	e00c      	b.n	87cdc <_vfiprintf_r+0xbf0>
   87cc2:	2300      	movs	r3, #0
   87cc4:	4630      	mov	r0, r6
   87cc6:	4641      	mov	r1, r8
   87cc8:	220a      	movs	r2, #10
   87cca:	f004 f85d 	bl	8bd88 <__aeabi_uldivmod>
   87cce:	2e0a      	cmp	r6, #10
   87cd0:	f178 0300 	sbcs.w	r3, r8, #0
   87cd4:	d31b      	bcc.n	87d0e <_vfiprintf_r+0xc22>
   87cd6:	4606      	mov	r6, r0
   87cd8:	4688      	mov	r8, r1
   87cda:	4625      	mov	r5, r4
   87cdc:	4630      	mov	r0, r6
   87cde:	4641      	mov	r1, r8
   87ce0:	220a      	movs	r2, #10
   87ce2:	2300      	movs	r3, #0
   87ce4:	f004 f850 	bl	8bd88 <__aeabi_uldivmod>
   87ce8:	3230      	adds	r2, #48	; 0x30
   87cea:	1e6c      	subs	r4, r5, #1
   87cec:	f10a 0a01 	add.w	sl, sl, #1
   87cf0:	f805 2c01 	strb.w	r2, [r5, #-1]
   87cf4:	2f00      	cmp	r7, #0
   87cf6:	d0e4      	beq.n	87cc2 <_vfiprintf_r+0xbd6>
   87cf8:	f899 3000 	ldrb.w	r3, [r9]
   87cfc:	4553      	cmp	r3, sl
   87cfe:	d1e0      	bne.n	87cc2 <_vfiprintf_r+0xbd6>
   87d00:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
   87d04:	d0dd      	beq.n	87cc2 <_vfiprintf_r+0xbd6>
   87d06:	2e0a      	cmp	r6, #10
   87d08:	f178 0300 	sbcs.w	r3, r8, #0
   87d0c:	d22e      	bcs.n	87d6c <_vfiprintf_r+0xc80>
   87d0e:	f8dd a01c 	ldr.w	sl, [sp, #28]
   87d12:	ab3c      	add	r3, sp, #240	; 0xf0
   87d14:	1b1b      	subs	r3, r3, r4
   87d16:	465f      	mov	r7, fp
   87d18:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
   87d1c:	f8dd b004 	ldr.w	fp, [sp, #4]
   87d20:	4655      	mov	r5, sl
   87d22:	f8dd 9020 	ldr.w	r9, [sp, #32]
   87d26:	9301      	str	r3, [sp, #4]
   87d28:	f7ff bae2 	b.w	872f0 <_vfiprintf_r+0x204>
   87d2c:	46aa      	mov	sl, r5
   87d2e:	f7ff bad2 	b.w	872d6 <_vfiprintf_r+0x1ea>
   87d32:	2b01      	cmp	r3, #1
   87d34:	46aa      	mov	sl, r5
   87d36:	f47f ad06 	bne.w	87746 <_vfiprintf_r+0x65a>
   87d3a:	f7ff bad1 	b.w	872e0 <_vfiprintf_r+0x1f4>
   87d3e:	9e05      	ldr	r6, [sp, #20]
   87d40:	9a04      	ldr	r2, [sp, #16]
   87d42:	f856 3b04 	ldr.w	r3, [r6], #4
   87d46:	601a      	str	r2, [r3, #0]
   87d48:	9605      	str	r6, [sp, #20]
   87d4a:	f7ff ba08 	b.w	8715e <_vfiprintf_r+0x72>
   87d4e:	f1bb 0f06 	cmp.w	fp, #6
   87d52:	46d8      	mov	r8, fp
   87d54:	bf28      	it	cs
   87d56:	f04f 0806 	movcs.w	r8, #6
   87d5a:	4c47      	ldr	r4, [pc, #284]	; (87e78 <_vfiprintf_r+0xd8c>)
   87d5c:	f8cd 8004 	str.w	r8, [sp, #4]
   87d60:	9605      	str	r6, [sp, #20]
   87d62:	f7ff bb75 	b.w	87450 <_vfiprintf_r+0x364>
   87d66:	f8df a114 	ldr.w	sl, [pc, #276]	; 87e7c <_vfiprintf_r+0xd90>
   87d6a:	e5c9      	b.n	87900 <_vfiprintf_r+0x814>
   87d6c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   87d6e:	990b      	ldr	r1, [sp, #44]	; 0x2c
   87d70:	1ae4      	subs	r4, r4, r3
   87d72:	461a      	mov	r2, r3
   87d74:	4620      	mov	r0, r4
   87d76:	f7fd fbf7 	bl	85568 <strncpy>
   87d7a:	f899 3001 	ldrb.w	r3, [r9, #1]
   87d7e:	b10b      	cbz	r3, 87d84 <_vfiprintf_r+0xc98>
   87d80:	f109 0901 	add.w	r9, r9, #1
   87d84:	4630      	mov	r0, r6
   87d86:	4641      	mov	r1, r8
   87d88:	220a      	movs	r2, #10
   87d8a:	2300      	movs	r3, #0
   87d8c:	f04f 0a00 	mov.w	sl, #0
   87d90:	f003 fffa 	bl	8bd88 <__aeabi_uldivmod>
   87d94:	e79f      	b.n	87cd6 <_vfiprintf_r+0xbea>
   87d96:	2001      	movs	r0, #1
   87d98:	4611      	mov	r1, r2
   87d9a:	f10d 094c 	add.w	r9, sp, #76	; 0x4c
   87d9e:	f7ff bb9f 	b.w	874e0 <_vfiprintf_r+0x3f4>
   87da2:	9b07      	ldr	r3, [sp, #28]
   87da4:	2b00      	cmp	r3, #0
   87da6:	f47f ade3 	bne.w	87970 <_vfiprintf_r+0x884>
   87daa:	4611      	mov	r1, r2
   87dac:	2001      	movs	r0, #1
   87dae:	f10d 094c 	add.w	r9, sp, #76	; 0x4c
   87db2:	f7ff bb95 	b.w	874e0 <_vfiprintf_r+0x3f4>
   87db6:	9e05      	ldr	r6, [sp, #20]
   87db8:	4690      	mov	r8, r2
   87dba:	f856 2b04 	ldr.w	r2, [r6], #4
   87dbe:	2301      	movs	r3, #1
   87dc0:	9605      	str	r6, [sp, #20]
   87dc2:	b2d6      	uxtb	r6, r2
   87dc4:	f7ff bad7 	b.w	87376 <_vfiprintf_r+0x28a>
   87dc8:	f343 18c0 	sbfx	r8, r3, #7, #1
   87dcc:	b25e      	sxtb	r6, r3
   87dce:	4643      	mov	r3, r8
   87dd0:	f7ff ba74 	b.w	872bc <_vfiprintf_r+0x1d0>
   87dd4:	9e05      	ldr	r6, [sp, #20]
   87dd6:	4690      	mov	r8, r2
   87dd8:	f856 3b04 	ldr.w	r3, [r6], #4
   87ddc:	9605      	str	r6, [sp, #20]
   87dde:	b2de      	uxtb	r6, r3
   87de0:	f7ff bac6 	b.w	87370 <_vfiprintf_r+0x284>
   87de4:	9e05      	ldr	r6, [sp, #20]
   87de6:	4688      	mov	r8, r1
   87de8:	f856 2b04 	ldr.w	r2, [r6], #4
   87dec:	9605      	str	r6, [sp, #20]
   87dee:	b2d6      	uxtb	r6, r2
   87df0:	e70d      	b.n	87c0e <_vfiprintf_r+0xb22>
   87df2:	9e05      	ldr	r6, [sp, #20]
   87df4:	9a04      	ldr	r2, [sp, #16]
   87df6:	f856 3b04 	ldr.w	r3, [r6], #4
   87dfa:	801a      	strh	r2, [r3, #0]
   87dfc:	9605      	str	r6, [sp, #20]
   87dfe:	f7ff b9ae 	b.w	8715e <_vfiprintf_r+0x72>
   87e02:	6d88      	ldr	r0, [r1, #88]	; 0x58
   87e04:	f001 fde4 	bl	899d0 <__retarget_lock_release_recursive>
   87e08:	f7ff ba99 	b.w	8733e <_vfiprintf_r+0x252>
   87e0c:	f8cd b004 	str.w	fp, [sp, #4]
   87e10:	9605      	str	r6, [sp, #20]
   87e12:	4683      	mov	fp, r0
   87e14:	f7ff ba6c 	b.w	872f0 <_vfiprintf_r+0x204>
   87e18:	9911      	ldr	r1, [sp, #68]	; 0x44
   87e1a:	9a12      	ldr	r2, [sp, #72]	; 0x48
   87e1c:	f8df a060 	ldr.w	sl, [pc, #96]	; 87e80 <_vfiprintf_r+0xd94>
   87e20:	3101      	adds	r1, #1
   87e22:	e5f0      	b.n	87a06 <_vfiprintf_r+0x91a>
   87e24:	9902      	ldr	r1, [sp, #8]
   87e26:	9806      	ldr	r0, [sp, #24]
   87e28:	aa10      	add	r2, sp, #64	; 0x40
   87e2a:	f7ff f923 	bl	87074 <__sprint_r.part.0>
   87e2e:	2800      	cmp	r0, #0
   87e30:	f43f aae3 	beq.w	873fa <_vfiprintf_r+0x30e>
   87e34:	f7ff bae3 	b.w	873fe <_vfiprintf_r+0x312>
   87e38:	9811      	ldr	r0, [sp, #68]	; 0x44
   87e3a:	f8df a044 	ldr.w	sl, [pc, #68]	; 87e80 <_vfiprintf_r+0xd94>
   87e3e:	3001      	adds	r0, #1
   87e40:	e631      	b.n	87aa6 <_vfiprintf_r+0x9ba>
   87e42:	9b02      	ldr	r3, [sp, #8]
   87e44:	6e5b      	ldr	r3, [r3, #100]	; 0x64
   87e46:	07db      	lsls	r3, r3, #31
   87e48:	d407      	bmi.n	87e5a <_vfiprintf_r+0xd6e>
   87e4a:	9b02      	ldr	r3, [sp, #8]
   87e4c:	899b      	ldrh	r3, [r3, #12]
   87e4e:	059f      	lsls	r7, r3, #22
   87e50:	d403      	bmi.n	87e5a <_vfiprintf_r+0xd6e>
   87e52:	9b02      	ldr	r3, [sp, #8]
   87e54:	6d98      	ldr	r0, [r3, #88]	; 0x58
   87e56:	f001 fdbb 	bl	899d0 <__retarget_lock_release_recursive>
   87e5a:	f04f 33ff 	mov.w	r3, #4294967295
   87e5e:	9304      	str	r3, [sp, #16]
   87e60:	f7ff bad6 	b.w	87410 <_vfiprintf_r+0x324>
   87e64:	9a05      	ldr	r2, [sp, #20]
   87e66:	787b      	ldrb	r3, [r7, #1]
   87e68:	460f      	mov	r7, r1
   87e6a:	f852 1b04 	ldr.w	r1, [r2], #4
   87e6e:	9205      	str	r2, [sp, #20]
   87e70:	ea41 7be1 	orr.w	fp, r1, r1, asr #31
   87e74:	f7ff b993 	b.w	8719e <_vfiprintf_r+0xb2>
   87e78:	0008c204 	.word	0x0008c204
   87e7c:	0008c240 	.word	0x0008c240
   87e80:	0008c230 	.word	0x0008c230

00087e84 <__sbprintf>:
   87e84:	b5f0      	push	{r4, r5, r6, r7, lr}
   87e86:	f44f 6c80 	mov.w	ip, #1024	; 0x400
   87e8a:	4615      	mov	r5, r2
   87e8c:	2400      	movs	r4, #0
   87e8e:	4606      	mov	r6, r0
   87e90:	461f      	mov	r7, r3
   87e92:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
   87e96:	ab1a      	add	r3, sp, #104	; 0x68
   87e98:	9300      	str	r3, [sp, #0]
   87e9a:	9304      	str	r3, [sp, #16]
   87e9c:	898b      	ldrh	r3, [r1, #12]
   87e9e:	a816      	add	r0, sp, #88	; 0x58
   87ea0:	f023 0302 	bic.w	r3, r3, #2
   87ea4:	f8ad 300c 	strh.w	r3, [sp, #12]
   87ea8:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   87eaa:	9406      	str	r4, [sp, #24]
   87eac:	9319      	str	r3, [sp, #100]	; 0x64
   87eae:	89cb      	ldrh	r3, [r1, #14]
   87eb0:	460c      	mov	r4, r1
   87eb2:	f8ad 300e 	strh.w	r3, [sp, #14]
   87eb6:	69cb      	ldr	r3, [r1, #28]
   87eb8:	f8cd c008 	str.w	ip, [sp, #8]
   87ebc:	9307      	str	r3, [sp, #28]
   87ebe:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   87ec0:	f8cd c014 	str.w	ip, [sp, #20]
   87ec4:	9309      	str	r3, [sp, #36]	; 0x24
   87ec6:	f001 fd7d 	bl	899c4 <__retarget_lock_init_recursive>
   87eca:	462a      	mov	r2, r5
   87ecc:	463b      	mov	r3, r7
   87ece:	4669      	mov	r1, sp
   87ed0:	4630      	mov	r0, r6
   87ed2:	f7ff f90b 	bl	870ec <_vfiprintf_r>
   87ed6:	1e05      	subs	r5, r0, #0
   87ed8:	db07      	blt.n	87eea <__sbprintf+0x66>
   87eda:	4669      	mov	r1, sp
   87edc:	4630      	mov	r0, r6
   87ede:	f001 f91b 	bl	89118 <_fflush_r>
   87ee2:	2800      	cmp	r0, #0
   87ee4:	bf18      	it	ne
   87ee6:	f04f 35ff 	movne.w	r5, #4294967295
   87eea:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   87eee:	065b      	lsls	r3, r3, #25
   87ef0:	d503      	bpl.n	87efa <__sbprintf+0x76>
   87ef2:	89a3      	ldrh	r3, [r4, #12]
   87ef4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   87ef8:	81a3      	strh	r3, [r4, #12]
   87efa:	9816      	ldr	r0, [sp, #88]	; 0x58
   87efc:	f001 fd64 	bl	899c8 <__retarget_lock_close_recursive>
   87f00:	4628      	mov	r0, r5
   87f02:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
   87f06:	bdf0      	pop	{r4, r5, r6, r7, pc}

00087f08 <__swsetup_r>:
   87f08:	b538      	push	{r3, r4, r5, lr}
   87f0a:	4b33      	ldr	r3, [pc, #204]	; (87fd8 <__swsetup_r+0xd0>)
   87f0c:	4605      	mov	r5, r0
   87f0e:	681b      	ldr	r3, [r3, #0]
   87f10:	460c      	mov	r4, r1
   87f12:	b10b      	cbz	r3, 87f18 <__swsetup_r+0x10>
   87f14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   87f16:	b312      	cbz	r2, 87f5e <__swsetup_r+0x56>
   87f18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   87f1c:	0718      	lsls	r0, r3, #28
   87f1e:	b29a      	uxth	r2, r3
   87f20:	d525      	bpl.n	87f6e <__swsetup_r+0x66>
   87f22:	6921      	ldr	r1, [r4, #16]
   87f24:	2900      	cmp	r1, #0
   87f26:	d02d      	beq.n	87f84 <__swsetup_r+0x7c>
   87f28:	f012 0001 	ands.w	r0, r2, #1
   87f2c:	d007      	beq.n	87f3e <__swsetup_r+0x36>
   87f2e:	2500      	movs	r5, #0
   87f30:	6960      	ldr	r0, [r4, #20]
   87f32:	60a5      	str	r5, [r4, #8]
   87f34:	4240      	negs	r0, r0
   87f36:	61a0      	str	r0, [r4, #24]
   87f38:	b139      	cbz	r1, 87f4a <__swsetup_r+0x42>
   87f3a:	2000      	movs	r0, #0
   87f3c:	bd38      	pop	{r3, r4, r5, pc}
   87f3e:	0795      	lsls	r5, r2, #30
   87f40:	bf58      	it	pl
   87f42:	6960      	ldrpl	r0, [r4, #20]
   87f44:	60a0      	str	r0, [r4, #8]
   87f46:	2900      	cmp	r1, #0
   87f48:	d1f7      	bne.n	87f3a <__swsetup_r+0x32>
   87f4a:	0612      	lsls	r2, r2, #24
   87f4c:	bf58      	it	pl
   87f4e:	4608      	movpl	r0, r1
   87f50:	d5f4      	bpl.n	87f3c <__swsetup_r+0x34>
   87f52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   87f56:	f04f 30ff 	mov.w	r0, #4294967295
   87f5a:	81a3      	strh	r3, [r4, #12]
   87f5c:	bd38      	pop	{r3, r4, r5, pc}
   87f5e:	4618      	mov	r0, r3
   87f60:	f001 f90e 	bl	89180 <__sinit>
   87f64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   87f68:	0718      	lsls	r0, r3, #28
   87f6a:	b29a      	uxth	r2, r3
   87f6c:	d4d9      	bmi.n	87f22 <__swsetup_r+0x1a>
   87f6e:	06d1      	lsls	r1, r2, #27
   87f70:	d52a      	bpl.n	87fc8 <__swsetup_r+0xc0>
   87f72:	0752      	lsls	r2, r2, #29
   87f74:	d414      	bmi.n	87fa0 <__swsetup_r+0x98>
   87f76:	6921      	ldr	r1, [r4, #16]
   87f78:	f043 0308 	orr.w	r3, r3, #8
   87f7c:	81a3      	strh	r3, [r4, #12]
   87f7e:	b29a      	uxth	r2, r3
   87f80:	2900      	cmp	r1, #0
   87f82:	d1d1      	bne.n	87f28 <__swsetup_r+0x20>
   87f84:	f402 7020 	and.w	r0, r2, #640	; 0x280
   87f88:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
   87f8c:	d0cc      	beq.n	87f28 <__swsetup_r+0x20>
   87f8e:	4621      	mov	r1, r4
   87f90:	4628      	mov	r0, r5
   87f92:	f001 fd1f 	bl	899d4 <__smakebuf_r>
   87f96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   87f9a:	6921      	ldr	r1, [r4, #16]
   87f9c:	b29a      	uxth	r2, r3
   87f9e:	e7c3      	b.n	87f28 <__swsetup_r+0x20>
   87fa0:	6b21      	ldr	r1, [r4, #48]	; 0x30
   87fa2:	b151      	cbz	r1, 87fba <__swsetup_r+0xb2>
   87fa4:	f104 0240 	add.w	r2, r4, #64	; 0x40
   87fa8:	4291      	cmp	r1, r2
   87faa:	d004      	beq.n	87fb6 <__swsetup_r+0xae>
   87fac:	4628      	mov	r0, r5
   87fae:	f001 fa63 	bl	89478 <_free_r>
   87fb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   87fb6:	2200      	movs	r2, #0
   87fb8:	6322      	str	r2, [r4, #48]	; 0x30
   87fba:	2200      	movs	r2, #0
   87fbc:	6921      	ldr	r1, [r4, #16]
   87fbe:	f023 0324 	bic.w	r3, r3, #36	; 0x24
   87fc2:	e9c4 1200 	strd	r1, r2, [r4]
   87fc6:	e7d7      	b.n	87f78 <__swsetup_r+0x70>
   87fc8:	2209      	movs	r2, #9
   87fca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   87fce:	602a      	str	r2, [r5, #0]
   87fd0:	f04f 30ff 	mov.w	r0, #4294967295
   87fd4:	81a3      	strh	r3, [r4, #12]
   87fd6:	bd38      	pop	{r3, r4, r5, pc}
   87fd8:	200003e8 	.word	0x200003e8

00087fdc <register_fini>:
   87fdc:	4b02      	ldr	r3, [pc, #8]	; (87fe8 <register_fini+0xc>)
   87fde:	b113      	cbz	r3, 87fe6 <register_fini+0xa>
   87fe0:	4802      	ldr	r0, [pc, #8]	; (87fec <register_fini+0x10>)
   87fe2:	f000 b805 	b.w	87ff0 <atexit>
   87fe6:	4770      	bx	lr
   87fe8:	00000000 	.word	0x00000000
   87fec:	000892a5 	.word	0x000892a5

00087ff0 <atexit>:
   87ff0:	2300      	movs	r3, #0
   87ff2:	4601      	mov	r1, r0
   87ff4:	461a      	mov	r2, r3
   87ff6:	4618      	mov	r0, r3
   87ff8:	f003 b860 	b.w	8b0bc <__register_exitproc>

00087ffc <quorem>:
   87ffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   88000:	6903      	ldr	r3, [r0, #16]
   88002:	690c      	ldr	r4, [r1, #16]
   88004:	b085      	sub	sp, #20
   88006:	42a3      	cmp	r3, r4
   88008:	f2c0 8089 	blt.w	8811e <quorem+0x122>
   8800c:	3c01      	subs	r4, #1
   8800e:	f101 0514 	add.w	r5, r1, #20
   88012:	00a3      	lsls	r3, r4, #2
   88014:	f100 0814 	add.w	r8, r0, #20
   88018:	9301      	str	r3, [sp, #4]
   8801a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
   8801e:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
   88022:	3301      	adds	r3, #1
   88024:	468a      	mov	sl, r1
   88026:	429a      	cmp	r2, r3
   88028:	eb08 0184 	add.w	r1, r8, r4, lsl #2
   8802c:	4681      	mov	r9, r0
   8802e:	fbb2 f6f3 	udiv	r6, r2, r3
   88032:	eb05 0784 	add.w	r7, r5, r4, lsl #2
   88036:	9102      	str	r1, [sp, #8]
   88038:	d33a      	bcc.n	880b0 <quorem+0xb4>
   8803a:	2100      	movs	r1, #0
   8803c:	46ae      	mov	lr, r5
   8803e:	4640      	mov	r0, r8
   88040:	460a      	mov	r2, r1
   88042:	46a3      	mov	fp, r4
   88044:	9503      	str	r5, [sp, #12]
   88046:	f85e 5b04 	ldr.w	r5, [lr], #4
   8804a:	6804      	ldr	r4, [r0, #0]
   8804c:	b2ab      	uxth	r3, r5
   8804e:	fb06 1303 	mla	r3, r6, r3, r1
   88052:	0c2d      	lsrs	r5, r5, #16
   88054:	0c19      	lsrs	r1, r3, #16
   88056:	fb06 1105 	mla	r1, r6, r5, r1
   8805a:	b29b      	uxth	r3, r3
   8805c:	1ad2      	subs	r2, r2, r3
   8805e:	fa1f fc84 	uxth.w	ip, r4
   88062:	4494      	add	ip, r2
   88064:	b28a      	uxth	r2, r1
   88066:	ebc2 4214 	rsb	r2, r2, r4, lsr #16
   8806a:	eb02 422c 	add.w	r2, r2, ip, asr #16
   8806e:	fa1f fc8c 	uxth.w	ip, ip
   88072:	ea4c 4302 	orr.w	r3, ip, r2, lsl #16
   88076:	4577      	cmp	r7, lr
   88078:	f840 3b04 	str.w	r3, [r0], #4
   8807c:	ea4f 4111 	mov.w	r1, r1, lsr #16
   88080:	ea4f 4222 	mov.w	r2, r2, asr #16
   88084:	d2df      	bcs.n	88046 <quorem+0x4a>
   88086:	9b01      	ldr	r3, [sp, #4]
   88088:	465c      	mov	r4, fp
   8808a:	f858 3003 	ldr.w	r3, [r8, r3]
   8808e:	9d03      	ldr	r5, [sp, #12]
   88090:	b973      	cbnz	r3, 880b0 <quorem+0xb4>
   88092:	9b02      	ldr	r3, [sp, #8]
   88094:	3b04      	subs	r3, #4
   88096:	4598      	cmp	r8, r3
   88098:	d304      	bcc.n	880a4 <quorem+0xa8>
   8809a:	e007      	b.n	880ac <quorem+0xb0>
   8809c:	4598      	cmp	r8, r3
   8809e:	f104 34ff 	add.w	r4, r4, #4294967295
   880a2:	d203      	bcs.n	880ac <quorem+0xb0>
   880a4:	f853 2904 	ldr.w	r2, [r3], #-4
   880a8:	2a00      	cmp	r2, #0
   880aa:	d0f7      	beq.n	8809c <quorem+0xa0>
   880ac:	f8c9 4010 	str.w	r4, [r9, #16]
   880b0:	4651      	mov	r1, sl
   880b2:	4648      	mov	r0, r9
   880b4:	f002 fb44 	bl	8a740 <__mcmp>
   880b8:	2800      	cmp	r0, #0
   880ba:	db2c      	blt.n	88116 <quorem+0x11a>
   880bc:	4640      	mov	r0, r8
   880be:	2300      	movs	r3, #0
   880c0:	3601      	adds	r6, #1
   880c2:	f855 1b04 	ldr.w	r1, [r5], #4
   880c6:	f8d0 c000 	ldr.w	ip, [r0]
   880ca:	b28a      	uxth	r2, r1
   880cc:	1a9a      	subs	r2, r3, r2
   880ce:	fa1f fe8c 	uxth.w	lr, ip
   880d2:	0c0b      	lsrs	r3, r1, #16
   880d4:	4472      	add	r2, lr
   880d6:	ebc3 431c 	rsb	r3, r3, ip, lsr #16
   880da:	eb03 4322 	add.w	r3, r3, r2, asr #16
   880de:	b292      	uxth	r2, r2
   880e0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
   880e4:	42af      	cmp	r7, r5
   880e6:	f840 2b04 	str.w	r2, [r0], #4
   880ea:	ea4f 4323 	mov.w	r3, r3, asr #16
   880ee:	d2e8      	bcs.n	880c2 <quorem+0xc6>
   880f0:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
   880f4:	eb08 0384 	add.w	r3, r8, r4, lsl #2
   880f8:	b96a      	cbnz	r2, 88116 <quorem+0x11a>
   880fa:	3b04      	subs	r3, #4
   880fc:	4598      	cmp	r8, r3
   880fe:	d304      	bcc.n	8810a <quorem+0x10e>
   88100:	e007      	b.n	88112 <quorem+0x116>
   88102:	4598      	cmp	r8, r3
   88104:	f104 34ff 	add.w	r4, r4, #4294967295
   88108:	d203      	bcs.n	88112 <quorem+0x116>
   8810a:	f853 2904 	ldr.w	r2, [r3], #-4
   8810e:	2a00      	cmp	r2, #0
   88110:	d0f7      	beq.n	88102 <quorem+0x106>
   88112:	f8c9 4010 	str.w	r4, [r9, #16]
   88116:	4630      	mov	r0, r6
   88118:	b005      	add	sp, #20
   8811a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8811e:	2000      	movs	r0, #0
   88120:	b005      	add	sp, #20
   88122:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   88126:	bf00      	nop

00088128 <_dtoa_r>:
   88128:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8812c:	4690      	mov	r8, r2
   8812e:	4699      	mov	r9, r3
   88130:	6c01      	ldr	r1, [r0, #64]	; 0x40
   88132:	b099      	sub	sp, #100	; 0x64
   88134:	4604      	mov	r4, r0
   88136:	e9cd 8904 	strd	r8, r9, [sp, #16]
   8813a:	9d25      	ldr	r5, [sp, #148]	; 0x94
   8813c:	b141      	cbz	r1, 88150 <_dtoa_r+0x28>
   8813e:	2301      	movs	r3, #1
   88140:	6c42      	ldr	r2, [r0, #68]	; 0x44
   88142:	4093      	lsls	r3, r2
   88144:	608b      	str	r3, [r1, #8]
   88146:	604a      	str	r2, [r1, #4]
   88148:	f002 f8a4 	bl	8a294 <_Bfree>
   8814c:	2300      	movs	r3, #0
   8814e:	6423      	str	r3, [r4, #64]	; 0x40
   88150:	f1b9 0a00 	subs.w	sl, r9, #0
   88154:	bfb4      	ite	lt
   88156:	2301      	movlt	r3, #1
   88158:	2300      	movge	r3, #0
   8815a:	602b      	str	r3, [r5, #0]
   8815c:	4b76      	ldr	r3, [pc, #472]	; (88338 <_dtoa_r+0x210>)
   8815e:	bfbc      	itt	lt
   88160:	f02a 4a00 	biclt.w	sl, sl, #2147483648	; 0x80000000
   88164:	f8cd a014 	strlt.w	sl, [sp, #20]
   88168:	ea33 030a 	bics.w	r3, r3, sl
   8816c:	f000 80aa 	beq.w	882c4 <_dtoa_r+0x19c>
   88170:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   88174:	4610      	mov	r0, r2
   88176:	4619      	mov	r1, r3
   88178:	2200      	movs	r2, #0
   8817a:	2300      	movs	r3, #0
   8817c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
   88180:	f003 fd92 	bl	8bca8 <__aeabi_dcmpeq>
   88184:	4607      	mov	r7, r0
   88186:	b170      	cbz	r0, 881a6 <_dtoa_r+0x7e>
   88188:	2301      	movs	r3, #1
   8818a:	9a24      	ldr	r2, [sp, #144]	; 0x90
   8818c:	6013      	str	r3, [r2, #0]
   8818e:	9b26      	ldr	r3, [sp, #152]	; 0x98
   88190:	2b00      	cmp	r3, #0
   88192:	f000 82e6 	beq.w	88762 <_dtoa_r+0x63a>
   88196:	4869      	ldr	r0, [pc, #420]	; (8833c <_dtoa_r+0x214>)
   88198:	6018      	str	r0, [r3, #0]
   8819a:	1e43      	subs	r3, r0, #1
   8819c:	9303      	str	r3, [sp, #12]
   8819e:	9803      	ldr	r0, [sp, #12]
   881a0:	b019      	add	sp, #100	; 0x64
   881a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   881a6:	ab16      	add	r3, sp, #88	; 0x58
   881a8:	9301      	str	r3, [sp, #4]
   881aa:	ab17      	add	r3, sp, #92	; 0x5c
   881ac:	9300      	str	r3, [sp, #0]
   881ae:	4620      	mov	r0, r4
   881b0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
   881b4:	f002 fb8a 	bl	8a8cc <__d2b>
   881b8:	ea5f 561a 	movs.w	r6, sl, lsr #20
   881bc:	4605      	mov	r5, r0
   881be:	f040 8097 	bne.w	882f0 <_dtoa_r+0x1c8>
   881c2:	e9dd 7616 	ldrd	r7, r6, [sp, #88]	; 0x58
   881c6:	443e      	add	r6, r7
   881c8:	f206 4032 	addw	r0, r6, #1074	; 0x432
   881cc:	2820      	cmp	r0, #32
   881ce:	f340 83b7 	ble.w	88940 <_dtoa_r+0x818>
   881d2:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
   881d6:	fa0a fa00 	lsl.w	sl, sl, r0
   881da:	f206 4012 	addw	r0, r6, #1042	; 0x412
   881de:	fa28 f000 	lsr.w	r0, r8, r0
   881e2:	ea4a 0000 	orr.w	r0, sl, r0
   881e6:	f003 fa7d 	bl	8b6e4 <__aeabi_ui2d>
   881ea:	2301      	movs	r3, #1
   881ec:	3e01      	subs	r6, #1
   881ee:	930f      	str	r3, [sp, #60]	; 0x3c
   881f0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
   881f4:	2200      	movs	r2, #0
   881f6:	4b52      	ldr	r3, [pc, #328]	; (88340 <_dtoa_r+0x218>)
   881f8:	f003 f936 	bl	8b468 <__aeabi_dsub>
   881fc:	a348      	add	r3, pc, #288	; (adr r3, 88320 <_dtoa_r+0x1f8>)
   881fe:	e9d3 2300 	ldrd	r2, r3, [r3]
   88202:	f003 fae9 	bl	8b7d8 <__aeabi_dmul>
   88206:	a348      	add	r3, pc, #288	; (adr r3, 88328 <_dtoa_r+0x200>)
   88208:	e9d3 2300 	ldrd	r2, r3, [r3]
   8820c:	f003 f92e 	bl	8b46c <__adddf3>
   88210:	4680      	mov	r8, r0
   88212:	4630      	mov	r0, r6
   88214:	4689      	mov	r9, r1
   88216:	f003 fa75 	bl	8b704 <__aeabi_i2d>
   8821a:	a345      	add	r3, pc, #276	; (adr r3, 88330 <_dtoa_r+0x208>)
   8821c:	e9d3 2300 	ldrd	r2, r3, [r3]
   88220:	f003 fada 	bl	8b7d8 <__aeabi_dmul>
   88224:	4602      	mov	r2, r0
   88226:	460b      	mov	r3, r1
   88228:	4640      	mov	r0, r8
   8822a:	4649      	mov	r1, r9
   8822c:	f003 f91e 	bl	8b46c <__adddf3>
   88230:	4680      	mov	r8, r0
   88232:	4689      	mov	r9, r1
   88234:	f003 fd80 	bl	8bd38 <__aeabi_d2iz>
   88238:	2200      	movs	r2, #0
   8823a:	4683      	mov	fp, r0
   8823c:	2300      	movs	r3, #0
   8823e:	4640      	mov	r0, r8
   88240:	4649      	mov	r1, r9
   88242:	f003 fd3b 	bl	8bcbc <__aeabi_dcmplt>
   88246:	2800      	cmp	r0, #0
   88248:	f040 827e 	bne.w	88748 <_dtoa_r+0x620>
   8824c:	f1bb 0f16 	cmp.w	fp, #22
   88250:	f200 826d 	bhi.w	8872e <_dtoa_r+0x606>
   88254:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   88258:	4b3a      	ldr	r3, [pc, #232]	; (88344 <_dtoa_r+0x21c>)
   8825a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
   8825e:	e9d3 2300 	ldrd	r2, r3, [r3]
   88262:	f003 fd2b 	bl	8bcbc <__aeabi_dcmplt>
   88266:	2800      	cmp	r0, #0
   88268:	d072      	beq.n	88350 <_dtoa_r+0x228>
   8826a:	2300      	movs	r3, #0
   8826c:	1bbe      	subs	r6, r7, r6
   8826e:	930e      	str	r3, [sp, #56]	; 0x38
   88270:	1e73      	subs	r3, r6, #1
   88272:	f10b 3bff 	add.w	fp, fp, #4294967295
   88276:	9306      	str	r3, [sp, #24]
   88278:	f100 8260 	bmi.w	8873c <_dtoa_r+0x614>
   8827c:	2300      	movs	r3, #0
   8827e:	9309      	str	r3, [sp, #36]	; 0x24
   88280:	f1bb 0f00 	cmp.w	fp, #0
   88284:	da6b      	bge.n	8835e <_dtoa_r+0x236>
   88286:	9b09      	ldr	r3, [sp, #36]	; 0x24
   88288:	f8cd b01c 	str.w	fp, [sp, #28]
   8828c:	eba3 030b 	sub.w	r3, r3, fp
   88290:	9309      	str	r3, [sp, #36]	; 0x24
   88292:	f1cb 0300 	rsb	r3, fp, #0
   88296:	930d      	str	r3, [sp, #52]	; 0x34
   88298:	9b22      	ldr	r3, [sp, #136]	; 0x88
   8829a:	f04f 0b00 	mov.w	fp, #0
   8829e:	2b09      	cmp	r3, #9
   882a0:	d866      	bhi.n	88370 <_dtoa_r+0x248>
   882a2:	2b05      	cmp	r3, #5
   882a4:	f340 834a 	ble.w	8893c <_dtoa_r+0x814>
   882a8:	2600      	movs	r6, #0
   882aa:	3b04      	subs	r3, #4
   882ac:	9322      	str	r3, [sp, #136]	; 0x88
   882ae:	9b22      	ldr	r3, [sp, #136]	; 0x88
   882b0:	3b02      	subs	r3, #2
   882b2:	2b03      	cmp	r3, #3
   882b4:	f200 866c 	bhi.w	88f90 <_dtoa_r+0xe68>
   882b8:	e8df f013 	tbh	[pc, r3, lsl #1]
   882bc:	045e0461 	.word	0x045e0461
   882c0:	04380455 	.word	0x04380455
   882c4:	f242 730f 	movw	r3, #9999	; 0x270f
   882c8:	9a24      	ldr	r2, [sp, #144]	; 0x90
   882ca:	f3ca 0a13 	ubfx	sl, sl, #0, #20
   882ce:	6013      	str	r3, [r2, #0]
   882d0:	ea5a 0308 	orrs.w	r3, sl, r8
   882d4:	d11a      	bne.n	8830c <_dtoa_r+0x1e4>
   882d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
   882d8:	2b00      	cmp	r3, #0
   882da:	f000 8668 	beq.w	88fae <_dtoa_r+0xe86>
   882de:	4b1a      	ldr	r3, [pc, #104]	; (88348 <_dtoa_r+0x220>)
   882e0:	9303      	str	r3, [sp, #12]
   882e2:	3308      	adds	r3, #8
   882e4:	9a26      	ldr	r2, [sp, #152]	; 0x98
   882e6:	9803      	ldr	r0, [sp, #12]
   882e8:	6013      	str	r3, [r2, #0]
   882ea:	b019      	add	sp, #100	; 0x64
   882ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   882f0:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
   882f4:	f3c2 0313 	ubfx	r3, r2, #0, #20
   882f8:	4608      	mov	r0, r1
   882fa:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
   882fe:	970f      	str	r7, [sp, #60]	; 0x3c
   88300:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
   88304:	9f16      	ldr	r7, [sp, #88]	; 0x58
   88306:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
   8830a:	e773      	b.n	881f4 <_dtoa_r+0xcc>
   8830c:	9b26      	ldr	r3, [sp, #152]	; 0x98
   8830e:	2b00      	cmp	r3, #0
   88310:	f040 83ef 	bne.w	88af2 <_dtoa_r+0x9ca>
   88314:	4b0d      	ldr	r3, [pc, #52]	; (8834c <_dtoa_r+0x224>)
   88316:	9303      	str	r3, [sp, #12]
   88318:	e741      	b.n	8819e <_dtoa_r+0x76>
   8831a:	bf00      	nop
   8831c:	f3af 8000 	nop.w
   88320:	636f4361 	.word	0x636f4361
   88324:	3fd287a7 	.word	0x3fd287a7
   88328:	8b60c8b3 	.word	0x8b60c8b3
   8832c:	3fc68a28 	.word	0x3fc68a28
   88330:	509f79fb 	.word	0x509f79fb
   88334:	3fd34413 	.word	0x3fd34413
   88338:	7ff00000 	.word	0x7ff00000
   8833c:	0008c20d 	.word	0x0008c20d
   88340:	3ff80000 	.word	0x3ff80000
   88344:	0008c3b0 	.word	0x0008c3b0
   88348:	0008c254 	.word	0x0008c254
   8834c:	0008c250 	.word	0x0008c250
   88350:	1bbe      	subs	r6, r7, r6
   88352:	1e73      	subs	r3, r6, #1
   88354:	9306      	str	r3, [sp, #24]
   88356:	f100 848a 	bmi.w	88c6e <_dtoa_r+0xb46>
   8835a:	900e      	str	r0, [sp, #56]	; 0x38
   8835c:	9009      	str	r0, [sp, #36]	; 0x24
   8835e:	9b06      	ldr	r3, [sp, #24]
   88360:	445b      	add	r3, fp
   88362:	e9cd 3b06 	strd	r3, fp, [sp, #24]
   88366:	2300      	movs	r3, #0
   88368:	930d      	str	r3, [sp, #52]	; 0x34
   8836a:	9b22      	ldr	r3, [sp, #136]	; 0x88
   8836c:	2b09      	cmp	r3, #9
   8836e:	d998      	bls.n	882a2 <_dtoa_r+0x17a>
   88370:	2300      	movs	r3, #0
   88372:	9322      	str	r3, [sp, #136]	; 0x88
   88374:	f04f 33ff 	mov.w	r3, #4294967295
   88378:	2601      	movs	r6, #1
   8837a:	9308      	str	r3, [sp, #32]
   8837c:	2300      	movs	r3, #0
   8837e:	960c      	str	r6, [sp, #48]	; 0x30
   88380:	9323      	str	r3, [sp, #140]	; 0x8c
   88382:	2100      	movs	r1, #0
   88384:	9b08      	ldr	r3, [sp, #32]
   88386:	6461      	str	r1, [r4, #68]	; 0x44
   88388:	9312      	str	r3, [sp, #72]	; 0x48
   8838a:	4620      	mov	r0, r4
   8838c:	f001 ff5c 	bl	8a248 <_Balloc>
   88390:	9003      	str	r0, [sp, #12]
   88392:	2800      	cmp	r0, #0
   88394:	f000 8604 	beq.w	88fa0 <_dtoa_r+0xe78>
   88398:	9b03      	ldr	r3, [sp, #12]
   8839a:	6423      	str	r3, [r4, #64]	; 0x40
   8839c:	9b08      	ldr	r3, [sp, #32]
   8839e:	2b0e      	cmp	r3, #14
   883a0:	f200 8114 	bhi.w	885cc <_dtoa_r+0x4a4>
   883a4:	2e00      	cmp	r6, #0
   883a6:	f000 8111 	beq.w	885cc <_dtoa_r+0x4a4>
   883aa:	9907      	ldr	r1, [sp, #28]
   883ac:	2900      	cmp	r1, #0
   883ae:	f340 8460 	ble.w	88c72 <_dtoa_r+0xb4a>
   883b2:	4baf      	ldr	r3, [pc, #700]	; (88670 <_dtoa_r+0x548>)
   883b4:	f001 020f 	and.w	r2, r1, #15
   883b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   883bc:	460a      	mov	r2, r1
   883be:	e9d3 6700 	ldrd	r6, r7, [r3]
   883c2:	ea4f 1821 	mov.w	r8, r1, asr #4
   883c6:	05d1      	lsls	r1, r2, #23
   883c8:	f140 8417 	bpl.w	88bfa <_dtoa_r+0xad2>
   883cc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   883d0:	4ba8      	ldr	r3, [pc, #672]	; (88674 <_dtoa_r+0x54c>)
   883d2:	f04f 0a03 	mov.w	sl, #3
   883d6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
   883da:	f003 fb27 	bl	8ba2c <__aeabi_ddiv>
   883de:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
   883e2:	f008 080f 	and.w	r8, r8, #15
   883e6:	f1b8 0f00 	cmp.w	r8, #0
   883ea:	d013      	beq.n	88414 <_dtoa_r+0x2ec>
   883ec:	f8df 9284 	ldr.w	r9, [pc, #644]	; 88674 <_dtoa_r+0x54c>
   883f0:	f018 0f01 	tst.w	r8, #1
   883f4:	d009      	beq.n	8840a <_dtoa_r+0x2e2>
   883f6:	e9d9 2300 	ldrd	r2, r3, [r9]
   883fa:	4630      	mov	r0, r6
   883fc:	4639      	mov	r1, r7
   883fe:	f003 f9eb 	bl	8b7d8 <__aeabi_dmul>
   88402:	4606      	mov	r6, r0
   88404:	460f      	mov	r7, r1
   88406:	f10a 0a01 	add.w	sl, sl, #1
   8840a:	ea5f 0868 	movs.w	r8, r8, asr #1
   8840e:	f109 0908 	add.w	r9, r9, #8
   88412:	d1ed      	bne.n	883f0 <_dtoa_r+0x2c8>
   88414:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
   88418:	4632      	mov	r2, r6
   8841a:	463b      	mov	r3, r7
   8841c:	f003 fb06 	bl	8ba2c <__aeabi_ddiv>
   88420:	4680      	mov	r8, r0
   88422:	4689      	mov	r9, r1
   88424:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   88426:	b143      	cbz	r3, 8843a <_dtoa_r+0x312>
   88428:	2200      	movs	r2, #0
   8842a:	4640      	mov	r0, r8
   8842c:	4649      	mov	r1, r9
   8842e:	4b92      	ldr	r3, [pc, #584]	; (88678 <_dtoa_r+0x550>)
   88430:	f003 fc44 	bl	8bcbc <__aeabi_dcmplt>
   88434:	2800      	cmp	r0, #0
   88436:	f040 8535 	bne.w	88ea4 <_dtoa_r+0xd7c>
   8843a:	4650      	mov	r0, sl
   8843c:	f003 f962 	bl	8b704 <__aeabi_i2d>
   88440:	4642      	mov	r2, r8
   88442:	464b      	mov	r3, r9
   88444:	f003 f9c8 	bl	8b7d8 <__aeabi_dmul>
   88448:	4b8c      	ldr	r3, [pc, #560]	; (8867c <_dtoa_r+0x554>)
   8844a:	2200      	movs	r2, #0
   8844c:	f003 f80e 	bl	8b46c <__adddf3>
   88450:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
   88454:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
   88458:	9311      	str	r3, [sp, #68]	; 0x44
   8845a:	9b08      	ldr	r3, [sp, #32]
   8845c:	2b00      	cmp	r3, #0
   8845e:	f000 8097 	beq.w	88590 <_dtoa_r+0x468>
   88462:	9b07      	ldr	r3, [sp, #28]
   88464:	9314      	str	r3, [sp, #80]	; 0x50
   88466:	9b08      	ldr	r3, [sp, #32]
   88468:	9313      	str	r3, [sp, #76]	; 0x4c
   8846a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   8846c:	2b00      	cmp	r3, #0
   8846e:	f000 84a9 	beq.w	88dc4 <_dtoa_r+0xc9c>
   88472:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   88474:	4b7e      	ldr	r3, [pc, #504]	; (88670 <_dtoa_r+0x548>)
   88476:	2000      	movs	r0, #0
   88478:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   8847c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
   88480:	497f      	ldr	r1, [pc, #508]	; (88680 <_dtoa_r+0x558>)
   88482:	f003 fad3 	bl	8ba2c <__aeabi_ddiv>
   88486:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
   8848a:	f002 ffed 	bl	8b468 <__aeabi_dsub>
   8848e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
   88492:	4649      	mov	r1, r9
   88494:	4640      	mov	r0, r8
   88496:	f003 fc4f 	bl	8bd38 <__aeabi_d2iz>
   8849a:	4607      	mov	r7, r0
   8849c:	f003 f932 	bl	8b704 <__aeabi_i2d>
   884a0:	4602      	mov	r2, r0
   884a2:	460b      	mov	r3, r1
   884a4:	4640      	mov	r0, r8
   884a6:	4649      	mov	r1, r9
   884a8:	f002 ffde 	bl	8b468 <__aeabi_dsub>
   884ac:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
   884b0:	9e03      	ldr	r6, [sp, #12]
   884b2:	3730      	adds	r7, #48	; 0x30
   884b4:	f806 7b01 	strb.w	r7, [r6], #1
   884b8:	4680      	mov	r8, r0
   884ba:	4689      	mov	r9, r1
   884bc:	f003 fbfe 	bl	8bcbc <__aeabi_dcmplt>
   884c0:	2800      	cmp	r0, #0
   884c2:	f040 852e 	bne.w	88f22 <_dtoa_r+0xdfa>
   884c6:	f8cd b054 	str.w	fp, [sp, #84]	; 0x54
   884ca:	2700      	movs	r7, #0
   884cc:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
   884d0:	9510      	str	r5, [sp, #64]	; 0x40
   884d2:	9d13      	ldr	r5, [sp, #76]	; 0x4c
   884d4:	9413      	str	r4, [sp, #76]	; 0x4c
   884d6:	e02a      	b.n	8852e <_dtoa_r+0x406>
   884d8:	3701      	adds	r7, #1
   884da:	42af      	cmp	r7, r5
   884dc:	f280 852e 	bge.w	88f3c <_dtoa_r+0xe14>
   884e0:	4650      	mov	r0, sl
   884e2:	4659      	mov	r1, fp
   884e4:	2200      	movs	r2, #0
   884e6:	4b67      	ldr	r3, [pc, #412]	; (88684 <_dtoa_r+0x55c>)
   884e8:	f003 f976 	bl	8b7d8 <__aeabi_dmul>
   884ec:	2200      	movs	r2, #0
   884ee:	4b65      	ldr	r3, [pc, #404]	; (88684 <_dtoa_r+0x55c>)
   884f0:	4682      	mov	sl, r0
   884f2:	468b      	mov	fp, r1
   884f4:	4640      	mov	r0, r8
   884f6:	4649      	mov	r1, r9
   884f8:	f003 f96e 	bl	8b7d8 <__aeabi_dmul>
   884fc:	4689      	mov	r9, r1
   884fe:	4680      	mov	r8, r0
   88500:	f003 fc1a 	bl	8bd38 <__aeabi_d2iz>
   88504:	4604      	mov	r4, r0
   88506:	f003 f8fd 	bl	8b704 <__aeabi_i2d>
   8850a:	4602      	mov	r2, r0
   8850c:	460b      	mov	r3, r1
   8850e:	4640      	mov	r0, r8
   88510:	4649      	mov	r1, r9
   88512:	f002 ffa9 	bl	8b468 <__aeabi_dsub>
   88516:	3430      	adds	r4, #48	; 0x30
   88518:	4652      	mov	r2, sl
   8851a:	465b      	mov	r3, fp
   8851c:	f806 4b01 	strb.w	r4, [r6], #1
   88520:	4680      	mov	r8, r0
   88522:	4689      	mov	r9, r1
   88524:	f003 fbca 	bl	8bcbc <__aeabi_dcmplt>
   88528:	2800      	cmp	r0, #0
   8852a:	f040 84f8 	bne.w	88f1e <_dtoa_r+0xdf6>
   8852e:	4642      	mov	r2, r8
   88530:	464b      	mov	r3, r9
   88532:	2000      	movs	r0, #0
   88534:	4950      	ldr	r1, [pc, #320]	; (88678 <_dtoa_r+0x550>)
   88536:	f002 ff97 	bl	8b468 <__aeabi_dsub>
   8853a:	4652      	mov	r2, sl
   8853c:	465b      	mov	r3, fp
   8853e:	f003 fbbd 	bl	8bcbc <__aeabi_dcmplt>
   88542:	2800      	cmp	r0, #0
   88544:	d0c8      	beq.n	884d8 <_dtoa_r+0x3b0>
   88546:	e9dd 4313 	ldrd	r4, r3, [sp, #76]	; 0x4c
   8854a:	9d10      	ldr	r5, [sp, #64]	; 0x40
   8854c:	9a03      	ldr	r2, [sp, #12]
   8854e:	9307      	str	r3, [sp, #28]
   88550:	e002      	b.n	88558 <_dtoa_r+0x430>
   88552:	4296      	cmp	r6, r2
   88554:	f000 84cd 	beq.w	88ef2 <_dtoa_r+0xdca>
   88558:	46b2      	mov	sl, r6
   8855a:	f816 3d01 	ldrb.w	r3, [r6, #-1]!
   8855e:	2b39      	cmp	r3, #57	; 0x39
   88560:	d0f7      	beq.n	88552 <_dtoa_r+0x42a>
   88562:	3301      	adds	r3, #1
   88564:	b2db      	uxtb	r3, r3
   88566:	7033      	strb	r3, [r6, #0]
   88568:	9b07      	ldr	r3, [sp, #28]
   8856a:	3301      	adds	r3, #1
   8856c:	9307      	str	r3, [sp, #28]
   8856e:	e1c8      	b.n	88902 <_dtoa_r+0x7da>
   88570:	4650      	mov	r0, sl
   88572:	f003 f8c7 	bl	8b704 <__aeabi_i2d>
   88576:	4642      	mov	r2, r8
   88578:	464b      	mov	r3, r9
   8857a:	f003 f92d 	bl	8b7d8 <__aeabi_dmul>
   8857e:	4b3f      	ldr	r3, [pc, #252]	; (8867c <_dtoa_r+0x554>)
   88580:	2200      	movs	r2, #0
   88582:	f002 ff73 	bl	8b46c <__adddf3>
   88586:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
   8858a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
   8858e:	9311      	str	r3, [sp, #68]	; 0x44
   88590:	4640      	mov	r0, r8
   88592:	4649      	mov	r1, r9
   88594:	2200      	movs	r2, #0
   88596:	4b3c      	ldr	r3, [pc, #240]	; (88688 <_dtoa_r+0x560>)
   88598:	f002 ff66 	bl	8b468 <__aeabi_dsub>
   8859c:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
   885a0:	464b      	mov	r3, r9
   885a2:	4642      	mov	r2, r8
   885a4:	4606      	mov	r6, r0
   885a6:	460f      	mov	r7, r1
   885a8:	f003 fba6 	bl	8bcf8 <__aeabi_dcmpgt>
   885ac:	4681      	mov	r9, r0
   885ae:	2800      	cmp	r0, #0
   885b0:	f040 84af 	bne.w	88f12 <_dtoa_r+0xdea>
   885b4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
   885b8:	4602      	mov	r2, r0
   885ba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
   885be:	4630      	mov	r0, r6
   885c0:	4639      	mov	r1, r7
   885c2:	f003 fb7b 	bl	8bcbc <__aeabi_dcmplt>
   885c6:	2800      	cmp	r0, #0
   885c8:	f040 8348 	bne.w	88c5c <_dtoa_r+0xb34>
   885cc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   885ce:	2b00      	cmp	r3, #0
   885d0:	f2c0 808c 	blt.w	886ec <_dtoa_r+0x5c4>
   885d4:	9a07      	ldr	r2, [sp, #28]
   885d6:	2a0e      	cmp	r2, #14
   885d8:	f300 8088 	bgt.w	886ec <_dtoa_r+0x5c4>
   885dc:	4b24      	ldr	r3, [pc, #144]	; (88670 <_dtoa_r+0x548>)
   885de:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   885e2:	e9d3 ab00 	ldrd	sl, fp, [r3]
   885e6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   885e8:	2b00      	cmp	r3, #0
   885ea:	da1b      	bge.n	88624 <_dtoa_r+0x4fc>
   885ec:	9b08      	ldr	r3, [sp, #32]
   885ee:	2b00      	cmp	r3, #0
   885f0:	dc18      	bgt.n	88624 <_dtoa_r+0x4fc>
   885f2:	f040 8331 	bne.w	88c58 <_dtoa_r+0xb30>
   885f6:	2200      	movs	r2, #0
   885f8:	4b23      	ldr	r3, [pc, #140]	; (88688 <_dtoa_r+0x560>)
   885fa:	4650      	mov	r0, sl
   885fc:	4659      	mov	r1, fp
   885fe:	f003 f8eb 	bl	8b7d8 <__aeabi_dmul>
   88602:	4602      	mov	r2, r0
   88604:	460b      	mov	r3, r1
   88606:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   8860a:	f003 fb61 	bl	8bcd0 <__aeabi_dcmple>
   8860e:	f8dd 9020 	ldr.w	r9, [sp, #32]
   88612:	464e      	mov	r6, r9
   88614:	2800      	cmp	r0, #0
   88616:	f000 82ca 	beq.w	88bae <_dtoa_r+0xa86>
   8861a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   8861c:	f8dd 800c 	ldr.w	r8, [sp, #12]
   88620:	43df      	mvns	r7, r3
   88622:	e2cc      	b.n	88bbe <_dtoa_r+0xa96>
   88624:	4652      	mov	r2, sl
   88626:	e9dd 780a 	ldrd	r7, r8, [sp, #40]	; 0x28
   8862a:	465b      	mov	r3, fp
   8862c:	4638      	mov	r0, r7
   8862e:	4641      	mov	r1, r8
   88630:	f003 f9fc 	bl	8ba2c <__aeabi_ddiv>
   88634:	f003 fb80 	bl	8bd38 <__aeabi_d2iz>
   88638:	4681      	mov	r9, r0
   8863a:	9009      	str	r0, [sp, #36]	; 0x24
   8863c:	f003 f862 	bl	8b704 <__aeabi_i2d>
   88640:	4652      	mov	r2, sl
   88642:	465b      	mov	r3, fp
   88644:	f003 f8c8 	bl	8b7d8 <__aeabi_dmul>
   88648:	9e03      	ldr	r6, [sp, #12]
   8864a:	460b      	mov	r3, r1
   8864c:	4602      	mov	r2, r0
   8864e:	4641      	mov	r1, r8
   88650:	4638      	mov	r0, r7
   88652:	f002 ff09 	bl	8b468 <__aeabi_dsub>
   88656:	f109 0330 	add.w	r3, r9, #48	; 0x30
   8865a:	f806 3b01 	strb.w	r3, [r6], #1
   8865e:	9b08      	ldr	r3, [sp, #32]
   88660:	2b01      	cmp	r3, #1
   88662:	f000 835f 	beq.w	88d24 <_dtoa_r+0xbfc>
   88666:	9406      	str	r4, [sp, #24]
   88668:	2701      	movs	r7, #1
   8866a:	461c      	mov	r4, r3
   8866c:	9504      	str	r5, [sp, #16]
   8866e:	e02a      	b.n	886c6 <_dtoa_r+0x59e>
   88670:	0008c3b0 	.word	0x0008c3b0
   88674:	0008c388 	.word	0x0008c388
   88678:	3ff00000 	.word	0x3ff00000
   8867c:	401c0000 	.word	0x401c0000
   88680:	3fe00000 	.word	0x3fe00000
   88684:	40240000 	.word	0x40240000
   88688:	40140000 	.word	0x40140000
   8868c:	4652      	mov	r2, sl
   8868e:	465b      	mov	r3, fp
   88690:	4640      	mov	r0, r8
   88692:	4649      	mov	r1, r9
   88694:	f003 f9ca 	bl	8ba2c <__aeabi_ddiv>
   88698:	f003 fb4e 	bl	8bd38 <__aeabi_d2iz>
   8869c:	4605      	mov	r5, r0
   8869e:	f003 f831 	bl	8b704 <__aeabi_i2d>
   886a2:	4652      	mov	r2, sl
   886a4:	465b      	mov	r3, fp
   886a6:	f003 f897 	bl	8b7d8 <__aeabi_dmul>
   886aa:	3701      	adds	r7, #1
   886ac:	460b      	mov	r3, r1
   886ae:	4602      	mov	r2, r0
   886b0:	4649      	mov	r1, r9
   886b2:	4640      	mov	r0, r8
   886b4:	f002 fed8 	bl	8b468 <__aeabi_dsub>
   886b8:	f105 0330 	add.w	r3, r5, #48	; 0x30
   886bc:	42a7      	cmp	r7, r4
   886be:	f806 3b01 	strb.w	r3, [r6], #1
   886c2:	f000 832c 	beq.w	88d1e <_dtoa_r+0xbf6>
   886c6:	2200      	movs	r2, #0
   886c8:	4bab      	ldr	r3, [pc, #684]	; (88978 <_dtoa_r+0x850>)
   886ca:	f003 f885 	bl	8b7d8 <__aeabi_dmul>
   886ce:	2200      	movs	r2, #0
   886d0:	2300      	movs	r3, #0
   886d2:	4680      	mov	r8, r0
   886d4:	4689      	mov	r9, r1
   886d6:	f003 fae7 	bl	8bca8 <__aeabi_dcmpeq>
   886da:	2800      	cmp	r0, #0
   886dc:	d0d6      	beq.n	8868c <_dtoa_r+0x564>
   886de:	9d04      	ldr	r5, [sp, #16]
   886e0:	9c06      	ldr	r4, [sp, #24]
   886e2:	9b07      	ldr	r3, [sp, #28]
   886e4:	46b2      	mov	sl, r6
   886e6:	3301      	adds	r3, #1
   886e8:	9307      	str	r3, [sp, #28]
   886ea:	e10a      	b.n	88902 <_dtoa_r+0x7da>
   886ec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   886ee:	2a00      	cmp	r2, #0
   886f0:	d03d      	beq.n	8876e <_dtoa_r+0x646>
   886f2:	9a22      	ldr	r2, [sp, #136]	; 0x88
   886f4:	2a01      	cmp	r2, #1
   886f6:	f340 829f 	ble.w	88c38 <_dtoa_r+0xb10>
   886fa:	9b08      	ldr	r3, [sp, #32]
   886fc:	f103 38ff 	add.w	r8, r3, #4294967295
   88700:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   88702:	4543      	cmp	r3, r8
   88704:	f2c0 8270 	blt.w	88be8 <_dtoa_r+0xac0>
   88708:	eba3 0808 	sub.w	r8, r3, r8
   8870c:	9b08      	ldr	r3, [sp, #32]
   8870e:	2b00      	cmp	r3, #0
   88710:	f2c0 8340 	blt.w	88d94 <_dtoa_r+0xc6c>
   88714:	9a06      	ldr	r2, [sp, #24]
   88716:	441a      	add	r2, r3
   88718:	9206      	str	r2, [sp, #24]
   8871a:	9a09      	ldr	r2, [sp, #36]	; 0x24
   8871c:	4617      	mov	r7, r2
   8871e:	441a      	add	r2, r3
   88720:	9209      	str	r2, [sp, #36]	; 0x24
   88722:	2101      	movs	r1, #1
   88724:	4620      	mov	r0, r4
   88726:	f001 fe5d 	bl	8a3e4 <__i2b>
   8872a:	4606      	mov	r6, r0
   8872c:	e023      	b.n	88776 <_dtoa_r+0x64e>
   8872e:	2301      	movs	r3, #1
   88730:	1bbe      	subs	r6, r7, r6
   88732:	930e      	str	r3, [sp, #56]	; 0x38
   88734:	1e73      	subs	r3, r6, #1
   88736:	9306      	str	r3, [sp, #24]
   88738:	f57f ada0 	bpl.w	8827c <_dtoa_r+0x154>
   8873c:	f1c6 0301 	rsb	r3, r6, #1
   88740:	9309      	str	r3, [sp, #36]	; 0x24
   88742:	2300      	movs	r3, #0
   88744:	9306      	str	r3, [sp, #24]
   88746:	e59b      	b.n	88280 <_dtoa_r+0x158>
   88748:	4658      	mov	r0, fp
   8874a:	f002 ffdb 	bl	8b704 <__aeabi_i2d>
   8874e:	4642      	mov	r2, r8
   88750:	464b      	mov	r3, r9
   88752:	f003 faa9 	bl	8bca8 <__aeabi_dcmpeq>
   88756:	2800      	cmp	r0, #0
   88758:	f47f ad78 	bne.w	8824c <_dtoa_r+0x124>
   8875c:	f10b 3bff 	add.w	fp, fp, #4294967295
   88760:	e574      	b.n	8824c <_dtoa_r+0x124>
   88762:	4b86      	ldr	r3, [pc, #536]	; (8897c <_dtoa_r+0x854>)
   88764:	9303      	str	r3, [sp, #12]
   88766:	9803      	ldr	r0, [sp, #12]
   88768:	b019      	add	sp, #100	; 0x64
   8876a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8876e:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
   88772:	9f09      	ldr	r7, [sp, #36]	; 0x24
   88774:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   88776:	2f00      	cmp	r7, #0
   88778:	dd0c      	ble.n	88794 <_dtoa_r+0x66c>
   8877a:	9906      	ldr	r1, [sp, #24]
   8877c:	2900      	cmp	r1, #0
   8877e:	460b      	mov	r3, r1
   88780:	dd08      	ble.n	88794 <_dtoa_r+0x66c>
   88782:	42b9      	cmp	r1, r7
   88784:	bfa8      	it	ge
   88786:	463b      	movge	r3, r7
   88788:	9a09      	ldr	r2, [sp, #36]	; 0x24
   8878a:	1aff      	subs	r7, r7, r3
   8878c:	1ad2      	subs	r2, r2, r3
   8878e:	1acb      	subs	r3, r1, r3
   88790:	9209      	str	r2, [sp, #36]	; 0x24
   88792:	9306      	str	r3, [sp, #24]
   88794:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   88796:	b1e3      	cbz	r3, 887d2 <_dtoa_r+0x6aa>
   88798:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   8879a:	2b00      	cmp	r3, #0
   8879c:	f000 8260 	beq.w	88c60 <_dtoa_r+0xb38>
   887a0:	f1b8 0f00 	cmp.w	r8, #0
   887a4:	dd10      	ble.n	887c8 <_dtoa_r+0x6a0>
   887a6:	4631      	mov	r1, r6
   887a8:	4642      	mov	r2, r8
   887aa:	4620      	mov	r0, r4
   887ac:	f001 fef6 	bl	8a59c <__pow5mult>
   887b0:	4606      	mov	r6, r0
   887b2:	462a      	mov	r2, r5
   887b4:	4631      	mov	r1, r6
   887b6:	4620      	mov	r0, r4
   887b8:	f001 fe42 	bl	8a440 <__multiply>
   887bc:	4603      	mov	r3, r0
   887be:	4629      	mov	r1, r5
   887c0:	4620      	mov	r0, r4
   887c2:	461d      	mov	r5, r3
   887c4:	f001 fd66 	bl	8a294 <_Bfree>
   887c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   887ca:	ebb3 0208 	subs.w	r2, r3, r8
   887ce:	f040 82db 	bne.w	88d88 <_dtoa_r+0xc60>
   887d2:	2101      	movs	r1, #1
   887d4:	4620      	mov	r0, r4
   887d6:	f001 fe05 	bl	8a3e4 <__i2b>
   887da:	f1bb 0f00 	cmp.w	fp, #0
   887de:	4681      	mov	r9, r0
   887e0:	f300 80b3 	bgt.w	8894a <_dtoa_r+0x822>
   887e4:	9b22      	ldr	r3, [sp, #136]	; 0x88
   887e6:	2b01      	cmp	r3, #1
   887e8:	f340 8188 	ble.w	88afc <_dtoa_r+0x9d4>
   887ec:	f04f 0a00 	mov.w	sl, #0
   887f0:	2001      	movs	r0, #1
   887f2:	f1bb 0f00 	cmp.w	fp, #0
   887f6:	f040 80b4 	bne.w	88962 <_dtoa_r+0x83a>
   887fa:	9a06      	ldr	r2, [sp, #24]
   887fc:	4410      	add	r0, r2
   887fe:	f010 001f 	ands.w	r0, r0, #31
   88802:	f000 8092 	beq.w	8892a <_dtoa_r+0x802>
   88806:	f1c0 0320 	rsb	r3, r0, #32
   8880a:	2b04      	cmp	r3, #4
   8880c:	f340 83d3 	ble.w	88fb6 <_dtoa_r+0xe8e>
   88810:	9b09      	ldr	r3, [sp, #36]	; 0x24
   88812:	f1c0 001c 	rsb	r0, r0, #28
   88816:	4403      	add	r3, r0
   88818:	4402      	add	r2, r0
   8881a:	9309      	str	r3, [sp, #36]	; 0x24
   8881c:	4407      	add	r7, r0
   8881e:	9206      	str	r2, [sp, #24]
   88820:	9b09      	ldr	r3, [sp, #36]	; 0x24
   88822:	2b00      	cmp	r3, #0
   88824:	dd05      	ble.n	88832 <_dtoa_r+0x70a>
   88826:	4629      	mov	r1, r5
   88828:	461a      	mov	r2, r3
   8882a:	4620      	mov	r0, r4
   8882c:	f001 ff12 	bl	8a654 <__lshift>
   88830:	4605      	mov	r5, r0
   88832:	9b06      	ldr	r3, [sp, #24]
   88834:	2b00      	cmp	r3, #0
   88836:	dd05      	ble.n	88844 <_dtoa_r+0x71c>
   88838:	4649      	mov	r1, r9
   8883a:	461a      	mov	r2, r3
   8883c:	4620      	mov	r0, r4
   8883e:	f001 ff09 	bl	8a654 <__lshift>
   88842:	4681      	mov	r9, r0
   88844:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   88846:	2b00      	cmp	r3, #0
   88848:	f040 8138 	bne.w	88abc <_dtoa_r+0x994>
   8884c:	9b08      	ldr	r3, [sp, #32]
   8884e:	2b00      	cmp	r3, #0
   88850:	f340 811e 	ble.w	88a90 <_dtoa_r+0x968>
   88854:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   88856:	2b00      	cmp	r3, #0
   88858:	f040 809f 	bne.w	8899a <_dtoa_r+0x872>
   8885c:	9b07      	ldr	r3, [sp, #28]
   8885e:	3301      	adds	r3, #1
   88860:	9307      	str	r3, [sp, #28]
   88862:	2701      	movs	r7, #1
   88864:	f8dd 800c 	ldr.w	r8, [sp, #12]
   88868:	f8dd a020 	ldr.w	sl, [sp, #32]
   8886c:	e007      	b.n	8887e <_dtoa_r+0x756>
   8886e:	4629      	mov	r1, r5
   88870:	2300      	movs	r3, #0
   88872:	220a      	movs	r2, #10
   88874:	4620      	mov	r0, r4
   88876:	f001 fd17 	bl	8a2a8 <__multadd>
   8887a:	4605      	mov	r5, r0
   8887c:	3701      	adds	r7, #1
   8887e:	4649      	mov	r1, r9
   88880:	4628      	mov	r0, r5
   88882:	f7ff fbbb 	bl	87ffc <quorem>
   88886:	4557      	cmp	r7, sl
   88888:	f100 0330 	add.w	r3, r0, #48	; 0x30
   8888c:	f808 3b01 	strb.w	r3, [r8], #1
   88890:	dbed      	blt.n	8886e <_dtoa_r+0x746>
   88892:	9a08      	ldr	r2, [sp, #32]
   88894:	2700      	movs	r7, #0
   88896:	2a00      	cmp	r2, #0
   88898:	bfcc      	ite	gt
   8889a:	4693      	movgt	fp, r2
   8889c:	f04f 0b01 	movle.w	fp, #1
   888a0:	9a03      	ldr	r2, [sp, #12]
   888a2:	4493      	add	fp, r2
   888a4:	4629      	mov	r1, r5
   888a6:	2201      	movs	r2, #1
   888a8:	4620      	mov	r0, r4
   888aa:	9304      	str	r3, [sp, #16]
   888ac:	f001 fed2 	bl	8a654 <__lshift>
   888b0:	4649      	mov	r1, r9
   888b2:	4605      	mov	r5, r0
   888b4:	f001 ff44 	bl	8a740 <__mcmp>
   888b8:	2800      	cmp	r0, #0
   888ba:	f340 81ab 	ble.w	88c14 <_dtoa_r+0xaec>
   888be:	f81b 3c01 	ldrb.w	r3, [fp, #-1]
   888c2:	9a03      	ldr	r2, [sp, #12]
   888c4:	f10b 3bff 	add.w	fp, fp, #4294967295
   888c8:	e004      	b.n	888d4 <_dtoa_r+0x7ac>
   888ca:	455a      	cmp	r2, fp
   888cc:	f000 81ad 	beq.w	88c2a <_dtoa_r+0xb02>
   888d0:	f81b 3d01 	ldrb.w	r3, [fp, #-1]!
   888d4:	2b39      	cmp	r3, #57	; 0x39
   888d6:	f10b 0a01 	add.w	sl, fp, #1
   888da:	d0f6      	beq.n	888ca <_dtoa_r+0x7a2>
   888dc:	3301      	adds	r3, #1
   888de:	f88b 3000 	strb.w	r3, [fp]
   888e2:	4649      	mov	r1, r9
   888e4:	4620      	mov	r0, r4
   888e6:	f001 fcd5 	bl	8a294 <_Bfree>
   888ea:	b156      	cbz	r6, 88902 <_dtoa_r+0x7da>
   888ec:	b12f      	cbz	r7, 888fa <_dtoa_r+0x7d2>
   888ee:	42b7      	cmp	r7, r6
   888f0:	d003      	beq.n	888fa <_dtoa_r+0x7d2>
   888f2:	4639      	mov	r1, r7
   888f4:	4620      	mov	r0, r4
   888f6:	f001 fccd 	bl	8a294 <_Bfree>
   888fa:	4631      	mov	r1, r6
   888fc:	4620      	mov	r0, r4
   888fe:	f001 fcc9 	bl	8a294 <_Bfree>
   88902:	4629      	mov	r1, r5
   88904:	4620      	mov	r0, r4
   88906:	f001 fcc5 	bl	8a294 <_Bfree>
   8890a:	2300      	movs	r3, #0
   8890c:	9a07      	ldr	r2, [sp, #28]
   8890e:	f88a 3000 	strb.w	r3, [sl]
   88912:	9b24      	ldr	r3, [sp, #144]	; 0x90
   88914:	601a      	str	r2, [r3, #0]
   88916:	9b26      	ldr	r3, [sp, #152]	; 0x98
   88918:	2b00      	cmp	r3, #0
   8891a:	f43f ac40 	beq.w	8819e <_dtoa_r+0x76>
   8891e:	9803      	ldr	r0, [sp, #12]
   88920:	f8c3 a000 	str.w	sl, [r3]
   88924:	b019      	add	sp, #100	; 0x64
   88926:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8892a:	201c      	movs	r0, #28
   8892c:	9b09      	ldr	r3, [sp, #36]	; 0x24
   8892e:	4407      	add	r7, r0
   88930:	4403      	add	r3, r0
   88932:	9309      	str	r3, [sp, #36]	; 0x24
   88934:	9b06      	ldr	r3, [sp, #24]
   88936:	4403      	add	r3, r0
   88938:	9306      	str	r3, [sp, #24]
   8893a:	e771      	b.n	88820 <_dtoa_r+0x6f8>
   8893c:	2601      	movs	r6, #1
   8893e:	e4b6      	b.n	882ae <_dtoa_r+0x186>
   88940:	f1c0 0020 	rsb	r0, r0, #32
   88944:	fa08 f000 	lsl.w	r0, r8, r0
   88948:	e44d      	b.n	881e6 <_dtoa_r+0xbe>
   8894a:	4601      	mov	r1, r0
   8894c:	465a      	mov	r2, fp
   8894e:	4620      	mov	r0, r4
   88950:	f001 fe24 	bl	8a59c <__pow5mult>
   88954:	9b22      	ldr	r3, [sp, #136]	; 0x88
   88956:	4681      	mov	r9, r0
   88958:	2b01      	cmp	r3, #1
   8895a:	f340 81b6 	ble.w	88cca <_dtoa_r+0xba2>
   8895e:	f04f 0a00 	mov.w	sl, #0
   88962:	f8d9 3010 	ldr.w	r3, [r9, #16]
   88966:	eb09 0383 	add.w	r3, r9, r3, lsl #2
   8896a:	6918      	ldr	r0, [r3, #16]
   8896c:	f001 fcee 	bl	8a34c <__hi0bits>
   88970:	f1c0 0020 	rsb	r0, r0, #32
   88974:	e741      	b.n	887fa <_dtoa_r+0x6d2>
   88976:	bf00      	nop
   88978:	40240000 	.word	0x40240000
   8897c:	0008c20c 	.word	0x0008c20c
   88980:	4631      	mov	r1, r6
   88982:	2300      	movs	r3, #0
   88984:	220a      	movs	r2, #10
   88986:	4620      	mov	r0, r4
   88988:	f001 fc8e 	bl	8a2a8 <__multadd>
   8898c:	9b12      	ldr	r3, [sp, #72]	; 0x48
   8898e:	4606      	mov	r6, r0
   88990:	2b00      	cmp	r3, #0
   88992:	f340 82e9 	ble.w	88f68 <_dtoa_r+0xe40>
   88996:	e9cd 8307 	strd	r8, r3, [sp, #28]
   8899a:	2f00      	cmp	r7, #0
   8899c:	f300 811d 	bgt.w	88bda <_dtoa_r+0xab2>
   889a0:	f1ba 0f00 	cmp.w	sl, #0
   889a4:	f040 81d9 	bne.w	88d5a <_dtoa_r+0xc32>
   889a8:	46b0      	mov	r8, r6
   889aa:	9b04      	ldr	r3, [sp, #16]
   889ac:	9908      	ldr	r1, [sp, #32]
   889ae:	f003 0201 	and.w	r2, r3, #1
   889b2:	9b03      	ldr	r3, [sp, #12]
   889b4:	920a      	str	r2, [sp, #40]	; 0x28
   889b6:	461f      	mov	r7, r3
   889b8:	3b01      	subs	r3, #1
   889ba:	4419      	add	r1, r3
   889bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
   889be:	9108      	str	r1, [sp, #32]
   889c0:	4313      	orrs	r3, r2
   889c2:	9309      	str	r3, [sp, #36]	; 0x24
   889c4:	4649      	mov	r1, r9
   889c6:	4628      	mov	r0, r5
   889c8:	f7ff fb18 	bl	87ffc <quorem>
   889cc:	4631      	mov	r1, r6
   889ce:	4683      	mov	fp, r0
   889d0:	4628      	mov	r0, r5
   889d2:	f001 feb5 	bl	8a740 <__mcmp>
   889d6:	4642      	mov	r2, r8
   889d8:	4649      	mov	r1, r9
   889da:	4682      	mov	sl, r0
   889dc:	4620      	mov	r0, r4
   889de:	f001 fecf 	bl	8a780 <__mdiff>
   889e2:	68c2      	ldr	r2, [r0, #12]
   889e4:	4601      	mov	r1, r0
   889e6:	f10b 0330 	add.w	r3, fp, #48	; 0x30
   889ea:	2a00      	cmp	r2, #0
   889ec:	d143      	bne.n	88a76 <_dtoa_r+0x94e>
   889ee:	9004      	str	r0, [sp, #16]
   889f0:	4628      	mov	r0, r5
   889f2:	9306      	str	r3, [sp, #24]
   889f4:	f001 fea4 	bl	8a740 <__mcmp>
   889f8:	4602      	mov	r2, r0
   889fa:	9904      	ldr	r1, [sp, #16]
   889fc:	4620      	mov	r0, r4
   889fe:	9204      	str	r2, [sp, #16]
   88a00:	f001 fc48 	bl	8a294 <_Bfree>
   88a04:	9a04      	ldr	r2, [sp, #16]
   88a06:	9b06      	ldr	r3, [sp, #24]
   88a08:	b91a      	cbnz	r2, 88a12 <_dtoa_r+0x8ea>
   88a0a:	9909      	ldr	r1, [sp, #36]	; 0x24
   88a0c:	2900      	cmp	r1, #0
   88a0e:	f000 829b 	beq.w	88f48 <_dtoa_r+0xe20>
   88a12:	f1ba 0f00 	cmp.w	sl, #0
   88a16:	f2c0 8164 	blt.w	88ce2 <_dtoa_r+0xbba>
   88a1a:	9922      	ldr	r1, [sp, #136]	; 0x88
   88a1c:	ea4a 0a01 	orr.w	sl, sl, r1
   88a20:	990a      	ldr	r1, [sp, #40]	; 0x28
   88a22:	ea51 010a 	orrs.w	r1, r1, sl
   88a26:	f000 815c 	beq.w	88ce2 <_dtoa_r+0xbba>
   88a2a:	2a00      	cmp	r2, #0
   88a2c:	f300 81b6 	bgt.w	88d9c <_dtoa_r+0xc74>
   88a30:	9a08      	ldr	r2, [sp, #32]
   88a32:	f107 0a01 	add.w	sl, r7, #1
   88a36:	4297      	cmp	r7, r2
   88a38:	46d3      	mov	fp, sl
   88a3a:	703b      	strb	r3, [r7, #0]
   88a3c:	f000 81b4 	beq.w	88da8 <_dtoa_r+0xc80>
   88a40:	4629      	mov	r1, r5
   88a42:	2300      	movs	r3, #0
   88a44:	220a      	movs	r2, #10
   88a46:	4620      	mov	r0, r4
   88a48:	f001 fc2e 	bl	8a2a8 <__multadd>
   88a4c:	4546      	cmp	r6, r8
   88a4e:	4605      	mov	r5, r0
   88a50:	4631      	mov	r1, r6
   88a52:	f04f 0300 	mov.w	r3, #0
   88a56:	f04f 020a 	mov.w	r2, #10
   88a5a:	4620      	mov	r0, r4
   88a5c:	d012      	beq.n	88a84 <_dtoa_r+0x95c>
   88a5e:	f001 fc23 	bl	8a2a8 <__multadd>
   88a62:	4641      	mov	r1, r8
   88a64:	4606      	mov	r6, r0
   88a66:	2300      	movs	r3, #0
   88a68:	220a      	movs	r2, #10
   88a6a:	4620      	mov	r0, r4
   88a6c:	f001 fc1c 	bl	8a2a8 <__multadd>
   88a70:	4657      	mov	r7, sl
   88a72:	4680      	mov	r8, r0
   88a74:	e7a6      	b.n	889c4 <_dtoa_r+0x89c>
   88a76:	4620      	mov	r0, r4
   88a78:	9304      	str	r3, [sp, #16]
   88a7a:	f001 fc0b 	bl	8a294 <_Bfree>
   88a7e:	2201      	movs	r2, #1
   88a80:	9b04      	ldr	r3, [sp, #16]
   88a82:	e7c6      	b.n	88a12 <_dtoa_r+0x8ea>
   88a84:	f001 fc10 	bl	8a2a8 <__multadd>
   88a88:	4657      	mov	r7, sl
   88a8a:	4606      	mov	r6, r0
   88a8c:	4680      	mov	r8, r0
   88a8e:	e799      	b.n	889c4 <_dtoa_r+0x89c>
   88a90:	9b22      	ldr	r3, [sp, #136]	; 0x88
   88a92:	2b02      	cmp	r3, #2
   88a94:	dc7a      	bgt.n	88b8c <_dtoa_r+0xa64>
   88a96:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   88a98:	2b00      	cmp	r3, #0
   88a9a:	f47f af7e 	bne.w	8899a <_dtoa_r+0x872>
   88a9e:	9b07      	ldr	r3, [sp, #28]
   88aa0:	4649      	mov	r1, r9
   88aa2:	3301      	adds	r3, #1
   88aa4:	4628      	mov	r0, r5
   88aa6:	9307      	str	r3, [sp, #28]
   88aa8:	f7ff faa8 	bl	87ffc <quorem>
   88aac:	f8dd b00c 	ldr.w	fp, [sp, #12]
   88ab0:	f100 0330 	add.w	r3, r0, #48	; 0x30
   88ab4:	2700      	movs	r7, #0
   88ab6:	f80b 3b01 	strb.w	r3, [fp], #1
   88aba:	e6f3      	b.n	888a4 <_dtoa_r+0x77c>
   88abc:	4649      	mov	r1, r9
   88abe:	4628      	mov	r0, r5
   88ac0:	f001 fe3e 	bl	8a740 <__mcmp>
   88ac4:	2800      	cmp	r0, #0
   88ac6:	f6bf aec1 	bge.w	8884c <_dtoa_r+0x724>
   88aca:	4629      	mov	r1, r5
   88acc:	2300      	movs	r3, #0
   88ace:	220a      	movs	r2, #10
   88ad0:	4620      	mov	r0, r4
   88ad2:	f001 fbe9 	bl	8a2a8 <__multadd>
   88ad6:	9b07      	ldr	r3, [sp, #28]
   88ad8:	4605      	mov	r5, r0
   88ada:	f103 38ff 	add.w	r8, r3, #4294967295
   88ade:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   88ae0:	2b00      	cmp	r3, #0
   88ae2:	f47f af4d 	bne.w	88980 <_dtoa_r+0x858>
   88ae6:	9b12      	ldr	r3, [sp, #72]	; 0x48
   88ae8:	2b00      	cmp	r3, #0
   88aea:	f340 8234 	ble.w	88f56 <_dtoa_r+0xe2e>
   88aee:	9308      	str	r3, [sp, #32]
   88af0:	e6b7      	b.n	88862 <_dtoa_r+0x73a>
   88af2:	4bb0      	ldr	r3, [pc, #704]	; (88db4 <_dtoa_r+0xc8c>)
   88af4:	9303      	str	r3, [sp, #12]
   88af6:	3303      	adds	r3, #3
   88af8:	f7ff bbf4 	b.w	882e4 <_dtoa_r+0x1bc>
   88afc:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
   88b00:	2900      	cmp	r1, #0
   88b02:	f47f ae73 	bne.w	887ec <_dtoa_r+0x6c4>
   88b06:	f3c2 0313 	ubfx	r3, r2, #0, #20
   88b0a:	2b00      	cmp	r3, #0
   88b0c:	f47f ae6e 	bne.w	887ec <_dtoa_r+0x6c4>
   88b10:	4ba9      	ldr	r3, [pc, #676]	; (88db8 <_dtoa_r+0xc90>)
   88b12:	4013      	ands	r3, r2
   88b14:	2b00      	cmp	r3, #0
   88b16:	f000 8200 	beq.w	88f1a <_dtoa_r+0xdf2>
   88b1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   88b1c:	f04f 0a01 	mov.w	sl, #1
   88b20:	3301      	adds	r3, #1
   88b22:	9309      	str	r3, [sp, #36]	; 0x24
   88b24:	9b06      	ldr	r3, [sp, #24]
   88b26:	3301      	adds	r3, #1
   88b28:	9306      	str	r3, [sp, #24]
   88b2a:	e661      	b.n	887f0 <_dtoa_r+0x6c8>
   88b2c:	2301      	movs	r3, #1
   88b2e:	930c      	str	r3, [sp, #48]	; 0x30
   88b30:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   88b32:	9a07      	ldr	r2, [sp, #28]
   88b34:	4413      	add	r3, r2
   88b36:	9312      	str	r3, [sp, #72]	; 0x48
   88b38:	3301      	adds	r3, #1
   88b3a:	2b01      	cmp	r3, #1
   88b3c:	461f      	mov	r7, r3
   88b3e:	bfb8      	it	lt
   88b40:	2701      	movlt	r7, #1
   88b42:	9308      	str	r3, [sp, #32]
   88b44:	2100      	movs	r1, #0
   88b46:	2f17      	cmp	r7, #23
   88b48:	6461      	str	r1, [r4, #68]	; 0x44
   88b4a:	f77f ac1e 	ble.w	8838a <_dtoa_r+0x262>
   88b4e:	2201      	movs	r2, #1
   88b50:	2304      	movs	r3, #4
   88b52:	005b      	lsls	r3, r3, #1
   88b54:	f103 0014 	add.w	r0, r3, #20
   88b58:	42b8      	cmp	r0, r7
   88b5a:	4611      	mov	r1, r2
   88b5c:	f102 0201 	add.w	r2, r2, #1
   88b60:	d9f7      	bls.n	88b52 <_dtoa_r+0xa2a>
   88b62:	6461      	str	r1, [r4, #68]	; 0x44
   88b64:	e411      	b.n	8838a <_dtoa_r+0x262>
   88b66:	2301      	movs	r3, #1
   88b68:	930c      	str	r3, [sp, #48]	; 0x30
   88b6a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   88b6c:	2b00      	cmp	r3, #0
   88b6e:	dd4c      	ble.n	88c0a <_dtoa_r+0xae2>
   88b70:	461f      	mov	r7, r3
   88b72:	9312      	str	r3, [sp, #72]	; 0x48
   88b74:	9308      	str	r3, [sp, #32]
   88b76:	e7e5      	b.n	88b44 <_dtoa_r+0xa1c>
   88b78:	2300      	movs	r3, #0
   88b7a:	930c      	str	r3, [sp, #48]	; 0x30
   88b7c:	e7d8      	b.n	88b30 <_dtoa_r+0xa08>
   88b7e:	2300      	movs	r3, #0
   88b80:	930c      	str	r3, [sp, #48]	; 0x30
   88b82:	e7f2      	b.n	88b6a <_dtoa_r+0xa42>
   88b84:	9b12      	ldr	r3, [sp, #72]	; 0x48
   88b86:	f8cd 801c 	str.w	r8, [sp, #28]
   88b8a:	9308      	str	r3, [sp, #32]
   88b8c:	9b08      	ldr	r3, [sp, #32]
   88b8e:	2b00      	cmp	r3, #0
   88b90:	f47f ad43 	bne.w	8861a <_dtoa_r+0x4f2>
   88b94:	4649      	mov	r1, r9
   88b96:	2205      	movs	r2, #5
   88b98:	4620      	mov	r0, r4
   88b9a:	f001 fb85 	bl	8a2a8 <__multadd>
   88b9e:	4681      	mov	r9, r0
   88ba0:	4628      	mov	r0, r5
   88ba2:	4649      	mov	r1, r9
   88ba4:	f001 fdcc 	bl	8a740 <__mcmp>
   88ba8:	2800      	cmp	r0, #0
   88baa:	f77f ad36 	ble.w	8861a <_dtoa_r+0x4f2>
   88bae:	2331      	movs	r3, #49	; 0x31
   88bb0:	9803      	ldr	r0, [sp, #12]
   88bb2:	9f07      	ldr	r7, [sp, #28]
   88bb4:	4680      	mov	r8, r0
   88bb6:	f800 3b01 	strb.w	r3, [r0], #1
   88bba:	3701      	adds	r7, #1
   88bbc:	9003      	str	r0, [sp, #12]
   88bbe:	4649      	mov	r1, r9
   88bc0:	4620      	mov	r0, r4
   88bc2:	f001 fb67 	bl	8a294 <_Bfree>
   88bc6:	1c7b      	adds	r3, r7, #1
   88bc8:	f8dd a00c 	ldr.w	sl, [sp, #12]
   88bcc:	9307      	str	r3, [sp, #28]
   88bce:	f8cd 800c 	str.w	r8, [sp, #12]
   88bd2:	2e00      	cmp	r6, #0
   88bd4:	f47f ae91 	bne.w	888fa <_dtoa_r+0x7d2>
   88bd8:	e693      	b.n	88902 <_dtoa_r+0x7da>
   88bda:	4631      	mov	r1, r6
   88bdc:	463a      	mov	r2, r7
   88bde:	4620      	mov	r0, r4
   88be0:	f001 fd38 	bl	8a654 <__lshift>
   88be4:	4606      	mov	r6, r0
   88be6:	e6db      	b.n	889a0 <_dtoa_r+0x878>
   88be8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   88bea:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
   88bee:	eba8 0303 	sub.w	r3, r8, r3
   88bf2:	449b      	add	fp, r3
   88bf4:	f04f 0800 	mov.w	r8, #0
   88bf8:	e588      	b.n	8870c <_dtoa_r+0x5e4>
   88bfa:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
   88bfe:	f04f 0a02 	mov.w	sl, #2
   88c02:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
   88c06:	f7ff bbee 	b.w	883e6 <_dtoa_r+0x2be>
   88c0a:	2301      	movs	r3, #1
   88c0c:	9323      	str	r3, [sp, #140]	; 0x8c
   88c0e:	9308      	str	r3, [sp, #32]
   88c10:	f7ff bbb7 	b.w	88382 <_dtoa_r+0x25a>
   88c14:	d103      	bne.n	88c1e <_dtoa_r+0xaf6>
   88c16:	9b04      	ldr	r3, [sp, #16]
   88c18:	07d8      	lsls	r0, r3, #31
   88c1a:	f53f ae50 	bmi.w	888be <_dtoa_r+0x796>
   88c1e:	46da      	mov	sl, fp
   88c20:	f81b 3d01 	ldrb.w	r3, [fp, #-1]!
   88c24:	2b30      	cmp	r3, #48	; 0x30
   88c26:	d0fa      	beq.n	88c1e <_dtoa_r+0xaf6>
   88c28:	e65b      	b.n	888e2 <_dtoa_r+0x7ba>
   88c2a:	9b07      	ldr	r3, [sp, #28]
   88c2c:	9a03      	ldr	r2, [sp, #12]
   88c2e:	3301      	adds	r3, #1
   88c30:	9307      	str	r3, [sp, #28]
   88c32:	2331      	movs	r3, #49	; 0x31
   88c34:	7013      	strb	r3, [r2, #0]
   88c36:	e654      	b.n	888e2 <_dtoa_r+0x7ba>
   88c38:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   88c3a:	2a00      	cmp	r2, #0
   88c3c:	f000 8128 	beq.w	88e90 <_dtoa_r+0xd68>
   88c40:	f203 4333 	addw	r3, r3, #1075	; 0x433
   88c44:	9a06      	ldr	r2, [sp, #24]
   88c46:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
   88c4a:	441a      	add	r2, r3
   88c4c:	9206      	str	r2, [sp, #24]
   88c4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
   88c50:	4617      	mov	r7, r2
   88c52:	441a      	add	r2, r3
   88c54:	9209      	str	r2, [sp, #36]	; 0x24
   88c56:	e564      	b.n	88722 <_dtoa_r+0x5fa>
   88c58:	f04f 0900 	mov.w	r9, #0
   88c5c:	464e      	mov	r6, r9
   88c5e:	e4dc      	b.n	8861a <_dtoa_r+0x4f2>
   88c60:	4629      	mov	r1, r5
   88c62:	4620      	mov	r0, r4
   88c64:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   88c66:	f001 fc99 	bl	8a59c <__pow5mult>
   88c6a:	4605      	mov	r5, r0
   88c6c:	e5b1      	b.n	887d2 <_dtoa_r+0x6aa>
   88c6e:	900e      	str	r0, [sp, #56]	; 0x38
   88c70:	e564      	b.n	8873c <_dtoa_r+0x614>
   88c72:	f000 8111 	beq.w	88e98 <_dtoa_r+0xd70>
   88c76:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   88c7a:	9a07      	ldr	r2, [sp, #28]
   88c7c:	4b4f      	ldr	r3, [pc, #316]	; (88dbc <_dtoa_r+0xc94>)
   88c7e:	4256      	negs	r6, r2
   88c80:	f006 020f 	and.w	r2, r6, #15
   88c84:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   88c88:	e9d3 2300 	ldrd	r2, r3, [r3]
   88c8c:	f002 fda4 	bl	8b7d8 <__aeabi_dmul>
   88c90:	1136      	asrs	r6, r6, #4
   88c92:	4680      	mov	r8, r0
   88c94:	4689      	mov	r9, r1
   88c96:	f000 8170 	beq.w	88f7a <_dtoa_r+0xe52>
   88c9a:	2300      	movs	r3, #0
   88c9c:	f04f 0a02 	mov.w	sl, #2
   88ca0:	4f47      	ldr	r7, [pc, #284]	; (88dc0 <_dtoa_r+0xc98>)
   88ca2:	07f2      	lsls	r2, r6, #31
   88ca4:	d506      	bpl.n	88cb4 <_dtoa_r+0xb8c>
   88ca6:	e9d7 2300 	ldrd	r2, r3, [r7]
   88caa:	f002 fd95 	bl	8b7d8 <__aeabi_dmul>
   88cae:	2301      	movs	r3, #1
   88cb0:	f10a 0a01 	add.w	sl, sl, #1
   88cb4:	1076      	asrs	r6, r6, #1
   88cb6:	f107 0708 	add.w	r7, r7, #8
   88cba:	d1f2      	bne.n	88ca2 <_dtoa_r+0xb7a>
   88cbc:	2b00      	cmp	r3, #0
   88cbe:	f43f abb1 	beq.w	88424 <_dtoa_r+0x2fc>
   88cc2:	4680      	mov	r8, r0
   88cc4:	4689      	mov	r9, r1
   88cc6:	f7ff bbad 	b.w	88424 <_dtoa_r+0x2fc>
   88cca:	9b04      	ldr	r3, [sp, #16]
   88ccc:	2b00      	cmp	r3, #0
   88cce:	f47f ae46 	bne.w	8895e <_dtoa_r+0x836>
   88cd2:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
   88cd6:	f3c2 0313 	ubfx	r3, r2, #0, #20
   88cda:	2b00      	cmp	r3, #0
   88cdc:	f43f af18 	beq.w	88b10 <_dtoa_r+0x9e8>
   88ce0:	e63d      	b.n	8895e <_dtoa_r+0x836>
   88ce2:	2a00      	cmp	r2, #0
   88ce4:	dd12      	ble.n	88d0c <_dtoa_r+0xbe4>
   88ce6:	4629      	mov	r1, r5
   88ce8:	2201      	movs	r2, #1
   88cea:	4620      	mov	r0, r4
   88cec:	9304      	str	r3, [sp, #16]
   88cee:	f001 fcb1 	bl	8a654 <__lshift>
   88cf2:	4649      	mov	r1, r9
   88cf4:	4605      	mov	r5, r0
   88cf6:	f001 fd23 	bl	8a740 <__mcmp>
   88cfa:	2800      	cmp	r0, #0
   88cfc:	9b04      	ldr	r3, [sp, #16]
   88cfe:	f340 8117 	ble.w	88f30 <_dtoa_r+0xe08>
   88d02:	2b39      	cmp	r3, #57	; 0x39
   88d04:	f000 80fb 	beq.w	88efe <_dtoa_r+0xdd6>
   88d08:	f10b 0331 	add.w	r3, fp, #49	; 0x31
   88d0c:	46ba      	mov	sl, r7
   88d0e:	9a07      	ldr	r2, [sp, #28]
   88d10:	4637      	mov	r7, r6
   88d12:	3201      	adds	r2, #1
   88d14:	4646      	mov	r6, r8
   88d16:	9207      	str	r2, [sp, #28]
   88d18:	f80a 3b01 	strb.w	r3, [sl], #1
   88d1c:	e5e1      	b.n	888e2 <_dtoa_r+0x7ba>
   88d1e:	9509      	str	r5, [sp, #36]	; 0x24
   88d20:	9c06      	ldr	r4, [sp, #24]
   88d22:	9d04      	ldr	r5, [sp, #16]
   88d24:	4602      	mov	r2, r0
   88d26:	460b      	mov	r3, r1
   88d28:	f002 fba0 	bl	8b46c <__adddf3>
   88d2c:	4652      	mov	r2, sl
   88d2e:	465b      	mov	r3, fp
   88d30:	4680      	mov	r8, r0
   88d32:	4689      	mov	r9, r1
   88d34:	f002 ffe0 	bl	8bcf8 <__aeabi_dcmpgt>
   88d38:	b960      	cbnz	r0, 88d54 <_dtoa_r+0xc2c>
   88d3a:	4652      	mov	r2, sl
   88d3c:	465b      	mov	r3, fp
   88d3e:	4640      	mov	r0, r8
   88d40:	4649      	mov	r1, r9
   88d42:	f002 ffb1 	bl	8bca8 <__aeabi_dcmpeq>
   88d46:	2800      	cmp	r0, #0
   88d48:	f43f accb 	beq.w	886e2 <_dtoa_r+0x5ba>
   88d4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
   88d4e:	07d9      	lsls	r1, r3, #31
   88d50:	f57f acc7 	bpl.w	886e2 <_dtoa_r+0x5ba>
   88d54:	9a03      	ldr	r2, [sp, #12]
   88d56:	f7ff bbff 	b.w	88558 <_dtoa_r+0x430>
   88d5a:	4620      	mov	r0, r4
   88d5c:	6871      	ldr	r1, [r6, #4]
   88d5e:	f001 fa73 	bl	8a248 <_Balloc>
   88d62:	4607      	mov	r7, r0
   88d64:	2800      	cmp	r0, #0
   88d66:	f000 810c 	beq.w	88f82 <_dtoa_r+0xe5a>
   88d6a:	6933      	ldr	r3, [r6, #16]
   88d6c:	f106 010c 	add.w	r1, r6, #12
   88d70:	3302      	adds	r3, #2
   88d72:	009a      	lsls	r2, r3, #2
   88d74:	300c      	adds	r0, #12
   88d76:	f7fc f9ff 	bl	85178 <memcpy>
   88d7a:	4639      	mov	r1, r7
   88d7c:	2201      	movs	r2, #1
   88d7e:	4620      	mov	r0, r4
   88d80:	f001 fc68 	bl	8a654 <__lshift>
   88d84:	4680      	mov	r8, r0
   88d86:	e610      	b.n	889aa <_dtoa_r+0x882>
   88d88:	4629      	mov	r1, r5
   88d8a:	4620      	mov	r0, r4
   88d8c:	f001 fc06 	bl	8a59c <__pow5mult>
   88d90:	4605      	mov	r5, r0
   88d92:	e51e      	b.n	887d2 <_dtoa_r+0x6aa>
   88d94:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   88d98:	1a9f      	subs	r7, r3, r2
   88d9a:	e4c2      	b.n	88722 <_dtoa_r+0x5fa>
   88d9c:	2b39      	cmp	r3, #57	; 0x39
   88d9e:	f000 80ae 	beq.w	88efe <_dtoa_r+0xdd6>
   88da2:	46ba      	mov	sl, r7
   88da4:	3301      	adds	r3, #1
   88da6:	e7b2      	b.n	88d0e <_dtoa_r+0xbe6>
   88da8:	9a07      	ldr	r2, [sp, #28]
   88daa:	4637      	mov	r7, r6
   88dac:	3201      	adds	r2, #1
   88dae:	4646      	mov	r6, r8
   88db0:	9207      	str	r2, [sp, #28]
   88db2:	e577      	b.n	888a4 <_dtoa_r+0x77c>
   88db4:	0008c250 	.word	0x0008c250
   88db8:	7ff00000 	.word	0x7ff00000
   88dbc:	0008c3b0 	.word	0x0008c3b0
   88dc0:	0008c388 	.word	0x0008c388
   88dc4:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
   88dc8:	4983      	ldr	r1, [pc, #524]	; (88fd8 <_dtoa_r+0xeb0>)
   88dca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
   88dce:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
   88dd2:	e951 0102 	ldrd	r0, r1, [r1, #-8]
   88dd6:	f002 fcff 	bl	8b7d8 <__aeabi_dmul>
   88dda:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
   88dde:	4649      	mov	r1, r9
   88de0:	4640      	mov	r0, r8
   88de2:	f002 ffa9 	bl	8bd38 <__aeabi_d2iz>
   88de6:	4606      	mov	r6, r0
   88de8:	f002 fc8c 	bl	8b704 <__aeabi_i2d>
   88dec:	460b      	mov	r3, r1
   88dee:	4602      	mov	r2, r0
   88df0:	4649      	mov	r1, r9
   88df2:	4640      	mov	r0, r8
   88df4:	f002 fb38 	bl	8b468 <__aeabi_dsub>
   88df8:	4653      	mov	r3, sl
   88dfa:	9f03      	ldr	r7, [sp, #12]
   88dfc:	3630      	adds	r6, #48	; 0x30
   88dfe:	2b01      	cmp	r3, #1
   88e00:	4680      	mov	r8, r0
   88e02:	4689      	mov	r9, r1
   88e04:	f807 6b01 	strb.w	r6, [r7], #1
   88e08:	f000 80ac 	beq.w	88f64 <_dtoa_r+0xe3c>
   88e0c:	9e13      	ldr	r6, [sp, #76]	; 0x4c
   88e0e:	9b03      	ldr	r3, [sp, #12]
   88e10:	441e      	add	r6, r3
   88e12:	2200      	movs	r2, #0
   88e14:	4b71      	ldr	r3, [pc, #452]	; (88fdc <_dtoa_r+0xeb4>)
   88e16:	4640      	mov	r0, r8
   88e18:	4649      	mov	r1, r9
   88e1a:	f002 fcdd 	bl	8b7d8 <__aeabi_dmul>
   88e1e:	4689      	mov	r9, r1
   88e20:	4680      	mov	r8, r0
   88e22:	f002 ff89 	bl	8bd38 <__aeabi_d2iz>
   88e26:	4682      	mov	sl, r0
   88e28:	f002 fc6c 	bl	8b704 <__aeabi_i2d>
   88e2c:	4602      	mov	r2, r0
   88e2e:	460b      	mov	r3, r1
   88e30:	4640      	mov	r0, r8
   88e32:	4649      	mov	r1, r9
   88e34:	f002 fb18 	bl	8b468 <__aeabi_dsub>
   88e38:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
   88e3c:	f807 ab01 	strb.w	sl, [r7], #1
   88e40:	42b7      	cmp	r7, r6
   88e42:	4680      	mov	r8, r0
   88e44:	4689      	mov	r9, r1
   88e46:	d1e4      	bne.n	88e12 <_dtoa_r+0xcea>
   88e48:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
   88e4c:	2200      	movs	r2, #0
   88e4e:	4b64      	ldr	r3, [pc, #400]	; (88fe0 <_dtoa_r+0xeb8>)
   88e50:	f002 fb0c 	bl	8b46c <__adddf3>
   88e54:	4642      	mov	r2, r8
   88e56:	464b      	mov	r3, r9
   88e58:	f002 ff30 	bl	8bcbc <__aeabi_dcmplt>
   88e5c:	2800      	cmp	r0, #0
   88e5e:	d162      	bne.n	88f26 <_dtoa_r+0xdfe>
   88e60:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
   88e64:	2000      	movs	r0, #0
   88e66:	495e      	ldr	r1, [pc, #376]	; (88fe0 <_dtoa_r+0xeb8>)
   88e68:	f002 fafe 	bl	8b468 <__aeabi_dsub>
   88e6c:	4642      	mov	r2, r8
   88e6e:	464b      	mov	r3, r9
   88e70:	f002 ff42 	bl	8bcf8 <__aeabi_dcmpgt>
   88e74:	2800      	cmp	r0, #0
   88e76:	f43f aba9 	beq.w	885cc <_dtoa_r+0x4a4>
   88e7a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
   88e7e:	46b2      	mov	sl, r6
   88e80:	2b30      	cmp	r3, #48	; 0x30
   88e82:	f106 36ff 	add.w	r6, r6, #4294967295
   88e86:	d0f8      	beq.n	88e7a <_dtoa_r+0xd52>
   88e88:	9b14      	ldr	r3, [sp, #80]	; 0x50
   88e8a:	3301      	adds	r3, #1
   88e8c:	9307      	str	r3, [sp, #28]
   88e8e:	e538      	b.n	88902 <_dtoa_r+0x7da>
   88e90:	9b16      	ldr	r3, [sp, #88]	; 0x58
   88e92:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
   88e96:	e6d5      	b.n	88c44 <_dtoa_r+0xb1c>
   88e98:	f04f 0a02 	mov.w	sl, #2
   88e9c:	e9dd 890a 	ldrd	r8, r9, [sp, #40]	; 0x28
   88ea0:	f7ff bac0 	b.w	88424 <_dtoa_r+0x2fc>
   88ea4:	9b08      	ldr	r3, [sp, #32]
   88ea6:	2b00      	cmp	r3, #0
   88ea8:	f43f ab62 	beq.w	88570 <_dtoa_r+0x448>
   88eac:	9b12      	ldr	r3, [sp, #72]	; 0x48
   88eae:	2b00      	cmp	r3, #0
   88eb0:	f77f ab8c 	ble.w	885cc <_dtoa_r+0x4a4>
   88eb4:	9313      	str	r3, [sp, #76]	; 0x4c
   88eb6:	9b07      	ldr	r3, [sp, #28]
   88eb8:	2200      	movs	r2, #0
   88eba:	3b01      	subs	r3, #1
   88ebc:	4640      	mov	r0, r8
   88ebe:	4649      	mov	r1, r9
   88ec0:	9314      	str	r3, [sp, #80]	; 0x50
   88ec2:	4b46      	ldr	r3, [pc, #280]	; (88fdc <_dtoa_r+0xeb4>)
   88ec4:	f002 fc88 	bl	8b7d8 <__aeabi_dmul>
   88ec8:	4680      	mov	r8, r0
   88eca:	4689      	mov	r9, r1
   88ecc:	f10a 0001 	add.w	r0, sl, #1
   88ed0:	f002 fc18 	bl	8b704 <__aeabi_i2d>
   88ed4:	4642      	mov	r2, r8
   88ed6:	464b      	mov	r3, r9
   88ed8:	f002 fc7e 	bl	8b7d8 <__aeabi_dmul>
   88edc:	4b41      	ldr	r3, [pc, #260]	; (88fe4 <_dtoa_r+0xebc>)
   88ede:	2200      	movs	r2, #0
   88ee0:	f002 fac4 	bl	8b46c <__adddf3>
   88ee4:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
   88ee8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
   88eec:	9311      	str	r3, [sp, #68]	; 0x44
   88eee:	f7ff babc 	b.w	8846a <_dtoa_r+0x342>
   88ef2:	9b07      	ldr	r3, [sp, #28]
   88ef4:	3301      	adds	r3, #1
   88ef6:	9307      	str	r3, [sp, #28]
   88ef8:	2331      	movs	r3, #49	; 0x31
   88efa:	f7ff bb34 	b.w	88566 <_dtoa_r+0x43e>
   88efe:	9b07      	ldr	r3, [sp, #28]
   88f00:	46bb      	mov	fp, r7
   88f02:	3301      	adds	r3, #1
   88f04:	9307      	str	r3, [sp, #28]
   88f06:	2339      	movs	r3, #57	; 0x39
   88f08:	4637      	mov	r7, r6
   88f0a:	f80b 3b01 	strb.w	r3, [fp], #1
   88f0e:	4646      	mov	r6, r8
   88f10:	e4d7      	b.n	888c2 <_dtoa_r+0x79a>
   88f12:	f04f 0900 	mov.w	r9, #0
   88f16:	464e      	mov	r6, r9
   88f18:	e649      	b.n	88bae <_dtoa_r+0xa86>
   88f1a:	469a      	mov	sl, r3
   88f1c:	e468      	b.n	887f0 <_dtoa_r+0x6c8>
   88f1e:	9d10      	ldr	r5, [sp, #64]	; 0x40
   88f20:	9c13      	ldr	r4, [sp, #76]	; 0x4c
   88f22:	46b2      	mov	sl, r6
   88f24:	e7b0      	b.n	88e88 <_dtoa_r+0xd60>
   88f26:	9b14      	ldr	r3, [sp, #80]	; 0x50
   88f28:	9a03      	ldr	r2, [sp, #12]
   88f2a:	9307      	str	r3, [sp, #28]
   88f2c:	f7ff bb14 	b.w	88558 <_dtoa_r+0x430>
   88f30:	f47f aeec 	bne.w	88d0c <_dtoa_r+0xbe4>
   88f34:	07da      	lsls	r2, r3, #31
   88f36:	f57f aee9 	bpl.w	88d0c <_dtoa_r+0xbe4>
   88f3a:	e6e2      	b.n	88d02 <_dtoa_r+0xbda>
   88f3c:	f8dd b054 	ldr.w	fp, [sp, #84]	; 0x54
   88f40:	9d10      	ldr	r5, [sp, #64]	; 0x40
   88f42:	9c13      	ldr	r4, [sp, #76]	; 0x4c
   88f44:	f7ff bb42 	b.w	885cc <_dtoa_r+0x4a4>
   88f48:	2b39      	cmp	r3, #57	; 0x39
   88f4a:	d0d8      	beq.n	88efe <_dtoa_r+0xdd6>
   88f4c:	f1ba 0f00 	cmp.w	sl, #0
   88f50:	f73f aeda 	bgt.w	88d08 <_dtoa_r+0xbe0>
   88f54:	e6da      	b.n	88d0c <_dtoa_r+0xbe4>
   88f56:	9b22      	ldr	r3, [sp, #136]	; 0x88
   88f58:	2b02      	cmp	r3, #2
   88f5a:	f73f ae13 	bgt.w	88b84 <_dtoa_r+0xa5c>
   88f5e:	f8cd 801c 	str.w	r8, [sp, #28]
   88f62:	e59c      	b.n	88a9e <_dtoa_r+0x976>
   88f64:	463e      	mov	r6, r7
   88f66:	e76f      	b.n	88e48 <_dtoa_r+0xd20>
   88f68:	9b22      	ldr	r3, [sp, #136]	; 0x88
   88f6a:	2b02      	cmp	r3, #2
   88f6c:	f73f ae0a 	bgt.w	88b84 <_dtoa_r+0xa5c>
   88f70:	9b12      	ldr	r3, [sp, #72]	; 0x48
   88f72:	f8cd 801c 	str.w	r8, [sp, #28]
   88f76:	9308      	str	r3, [sp, #32]
   88f78:	e50f      	b.n	8899a <_dtoa_r+0x872>
   88f7a:	f04f 0a02 	mov.w	sl, #2
   88f7e:	f7ff ba51 	b.w	88424 <_dtoa_r+0x2fc>
   88f82:	4602      	mov	r2, r0
   88f84:	f240 21ea 	movw	r1, #746	; 0x2ea
   88f88:	4b17      	ldr	r3, [pc, #92]	; (88fe8 <_dtoa_r+0xec0>)
   88f8a:	4818      	ldr	r0, [pc, #96]	; (88fec <_dtoa_r+0xec4>)
   88f8c:	f002 f8dc 	bl	8b148 <__assert_func>
   88f90:	2600      	movs	r6, #0
   88f92:	4620      	mov	r0, r4
   88f94:	4631      	mov	r1, r6
   88f96:	6466      	str	r6, [r4, #68]	; 0x44
   88f98:	f001 f956 	bl	8a248 <_Balloc>
   88f9c:	9003      	str	r0, [sp, #12]
   88f9e:	b978      	cbnz	r0, 88fc0 <_dtoa_r+0xe98>
   88fa0:	2200      	movs	r2, #0
   88fa2:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
   88fa6:	4b10      	ldr	r3, [pc, #64]	; (88fe8 <_dtoa_r+0xec0>)
   88fa8:	4810      	ldr	r0, [pc, #64]	; (88fec <_dtoa_r+0xec4>)
   88faa:	f002 f8cd 	bl	8b148 <__assert_func>
   88fae:	4b10      	ldr	r3, [pc, #64]	; (88ff0 <_dtoa_r+0xec8>)
   88fb0:	9303      	str	r3, [sp, #12]
   88fb2:	f7ff b8f4 	b.w	8819e <_dtoa_r+0x76>
   88fb6:	f43f ac33 	beq.w	88820 <_dtoa_r+0x6f8>
   88fba:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
   88fbe:	e4b5      	b.n	8892c <_dtoa_r+0x804>
   88fc0:	9b03      	ldr	r3, [sp, #12]
   88fc2:	2201      	movs	r2, #1
   88fc4:	6423      	str	r3, [r4, #64]	; 0x40
   88fc6:	f04f 33ff 	mov.w	r3, #4294967295
   88fca:	9623      	str	r6, [sp, #140]	; 0x8c
   88fcc:	9312      	str	r3, [sp, #72]	; 0x48
   88fce:	920c      	str	r2, [sp, #48]	; 0x30
   88fd0:	9308      	str	r3, [sp, #32]
   88fd2:	f7ff bafb 	b.w	885cc <_dtoa_r+0x4a4>
   88fd6:	bf00      	nop
   88fd8:	0008c3b0 	.word	0x0008c3b0
   88fdc:	40240000 	.word	0x40240000
   88fe0:	3fe00000 	.word	0x3fe00000
   88fe4:	401c0000 	.word	0x401c0000
   88fe8:	0008c260 	.word	0x0008c260
   88fec:	0008c274 	.word	0x0008c274
   88ff0:	0008c254 	.word	0x0008c254

00088ff4 <__sflush_r>:
   88ff4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
   88ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   88ffa:	460c      	mov	r4, r1
   88ffc:	0711      	lsls	r1, r2, #28
   88ffe:	4607      	mov	r7, r0
   89000:	d443      	bmi.n	8908a <__sflush_r+0x96>
   89002:	6863      	ldr	r3, [r4, #4]
   89004:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
   89008:	2b00      	cmp	r3, #0
   8900a:	81a2      	strh	r2, [r4, #12]
   8900c:	dd5b      	ble.n	890c6 <__sflush_r+0xd2>
   8900e:	6aa5      	ldr	r5, [r4, #40]	; 0x28
   89010:	2d00      	cmp	r5, #0
   89012:	d056      	beq.n	890c2 <__sflush_r+0xce>
   89014:	2300      	movs	r3, #0
   89016:	683e      	ldr	r6, [r7, #0]
   89018:	603b      	str	r3, [r7, #0]
   8901a:	b293      	uxth	r3, r2
   8901c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
   89020:	d155      	bne.n	890ce <__sflush_r+0xda>
   89022:	2301      	movs	r3, #1
   89024:	4638      	mov	r0, r7
   89026:	69e1      	ldr	r1, [r4, #28]
   89028:	47a8      	blx	r5
   8902a:	1c42      	adds	r2, r0, #1
   8902c:	d065      	beq.n	890fa <__sflush_r+0x106>
   8902e:	89a3      	ldrh	r3, [r4, #12]
   89030:	6aa5      	ldr	r5, [r4, #40]	; 0x28
   89032:	075b      	lsls	r3, r3, #29
   89034:	d505      	bpl.n	89042 <__sflush_r+0x4e>
   89036:	6863      	ldr	r3, [r4, #4]
   89038:	1ac0      	subs	r0, r0, r3
   8903a:	6b23      	ldr	r3, [r4, #48]	; 0x30
   8903c:	b10b      	cbz	r3, 89042 <__sflush_r+0x4e>
   8903e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   89040:	1ac0      	subs	r0, r0, r3
   89042:	4602      	mov	r2, r0
   89044:	69e1      	ldr	r1, [r4, #28]
   89046:	2300      	movs	r3, #0
   89048:	4638      	mov	r0, r7
   8904a:	47a8      	blx	r5
   8904c:	1c41      	adds	r1, r0, #1
   8904e:	d140      	bne.n	890d2 <__sflush_r+0xde>
   89050:	683b      	ldr	r3, [r7, #0]
   89052:	2b00      	cmp	r3, #0
   89054:	d03d      	beq.n	890d2 <__sflush_r+0xde>
   89056:	2b1d      	cmp	r3, #29
   89058:	d001      	beq.n	8905e <__sflush_r+0x6a>
   8905a:	2b16      	cmp	r3, #22
   8905c:	d154      	bne.n	89108 <__sflush_r+0x114>
   8905e:	2200      	movs	r2, #0
   89060:	89a3      	ldrh	r3, [r4, #12]
   89062:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   89066:	81a3      	strh	r3, [r4, #12]
   89068:	6923      	ldr	r3, [r4, #16]
   8906a:	e9c4 3200 	strd	r3, r2, [r4]
   8906e:	6b21      	ldr	r1, [r4, #48]	; 0x30
   89070:	603e      	str	r6, [r7, #0]
   89072:	b331      	cbz	r1, 890c2 <__sflush_r+0xce>
   89074:	f104 0340 	add.w	r3, r4, #64	; 0x40
   89078:	4299      	cmp	r1, r3
   8907a:	d002      	beq.n	89082 <__sflush_r+0x8e>
   8907c:	4638      	mov	r0, r7
   8907e:	f000 f9fb 	bl	89478 <_free_r>
   89082:	2300      	movs	r3, #0
   89084:	4618      	mov	r0, r3
   89086:	6323      	str	r3, [r4, #48]	; 0x30
   89088:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8908a:	6926      	ldr	r6, [r4, #16]
   8908c:	b1ce      	cbz	r6, 890c2 <__sflush_r+0xce>
   8908e:	b293      	uxth	r3, r2
   89090:	079a      	lsls	r2, r3, #30
   89092:	bf18      	it	ne
   89094:	2300      	movne	r3, #0
   89096:	6825      	ldr	r5, [r4, #0]
   89098:	bf08      	it	eq
   8909a:	6963      	ldreq	r3, [r4, #20]
   8909c:	6026      	str	r6, [r4, #0]
   8909e:	1bad      	subs	r5, r5, r6
   890a0:	60a3      	str	r3, [r4, #8]
   890a2:	e00c      	b.n	890be <__sflush_r+0xca>
   890a4:	462b      	mov	r3, r5
   890a6:	4632      	mov	r2, r6
   890a8:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
   890ac:	4638      	mov	r0, r7
   890ae:	69e1      	ldr	r1, [r4, #28]
   890b0:	47e0      	blx	ip
   890b2:	f1b0 0c00 	subs.w	ip, r0, #0
   890b6:	eba5 050c 	sub.w	r5, r5, ip
   890ba:	4466      	add	r6, ip
   890bc:	dd16      	ble.n	890ec <__sflush_r+0xf8>
   890be:	2d00      	cmp	r5, #0
   890c0:	dcf0      	bgt.n	890a4 <__sflush_r+0xb0>
   890c2:	2000      	movs	r0, #0
   890c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   890c6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   890c8:	2b00      	cmp	r3, #0
   890ca:	dca0      	bgt.n	8900e <__sflush_r+0x1a>
   890cc:	e7f9      	b.n	890c2 <__sflush_r+0xce>
   890ce:	6d20      	ldr	r0, [r4, #80]	; 0x50
   890d0:	e7af      	b.n	89032 <__sflush_r+0x3e>
   890d2:	2200      	movs	r2, #0
   890d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   890d8:	6062      	str	r2, [r4, #4]
   890da:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   890de:	6922      	ldr	r2, [r4, #16]
   890e0:	81a3      	strh	r3, [r4, #12]
   890e2:	04db      	lsls	r3, r3, #19
   890e4:	6022      	str	r2, [r4, #0]
   890e6:	d5c2      	bpl.n	8906e <__sflush_r+0x7a>
   890e8:	6520      	str	r0, [r4, #80]	; 0x50
   890ea:	e7c0      	b.n	8906e <__sflush_r+0x7a>
   890ec:	89a3      	ldrh	r3, [r4, #12]
   890ee:	f04f 30ff 	mov.w	r0, #4294967295
   890f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   890f6:	81a3      	strh	r3, [r4, #12]
   890f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   890fa:	683b      	ldr	r3, [r7, #0]
   890fc:	2b00      	cmp	r3, #0
   890fe:	d096      	beq.n	8902e <__sflush_r+0x3a>
   89100:	2b1d      	cmp	r3, #29
   89102:	d006      	beq.n	89112 <__sflush_r+0x11e>
   89104:	2b16      	cmp	r3, #22
   89106:	d004      	beq.n	89112 <__sflush_r+0x11e>
   89108:	89a3      	ldrh	r3, [r4, #12]
   8910a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8910e:	81a3      	strh	r3, [r4, #12]
   89110:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   89112:	2000      	movs	r0, #0
   89114:	603e      	str	r6, [r7, #0]
   89116:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00089118 <_fflush_r>:
   89118:	b538      	push	{r3, r4, r5, lr}
   8911a:	4605      	mov	r5, r0
   8911c:	460c      	mov	r4, r1
   8911e:	b108      	cbz	r0, 89124 <_fflush_r+0xc>
   89120:	6b83      	ldr	r3, [r0, #56]	; 0x38
   89122:	b1a3      	cbz	r3, 8914e <_fflush_r+0x36>
   89124:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
   89128:	b1b8      	cbz	r0, 8915a <_fflush_r+0x42>
   8912a:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8912c:	07db      	lsls	r3, r3, #31
   8912e:	d401      	bmi.n	89134 <_fflush_r+0x1c>
   89130:	0581      	lsls	r1, r0, #22
   89132:	d515      	bpl.n	89160 <_fflush_r+0x48>
   89134:	4628      	mov	r0, r5
   89136:	4621      	mov	r1, r4
   89138:	f7ff ff5c 	bl	88ff4 <__sflush_r>
   8913c:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8913e:	4605      	mov	r5, r0
   89140:	07da      	lsls	r2, r3, #31
   89142:	d402      	bmi.n	8914a <_fflush_r+0x32>
   89144:	89a3      	ldrh	r3, [r4, #12]
   89146:	059b      	lsls	r3, r3, #22
   89148:	d50e      	bpl.n	89168 <_fflush_r+0x50>
   8914a:	4628      	mov	r0, r5
   8914c:	bd38      	pop	{r3, r4, r5, pc}
   8914e:	f000 f817 	bl	89180 <__sinit>
   89152:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
   89156:	2800      	cmp	r0, #0
   89158:	d1e7      	bne.n	8912a <_fflush_r+0x12>
   8915a:	4605      	mov	r5, r0
   8915c:	4628      	mov	r0, r5
   8915e:	bd38      	pop	{r3, r4, r5, pc}
   89160:	6da0      	ldr	r0, [r4, #88]	; 0x58
   89162:	f000 fc33 	bl	899cc <__retarget_lock_acquire_recursive>
   89166:	e7e5      	b.n	89134 <_fflush_r+0x1c>
   89168:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8916a:	f000 fc31 	bl	899d0 <__retarget_lock_release_recursive>
   8916e:	4628      	mov	r0, r5
   89170:	bd38      	pop	{r3, r4, r5, pc}
   89172:	bf00      	nop

00089174 <_cleanup_r>:
   89174:	4901      	ldr	r1, [pc, #4]	; (8917c <_cleanup_r+0x8>)
   89176:	f000 bbf7 	b.w	89968 <_fwalk_reent>
   8917a:	bf00      	nop
   8917c:	0008b231 	.word	0x0008b231

00089180 <__sinit>:
   89180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   89184:	4682      	mov	sl, r0
   89186:	4839      	ldr	r0, [pc, #228]	; (8926c <__sinit+0xec>)
   89188:	f000 fc20 	bl	899cc <__retarget_lock_acquire_recursive>
   8918c:	f8da 4038 	ldr.w	r4, [sl, #56]	; 0x38
   89190:	2c00      	cmp	r4, #0
   89192:	d166      	bne.n	89262 <__sinit+0xe2>
   89194:	2304      	movs	r3, #4
   89196:	2203      	movs	r2, #3
   89198:	4935      	ldr	r1, [pc, #212]	; (89270 <__sinit+0xf0>)
   8919a:	f8da 5004 	ldr.w	r5, [sl, #4]
   8919e:	f8ca 103c 	str.w	r1, [sl, #60]	; 0x3c
   891a2:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 89274 <__sinit+0xf4>
   891a6:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 89278 <__sinit+0xf8>
   891aa:	4f34      	ldr	r7, [pc, #208]	; (8927c <__sinit+0xfc>)
   891ac:	4e34      	ldr	r6, [pc, #208]	; (89280 <__sinit+0x100>)
   891ae:	f50a 713b 	add.w	r1, sl, #748	; 0x2ec
   891b2:	e9ca 21b9 	strd	r2, r1, [sl, #740]	; 0x2e4
   891b6:	f8ca 42e0 	str.w	r4, [sl, #736]	; 0x2e0
   891ba:	4621      	mov	r1, r4
   891bc:	60eb      	str	r3, [r5, #12]
   891be:	2208      	movs	r2, #8
   891c0:	e9c5 4400 	strd	r4, r4, [r5]
   891c4:	e9c5 4404 	strd	r4, r4, [r5, #16]
   891c8:	666c      	str	r4, [r5, #100]	; 0x64
   891ca:	60ac      	str	r4, [r5, #8]
   891cc:	61ac      	str	r4, [r5, #24]
   891ce:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   891d2:	f7fc f847 	bl	85264 <memset>
   891d6:	e9c5 5907 	strd	r5, r9, [r5, #28]
   891da:	e9c5 8709 	strd	r8, r7, [r5, #36]	; 0x24
   891de:	62ee      	str	r6, [r5, #44]	; 0x2c
   891e0:	f105 0058 	add.w	r0, r5, #88	; 0x58
   891e4:	f000 fbee 	bl	899c4 <__retarget_lock_init_recursive>
   891e8:	f8da 5008 	ldr.w	r5, [sl, #8]
   891ec:	4b25      	ldr	r3, [pc, #148]	; (89284 <__sinit+0x104>)
   891ee:	4621      	mov	r1, r4
   891f0:	60eb      	str	r3, [r5, #12]
   891f2:	2208      	movs	r2, #8
   891f4:	e9c5 4400 	strd	r4, r4, [r5]
   891f8:	e9c5 4404 	strd	r4, r4, [r5, #16]
   891fc:	666c      	str	r4, [r5, #100]	; 0x64
   891fe:	60ac      	str	r4, [r5, #8]
   89200:	61ac      	str	r4, [r5, #24]
   89202:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   89206:	f7fc f82d 	bl	85264 <memset>
   8920a:	e9c5 5907 	strd	r5, r9, [r5, #28]
   8920e:	e9c5 8709 	strd	r8, r7, [r5, #36]	; 0x24
   89212:	62ee      	str	r6, [r5, #44]	; 0x2c
   89214:	f105 0058 	add.w	r0, r5, #88	; 0x58
   89218:	f000 fbd4 	bl	899c4 <__retarget_lock_init_recursive>
   8921c:	f8da 500c 	ldr.w	r5, [sl, #12]
   89220:	4b19      	ldr	r3, [pc, #100]	; (89288 <__sinit+0x108>)
   89222:	4621      	mov	r1, r4
   89224:	60eb      	str	r3, [r5, #12]
   89226:	2208      	movs	r2, #8
   89228:	e9c5 4400 	strd	r4, r4, [r5]
   8922c:	e9c5 4404 	strd	r4, r4, [r5, #16]
   89230:	666c      	str	r4, [r5, #100]	; 0x64
   89232:	60ac      	str	r4, [r5, #8]
   89234:	61ac      	str	r4, [r5, #24]
   89236:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   8923a:	f7fc f813 	bl	85264 <memset>
   8923e:	f105 0058 	add.w	r0, r5, #88	; 0x58
   89242:	e9c5 5907 	strd	r5, r9, [r5, #28]
   89246:	e9c5 760a 	strd	r7, r6, [r5, #40]	; 0x28
   8924a:	f8c5 8024 	str.w	r8, [r5, #36]	; 0x24
   8924e:	f000 fbb9 	bl	899c4 <__retarget_lock_init_recursive>
   89252:	2301      	movs	r3, #1
   89254:	4805      	ldr	r0, [pc, #20]	; (8926c <__sinit+0xec>)
   89256:	f8ca 3038 	str.w	r3, [sl, #56]	; 0x38
   8925a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8925e:	f000 bbb7 	b.w	899d0 <__retarget_lock_release_recursive>
   89262:	4802      	ldr	r0, [pc, #8]	; (8926c <__sinit+0xec>)
   89264:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   89268:	f000 bbb2 	b.w	899d0 <__retarget_lock_release_recursive>
   8926c:	20001970 	.word	0x20001970
   89270:	00089175 	.word	0x00089175
   89274:	0008ae01 	.word	0x0008ae01
   89278:	0008ae25 	.word	0x0008ae25
   8927c:	0008ae65 	.word	0x0008ae65
   89280:	0008ae85 	.word	0x0008ae85
   89284:	00010009 	.word	0x00010009
   89288:	00020012 	.word	0x00020012

0008928c <__sfp_lock_acquire>:
   8928c:	4801      	ldr	r0, [pc, #4]	; (89294 <__sfp_lock_acquire+0x8>)
   8928e:	f000 bb9d 	b.w	899cc <__retarget_lock_acquire_recursive>
   89292:	bf00      	nop
   89294:	2000196c 	.word	0x2000196c

00089298 <__sfp_lock_release>:
   89298:	4801      	ldr	r0, [pc, #4]	; (892a0 <__sfp_lock_release+0x8>)
   8929a:	f000 bb99 	b.w	899d0 <__retarget_lock_release_recursive>
   8929e:	bf00      	nop
   892a0:	2000196c 	.word	0x2000196c

000892a4 <__libc_fini_array>:
   892a4:	b538      	push	{r3, r4, r5, lr}
   892a6:	4b08      	ldr	r3, [pc, #32]	; (892c8 <__libc_fini_array+0x24>)
   892a8:	4d08      	ldr	r5, [pc, #32]	; (892cc <__libc_fini_array+0x28>)
   892aa:	1b5b      	subs	r3, r3, r5
   892ac:	109c      	asrs	r4, r3, #2
   892ae:	d007      	beq.n	892c0 <__libc_fini_array+0x1c>
   892b0:	3b04      	subs	r3, #4
   892b2:	441d      	add	r5, r3
   892b4:	3c01      	subs	r4, #1
   892b6:	f855 3904 	ldr.w	r3, [r5], #-4
   892ba:	4798      	blx	r3
   892bc:	2c00      	cmp	r4, #0
   892be:	d1f9      	bne.n	892b4 <__libc_fini_array+0x10>
   892c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   892c4:	f003 b98a 	b.w	8c5dc <_fini>
   892c8:	0008c5ec 	.word	0x0008c5ec
   892cc:	0008c5e8 	.word	0x0008c5e8

000892d0 <__fputwc>:
   892d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   892d4:	b083      	sub	sp, #12
   892d6:	4607      	mov	r7, r0
   892d8:	4688      	mov	r8, r1
   892da:	4614      	mov	r4, r2
   892dc:	f000 fb68 	bl	899b0 <__locale_mb_cur_max>
   892e0:	2801      	cmp	r0, #1
   892e2:	d103      	bne.n	892ec <__fputwc+0x1c>
   892e4:	f108 33ff 	add.w	r3, r8, #4294967295
   892e8:	2bfe      	cmp	r3, #254	; 0xfe
   892ea:	d933      	bls.n	89354 <__fputwc+0x84>
   892ec:	4642      	mov	r2, r8
   892ee:	4638      	mov	r0, r7
   892f0:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   892f4:	a901      	add	r1, sp, #4
   892f6:	f001 fe9f 	bl	8b038 <_wcrtomb_r>
   892fa:	1c42      	adds	r2, r0, #1
   892fc:	4606      	mov	r6, r0
   892fe:	d02f      	beq.n	89360 <__fputwc+0x90>
   89300:	b318      	cbz	r0, 8934a <__fputwc+0x7a>
   89302:	f89d 1004 	ldrb.w	r1, [sp, #4]
   89306:	2500      	movs	r5, #0
   89308:	f10d 0905 	add.w	r9, sp, #5
   8930c:	e008      	b.n	89320 <__fputwc+0x50>
   8930e:	6823      	ldr	r3, [r4, #0]
   89310:	1c5a      	adds	r2, r3, #1
   89312:	6022      	str	r2, [r4, #0]
   89314:	7019      	strb	r1, [r3, #0]
   89316:	3501      	adds	r5, #1
   89318:	42b5      	cmp	r5, r6
   8931a:	d216      	bcs.n	8934a <__fputwc+0x7a>
   8931c:	f819 1b01 	ldrb.w	r1, [r9], #1
   89320:	68a3      	ldr	r3, [r4, #8]
   89322:	3b01      	subs	r3, #1
   89324:	2b00      	cmp	r3, #0
   89326:	60a3      	str	r3, [r4, #8]
   89328:	daf1      	bge.n	8930e <__fputwc+0x3e>
   8932a:	69a2      	ldr	r2, [r4, #24]
   8932c:	4293      	cmp	r3, r2
   8932e:	db01      	blt.n	89334 <__fputwc+0x64>
   89330:	290a      	cmp	r1, #10
   89332:	d1ec      	bne.n	8930e <__fputwc+0x3e>
   89334:	4622      	mov	r2, r4
   89336:	4638      	mov	r0, r7
   89338:	f001 fe26 	bl	8af88 <__swbuf_r>
   8933c:	1c43      	adds	r3, r0, #1
   8933e:	d1ea      	bne.n	89316 <__fputwc+0x46>
   89340:	4606      	mov	r6, r0
   89342:	4630      	mov	r0, r6
   89344:	b003      	add	sp, #12
   89346:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8934a:	4646      	mov	r6, r8
   8934c:	4630      	mov	r0, r6
   8934e:	b003      	add	sp, #12
   89350:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   89354:	fa5f f188 	uxtb.w	r1, r8
   89358:	4606      	mov	r6, r0
   8935a:	f88d 1004 	strb.w	r1, [sp, #4]
   8935e:	e7d2      	b.n	89306 <__fputwc+0x36>
   89360:	4630      	mov	r0, r6
   89362:	89a3      	ldrh	r3, [r4, #12]
   89364:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   89368:	81a3      	strh	r3, [r4, #12]
   8936a:	b003      	add	sp, #12
   8936c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00089370 <_fputwc_r>:
   89370:	b530      	push	{r4, r5, lr}
   89372:	6e53      	ldr	r3, [r2, #100]	; 0x64
   89374:	4614      	mov	r4, r2
   89376:	f013 0f01 	tst.w	r3, #1
   8937a:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
   8937e:	4605      	mov	r5, r0
   89380:	b083      	sub	sp, #12
   89382:	b29a      	uxth	r2, r3
   89384:	d101      	bne.n	8938a <_fputwc_r+0x1a>
   89386:	0598      	lsls	r0, r3, #22
   89388:	d51c      	bpl.n	893c4 <_fputwc_r+0x54>
   8938a:	0490      	lsls	r0, r2, #18
   8938c:	d406      	bmi.n	8939c <_fputwc_r+0x2c>
   8938e:	6e62      	ldr	r2, [r4, #100]	; 0x64
   89390:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   89394:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   89398:	81a3      	strh	r3, [r4, #12]
   8939a:	6662      	str	r2, [r4, #100]	; 0x64
   8939c:	4622      	mov	r2, r4
   8939e:	4628      	mov	r0, r5
   893a0:	f7ff ff96 	bl	892d0 <__fputwc>
   893a4:	6e63      	ldr	r3, [r4, #100]	; 0x64
   893a6:	4605      	mov	r5, r0
   893a8:	07da      	lsls	r2, r3, #31
   893aa:	d402      	bmi.n	893b2 <_fputwc_r+0x42>
   893ac:	89a3      	ldrh	r3, [r4, #12]
   893ae:	059b      	lsls	r3, r3, #22
   893b0:	d502      	bpl.n	893b8 <_fputwc_r+0x48>
   893b2:	4628      	mov	r0, r5
   893b4:	b003      	add	sp, #12
   893b6:	bd30      	pop	{r4, r5, pc}
   893b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
   893ba:	f000 fb09 	bl	899d0 <__retarget_lock_release_recursive>
   893be:	4628      	mov	r0, r5
   893c0:	b003      	add	sp, #12
   893c2:	bd30      	pop	{r4, r5, pc}
   893c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
   893c6:	9101      	str	r1, [sp, #4]
   893c8:	f000 fb00 	bl	899cc <__retarget_lock_acquire_recursive>
   893cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   893d0:	9901      	ldr	r1, [sp, #4]
   893d2:	b29a      	uxth	r2, r3
   893d4:	e7d9      	b.n	8938a <_fputwc_r+0x1a>
   893d6:	bf00      	nop

000893d8 <_malloc_trim_r>:
   893d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   893da:	460c      	mov	r4, r1
   893dc:	4f23      	ldr	r7, [pc, #140]	; (8946c <_malloc_trim_r+0x94>)
   893de:	4606      	mov	r6, r0
   893e0:	f000 ff26 	bl	8a230 <__malloc_lock>
   893e4:	68bb      	ldr	r3, [r7, #8]
   893e6:	685d      	ldr	r5, [r3, #4]
   893e8:	f5c4 637e 	rsb	r3, r4, #4064	; 0xfe0
   893ec:	f025 0503 	bic.w	r5, r5, #3
   893f0:	330f      	adds	r3, #15
   893f2:	442b      	add	r3, r5
   893f4:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
   893f8:	f023 030f 	bic.w	r3, r3, #15
   893fc:	f5a3 5480 	sub.w	r4, r3, #4096	; 0x1000
   89400:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   89404:	db07      	blt.n	89416 <_malloc_trim_r+0x3e>
   89406:	2100      	movs	r1, #0
   89408:	4630      	mov	r0, r6
   8940a:	f001 fce7 	bl	8addc <_sbrk_r>
   8940e:	68bb      	ldr	r3, [r7, #8]
   89410:	442b      	add	r3, r5
   89412:	4298      	cmp	r0, r3
   89414:	d004      	beq.n	89420 <_malloc_trim_r+0x48>
   89416:	4630      	mov	r0, r6
   89418:	f000 ff10 	bl	8a23c <__malloc_unlock>
   8941c:	2000      	movs	r0, #0
   8941e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   89420:	4630      	mov	r0, r6
   89422:	4261      	negs	r1, r4
   89424:	f001 fcda 	bl	8addc <_sbrk_r>
   89428:	3001      	adds	r0, #1
   8942a:	d00d      	beq.n	89448 <_malloc_trim_r+0x70>
   8942c:	4a10      	ldr	r2, [pc, #64]	; (89470 <_malloc_trim_r+0x98>)
   8942e:	68bb      	ldr	r3, [r7, #8]
   89430:	1b2d      	subs	r5, r5, r4
   89432:	f045 0501 	orr.w	r5, r5, #1
   89436:	605d      	str	r5, [r3, #4]
   89438:	6813      	ldr	r3, [r2, #0]
   8943a:	4630      	mov	r0, r6
   8943c:	1b1b      	subs	r3, r3, r4
   8943e:	6013      	str	r3, [r2, #0]
   89440:	f000 fefc 	bl	8a23c <__malloc_unlock>
   89444:	2001      	movs	r0, #1
   89446:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   89448:	2100      	movs	r1, #0
   8944a:	4630      	mov	r0, r6
   8944c:	f001 fcc6 	bl	8addc <_sbrk_r>
   89450:	68ba      	ldr	r2, [r7, #8]
   89452:	1a83      	subs	r3, r0, r2
   89454:	2b0f      	cmp	r3, #15
   89456:	ddde      	ble.n	89416 <_malloc_trim_r+0x3e>
   89458:	f043 0301 	orr.w	r3, r3, #1
   8945c:	6053      	str	r3, [r2, #4]
   8945e:	4b05      	ldr	r3, [pc, #20]	; (89474 <_malloc_trim_r+0x9c>)
   89460:	4903      	ldr	r1, [pc, #12]	; (89470 <_malloc_trim_r+0x98>)
   89462:	681b      	ldr	r3, [r3, #0]
   89464:	1ac0      	subs	r0, r0, r3
   89466:	6008      	str	r0, [r1, #0]
   89468:	e7d5      	b.n	89416 <_malloc_trim_r+0x3e>
   8946a:	bf00      	nop
   8946c:	20000988 	.word	0x20000988
   89470:	20001974 	.word	0x20001974
   89474:	20000d90 	.word	0x20000d90

00089478 <_free_r>:
   89478:	2900      	cmp	r1, #0
   8947a:	d05e      	beq.n	8953a <_free_r+0xc2>
   8947c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8947e:	460c      	mov	r4, r1
   89480:	4606      	mov	r6, r0
   89482:	f000 fed5 	bl	8a230 <__malloc_lock>
   89486:	f854 2c04 	ldr.w	r2, [r4, #-4]
   8948a:	4f78      	ldr	r7, [pc, #480]	; (8966c <_free_r+0x1f4>)
   8948c:	f1a4 0508 	sub.w	r5, r4, #8
   89490:	f022 0101 	bic.w	r1, r2, #1
   89494:	1868      	adds	r0, r5, r1
   89496:	f8d7 c008 	ldr.w	ip, [r7, #8]
   8949a:	6843      	ldr	r3, [r0, #4]
   8949c:	4584      	cmp	ip, r0
   8949e:	f023 0303 	bic.w	r3, r3, #3
   894a2:	f000 8087 	beq.w	895b4 <_free_r+0x13c>
   894a6:	07d2      	lsls	r2, r2, #31
   894a8:	6043      	str	r3, [r0, #4]
   894aa:	d434      	bmi.n	89516 <_free_r+0x9e>
   894ac:	f854 2c08 	ldr.w	r2, [r4, #-8]
   894b0:	f107 0408 	add.w	r4, r7, #8
   894b4:	1aad      	subs	r5, r5, r2
   894b6:	4411      	add	r1, r2
   894b8:	68aa      	ldr	r2, [r5, #8]
   894ba:	42a2      	cmp	r2, r4
   894bc:	d068      	beq.n	89590 <_free_r+0x118>
   894be:	eb00 0c03 	add.w	ip, r0, r3
   894c2:	f8dc e004 	ldr.w	lr, [ip, #4]
   894c6:	f8d5 c00c 	ldr.w	ip, [r5, #12]
   894ca:	f01e 0f01 	tst.w	lr, #1
   894ce:	f8c2 c00c 	str.w	ip, [r2, #12]
   894d2:	f8cc 2008 	str.w	r2, [ip, #8]
   894d6:	f000 8091 	beq.w	895fc <_free_r+0x184>
   894da:	f041 0301 	orr.w	r3, r1, #1
   894de:	606b      	str	r3, [r5, #4]
   894e0:	6001      	str	r1, [r0, #0]
   894e2:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   894e6:	d231      	bcs.n	8954c <_free_r+0xd4>
   894e8:	094a      	lsrs	r2, r1, #5
   894ea:	08cb      	lsrs	r3, r1, #3
   894ec:	2101      	movs	r1, #1
   894ee:	4091      	lsls	r1, r2
   894f0:	687a      	ldr	r2, [r7, #4]
   894f2:	3301      	adds	r3, #1
   894f4:	4311      	orrs	r1, r2
   894f6:	6079      	str	r1, [r7, #4]
   894f8:	eb07 02c3 	add.w	r2, r7, r3, lsl #3
   894fc:	f857 1033 	ldr.w	r1, [r7, r3, lsl #3]
   89500:	3a08      	subs	r2, #8
   89502:	e9c5 1202 	strd	r1, r2, [r5, #8]
   89506:	f847 5033 	str.w	r5, [r7, r3, lsl #3]
   8950a:	60cd      	str	r5, [r1, #12]
   8950c:	4630      	mov	r0, r6
   8950e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   89512:	f000 be93 	b.w	8a23c <__malloc_unlock>
   89516:	18c2      	adds	r2, r0, r3
   89518:	6852      	ldr	r2, [r2, #4]
   8951a:	07d2      	lsls	r2, r2, #31
   8951c:	d40e      	bmi.n	8953c <_free_r+0xc4>
   8951e:	4419      	add	r1, r3
   89520:	f107 0408 	add.w	r4, r7, #8
   89524:	6883      	ldr	r3, [r0, #8]
   89526:	42a3      	cmp	r3, r4
   89528:	d070      	beq.n	8960c <_free_r+0x194>
   8952a:	68c2      	ldr	r2, [r0, #12]
   8952c:	60da      	str	r2, [r3, #12]
   8952e:	6093      	str	r3, [r2, #8]
   89530:	f041 0301 	orr.w	r3, r1, #1
   89534:	606b      	str	r3, [r5, #4]
   89536:	5069      	str	r1, [r5, r1]
   89538:	e7d3      	b.n	894e2 <_free_r+0x6a>
   8953a:	4770      	bx	lr
   8953c:	f041 0301 	orr.w	r3, r1, #1
   89540:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   89544:	f844 3c04 	str.w	r3, [r4, #-4]
   89548:	6001      	str	r1, [r0, #0]
   8954a:	d3cd      	bcc.n	894e8 <_free_r+0x70>
   8954c:	f5b1 6f20 	cmp.w	r1, #2560	; 0xa00
   89550:	ea4f 2351 	mov.w	r3, r1, lsr #9
   89554:	d247      	bcs.n	895e6 <_free_r+0x16e>
   89556:	098b      	lsrs	r3, r1, #6
   89558:	f103 0039 	add.w	r0, r3, #57	; 0x39
   8955c:	f103 0238 	add.w	r2, r3, #56	; 0x38
   89560:	00c3      	lsls	r3, r0, #3
   89562:	18f8      	adds	r0, r7, r3
   89564:	58fb      	ldr	r3, [r7, r3]
   89566:	3808      	subs	r0, #8
   89568:	4298      	cmp	r0, r3
   8956a:	d058      	beq.n	8961e <_free_r+0x1a6>
   8956c:	685a      	ldr	r2, [r3, #4]
   8956e:	f022 0203 	bic.w	r2, r2, #3
   89572:	428a      	cmp	r2, r1
   89574:	d902      	bls.n	8957c <_free_r+0x104>
   89576:	689b      	ldr	r3, [r3, #8]
   89578:	4298      	cmp	r0, r3
   8957a:	d1f7      	bne.n	8956c <_free_r+0xf4>
   8957c:	68d8      	ldr	r0, [r3, #12]
   8957e:	e9c5 3002 	strd	r3, r0, [r5, #8]
   89582:	6085      	str	r5, [r0, #8]
   89584:	4630      	mov	r0, r6
   89586:	60dd      	str	r5, [r3, #12]
   89588:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   8958c:	f000 be56 	b.w	8a23c <__malloc_unlock>
   89590:	18c2      	adds	r2, r0, r3
   89592:	6852      	ldr	r2, [r2, #4]
   89594:	07d2      	lsls	r2, r2, #31
   89596:	d463      	bmi.n	89660 <_free_r+0x1e8>
   89598:	440b      	add	r3, r1
   8959a:	e9d0 1202 	ldrd	r1, r2, [r0, #8]
   8959e:	60ca      	str	r2, [r1, #12]
   895a0:	6091      	str	r1, [r2, #8]
   895a2:	f043 0201 	orr.w	r2, r3, #1
   895a6:	606a      	str	r2, [r5, #4]
   895a8:	4630      	mov	r0, r6
   895aa:	50eb      	str	r3, [r5, r3]
   895ac:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   895b0:	f000 be44 	b.w	8a23c <__malloc_unlock>
   895b4:	440b      	add	r3, r1
   895b6:	07d1      	lsls	r1, r2, #31
   895b8:	d407      	bmi.n	895ca <_free_r+0x152>
   895ba:	f854 2c08 	ldr.w	r2, [r4, #-8]
   895be:	1aad      	subs	r5, r5, r2
   895c0:	4413      	add	r3, r2
   895c2:	e9d5 1202 	ldrd	r1, r2, [r5, #8]
   895c6:	60ca      	str	r2, [r1, #12]
   895c8:	6091      	str	r1, [r2, #8]
   895ca:	f043 0201 	orr.w	r2, r3, #1
   895ce:	606a      	str	r2, [r5, #4]
   895d0:	4a27      	ldr	r2, [pc, #156]	; (89670 <_free_r+0x1f8>)
   895d2:	60bd      	str	r5, [r7, #8]
   895d4:	6812      	ldr	r2, [r2, #0]
   895d6:	429a      	cmp	r2, r3
   895d8:	d898      	bhi.n	8950c <_free_r+0x94>
   895da:	4b26      	ldr	r3, [pc, #152]	; (89674 <_free_r+0x1fc>)
   895dc:	4630      	mov	r0, r6
   895de:	6819      	ldr	r1, [r3, #0]
   895e0:	f7ff fefa 	bl	893d8 <_malloc_trim_r>
   895e4:	e792      	b.n	8950c <_free_r+0x94>
   895e6:	2b14      	cmp	r3, #20
   895e8:	d90a      	bls.n	89600 <_free_r+0x188>
   895ea:	2b54      	cmp	r3, #84	; 0x54
   895ec:	d81f      	bhi.n	8962e <_free_r+0x1b6>
   895ee:	0b0b      	lsrs	r3, r1, #12
   895f0:	f103 006f 	add.w	r0, r3, #111	; 0x6f
   895f4:	f103 026e 	add.w	r2, r3, #110	; 0x6e
   895f8:	00c3      	lsls	r3, r0, #3
   895fa:	e7b2      	b.n	89562 <_free_r+0xea>
   895fc:	4419      	add	r1, r3
   895fe:	e791      	b.n	89524 <_free_r+0xac>
   89600:	f103 005c 	add.w	r0, r3, #92	; 0x5c
   89604:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   89608:	00c3      	lsls	r3, r0, #3
   8960a:	e7aa      	b.n	89562 <_free_r+0xea>
   8960c:	f041 0301 	orr.w	r3, r1, #1
   89610:	e9c7 5504 	strd	r5, r5, [r7, #16]
   89614:	e9c5 4402 	strd	r4, r4, [r5, #8]
   89618:	606b      	str	r3, [r5, #4]
   8961a:	5069      	str	r1, [r5, r1]
   8961c:	e776      	b.n	8950c <_free_r+0x94>
   8961e:	2101      	movs	r1, #1
   89620:	1092      	asrs	r2, r2, #2
   89622:	fa01 f202 	lsl.w	r2, r1, r2
   89626:	6879      	ldr	r1, [r7, #4]
   89628:	430a      	orrs	r2, r1
   8962a:	607a      	str	r2, [r7, #4]
   8962c:	e7a7      	b.n	8957e <_free_r+0x106>
   8962e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   89632:	d806      	bhi.n	89642 <_free_r+0x1ca>
   89634:	0bcb      	lsrs	r3, r1, #15
   89636:	f103 0078 	add.w	r0, r3, #120	; 0x78
   8963a:	f103 0277 	add.w	r2, r3, #119	; 0x77
   8963e:	00c3      	lsls	r3, r0, #3
   89640:	e78f      	b.n	89562 <_free_r+0xea>
   89642:	f240 5254 	movw	r2, #1364	; 0x554
   89646:	4293      	cmp	r3, r2
   89648:	d806      	bhi.n	89658 <_free_r+0x1e0>
   8964a:	0c8b      	lsrs	r3, r1, #18
   8964c:	f103 007d 	add.w	r0, r3, #125	; 0x7d
   89650:	f103 027c 	add.w	r2, r3, #124	; 0x7c
   89654:	00c3      	lsls	r3, r0, #3
   89656:	e784      	b.n	89562 <_free_r+0xea>
   89658:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
   8965c:	227e      	movs	r2, #126	; 0x7e
   8965e:	e780      	b.n	89562 <_free_r+0xea>
   89660:	f041 0301 	orr.w	r3, r1, #1
   89664:	606b      	str	r3, [r5, #4]
   89666:	6001      	str	r1, [r0, #0]
   89668:	e750      	b.n	8950c <_free_r+0x94>
   8966a:	bf00      	nop
   8966c:	20000988 	.word	0x20000988
   89670:	20000d94 	.word	0x20000d94
   89674:	200019a4 	.word	0x200019a4

00089678 <__sfvwrite_r>:
   89678:	6893      	ldr	r3, [r2, #8]
   8967a:	2b00      	cmp	r3, #0
   8967c:	f000 80b7 	beq.w	897ee <__sfvwrite_r+0x176>
   89680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   89684:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
   89688:	460c      	mov	r4, r1
   8968a:	0719      	lsls	r1, r3, #28
   8968c:	4680      	mov	r8, r0
   8968e:	4617      	mov	r7, r2
   89690:	b083      	sub	sp, #12
   89692:	b298      	uxth	r0, r3
   89694:	d525      	bpl.n	896e2 <__sfvwrite_r+0x6a>
   89696:	6923      	ldr	r3, [r4, #16]
   89698:	b31b      	cbz	r3, 896e2 <__sfvwrite_r+0x6a>
   8969a:	f010 0302 	ands.w	r3, r0, #2
   8969e:	683d      	ldr	r5, [r7, #0]
   896a0:	d02d      	beq.n	896fe <__sfvwrite_r+0x86>
   896a2:	f04f 0b00 	mov.w	fp, #0
   896a6:	465e      	mov	r6, fp
   896a8:	f8df a2b8 	ldr.w	sl, [pc, #696]	; 89964 <__sfvwrite_r+0x2ec>
   896ac:	2e00      	cmp	r6, #0
   896ae:	f000 808b 	beq.w	897c8 <__sfvwrite_r+0x150>
   896b2:	4556      	cmp	r6, sl
   896b4:	4633      	mov	r3, r6
   896b6:	465a      	mov	r2, fp
   896b8:	bf28      	it	cs
   896ba:	4653      	movcs	r3, sl
   896bc:	4640      	mov	r0, r8
   896be:	69e1      	ldr	r1, [r4, #28]
   896c0:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
   896c4:	47e0      	blx	ip
   896c6:	2800      	cmp	r0, #0
   896c8:	f340 8087 	ble.w	897da <__sfvwrite_r+0x162>
   896cc:	68bb      	ldr	r3, [r7, #8]
   896ce:	4483      	add	fp, r0
   896d0:	1a1b      	subs	r3, r3, r0
   896d2:	1a36      	subs	r6, r6, r0
   896d4:	60bb      	str	r3, [r7, #8]
   896d6:	2b00      	cmp	r3, #0
   896d8:	d1e8      	bne.n	896ac <__sfvwrite_r+0x34>
   896da:	2000      	movs	r0, #0
   896dc:	b003      	add	sp, #12
   896de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   896e2:	4621      	mov	r1, r4
   896e4:	4640      	mov	r0, r8
   896e6:	f7fe fc0f 	bl	87f08 <__swsetup_r>
   896ea:	2800      	cmp	r0, #0
   896ec:	f040 8136 	bne.w	8995c <__sfvwrite_r+0x2e4>
   896f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   896f4:	683d      	ldr	r5, [r7, #0]
   896f6:	b298      	uxth	r0, r3
   896f8:	f010 0302 	ands.w	r3, r0, #2
   896fc:	d1d1      	bne.n	896a2 <__sfvwrite_r+0x2a>
   896fe:	f010 0901 	ands.w	r9, r0, #1
   89702:	d176      	bne.n	897f2 <__sfvwrite_r+0x17a>
   89704:	464e      	mov	r6, r9
   89706:	2e00      	cmp	r6, #0
   89708:	d05a      	beq.n	897c0 <__sfvwrite_r+0x148>
   8970a:	0582      	lsls	r2, r0, #22
   8970c:	f8d4 b008 	ldr.w	fp, [r4, #8]
   89710:	f140 80b5 	bpl.w	8987e <__sfvwrite_r+0x206>
   89714:	45b3      	cmp	fp, r6
   89716:	465a      	mov	r2, fp
   89718:	f200 80cd 	bhi.w	898b6 <__sfvwrite_r+0x23e>
   8971c:	f410 6f90 	tst.w	r0, #1152	; 0x480
   89720:	f000 80cb 	beq.w	898ba <__sfvwrite_r+0x242>
   89724:	6823      	ldr	r3, [r4, #0]
   89726:	6921      	ldr	r1, [r4, #16]
   89728:	eba3 0b01 	sub.w	fp, r3, r1
   8972c:	6963      	ldr	r3, [r4, #20]
   8972e:	eb03 0a43 	add.w	sl, r3, r3, lsl #1
   89732:	eb0a 7ada 	add.w	sl, sl, sl, lsr #31
   89736:	f10b 0301 	add.w	r3, fp, #1
   8973a:	ea4f 0a6a 	mov.w	sl, sl, asr #1
   8973e:	4433      	add	r3, r6
   89740:	4553      	cmp	r3, sl
   89742:	4652      	mov	r2, sl
   89744:	bf84      	itt	hi
   89746:	469a      	movhi	sl, r3
   89748:	4652      	movhi	r2, sl
   8974a:	0543      	lsls	r3, r0, #21
   8974c:	f140 80ea 	bpl.w	89924 <__sfvwrite_r+0x2ac>
   89750:	4611      	mov	r1, r2
   89752:	4640      	mov	r0, r8
   89754:	f000 f9e6 	bl	89b24 <_malloc_r>
   89758:	2800      	cmp	r0, #0
   8975a:	f000 80f9 	beq.w	89950 <__sfvwrite_r+0x2d8>
   8975e:	465a      	mov	r2, fp
   89760:	6921      	ldr	r1, [r4, #16]
   89762:	9001      	str	r0, [sp, #4]
   89764:	f7fb fd08 	bl	85178 <memcpy>
   89768:	89a2      	ldrh	r2, [r4, #12]
   8976a:	9b01      	ldr	r3, [sp, #4]
   8976c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   89770:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   89774:	81a2      	strh	r2, [r4, #12]
   89776:	eb03 000b 	add.w	r0, r3, fp
   8977a:	6123      	str	r3, [r4, #16]
   8977c:	4632      	mov	r2, r6
   8977e:	ebaa 030b 	sub.w	r3, sl, fp
   89782:	46b3      	mov	fp, r6
   89784:	f8c4 a014 	str.w	sl, [r4, #20]
   89788:	60a3      	str	r3, [r4, #8]
   8978a:	6020      	str	r0, [r4, #0]
   8978c:	46b2      	mov	sl, r6
   8978e:	2600      	movs	r6, #0
   89790:	4649      	mov	r1, r9
   89792:	9201      	str	r2, [sp, #4]
   89794:	f000 fcd0 	bl	8a138 <memmove>
   89798:	68a3      	ldr	r3, [r4, #8]
   8979a:	6821      	ldr	r1, [r4, #0]
   8979c:	9a01      	ldr	r2, [sp, #4]
   8979e:	eba3 030b 	sub.w	r3, r3, fp
   897a2:	440a      	add	r2, r1
   897a4:	60a3      	str	r3, [r4, #8]
   897a6:	6022      	str	r2, [r4, #0]
   897a8:	68b8      	ldr	r0, [r7, #8]
   897aa:	44d1      	add	r9, sl
   897ac:	eba0 000a 	sub.w	r0, r0, sl
   897b0:	60b8      	str	r0, [r7, #8]
   897b2:	2800      	cmp	r0, #0
   897b4:	d091      	beq.n	896da <__sfvwrite_r+0x62>
   897b6:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
   897ba:	b280      	uxth	r0, r0
   897bc:	2e00      	cmp	r6, #0
   897be:	d1a4      	bne.n	8970a <__sfvwrite_r+0x92>
   897c0:	e9d5 9600 	ldrd	r9, r6, [r5]
   897c4:	3508      	adds	r5, #8
   897c6:	e79e      	b.n	89706 <__sfvwrite_r+0x8e>
   897c8:	e9d5 b600 	ldrd	fp, r6, [r5]
   897cc:	3508      	adds	r5, #8
   897ce:	e76d      	b.n	896ac <__sfvwrite_r+0x34>
   897d0:	4621      	mov	r1, r4
   897d2:	4640      	mov	r0, r8
   897d4:	f7ff fca0 	bl	89118 <_fflush_r>
   897d8:	b380      	cbz	r0, 8983c <__sfvwrite_r+0x1c4>
   897da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   897de:	f04f 30ff 	mov.w	r0, #4294967295
   897e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   897e6:	81a3      	strh	r3, [r4, #12]
   897e8:	b003      	add	sp, #12
   897ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   897ee:	2000      	movs	r0, #0
   897f0:	4770      	bx	lr
   897f2:	461e      	mov	r6, r3
   897f4:	46aa      	mov	sl, r5
   897f6:	4699      	mov	r9, r3
   897f8:	4618      	mov	r0, r3
   897fa:	461d      	mov	r5, r3
   897fc:	b356      	cbz	r6, 89854 <__sfvwrite_r+0x1dc>
   897fe:	2800      	cmp	r0, #0
   89800:	d032      	beq.n	89868 <__sfvwrite_r+0x1f0>
   89802:	464a      	mov	r2, r9
   89804:	6820      	ldr	r0, [r4, #0]
   89806:	6921      	ldr	r1, [r4, #16]
   89808:	42b2      	cmp	r2, r6
   8980a:	bf28      	it	cs
   8980c:	4632      	movcs	r2, r6
   8980e:	4288      	cmp	r0, r1
   89810:	6963      	ldr	r3, [r4, #20]
   89812:	d904      	bls.n	8981e <__sfvwrite_r+0x1a6>
   89814:	68a1      	ldr	r1, [r4, #8]
   89816:	eb03 0b01 	add.w	fp, r3, r1
   8981a:	455a      	cmp	r2, fp
   8981c:	dc74      	bgt.n	89908 <__sfvwrite_r+0x290>
   8981e:	4293      	cmp	r3, r2
   89820:	dc65      	bgt.n	898ee <__sfvwrite_r+0x276>
   89822:	462a      	mov	r2, r5
   89824:	4640      	mov	r0, r8
   89826:	69e1      	ldr	r1, [r4, #28]
   89828:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
   8982c:	47e0      	blx	ip
   8982e:	f1b0 0b00 	subs.w	fp, r0, #0
   89832:	ddd2      	ble.n	897da <__sfvwrite_r+0x162>
   89834:	ebb9 090b 	subs.w	r9, r9, fp
   89838:	d0ca      	beq.n	897d0 <__sfvwrite_r+0x158>
   8983a:	2001      	movs	r0, #1
   8983c:	68bb      	ldr	r3, [r7, #8]
   8983e:	445d      	add	r5, fp
   89840:	eba3 030b 	sub.w	r3, r3, fp
   89844:	eba6 060b 	sub.w	r6, r6, fp
   89848:	60bb      	str	r3, [r7, #8]
   8984a:	2b00      	cmp	r3, #0
   8984c:	f43f af45 	beq.w	896da <__sfvwrite_r+0x62>
   89850:	2e00      	cmp	r6, #0
   89852:	d1d4      	bne.n	897fe <__sfvwrite_r+0x186>
   89854:	f10a 0308 	add.w	r3, sl, #8
   89858:	f853 6c04 	ldr.w	r6, [r3, #-4]
   8985c:	469a      	mov	sl, r3
   8985e:	f853 5c08 	ldr.w	r5, [r3, #-8]
   89862:	3308      	adds	r3, #8
   89864:	2e00      	cmp	r6, #0
   89866:	d0f7      	beq.n	89858 <__sfvwrite_r+0x1e0>
   89868:	4632      	mov	r2, r6
   8986a:	210a      	movs	r1, #10
   8986c:	4628      	mov	r0, r5
   8986e:	f000 fc1b 	bl	8a0a8 <memchr>
   89872:	2800      	cmp	r0, #0
   89874:	d069      	beq.n	8994a <__sfvwrite_r+0x2d2>
   89876:	3001      	adds	r0, #1
   89878:	eba0 0905 	sub.w	r9, r0, r5
   8987c:	e7c1      	b.n	89802 <__sfvwrite_r+0x18a>
   8987e:	6820      	ldr	r0, [r4, #0]
   89880:	6923      	ldr	r3, [r4, #16]
   89882:	4298      	cmp	r0, r3
   89884:	d81b      	bhi.n	898be <__sfvwrite_r+0x246>
   89886:	6963      	ldr	r3, [r4, #20]
   89888:	42b3      	cmp	r3, r6
   8988a:	d818      	bhi.n	898be <__sfvwrite_r+0x246>
   8988c:	f06f 4c00 	mvn.w	ip, #2147483648	; 0x80000000
   89890:	45b4      	cmp	ip, r6
   89892:	bf28      	it	cs
   89894:	46b4      	movcs	ip, r6
   89896:	fb9c fcf3 	sdiv	ip, ip, r3
   8989a:	464a      	mov	r2, r9
   8989c:	fb03 f30c 	mul.w	r3, r3, ip
   898a0:	4640      	mov	r0, r8
   898a2:	69e1      	ldr	r1, [r4, #28]
   898a4:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
   898a8:	47e0      	blx	ip
   898aa:	f1b0 0a00 	subs.w	sl, r0, #0
   898ae:	dd94      	ble.n	897da <__sfvwrite_r+0x162>
   898b0:	eba6 060a 	sub.w	r6, r6, sl
   898b4:	e778      	b.n	897a8 <__sfvwrite_r+0x130>
   898b6:	46b3      	mov	fp, r6
   898b8:	4632      	mov	r2, r6
   898ba:	6820      	ldr	r0, [r4, #0]
   898bc:	e766      	b.n	8978c <__sfvwrite_r+0x114>
   898be:	45b3      	cmp	fp, r6
   898c0:	46da      	mov	sl, fp
   898c2:	bf28      	it	cs
   898c4:	46b2      	movcs	sl, r6
   898c6:	4649      	mov	r1, r9
   898c8:	4652      	mov	r2, sl
   898ca:	f000 fc35 	bl	8a138 <memmove>
   898ce:	68a3      	ldr	r3, [r4, #8]
   898d0:	6822      	ldr	r2, [r4, #0]
   898d2:	eba3 030a 	sub.w	r3, r3, sl
   898d6:	4452      	add	r2, sl
   898d8:	60a3      	str	r3, [r4, #8]
   898da:	6022      	str	r2, [r4, #0]
   898dc:	2b00      	cmp	r3, #0
   898de:	d1e7      	bne.n	898b0 <__sfvwrite_r+0x238>
   898e0:	4621      	mov	r1, r4
   898e2:	4640      	mov	r0, r8
   898e4:	f7ff fc18 	bl	89118 <_fflush_r>
   898e8:	2800      	cmp	r0, #0
   898ea:	d0e1      	beq.n	898b0 <__sfvwrite_r+0x238>
   898ec:	e775      	b.n	897da <__sfvwrite_r+0x162>
   898ee:	4629      	mov	r1, r5
   898f0:	4693      	mov	fp, r2
   898f2:	9201      	str	r2, [sp, #4]
   898f4:	f000 fc20 	bl	8a138 <memmove>
   898f8:	68a3      	ldr	r3, [r4, #8]
   898fa:	9a01      	ldr	r2, [sp, #4]
   898fc:	1a9b      	subs	r3, r3, r2
   898fe:	60a3      	str	r3, [r4, #8]
   89900:	6823      	ldr	r3, [r4, #0]
   89902:	441a      	add	r2, r3
   89904:	6022      	str	r2, [r4, #0]
   89906:	e795      	b.n	89834 <__sfvwrite_r+0x1bc>
   89908:	4629      	mov	r1, r5
   8990a:	465a      	mov	r2, fp
   8990c:	f000 fc14 	bl	8a138 <memmove>
   89910:	6823      	ldr	r3, [r4, #0]
   89912:	4621      	mov	r1, r4
   89914:	445b      	add	r3, fp
   89916:	4640      	mov	r0, r8
   89918:	6023      	str	r3, [r4, #0]
   8991a:	f7ff fbfd 	bl	89118 <_fflush_r>
   8991e:	2800      	cmp	r0, #0
   89920:	d088      	beq.n	89834 <__sfvwrite_r+0x1bc>
   89922:	e75a      	b.n	897da <__sfvwrite_r+0x162>
   89924:	4640      	mov	r0, r8
   89926:	f001 f833 	bl	8a990 <_realloc_r>
   8992a:	4603      	mov	r3, r0
   8992c:	2800      	cmp	r0, #0
   8992e:	f47f af22 	bne.w	89776 <__sfvwrite_r+0xfe>
   89932:	4640      	mov	r0, r8
   89934:	6921      	ldr	r1, [r4, #16]
   89936:	f7ff fd9f 	bl	89478 <_free_r>
   8993a:	220c      	movs	r2, #12
   8993c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   89940:	f8c8 2000 	str.w	r2, [r8]
   89944:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   89948:	e749      	b.n	897de <__sfvwrite_r+0x166>
   8994a:	1c72      	adds	r2, r6, #1
   8994c:	4691      	mov	r9, r2
   8994e:	e759      	b.n	89804 <__sfvwrite_r+0x18c>
   89950:	220c      	movs	r2, #12
   89952:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   89956:	f8c8 2000 	str.w	r2, [r8]
   8995a:	e740      	b.n	897de <__sfvwrite_r+0x166>
   8995c:	f04f 30ff 	mov.w	r0, #4294967295
   89960:	e6bc      	b.n	896dc <__sfvwrite_r+0x64>
   89962:	bf00      	nop
   89964:	7ffffc00 	.word	0x7ffffc00

00089968 <_fwalk_reent>:
   89968:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   8996c:	f04f 0900 	mov.w	r9, #0
   89970:	4607      	mov	r7, r0
   89972:	4688      	mov	r8, r1
   89974:	f500 7638 	add.w	r6, r0, #736	; 0x2e0
   89978:	e9d6 5401 	ldrd	r5, r4, [r6, #4]
   8997c:	3d01      	subs	r5, #1
   8997e:	d410      	bmi.n	899a2 <_fwalk_reent+0x3a>
   89980:	89a3      	ldrh	r3, [r4, #12]
   89982:	3d01      	subs	r5, #1
   89984:	2b01      	cmp	r3, #1
   89986:	d908      	bls.n	8999a <_fwalk_reent+0x32>
   89988:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   8998c:	3301      	adds	r3, #1
   8998e:	d004      	beq.n	8999a <_fwalk_reent+0x32>
   89990:	4621      	mov	r1, r4
   89992:	4638      	mov	r0, r7
   89994:	47c0      	blx	r8
   89996:	ea49 0900 	orr.w	r9, r9, r0
   8999a:	1c6b      	adds	r3, r5, #1
   8999c:	f104 0468 	add.w	r4, r4, #104	; 0x68
   899a0:	d1ee      	bne.n	89980 <_fwalk_reent+0x18>
   899a2:	6836      	ldr	r6, [r6, #0]
   899a4:	2e00      	cmp	r6, #0
   899a6:	d1e7      	bne.n	89978 <_fwalk_reent+0x10>
   899a8:	4648      	mov	r0, r9
   899aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   899ae:	bf00      	nop

000899b0 <__locale_mb_cur_max>:
   899b0:	4b01      	ldr	r3, [pc, #4]	; (899b8 <__locale_mb_cur_max+0x8>)
   899b2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
   899b6:	4770      	bx	lr
   899b8:	2000081c 	.word	0x2000081c

000899bc <_localeconv_r>:
   899bc:	4800      	ldr	r0, [pc, #0]	; (899c0 <_localeconv_r+0x4>)
   899be:	4770      	bx	lr
   899c0:	2000090c 	.word	0x2000090c

000899c4 <__retarget_lock_init_recursive>:
   899c4:	4770      	bx	lr
   899c6:	bf00      	nop

000899c8 <__retarget_lock_close_recursive>:
   899c8:	4770      	bx	lr
   899ca:	bf00      	nop

000899cc <__retarget_lock_acquire_recursive>:
   899cc:	4770      	bx	lr
   899ce:	bf00      	nop

000899d0 <__retarget_lock_release_recursive>:
   899d0:	4770      	bx	lr
   899d2:	bf00      	nop

000899d4 <__smakebuf_r>:
   899d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   899d8:	898b      	ldrh	r3, [r1, #12]
   899da:	460c      	mov	r4, r1
   899dc:	0799      	lsls	r1, r3, #30
   899de:	b096      	sub	sp, #88	; 0x58
   899e0:	d508      	bpl.n	899f4 <__smakebuf_r+0x20>
   899e2:	2201      	movs	r2, #1
   899e4:	f104 0343 	add.w	r3, r4, #67	; 0x43
   899e8:	e9c4 3204 	strd	r3, r2, [r4, #16]
   899ec:	6023      	str	r3, [r4, #0]
   899ee:	b016      	add	sp, #88	; 0x58
   899f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   899f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   899f8:	4606      	mov	r6, r0
   899fa:	2900      	cmp	r1, #0
   899fc:	db27      	blt.n	89a4e <__smakebuf_r+0x7a>
   899fe:	466a      	mov	r2, sp
   89a00:	f001 fc90 	bl	8b324 <_fstat_r>
   89a04:	2800      	cmp	r0, #0
   89a06:	db21      	blt.n	89a4c <__smakebuf_r+0x78>
   89a08:	9d01      	ldr	r5, [sp, #4]
   89a0a:	f44f 6880 	mov.w	r8, #1024	; 0x400
   89a0e:	f405 4570 	and.w	r5, r5, #61440	; 0xf000
   89a12:	f5a5 5500 	sub.w	r5, r5, #8192	; 0x2000
   89a16:	fab5 f585 	clz	r5, r5
   89a1a:	f44f 6700 	mov.w	r7, #2048	; 0x800
   89a1e:	096d      	lsrs	r5, r5, #5
   89a20:	4641      	mov	r1, r8
   89a22:	4630      	mov	r0, r6
   89a24:	f000 f87e 	bl	89b24 <_malloc_r>
   89a28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   89a2c:	b1f0      	cbz	r0, 89a6c <__smakebuf_r+0x98>
   89a2e:	4a20      	ldr	r2, [pc, #128]	; (89ab0 <__smakebuf_r+0xdc>)
   89a30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   89a34:	63f2      	str	r2, [r6, #60]	; 0x3c
   89a36:	f8c4 8014 	str.w	r8, [r4, #20]
   89a3a:	81a3      	strh	r3, [r4, #12]
   89a3c:	6020      	str	r0, [r4, #0]
   89a3e:	6120      	str	r0, [r4, #16]
   89a40:	bb35      	cbnz	r5, 89a90 <__smakebuf_r+0xbc>
   89a42:	433b      	orrs	r3, r7
   89a44:	81a3      	strh	r3, [r4, #12]
   89a46:	b016      	add	sp, #88	; 0x58
   89a48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   89a4c:	89a3      	ldrh	r3, [r4, #12]
   89a4e:	f013 0580 	ands.w	r5, r3, #128	; 0x80
   89a52:	d019      	beq.n	89a88 <__smakebuf_r+0xb4>
   89a54:	f04f 0840 	mov.w	r8, #64	; 0x40
   89a58:	4630      	mov	r0, r6
   89a5a:	4641      	mov	r1, r8
   89a5c:	2500      	movs	r5, #0
   89a5e:	f000 f861 	bl	89b24 <_malloc_r>
   89a62:	462f      	mov	r7, r5
   89a64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   89a68:	2800      	cmp	r0, #0
   89a6a:	d1e0      	bne.n	89a2e <__smakebuf_r+0x5a>
   89a6c:	059a      	lsls	r2, r3, #22
   89a6e:	d4be      	bmi.n	899ee <__smakebuf_r+0x1a>
   89a70:	2101      	movs	r1, #1
   89a72:	f023 0303 	bic.w	r3, r3, #3
   89a76:	f104 0243 	add.w	r2, r4, #67	; 0x43
   89a7a:	f043 0302 	orr.w	r3, r3, #2
   89a7e:	e9c4 2104 	strd	r2, r1, [r4, #16]
   89a82:	81a3      	strh	r3, [r4, #12]
   89a84:	6022      	str	r2, [r4, #0]
   89a86:	e7b2      	b.n	899ee <__smakebuf_r+0x1a>
   89a88:	f44f 6880 	mov.w	r8, #1024	; 0x400
   89a8c:	462f      	mov	r7, r5
   89a8e:	e7c7      	b.n	89a20 <__smakebuf_r+0x4c>
   89a90:	4630      	mov	r0, r6
   89a92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   89a96:	f001 fc59 	bl	8b34c <_isatty_r>
   89a9a:	b910      	cbnz	r0, 89aa2 <__smakebuf_r+0xce>
   89a9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   89aa0:	e7cf      	b.n	89a42 <__smakebuf_r+0x6e>
   89aa2:	89a3      	ldrh	r3, [r4, #12]
   89aa4:	f023 0303 	bic.w	r3, r3, #3
   89aa8:	f043 0301 	orr.w	r3, r3, #1
   89aac:	b21b      	sxth	r3, r3
   89aae:	e7c8      	b.n	89a42 <__smakebuf_r+0x6e>
   89ab0:	00089175 	.word	0x00089175

00089ab4 <__swhatbuf_r>:
   89ab4:	b570      	push	{r4, r5, r6, lr}
   89ab6:	460c      	mov	r4, r1
   89ab8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   89abc:	4615      	mov	r5, r2
   89abe:	2900      	cmp	r1, #0
   89ac0:	461e      	mov	r6, r3
   89ac2:	b096      	sub	sp, #88	; 0x58
   89ac4:	db14      	blt.n	89af0 <__swhatbuf_r+0x3c>
   89ac6:	466a      	mov	r2, sp
   89ac8:	f001 fc2c 	bl	8b324 <_fstat_r>
   89acc:	2800      	cmp	r0, #0
   89ace:	db0f      	blt.n	89af0 <__swhatbuf_r+0x3c>
   89ad0:	9a01      	ldr	r2, [sp, #4]
   89ad2:	f44f 6380 	mov.w	r3, #1024	; 0x400
   89ad6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   89ada:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
   89ade:	fab2 f282 	clz	r2, r2
   89ae2:	f44f 6000 	mov.w	r0, #2048	; 0x800
   89ae6:	0952      	lsrs	r2, r2, #5
   89ae8:	6032      	str	r2, [r6, #0]
   89aea:	602b      	str	r3, [r5, #0]
   89aec:	b016      	add	sp, #88	; 0x58
   89aee:	bd70      	pop	{r4, r5, r6, pc}
   89af0:	2300      	movs	r3, #0
   89af2:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
   89af6:	6033      	str	r3, [r6, #0]
   89af8:	f011 0080 	ands.w	r0, r1, #128	; 0x80
   89afc:	d004      	beq.n	89b08 <__swhatbuf_r+0x54>
   89afe:	2240      	movs	r2, #64	; 0x40
   89b00:	4618      	mov	r0, r3
   89b02:	602a      	str	r2, [r5, #0]
   89b04:	b016      	add	sp, #88	; 0x58
   89b06:	bd70      	pop	{r4, r5, r6, pc}
   89b08:	f44f 6380 	mov.w	r3, #1024	; 0x400
   89b0c:	602b      	str	r3, [r5, #0]
   89b0e:	b016      	add	sp, #88	; 0x58
   89b10:	bd70      	pop	{r4, r5, r6, pc}
   89b12:	bf00      	nop

00089b14 <malloc>:
   89b14:	4b02      	ldr	r3, [pc, #8]	; (89b20 <malloc+0xc>)
   89b16:	4601      	mov	r1, r0
   89b18:	6818      	ldr	r0, [r3, #0]
   89b1a:	f000 b803 	b.w	89b24 <_malloc_r>
   89b1e:	bf00      	nop
   89b20:	200003e8 	.word	0x200003e8

00089b24 <_malloc_r>:
   89b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   89b28:	f101 050b 	add.w	r5, r1, #11
   89b2c:	2d16      	cmp	r5, #22
   89b2e:	4606      	mov	r6, r0
   89b30:	b083      	sub	sp, #12
   89b32:	d825      	bhi.n	89b80 <_malloc_r+0x5c>
   89b34:	2910      	cmp	r1, #16
   89b36:	f200 80b8 	bhi.w	89caa <_malloc_r+0x186>
   89b3a:	f000 fb79 	bl	8a230 <__malloc_lock>
   89b3e:	2510      	movs	r5, #16
   89b40:	2218      	movs	r2, #24
   89b42:	f04f 0c02 	mov.w	ip, #2
   89b46:	4fb5      	ldr	r7, [pc, #724]	; (89e1c <_malloc_r+0x2f8>)
   89b48:	443a      	add	r2, r7
   89b4a:	6853      	ldr	r3, [r2, #4]
   89b4c:	f1a2 0108 	sub.w	r1, r2, #8
   89b50:	428b      	cmp	r3, r1
   89b52:	f000 80b7 	beq.w	89cc4 <_malloc_r+0x1a0>
   89b56:	685a      	ldr	r2, [r3, #4]
   89b58:	68d9      	ldr	r1, [r3, #12]
   89b5a:	f022 0203 	bic.w	r2, r2, #3
   89b5e:	441a      	add	r2, r3
   89b60:	689c      	ldr	r4, [r3, #8]
   89b62:	4630      	mov	r0, r6
   89b64:	60e1      	str	r1, [r4, #12]
   89b66:	608c      	str	r4, [r1, #8]
   89b68:	6851      	ldr	r1, [r2, #4]
   89b6a:	f103 0408 	add.w	r4, r3, #8
   89b6e:	f041 0101 	orr.w	r1, r1, #1
   89b72:	6051      	str	r1, [r2, #4]
   89b74:	f000 fb62 	bl	8a23c <__malloc_unlock>
   89b78:	4620      	mov	r0, r4
   89b7a:	b003      	add	sp, #12
   89b7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   89b80:	f035 0507 	bics.w	r5, r5, #7
   89b84:	f100 8091 	bmi.w	89caa <_malloc_r+0x186>
   89b88:	42a9      	cmp	r1, r5
   89b8a:	f200 808e 	bhi.w	89caa <_malloc_r+0x186>
   89b8e:	f000 fb4f 	bl	8a230 <__malloc_lock>
   89b92:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   89b96:	f0c0 8194 	bcc.w	89ec2 <_malloc_r+0x39e>
   89b9a:	0a6b      	lsrs	r3, r5, #9
   89b9c:	f000 808c 	beq.w	89cb8 <_malloc_r+0x194>
   89ba0:	2b04      	cmp	r3, #4
   89ba2:	f200 816a 	bhi.w	89e7a <_malloc_r+0x356>
   89ba6:	09ab      	lsrs	r3, r5, #6
   89ba8:	f103 0c39 	add.w	ip, r3, #57	; 0x39
   89bac:	f103 0438 	add.w	r4, r3, #56	; 0x38
   89bb0:	ea4f 00cc 	mov.w	r0, ip, lsl #3
   89bb4:	4f99      	ldr	r7, [pc, #612]	; (89e1c <_malloc_r+0x2f8>)
   89bb6:	4438      	add	r0, r7
   89bb8:	6843      	ldr	r3, [r0, #4]
   89bba:	3808      	subs	r0, #8
   89bbc:	4298      	cmp	r0, r3
   89bbe:	d106      	bne.n	89bce <_malloc_r+0xaa>
   89bc0:	e00c      	b.n	89bdc <_malloc_r+0xb8>
   89bc2:	2900      	cmp	r1, #0
   89bc4:	f280 8126 	bge.w	89e14 <_malloc_r+0x2f0>
   89bc8:	68db      	ldr	r3, [r3, #12]
   89bca:	4298      	cmp	r0, r3
   89bcc:	d006      	beq.n	89bdc <_malloc_r+0xb8>
   89bce:	685a      	ldr	r2, [r3, #4]
   89bd0:	f022 0203 	bic.w	r2, r2, #3
   89bd4:	1b51      	subs	r1, r2, r5
   89bd6:	290f      	cmp	r1, #15
   89bd8:	ddf3      	ble.n	89bc2 <_malloc_r+0x9e>
   89bda:	46a4      	mov	ip, r4
   89bdc:	693c      	ldr	r4, [r7, #16]
   89bde:	f8df e240 	ldr.w	lr, [pc, #576]	; 89e20 <_malloc_r+0x2fc>
   89be2:	4574      	cmp	r4, lr
   89be4:	d07a      	beq.n	89cdc <_malloc_r+0x1b8>
   89be6:	6862      	ldr	r2, [r4, #4]
   89be8:	f022 0203 	bic.w	r2, r2, #3
   89bec:	1b53      	subs	r3, r2, r5
   89bee:	2b0f      	cmp	r3, #15
   89bf0:	f300 8176 	bgt.w	89ee0 <_malloc_r+0x3bc>
   89bf4:	2b00      	cmp	r3, #0
   89bf6:	e9c7 ee04 	strd	lr, lr, [r7, #16]
   89bfa:	f280 8167 	bge.w	89ecc <_malloc_r+0x3a8>
   89bfe:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   89c02:	f080 8119 	bcs.w	89e38 <_malloc_r+0x314>
   89c06:	2101      	movs	r1, #1
   89c08:	08d3      	lsrs	r3, r2, #3
   89c0a:	0952      	lsrs	r2, r2, #5
   89c0c:	440b      	add	r3, r1
   89c0e:	4091      	lsls	r1, r2
   89c10:	687a      	ldr	r2, [r7, #4]
   89c12:	f857 0033 	ldr.w	r0, [r7, r3, lsl #3]
   89c16:	430a      	orrs	r2, r1
   89c18:	eb07 01c3 	add.w	r1, r7, r3, lsl #3
   89c1c:	3908      	subs	r1, #8
   89c1e:	60a0      	str	r0, [r4, #8]
   89c20:	60e1      	str	r1, [r4, #12]
   89c22:	607a      	str	r2, [r7, #4]
   89c24:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
   89c28:	60c4      	str	r4, [r0, #12]
   89c2a:	2101      	movs	r1, #1
   89c2c:	ea4f 03ac 	mov.w	r3, ip, asr #2
   89c30:	4099      	lsls	r1, r3
   89c32:	4291      	cmp	r1, r2
   89c34:	d859      	bhi.n	89cea <_malloc_r+0x1c6>
   89c36:	4211      	tst	r1, r2
   89c38:	d106      	bne.n	89c48 <_malloc_r+0x124>
   89c3a:	f02c 0c03 	bic.w	ip, ip, #3
   89c3e:	0049      	lsls	r1, r1, #1
   89c40:	4211      	tst	r1, r2
   89c42:	f10c 0c04 	add.w	ip, ip, #4
   89c46:	d0fa      	beq.n	89c3e <_malloc_r+0x11a>
   89c48:	eb07 09cc 	add.w	r9, r7, ip, lsl #3
   89c4c:	4648      	mov	r0, r9
   89c4e:	4664      	mov	r4, ip
   89c50:	f8d0 800c 	ldr.w	r8, [r0, #12]
   89c54:	4540      	cmp	r0, r8
   89c56:	d108      	bne.n	89c6a <_malloc_r+0x146>
   89c58:	e11c      	b.n	89e94 <_malloc_r+0x370>
   89c5a:	2b00      	cmp	r3, #0
   89c5c:	f280 8121 	bge.w	89ea2 <_malloc_r+0x37e>
   89c60:	f8d8 800c 	ldr.w	r8, [r8, #12]
   89c64:	4540      	cmp	r0, r8
   89c66:	f000 8115 	beq.w	89e94 <_malloc_r+0x370>
   89c6a:	f8d8 2004 	ldr.w	r2, [r8, #4]
   89c6e:	f022 0203 	bic.w	r2, r2, #3
   89c72:	1b53      	subs	r3, r2, r5
   89c74:	2b0f      	cmp	r3, #15
   89c76:	ddf0      	ble.n	89c5a <_malloc_r+0x136>
   89c78:	eb08 0105 	add.w	r1, r8, r5
   89c7c:	f045 0501 	orr.w	r5, r5, #1
   89c80:	f8c8 5004 	str.w	r5, [r8, #4]
   89c84:	4630      	mov	r0, r6
   89c86:	e9d8 6402 	ldrd	r6, r4, [r8, #8]
   89c8a:	60f4      	str	r4, [r6, #12]
   89c8c:	60a6      	str	r6, [r4, #8]
   89c8e:	f043 0401 	orr.w	r4, r3, #1
   89c92:	e9c7 1104 	strd	r1, r1, [r7, #16]
   89c96:	604c      	str	r4, [r1, #4]
   89c98:	e9c1 ee02 	strd	lr, lr, [r1, #8]
   89c9c:	f848 3002 	str.w	r3, [r8, r2]
   89ca0:	f000 facc 	bl	8a23c <__malloc_unlock>
   89ca4:	f108 0408 	add.w	r4, r8, #8
   89ca8:	e002      	b.n	89cb0 <_malloc_r+0x18c>
   89caa:	230c      	movs	r3, #12
   89cac:	2400      	movs	r4, #0
   89cae:	6033      	str	r3, [r6, #0]
   89cb0:	4620      	mov	r0, r4
   89cb2:	b003      	add	sp, #12
   89cb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   89cb8:	f44f 7000 	mov.w	r0, #512	; 0x200
   89cbc:	f04f 0c40 	mov.w	ip, #64	; 0x40
   89cc0:	243f      	movs	r4, #63	; 0x3f
   89cc2:	e777      	b.n	89bb4 <_malloc_r+0x90>
   89cc4:	68d3      	ldr	r3, [r2, #12]
   89cc6:	429a      	cmp	r2, r3
   89cc8:	bf08      	it	eq
   89cca:	f10c 0c02 	addeq.w	ip, ip, #2
   89cce:	f47f af42 	bne.w	89b56 <_malloc_r+0x32>
   89cd2:	693c      	ldr	r4, [r7, #16]
   89cd4:	f8df e148 	ldr.w	lr, [pc, #328]	; 89e20 <_malloc_r+0x2fc>
   89cd8:	4574      	cmp	r4, lr
   89cda:	d184      	bne.n	89be6 <_malloc_r+0xc2>
   89cdc:	2101      	movs	r1, #1
   89cde:	687a      	ldr	r2, [r7, #4]
   89ce0:	ea4f 03ac 	mov.w	r3, ip, asr #2
   89ce4:	4099      	lsls	r1, r3
   89ce6:	4291      	cmp	r1, r2
   89ce8:	d9a5      	bls.n	89c36 <_malloc_r+0x112>
   89cea:	68bc      	ldr	r4, [r7, #8]
   89cec:	6863      	ldr	r3, [r4, #4]
   89cee:	f023 0903 	bic.w	r9, r3, #3
   89cf2:	454d      	cmp	r5, r9
   89cf4:	d803      	bhi.n	89cfe <_malloc_r+0x1da>
   89cf6:	eba9 0305 	sub.w	r3, r9, r5
   89cfa:	2b0f      	cmp	r3, #15
   89cfc:	dc7a      	bgt.n	89df4 <_malloc_r+0x2d0>
   89cfe:	f8df b124 	ldr.w	fp, [pc, #292]	; 89e24 <_malloc_r+0x300>
   89d02:	4b49      	ldr	r3, [pc, #292]	; (89e28 <_malloc_r+0x304>)
   89d04:	f8db 2000 	ldr.w	r2, [fp]
   89d08:	681b      	ldr	r3, [r3, #0]
   89d0a:	3201      	adds	r2, #1
   89d0c:	442b      	add	r3, r5
   89d0e:	eb04 0a09 	add.w	sl, r4, r9
   89d12:	f000 812f 	beq.w	89f74 <_malloc_r+0x450>
   89d16:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   89d1a:	330f      	adds	r3, #15
   89d1c:	f423 687f 	bic.w	r8, r3, #4080	; 0xff0
   89d20:	f028 080f 	bic.w	r8, r8, #15
   89d24:	4641      	mov	r1, r8
   89d26:	4630      	mov	r0, r6
   89d28:	f001 f858 	bl	8addc <_sbrk_r>
   89d2c:	1c41      	adds	r1, r0, #1
   89d2e:	4602      	mov	r2, r0
   89d30:	f000 80ef 	beq.w	89f12 <_malloc_r+0x3ee>
   89d34:	4582      	cmp	sl, r0
   89d36:	f200 80ea 	bhi.w	89f0e <_malloc_r+0x3ea>
   89d3a:	4b3c      	ldr	r3, [pc, #240]	; (89e2c <_malloc_r+0x308>)
   89d3c:	6819      	ldr	r1, [r3, #0]
   89d3e:	4441      	add	r1, r8
   89d40:	4608      	mov	r0, r1
   89d42:	6019      	str	r1, [r3, #0]
   89d44:	f000 8149 	beq.w	89fda <_malloc_r+0x4b6>
   89d48:	f8db 1000 	ldr.w	r1, [fp]
   89d4c:	9301      	str	r3, [sp, #4]
   89d4e:	3101      	adds	r1, #1
   89d50:	bf1b      	ittet	ne
   89d52:	eba2 0a0a 	subne.w	sl, r2, sl
   89d56:	4450      	addne	r0, sl
   89d58:	f8cb 2000 	streq.w	r2, [fp]
   89d5c:	6018      	strne	r0, [r3, #0]
   89d5e:	f012 0b07 	ands.w	fp, r2, #7
   89d62:	f000 8111 	beq.w	89f88 <_malloc_r+0x464>
   89d66:	f1cb 0108 	rsb	r1, fp, #8
   89d6a:	440a      	add	r2, r1
   89d6c:	f5cb 5180 	rsb	r1, fp, #4096	; 0x1000
   89d70:	4490      	add	r8, r2
   89d72:	3108      	adds	r1, #8
   89d74:	eba1 0108 	sub.w	r1, r1, r8
   89d78:	f3c1 0a0b 	ubfx	sl, r1, #0, #12
   89d7c:	4651      	mov	r1, sl
   89d7e:	4630      	mov	r0, r6
   89d80:	9200      	str	r2, [sp, #0]
   89d82:	f001 f82b 	bl	8addc <_sbrk_r>
   89d86:	1c42      	adds	r2, r0, #1
   89d88:	e9dd 2300 	ldrd	r2, r3, [sp]
   89d8c:	f000 814b 	beq.w	8a026 <_malloc_r+0x502>
   89d90:	1a80      	subs	r0, r0, r2
   89d92:	eb00 080a 	add.w	r8, r0, sl
   89d96:	6819      	ldr	r1, [r3, #0]
   89d98:	f048 0001 	orr.w	r0, r8, #1
   89d9c:	4451      	add	r1, sl
   89d9e:	42bc      	cmp	r4, r7
   89da0:	60ba      	str	r2, [r7, #8]
   89da2:	6019      	str	r1, [r3, #0]
   89da4:	6050      	str	r0, [r2, #4]
   89da6:	f000 8124 	beq.w	89ff2 <_malloc_r+0x4ce>
   89daa:	f1b9 0f0f 	cmp.w	r9, #15
   89dae:	f240 8122 	bls.w	89ff6 <_malloc_r+0x4d2>
   89db2:	f04f 0e05 	mov.w	lr, #5
   89db6:	6860      	ldr	r0, [r4, #4]
   89db8:	f1a9 0c0c 	sub.w	ip, r9, #12
   89dbc:	f02c 0c07 	bic.w	ip, ip, #7
   89dc0:	f000 0001 	and.w	r0, r0, #1
   89dc4:	ea40 000c 	orr.w	r0, r0, ip
   89dc8:	6060      	str	r0, [r4, #4]
   89dca:	f1bc 0f0f 	cmp.w	ip, #15
   89dce:	eb04 000c 	add.w	r0, r4, ip
   89dd2:	e9c0 ee01 	strd	lr, lr, [r0, #4]
   89dd6:	f200 812e 	bhi.w	8a036 <_malloc_r+0x512>
   89dda:	4614      	mov	r4, r2
   89ddc:	6850      	ldr	r0, [r2, #4]
   89dde:	4b14      	ldr	r3, [pc, #80]	; (89e30 <_malloc_r+0x30c>)
   89de0:	681a      	ldr	r2, [r3, #0]
   89de2:	428a      	cmp	r2, r1
   89de4:	bf38      	it	cc
   89de6:	6019      	strcc	r1, [r3, #0]
   89de8:	4b12      	ldr	r3, [pc, #72]	; (89e34 <_malloc_r+0x310>)
   89dea:	681a      	ldr	r2, [r3, #0]
   89dec:	428a      	cmp	r2, r1
   89dee:	bf38      	it	cc
   89df0:	6019      	strcc	r1, [r3, #0]
   89df2:	e090      	b.n	89f16 <_malloc_r+0x3f2>
   89df4:	1962      	adds	r2, r4, r5
   89df6:	f043 0301 	orr.w	r3, r3, #1
   89dfa:	f045 0501 	orr.w	r5, r5, #1
   89dfe:	6065      	str	r5, [r4, #4]
   89e00:	4630      	mov	r0, r6
   89e02:	60ba      	str	r2, [r7, #8]
   89e04:	3408      	adds	r4, #8
   89e06:	6053      	str	r3, [r2, #4]
   89e08:	f000 fa18 	bl	8a23c <__malloc_unlock>
   89e0c:	4620      	mov	r0, r4
   89e0e:	b003      	add	sp, #12
   89e10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   89e14:	68d9      	ldr	r1, [r3, #12]
   89e16:	441a      	add	r2, r3
   89e18:	e6a2      	b.n	89b60 <_malloc_r+0x3c>
   89e1a:	bf00      	nop
   89e1c:	20000988 	.word	0x20000988
   89e20:	20000990 	.word	0x20000990
   89e24:	20000d90 	.word	0x20000d90
   89e28:	200019a4 	.word	0x200019a4
   89e2c:	20001974 	.word	0x20001974
   89e30:	2000199c 	.word	0x2000199c
   89e34:	200019a0 	.word	0x200019a0
   89e38:	f5b2 6f20 	cmp.w	r2, #2560	; 0xa00
   89e3c:	ea4f 2352 	mov.w	r3, r2, lsr #9
   89e40:	d35f      	bcc.n	89f02 <_malloc_r+0x3de>
   89e42:	2b14      	cmp	r3, #20
   89e44:	f200 80b1 	bhi.w	89faa <_malloc_r+0x486>
   89e48:	f103 015c 	add.w	r1, r3, #92	; 0x5c
   89e4c:	00c9      	lsls	r1, r1, #3
   89e4e:	335b      	adds	r3, #91	; 0x5b
   89e50:	1878      	adds	r0, r7, r1
   89e52:	5879      	ldr	r1, [r7, r1]
   89e54:	3808      	subs	r0, #8
   89e56:	4288      	cmp	r0, r1
   89e58:	f000 808f 	beq.w	89f7a <_malloc_r+0x456>
   89e5c:	684b      	ldr	r3, [r1, #4]
   89e5e:	f023 0303 	bic.w	r3, r3, #3
   89e62:	4293      	cmp	r3, r2
   89e64:	d902      	bls.n	89e6c <_malloc_r+0x348>
   89e66:	6889      	ldr	r1, [r1, #8]
   89e68:	4288      	cmp	r0, r1
   89e6a:	d1f7      	bne.n	89e5c <_malloc_r+0x338>
   89e6c:	68c8      	ldr	r0, [r1, #12]
   89e6e:	687a      	ldr	r2, [r7, #4]
   89e70:	e9c4 1002 	strd	r1, r0, [r4, #8]
   89e74:	6084      	str	r4, [r0, #8]
   89e76:	60cc      	str	r4, [r1, #12]
   89e78:	e6d7      	b.n	89c2a <_malloc_r+0x106>
   89e7a:	2b14      	cmp	r3, #20
   89e7c:	d959      	bls.n	89f32 <_malloc_r+0x40e>
   89e7e:	2b54      	cmp	r3, #84	; 0x54
   89e80:	f200 809b 	bhi.w	89fba <_malloc_r+0x496>
   89e84:	0b2b      	lsrs	r3, r5, #12
   89e86:	f103 0c6f 	add.w	ip, r3, #111	; 0x6f
   89e8a:	f103 046e 	add.w	r4, r3, #110	; 0x6e
   89e8e:	ea4f 00cc 	mov.w	r0, ip, lsl #3
   89e92:	e68f      	b.n	89bb4 <_malloc_r+0x90>
   89e94:	3401      	adds	r4, #1
   89e96:	07a3      	lsls	r3, r4, #30
   89e98:	f100 0008 	add.w	r0, r0, #8
   89e9c:	f47f aed8 	bne.w	89c50 <_malloc_r+0x12c>
   89ea0:	e053      	b.n	89f4a <_malloc_r+0x426>
   89ea2:	4644      	mov	r4, r8
   89ea4:	4442      	add	r2, r8
   89ea6:	6853      	ldr	r3, [r2, #4]
   89ea8:	f8d8 100c 	ldr.w	r1, [r8, #12]
   89eac:	f043 0301 	orr.w	r3, r3, #1
   89eb0:	6053      	str	r3, [r2, #4]
   89eb2:	f854 3f08 	ldr.w	r3, [r4, #8]!
   89eb6:	4630      	mov	r0, r6
   89eb8:	60d9      	str	r1, [r3, #12]
   89eba:	608b      	str	r3, [r1, #8]
   89ebc:	f000 f9be 	bl	8a23c <__malloc_unlock>
   89ec0:	e6f6      	b.n	89cb0 <_malloc_r+0x18c>
   89ec2:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   89ec6:	f105 0208 	add.w	r2, r5, #8
   89eca:	e63c      	b.n	89b46 <_malloc_r+0x22>
   89ecc:	4422      	add	r2, r4
   89ece:	6853      	ldr	r3, [r2, #4]
   89ed0:	4630      	mov	r0, r6
   89ed2:	f043 0301 	orr.w	r3, r3, #1
   89ed6:	6053      	str	r3, [r2, #4]
   89ed8:	f000 f9b0 	bl	8a23c <__malloc_unlock>
   89edc:	3408      	adds	r4, #8
   89ede:	e6e7      	b.n	89cb0 <_malloc_r+0x18c>
   89ee0:	1961      	adds	r1, r4, r5
   89ee2:	f045 0501 	orr.w	r5, r5, #1
   89ee6:	6065      	str	r5, [r4, #4]
   89ee8:	f043 0501 	orr.w	r5, r3, #1
   89eec:	e9c7 1104 	strd	r1, r1, [r7, #16]
   89ef0:	4630      	mov	r0, r6
   89ef2:	e9c1 ee02 	strd	lr, lr, [r1, #8]
   89ef6:	604d      	str	r5, [r1, #4]
   89ef8:	50a3      	str	r3, [r4, r2]
   89efa:	f000 f99f 	bl	8a23c <__malloc_unlock>
   89efe:	3408      	adds	r4, #8
   89f00:	e6d6      	b.n	89cb0 <_malloc_r+0x18c>
   89f02:	0993      	lsrs	r3, r2, #6
   89f04:	f103 0139 	add.w	r1, r3, #57	; 0x39
   89f08:	00c9      	lsls	r1, r1, #3
   89f0a:	3338      	adds	r3, #56	; 0x38
   89f0c:	e7a0      	b.n	89e50 <_malloc_r+0x32c>
   89f0e:	42bc      	cmp	r4, r7
   89f10:	d05e      	beq.n	89fd0 <_malloc_r+0x4ac>
   89f12:	68bc      	ldr	r4, [r7, #8]
   89f14:	6860      	ldr	r0, [r4, #4]
   89f16:	f020 0803 	bic.w	r8, r0, #3
   89f1a:	4545      	cmp	r5, r8
   89f1c:	eba8 0305 	sub.w	r3, r8, r5
   89f20:	d802      	bhi.n	89f28 <_malloc_r+0x404>
   89f22:	2b0f      	cmp	r3, #15
   89f24:	f73f af66 	bgt.w	89df4 <_malloc_r+0x2d0>
   89f28:	4630      	mov	r0, r6
   89f2a:	f000 f987 	bl	8a23c <__malloc_unlock>
   89f2e:	2400      	movs	r4, #0
   89f30:	e6be      	b.n	89cb0 <_malloc_r+0x18c>
   89f32:	f103 0c5c 	add.w	ip, r3, #92	; 0x5c
   89f36:	f103 045b 	add.w	r4, r3, #91	; 0x5b
   89f3a:	ea4f 00cc 	mov.w	r0, ip, lsl #3
   89f3e:	e639      	b.n	89bb4 <_malloc_r+0x90>
   89f40:	f859 3908 	ldr.w	r3, [r9], #-8
   89f44:	454b      	cmp	r3, r9
   89f46:	f040 8095 	bne.w	8a074 <_malloc_r+0x550>
   89f4a:	f01c 0f03 	tst.w	ip, #3
   89f4e:	f10c 3cff 	add.w	ip, ip, #4294967295
   89f52:	d1f5      	bne.n	89f40 <_malloc_r+0x41c>
   89f54:	687b      	ldr	r3, [r7, #4]
   89f56:	ea23 0301 	bic.w	r3, r3, r1
   89f5a:	607b      	str	r3, [r7, #4]
   89f5c:	0049      	lsls	r1, r1, #1
   89f5e:	4299      	cmp	r1, r3
   89f60:	f63f aec3 	bhi.w	89cea <_malloc_r+0x1c6>
   89f64:	b911      	cbnz	r1, 89f6c <_malloc_r+0x448>
   89f66:	e6c0      	b.n	89cea <_malloc_r+0x1c6>
   89f68:	0049      	lsls	r1, r1, #1
   89f6a:	3404      	adds	r4, #4
   89f6c:	4219      	tst	r1, r3
   89f6e:	d0fb      	beq.n	89f68 <_malloc_r+0x444>
   89f70:	46a4      	mov	ip, r4
   89f72:	e669      	b.n	89c48 <_malloc_r+0x124>
   89f74:	f103 0810 	add.w	r8, r3, #16
   89f78:	e6d4      	b.n	89d24 <_malloc_r+0x200>
   89f7a:	2201      	movs	r2, #1
   89f7c:	109b      	asrs	r3, r3, #2
   89f7e:	409a      	lsls	r2, r3
   89f80:	687b      	ldr	r3, [r7, #4]
   89f82:	431a      	orrs	r2, r3
   89f84:	607a      	str	r2, [r7, #4]
   89f86:	e773      	b.n	89e70 <_malloc_r+0x34c>
   89f88:	eb02 0108 	add.w	r1, r2, r8
   89f8c:	4249      	negs	r1, r1
   89f8e:	f3c1 0a0b 	ubfx	sl, r1, #0, #12
   89f92:	4651      	mov	r1, sl
   89f94:	4630      	mov	r0, r6
   89f96:	9200      	str	r2, [sp, #0]
   89f98:	f000 ff20 	bl	8addc <_sbrk_r>
   89f9c:	1c43      	adds	r3, r0, #1
   89f9e:	e9dd 2300 	ldrd	r2, r3, [sp]
   89fa2:	f47f aef5 	bne.w	89d90 <_malloc_r+0x26c>
   89fa6:	46da      	mov	sl, fp
   89fa8:	e6f5      	b.n	89d96 <_malloc_r+0x272>
   89faa:	2b54      	cmp	r3, #84	; 0x54
   89fac:	d826      	bhi.n	89ffc <_malloc_r+0x4d8>
   89fae:	0b13      	lsrs	r3, r2, #12
   89fb0:	f103 016f 	add.w	r1, r3, #111	; 0x6f
   89fb4:	00c9      	lsls	r1, r1, #3
   89fb6:	336e      	adds	r3, #110	; 0x6e
   89fb8:	e74a      	b.n	89e50 <_malloc_r+0x32c>
   89fba:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   89fbe:	d826      	bhi.n	8a00e <_malloc_r+0x4ea>
   89fc0:	0beb      	lsrs	r3, r5, #15
   89fc2:	f103 0c78 	add.w	ip, r3, #120	; 0x78
   89fc6:	f103 0477 	add.w	r4, r3, #119	; 0x77
   89fca:	ea4f 00cc 	mov.w	r0, ip, lsl #3
   89fce:	e5f1      	b.n	89bb4 <_malloc_r+0x90>
   89fd0:	4b29      	ldr	r3, [pc, #164]	; (8a078 <_malloc_r+0x554>)
   89fd2:	6818      	ldr	r0, [r3, #0]
   89fd4:	4440      	add	r0, r8
   89fd6:	6018      	str	r0, [r3, #0]
   89fd8:	e6b6      	b.n	89d48 <_malloc_r+0x224>
   89fda:	f3ca 0c0b 	ubfx	ip, sl, #0, #12
   89fde:	f1bc 0f00 	cmp.w	ip, #0
   89fe2:	f47f aeb1 	bne.w	89d48 <_malloc_r+0x224>
   89fe6:	68bc      	ldr	r4, [r7, #8]
   89fe8:	44c8      	add	r8, r9
   89fea:	f048 0001 	orr.w	r0, r8, #1
   89fee:	6060      	str	r0, [r4, #4]
   89ff0:	e6f5      	b.n	89dde <_malloc_r+0x2ba>
   89ff2:	4614      	mov	r4, r2
   89ff4:	e6f3      	b.n	89dde <_malloc_r+0x2ba>
   89ff6:	2301      	movs	r3, #1
   89ff8:	6053      	str	r3, [r2, #4]
   89ffa:	e795      	b.n	89f28 <_malloc_r+0x404>
   89ffc:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   8a000:	d824      	bhi.n	8a04c <_malloc_r+0x528>
   8a002:	0bd3      	lsrs	r3, r2, #15
   8a004:	f103 0178 	add.w	r1, r3, #120	; 0x78
   8a008:	00c9      	lsls	r1, r1, #3
   8a00a:	3377      	adds	r3, #119	; 0x77
   8a00c:	e720      	b.n	89e50 <_malloc_r+0x32c>
   8a00e:	f240 5254 	movw	r2, #1364	; 0x554
   8a012:	4293      	cmp	r3, r2
   8a014:	d824      	bhi.n	8a060 <_malloc_r+0x53c>
   8a016:	0cab      	lsrs	r3, r5, #18
   8a018:	f103 0c7d 	add.w	ip, r3, #125	; 0x7d
   8a01c:	f103 047c 	add.w	r4, r3, #124	; 0x7c
   8a020:	ea4f 00cc 	mov.w	r0, ip, lsl #3
   8a024:	e5c6      	b.n	89bb4 <_malloc_r+0x90>
   8a026:	f1ab 0b08 	sub.w	fp, fp, #8
   8a02a:	44d8      	add	r8, fp
   8a02c:	f04f 0a00 	mov.w	sl, #0
   8a030:	eba8 0802 	sub.w	r8, r8, r2
   8a034:	e6af      	b.n	89d96 <_malloc_r+0x272>
   8a036:	f104 0108 	add.w	r1, r4, #8
   8a03a:	4630      	mov	r0, r6
   8a03c:	9300      	str	r3, [sp, #0]
   8a03e:	f7ff fa1b 	bl	89478 <_free_r>
   8a042:	68bc      	ldr	r4, [r7, #8]
   8a044:	9b00      	ldr	r3, [sp, #0]
   8a046:	6860      	ldr	r0, [r4, #4]
   8a048:	6819      	ldr	r1, [r3, #0]
   8a04a:	e6c8      	b.n	89dde <_malloc_r+0x2ba>
   8a04c:	f240 5154 	movw	r1, #1364	; 0x554
   8a050:	428b      	cmp	r3, r1
   8a052:	d80b      	bhi.n	8a06c <_malloc_r+0x548>
   8a054:	0c93      	lsrs	r3, r2, #18
   8a056:	f103 017d 	add.w	r1, r3, #125	; 0x7d
   8a05a:	00c9      	lsls	r1, r1, #3
   8a05c:	337c      	adds	r3, #124	; 0x7c
   8a05e:	e6f7      	b.n	89e50 <_malloc_r+0x32c>
   8a060:	f44f 707e 	mov.w	r0, #1016	; 0x3f8
   8a064:	f04f 0c7f 	mov.w	ip, #127	; 0x7f
   8a068:	247e      	movs	r4, #126	; 0x7e
   8a06a:	e5a3      	b.n	89bb4 <_malloc_r+0x90>
   8a06c:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   8a070:	237e      	movs	r3, #126	; 0x7e
   8a072:	e6ed      	b.n	89e50 <_malloc_r+0x32c>
   8a074:	687b      	ldr	r3, [r7, #4]
   8a076:	e771      	b.n	89f5c <_malloc_r+0x438>
   8a078:	20001974 	.word	0x20001974

0008a07c <__ascii_mbtowc>:
   8a07c:	b082      	sub	sp, #8
   8a07e:	b149      	cbz	r1, 8a094 <__ascii_mbtowc+0x18>
   8a080:	b15a      	cbz	r2, 8a09a <__ascii_mbtowc+0x1e>
   8a082:	b16b      	cbz	r3, 8a0a0 <__ascii_mbtowc+0x24>
   8a084:	7813      	ldrb	r3, [r2, #0]
   8a086:	600b      	str	r3, [r1, #0]
   8a088:	7812      	ldrb	r2, [r2, #0]
   8a08a:	1e10      	subs	r0, r2, #0
   8a08c:	bf18      	it	ne
   8a08e:	2001      	movne	r0, #1
   8a090:	b002      	add	sp, #8
   8a092:	4770      	bx	lr
   8a094:	a901      	add	r1, sp, #4
   8a096:	2a00      	cmp	r2, #0
   8a098:	d1f3      	bne.n	8a082 <__ascii_mbtowc+0x6>
   8a09a:	4610      	mov	r0, r2
   8a09c:	b002      	add	sp, #8
   8a09e:	4770      	bx	lr
   8a0a0:	f06f 0001 	mvn.w	r0, #1
   8a0a4:	e7f4      	b.n	8a090 <__ascii_mbtowc+0x14>
   8a0a6:	bf00      	nop

0008a0a8 <memchr>:
   8a0a8:	fa5f fc81 	uxtb.w	ip, r1
   8a0ac:	0781      	lsls	r1, r0, #30
   8a0ae:	d010      	beq.n	8a0d2 <memchr+0x2a>
   8a0b0:	4603      	mov	r3, r0
   8a0b2:	1e51      	subs	r1, r2, #1
   8a0b4:	b92a      	cbnz	r2, 8a0c2 <memchr+0x1a>
   8a0b6:	e00a      	b.n	8a0ce <memchr+0x26>
   8a0b8:	079a      	lsls	r2, r3, #30
   8a0ba:	4618      	mov	r0, r3
   8a0bc:	d00a      	beq.n	8a0d4 <memchr+0x2c>
   8a0be:	3901      	subs	r1, #1
   8a0c0:	d305      	bcc.n	8a0ce <memchr+0x26>
   8a0c2:	4618      	mov	r0, r3
   8a0c4:	f813 2b01 	ldrb.w	r2, [r3], #1
   8a0c8:	4562      	cmp	r2, ip
   8a0ca:	d1f5      	bne.n	8a0b8 <memchr+0x10>
   8a0cc:	4770      	bx	lr
   8a0ce:	2000      	movs	r0, #0
   8a0d0:	4770      	bx	lr
   8a0d2:	4611      	mov	r1, r2
   8a0d4:	2903      	cmp	r1, #3
   8a0d6:	d80c      	bhi.n	8a0f2 <memchr+0x4a>
   8a0d8:	2900      	cmp	r1, #0
   8a0da:	d0f8      	beq.n	8a0ce <memchr+0x26>
   8a0dc:	4603      	mov	r3, r0
   8a0de:	4401      	add	r1, r0
   8a0e0:	e001      	b.n	8a0e6 <memchr+0x3e>
   8a0e2:	428b      	cmp	r3, r1
   8a0e4:	d0f3      	beq.n	8a0ce <memchr+0x26>
   8a0e6:	4618      	mov	r0, r3
   8a0e8:	f813 2b01 	ldrb.w	r2, [r3], #1
   8a0ec:	4562      	cmp	r2, ip
   8a0ee:	d1f8      	bne.n	8a0e2 <memchr+0x3a>
   8a0f0:	e7ec      	b.n	8a0cc <memchr+0x24>
   8a0f2:	4602      	mov	r2, r0
   8a0f4:	b510      	push	{r4, lr}
   8a0f6:	ea4c 240c 	orr.w	r4, ip, ip, lsl #8
   8a0fa:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
   8a0fe:	4610      	mov	r0, r2
   8a100:	6803      	ldr	r3, [r0, #0]
   8a102:	3204      	adds	r2, #4
   8a104:	4063      	eors	r3, r4
   8a106:	f1a3 3e01 	sub.w	lr, r3, #16843009	; 0x1010101
   8a10a:	ea2e 0303 	bic.w	r3, lr, r3
   8a10e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   8a112:	d104      	bne.n	8a11e <memchr+0x76>
   8a114:	3904      	subs	r1, #4
   8a116:	2903      	cmp	r1, #3
   8a118:	4610      	mov	r0, r2
   8a11a:	d8f0      	bhi.n	8a0fe <memchr+0x56>
   8a11c:	b151      	cbz	r1, 8a134 <memchr+0x8c>
   8a11e:	4603      	mov	r3, r0
   8a120:	4401      	add	r1, r0
   8a122:	e001      	b.n	8a128 <memchr+0x80>
   8a124:	428b      	cmp	r3, r1
   8a126:	d005      	beq.n	8a134 <memchr+0x8c>
   8a128:	4618      	mov	r0, r3
   8a12a:	f813 2b01 	ldrb.w	r2, [r3], #1
   8a12e:	4562      	cmp	r2, ip
   8a130:	d1f8      	bne.n	8a124 <memchr+0x7c>
   8a132:	bd10      	pop	{r4, pc}
   8a134:	2000      	movs	r0, #0
   8a136:	bd10      	pop	{r4, pc}

0008a138 <memmove>:
   8a138:	4288      	cmp	r0, r1
   8a13a:	d90d      	bls.n	8a158 <memmove+0x20>
   8a13c:	188b      	adds	r3, r1, r2
   8a13e:	4283      	cmp	r3, r0
   8a140:	d90a      	bls.n	8a158 <memmove+0x20>
   8a142:	eb00 0c02 	add.w	ip, r0, r2
   8a146:	b1ba      	cbz	r2, 8a178 <memmove+0x40>
   8a148:	4662      	mov	r2, ip
   8a14a:	f813 cd01 	ldrb.w	ip, [r3, #-1]!
   8a14e:	4299      	cmp	r1, r3
   8a150:	f802 cd01 	strb.w	ip, [r2, #-1]!
   8a154:	d1f9      	bne.n	8a14a <memmove+0x12>
   8a156:	4770      	bx	lr
   8a158:	2a0f      	cmp	r2, #15
   8a15a:	d80e      	bhi.n	8a17a <memmove+0x42>
   8a15c:	4603      	mov	r3, r0
   8a15e:	f102 3cff 	add.w	ip, r2, #4294967295
   8a162:	b14a      	cbz	r2, 8a178 <memmove+0x40>
   8a164:	f10c 0c01 	add.w	ip, ip, #1
   8a168:	3b01      	subs	r3, #1
   8a16a:	448c      	add	ip, r1
   8a16c:	f811 2b01 	ldrb.w	r2, [r1], #1
   8a170:	4561      	cmp	r1, ip
   8a172:	f803 2f01 	strb.w	r2, [r3, #1]!
   8a176:	d1f9      	bne.n	8a16c <memmove+0x34>
   8a178:	4770      	bx	lr
   8a17a:	ea40 0301 	orr.w	r3, r0, r1
   8a17e:	079b      	lsls	r3, r3, #30
   8a180:	d14f      	bne.n	8a222 <memmove+0xea>
   8a182:	f1a2 0310 	sub.w	r3, r2, #16
   8a186:	b570      	push	{r4, r5, r6, lr}
   8a188:	f101 0c20 	add.w	ip, r1, #32
   8a18c:	f023 050f 	bic.w	r5, r3, #15
   8a190:	f101 0e10 	add.w	lr, r1, #16
   8a194:	f100 0410 	add.w	r4, r0, #16
   8a198:	44ac      	add	ip, r5
   8a19a:	091b      	lsrs	r3, r3, #4
   8a19c:	f85e 5c10 	ldr.w	r5, [lr, #-16]
   8a1a0:	f10e 0e10 	add.w	lr, lr, #16
   8a1a4:	f844 5c10 	str.w	r5, [r4, #-16]
   8a1a8:	f85e 5c1c 	ldr.w	r5, [lr, #-28]
   8a1ac:	3410      	adds	r4, #16
   8a1ae:	f844 5c1c 	str.w	r5, [r4, #-28]
   8a1b2:	f85e 5c18 	ldr.w	r5, [lr, #-24]
   8a1b6:	f844 5c18 	str.w	r5, [r4, #-24]
   8a1ba:	f85e 5c14 	ldr.w	r5, [lr, #-20]
   8a1be:	45e6      	cmp	lr, ip
   8a1c0:	f844 5c14 	str.w	r5, [r4, #-20]
   8a1c4:	d1ea      	bne.n	8a19c <memmove+0x64>
   8a1c6:	3301      	adds	r3, #1
   8a1c8:	f012 0f0c 	tst.w	r2, #12
   8a1cc:	eb01 1103 	add.w	r1, r1, r3, lsl #4
   8a1d0:	f002 040f 	and.w	r4, r2, #15
   8a1d4:	eb00 1303 	add.w	r3, r0, r3, lsl #4
   8a1d8:	d027      	beq.n	8a22a <memmove+0xf2>
   8a1da:	468e      	mov	lr, r1
   8a1dc:	3c04      	subs	r4, #4
   8a1de:	f024 0603 	bic.w	r6, r4, #3
   8a1e2:	ea4f 0c94 	mov.w	ip, r4, lsr #2
   8a1e6:	441e      	add	r6, r3
   8a1e8:	1f1c      	subs	r4, r3, #4
   8a1ea:	f85e 5b04 	ldr.w	r5, [lr], #4
   8a1ee:	f844 5f04 	str.w	r5, [r4, #4]!
   8a1f2:	42b4      	cmp	r4, r6
   8a1f4:	d1f9      	bne.n	8a1ea <memmove+0xb2>
   8a1f6:	f10c 0401 	add.w	r4, ip, #1
   8a1fa:	f002 0203 	and.w	r2, r2, #3
   8a1fe:	eb03 0384 	add.w	r3, r3, r4, lsl #2
   8a202:	eb01 0184 	add.w	r1, r1, r4, lsl #2
   8a206:	f102 3cff 	add.w	ip, r2, #4294967295
   8a20a:	b14a      	cbz	r2, 8a220 <memmove+0xe8>
   8a20c:	f10c 0c01 	add.w	ip, ip, #1
   8a210:	3b01      	subs	r3, #1
   8a212:	448c      	add	ip, r1
   8a214:	f811 2b01 	ldrb.w	r2, [r1], #1
   8a218:	4561      	cmp	r1, ip
   8a21a:	f803 2f01 	strb.w	r2, [r3, #1]!
   8a21e:	d1f9      	bne.n	8a214 <memmove+0xdc>
   8a220:	bd70      	pop	{r4, r5, r6, pc}
   8a222:	4603      	mov	r3, r0
   8a224:	f102 3cff 	add.w	ip, r2, #4294967295
   8a228:	e79c      	b.n	8a164 <memmove+0x2c>
   8a22a:	4622      	mov	r2, r4
   8a22c:	e7eb      	b.n	8a206 <memmove+0xce>
   8a22e:	bf00      	nop

0008a230 <__malloc_lock>:
   8a230:	4801      	ldr	r0, [pc, #4]	; (8a238 <__malloc_lock+0x8>)
   8a232:	f7ff bbcb 	b.w	899cc <__retarget_lock_acquire_recursive>
   8a236:	bf00      	nop
   8a238:	20001968 	.word	0x20001968

0008a23c <__malloc_unlock>:
   8a23c:	4801      	ldr	r0, [pc, #4]	; (8a244 <__malloc_unlock+0x8>)
   8a23e:	f7ff bbc7 	b.w	899d0 <__retarget_lock_release_recursive>
   8a242:	bf00      	nop
   8a244:	20001968 	.word	0x20001968

0008a248 <_Balloc>:
   8a248:	b538      	push	{r3, r4, r5, lr}
   8a24a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   8a24c:	4605      	mov	r5, r0
   8a24e:	460c      	mov	r4, r1
   8a250:	b14b      	cbz	r3, 8a266 <_Balloc+0x1e>
   8a252:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   8a256:	b180      	cbz	r0, 8a27a <_Balloc+0x32>
   8a258:	6802      	ldr	r2, [r0, #0]
   8a25a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
   8a25e:	2300      	movs	r3, #0
   8a260:	e9c0 3303 	strd	r3, r3, [r0, #12]
   8a264:	bd38      	pop	{r3, r4, r5, pc}
   8a266:	2221      	movs	r2, #33	; 0x21
   8a268:	2104      	movs	r1, #4
   8a26a:	f000 ff8d 	bl	8b188 <_calloc_r>
   8a26e:	4603      	mov	r3, r0
   8a270:	64e8      	str	r0, [r5, #76]	; 0x4c
   8a272:	2800      	cmp	r0, #0
   8a274:	d1ed      	bne.n	8a252 <_Balloc+0xa>
   8a276:	2000      	movs	r0, #0
   8a278:	bd38      	pop	{r3, r4, r5, pc}
   8a27a:	2101      	movs	r1, #1
   8a27c:	4628      	mov	r0, r5
   8a27e:	fa01 f504 	lsl.w	r5, r1, r4
   8a282:	1d6a      	adds	r2, r5, #5
   8a284:	0092      	lsls	r2, r2, #2
   8a286:	f000 ff7f 	bl	8b188 <_calloc_r>
   8a28a:	2800      	cmp	r0, #0
   8a28c:	d0f3      	beq.n	8a276 <_Balloc+0x2e>
   8a28e:	e9c0 4501 	strd	r4, r5, [r0, #4]
   8a292:	e7e4      	b.n	8a25e <_Balloc+0x16>

0008a294 <_Bfree>:
   8a294:	b131      	cbz	r1, 8a2a4 <_Bfree+0x10>
   8a296:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   8a298:	684a      	ldr	r2, [r1, #4]
   8a29a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
   8a29e:	6008      	str	r0, [r1, #0]
   8a2a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   8a2a4:	4770      	bx	lr
   8a2a6:	bf00      	nop

0008a2a8 <__multadd>:
   8a2a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8a2ac:	f04f 0e00 	mov.w	lr, #0
   8a2b0:	460e      	mov	r6, r1
   8a2b2:	461c      	mov	r4, r3
   8a2b4:	690d      	ldr	r5, [r1, #16]
   8a2b6:	4607      	mov	r7, r0
   8a2b8:	f101 0014 	add.w	r0, r1, #20
   8a2bc:	6801      	ldr	r1, [r0, #0]
   8a2be:	f10e 0e01 	add.w	lr, lr, #1
   8a2c2:	b28b      	uxth	r3, r1
   8a2c4:	fb02 4303 	mla	r3, r2, r3, r4
   8a2c8:	0c09      	lsrs	r1, r1, #16
   8a2ca:	ea4f 4c13 	mov.w	ip, r3, lsr #16
   8a2ce:	fb02 cc01 	mla	ip, r2, r1, ip
   8a2d2:	b29b      	uxth	r3, r3
   8a2d4:	eb03 430c 	add.w	r3, r3, ip, lsl #16
   8a2d8:	4575      	cmp	r5, lr
   8a2da:	f840 3b04 	str.w	r3, [r0], #4
   8a2de:	ea4f 441c 	mov.w	r4, ip, lsr #16
   8a2e2:	dceb      	bgt.n	8a2bc <__multadd+0x14>
   8a2e4:	b13c      	cbz	r4, 8a2f6 <__multadd+0x4e>
   8a2e6:	68b3      	ldr	r3, [r6, #8]
   8a2e8:	42ab      	cmp	r3, r5
   8a2ea:	dd07      	ble.n	8a2fc <__multadd+0x54>
   8a2ec:	eb06 0385 	add.w	r3, r6, r5, lsl #2
   8a2f0:	3501      	adds	r5, #1
   8a2f2:	615c      	str	r4, [r3, #20]
   8a2f4:	6135      	str	r5, [r6, #16]
   8a2f6:	4630      	mov	r0, r6
   8a2f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8a2fc:	6871      	ldr	r1, [r6, #4]
   8a2fe:	4638      	mov	r0, r7
   8a300:	3101      	adds	r1, #1
   8a302:	f7ff ffa1 	bl	8a248 <_Balloc>
   8a306:	4680      	mov	r8, r0
   8a308:	b1a8      	cbz	r0, 8a336 <__multadd+0x8e>
   8a30a:	6932      	ldr	r2, [r6, #16]
   8a30c:	f106 010c 	add.w	r1, r6, #12
   8a310:	3202      	adds	r2, #2
   8a312:	0092      	lsls	r2, r2, #2
   8a314:	300c      	adds	r0, #12
   8a316:	f7fa ff2f 	bl	85178 <memcpy>
   8a31a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   8a31c:	6872      	ldr	r2, [r6, #4]
   8a31e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   8a322:	6031      	str	r1, [r6, #0]
   8a324:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
   8a328:	4646      	mov	r6, r8
   8a32a:	eb06 0385 	add.w	r3, r6, r5, lsl #2
   8a32e:	3501      	adds	r5, #1
   8a330:	615c      	str	r4, [r3, #20]
   8a332:	6135      	str	r5, [r6, #16]
   8a334:	e7df      	b.n	8a2f6 <__multadd+0x4e>
   8a336:	4602      	mov	r2, r0
   8a338:	21b5      	movs	r1, #181	; 0xb5
   8a33a:	4b02      	ldr	r3, [pc, #8]	; (8a344 <__multadd+0x9c>)
   8a33c:	4802      	ldr	r0, [pc, #8]	; (8a348 <__multadd+0xa0>)
   8a33e:	f000 ff03 	bl	8b148 <__assert_func>
   8a342:	bf00      	nop
   8a344:	0008c260 	.word	0x0008c260
   8a348:	0008c304 	.word	0x0008c304

0008a34c <__hi0bits>:
   8a34c:	0c02      	lsrs	r2, r0, #16
   8a34e:	0412      	lsls	r2, r2, #16
   8a350:	4603      	mov	r3, r0
   8a352:	b9ca      	cbnz	r2, 8a388 <__hi0bits+0x3c>
   8a354:	2010      	movs	r0, #16
   8a356:	4083      	lsls	r3, r0
   8a358:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
   8a35c:	bf04      	itt	eq
   8a35e:	021b      	lsleq	r3, r3, #8
   8a360:	3008      	addeq	r0, #8
   8a362:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
   8a366:	bf04      	itt	eq
   8a368:	011b      	lsleq	r3, r3, #4
   8a36a:	3004      	addeq	r0, #4
   8a36c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
   8a370:	bf04      	itt	eq
   8a372:	009b      	lsleq	r3, r3, #2
   8a374:	3002      	addeq	r0, #2
   8a376:	2b00      	cmp	r3, #0
   8a378:	db05      	blt.n	8a386 <__hi0bits+0x3a>
   8a37a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
   8a37e:	f100 0001 	add.w	r0, r0, #1
   8a382:	bf08      	it	eq
   8a384:	2020      	moveq	r0, #32
   8a386:	4770      	bx	lr
   8a388:	2000      	movs	r0, #0
   8a38a:	e7e5      	b.n	8a358 <__hi0bits+0xc>

0008a38c <__lo0bits>:
   8a38c:	6803      	ldr	r3, [r0, #0]
   8a38e:	4602      	mov	r2, r0
   8a390:	f013 0007 	ands.w	r0, r3, #7
   8a394:	d009      	beq.n	8a3aa <__lo0bits+0x1e>
   8a396:	07d9      	lsls	r1, r3, #31
   8a398:	d41f      	bmi.n	8a3da <__lo0bits+0x4e>
   8a39a:	0798      	lsls	r0, r3, #30
   8a39c:	bf4b      	itete	mi
   8a39e:	085b      	lsrmi	r3, r3, #1
   8a3a0:	089b      	lsrpl	r3, r3, #2
   8a3a2:	2001      	movmi	r0, #1
   8a3a4:	2002      	movpl	r0, #2
   8a3a6:	6013      	str	r3, [r2, #0]
   8a3a8:	4770      	bx	lr
   8a3aa:	b299      	uxth	r1, r3
   8a3ac:	b909      	cbnz	r1, 8a3b2 <__lo0bits+0x26>
   8a3ae:	2010      	movs	r0, #16
   8a3b0:	40c3      	lsrs	r3, r0
   8a3b2:	b2d9      	uxtb	r1, r3
   8a3b4:	b909      	cbnz	r1, 8a3ba <__lo0bits+0x2e>
   8a3b6:	3008      	adds	r0, #8
   8a3b8:	0a1b      	lsrs	r3, r3, #8
   8a3ba:	0719      	lsls	r1, r3, #28
   8a3bc:	bf04      	itt	eq
   8a3be:	091b      	lsreq	r3, r3, #4
   8a3c0:	3004      	addeq	r0, #4
   8a3c2:	0799      	lsls	r1, r3, #30
   8a3c4:	bf04      	itt	eq
   8a3c6:	089b      	lsreq	r3, r3, #2
   8a3c8:	3002      	addeq	r0, #2
   8a3ca:	07d9      	lsls	r1, r3, #31
   8a3cc:	d403      	bmi.n	8a3d6 <__lo0bits+0x4a>
   8a3ce:	085b      	lsrs	r3, r3, #1
   8a3d0:	f100 0001 	add.w	r0, r0, #1
   8a3d4:	d003      	beq.n	8a3de <__lo0bits+0x52>
   8a3d6:	6013      	str	r3, [r2, #0]
   8a3d8:	4770      	bx	lr
   8a3da:	2000      	movs	r0, #0
   8a3dc:	4770      	bx	lr
   8a3de:	2020      	movs	r0, #32
   8a3e0:	4770      	bx	lr
   8a3e2:	bf00      	nop

0008a3e4 <__i2b>:
   8a3e4:	b538      	push	{r3, r4, r5, lr}
   8a3e6:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   8a3e8:	4604      	mov	r4, r0
   8a3ea:	460d      	mov	r5, r1
   8a3ec:	b14b      	cbz	r3, 8a402 <__i2b+0x1e>
   8a3ee:	6858      	ldr	r0, [r3, #4]
   8a3f0:	b1b0      	cbz	r0, 8a420 <__i2b+0x3c>
   8a3f2:	6802      	ldr	r2, [r0, #0]
   8a3f4:	605a      	str	r2, [r3, #4]
   8a3f6:	2200      	movs	r2, #0
   8a3f8:	2301      	movs	r3, #1
   8a3fa:	6145      	str	r5, [r0, #20]
   8a3fc:	e9c0 2303 	strd	r2, r3, [r0, #12]
   8a400:	bd38      	pop	{r3, r4, r5, pc}
   8a402:	2221      	movs	r2, #33	; 0x21
   8a404:	2104      	movs	r1, #4
   8a406:	f000 febf 	bl	8b188 <_calloc_r>
   8a40a:	4603      	mov	r3, r0
   8a40c:	64e0      	str	r0, [r4, #76]	; 0x4c
   8a40e:	2800      	cmp	r0, #0
   8a410:	d1ed      	bne.n	8a3ee <__i2b+0xa>
   8a412:	2200      	movs	r2, #0
   8a414:	f44f 71a0 	mov.w	r1, #320	; 0x140
   8a418:	4b07      	ldr	r3, [pc, #28]	; (8a438 <__i2b+0x54>)
   8a41a:	4808      	ldr	r0, [pc, #32]	; (8a43c <__i2b+0x58>)
   8a41c:	f000 fe94 	bl	8b148 <__assert_func>
   8a420:	221c      	movs	r2, #28
   8a422:	2101      	movs	r1, #1
   8a424:	4620      	mov	r0, r4
   8a426:	f000 feaf 	bl	8b188 <_calloc_r>
   8a42a:	2800      	cmp	r0, #0
   8a42c:	d0f1      	beq.n	8a412 <__i2b+0x2e>
   8a42e:	2201      	movs	r2, #1
   8a430:	2302      	movs	r3, #2
   8a432:	e9c0 2301 	strd	r2, r3, [r0, #4]
   8a436:	e7de      	b.n	8a3f6 <__i2b+0x12>
   8a438:	0008c260 	.word	0x0008c260
   8a43c:	0008c304 	.word	0x0008c304

0008a440 <__multiply>:
   8a440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8a444:	690e      	ldr	r6, [r1, #16]
   8a446:	6915      	ldr	r5, [r2, #16]
   8a448:	4688      	mov	r8, r1
   8a44a:	42ae      	cmp	r6, r5
   8a44c:	4614      	mov	r4, r2
   8a44e:	b085      	sub	sp, #20
   8a450:	db05      	blt.n	8a45e <__multiply+0x1e>
   8a452:	462a      	mov	r2, r5
   8a454:	4623      	mov	r3, r4
   8a456:	4635      	mov	r5, r6
   8a458:	460c      	mov	r4, r1
   8a45a:	4616      	mov	r6, r2
   8a45c:	4698      	mov	r8, r3
   8a45e:	68a3      	ldr	r3, [r4, #8]
   8a460:	6861      	ldr	r1, [r4, #4]
   8a462:	19af      	adds	r7, r5, r6
   8a464:	42bb      	cmp	r3, r7
   8a466:	bfb8      	it	lt
   8a468:	3101      	addlt	r1, #1
   8a46a:	f7ff feed 	bl	8a248 <_Balloc>
   8a46e:	9001      	str	r0, [sp, #4]
   8a470:	2800      	cmp	r0, #0
   8a472:	f000 8087 	beq.w	8a584 <__multiply+0x144>
   8a476:	9b01      	ldr	r3, [sp, #4]
   8a478:	f103 0914 	add.w	r9, r3, #20
   8a47c:	eb09 0a87 	add.w	sl, r9, r7, lsl #2
   8a480:	45d1      	cmp	r9, sl
   8a482:	d205      	bcs.n	8a490 <__multiply+0x50>
   8a484:	464b      	mov	r3, r9
   8a486:	2200      	movs	r2, #0
   8a488:	f843 2b04 	str.w	r2, [r3], #4
   8a48c:	459a      	cmp	sl, r3
   8a48e:	d8fb      	bhi.n	8a488 <__multiply+0x48>
   8a490:	f108 0814 	add.w	r8, r8, #20
   8a494:	eb08 0b86 	add.w	fp, r8, r6, lsl #2
   8a498:	f104 0314 	add.w	r3, r4, #20
   8a49c:	45d8      	cmp	r8, fp
   8a49e:	461a      	mov	r2, r3
   8a4a0:	eb03 0585 	add.w	r5, r3, r5, lsl #2
   8a4a4:	d25f      	bcs.n	8a566 <__multiply+0x126>
   8a4a6:	1b2b      	subs	r3, r5, r4
   8a4a8:	3b15      	subs	r3, #21
   8a4aa:	f023 0303 	bic.w	r3, r3, #3
   8a4ae:	3304      	adds	r3, #4
   8a4b0:	3415      	adds	r4, #21
   8a4b2:	42a5      	cmp	r5, r4
   8a4b4:	bf38      	it	cc
   8a4b6:	2304      	movcc	r3, #4
   8a4b8:	e9cd a702 	strd	sl, r7, [sp, #8]
   8a4bc:	46ac      	mov	ip, r5
   8a4be:	461f      	mov	r7, r3
   8a4c0:	4692      	mov	sl, r2
   8a4c2:	e005      	b.n	8a4d0 <__multiply+0x90>
   8a4c4:	0c00      	lsrs	r0, r0, #16
   8a4c6:	d129      	bne.n	8a51c <__multiply+0xdc>
   8a4c8:	45c3      	cmp	fp, r8
   8a4ca:	f109 0904 	add.w	r9, r9, #4
   8a4ce:	d948      	bls.n	8a562 <__multiply+0x122>
   8a4d0:	f858 0b04 	ldr.w	r0, [r8], #4
   8a4d4:	b285      	uxth	r5, r0
   8a4d6:	2d00      	cmp	r5, #0
   8a4d8:	d0f4      	beq.n	8a4c4 <__multiply+0x84>
   8a4da:	4656      	mov	r6, sl
   8a4dc:	464c      	mov	r4, r9
   8a4de:	2300      	movs	r3, #0
   8a4e0:	f856 0b04 	ldr.w	r0, [r6], #4
   8a4e4:	6821      	ldr	r1, [r4, #0]
   8a4e6:	b282      	uxth	r2, r0
   8a4e8:	fa1f fe81 	uxth.w	lr, r1
   8a4ec:	fb05 ee02 	mla	lr, r5, r2, lr
   8a4f0:	0c00      	lsrs	r0, r0, #16
   8a4f2:	0c0a      	lsrs	r2, r1, #16
   8a4f4:	fb05 2200 	mla	r2, r5, r0, r2
   8a4f8:	4473      	add	r3, lr
   8a4fa:	eb02 4213 	add.w	r2, r2, r3, lsr #16
   8a4fe:	b29b      	uxth	r3, r3
   8a500:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   8a504:	45b4      	cmp	ip, r6
   8a506:	f844 3b04 	str.w	r3, [r4], #4
   8a50a:	ea4f 4312 	mov.w	r3, r2, lsr #16
   8a50e:	d8e7      	bhi.n	8a4e0 <__multiply+0xa0>
   8a510:	f849 3007 	str.w	r3, [r9, r7]
   8a514:	f858 0c04 	ldr.w	r0, [r8, #-4]
   8a518:	0c00      	lsrs	r0, r0, #16
   8a51a:	d0d5      	beq.n	8a4c8 <__multiply+0x88>
   8a51c:	f8d9 3000 	ldr.w	r3, [r9]
   8a520:	4654      	mov	r4, sl
   8a522:	4619      	mov	r1, r3
   8a524:	464d      	mov	r5, r9
   8a526:	2200      	movs	r2, #0
   8a528:	8826      	ldrh	r6, [r4, #0]
   8a52a:	0c09      	lsrs	r1, r1, #16
   8a52c:	fb00 1106 	mla	r1, r0, r6, r1
   8a530:	b29b      	uxth	r3, r3
   8a532:	440a      	add	r2, r1
   8a534:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   8a538:	f845 3b04 	str.w	r3, [r5], #4
   8a53c:	f854 6b04 	ldr.w	r6, [r4], #4
   8a540:	6829      	ldr	r1, [r5, #0]
   8a542:	0c36      	lsrs	r6, r6, #16
   8a544:	b28b      	uxth	r3, r1
   8a546:	fb00 3306 	mla	r3, r0, r6, r3
   8a54a:	45a4      	cmp	ip, r4
   8a54c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
   8a550:	ea4f 4213 	mov.w	r2, r3, lsr #16
   8a554:	d8e8      	bhi.n	8a528 <__multiply+0xe8>
   8a556:	45c3      	cmp	fp, r8
   8a558:	f849 3007 	str.w	r3, [r9, r7]
   8a55c:	f109 0904 	add.w	r9, r9, #4
   8a560:	d8b6      	bhi.n	8a4d0 <__multiply+0x90>
   8a562:	e9dd a702 	ldrd	sl, r7, [sp, #8]
   8a566:	2f00      	cmp	r7, #0
   8a568:	dc02      	bgt.n	8a570 <__multiply+0x130>
   8a56a:	e005      	b.n	8a578 <__multiply+0x138>
   8a56c:	3f01      	subs	r7, #1
   8a56e:	d003      	beq.n	8a578 <__multiply+0x138>
   8a570:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
   8a574:	2b00      	cmp	r3, #0
   8a576:	d0f9      	beq.n	8a56c <__multiply+0x12c>
   8a578:	9b01      	ldr	r3, [sp, #4]
   8a57a:	4618      	mov	r0, r3
   8a57c:	611f      	str	r7, [r3, #16]
   8a57e:	b005      	add	sp, #20
   8a580:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8a584:	4602      	mov	r2, r0
   8a586:	f240 115d 	movw	r1, #349	; 0x15d
   8a58a:	4b02      	ldr	r3, [pc, #8]	; (8a594 <__multiply+0x154>)
   8a58c:	4802      	ldr	r0, [pc, #8]	; (8a598 <__multiply+0x158>)
   8a58e:	f000 fddb 	bl	8b148 <__assert_func>
   8a592:	bf00      	nop
   8a594:	0008c260 	.word	0x0008c260
   8a598:	0008c304 	.word	0x0008c304

0008a59c <__pow5mult>:
   8a59c:	f012 0303 	ands.w	r3, r2, #3
   8a5a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8a5a4:	4614      	mov	r4, r2
   8a5a6:	4607      	mov	r7, r0
   8a5a8:	d12e      	bne.n	8a608 <__pow5mult+0x6c>
   8a5aa:	460e      	mov	r6, r1
   8a5ac:	10a4      	asrs	r4, r4, #2
   8a5ae:	d01c      	beq.n	8a5ea <__pow5mult+0x4e>
   8a5b0:	6cbd      	ldr	r5, [r7, #72]	; 0x48
   8a5b2:	b395      	cbz	r5, 8a61a <__pow5mult+0x7e>
   8a5b4:	07e3      	lsls	r3, r4, #31
   8a5b6:	f04f 0800 	mov.w	r8, #0
   8a5ba:	d406      	bmi.n	8a5ca <__pow5mult+0x2e>
   8a5bc:	1064      	asrs	r4, r4, #1
   8a5be:	d014      	beq.n	8a5ea <__pow5mult+0x4e>
   8a5c0:	6828      	ldr	r0, [r5, #0]
   8a5c2:	b1a8      	cbz	r0, 8a5f0 <__pow5mult+0x54>
   8a5c4:	4605      	mov	r5, r0
   8a5c6:	07e3      	lsls	r3, r4, #31
   8a5c8:	d5f8      	bpl.n	8a5bc <__pow5mult+0x20>
   8a5ca:	462a      	mov	r2, r5
   8a5cc:	4631      	mov	r1, r6
   8a5ce:	4638      	mov	r0, r7
   8a5d0:	f7ff ff36 	bl	8a440 <__multiply>
   8a5d4:	b1b6      	cbz	r6, 8a604 <__pow5mult+0x68>
   8a5d6:	6871      	ldr	r1, [r6, #4]
   8a5d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   8a5da:	1064      	asrs	r4, r4, #1
   8a5dc:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
   8a5e0:	6032      	str	r2, [r6, #0]
   8a5e2:	f843 6021 	str.w	r6, [r3, r1, lsl #2]
   8a5e6:	4606      	mov	r6, r0
   8a5e8:	d1ea      	bne.n	8a5c0 <__pow5mult+0x24>
   8a5ea:	4630      	mov	r0, r6
   8a5ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8a5f0:	462a      	mov	r2, r5
   8a5f2:	4629      	mov	r1, r5
   8a5f4:	4638      	mov	r0, r7
   8a5f6:	f7ff ff23 	bl	8a440 <__multiply>
   8a5fa:	6028      	str	r0, [r5, #0]
   8a5fc:	4605      	mov	r5, r0
   8a5fe:	f8c0 8000 	str.w	r8, [r0]
   8a602:	e7e0      	b.n	8a5c6 <__pow5mult+0x2a>
   8a604:	4606      	mov	r6, r0
   8a606:	e7d9      	b.n	8a5bc <__pow5mult+0x20>
   8a608:	4a0f      	ldr	r2, [pc, #60]	; (8a648 <__pow5mult+0xac>)
   8a60a:	3b01      	subs	r3, #1
   8a60c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
   8a610:	2300      	movs	r3, #0
   8a612:	f7ff fe49 	bl	8a2a8 <__multadd>
   8a616:	4606      	mov	r6, r0
   8a618:	e7c8      	b.n	8a5ac <__pow5mult+0x10>
   8a61a:	2101      	movs	r1, #1
   8a61c:	4638      	mov	r0, r7
   8a61e:	f7ff fe13 	bl	8a248 <_Balloc>
   8a622:	4605      	mov	r5, r0
   8a624:	b140      	cbz	r0, 8a638 <__pow5mult+0x9c>
   8a626:	f240 2371 	movw	r3, #625	; 0x271
   8a62a:	2201      	movs	r2, #1
   8a62c:	e9c0 2304 	strd	r2, r3, [r0, #16]
   8a630:	2300      	movs	r3, #0
   8a632:	64b8      	str	r0, [r7, #72]	; 0x48
   8a634:	6003      	str	r3, [r0, #0]
   8a636:	e7bd      	b.n	8a5b4 <__pow5mult+0x18>
   8a638:	4602      	mov	r2, r0
   8a63a:	f44f 71a0 	mov.w	r1, #320	; 0x140
   8a63e:	4b03      	ldr	r3, [pc, #12]	; (8a64c <__pow5mult+0xb0>)
   8a640:	4803      	ldr	r0, [pc, #12]	; (8a650 <__pow5mult+0xb4>)
   8a642:	f000 fd81 	bl	8b148 <__assert_func>
   8a646:	bf00      	nop
   8a648:	0008c478 	.word	0x0008c478
   8a64c:	0008c260 	.word	0x0008c260
   8a650:	0008c304 	.word	0x0008c304

0008a654 <__lshift>:
   8a654:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8a658:	460c      	mov	r4, r1
   8a65a:	6926      	ldr	r6, [r4, #16]
   8a65c:	68a3      	ldr	r3, [r4, #8]
   8a65e:	eb06 1662 	add.w	r6, r6, r2, asr #5
   8a662:	1c75      	adds	r5, r6, #1
   8a664:	429d      	cmp	r5, r3
   8a666:	4690      	mov	r8, r2
   8a668:	4607      	mov	r7, r0
   8a66a:	6849      	ldr	r1, [r1, #4]
   8a66c:	ea4f 1962 	mov.w	r9, r2, asr #5
   8a670:	dd04      	ble.n	8a67c <__lshift+0x28>
   8a672:	005b      	lsls	r3, r3, #1
   8a674:	429d      	cmp	r5, r3
   8a676:	f101 0101 	add.w	r1, r1, #1
   8a67a:	dcfa      	bgt.n	8a672 <__lshift+0x1e>
   8a67c:	4638      	mov	r0, r7
   8a67e:	f7ff fde3 	bl	8a248 <_Balloc>
   8a682:	2800      	cmp	r0, #0
   8a684:	d051      	beq.n	8a72a <__lshift+0xd6>
   8a686:	f1b9 0f00 	cmp.w	r9, #0
   8a68a:	f100 0114 	add.w	r1, r0, #20
   8a68e:	dd0f      	ble.n	8a6b0 <__lshift+0x5c>
   8a690:	460b      	mov	r3, r1
   8a692:	f04f 0c00 	mov.w	ip, #0
   8a696:	f109 0205 	add.w	r2, r9, #5
   8a69a:	ea4f 0e82 	mov.w	lr, r2, lsl #2
   8a69e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
   8a6a2:	f843 cb04 	str.w	ip, [r3], #4
   8a6a6:	4293      	cmp	r3, r2
   8a6a8:	d1fb      	bne.n	8a6a2 <__lshift+0x4e>
   8a6aa:	f1ae 0314 	sub.w	r3, lr, #20
   8a6ae:	4419      	add	r1, r3
   8a6b0:	6922      	ldr	r2, [r4, #16]
   8a6b2:	f104 0314 	add.w	r3, r4, #20
   8a6b6:	f018 081f 	ands.w	r8, r8, #31
   8a6ba:	eb03 0c82 	add.w	ip, r3, r2, lsl #2
   8a6be:	d02c      	beq.n	8a71a <__lshift+0xc6>
   8a6c0:	468e      	mov	lr, r1
   8a6c2:	f04f 0a00 	mov.w	sl, #0
   8a6c6:	f1c8 0920 	rsb	r9, r8, #32
   8a6ca:	681a      	ldr	r2, [r3, #0]
   8a6cc:	fa02 f208 	lsl.w	r2, r2, r8
   8a6d0:	ea42 020a 	orr.w	r2, r2, sl
   8a6d4:	f84e 2b04 	str.w	r2, [lr], #4
   8a6d8:	f853 2b04 	ldr.w	r2, [r3], #4
   8a6dc:	459c      	cmp	ip, r3
   8a6de:	fa22 fa09 	lsr.w	sl, r2, r9
   8a6e2:	d8f2      	bhi.n	8a6ca <__lshift+0x76>
   8a6e4:	ebac 0304 	sub.w	r3, ip, r4
   8a6e8:	3b15      	subs	r3, #21
   8a6ea:	f023 0303 	bic.w	r3, r3, #3
   8a6ee:	3304      	adds	r3, #4
   8a6f0:	f104 0215 	add.w	r2, r4, #21
   8a6f4:	4594      	cmp	ip, r2
   8a6f6:	bf38      	it	cc
   8a6f8:	2304      	movcc	r3, #4
   8a6fa:	f1ba 0f00 	cmp.w	sl, #0
   8a6fe:	bf18      	it	ne
   8a700:	462e      	movne	r6, r5
   8a702:	f841 a003 	str.w	sl, [r1, r3]
   8a706:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   8a708:	6862      	ldr	r2, [r4, #4]
   8a70a:	6106      	str	r6, [r0, #16]
   8a70c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   8a710:	6021      	str	r1, [r4, #0]
   8a712:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
   8a716:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8a71a:	3904      	subs	r1, #4
   8a71c:	f853 2b04 	ldr.w	r2, [r3], #4
   8a720:	459c      	cmp	ip, r3
   8a722:	f841 2f04 	str.w	r2, [r1, #4]!
   8a726:	d8f9      	bhi.n	8a71c <__lshift+0xc8>
   8a728:	e7ed      	b.n	8a706 <__lshift+0xb2>
   8a72a:	4602      	mov	r2, r0
   8a72c:	f240 11d9 	movw	r1, #473	; 0x1d9
   8a730:	4b01      	ldr	r3, [pc, #4]	; (8a738 <__lshift+0xe4>)
   8a732:	4802      	ldr	r0, [pc, #8]	; (8a73c <__lshift+0xe8>)
   8a734:	f000 fd08 	bl	8b148 <__assert_func>
   8a738:	0008c260 	.word	0x0008c260
   8a73c:	0008c304 	.word	0x0008c304

0008a740 <__mcmp>:
   8a740:	4684      	mov	ip, r0
   8a742:	690b      	ldr	r3, [r1, #16]
   8a744:	6900      	ldr	r0, [r0, #16]
   8a746:	1ac0      	subs	r0, r0, r3
   8a748:	d115      	bne.n	8a776 <__mcmp+0x36>
   8a74a:	f10c 0c14 	add.w	ip, ip, #20
   8a74e:	3114      	adds	r1, #20
   8a750:	eb0c 0283 	add.w	r2, ip, r3, lsl #2
   8a754:	b410      	push	{r4}
   8a756:	eb01 0383 	add.w	r3, r1, r3, lsl #2
   8a75a:	e001      	b.n	8a760 <__mcmp+0x20>
   8a75c:	4594      	cmp	ip, r2
   8a75e:	d208      	bcs.n	8a772 <__mcmp+0x32>
   8a760:	f852 4d04 	ldr.w	r4, [r2, #-4]!
   8a764:	f853 1d04 	ldr.w	r1, [r3, #-4]!
   8a768:	428c      	cmp	r4, r1
   8a76a:	d0f7      	beq.n	8a75c <__mcmp+0x1c>
   8a76c:	d204      	bcs.n	8a778 <__mcmp+0x38>
   8a76e:	f04f 30ff 	mov.w	r0, #4294967295
   8a772:	bc10      	pop	{r4}
   8a774:	4770      	bx	lr
   8a776:	4770      	bx	lr
   8a778:	2001      	movs	r0, #1
   8a77a:	bc10      	pop	{r4}
   8a77c:	4770      	bx	lr
   8a77e:	bf00      	nop

0008a780 <__mdiff>:
   8a780:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8a784:	690c      	ldr	r4, [r1, #16]
   8a786:	6913      	ldr	r3, [r2, #16]
   8a788:	4689      	mov	r9, r1
   8a78a:	1ae4      	subs	r4, r4, r3
   8a78c:	2c00      	cmp	r4, #0
   8a78e:	4617      	mov	r7, r2
   8a790:	d17d      	bne.n	8a88e <__mdiff+0x10e>
   8a792:	f101 0614 	add.w	r6, r1, #20
   8a796:	3214      	adds	r2, #20
   8a798:	eb02 0283 	add.w	r2, r2, r3, lsl #2
   8a79c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
   8a7a0:	e001      	b.n	8a7a6 <__mdiff+0x26>
   8a7a2:	429e      	cmp	r6, r3
   8a7a4:	d276      	bcs.n	8a894 <__mdiff+0x114>
   8a7a6:	f853 5d04 	ldr.w	r5, [r3, #-4]!
   8a7aa:	f852 1d04 	ldr.w	r1, [r2, #-4]!
   8a7ae:	428d      	cmp	r5, r1
   8a7b0:	d0f7      	beq.n	8a7a2 <__mdiff+0x22>
   8a7b2:	d367      	bcc.n	8a884 <__mdiff+0x104>
   8a7b4:	f8d9 1004 	ldr.w	r1, [r9, #4]
   8a7b8:	f7ff fd46 	bl	8a248 <_Balloc>
   8a7bc:	2800      	cmp	r0, #0
   8a7be:	d073      	beq.n	8a8a8 <__mdiff+0x128>
   8a7c0:	f8d9 5010 	ldr.w	r5, [r9, #16]
   8a7c4:	60c4      	str	r4, [r0, #12]
   8a7c6:	f100 0414 	add.w	r4, r0, #20
   8a7ca:	4626      	mov	r6, r4
   8a7cc:	f04f 0a00 	mov.w	sl, #0
   8a7d0:	693b      	ldr	r3, [r7, #16]
   8a7d2:	f109 0814 	add.w	r8, r9, #20
   8a7d6:	f107 0e14 	add.w	lr, r7, #20
   8a7da:	f109 0c10 	add.w	ip, r9, #16
   8a7de:	eb08 0285 	add.w	r2, r8, r5, lsl #2
   8a7e2:	eb0e 0983 	add.w	r9, lr, r3, lsl #2
   8a7e6:	f85c bf04 	ldr.w	fp, [ip, #4]!
   8a7ea:	f85e 1b04 	ldr.w	r1, [lr], #4
   8a7ee:	fa1f f38b 	uxth.w	r3, fp
   8a7f2:	4453      	add	r3, sl
   8a7f4:	fa1f fa81 	uxth.w	sl, r1
   8a7f8:	0c09      	lsrs	r1, r1, #16
   8a7fa:	eba3 030a 	sub.w	r3, r3, sl
   8a7fe:	ebc1 411b 	rsb	r1, r1, fp, lsr #16
   8a802:	eb01 4123 	add.w	r1, r1, r3, asr #16
   8a806:	b29b      	uxth	r3, r3
   8a808:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
   8a80c:	45f1      	cmp	r9, lr
   8a80e:	f846 3b04 	str.w	r3, [r6], #4
   8a812:	ea4f 4a21 	mov.w	sl, r1, asr #16
   8a816:	d8e6      	bhi.n	8a7e6 <__mdiff+0x66>
   8a818:	eba9 0107 	sub.w	r1, r9, r7
   8a81c:	3915      	subs	r1, #21
   8a81e:	3715      	adds	r7, #21
   8a820:	45b9      	cmp	r9, r7
   8a822:	f021 0603 	bic.w	r6, r1, #3
   8a826:	f106 0604 	add.w	r6, r6, #4
   8a82a:	bf38      	it	cc
   8a82c:	2604      	movcc	r6, #4
   8a82e:	f021 0103 	bic.w	r1, r1, #3
   8a832:	bf38      	it	cc
   8a834:	2100      	movcc	r1, #0
   8a836:	44b0      	add	r8, r6
   8a838:	4542      	cmp	r2, r8
   8a83a:	4426      	add	r6, r4
   8a83c:	440c      	add	r4, r1
   8a83e:	d918      	bls.n	8a872 <__mdiff+0xf2>
   8a840:	4637      	mov	r7, r6
   8a842:	4644      	mov	r4, r8
   8a844:	f854 1b04 	ldr.w	r1, [r4], #4
   8a848:	b28b      	uxth	r3, r1
   8a84a:	4453      	add	r3, sl
   8a84c:	ea4f 4a23 	mov.w	sl, r3, asr #16
   8a850:	eb0a 4111 	add.w	r1, sl, r1, lsr #16
   8a854:	b29b      	uxth	r3, r3
   8a856:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
   8a85a:	42a2      	cmp	r2, r4
   8a85c:	f847 3b04 	str.w	r3, [r7], #4
   8a860:	ea4f 4a21 	mov.w	sl, r1, asr #16
   8a864:	d8ee      	bhi.n	8a844 <__mdiff+0xc4>
   8a866:	1e54      	subs	r4, r2, #1
   8a868:	eba4 0408 	sub.w	r4, r4, r8
   8a86c:	f024 0403 	bic.w	r4, r4, #3
   8a870:	4434      	add	r4, r6
   8a872:	b923      	cbnz	r3, 8a87e <__mdiff+0xfe>
   8a874:	f854 3d04 	ldr.w	r3, [r4, #-4]!
   8a878:	3d01      	subs	r5, #1
   8a87a:	2b00      	cmp	r3, #0
   8a87c:	d0fa      	beq.n	8a874 <__mdiff+0xf4>
   8a87e:	6105      	str	r5, [r0, #16]
   8a880:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8a884:	464b      	mov	r3, r9
   8a886:	2401      	movs	r4, #1
   8a888:	46b9      	mov	r9, r7
   8a88a:	461f      	mov	r7, r3
   8a88c:	e792      	b.n	8a7b4 <__mdiff+0x34>
   8a88e:	dbf9      	blt.n	8a884 <__mdiff+0x104>
   8a890:	2400      	movs	r4, #0
   8a892:	e78f      	b.n	8a7b4 <__mdiff+0x34>
   8a894:	2100      	movs	r1, #0
   8a896:	f7ff fcd7 	bl	8a248 <_Balloc>
   8a89a:	b160      	cbz	r0, 8a8b6 <__mdiff+0x136>
   8a89c:	2201      	movs	r2, #1
   8a89e:	2300      	movs	r3, #0
   8a8a0:	e9c0 2304 	strd	r2, r3, [r0, #16]
   8a8a4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8a8a8:	4602      	mov	r2, r0
   8a8aa:	f44f 7110 	mov.w	r1, #576	; 0x240
   8a8ae:	4b05      	ldr	r3, [pc, #20]	; (8a8c4 <__mdiff+0x144>)
   8a8b0:	4805      	ldr	r0, [pc, #20]	; (8a8c8 <__mdiff+0x148>)
   8a8b2:	f000 fc49 	bl	8b148 <__assert_func>
   8a8b6:	4602      	mov	r2, r0
   8a8b8:	f240 2132 	movw	r1, #562	; 0x232
   8a8bc:	4b01      	ldr	r3, [pc, #4]	; (8a8c4 <__mdiff+0x144>)
   8a8be:	4802      	ldr	r0, [pc, #8]	; (8a8c8 <__mdiff+0x148>)
   8a8c0:	f000 fc42 	bl	8b148 <__assert_func>
   8a8c4:	0008c260 	.word	0x0008c260
   8a8c8:	0008c304 	.word	0x0008c304

0008a8cc <__d2b>:
   8a8cc:	b570      	push	{r4, r5, r6, lr}
   8a8ce:	2101      	movs	r1, #1
   8a8d0:	b082      	sub	sp, #8
   8a8d2:	4616      	mov	r6, r2
   8a8d4:	461d      	mov	r5, r3
   8a8d6:	f7ff fcb7 	bl	8a248 <_Balloc>
   8a8da:	4604      	mov	r4, r0
   8a8dc:	2800      	cmp	r0, #0
   8a8de:	d04c      	beq.n	8a97a <__d2b+0xae>
   8a8e0:	462b      	mov	r3, r5
   8a8e2:	f3c5 550a 	ubfx	r5, r5, #20, #11
   8a8e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
   8a8ea:	b10d      	cbz	r5, 8a8f0 <__d2b+0x24>
   8a8ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   8a8f0:	2e00      	cmp	r6, #0
   8a8f2:	9301      	str	r3, [sp, #4]
   8a8f4:	d022      	beq.n	8a93c <__d2b+0x70>
   8a8f6:	4668      	mov	r0, sp
   8a8f8:	9600      	str	r6, [sp, #0]
   8a8fa:	f7ff fd47 	bl	8a38c <__lo0bits>
   8a8fe:	2800      	cmp	r0, #0
   8a900:	d037      	beq.n	8a972 <__d2b+0xa6>
   8a902:	9b01      	ldr	r3, [sp, #4]
   8a904:	9900      	ldr	r1, [sp, #0]
   8a906:	f1c0 0220 	rsb	r2, r0, #32
   8a90a:	fa03 f202 	lsl.w	r2, r3, r2
   8a90e:	430a      	orrs	r2, r1
   8a910:	40c3      	lsrs	r3, r0
   8a912:	9301      	str	r3, [sp, #4]
   8a914:	6162      	str	r2, [r4, #20]
   8a916:	2b00      	cmp	r3, #0
   8a918:	bf14      	ite	ne
   8a91a:	2102      	movne	r1, #2
   8a91c:	2101      	moveq	r1, #1
   8a91e:	61a3      	str	r3, [r4, #24]
   8a920:	6121      	str	r1, [r4, #16]
   8a922:	b1b5      	cbz	r5, 8a952 <__d2b+0x86>
   8a924:	9b06      	ldr	r3, [sp, #24]
   8a926:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
   8a92a:	4405      	add	r5, r0
   8a92c:	601d      	str	r5, [r3, #0]
   8a92e:	9b07      	ldr	r3, [sp, #28]
   8a930:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
   8a934:	6018      	str	r0, [r3, #0]
   8a936:	4620      	mov	r0, r4
   8a938:	b002      	add	sp, #8
   8a93a:	bd70      	pop	{r4, r5, r6, pc}
   8a93c:	a801      	add	r0, sp, #4
   8a93e:	f7ff fd25 	bl	8a38c <__lo0bits>
   8a942:	2301      	movs	r3, #1
   8a944:	9a01      	ldr	r2, [sp, #4]
   8a946:	4619      	mov	r1, r3
   8a948:	6162      	str	r2, [r4, #20]
   8a94a:	3020      	adds	r0, #32
   8a94c:	6123      	str	r3, [r4, #16]
   8a94e:	2d00      	cmp	r5, #0
   8a950:	d1e8      	bne.n	8a924 <__d2b+0x58>
   8a952:	eb04 0281 	add.w	r2, r4, r1, lsl #2
   8a956:	f2a0 4332 	subw	r3, r0, #1074	; 0x432
   8a95a:	6910      	ldr	r0, [r2, #16]
   8a95c:	9a06      	ldr	r2, [sp, #24]
   8a95e:	6013      	str	r3, [r2, #0]
   8a960:	f7ff fcf4 	bl	8a34c <__hi0bits>
   8a964:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
   8a968:	4620      	mov	r0, r4
   8a96a:	9b07      	ldr	r3, [sp, #28]
   8a96c:	6019      	str	r1, [r3, #0]
   8a96e:	b002      	add	sp, #8
   8a970:	bd70      	pop	{r4, r5, r6, pc}
   8a972:	e9dd 2300 	ldrd	r2, r3, [sp]
   8a976:	6162      	str	r2, [r4, #20]
   8a978:	e7cd      	b.n	8a916 <__d2b+0x4a>
   8a97a:	4602      	mov	r2, r0
   8a97c:	f240 310a 	movw	r1, #778	; 0x30a
   8a980:	4b01      	ldr	r3, [pc, #4]	; (8a988 <__d2b+0xbc>)
   8a982:	4802      	ldr	r0, [pc, #8]	; (8a98c <__d2b+0xc0>)
   8a984:	f000 fbe0 	bl	8b148 <__assert_func>
   8a988:	0008c260 	.word	0x0008c260
   8a98c:	0008c304 	.word	0x0008c304

0008a990 <_realloc_r>:
   8a990:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8a994:	4616      	mov	r6, r2
   8a996:	2900      	cmp	r1, #0
   8a998:	f000 8098 	beq.w	8aacc <_realloc_r+0x13c>
   8a99c:	f106 050b 	add.w	r5, r6, #11
   8a9a0:	4680      	mov	r8, r0
   8a9a2:	460c      	mov	r4, r1
   8a9a4:	f7ff fc44 	bl	8a230 <__malloc_lock>
   8a9a8:	2d16      	cmp	r5, #22
   8a9aa:	d85d      	bhi.n	8aa68 <_realloc_r+0xd8>
   8a9ac:	2510      	movs	r5, #16
   8a9ae:	462a      	mov	r2, r5
   8a9b0:	42ae      	cmp	r6, r5
   8a9b2:	d85e      	bhi.n	8aa72 <_realloc_r+0xe2>
   8a9b4:	f854 1c04 	ldr.w	r1, [r4, #-4]
   8a9b8:	f1a4 0908 	sub.w	r9, r4, #8
   8a9bc:	f021 0703 	bic.w	r7, r1, #3
   8a9c0:	4297      	cmp	r7, r2
   8a9c2:	da62      	bge.n	8aa8a <_realloc_r+0xfa>
   8a9c4:	4bbc      	ldr	r3, [pc, #752]	; (8acb8 <_realloc_r+0x328>)
   8a9c6:	eb09 0007 	add.w	r0, r9, r7
   8a9ca:	f8d3 c008 	ldr.w	ip, [r3, #8]
   8a9ce:	4584      	cmp	ip, r0
   8a9d0:	f000 8097 	beq.w	8ab02 <_realloc_r+0x172>
   8a9d4:	f8d0 c004 	ldr.w	ip, [r0, #4]
   8a9d8:	f02c 0301 	bic.w	r3, ip, #1
   8a9dc:	4403      	add	r3, r0
   8a9de:	685b      	ldr	r3, [r3, #4]
   8a9e0:	07db      	lsls	r3, r3, #31
   8a9e2:	d468      	bmi.n	8aab6 <_realloc_r+0x126>
   8a9e4:	f02c 0c03 	bic.w	ip, ip, #3
   8a9e8:	eb07 030c 	add.w	r3, r7, ip
   8a9ec:	4293      	cmp	r3, r2
   8a9ee:	da47      	bge.n	8aa80 <_realloc_r+0xf0>
   8a9f0:	07cb      	lsls	r3, r1, #31
   8a9f2:	d410      	bmi.n	8aa16 <_realloc_r+0x86>
   8a9f4:	f854 3c08 	ldr.w	r3, [r4, #-8]
   8a9f8:	eba9 0a03 	sub.w	sl, r9, r3
   8a9fc:	f8da 3004 	ldr.w	r3, [sl, #4]
   8aa00:	f023 0103 	bic.w	r1, r3, #3
   8aa04:	448c      	add	ip, r1
   8aa06:	44bc      	add	ip, r7
   8aa08:	4594      	cmp	ip, r2
   8aa0a:	f280 8111 	bge.w	8ac30 <_realloc_r+0x2a0>
   8aa0e:	187b      	adds	r3, r7, r1
   8aa10:	4293      	cmp	r3, r2
   8aa12:	f280 80e8 	bge.w	8abe6 <_realloc_r+0x256>
   8aa16:	4631      	mov	r1, r6
   8aa18:	4640      	mov	r0, r8
   8aa1a:	f7ff f883 	bl	89b24 <_malloc_r>
   8aa1e:	4606      	mov	r6, r0
   8aa20:	b1e0      	cbz	r0, 8aa5c <_realloc_r+0xcc>
   8aa22:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8aa26:	f1a0 0208 	sub.w	r2, r0, #8
   8aa2a:	f023 0301 	bic.w	r3, r3, #1
   8aa2e:	444b      	add	r3, r9
   8aa30:	4293      	cmp	r3, r2
   8aa32:	f000 80d2 	beq.w	8abda <_realloc_r+0x24a>
   8aa36:	1f3a      	subs	r2, r7, #4
   8aa38:	2a24      	cmp	r2, #36	; 0x24
   8aa3a:	f200 80f5 	bhi.w	8ac28 <_realloc_r+0x298>
   8aa3e:	2a13      	cmp	r2, #19
   8aa40:	f200 80ac 	bhi.w	8ab9c <_realloc_r+0x20c>
   8aa44:	4603      	mov	r3, r0
   8aa46:	4622      	mov	r2, r4
   8aa48:	6811      	ldr	r1, [r2, #0]
   8aa4a:	6019      	str	r1, [r3, #0]
   8aa4c:	6851      	ldr	r1, [r2, #4]
   8aa4e:	6059      	str	r1, [r3, #4]
   8aa50:	6892      	ldr	r2, [r2, #8]
   8aa52:	609a      	str	r2, [r3, #8]
   8aa54:	4621      	mov	r1, r4
   8aa56:	4640      	mov	r0, r8
   8aa58:	f7fe fd0e 	bl	89478 <_free_r>
   8aa5c:	4640      	mov	r0, r8
   8aa5e:	f7ff fbed 	bl	8a23c <__malloc_unlock>
   8aa62:	4630      	mov	r0, r6
   8aa64:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8aa68:	f025 0507 	bic.w	r5, r5, #7
   8aa6c:	2d00      	cmp	r5, #0
   8aa6e:	462a      	mov	r2, r5
   8aa70:	da9e      	bge.n	8a9b0 <_realloc_r+0x20>
   8aa72:	230c      	movs	r3, #12
   8aa74:	2600      	movs	r6, #0
   8aa76:	f8c8 3000 	str.w	r3, [r8]
   8aa7a:	4630      	mov	r0, r6
   8aa7c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8aa80:	461f      	mov	r7, r3
   8aa82:	e9d0 2302 	ldrd	r2, r3, [r0, #8]
   8aa86:	60d3      	str	r3, [r2, #12]
   8aa88:	609a      	str	r2, [r3, #8]
   8aa8a:	1b7b      	subs	r3, r7, r5
   8aa8c:	2b0f      	cmp	r3, #15
   8aa8e:	d822      	bhi.n	8aad6 <_realloc_r+0x146>
   8aa90:	f8d9 3004 	ldr.w	r3, [r9, #4]
   8aa94:	f003 0301 	and.w	r3, r3, #1
   8aa98:	433b      	orrs	r3, r7
   8aa9a:	f8c9 3004 	str.w	r3, [r9, #4]
   8aa9e:	444f      	add	r7, r9
   8aaa0:	687b      	ldr	r3, [r7, #4]
   8aaa2:	f043 0301 	orr.w	r3, r3, #1
   8aaa6:	607b      	str	r3, [r7, #4]
   8aaa8:	4626      	mov	r6, r4
   8aaaa:	4640      	mov	r0, r8
   8aaac:	f7ff fbc6 	bl	8a23c <__malloc_unlock>
   8aab0:	4630      	mov	r0, r6
   8aab2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8aab6:	07c9      	lsls	r1, r1, #31
   8aab8:	d4ad      	bmi.n	8aa16 <_realloc_r+0x86>
   8aaba:	f854 3c08 	ldr.w	r3, [r4, #-8]
   8aabe:	eba9 0a03 	sub.w	sl, r9, r3
   8aac2:	f8da 1004 	ldr.w	r1, [sl, #4]
   8aac6:	f021 0103 	bic.w	r1, r1, #3
   8aaca:	e7a0      	b.n	8aa0e <_realloc_r+0x7e>
   8aacc:	4611      	mov	r1, r2
   8aace:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8aad2:	f7ff b827 	b.w	89b24 <_malloc_r>
   8aad6:	f8d9 1004 	ldr.w	r1, [r9, #4]
   8aada:	f043 0301 	orr.w	r3, r3, #1
   8aade:	f001 0101 	and.w	r1, r1, #1
   8aae2:	4329      	orrs	r1, r5
   8aae4:	f8c9 1004 	str.w	r1, [r9, #4]
   8aae8:	eb09 0105 	add.w	r1, r9, r5
   8aaec:	604b      	str	r3, [r1, #4]
   8aaee:	444f      	add	r7, r9
   8aaf0:	687b      	ldr	r3, [r7, #4]
   8aaf2:	4640      	mov	r0, r8
   8aaf4:	f043 0301 	orr.w	r3, r3, #1
   8aaf8:	3108      	adds	r1, #8
   8aafa:	607b      	str	r3, [r7, #4]
   8aafc:	f7fe fcbc 	bl	89478 <_free_r>
   8ab00:	e7d2      	b.n	8aaa8 <_realloc_r+0x118>
   8ab02:	f8dc 0004 	ldr.w	r0, [ip, #4]
   8ab06:	f020 0b03 	bic.w	fp, r0, #3
   8ab0a:	eb07 0c0b 	add.w	ip, r7, fp
   8ab0e:	f105 0010 	add.w	r0, r5, #16
   8ab12:	4584      	cmp	ip, r0
   8ab14:	da4d      	bge.n	8abb2 <_realloc_r+0x222>
   8ab16:	07c9      	lsls	r1, r1, #31
   8ab18:	f53f af7d 	bmi.w	8aa16 <_realloc_r+0x86>
   8ab1c:	f854 1c08 	ldr.w	r1, [r4, #-8]
   8ab20:	eba9 0a01 	sub.w	sl, r9, r1
   8ab24:	f8da 1004 	ldr.w	r1, [sl, #4]
   8ab28:	f021 0103 	bic.w	r1, r1, #3
   8ab2c:	448b      	add	fp, r1
   8ab2e:	44bb      	add	fp, r7
   8ab30:	4558      	cmp	r0, fp
   8ab32:	f73f af6c 	bgt.w	8aa0e <_realloc_r+0x7e>
   8ab36:	4656      	mov	r6, sl
   8ab38:	f8da 100c 	ldr.w	r1, [sl, #12]
   8ab3c:	f856 0f08 	ldr.w	r0, [r6, #8]!
   8ab40:	1f3a      	subs	r2, r7, #4
   8ab42:	2a24      	cmp	r2, #36	; 0x24
   8ab44:	60c1      	str	r1, [r0, #12]
   8ab46:	6088      	str	r0, [r1, #8]
   8ab48:	f200 80db 	bhi.w	8ad02 <_realloc_r+0x372>
   8ab4c:	2a13      	cmp	r2, #19
   8ab4e:	f240 80d6 	bls.w	8acfe <_realloc_r+0x36e>
   8ab52:	6821      	ldr	r1, [r4, #0]
   8ab54:	2a1b      	cmp	r2, #27
   8ab56:	f8ca 1008 	str.w	r1, [sl, #8]
   8ab5a:	6861      	ldr	r1, [r4, #4]
   8ab5c:	f8ca 100c 	str.w	r1, [sl, #12]
   8ab60:	f200 80e0 	bhi.w	8ad24 <_realloc_r+0x394>
   8ab64:	3408      	adds	r4, #8
   8ab66:	f10a 0210 	add.w	r2, sl, #16
   8ab6a:	6821      	ldr	r1, [r4, #0]
   8ab6c:	6011      	str	r1, [r2, #0]
   8ab6e:	6861      	ldr	r1, [r4, #4]
   8ab70:	6051      	str	r1, [r2, #4]
   8ab72:	68a1      	ldr	r1, [r4, #8]
   8ab74:	6091      	str	r1, [r2, #8]
   8ab76:	ebab 0205 	sub.w	r2, fp, r5
   8ab7a:	eb0a 0105 	add.w	r1, sl, r5
   8ab7e:	f042 0201 	orr.w	r2, r2, #1
   8ab82:	6099      	str	r1, [r3, #8]
   8ab84:	604a      	str	r2, [r1, #4]
   8ab86:	f8da 3004 	ldr.w	r3, [sl, #4]
   8ab8a:	4640      	mov	r0, r8
   8ab8c:	f003 0301 	and.w	r3, r3, #1
   8ab90:	431d      	orrs	r5, r3
   8ab92:	f8ca 5004 	str.w	r5, [sl, #4]
   8ab96:	f7ff fb51 	bl	8a23c <__malloc_unlock>
   8ab9a:	e76e      	b.n	8aa7a <_realloc_r+0xea>
   8ab9c:	6823      	ldr	r3, [r4, #0]
   8ab9e:	2a1b      	cmp	r2, #27
   8aba0:	6003      	str	r3, [r0, #0]
   8aba2:	6863      	ldr	r3, [r4, #4]
   8aba4:	6043      	str	r3, [r0, #4]
   8aba6:	d868      	bhi.n	8ac7a <_realloc_r+0x2ea>
   8aba8:	f104 0208 	add.w	r2, r4, #8
   8abac:	f100 0308 	add.w	r3, r0, #8
   8abb0:	e74a      	b.n	8aa48 <_realloc_r+0xb8>
   8abb2:	eb09 0205 	add.w	r2, r9, r5
   8abb6:	ebac 0c05 	sub.w	ip, ip, r5
   8abba:	609a      	str	r2, [r3, #8]
   8abbc:	f04c 0301 	orr.w	r3, ip, #1
   8abc0:	6053      	str	r3, [r2, #4]
   8abc2:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8abc6:	4640      	mov	r0, r8
   8abc8:	f003 0301 	and.w	r3, r3, #1
   8abcc:	431d      	orrs	r5, r3
   8abce:	f844 5c04 	str.w	r5, [r4, #-4]
   8abd2:	f7ff fb33 	bl	8a23c <__malloc_unlock>
   8abd6:	4626      	mov	r6, r4
   8abd8:	e74f      	b.n	8aa7a <_realloc_r+0xea>
   8abda:	f850 3c04 	ldr.w	r3, [r0, #-4]
   8abde:	f023 0303 	bic.w	r3, r3, #3
   8abe2:	441f      	add	r7, r3
   8abe4:	e751      	b.n	8aa8a <_realloc_r+0xfa>
   8abe6:	4656      	mov	r6, sl
   8abe8:	f8da 100c 	ldr.w	r1, [sl, #12]
   8abec:	f856 0f08 	ldr.w	r0, [r6, #8]!
   8abf0:	1f3a      	subs	r2, r7, #4
   8abf2:	2a24      	cmp	r2, #36	; 0x24
   8abf4:	60c1      	str	r1, [r0, #12]
   8abf6:	6088      	str	r0, [r1, #8]
   8abf8:	d84c      	bhi.n	8ac94 <_realloc_r+0x304>
   8abfa:	2a13      	cmp	r2, #19
   8abfc:	d948      	bls.n	8ac90 <_realloc_r+0x300>
   8abfe:	6821      	ldr	r1, [r4, #0]
   8ac00:	2a1b      	cmp	r2, #27
   8ac02:	f8ca 1008 	str.w	r1, [sl, #8]
   8ac06:	6861      	ldr	r1, [r4, #4]
   8ac08:	f8ca 100c 	str.w	r1, [sl, #12]
   8ac0c:	d856      	bhi.n	8acbc <_realloc_r+0x32c>
   8ac0e:	3408      	adds	r4, #8
   8ac10:	f10a 0210 	add.w	r2, sl, #16
   8ac14:	461f      	mov	r7, r3
   8ac16:	6823      	ldr	r3, [r4, #0]
   8ac18:	46d1      	mov	r9, sl
   8ac1a:	6013      	str	r3, [r2, #0]
   8ac1c:	6863      	ldr	r3, [r4, #4]
   8ac1e:	6053      	str	r3, [r2, #4]
   8ac20:	68a3      	ldr	r3, [r4, #8]
   8ac22:	4634      	mov	r4, r6
   8ac24:	6093      	str	r3, [r2, #8]
   8ac26:	e730      	b.n	8aa8a <_realloc_r+0xfa>
   8ac28:	4621      	mov	r1, r4
   8ac2a:	f7ff fa85 	bl	8a138 <memmove>
   8ac2e:	e711      	b.n	8aa54 <_realloc_r+0xc4>
   8ac30:	4656      	mov	r6, sl
   8ac32:	e9d0 1302 	ldrd	r1, r3, [r0, #8]
   8ac36:	60cb      	str	r3, [r1, #12]
   8ac38:	6099      	str	r1, [r3, #8]
   8ac3a:	f856 1f08 	ldr.w	r1, [r6, #8]!
   8ac3e:	f8da 300c 	ldr.w	r3, [sl, #12]
   8ac42:	1f3a      	subs	r2, r7, #4
   8ac44:	2a24      	cmp	r2, #36	; 0x24
   8ac46:	60cb      	str	r3, [r1, #12]
   8ac48:	6099      	str	r1, [r3, #8]
   8ac4a:	d82d      	bhi.n	8aca8 <_realloc_r+0x318>
   8ac4c:	2a13      	cmp	r2, #19
   8ac4e:	d929      	bls.n	8aca4 <_realloc_r+0x314>
   8ac50:	6823      	ldr	r3, [r4, #0]
   8ac52:	2a1b      	cmp	r2, #27
   8ac54:	f8ca 3008 	str.w	r3, [sl, #8]
   8ac58:	6863      	ldr	r3, [r4, #4]
   8ac5a:	f8ca 300c 	str.w	r3, [sl, #12]
   8ac5e:	d842      	bhi.n	8ace6 <_realloc_r+0x356>
   8ac60:	3408      	adds	r4, #8
   8ac62:	f10a 0310 	add.w	r3, sl, #16
   8ac66:	6822      	ldr	r2, [r4, #0]
   8ac68:	4667      	mov	r7, ip
   8ac6a:	601a      	str	r2, [r3, #0]
   8ac6c:	6862      	ldr	r2, [r4, #4]
   8ac6e:	46d1      	mov	r9, sl
   8ac70:	605a      	str	r2, [r3, #4]
   8ac72:	68a2      	ldr	r2, [r4, #8]
   8ac74:	4634      	mov	r4, r6
   8ac76:	609a      	str	r2, [r3, #8]
   8ac78:	e707      	b.n	8aa8a <_realloc_r+0xfa>
   8ac7a:	68a3      	ldr	r3, [r4, #8]
   8ac7c:	2a24      	cmp	r2, #36	; 0x24
   8ac7e:	6083      	str	r3, [r0, #8]
   8ac80:	68e3      	ldr	r3, [r4, #12]
   8ac82:	60c3      	str	r3, [r0, #12]
   8ac84:	d026      	beq.n	8acd4 <_realloc_r+0x344>
   8ac86:	f104 0210 	add.w	r2, r4, #16
   8ac8a:	f100 0310 	add.w	r3, r0, #16
   8ac8e:	e6db      	b.n	8aa48 <_realloc_r+0xb8>
   8ac90:	4632      	mov	r2, r6
   8ac92:	e7bf      	b.n	8ac14 <_realloc_r+0x284>
   8ac94:	4621      	mov	r1, r4
   8ac96:	4630      	mov	r0, r6
   8ac98:	461f      	mov	r7, r3
   8ac9a:	46d1      	mov	r9, sl
   8ac9c:	f7ff fa4c 	bl	8a138 <memmove>
   8aca0:	4634      	mov	r4, r6
   8aca2:	e6f2      	b.n	8aa8a <_realloc_r+0xfa>
   8aca4:	4633      	mov	r3, r6
   8aca6:	e7de      	b.n	8ac66 <_realloc_r+0x2d6>
   8aca8:	4621      	mov	r1, r4
   8acaa:	4630      	mov	r0, r6
   8acac:	4667      	mov	r7, ip
   8acae:	46d1      	mov	r9, sl
   8acb0:	f7ff fa42 	bl	8a138 <memmove>
   8acb4:	4634      	mov	r4, r6
   8acb6:	e6e8      	b.n	8aa8a <_realloc_r+0xfa>
   8acb8:	20000988 	.word	0x20000988
   8acbc:	68a1      	ldr	r1, [r4, #8]
   8acbe:	2a24      	cmp	r2, #36	; 0x24
   8acc0:	f8ca 1010 	str.w	r1, [sl, #16]
   8acc4:	68e1      	ldr	r1, [r4, #12]
   8acc6:	f8ca 1014 	str.w	r1, [sl, #20]
   8acca:	d020      	beq.n	8ad0e <_realloc_r+0x37e>
   8accc:	3410      	adds	r4, #16
   8acce:	f10a 0218 	add.w	r2, sl, #24
   8acd2:	e79f      	b.n	8ac14 <_realloc_r+0x284>
   8acd4:	6923      	ldr	r3, [r4, #16]
   8acd6:	f104 0218 	add.w	r2, r4, #24
   8acda:	6103      	str	r3, [r0, #16]
   8acdc:	6963      	ldr	r3, [r4, #20]
   8acde:	6143      	str	r3, [r0, #20]
   8ace0:	f100 0318 	add.w	r3, r0, #24
   8ace4:	e6b0      	b.n	8aa48 <_realloc_r+0xb8>
   8ace6:	68a3      	ldr	r3, [r4, #8]
   8ace8:	2a24      	cmp	r2, #36	; 0x24
   8acea:	f8ca 3010 	str.w	r3, [sl, #16]
   8acee:	68e3      	ldr	r3, [r4, #12]
   8acf0:	f8ca 3014 	str.w	r3, [sl, #20]
   8acf4:	d022      	beq.n	8ad3c <_realloc_r+0x3ac>
   8acf6:	3410      	adds	r4, #16
   8acf8:	f10a 0318 	add.w	r3, sl, #24
   8acfc:	e7b3      	b.n	8ac66 <_realloc_r+0x2d6>
   8acfe:	4632      	mov	r2, r6
   8ad00:	e733      	b.n	8ab6a <_realloc_r+0x1da>
   8ad02:	4621      	mov	r1, r4
   8ad04:	4630      	mov	r0, r6
   8ad06:	f7ff fa17 	bl	8a138 <memmove>
   8ad0a:	4b17      	ldr	r3, [pc, #92]	; (8ad68 <_realloc_r+0x3d8>)
   8ad0c:	e733      	b.n	8ab76 <_realloc_r+0x1e6>
   8ad0e:	6922      	ldr	r2, [r4, #16]
   8ad10:	3418      	adds	r4, #24
   8ad12:	f8ca 2018 	str.w	r2, [sl, #24]
   8ad16:	f854 2c04 	ldr.w	r2, [r4, #-4]
   8ad1a:	f8ca 201c 	str.w	r2, [sl, #28]
   8ad1e:	f10a 0220 	add.w	r2, sl, #32
   8ad22:	e777      	b.n	8ac14 <_realloc_r+0x284>
   8ad24:	68a1      	ldr	r1, [r4, #8]
   8ad26:	2a24      	cmp	r2, #36	; 0x24
   8ad28:	f8ca 1010 	str.w	r1, [sl, #16]
   8ad2c:	68e1      	ldr	r1, [r4, #12]
   8ad2e:	f8ca 1014 	str.w	r1, [sl, #20]
   8ad32:	d00e      	beq.n	8ad52 <_realloc_r+0x3c2>
   8ad34:	3410      	adds	r4, #16
   8ad36:	f10a 0218 	add.w	r2, sl, #24
   8ad3a:	e716      	b.n	8ab6a <_realloc_r+0x1da>
   8ad3c:	6923      	ldr	r3, [r4, #16]
   8ad3e:	3418      	adds	r4, #24
   8ad40:	f8ca 3018 	str.w	r3, [sl, #24]
   8ad44:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8ad48:	f8ca 301c 	str.w	r3, [sl, #28]
   8ad4c:	f10a 0320 	add.w	r3, sl, #32
   8ad50:	e789      	b.n	8ac66 <_realloc_r+0x2d6>
   8ad52:	6922      	ldr	r2, [r4, #16]
   8ad54:	3418      	adds	r4, #24
   8ad56:	f8ca 2018 	str.w	r2, [sl, #24]
   8ad5a:	f854 2c04 	ldr.w	r2, [r4, #-4]
   8ad5e:	f8ca 201c 	str.w	r2, [sl, #28]
   8ad62:	f10a 0220 	add.w	r2, sl, #32
   8ad66:	e700      	b.n	8ab6a <_realloc_r+0x1da>
   8ad68:	20000988 	.word	0x20000988

0008ad6c <frexp>:
   8ad6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8ad6e:	2700      	movs	r7, #0
   8ad70:	f8df c05c 	ldr.w	ip, [pc, #92]	; 8add0 <frexp+0x64>
   8ad74:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   8ad78:	4563      	cmp	r3, ip
   8ad7a:	4604      	mov	r4, r0
   8ad7c:	460d      	mov	r5, r1
   8ad7e:	6017      	str	r7, [r2, #0]
   8ad80:	dc23      	bgt.n	8adca <frexp+0x5e>
   8ad82:	4684      	mov	ip, r0
   8ad84:	ea53 0c0c 	orrs.w	ip, r3, ip
   8ad88:	d01f      	beq.n	8adca <frexp+0x5e>
   8ad8a:	f8df c048 	ldr.w	ip, [pc, #72]	; 8add4 <frexp+0x68>
   8ad8e:	4616      	mov	r6, r2
   8ad90:	ea01 0c0c 	and.w	ip, r1, ip
   8ad94:	460a      	mov	r2, r1
   8ad96:	f1bc 0f00 	cmp.w	ip, #0
   8ad9a:	d109      	bne.n	8adb0 <frexp+0x44>
   8ad9c:	2200      	movs	r2, #0
   8ad9e:	4b0e      	ldr	r3, [pc, #56]	; (8add8 <frexp+0x6c>)
   8ada0:	f000 fd1a 	bl	8b7d8 <__aeabi_dmul>
   8ada4:	f06f 0735 	mvn.w	r7, #53	; 0x35
   8ada8:	4604      	mov	r4, r0
   8adaa:	460a      	mov	r2, r1
   8adac:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   8adb0:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
   8adb4:	151b      	asrs	r3, r3, #20
   8adb6:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
   8adba:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
   8adbe:	443b      	add	r3, r7
   8adc0:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
   8adc4:	6033      	str	r3, [r6, #0]
   8adc6:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
   8adca:	4620      	mov	r0, r4
   8adcc:	4629      	mov	r1, r5
   8adce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8add0:	7fefffff 	.word	0x7fefffff
   8add4:	7ff00000 	.word	0x7ff00000
   8add8:	43500000 	.word	0x43500000

0008addc <_sbrk_r>:
   8addc:	2200      	movs	r2, #0
   8adde:	b538      	push	{r3, r4, r5, lr}
   8ade0:	4d06      	ldr	r5, [pc, #24]	; (8adfc <_sbrk_r+0x20>)
   8ade2:	4604      	mov	r4, r0
   8ade4:	4608      	mov	r0, r1
   8ade6:	602a      	str	r2, [r5, #0]
   8ade8:	f7f9 ffec 	bl	84dc4 <_sbrk>
   8adec:	1c43      	adds	r3, r0, #1
   8adee:	d000      	beq.n	8adf2 <_sbrk_r+0x16>
   8adf0:	bd38      	pop	{r3, r4, r5, pc}
   8adf2:	682b      	ldr	r3, [r5, #0]
   8adf4:	2b00      	cmp	r3, #0
   8adf6:	d0fb      	beq.n	8adf0 <_sbrk_r+0x14>
   8adf8:	6023      	str	r3, [r4, #0]
   8adfa:	bd38      	pop	{r3, r4, r5, pc}
   8adfc:	200019a8 	.word	0x200019a8

0008ae00 <__sread>:
   8ae00:	b510      	push	{r4, lr}
   8ae02:	460c      	mov	r4, r1
   8ae04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8ae08:	f000 fac8 	bl	8b39c <_read_r>
   8ae0c:	2800      	cmp	r0, #0
   8ae0e:	db03      	blt.n	8ae18 <__sread+0x18>
   8ae10:	6d23      	ldr	r3, [r4, #80]	; 0x50
   8ae12:	4403      	add	r3, r0
   8ae14:	6523      	str	r3, [r4, #80]	; 0x50
   8ae16:	bd10      	pop	{r4, pc}
   8ae18:	89a3      	ldrh	r3, [r4, #12]
   8ae1a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   8ae1e:	81a3      	strh	r3, [r4, #12]
   8ae20:	bd10      	pop	{r4, pc}
   8ae22:	bf00      	nop

0008ae24 <__swrite>:
   8ae24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8ae28:	460c      	mov	r4, r1
   8ae2a:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
   8ae2e:	461f      	mov	r7, r3
   8ae30:	05cb      	lsls	r3, r1, #23
   8ae32:	4605      	mov	r5, r0
   8ae34:	4616      	mov	r6, r2
   8ae36:	d40b      	bmi.n	8ae50 <__swrite+0x2c>
   8ae38:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   8ae3c:	81a1      	strh	r1, [r4, #12]
   8ae3e:	463b      	mov	r3, r7
   8ae40:	4632      	mov	r2, r6
   8ae42:	4628      	mov	r0, r5
   8ae44:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8ae48:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8ae4c:	f000 b920 	b.w	8b090 <_write_r>
   8ae50:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8ae54:	2302      	movs	r3, #2
   8ae56:	2200      	movs	r2, #0
   8ae58:	f000 fa8a 	bl	8b370 <_lseek_r>
   8ae5c:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
   8ae60:	e7ea      	b.n	8ae38 <__swrite+0x14>
   8ae62:	bf00      	nop

0008ae64 <__sseek>:
   8ae64:	b510      	push	{r4, lr}
   8ae66:	460c      	mov	r4, r1
   8ae68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8ae6c:	f000 fa80 	bl	8b370 <_lseek_r>
   8ae70:	89a3      	ldrh	r3, [r4, #12]
   8ae72:	1c42      	adds	r2, r0, #1
   8ae74:	bf0e      	itee	eq
   8ae76:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   8ae7a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   8ae7e:	6520      	strne	r0, [r4, #80]	; 0x50
   8ae80:	81a3      	strh	r3, [r4, #12]
   8ae82:	bd10      	pop	{r4, pc}

0008ae84 <__sclose>:
   8ae84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8ae88:	f000 b9ba 	b.w	8b200 <_close_r>

0008ae8c <__ssprint_r>:
   8ae8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8ae90:	6893      	ldr	r3, [r2, #8]
   8ae92:	4691      	mov	r9, r2
   8ae94:	b083      	sub	sp, #12
   8ae96:	2b00      	cmp	r3, #0
   8ae98:	d06e      	beq.n	8af78 <__ssprint_r+0xec>
   8ae9a:	6817      	ldr	r7, [r2, #0]
   8ae9c:	4680      	mov	r8, r0
   8ae9e:	460c      	mov	r4, r1
   8aea0:	6808      	ldr	r0, [r1, #0]
   8aea2:	688d      	ldr	r5, [r1, #8]
   8aea4:	3708      	adds	r7, #8
   8aea6:	e044      	b.n	8af32 <__ssprint_r+0xa6>
   8aea8:	f8b4 c00c 	ldrh.w	ip, [r4, #12]
   8aeac:	f41c 6f90 	tst.w	ip, #1152	; 0x480
   8aeb0:	d02e      	beq.n	8af10 <__ssprint_r+0x84>
   8aeb2:	e9d4 1304 	ldrd	r1, r3, [r4, #16]
   8aeb6:	1a45      	subs	r5, r0, r1
   8aeb8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   8aebc:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
   8aec0:	19aa      	adds	r2, r5, r6
   8aec2:	ea4f 0a63 	mov.w	sl, r3, asr #1
   8aec6:	1c53      	adds	r3, r2, #1
   8aec8:	4553      	cmp	r3, sl
   8aeca:	4652      	mov	r2, sl
   8aecc:	bf84      	itt	hi
   8aece:	469a      	movhi	sl, r3
   8aed0:	4652      	movhi	r2, sl
   8aed2:	f41c 6f80 	tst.w	ip, #1024	; 0x400
   8aed6:	d036      	beq.n	8af46 <__ssprint_r+0xba>
   8aed8:	4611      	mov	r1, r2
   8aeda:	4640      	mov	r0, r8
   8aedc:	f7fe fe22 	bl	89b24 <_malloc_r>
   8aee0:	2800      	cmp	r0, #0
   8aee2:	d03a      	beq.n	8af5a <__ssprint_r+0xce>
   8aee4:	462a      	mov	r2, r5
   8aee6:	6921      	ldr	r1, [r4, #16]
   8aee8:	9001      	str	r0, [sp, #4]
   8aeea:	f7fa f945 	bl	85178 <memcpy>
   8aeee:	89a2      	ldrh	r2, [r4, #12]
   8aef0:	9b01      	ldr	r3, [sp, #4]
   8aef2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   8aef6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   8aefa:	81a2      	strh	r2, [r4, #12]
   8aefc:	1958      	adds	r0, r3, r5
   8aefe:	ebaa 0505 	sub.w	r5, sl, r5
   8af02:	60a5      	str	r5, [r4, #8]
   8af04:	f8c4 a014 	str.w	sl, [r4, #20]
   8af08:	4635      	mov	r5, r6
   8af0a:	46b2      	mov	sl, r6
   8af0c:	6123      	str	r3, [r4, #16]
   8af0e:	6020      	str	r0, [r4, #0]
   8af10:	4659      	mov	r1, fp
   8af12:	4652      	mov	r2, sl
   8af14:	f7ff f910 	bl	8a138 <memmove>
   8af18:	f8d9 3008 	ldr.w	r3, [r9, #8]
   8af1c:	68a1      	ldr	r1, [r4, #8]
   8af1e:	6820      	ldr	r0, [r4, #0]
   8af20:	1b4d      	subs	r5, r1, r5
   8af22:	4450      	add	r0, sl
   8af24:	1b9e      	subs	r6, r3, r6
   8af26:	60a5      	str	r5, [r4, #8]
   8af28:	6020      	str	r0, [r4, #0]
   8af2a:	f8c9 6008 	str.w	r6, [r9, #8]
   8af2e:	b31e      	cbz	r6, 8af78 <__ssprint_r+0xec>
   8af30:	3708      	adds	r7, #8
   8af32:	e957 b602 	ldrd	fp, r6, [r7, #-8]
   8af36:	2e00      	cmp	r6, #0
   8af38:	d0fa      	beq.n	8af30 <__ssprint_r+0xa4>
   8af3a:	42b5      	cmp	r5, r6
   8af3c:	46aa      	mov	sl, r5
   8af3e:	d9b3      	bls.n	8aea8 <__ssprint_r+0x1c>
   8af40:	4635      	mov	r5, r6
   8af42:	46b2      	mov	sl, r6
   8af44:	e7e4      	b.n	8af10 <__ssprint_r+0x84>
   8af46:	4640      	mov	r0, r8
   8af48:	f7ff fd22 	bl	8a990 <_realloc_r>
   8af4c:	4603      	mov	r3, r0
   8af4e:	2800      	cmp	r0, #0
   8af50:	d1d4      	bne.n	8aefc <__ssprint_r+0x70>
   8af52:	4640      	mov	r0, r8
   8af54:	6921      	ldr	r1, [r4, #16]
   8af56:	f7fe fa8f 	bl	89478 <_free_r>
   8af5a:	230c      	movs	r3, #12
   8af5c:	2200      	movs	r2, #0
   8af5e:	f04f 30ff 	mov.w	r0, #4294967295
   8af62:	f8c8 3000 	str.w	r3, [r8]
   8af66:	89a3      	ldrh	r3, [r4, #12]
   8af68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8af6c:	81a3      	strh	r3, [r4, #12]
   8af6e:	e9c9 2201 	strd	r2, r2, [r9, #4]
   8af72:	b003      	add	sp, #12
   8af74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8af78:	2300      	movs	r3, #0
   8af7a:	4618      	mov	r0, r3
   8af7c:	f8c9 3004 	str.w	r3, [r9, #4]
   8af80:	b003      	add	sp, #12
   8af82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8af86:	bf00      	nop

0008af88 <__swbuf_r>:
   8af88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8af8a:	4606      	mov	r6, r0
   8af8c:	460d      	mov	r5, r1
   8af8e:	4614      	mov	r4, r2
   8af90:	b110      	cbz	r0, 8af98 <__swbuf_r+0x10>
   8af92:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8af94:	2b00      	cmp	r3, #0
   8af96:	d043      	beq.n	8b020 <__swbuf_r+0x98>
   8af98:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   8af9c:	69a3      	ldr	r3, [r4, #24]
   8af9e:	0710      	lsls	r0, r2, #28
   8afa0:	60a3      	str	r3, [r4, #8]
   8afa2:	b291      	uxth	r1, r2
   8afa4:	d51b      	bpl.n	8afde <__swbuf_r+0x56>
   8afa6:	6923      	ldr	r3, [r4, #16]
   8afa8:	b1cb      	cbz	r3, 8afde <__swbuf_r+0x56>
   8afaa:	b2ed      	uxtb	r5, r5
   8afac:	0489      	lsls	r1, r1, #18
   8afae:	462f      	mov	r7, r5
   8afb0:	d522      	bpl.n	8aff8 <__swbuf_r+0x70>
   8afb2:	6822      	ldr	r2, [r4, #0]
   8afb4:	6961      	ldr	r1, [r4, #20]
   8afb6:	1ad3      	subs	r3, r2, r3
   8afb8:	4299      	cmp	r1, r3
   8afba:	dd29      	ble.n	8b010 <__swbuf_r+0x88>
   8afbc:	3301      	adds	r3, #1
   8afbe:	68a1      	ldr	r1, [r4, #8]
   8afc0:	3901      	subs	r1, #1
   8afc2:	60a1      	str	r1, [r4, #8]
   8afc4:	1c51      	adds	r1, r2, #1
   8afc6:	6021      	str	r1, [r4, #0]
   8afc8:	7015      	strb	r5, [r2, #0]
   8afca:	6962      	ldr	r2, [r4, #20]
   8afcc:	429a      	cmp	r2, r3
   8afce:	d02a      	beq.n	8b026 <__swbuf_r+0x9e>
   8afd0:	89a3      	ldrh	r3, [r4, #12]
   8afd2:	07db      	lsls	r3, r3, #31
   8afd4:	d501      	bpl.n	8afda <__swbuf_r+0x52>
   8afd6:	2d0a      	cmp	r5, #10
   8afd8:	d025      	beq.n	8b026 <__swbuf_r+0x9e>
   8afda:	4638      	mov	r0, r7
   8afdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8afde:	4621      	mov	r1, r4
   8afe0:	4630      	mov	r0, r6
   8afe2:	f7fc ff91 	bl	87f08 <__swsetup_r>
   8afe6:	bb20      	cbnz	r0, 8b032 <__swbuf_r+0xaa>
   8afe8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   8afec:	b2ed      	uxtb	r5, r5
   8afee:	b291      	uxth	r1, r2
   8aff0:	0489      	lsls	r1, r1, #18
   8aff2:	462f      	mov	r7, r5
   8aff4:	6923      	ldr	r3, [r4, #16]
   8aff6:	d4dc      	bmi.n	8afb2 <__swbuf_r+0x2a>
   8aff8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   8affc:	81a2      	strh	r2, [r4, #12]
   8affe:	6e62      	ldr	r2, [r4, #100]	; 0x64
   8b000:	6961      	ldr	r1, [r4, #20]
   8b002:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
   8b006:	6662      	str	r2, [r4, #100]	; 0x64
   8b008:	6822      	ldr	r2, [r4, #0]
   8b00a:	1ad3      	subs	r3, r2, r3
   8b00c:	4299      	cmp	r1, r3
   8b00e:	dcd5      	bgt.n	8afbc <__swbuf_r+0x34>
   8b010:	4621      	mov	r1, r4
   8b012:	4630      	mov	r0, r6
   8b014:	f7fe f880 	bl	89118 <_fflush_r>
   8b018:	b958      	cbnz	r0, 8b032 <__swbuf_r+0xaa>
   8b01a:	2301      	movs	r3, #1
   8b01c:	6822      	ldr	r2, [r4, #0]
   8b01e:	e7ce      	b.n	8afbe <__swbuf_r+0x36>
   8b020:	f7fe f8ae 	bl	89180 <__sinit>
   8b024:	e7b8      	b.n	8af98 <__swbuf_r+0x10>
   8b026:	4621      	mov	r1, r4
   8b028:	4630      	mov	r0, r6
   8b02a:	f7fe f875 	bl	89118 <_fflush_r>
   8b02e:	2800      	cmp	r0, #0
   8b030:	d0d3      	beq.n	8afda <__swbuf_r+0x52>
   8b032:	f04f 37ff 	mov.w	r7, #4294967295
   8b036:	e7d0      	b.n	8afda <__swbuf_r+0x52>

0008b038 <_wcrtomb_r>:
   8b038:	b570      	push	{r4, r5, r6, lr}
   8b03a:	4605      	mov	r5, r0
   8b03c:	461c      	mov	r4, r3
   8b03e:	b084      	sub	sp, #16
   8b040:	b139      	cbz	r1, 8b052 <_wcrtomb_r+0x1a>
   8b042:	4e0b      	ldr	r6, [pc, #44]	; (8b070 <_wcrtomb_r+0x38>)
   8b044:	f8d6 60e0 	ldr.w	r6, [r6, #224]	; 0xe0
   8b048:	47b0      	blx	r6
   8b04a:	1c43      	adds	r3, r0, #1
   8b04c:	d009      	beq.n	8b062 <_wcrtomb_r+0x2a>
   8b04e:	b004      	add	sp, #16
   8b050:	bd70      	pop	{r4, r5, r6, pc}
   8b052:	460a      	mov	r2, r1
   8b054:	4906      	ldr	r1, [pc, #24]	; (8b070 <_wcrtomb_r+0x38>)
   8b056:	f8d1 60e0 	ldr.w	r6, [r1, #224]	; 0xe0
   8b05a:	a901      	add	r1, sp, #4
   8b05c:	47b0      	blx	r6
   8b05e:	1c43      	adds	r3, r0, #1
   8b060:	d1f5      	bne.n	8b04e <_wcrtomb_r+0x16>
   8b062:	2200      	movs	r2, #0
   8b064:	238a      	movs	r3, #138	; 0x8a
   8b066:	6022      	str	r2, [r4, #0]
   8b068:	602b      	str	r3, [r5, #0]
   8b06a:	b004      	add	sp, #16
   8b06c:	bd70      	pop	{r4, r5, r6, pc}
   8b06e:	bf00      	nop
   8b070:	2000081c 	.word	0x2000081c

0008b074 <__ascii_wctomb>:
   8b074:	4603      	mov	r3, r0
   8b076:	b149      	cbz	r1, 8b08c <__ascii_wctomb+0x18>
   8b078:	2aff      	cmp	r2, #255	; 0xff
   8b07a:	d802      	bhi.n	8b082 <__ascii_wctomb+0xe>
   8b07c:	2001      	movs	r0, #1
   8b07e:	700a      	strb	r2, [r1, #0]
   8b080:	4770      	bx	lr
   8b082:	228a      	movs	r2, #138	; 0x8a
   8b084:	f04f 30ff 	mov.w	r0, #4294967295
   8b088:	601a      	str	r2, [r3, #0]
   8b08a:	4770      	bx	lr
   8b08c:	4608      	mov	r0, r1
   8b08e:	4770      	bx	lr

0008b090 <_write_r>:
   8b090:	b538      	push	{r3, r4, r5, lr}
   8b092:	460c      	mov	r4, r1
   8b094:	4611      	mov	r1, r2
   8b096:	2200      	movs	r2, #0
   8b098:	4684      	mov	ip, r0
   8b09a:	4d07      	ldr	r5, [pc, #28]	; (8b0b8 <_write_r+0x28>)
   8b09c:	4620      	mov	r0, r4
   8b09e:	602a      	str	r2, [r5, #0]
   8b0a0:	461a      	mov	r2, r3
   8b0a2:	4664      	mov	r4, ip
   8b0a4:	f7f9 f98a 	bl	843bc <_write>
   8b0a8:	1c43      	adds	r3, r0, #1
   8b0aa:	d000      	beq.n	8b0ae <_write_r+0x1e>
   8b0ac:	bd38      	pop	{r3, r4, r5, pc}
   8b0ae:	682b      	ldr	r3, [r5, #0]
   8b0b0:	2b00      	cmp	r3, #0
   8b0b2:	d0fb      	beq.n	8b0ac <_write_r+0x1c>
   8b0b4:	6023      	str	r3, [r4, #0]
   8b0b6:	bd38      	pop	{r3, r4, r5, pc}
   8b0b8:	200019a8 	.word	0x200019a8

0008b0bc <__register_exitproc>:
   8b0bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8b0c0:	f8df a07c 	ldr.w	sl, [pc, #124]	; 8b140 <__register_exitproc+0x84>
   8b0c4:	4606      	mov	r6, r0
   8b0c6:	f8da 0000 	ldr.w	r0, [sl]
   8b0ca:	4698      	mov	r8, r3
   8b0cc:	460f      	mov	r7, r1
   8b0ce:	4691      	mov	r9, r2
   8b0d0:	f7fe fc7c 	bl	899cc <__retarget_lock_acquire_recursive>
   8b0d4:	4b1b      	ldr	r3, [pc, #108]	; (8b144 <__register_exitproc+0x88>)
   8b0d6:	681b      	ldr	r3, [r3, #0]
   8b0d8:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
   8b0dc:	b324      	cbz	r4, 8b128 <__register_exitproc+0x6c>
   8b0de:	6865      	ldr	r5, [r4, #4]
   8b0e0:	2d1f      	cmp	r5, #31
   8b0e2:	dc26      	bgt.n	8b132 <__register_exitproc+0x76>
   8b0e4:	b95e      	cbnz	r6, 8b0fe <__register_exitproc+0x42>
   8b0e6:	1c6b      	adds	r3, r5, #1
   8b0e8:	3502      	adds	r5, #2
   8b0ea:	f8da 0000 	ldr.w	r0, [sl]
   8b0ee:	6063      	str	r3, [r4, #4]
   8b0f0:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
   8b0f4:	f7fe fc6c 	bl	899d0 <__retarget_lock_release_recursive>
   8b0f8:	2000      	movs	r0, #0
   8b0fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8b0fe:	2301      	movs	r3, #1
   8b100:	eb04 0185 	add.w	r1, r4, r5, lsl #2
   8b104:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
   8b108:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   8b10c:	40ab      	lsls	r3, r5
   8b10e:	431a      	orrs	r2, r3
   8b110:	2e02      	cmp	r6, #2
   8b112:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   8b116:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
   8b11a:	d1e4      	bne.n	8b0e6 <__register_exitproc+0x2a>
   8b11c:	f8d4 218c 	ldr.w	r2, [r4, #396]	; 0x18c
   8b120:	4313      	orrs	r3, r2
   8b122:	f8c4 318c 	str.w	r3, [r4, #396]	; 0x18c
   8b126:	e7de      	b.n	8b0e6 <__register_exitproc+0x2a>
   8b128:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
   8b12c:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
   8b130:	e7d5      	b.n	8b0de <__register_exitproc+0x22>
   8b132:	f8da 0000 	ldr.w	r0, [sl]
   8b136:	f7fe fc4b 	bl	899d0 <__retarget_lock_release_recursive>
   8b13a:	f04f 30ff 	mov.w	r0, #4294967295
   8b13e:	e7dc      	b.n	8b0fa <__register_exitproc+0x3e>
   8b140:	20000818 	.word	0x20000818
   8b144:	0008c1c8 	.word	0x0008c1c8

0008b148 <__assert_func>:
   8b148:	4614      	mov	r4, r2
   8b14a:	b500      	push	{lr}
   8b14c:	461a      	mov	r2, r3
   8b14e:	4b0a      	ldr	r3, [pc, #40]	; (8b178 <__assert_func+0x30>)
   8b150:	460d      	mov	r5, r1
   8b152:	681b      	ldr	r3, [r3, #0]
   8b154:	b085      	sub	sp, #20
   8b156:	68de      	ldr	r6, [r3, #12]
   8b158:	4603      	mov	r3, r0
   8b15a:	b14c      	cbz	r4, 8b170 <__assert_func+0x28>
   8b15c:	4907      	ldr	r1, [pc, #28]	; (8b17c <__assert_func+0x34>)
   8b15e:	9101      	str	r1, [sp, #4]
   8b160:	4630      	mov	r0, r6
   8b162:	4907      	ldr	r1, [pc, #28]	; (8b180 <__assert_func+0x38>)
   8b164:	9402      	str	r4, [sp, #8]
   8b166:	9500      	str	r5, [sp, #0]
   8b168:	f000 f8c8 	bl	8b2fc <fiprintf>
   8b16c:	f000 f92c 	bl	8b3c8 <abort>
   8b170:	4904      	ldr	r1, [pc, #16]	; (8b184 <__assert_func+0x3c>)
   8b172:	460c      	mov	r4, r1
   8b174:	e7f3      	b.n	8b15e <__assert_func+0x16>
   8b176:	bf00      	nop
   8b178:	200003e8 	.word	0x200003e8
   8b17c:	0008c484 	.word	0x0008c484
   8b180:	0008c494 	.word	0x0008c494
   8b184:	0008c1c4 	.word	0x0008c1c4

0008b188 <_calloc_r>:
   8b188:	b538      	push	{r3, r4, r5, lr}
   8b18a:	fba1 1402 	umull	r1, r4, r1, r2
   8b18e:	bb84      	cbnz	r4, 8b1f2 <_calloc_r+0x6a>
   8b190:	f7fe fcc8 	bl	89b24 <_malloc_r>
   8b194:	4605      	mov	r5, r0
   8b196:	b1d8      	cbz	r0, 8b1d0 <_calloc_r+0x48>
   8b198:	f850 2c04 	ldr.w	r2, [r0, #-4]
   8b19c:	f022 0203 	bic.w	r2, r2, #3
   8b1a0:	3a04      	subs	r2, #4
   8b1a2:	2a24      	cmp	r2, #36	; 0x24
   8b1a4:	d816      	bhi.n	8b1d4 <_calloc_r+0x4c>
   8b1a6:	2a13      	cmp	r2, #19
   8b1a8:	d919      	bls.n	8b1de <_calloc_r+0x56>
   8b1aa:	2a1b      	cmp	r2, #27
   8b1ac:	e9c0 4400 	strd	r4, r4, [r0]
   8b1b0:	d91c      	bls.n	8b1ec <_calloc_r+0x64>
   8b1b2:	2300      	movs	r3, #0
   8b1b4:	2a24      	cmp	r2, #36	; 0x24
   8b1b6:	bf14      	ite	ne
   8b1b8:	f100 0210 	addne.w	r2, r0, #16
   8b1bc:	f100 0218 	addeq.w	r2, r0, #24
   8b1c0:	e9c0 4402 	strd	r4, r4, [r0, #8]
   8b1c4:	bf04      	itt	eq
   8b1c6:	6104      	streq	r4, [r0, #16]
   8b1c8:	6144      	streq	r4, [r0, #20]
   8b1ca:	e9c2 3300 	strd	r3, r3, [r2]
   8b1ce:	6093      	str	r3, [r2, #8]
   8b1d0:	4628      	mov	r0, r5
   8b1d2:	bd38      	pop	{r3, r4, r5, pc}
   8b1d4:	4621      	mov	r1, r4
   8b1d6:	f7fa f845 	bl	85264 <memset>
   8b1da:	4628      	mov	r0, r5
   8b1dc:	bd38      	pop	{r3, r4, r5, pc}
   8b1de:	4602      	mov	r2, r0
   8b1e0:	2300      	movs	r3, #0
   8b1e2:	4628      	mov	r0, r5
   8b1e4:	e9c2 3300 	strd	r3, r3, [r2]
   8b1e8:	6093      	str	r3, [r2, #8]
   8b1ea:	bd38      	pop	{r3, r4, r5, pc}
   8b1ec:	f100 0208 	add.w	r2, r0, #8
   8b1f0:	e7f6      	b.n	8b1e0 <_calloc_r+0x58>
   8b1f2:	f000 f817 	bl	8b224 <__errno>
   8b1f6:	230c      	movs	r3, #12
   8b1f8:	2500      	movs	r5, #0
   8b1fa:	6003      	str	r3, [r0, #0]
   8b1fc:	e7e8      	b.n	8b1d0 <_calloc_r+0x48>
   8b1fe:	bf00      	nop

0008b200 <_close_r>:
   8b200:	2200      	movs	r2, #0
   8b202:	b538      	push	{r3, r4, r5, lr}
   8b204:	4d06      	ldr	r5, [pc, #24]	; (8b220 <_close_r+0x20>)
   8b206:	4604      	mov	r4, r0
   8b208:	4608      	mov	r0, r1
   8b20a:	602a      	str	r2, [r5, #0]
   8b20c:	f7f9 fdf4 	bl	84df8 <_close>
   8b210:	1c43      	adds	r3, r0, #1
   8b212:	d000      	beq.n	8b216 <_close_r+0x16>
   8b214:	bd38      	pop	{r3, r4, r5, pc}
   8b216:	682b      	ldr	r3, [r5, #0]
   8b218:	2b00      	cmp	r3, #0
   8b21a:	d0fb      	beq.n	8b214 <_close_r+0x14>
   8b21c:	6023      	str	r3, [r4, #0]
   8b21e:	bd38      	pop	{r3, r4, r5, pc}
   8b220:	200019a8 	.word	0x200019a8

0008b224 <__errno>:
   8b224:	4b01      	ldr	r3, [pc, #4]	; (8b22c <__errno+0x8>)
   8b226:	6818      	ldr	r0, [r3, #0]
   8b228:	4770      	bx	lr
   8b22a:	bf00      	nop
   8b22c:	200003e8 	.word	0x200003e8

0008b230 <_fclose_r>:
   8b230:	b570      	push	{r4, r5, r6, lr}
   8b232:	2900      	cmp	r1, #0
   8b234:	d04b      	beq.n	8b2ce <_fclose_r+0x9e>
   8b236:	4606      	mov	r6, r0
   8b238:	460c      	mov	r4, r1
   8b23a:	b110      	cbz	r0, 8b242 <_fclose_r+0x12>
   8b23c:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8b23e:	2b00      	cmp	r3, #0
   8b240:	d048      	beq.n	8b2d4 <_fclose_r+0xa4>
   8b242:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8b244:	07d8      	lsls	r0, r3, #31
   8b246:	d534      	bpl.n	8b2b2 <_fclose_r+0x82>
   8b248:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8b24c:	2b00      	cmp	r3, #0
   8b24e:	d03e      	beq.n	8b2ce <_fclose_r+0x9e>
   8b250:	4621      	mov	r1, r4
   8b252:	4630      	mov	r0, r6
   8b254:	f7fd fece 	bl	88ff4 <__sflush_r>
   8b258:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   8b25a:	4605      	mov	r5, r0
   8b25c:	b133      	cbz	r3, 8b26c <_fclose_r+0x3c>
   8b25e:	4630      	mov	r0, r6
   8b260:	69e1      	ldr	r1, [r4, #28]
   8b262:	4798      	blx	r3
   8b264:	2800      	cmp	r0, #0
   8b266:	bfb8      	it	lt
   8b268:	f04f 35ff 	movlt.w	r5, #4294967295
   8b26c:	89a3      	ldrh	r3, [r4, #12]
   8b26e:	061a      	lsls	r2, r3, #24
   8b270:	d43b      	bmi.n	8b2ea <_fclose_r+0xba>
   8b272:	6b21      	ldr	r1, [r4, #48]	; 0x30
   8b274:	b141      	cbz	r1, 8b288 <_fclose_r+0x58>
   8b276:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8b27a:	4299      	cmp	r1, r3
   8b27c:	d002      	beq.n	8b284 <_fclose_r+0x54>
   8b27e:	4630      	mov	r0, r6
   8b280:	f7fe f8fa 	bl	89478 <_free_r>
   8b284:	2300      	movs	r3, #0
   8b286:	6323      	str	r3, [r4, #48]	; 0x30
   8b288:	6c61      	ldr	r1, [r4, #68]	; 0x44
   8b28a:	b121      	cbz	r1, 8b296 <_fclose_r+0x66>
   8b28c:	4630      	mov	r0, r6
   8b28e:	f7fe f8f3 	bl	89478 <_free_r>
   8b292:	2300      	movs	r3, #0
   8b294:	6463      	str	r3, [r4, #68]	; 0x44
   8b296:	f7fd fff9 	bl	8928c <__sfp_lock_acquire>
   8b29a:	2200      	movs	r2, #0
   8b29c:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8b29e:	81a2      	strh	r2, [r4, #12]
   8b2a0:	07db      	lsls	r3, r3, #31
   8b2a2:	d527      	bpl.n	8b2f4 <_fclose_r+0xc4>
   8b2a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8b2a6:	f7fe fb8f 	bl	899c8 <__retarget_lock_close_recursive>
   8b2aa:	f7fd fff5 	bl	89298 <__sfp_lock_release>
   8b2ae:	4628      	mov	r0, r5
   8b2b0:	bd70      	pop	{r4, r5, r6, pc}
   8b2b2:	89a3      	ldrh	r3, [r4, #12]
   8b2b4:	0599      	lsls	r1, r3, #22
   8b2b6:	d4cb      	bmi.n	8b250 <_fclose_r+0x20>
   8b2b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8b2ba:	f7fe fb87 	bl	899cc <__retarget_lock_acquire_recursive>
   8b2be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8b2c2:	2b00      	cmp	r3, #0
   8b2c4:	d1c4      	bne.n	8b250 <_fclose_r+0x20>
   8b2c6:	6e65      	ldr	r5, [r4, #100]	; 0x64
   8b2c8:	f015 0501 	ands.w	r5, r5, #1
   8b2cc:	d008      	beq.n	8b2e0 <_fclose_r+0xb0>
   8b2ce:	2500      	movs	r5, #0
   8b2d0:	4628      	mov	r0, r5
   8b2d2:	bd70      	pop	{r4, r5, r6, pc}
   8b2d4:	f7fd ff54 	bl	89180 <__sinit>
   8b2d8:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8b2da:	07d8      	lsls	r0, r3, #31
   8b2dc:	d4b4      	bmi.n	8b248 <_fclose_r+0x18>
   8b2de:	e7e8      	b.n	8b2b2 <_fclose_r+0x82>
   8b2e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8b2e2:	f7fe fb75 	bl	899d0 <__retarget_lock_release_recursive>
   8b2e6:	4628      	mov	r0, r5
   8b2e8:	bd70      	pop	{r4, r5, r6, pc}
   8b2ea:	4630      	mov	r0, r6
   8b2ec:	6921      	ldr	r1, [r4, #16]
   8b2ee:	f7fe f8c3 	bl	89478 <_free_r>
   8b2f2:	e7be      	b.n	8b272 <_fclose_r+0x42>
   8b2f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8b2f6:	f7fe fb6b 	bl	899d0 <__retarget_lock_release_recursive>
   8b2fa:	e7d3      	b.n	8b2a4 <_fclose_r+0x74>

0008b2fc <fiprintf>:
   8b2fc:	b40e      	push	{r1, r2, r3}
   8b2fe:	b500      	push	{lr}
   8b300:	4a07      	ldr	r2, [pc, #28]	; (8b320 <fiprintf+0x24>)
   8b302:	b082      	sub	sp, #8
   8b304:	ab03      	add	r3, sp, #12
   8b306:	4601      	mov	r1, r0
   8b308:	6810      	ldr	r0, [r2, #0]
   8b30a:	f853 2b04 	ldr.w	r2, [r3], #4
   8b30e:	9301      	str	r3, [sp, #4]
   8b310:	f7fb feec 	bl	870ec <_vfiprintf_r>
   8b314:	b002      	add	sp, #8
   8b316:	f85d eb04 	ldr.w	lr, [sp], #4
   8b31a:	b003      	add	sp, #12
   8b31c:	4770      	bx	lr
   8b31e:	bf00      	nop
   8b320:	200003e8 	.word	0x200003e8

0008b324 <_fstat_r>:
   8b324:	b570      	push	{r4, r5, r6, lr}
   8b326:	2600      	movs	r6, #0
   8b328:	4d07      	ldr	r5, [pc, #28]	; (8b348 <_fstat_r+0x24>)
   8b32a:	4604      	mov	r4, r0
   8b32c:	4608      	mov	r0, r1
   8b32e:	4611      	mov	r1, r2
   8b330:	602e      	str	r6, [r5, #0]
   8b332:	f7f9 fd64 	bl	84dfe <_fstat>
   8b336:	1c43      	adds	r3, r0, #1
   8b338:	d000      	beq.n	8b33c <_fstat_r+0x18>
   8b33a:	bd70      	pop	{r4, r5, r6, pc}
   8b33c:	682b      	ldr	r3, [r5, #0]
   8b33e:	2b00      	cmp	r3, #0
   8b340:	d0fb      	beq.n	8b33a <_fstat_r+0x16>
   8b342:	6023      	str	r3, [r4, #0]
   8b344:	bd70      	pop	{r4, r5, r6, pc}
   8b346:	bf00      	nop
   8b348:	200019a8 	.word	0x200019a8

0008b34c <_isatty_r>:
   8b34c:	2200      	movs	r2, #0
   8b34e:	b538      	push	{r3, r4, r5, lr}
   8b350:	4d06      	ldr	r5, [pc, #24]	; (8b36c <_isatty_r+0x20>)
   8b352:	4604      	mov	r4, r0
   8b354:	4608      	mov	r0, r1
   8b356:	602a      	str	r2, [r5, #0]
   8b358:	f7f9 fd56 	bl	84e08 <_isatty>
   8b35c:	1c43      	adds	r3, r0, #1
   8b35e:	d000      	beq.n	8b362 <_isatty_r+0x16>
   8b360:	bd38      	pop	{r3, r4, r5, pc}
   8b362:	682b      	ldr	r3, [r5, #0]
   8b364:	2b00      	cmp	r3, #0
   8b366:	d0fb      	beq.n	8b360 <_isatty_r+0x14>
   8b368:	6023      	str	r3, [r4, #0]
   8b36a:	bd38      	pop	{r3, r4, r5, pc}
   8b36c:	200019a8 	.word	0x200019a8

0008b370 <_lseek_r>:
   8b370:	b538      	push	{r3, r4, r5, lr}
   8b372:	460c      	mov	r4, r1
   8b374:	4611      	mov	r1, r2
   8b376:	2200      	movs	r2, #0
   8b378:	4684      	mov	ip, r0
   8b37a:	4d07      	ldr	r5, [pc, #28]	; (8b398 <_lseek_r+0x28>)
   8b37c:	4620      	mov	r0, r4
   8b37e:	602a      	str	r2, [r5, #0]
   8b380:	461a      	mov	r2, r3
   8b382:	4664      	mov	r4, ip
   8b384:	f7f9 fd42 	bl	84e0c <_lseek>
   8b388:	1c43      	adds	r3, r0, #1
   8b38a:	d000      	beq.n	8b38e <_lseek_r+0x1e>
   8b38c:	bd38      	pop	{r3, r4, r5, pc}
   8b38e:	682b      	ldr	r3, [r5, #0]
   8b390:	2b00      	cmp	r3, #0
   8b392:	d0fb      	beq.n	8b38c <_lseek_r+0x1c>
   8b394:	6023      	str	r3, [r4, #0]
   8b396:	bd38      	pop	{r3, r4, r5, pc}
   8b398:	200019a8 	.word	0x200019a8

0008b39c <_read_r>:
   8b39c:	b538      	push	{r3, r4, r5, lr}
   8b39e:	460c      	mov	r4, r1
   8b3a0:	4611      	mov	r1, r2
   8b3a2:	2200      	movs	r2, #0
   8b3a4:	4684      	mov	ip, r0
   8b3a6:	4d07      	ldr	r5, [pc, #28]	; (8b3c4 <_read_r+0x28>)
   8b3a8:	4620      	mov	r0, r4
   8b3aa:	602a      	str	r2, [r5, #0]
   8b3ac:	461a      	mov	r2, r3
   8b3ae:	4664      	mov	r4, ip
   8b3b0:	f7f9 fdde 	bl	84f70 <_read>
   8b3b4:	1c43      	adds	r3, r0, #1
   8b3b6:	d000      	beq.n	8b3ba <_read_r+0x1e>
   8b3b8:	bd38      	pop	{r3, r4, r5, pc}
   8b3ba:	682b      	ldr	r3, [r5, #0]
   8b3bc:	2b00      	cmp	r3, #0
   8b3be:	d0fb      	beq.n	8b3b8 <_read_r+0x1c>
   8b3c0:	6023      	str	r3, [r4, #0]
   8b3c2:	bd38      	pop	{r3, r4, r5, pc}
   8b3c4:	200019a8 	.word	0x200019a8

0008b3c8 <abort>:
   8b3c8:	2006      	movs	r0, #6
   8b3ca:	b508      	push	{r3, lr}
   8b3cc:	f000 f804 	bl	8b3d8 <raise>
   8b3d0:	2001      	movs	r0, #1
   8b3d2:	f7f9 fd1d 	bl	84e10 <_exit>
   8b3d6:	bf00      	nop

0008b3d8 <raise>:
   8b3d8:	b538      	push	{r3, r4, r5, lr}
   8b3da:	4b15      	ldr	r3, [pc, #84]	; (8b430 <raise+0x58>)
   8b3dc:	281f      	cmp	r0, #31
   8b3de:	681d      	ldr	r5, [r3, #0]
   8b3e0:	d820      	bhi.n	8b424 <raise+0x4c>
   8b3e2:	f8d5 22dc 	ldr.w	r2, [r5, #732]	; 0x2dc
   8b3e6:	4604      	mov	r4, r0
   8b3e8:	b162      	cbz	r2, 8b404 <raise+0x2c>
   8b3ea:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
   8b3ee:	b14b      	cbz	r3, 8b404 <raise+0x2c>
   8b3f0:	2b01      	cmp	r3, #1
   8b3f2:	d015      	beq.n	8b420 <raise+0x48>
   8b3f4:	1c59      	adds	r1, r3, #1
   8b3f6:	d00f      	beq.n	8b418 <raise+0x40>
   8b3f8:	2500      	movs	r5, #0
   8b3fa:	f842 5020 	str.w	r5, [r2, r0, lsl #2]
   8b3fe:	4798      	blx	r3
   8b400:	4628      	mov	r0, r5
   8b402:	bd38      	pop	{r3, r4, r5, pc}
   8b404:	4628      	mov	r0, r5
   8b406:	f000 f829 	bl	8b45c <_getpid_r>
   8b40a:	4622      	mov	r2, r4
   8b40c:	4601      	mov	r1, r0
   8b40e:	4628      	mov	r0, r5
   8b410:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   8b414:	f000 b80e 	b.w	8b434 <_kill_r>
   8b418:	2316      	movs	r3, #22
   8b41a:	2001      	movs	r0, #1
   8b41c:	602b      	str	r3, [r5, #0]
   8b41e:	bd38      	pop	{r3, r4, r5, pc}
   8b420:	2000      	movs	r0, #0
   8b422:	bd38      	pop	{r3, r4, r5, pc}
   8b424:	2316      	movs	r3, #22
   8b426:	f04f 30ff 	mov.w	r0, #4294967295
   8b42a:	602b      	str	r3, [r5, #0]
   8b42c:	bd38      	pop	{r3, r4, r5, pc}
   8b42e:	bf00      	nop
   8b430:	200003e8 	.word	0x200003e8

0008b434 <_kill_r>:
   8b434:	b570      	push	{r4, r5, r6, lr}
   8b436:	2600      	movs	r6, #0
   8b438:	4d07      	ldr	r5, [pc, #28]	; (8b458 <_kill_r+0x24>)
   8b43a:	4604      	mov	r4, r0
   8b43c:	4608      	mov	r0, r1
   8b43e:	4611      	mov	r1, r2
   8b440:	602e      	str	r6, [r5, #0]
   8b442:	f7f9 fcef 	bl	84e24 <_kill>
   8b446:	1c43      	adds	r3, r0, #1
   8b448:	d000      	beq.n	8b44c <_kill_r+0x18>
   8b44a:	bd70      	pop	{r4, r5, r6, pc}
   8b44c:	682b      	ldr	r3, [r5, #0]
   8b44e:	2b00      	cmp	r3, #0
   8b450:	d0fb      	beq.n	8b44a <_kill_r+0x16>
   8b452:	6023      	str	r3, [r4, #0]
   8b454:	bd70      	pop	{r4, r5, r6, pc}
   8b456:	bf00      	nop
   8b458:	200019a8 	.word	0x200019a8

0008b45c <_getpid_r>:
   8b45c:	f7f9 bce3 	b.w	84e26 <_getpid>

0008b460 <__aeabi_drsub>:
   8b460:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   8b464:	e002      	b.n	8b46c <__adddf3>
   8b466:	bf00      	nop

0008b468 <__aeabi_dsub>:
   8b468:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0008b46c <__adddf3>:
   8b46c:	b530      	push	{r4, r5, lr}
   8b46e:	ea4f 0441 	mov.w	r4, r1, lsl #1
   8b472:	ea4f 0543 	mov.w	r5, r3, lsl #1
   8b476:	ea94 0f05 	teq	r4, r5
   8b47a:	bf08      	it	eq
   8b47c:	ea90 0f02 	teqeq	r0, r2
   8b480:	bf1f      	itttt	ne
   8b482:	ea54 0c00 	orrsne.w	ip, r4, r0
   8b486:	ea55 0c02 	orrsne.w	ip, r5, r2
   8b48a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   8b48e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   8b492:	f000 80e2 	beq.w	8b65a <__adddf3+0x1ee>
   8b496:	ea4f 5454 	mov.w	r4, r4, lsr #21
   8b49a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   8b49e:	bfb8      	it	lt
   8b4a0:	426d      	neglt	r5, r5
   8b4a2:	dd0c      	ble.n	8b4be <__adddf3+0x52>
   8b4a4:	442c      	add	r4, r5
   8b4a6:	ea80 0202 	eor.w	r2, r0, r2
   8b4aa:	ea81 0303 	eor.w	r3, r1, r3
   8b4ae:	ea82 0000 	eor.w	r0, r2, r0
   8b4b2:	ea83 0101 	eor.w	r1, r3, r1
   8b4b6:	ea80 0202 	eor.w	r2, r0, r2
   8b4ba:	ea81 0303 	eor.w	r3, r1, r3
   8b4be:	2d36      	cmp	r5, #54	; 0x36
   8b4c0:	bf88      	it	hi
   8b4c2:	bd30      	pophi	{r4, r5, pc}
   8b4c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   8b4c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
   8b4cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   8b4d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   8b4d4:	d002      	beq.n	8b4dc <__adddf3+0x70>
   8b4d6:	4240      	negs	r0, r0
   8b4d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8b4dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   8b4e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
   8b4e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   8b4e8:	d002      	beq.n	8b4f0 <__adddf3+0x84>
   8b4ea:	4252      	negs	r2, r2
   8b4ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   8b4f0:	ea94 0f05 	teq	r4, r5
   8b4f4:	f000 80a7 	beq.w	8b646 <__adddf3+0x1da>
   8b4f8:	f1a4 0401 	sub.w	r4, r4, #1
   8b4fc:	f1d5 0e20 	rsbs	lr, r5, #32
   8b500:	db0d      	blt.n	8b51e <__adddf3+0xb2>
   8b502:	fa02 fc0e 	lsl.w	ip, r2, lr
   8b506:	fa22 f205 	lsr.w	r2, r2, r5
   8b50a:	1880      	adds	r0, r0, r2
   8b50c:	f141 0100 	adc.w	r1, r1, #0
   8b510:	fa03 f20e 	lsl.w	r2, r3, lr
   8b514:	1880      	adds	r0, r0, r2
   8b516:	fa43 f305 	asr.w	r3, r3, r5
   8b51a:	4159      	adcs	r1, r3
   8b51c:	e00e      	b.n	8b53c <__adddf3+0xd0>
   8b51e:	f1a5 0520 	sub.w	r5, r5, #32
   8b522:	f10e 0e20 	add.w	lr, lr, #32
   8b526:	2a01      	cmp	r2, #1
   8b528:	fa03 fc0e 	lsl.w	ip, r3, lr
   8b52c:	bf28      	it	cs
   8b52e:	f04c 0c02 	orrcs.w	ip, ip, #2
   8b532:	fa43 f305 	asr.w	r3, r3, r5
   8b536:	18c0      	adds	r0, r0, r3
   8b538:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   8b53c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   8b540:	d507      	bpl.n	8b552 <__adddf3+0xe6>
   8b542:	f04f 0e00 	mov.w	lr, #0
   8b546:	f1dc 0c00 	rsbs	ip, ip, #0
   8b54a:	eb7e 0000 	sbcs.w	r0, lr, r0
   8b54e:	eb6e 0101 	sbc.w	r1, lr, r1
   8b552:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   8b556:	d31b      	bcc.n	8b590 <__adddf3+0x124>
   8b558:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   8b55c:	d30c      	bcc.n	8b578 <__adddf3+0x10c>
   8b55e:	0849      	lsrs	r1, r1, #1
   8b560:	ea5f 0030 	movs.w	r0, r0, rrx
   8b564:	ea4f 0c3c 	mov.w	ip, ip, rrx
   8b568:	f104 0401 	add.w	r4, r4, #1
   8b56c:	ea4f 5244 	mov.w	r2, r4, lsl #21
   8b570:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   8b574:	f080 809a 	bcs.w	8b6ac <__adddf3+0x240>
   8b578:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   8b57c:	bf08      	it	eq
   8b57e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   8b582:	f150 0000 	adcs.w	r0, r0, #0
   8b586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8b58a:	ea41 0105 	orr.w	r1, r1, r5
   8b58e:	bd30      	pop	{r4, r5, pc}
   8b590:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   8b594:	4140      	adcs	r0, r0
   8b596:	eb41 0101 	adc.w	r1, r1, r1
   8b59a:	3c01      	subs	r4, #1
   8b59c:	bf28      	it	cs
   8b59e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
   8b5a2:	d2e9      	bcs.n	8b578 <__adddf3+0x10c>
   8b5a4:	f091 0f00 	teq	r1, #0
   8b5a8:	bf04      	itt	eq
   8b5aa:	4601      	moveq	r1, r0
   8b5ac:	2000      	moveq	r0, #0
   8b5ae:	fab1 f381 	clz	r3, r1
   8b5b2:	bf08      	it	eq
   8b5b4:	3320      	addeq	r3, #32
   8b5b6:	f1a3 030b 	sub.w	r3, r3, #11
   8b5ba:	f1b3 0220 	subs.w	r2, r3, #32
   8b5be:	da0c      	bge.n	8b5da <__adddf3+0x16e>
   8b5c0:	320c      	adds	r2, #12
   8b5c2:	dd08      	ble.n	8b5d6 <__adddf3+0x16a>
   8b5c4:	f102 0c14 	add.w	ip, r2, #20
   8b5c8:	f1c2 020c 	rsb	r2, r2, #12
   8b5cc:	fa01 f00c 	lsl.w	r0, r1, ip
   8b5d0:	fa21 f102 	lsr.w	r1, r1, r2
   8b5d4:	e00c      	b.n	8b5f0 <__adddf3+0x184>
   8b5d6:	f102 0214 	add.w	r2, r2, #20
   8b5da:	bfd8      	it	le
   8b5dc:	f1c2 0c20 	rsble	ip, r2, #32
   8b5e0:	fa01 f102 	lsl.w	r1, r1, r2
   8b5e4:	fa20 fc0c 	lsr.w	ip, r0, ip
   8b5e8:	bfdc      	itt	le
   8b5ea:	ea41 010c 	orrle.w	r1, r1, ip
   8b5ee:	4090      	lslle	r0, r2
   8b5f0:	1ae4      	subs	r4, r4, r3
   8b5f2:	bfa2      	ittt	ge
   8b5f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   8b5f8:	4329      	orrge	r1, r5
   8b5fa:	bd30      	popge	{r4, r5, pc}
   8b5fc:	ea6f 0404 	mvn.w	r4, r4
   8b600:	3c1f      	subs	r4, #31
   8b602:	da1c      	bge.n	8b63e <__adddf3+0x1d2>
   8b604:	340c      	adds	r4, #12
   8b606:	dc0e      	bgt.n	8b626 <__adddf3+0x1ba>
   8b608:	f104 0414 	add.w	r4, r4, #20
   8b60c:	f1c4 0220 	rsb	r2, r4, #32
   8b610:	fa20 f004 	lsr.w	r0, r0, r4
   8b614:	fa01 f302 	lsl.w	r3, r1, r2
   8b618:	ea40 0003 	orr.w	r0, r0, r3
   8b61c:	fa21 f304 	lsr.w	r3, r1, r4
   8b620:	ea45 0103 	orr.w	r1, r5, r3
   8b624:	bd30      	pop	{r4, r5, pc}
   8b626:	f1c4 040c 	rsb	r4, r4, #12
   8b62a:	f1c4 0220 	rsb	r2, r4, #32
   8b62e:	fa20 f002 	lsr.w	r0, r0, r2
   8b632:	fa01 f304 	lsl.w	r3, r1, r4
   8b636:	ea40 0003 	orr.w	r0, r0, r3
   8b63a:	4629      	mov	r1, r5
   8b63c:	bd30      	pop	{r4, r5, pc}
   8b63e:	fa21 f004 	lsr.w	r0, r1, r4
   8b642:	4629      	mov	r1, r5
   8b644:	bd30      	pop	{r4, r5, pc}
   8b646:	f094 0f00 	teq	r4, #0
   8b64a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   8b64e:	bf06      	itte	eq
   8b650:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   8b654:	3401      	addeq	r4, #1
   8b656:	3d01      	subne	r5, #1
   8b658:	e74e      	b.n	8b4f8 <__adddf3+0x8c>
   8b65a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8b65e:	bf18      	it	ne
   8b660:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   8b664:	d029      	beq.n	8b6ba <__adddf3+0x24e>
   8b666:	ea94 0f05 	teq	r4, r5
   8b66a:	bf08      	it	eq
   8b66c:	ea90 0f02 	teqeq	r0, r2
   8b670:	d005      	beq.n	8b67e <__adddf3+0x212>
   8b672:	ea54 0c00 	orrs.w	ip, r4, r0
   8b676:	bf04      	itt	eq
   8b678:	4619      	moveq	r1, r3
   8b67a:	4610      	moveq	r0, r2
   8b67c:	bd30      	pop	{r4, r5, pc}
   8b67e:	ea91 0f03 	teq	r1, r3
   8b682:	bf1e      	ittt	ne
   8b684:	2100      	movne	r1, #0
   8b686:	2000      	movne	r0, #0
   8b688:	bd30      	popne	{r4, r5, pc}
   8b68a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   8b68e:	d105      	bne.n	8b69c <__adddf3+0x230>
   8b690:	0040      	lsls	r0, r0, #1
   8b692:	4149      	adcs	r1, r1
   8b694:	bf28      	it	cs
   8b696:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   8b69a:	bd30      	pop	{r4, r5, pc}
   8b69c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   8b6a0:	bf3c      	itt	cc
   8b6a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   8b6a6:	bd30      	popcc	{r4, r5, pc}
   8b6a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   8b6ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   8b6b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   8b6b4:	f04f 0000 	mov.w	r0, #0
   8b6b8:	bd30      	pop	{r4, r5, pc}
   8b6ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8b6be:	bf1a      	itte	ne
   8b6c0:	4619      	movne	r1, r3
   8b6c2:	4610      	movne	r0, r2
   8b6c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   8b6c8:	bf1c      	itt	ne
   8b6ca:	460b      	movne	r3, r1
   8b6cc:	4602      	movne	r2, r0
   8b6ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8b6d2:	bf06      	itte	eq
   8b6d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   8b6d8:	ea91 0f03 	teqeq	r1, r3
   8b6dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   8b6e0:	bd30      	pop	{r4, r5, pc}
   8b6e2:	bf00      	nop

0008b6e4 <__aeabi_ui2d>:
   8b6e4:	f090 0f00 	teq	r0, #0
   8b6e8:	bf04      	itt	eq
   8b6ea:	2100      	moveq	r1, #0
   8b6ec:	4770      	bxeq	lr
   8b6ee:	b530      	push	{r4, r5, lr}
   8b6f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8b6f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
   8b6f8:	f04f 0500 	mov.w	r5, #0
   8b6fc:	f04f 0100 	mov.w	r1, #0
   8b700:	e750      	b.n	8b5a4 <__adddf3+0x138>
   8b702:	bf00      	nop

0008b704 <__aeabi_i2d>:
   8b704:	f090 0f00 	teq	r0, #0
   8b708:	bf04      	itt	eq
   8b70a:	2100      	moveq	r1, #0
   8b70c:	4770      	bxeq	lr
   8b70e:	b530      	push	{r4, r5, lr}
   8b710:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8b714:	f104 0432 	add.w	r4, r4, #50	; 0x32
   8b718:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   8b71c:	bf48      	it	mi
   8b71e:	4240      	negmi	r0, r0
   8b720:	f04f 0100 	mov.w	r1, #0
   8b724:	e73e      	b.n	8b5a4 <__adddf3+0x138>
   8b726:	bf00      	nop

0008b728 <__aeabi_f2d>:
   8b728:	0042      	lsls	r2, r0, #1
   8b72a:	ea4f 01e2 	mov.w	r1, r2, asr #3
   8b72e:	ea4f 0131 	mov.w	r1, r1, rrx
   8b732:	ea4f 7002 	mov.w	r0, r2, lsl #28
   8b736:	bf1f      	itttt	ne
   8b738:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   8b73c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   8b740:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   8b744:	4770      	bxne	lr
   8b746:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
   8b74a:	bf08      	it	eq
   8b74c:	4770      	bxeq	lr
   8b74e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
   8b752:	bf04      	itt	eq
   8b754:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
   8b758:	4770      	bxeq	lr
   8b75a:	b530      	push	{r4, r5, lr}
   8b75c:	f44f 7460 	mov.w	r4, #896	; 0x380
   8b760:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   8b764:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   8b768:	e71c      	b.n	8b5a4 <__adddf3+0x138>
   8b76a:	bf00      	nop

0008b76c <__aeabi_ul2d>:
   8b76c:	ea50 0201 	orrs.w	r2, r0, r1
   8b770:	bf08      	it	eq
   8b772:	4770      	bxeq	lr
   8b774:	b530      	push	{r4, r5, lr}
   8b776:	f04f 0500 	mov.w	r5, #0
   8b77a:	e00a      	b.n	8b792 <__aeabi_l2d+0x16>

0008b77c <__aeabi_l2d>:
   8b77c:	ea50 0201 	orrs.w	r2, r0, r1
   8b780:	bf08      	it	eq
   8b782:	4770      	bxeq	lr
   8b784:	b530      	push	{r4, r5, lr}
   8b786:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   8b78a:	d502      	bpl.n	8b792 <__aeabi_l2d+0x16>
   8b78c:	4240      	negs	r0, r0
   8b78e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8b792:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8b796:	f104 0432 	add.w	r4, r4, #50	; 0x32
   8b79a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   8b79e:	f43f aed8 	beq.w	8b552 <__adddf3+0xe6>
   8b7a2:	f04f 0203 	mov.w	r2, #3
   8b7a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8b7aa:	bf18      	it	ne
   8b7ac:	3203      	addne	r2, #3
   8b7ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8b7b2:	bf18      	it	ne
   8b7b4:	3203      	addne	r2, #3
   8b7b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   8b7ba:	f1c2 0320 	rsb	r3, r2, #32
   8b7be:	fa00 fc03 	lsl.w	ip, r0, r3
   8b7c2:	fa20 f002 	lsr.w	r0, r0, r2
   8b7c6:	fa01 fe03 	lsl.w	lr, r1, r3
   8b7ca:	ea40 000e 	orr.w	r0, r0, lr
   8b7ce:	fa21 f102 	lsr.w	r1, r1, r2
   8b7d2:	4414      	add	r4, r2
   8b7d4:	e6bd      	b.n	8b552 <__adddf3+0xe6>
   8b7d6:	bf00      	nop

0008b7d8 <__aeabi_dmul>:
   8b7d8:	b570      	push	{r4, r5, r6, lr}
   8b7da:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8b7de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8b7e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8b7e6:	bf1d      	ittte	ne
   8b7e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   8b7ec:	ea94 0f0c 	teqne	r4, ip
   8b7f0:	ea95 0f0c 	teqne	r5, ip
   8b7f4:	f000 f8de 	bleq	8b9b4 <__aeabi_dmul+0x1dc>
   8b7f8:	442c      	add	r4, r5
   8b7fa:	ea81 0603 	eor.w	r6, r1, r3
   8b7fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   8b802:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   8b806:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   8b80a:	bf18      	it	ne
   8b80c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   8b810:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8b814:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   8b818:	d038      	beq.n	8b88c <__aeabi_dmul+0xb4>
   8b81a:	fba0 ce02 	umull	ip, lr, r0, r2
   8b81e:	f04f 0500 	mov.w	r5, #0
   8b822:	fbe1 e502 	umlal	lr, r5, r1, r2
   8b826:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   8b82a:	fbe0 e503 	umlal	lr, r5, r0, r3
   8b82e:	f04f 0600 	mov.w	r6, #0
   8b832:	fbe1 5603 	umlal	r5, r6, r1, r3
   8b836:	f09c 0f00 	teq	ip, #0
   8b83a:	bf18      	it	ne
   8b83c:	f04e 0e01 	orrne.w	lr, lr, #1
   8b840:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   8b844:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   8b848:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   8b84c:	d204      	bcs.n	8b858 <__aeabi_dmul+0x80>
   8b84e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   8b852:	416d      	adcs	r5, r5
   8b854:	eb46 0606 	adc.w	r6, r6, r6
   8b858:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   8b85c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   8b860:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   8b864:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   8b868:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   8b86c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   8b870:	bf88      	it	hi
   8b872:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   8b876:	d81e      	bhi.n	8b8b6 <__aeabi_dmul+0xde>
   8b878:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   8b87c:	bf08      	it	eq
   8b87e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   8b882:	f150 0000 	adcs.w	r0, r0, #0
   8b886:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8b88a:	bd70      	pop	{r4, r5, r6, pc}
   8b88c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   8b890:	ea46 0101 	orr.w	r1, r6, r1
   8b894:	ea40 0002 	orr.w	r0, r0, r2
   8b898:	ea81 0103 	eor.w	r1, r1, r3
   8b89c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   8b8a0:	bfc2      	ittt	gt
   8b8a2:	ebd4 050c 	rsbsgt	r5, r4, ip
   8b8a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8b8aa:	bd70      	popgt	{r4, r5, r6, pc}
   8b8ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8b8b0:	f04f 0e00 	mov.w	lr, #0
   8b8b4:	3c01      	subs	r4, #1
   8b8b6:	f300 80ab 	bgt.w	8ba10 <__aeabi_dmul+0x238>
   8b8ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
   8b8be:	bfde      	ittt	le
   8b8c0:	2000      	movle	r0, #0
   8b8c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   8b8c6:	bd70      	pople	{r4, r5, r6, pc}
   8b8c8:	f1c4 0400 	rsb	r4, r4, #0
   8b8cc:	3c20      	subs	r4, #32
   8b8ce:	da35      	bge.n	8b93c <__aeabi_dmul+0x164>
   8b8d0:	340c      	adds	r4, #12
   8b8d2:	dc1b      	bgt.n	8b90c <__aeabi_dmul+0x134>
   8b8d4:	f104 0414 	add.w	r4, r4, #20
   8b8d8:	f1c4 0520 	rsb	r5, r4, #32
   8b8dc:	fa00 f305 	lsl.w	r3, r0, r5
   8b8e0:	fa20 f004 	lsr.w	r0, r0, r4
   8b8e4:	fa01 f205 	lsl.w	r2, r1, r5
   8b8e8:	ea40 0002 	orr.w	r0, r0, r2
   8b8ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   8b8f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   8b8f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   8b8f8:	fa21 f604 	lsr.w	r6, r1, r4
   8b8fc:	eb42 0106 	adc.w	r1, r2, r6
   8b900:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8b904:	bf08      	it	eq
   8b906:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8b90a:	bd70      	pop	{r4, r5, r6, pc}
   8b90c:	f1c4 040c 	rsb	r4, r4, #12
   8b910:	f1c4 0520 	rsb	r5, r4, #32
   8b914:	fa00 f304 	lsl.w	r3, r0, r4
   8b918:	fa20 f005 	lsr.w	r0, r0, r5
   8b91c:	fa01 f204 	lsl.w	r2, r1, r4
   8b920:	ea40 0002 	orr.w	r0, r0, r2
   8b924:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8b928:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   8b92c:	f141 0100 	adc.w	r1, r1, #0
   8b930:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8b934:	bf08      	it	eq
   8b936:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8b93a:	bd70      	pop	{r4, r5, r6, pc}
   8b93c:	f1c4 0520 	rsb	r5, r4, #32
   8b940:	fa00 f205 	lsl.w	r2, r0, r5
   8b944:	ea4e 0e02 	orr.w	lr, lr, r2
   8b948:	fa20 f304 	lsr.w	r3, r0, r4
   8b94c:	fa01 f205 	lsl.w	r2, r1, r5
   8b950:	ea43 0302 	orr.w	r3, r3, r2
   8b954:	fa21 f004 	lsr.w	r0, r1, r4
   8b958:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8b95c:	fa21 f204 	lsr.w	r2, r1, r4
   8b960:	ea20 0002 	bic.w	r0, r0, r2
   8b964:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   8b968:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8b96c:	bf08      	it	eq
   8b96e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8b972:	bd70      	pop	{r4, r5, r6, pc}
   8b974:	f094 0f00 	teq	r4, #0
   8b978:	d10f      	bne.n	8b99a <__aeabi_dmul+0x1c2>
   8b97a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   8b97e:	0040      	lsls	r0, r0, #1
   8b980:	eb41 0101 	adc.w	r1, r1, r1
   8b984:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8b988:	bf08      	it	eq
   8b98a:	3c01      	subeq	r4, #1
   8b98c:	d0f7      	beq.n	8b97e <__aeabi_dmul+0x1a6>
   8b98e:	ea41 0106 	orr.w	r1, r1, r6
   8b992:	f095 0f00 	teq	r5, #0
   8b996:	bf18      	it	ne
   8b998:	4770      	bxne	lr
   8b99a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   8b99e:	0052      	lsls	r2, r2, #1
   8b9a0:	eb43 0303 	adc.w	r3, r3, r3
   8b9a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   8b9a8:	bf08      	it	eq
   8b9aa:	3d01      	subeq	r5, #1
   8b9ac:	d0f7      	beq.n	8b99e <__aeabi_dmul+0x1c6>
   8b9ae:	ea43 0306 	orr.w	r3, r3, r6
   8b9b2:	4770      	bx	lr
   8b9b4:	ea94 0f0c 	teq	r4, ip
   8b9b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   8b9bc:	bf18      	it	ne
   8b9be:	ea95 0f0c 	teqne	r5, ip
   8b9c2:	d00c      	beq.n	8b9de <__aeabi_dmul+0x206>
   8b9c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8b9c8:	bf18      	it	ne
   8b9ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8b9ce:	d1d1      	bne.n	8b974 <__aeabi_dmul+0x19c>
   8b9d0:	ea81 0103 	eor.w	r1, r1, r3
   8b9d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8b9d8:	f04f 0000 	mov.w	r0, #0
   8b9dc:	bd70      	pop	{r4, r5, r6, pc}
   8b9de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8b9e2:	bf06      	itte	eq
   8b9e4:	4610      	moveq	r0, r2
   8b9e6:	4619      	moveq	r1, r3
   8b9e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8b9ec:	d019      	beq.n	8ba22 <__aeabi_dmul+0x24a>
   8b9ee:	ea94 0f0c 	teq	r4, ip
   8b9f2:	d102      	bne.n	8b9fa <__aeabi_dmul+0x222>
   8b9f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   8b9f8:	d113      	bne.n	8ba22 <__aeabi_dmul+0x24a>
   8b9fa:	ea95 0f0c 	teq	r5, ip
   8b9fe:	d105      	bne.n	8ba0c <__aeabi_dmul+0x234>
   8ba00:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   8ba04:	bf1c      	itt	ne
   8ba06:	4610      	movne	r0, r2
   8ba08:	4619      	movne	r1, r3
   8ba0a:	d10a      	bne.n	8ba22 <__aeabi_dmul+0x24a>
   8ba0c:	ea81 0103 	eor.w	r1, r1, r3
   8ba10:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8ba14:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   8ba18:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   8ba1c:	f04f 0000 	mov.w	r0, #0
   8ba20:	bd70      	pop	{r4, r5, r6, pc}
   8ba22:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   8ba26:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   8ba2a:	bd70      	pop	{r4, r5, r6, pc}

0008ba2c <__aeabi_ddiv>:
   8ba2c:	b570      	push	{r4, r5, r6, lr}
   8ba2e:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8ba32:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8ba36:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8ba3a:	bf1d      	ittte	ne
   8ba3c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   8ba40:	ea94 0f0c 	teqne	r4, ip
   8ba44:	ea95 0f0c 	teqne	r5, ip
   8ba48:	f000 f8a7 	bleq	8bb9a <__aeabi_ddiv+0x16e>
   8ba4c:	eba4 0405 	sub.w	r4, r4, r5
   8ba50:	ea81 0e03 	eor.w	lr, r1, r3
   8ba54:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   8ba58:	ea4f 3101 	mov.w	r1, r1, lsl #12
   8ba5c:	f000 8088 	beq.w	8bb70 <__aeabi_ddiv+0x144>
   8ba60:	ea4f 3303 	mov.w	r3, r3, lsl #12
   8ba64:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   8ba68:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   8ba6c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   8ba70:	ea4f 2202 	mov.w	r2, r2, lsl #8
   8ba74:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   8ba78:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   8ba7c:	ea4f 2600 	mov.w	r6, r0, lsl #8
   8ba80:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   8ba84:	429d      	cmp	r5, r3
   8ba86:	bf08      	it	eq
   8ba88:	4296      	cmpeq	r6, r2
   8ba8a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   8ba8e:	f504 7440 	add.w	r4, r4, #768	; 0x300
   8ba92:	d202      	bcs.n	8ba9a <__aeabi_ddiv+0x6e>
   8ba94:	085b      	lsrs	r3, r3, #1
   8ba96:	ea4f 0232 	mov.w	r2, r2, rrx
   8ba9a:	1ab6      	subs	r6, r6, r2
   8ba9c:	eb65 0503 	sbc.w	r5, r5, r3
   8baa0:	085b      	lsrs	r3, r3, #1
   8baa2:	ea4f 0232 	mov.w	r2, r2, rrx
   8baa6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   8baaa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   8baae:	ebb6 0e02 	subs.w	lr, r6, r2
   8bab2:	eb75 0e03 	sbcs.w	lr, r5, r3
   8bab6:	bf22      	ittt	cs
   8bab8:	1ab6      	subcs	r6, r6, r2
   8baba:	4675      	movcs	r5, lr
   8babc:	ea40 000c 	orrcs.w	r0, r0, ip
   8bac0:	085b      	lsrs	r3, r3, #1
   8bac2:	ea4f 0232 	mov.w	r2, r2, rrx
   8bac6:	ebb6 0e02 	subs.w	lr, r6, r2
   8baca:	eb75 0e03 	sbcs.w	lr, r5, r3
   8bace:	bf22      	ittt	cs
   8bad0:	1ab6      	subcs	r6, r6, r2
   8bad2:	4675      	movcs	r5, lr
   8bad4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   8bad8:	085b      	lsrs	r3, r3, #1
   8bada:	ea4f 0232 	mov.w	r2, r2, rrx
   8bade:	ebb6 0e02 	subs.w	lr, r6, r2
   8bae2:	eb75 0e03 	sbcs.w	lr, r5, r3
   8bae6:	bf22      	ittt	cs
   8bae8:	1ab6      	subcs	r6, r6, r2
   8baea:	4675      	movcs	r5, lr
   8baec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   8baf0:	085b      	lsrs	r3, r3, #1
   8baf2:	ea4f 0232 	mov.w	r2, r2, rrx
   8baf6:	ebb6 0e02 	subs.w	lr, r6, r2
   8bafa:	eb75 0e03 	sbcs.w	lr, r5, r3
   8bafe:	bf22      	ittt	cs
   8bb00:	1ab6      	subcs	r6, r6, r2
   8bb02:	4675      	movcs	r5, lr
   8bb04:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   8bb08:	ea55 0e06 	orrs.w	lr, r5, r6
   8bb0c:	d018      	beq.n	8bb40 <__aeabi_ddiv+0x114>
   8bb0e:	ea4f 1505 	mov.w	r5, r5, lsl #4
   8bb12:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   8bb16:	ea4f 1606 	mov.w	r6, r6, lsl #4
   8bb1a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   8bb1e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   8bb22:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   8bb26:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   8bb2a:	d1c0      	bne.n	8baae <__aeabi_ddiv+0x82>
   8bb2c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8bb30:	d10b      	bne.n	8bb4a <__aeabi_ddiv+0x11e>
   8bb32:	ea41 0100 	orr.w	r1, r1, r0
   8bb36:	f04f 0000 	mov.w	r0, #0
   8bb3a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   8bb3e:	e7b6      	b.n	8baae <__aeabi_ddiv+0x82>
   8bb40:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8bb44:	bf04      	itt	eq
   8bb46:	4301      	orreq	r1, r0
   8bb48:	2000      	moveq	r0, #0
   8bb4a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   8bb4e:	bf88      	it	hi
   8bb50:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   8bb54:	f63f aeaf 	bhi.w	8b8b6 <__aeabi_dmul+0xde>
   8bb58:	ebb5 0c03 	subs.w	ip, r5, r3
   8bb5c:	bf04      	itt	eq
   8bb5e:	ebb6 0c02 	subseq.w	ip, r6, r2
   8bb62:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   8bb66:	f150 0000 	adcs.w	r0, r0, #0
   8bb6a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8bb6e:	bd70      	pop	{r4, r5, r6, pc}
   8bb70:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   8bb74:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   8bb78:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   8bb7c:	bfc2      	ittt	gt
   8bb7e:	ebd4 050c 	rsbsgt	r5, r4, ip
   8bb82:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8bb86:	bd70      	popgt	{r4, r5, r6, pc}
   8bb88:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8bb8c:	f04f 0e00 	mov.w	lr, #0
   8bb90:	3c01      	subs	r4, #1
   8bb92:	e690      	b.n	8b8b6 <__aeabi_dmul+0xde>
   8bb94:	ea45 0e06 	orr.w	lr, r5, r6
   8bb98:	e68d      	b.n	8b8b6 <__aeabi_dmul+0xde>
   8bb9a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   8bb9e:	ea94 0f0c 	teq	r4, ip
   8bba2:	bf08      	it	eq
   8bba4:	ea95 0f0c 	teqeq	r5, ip
   8bba8:	f43f af3b 	beq.w	8ba22 <__aeabi_dmul+0x24a>
   8bbac:	ea94 0f0c 	teq	r4, ip
   8bbb0:	d10a      	bne.n	8bbc8 <__aeabi_ddiv+0x19c>
   8bbb2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8bbb6:	f47f af34 	bne.w	8ba22 <__aeabi_dmul+0x24a>
   8bbba:	ea95 0f0c 	teq	r5, ip
   8bbbe:	f47f af25 	bne.w	8ba0c <__aeabi_dmul+0x234>
   8bbc2:	4610      	mov	r0, r2
   8bbc4:	4619      	mov	r1, r3
   8bbc6:	e72c      	b.n	8ba22 <__aeabi_dmul+0x24a>
   8bbc8:	ea95 0f0c 	teq	r5, ip
   8bbcc:	d106      	bne.n	8bbdc <__aeabi_ddiv+0x1b0>
   8bbce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   8bbd2:	f43f aefd 	beq.w	8b9d0 <__aeabi_dmul+0x1f8>
   8bbd6:	4610      	mov	r0, r2
   8bbd8:	4619      	mov	r1, r3
   8bbda:	e722      	b.n	8ba22 <__aeabi_dmul+0x24a>
   8bbdc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8bbe0:	bf18      	it	ne
   8bbe2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8bbe6:	f47f aec5 	bne.w	8b974 <__aeabi_dmul+0x19c>
   8bbea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   8bbee:	f47f af0d 	bne.w	8ba0c <__aeabi_dmul+0x234>
   8bbf2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   8bbf6:	f47f aeeb 	bne.w	8b9d0 <__aeabi_dmul+0x1f8>
   8bbfa:	e712      	b.n	8ba22 <__aeabi_dmul+0x24a>

0008bbfc <__gedf2>:
   8bbfc:	f04f 3cff 	mov.w	ip, #4294967295
   8bc00:	e006      	b.n	8bc10 <__cmpdf2+0x4>
   8bc02:	bf00      	nop

0008bc04 <__ledf2>:
   8bc04:	f04f 0c01 	mov.w	ip, #1
   8bc08:	e002      	b.n	8bc10 <__cmpdf2+0x4>
   8bc0a:	bf00      	nop

0008bc0c <__cmpdf2>:
   8bc0c:	f04f 0c01 	mov.w	ip, #1
   8bc10:	f84d cd04 	str.w	ip, [sp, #-4]!
   8bc14:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   8bc18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8bc1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   8bc20:	bf18      	it	ne
   8bc22:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   8bc26:	d01b      	beq.n	8bc60 <__cmpdf2+0x54>
   8bc28:	b001      	add	sp, #4
   8bc2a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   8bc2e:	bf0c      	ite	eq
   8bc30:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   8bc34:	ea91 0f03 	teqne	r1, r3
   8bc38:	bf02      	ittt	eq
   8bc3a:	ea90 0f02 	teqeq	r0, r2
   8bc3e:	2000      	moveq	r0, #0
   8bc40:	4770      	bxeq	lr
   8bc42:	f110 0f00 	cmn.w	r0, #0
   8bc46:	ea91 0f03 	teq	r1, r3
   8bc4a:	bf58      	it	pl
   8bc4c:	4299      	cmppl	r1, r3
   8bc4e:	bf08      	it	eq
   8bc50:	4290      	cmpeq	r0, r2
   8bc52:	bf2c      	ite	cs
   8bc54:	17d8      	asrcs	r0, r3, #31
   8bc56:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   8bc5a:	f040 0001 	orr.w	r0, r0, #1
   8bc5e:	4770      	bx	lr
   8bc60:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   8bc64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8bc68:	d102      	bne.n	8bc70 <__cmpdf2+0x64>
   8bc6a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   8bc6e:	d107      	bne.n	8bc80 <__cmpdf2+0x74>
   8bc70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   8bc74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8bc78:	d1d6      	bne.n	8bc28 <__cmpdf2+0x1c>
   8bc7a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   8bc7e:	d0d3      	beq.n	8bc28 <__cmpdf2+0x1c>
   8bc80:	f85d 0b04 	ldr.w	r0, [sp], #4
   8bc84:	4770      	bx	lr
   8bc86:	bf00      	nop

0008bc88 <__aeabi_cdrcmple>:
   8bc88:	4684      	mov	ip, r0
   8bc8a:	4610      	mov	r0, r2
   8bc8c:	4662      	mov	r2, ip
   8bc8e:	468c      	mov	ip, r1
   8bc90:	4619      	mov	r1, r3
   8bc92:	4663      	mov	r3, ip
   8bc94:	e000      	b.n	8bc98 <__aeabi_cdcmpeq>
   8bc96:	bf00      	nop

0008bc98 <__aeabi_cdcmpeq>:
   8bc98:	b501      	push	{r0, lr}
   8bc9a:	f7ff ffb7 	bl	8bc0c <__cmpdf2>
   8bc9e:	2800      	cmp	r0, #0
   8bca0:	bf48      	it	mi
   8bca2:	f110 0f00 	cmnmi.w	r0, #0
   8bca6:	bd01      	pop	{r0, pc}

0008bca8 <__aeabi_dcmpeq>:
   8bca8:	f84d ed08 	str.w	lr, [sp, #-8]!
   8bcac:	f7ff fff4 	bl	8bc98 <__aeabi_cdcmpeq>
   8bcb0:	bf0c      	ite	eq
   8bcb2:	2001      	moveq	r0, #1
   8bcb4:	2000      	movne	r0, #0
   8bcb6:	f85d fb08 	ldr.w	pc, [sp], #8
   8bcba:	bf00      	nop

0008bcbc <__aeabi_dcmplt>:
   8bcbc:	f84d ed08 	str.w	lr, [sp, #-8]!
   8bcc0:	f7ff ffea 	bl	8bc98 <__aeabi_cdcmpeq>
   8bcc4:	bf34      	ite	cc
   8bcc6:	2001      	movcc	r0, #1
   8bcc8:	2000      	movcs	r0, #0
   8bcca:	f85d fb08 	ldr.w	pc, [sp], #8
   8bcce:	bf00      	nop

0008bcd0 <__aeabi_dcmple>:
   8bcd0:	f84d ed08 	str.w	lr, [sp, #-8]!
   8bcd4:	f7ff ffe0 	bl	8bc98 <__aeabi_cdcmpeq>
   8bcd8:	bf94      	ite	ls
   8bcda:	2001      	movls	r0, #1
   8bcdc:	2000      	movhi	r0, #0
   8bcde:	f85d fb08 	ldr.w	pc, [sp], #8
   8bce2:	bf00      	nop

0008bce4 <__aeabi_dcmpge>:
   8bce4:	f84d ed08 	str.w	lr, [sp, #-8]!
   8bce8:	f7ff ffce 	bl	8bc88 <__aeabi_cdrcmple>
   8bcec:	bf94      	ite	ls
   8bcee:	2001      	movls	r0, #1
   8bcf0:	2000      	movhi	r0, #0
   8bcf2:	f85d fb08 	ldr.w	pc, [sp], #8
   8bcf6:	bf00      	nop

0008bcf8 <__aeabi_dcmpgt>:
   8bcf8:	f84d ed08 	str.w	lr, [sp, #-8]!
   8bcfc:	f7ff ffc4 	bl	8bc88 <__aeabi_cdrcmple>
   8bd00:	bf34      	ite	cc
   8bd02:	2001      	movcc	r0, #1
   8bd04:	2000      	movcs	r0, #0
   8bd06:	f85d fb08 	ldr.w	pc, [sp], #8
   8bd0a:	bf00      	nop

0008bd0c <__aeabi_dcmpun>:
   8bd0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   8bd10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8bd14:	d102      	bne.n	8bd1c <__aeabi_dcmpun+0x10>
   8bd16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   8bd1a:	d10a      	bne.n	8bd32 <__aeabi_dcmpun+0x26>
   8bd1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   8bd20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8bd24:	d102      	bne.n	8bd2c <__aeabi_dcmpun+0x20>
   8bd26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   8bd2a:	d102      	bne.n	8bd32 <__aeabi_dcmpun+0x26>
   8bd2c:	f04f 0000 	mov.w	r0, #0
   8bd30:	4770      	bx	lr
   8bd32:	f04f 0001 	mov.w	r0, #1
   8bd36:	4770      	bx	lr

0008bd38 <__aeabi_d2iz>:
   8bd38:	ea4f 0241 	mov.w	r2, r1, lsl #1
   8bd3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   8bd40:	d215      	bcs.n	8bd6e <__aeabi_d2iz+0x36>
   8bd42:	d511      	bpl.n	8bd68 <__aeabi_d2iz+0x30>
   8bd44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   8bd48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   8bd4c:	d912      	bls.n	8bd74 <__aeabi_d2iz+0x3c>
   8bd4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   8bd52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   8bd56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   8bd5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   8bd5e:	fa23 f002 	lsr.w	r0, r3, r2
   8bd62:	bf18      	it	ne
   8bd64:	4240      	negne	r0, r0
   8bd66:	4770      	bx	lr
   8bd68:	f04f 0000 	mov.w	r0, #0
   8bd6c:	4770      	bx	lr
   8bd6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   8bd72:	d105      	bne.n	8bd80 <__aeabi_d2iz+0x48>
   8bd74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   8bd78:	bf08      	it	eq
   8bd7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   8bd7e:	4770      	bx	lr
   8bd80:	f04f 0000 	mov.w	r0, #0
   8bd84:	4770      	bx	lr
   8bd86:	bf00      	nop

0008bd88 <__aeabi_uldivmod>:
   8bd88:	b953      	cbnz	r3, 8bda0 <__aeabi_uldivmod+0x18>
   8bd8a:	b94a      	cbnz	r2, 8bda0 <__aeabi_uldivmod+0x18>
   8bd8c:	2900      	cmp	r1, #0
   8bd8e:	bf08      	it	eq
   8bd90:	2800      	cmpeq	r0, #0
   8bd92:	bf1c      	itt	ne
   8bd94:	f04f 31ff 	movne.w	r1, #4294967295
   8bd98:	f04f 30ff 	movne.w	r0, #4294967295
   8bd9c:	f000 b976 	b.w	8c08c <__aeabi_idiv0>
   8bda0:	f1ad 0c08 	sub.w	ip, sp, #8
   8bda4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   8bda8:	f000 f806 	bl	8bdb8 <__udivmoddi4>
   8bdac:	f8dd e004 	ldr.w	lr, [sp, #4]
   8bdb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   8bdb4:	b004      	add	sp, #16
   8bdb6:	4770      	bx	lr

0008bdb8 <__udivmoddi4>:
   8bdb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8bdbc:	9e08      	ldr	r6, [sp, #32]
   8bdbe:	460d      	mov	r5, r1
   8bdc0:	4604      	mov	r4, r0
   8bdc2:	4688      	mov	r8, r1
   8bdc4:	2b00      	cmp	r3, #0
   8bdc6:	d14d      	bne.n	8be64 <__udivmoddi4+0xac>
   8bdc8:	428a      	cmp	r2, r1
   8bdca:	4694      	mov	ip, r2
   8bdcc:	d968      	bls.n	8bea0 <__udivmoddi4+0xe8>
   8bdce:	fab2 f282 	clz	r2, r2
   8bdd2:	b152      	cbz	r2, 8bdea <__udivmoddi4+0x32>
   8bdd4:	fa01 f302 	lsl.w	r3, r1, r2
   8bdd8:	f1c2 0120 	rsb	r1, r2, #32
   8bddc:	fa20 f101 	lsr.w	r1, r0, r1
   8bde0:	fa0c fc02 	lsl.w	ip, ip, r2
   8bde4:	ea41 0803 	orr.w	r8, r1, r3
   8bde8:	4094      	lsls	r4, r2
   8bdea:	ea4f 411c 	mov.w	r1, ip, lsr #16
   8bdee:	fbb8 f7f1 	udiv	r7, r8, r1
   8bdf2:	fa1f fe8c 	uxth.w	lr, ip
   8bdf6:	fb01 8817 	mls	r8, r1, r7, r8
   8bdfa:	fb07 f00e 	mul.w	r0, r7, lr
   8bdfe:	0c23      	lsrs	r3, r4, #16
   8be00:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   8be04:	4298      	cmp	r0, r3
   8be06:	d90a      	bls.n	8be1e <__udivmoddi4+0x66>
   8be08:	eb1c 0303 	adds.w	r3, ip, r3
   8be0c:	f107 35ff 	add.w	r5, r7, #4294967295
   8be10:	f080 811e 	bcs.w	8c050 <__udivmoddi4+0x298>
   8be14:	4298      	cmp	r0, r3
   8be16:	f240 811b 	bls.w	8c050 <__udivmoddi4+0x298>
   8be1a:	3f02      	subs	r7, #2
   8be1c:	4463      	add	r3, ip
   8be1e:	1a1b      	subs	r3, r3, r0
   8be20:	fbb3 f0f1 	udiv	r0, r3, r1
   8be24:	fb01 3310 	mls	r3, r1, r0, r3
   8be28:	fb00 fe0e 	mul.w	lr, r0, lr
   8be2c:	b2a4      	uxth	r4, r4
   8be2e:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
   8be32:	45a6      	cmp	lr, r4
   8be34:	d90a      	bls.n	8be4c <__udivmoddi4+0x94>
   8be36:	eb1c 0404 	adds.w	r4, ip, r4
   8be3a:	f100 33ff 	add.w	r3, r0, #4294967295
   8be3e:	f080 8109 	bcs.w	8c054 <__udivmoddi4+0x29c>
   8be42:	45a6      	cmp	lr, r4
   8be44:	f240 8106 	bls.w	8c054 <__udivmoddi4+0x29c>
   8be48:	4464      	add	r4, ip
   8be4a:	3802      	subs	r0, #2
   8be4c:	2100      	movs	r1, #0
   8be4e:	eba4 040e 	sub.w	r4, r4, lr
   8be52:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
   8be56:	b11e      	cbz	r6, 8be60 <__udivmoddi4+0xa8>
   8be58:	2300      	movs	r3, #0
   8be5a:	40d4      	lsrs	r4, r2
   8be5c:	e9c6 4300 	strd	r4, r3, [r6]
   8be60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8be64:	428b      	cmp	r3, r1
   8be66:	d908      	bls.n	8be7a <__udivmoddi4+0xc2>
   8be68:	2e00      	cmp	r6, #0
   8be6a:	f000 80ee 	beq.w	8c04a <__udivmoddi4+0x292>
   8be6e:	2100      	movs	r1, #0
   8be70:	e9c6 0500 	strd	r0, r5, [r6]
   8be74:	4608      	mov	r0, r1
   8be76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8be7a:	fab3 f183 	clz	r1, r3
   8be7e:	2900      	cmp	r1, #0
   8be80:	d14a      	bne.n	8bf18 <__udivmoddi4+0x160>
   8be82:	42ab      	cmp	r3, r5
   8be84:	d302      	bcc.n	8be8c <__udivmoddi4+0xd4>
   8be86:	4282      	cmp	r2, r0
   8be88:	f200 80fc 	bhi.w	8c084 <__udivmoddi4+0x2cc>
   8be8c:	1a84      	subs	r4, r0, r2
   8be8e:	eb65 0303 	sbc.w	r3, r5, r3
   8be92:	2001      	movs	r0, #1
   8be94:	4698      	mov	r8, r3
   8be96:	2e00      	cmp	r6, #0
   8be98:	d0e2      	beq.n	8be60 <__udivmoddi4+0xa8>
   8be9a:	e9c6 4800 	strd	r4, r8, [r6]
   8be9e:	e7df      	b.n	8be60 <__udivmoddi4+0xa8>
   8bea0:	b902      	cbnz	r2, 8bea4 <__udivmoddi4+0xec>
   8bea2:	deff      	udf	#255	; 0xff
   8bea4:	fab2 f282 	clz	r2, r2
   8bea8:	2a00      	cmp	r2, #0
   8beaa:	f040 8091 	bne.w	8bfd0 <__udivmoddi4+0x218>
   8beae:	eba1 000c 	sub.w	r0, r1, ip
   8beb2:	2101      	movs	r1, #1
   8beb4:	ea4f 471c 	mov.w	r7, ip, lsr #16
   8beb8:	fa1f fe8c 	uxth.w	lr, ip
   8bebc:	fbb0 f3f7 	udiv	r3, r0, r7
   8bec0:	fb07 0013 	mls	r0, r7, r3, r0
   8bec4:	0c25      	lsrs	r5, r4, #16
   8bec6:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
   8beca:	fb0e f003 	mul.w	r0, lr, r3
   8bece:	42a8      	cmp	r0, r5
   8bed0:	d908      	bls.n	8bee4 <__udivmoddi4+0x12c>
   8bed2:	eb1c 0505 	adds.w	r5, ip, r5
   8bed6:	f103 38ff 	add.w	r8, r3, #4294967295
   8beda:	d202      	bcs.n	8bee2 <__udivmoddi4+0x12a>
   8bedc:	42a8      	cmp	r0, r5
   8bede:	f200 80ce 	bhi.w	8c07e <__udivmoddi4+0x2c6>
   8bee2:	4643      	mov	r3, r8
   8bee4:	1a2d      	subs	r5, r5, r0
   8bee6:	fbb5 f0f7 	udiv	r0, r5, r7
   8beea:	fb07 5510 	mls	r5, r7, r0, r5
   8beee:	fb0e fe00 	mul.w	lr, lr, r0
   8bef2:	b2a4      	uxth	r4, r4
   8bef4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   8bef8:	45a6      	cmp	lr, r4
   8befa:	d908      	bls.n	8bf0e <__udivmoddi4+0x156>
   8befc:	eb1c 0404 	adds.w	r4, ip, r4
   8bf00:	f100 35ff 	add.w	r5, r0, #4294967295
   8bf04:	d202      	bcs.n	8bf0c <__udivmoddi4+0x154>
   8bf06:	45a6      	cmp	lr, r4
   8bf08:	f200 80b6 	bhi.w	8c078 <__udivmoddi4+0x2c0>
   8bf0c:	4628      	mov	r0, r5
   8bf0e:	eba4 040e 	sub.w	r4, r4, lr
   8bf12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
   8bf16:	e79e      	b.n	8be56 <__udivmoddi4+0x9e>
   8bf18:	f1c1 0720 	rsb	r7, r1, #32
   8bf1c:	408b      	lsls	r3, r1
   8bf1e:	fa22 fc07 	lsr.w	ip, r2, r7
   8bf22:	ea4c 0c03 	orr.w	ip, ip, r3
   8bf26:	fa25 fa07 	lsr.w	sl, r5, r7
   8bf2a:	ea4f 491c 	mov.w	r9, ip, lsr #16
   8bf2e:	fbba f8f9 	udiv	r8, sl, r9
   8bf32:	fa20 f307 	lsr.w	r3, r0, r7
   8bf36:	fb09 aa18 	mls	sl, r9, r8, sl
   8bf3a:	408d      	lsls	r5, r1
   8bf3c:	fa1f fe8c 	uxth.w	lr, ip
   8bf40:	431d      	orrs	r5, r3
   8bf42:	fa00 f301 	lsl.w	r3, r0, r1
   8bf46:	fb08 f00e 	mul.w	r0, r8, lr
   8bf4a:	0c2c      	lsrs	r4, r5, #16
   8bf4c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
   8bf50:	42a0      	cmp	r0, r4
   8bf52:	fa02 f201 	lsl.w	r2, r2, r1
   8bf56:	d90b      	bls.n	8bf70 <__udivmoddi4+0x1b8>
   8bf58:	eb1c 0404 	adds.w	r4, ip, r4
   8bf5c:	f108 3aff 	add.w	sl, r8, #4294967295
   8bf60:	f080 8088 	bcs.w	8c074 <__udivmoddi4+0x2bc>
   8bf64:	42a0      	cmp	r0, r4
   8bf66:	f240 8085 	bls.w	8c074 <__udivmoddi4+0x2bc>
   8bf6a:	f1a8 0802 	sub.w	r8, r8, #2
   8bf6e:	4464      	add	r4, ip
   8bf70:	1a24      	subs	r4, r4, r0
   8bf72:	fbb4 f0f9 	udiv	r0, r4, r9
   8bf76:	fb09 4410 	mls	r4, r9, r0, r4
   8bf7a:	fb00 fe0e 	mul.w	lr, r0, lr
   8bf7e:	b2ad      	uxth	r5, r5
   8bf80:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
   8bf84:	45a6      	cmp	lr, r4
   8bf86:	d908      	bls.n	8bf9a <__udivmoddi4+0x1e2>
   8bf88:	eb1c 0404 	adds.w	r4, ip, r4
   8bf8c:	f100 35ff 	add.w	r5, r0, #4294967295
   8bf90:	d26c      	bcs.n	8c06c <__udivmoddi4+0x2b4>
   8bf92:	45a6      	cmp	lr, r4
   8bf94:	d96a      	bls.n	8c06c <__udivmoddi4+0x2b4>
   8bf96:	3802      	subs	r0, #2
   8bf98:	4464      	add	r4, ip
   8bf9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
   8bf9e:	fba0 9502 	umull	r9, r5, r0, r2
   8bfa2:	eba4 040e 	sub.w	r4, r4, lr
   8bfa6:	42ac      	cmp	r4, r5
   8bfa8:	46c8      	mov	r8, r9
   8bfaa:	46ae      	mov	lr, r5
   8bfac:	d356      	bcc.n	8c05c <__udivmoddi4+0x2a4>
   8bfae:	d053      	beq.n	8c058 <__udivmoddi4+0x2a0>
   8bfb0:	2e00      	cmp	r6, #0
   8bfb2:	d069      	beq.n	8c088 <__udivmoddi4+0x2d0>
   8bfb4:	ebb3 0208 	subs.w	r2, r3, r8
   8bfb8:	eb64 040e 	sbc.w	r4, r4, lr
   8bfbc:	fa22 f301 	lsr.w	r3, r2, r1
   8bfc0:	fa04 f707 	lsl.w	r7, r4, r7
   8bfc4:	431f      	orrs	r7, r3
   8bfc6:	40cc      	lsrs	r4, r1
   8bfc8:	e9c6 7400 	strd	r7, r4, [r6]
   8bfcc:	2100      	movs	r1, #0
   8bfce:	e747      	b.n	8be60 <__udivmoddi4+0xa8>
   8bfd0:	fa0c fc02 	lsl.w	ip, ip, r2
   8bfd4:	f1c2 0120 	rsb	r1, r2, #32
   8bfd8:	fa25 f301 	lsr.w	r3, r5, r1
   8bfdc:	ea4f 471c 	mov.w	r7, ip, lsr #16
   8bfe0:	fa20 f101 	lsr.w	r1, r0, r1
   8bfe4:	4095      	lsls	r5, r2
   8bfe6:	430d      	orrs	r5, r1
   8bfe8:	fbb3 f1f7 	udiv	r1, r3, r7
   8bfec:	fb07 3311 	mls	r3, r7, r1, r3
   8bff0:	fa1f fe8c 	uxth.w	lr, ip
   8bff4:	0c28      	lsrs	r0, r5, #16
   8bff6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
   8bffa:	fb01 f30e 	mul.w	r3, r1, lr
   8bffe:	4283      	cmp	r3, r0
   8c000:	fa04 f402 	lsl.w	r4, r4, r2
   8c004:	d908      	bls.n	8c018 <__udivmoddi4+0x260>
   8c006:	eb1c 0000 	adds.w	r0, ip, r0
   8c00a:	f101 38ff 	add.w	r8, r1, #4294967295
   8c00e:	d22f      	bcs.n	8c070 <__udivmoddi4+0x2b8>
   8c010:	4283      	cmp	r3, r0
   8c012:	d92d      	bls.n	8c070 <__udivmoddi4+0x2b8>
   8c014:	3902      	subs	r1, #2
   8c016:	4460      	add	r0, ip
   8c018:	1ac0      	subs	r0, r0, r3
   8c01a:	fbb0 f3f7 	udiv	r3, r0, r7
   8c01e:	fb07 0013 	mls	r0, r7, r3, r0
   8c022:	b2ad      	uxth	r5, r5
   8c024:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
   8c028:	fb03 f00e 	mul.w	r0, r3, lr
   8c02c:	42a8      	cmp	r0, r5
   8c02e:	d908      	bls.n	8c042 <__udivmoddi4+0x28a>
   8c030:	eb1c 0505 	adds.w	r5, ip, r5
   8c034:	f103 38ff 	add.w	r8, r3, #4294967295
   8c038:	d216      	bcs.n	8c068 <__udivmoddi4+0x2b0>
   8c03a:	42a8      	cmp	r0, r5
   8c03c:	d914      	bls.n	8c068 <__udivmoddi4+0x2b0>
   8c03e:	3b02      	subs	r3, #2
   8c040:	4465      	add	r5, ip
   8c042:	1a28      	subs	r0, r5, r0
   8c044:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
   8c048:	e738      	b.n	8bebc <__udivmoddi4+0x104>
   8c04a:	4631      	mov	r1, r6
   8c04c:	4630      	mov	r0, r6
   8c04e:	e707      	b.n	8be60 <__udivmoddi4+0xa8>
   8c050:	462f      	mov	r7, r5
   8c052:	e6e4      	b.n	8be1e <__udivmoddi4+0x66>
   8c054:	4618      	mov	r0, r3
   8c056:	e6f9      	b.n	8be4c <__udivmoddi4+0x94>
   8c058:	454b      	cmp	r3, r9
   8c05a:	d2a9      	bcs.n	8bfb0 <__udivmoddi4+0x1f8>
   8c05c:	ebb9 0802 	subs.w	r8, r9, r2
   8c060:	eb65 0e0c 	sbc.w	lr, r5, ip
   8c064:	3801      	subs	r0, #1
   8c066:	e7a3      	b.n	8bfb0 <__udivmoddi4+0x1f8>
   8c068:	4643      	mov	r3, r8
   8c06a:	e7ea      	b.n	8c042 <__udivmoddi4+0x28a>
   8c06c:	4628      	mov	r0, r5
   8c06e:	e794      	b.n	8bf9a <__udivmoddi4+0x1e2>
   8c070:	4641      	mov	r1, r8
   8c072:	e7d1      	b.n	8c018 <__udivmoddi4+0x260>
   8c074:	46d0      	mov	r8, sl
   8c076:	e77b      	b.n	8bf70 <__udivmoddi4+0x1b8>
   8c078:	4464      	add	r4, ip
   8c07a:	3802      	subs	r0, #2
   8c07c:	e747      	b.n	8bf0e <__udivmoddi4+0x156>
   8c07e:	3b02      	subs	r3, #2
   8c080:	4465      	add	r5, ip
   8c082:	e72f      	b.n	8bee4 <__udivmoddi4+0x12c>
   8c084:	4608      	mov	r0, r1
   8c086:	e706      	b.n	8be96 <__udivmoddi4+0xde>
   8c088:	4631      	mov	r1, r6
   8c08a:	e6e9      	b.n	8be60 <__udivmoddi4+0xa8>

0008c08c <__aeabi_idiv0>:
   8c08c:	4770      	bx	lr
   8c08e:	bf00      	nop
   8c090:	78383025 	.word	0x78383025
   8c094:	00000000 	.word	0x00000000
   8c098:	2074634f 	.word	0x2074634f
   8c09c:	32203620 	.word	0x32203620
   8c0a0:	00313230 	.word	0x00313230
   8c0a4:	323a3431 	.word	0x323a3431
   8c0a8:	33343a32 	.word	0x33343a32
   8c0ac:	00000000 	.word	0x00000000
   8c0b0:	70696843 	.word	0x70696843
   8c0b4:	73696857 	.word	0x73696857
   8c0b8:	65726570 	.word	0x65726570
   8c0bc:	57432d72 	.word	0x57432d72
   8c0c0:	20353033 	.word	0x20353033
   8c0c4:	696c6e4f 	.word	0x696c6e4f
   8c0c8:	202e656e 	.word	0x202e656e
   8c0cc:	6d726946 	.word	0x6d726946
   8c0d0:	65726177 	.word	0x65726177
   8c0d4:	69756220 	.word	0x69756220
   8c0d8:	203a646c 	.word	0x203a646c
   8c0dc:	252f7325 	.word	0x252f7325
   8c0e0:	00000a73 	.word	0x00000a73
   8c0e4:	69726553 	.word	0x69726553
   8c0e8:	6e206c61 	.word	0x6e206c61
   8c0ec:	65626d75 	.word	0x65626d75
   8c0f0:	25203a72 	.word	0x25203a72
   8c0f4:	00000a73 	.word	0x00000a73
   8c0f8:	74746553 	.word	0x74746553
   8c0fc:	20676e69 	.word	0x20676e69
   8c100:	46207075 	.word	0x46207075
   8c104:	20414750 	.word	0x20414750
   8c108:	6d6d6f43 	.word	0x6d6d6f43
   8c10c:	63696e75 	.word	0x63696e75
   8c110:	6f697461 	.word	0x6f697461
   8c114:	00000a6e 	.word	0x00000a6e
   8c118:	6e657645 	.word	0x6e657645
   8c11c:	6f4c2074 	.word	0x6f4c2074
   8c120:	4520706f 	.word	0x4520706f
   8c124:	7265746e 	.word	0x7265746e
   8c128:	202c6465 	.word	0x202c6465
   8c12c:	74696177 	.word	0x74696177
   8c130:	2e676e69 	.word	0x2e676e69
   8c134:	000a2e2e 	.word	0x000a2e2e
   8c138:	00000000 	.word	0x00000000
   8c13c:	45ab8912 	.word	0x45ab8912
   8c140:	ff88d8cd 	.word	0xff88d8cd

0008c144 <BUILD_DATE>:
   8c144:	2074634f 32203620 00313230              Oct  6 2021.

0008c150 <BUILD_TIME>:
   8c150:	323a3431 33343a32 00000000 00000000     14:22:43........
   8c160:	00000000 aaaaaa00 aaaaaaaa eeeeeeaa     ................
   8c170:	eeeeeeee fffffeee ffffffff ffffffff     ................
   8c180:	dfbf7fff fdfbf7ef dfbf7efc fdfbf7ef     .........~......
   8c190:	0000007e                                ~...

0008c194 <LED_DESCRIPTOR>:
   8c194:	0000004f 00000001 00000050 00000001     O.......P.......
   8c1a4:	00000051 00000001 74697845 20676e69     Q.......Exiting 
   8c1b4:	68746977 61747320 20737574 0a2e6425     with status %d..
   8c1c4:	00000000                                ....

0008c1c8 <_global_impure_ptr>:
   8c1c8:	200003f0 00464e49 00666e69 004e414e     ... INF.inf.NAN.
   8c1d8:	006e616e 33323130 37363534 62613938     nan.0123456789ab
   8c1e8:	66656463 00000000 33323130 37363534     cdef....01234567
   8c1f8:	42413938 46454443 00000000 6c756e28     89ABCDEF....(nul
   8c208:	0000296c 00000030                       l)..0...

0008c210 <blanks.1>:
   8c210:	20202020 20202020 20202020 20202020                     

0008c220 <zeroes.0>:
   8c220:	30303030 30303030 30303030 30303030     0000000000000000

0008c230 <blanks.1>:
   8c230:	20202020 20202020 20202020 20202020                     

0008c240 <zeroes.0>:
   8c240:	30303030 30303030 30303030 30303030     0000000000000000
   8c250:	004e614e 69666e49 7974696e 00000000     NaN.Infinity....
   8c260:	6c6c6142 7320636f 65636375 64656465     Balloc succeeded
   8c270:	00000000 746e6d2f 726f772f 6170736b     ..../mnt/workspa
   8c280:	772f6563 736b726f 65636170 4343472f     ce/workspace/GCC
   8c290:	2d30312d 65706970 656e696c 6e656a2f     -10-pipeline/jen
   8c2a0:	736e696b 4343472d 2d30312d 65706970     kins-GCC-10-pipe
   8c2b0:	656e696c 3036322d 3230325f 32373031     line-260_2021072
   8c2c0:	36315f37 37333732 36383331 6372732f     7_1627371386/src
   8c2d0:	77656e2f 2f62696c 6c77656e 6c2f6269     /newlib/newlib/l
   8c2e0:	2f636269 6c647473 642f6269 2e616f74     ibc/stdlib/dtoa.
   8c2f0:	00000063 00000043 49534f50 00000058     c...C...POSIX...
   8c300:	0000002e 746e6d2f 726f772f 6170736b     ..../mnt/workspa
   8c310:	772f6563 736b726f 65636170 4343472f     ce/workspace/GCC
   8c320:	2d30312d 65706970 656e696c 6e656a2f     -10-pipeline/jen
   8c330:	736e696b 4343472d 2d30312d 65706970     kins-GCC-10-pipe
   8c340:	656e696c 3036322d 3230325f 32373031     line-260_2021072
   8c350:	36315f37 37333732 36383331 6372732f     7_1627371386/src
   8c360:	77656e2f 2f62696c 6c77656e 6c2f6269     /newlib/newlib/l
   8c370:	2f636269 6c647473 6d2f6269 63657270     ibc/stdlib/mprec
   8c380:	0000632e 00000000                       .c......

0008c388 <__mprec_bigtens>:
   8c388:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
   8c398:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
   8c3a8:	7f73bf3c 75154fdd                       <.s..O.u

0008c3b0 <__mprec_tens>:
   8c3b0:	00000000 3ff00000 00000000 40240000     .......?......$@
   8c3c0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
   8c3d0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
   8c3e0:	00000000 412e8480 00000000 416312d0     .......A......cA
   8c3f0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
   8c400:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
   8c410:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
   8c420:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
   8c430:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
   8c440:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
   8c450:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
   8c460:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
   8c470:	79d99db4 44ea7843                       ...yCx.D

0008c478 <p05.0>:
   8c478:	00000005 00000019 0000007d 7566202c     ........}..., fu
   8c488:	6974636e 203a6e6f 00000000 65737361     nction: ....asse
   8c498:	6f697472 2522206e 66202273 656c6961     rtion "%s" faile
   8c4a8:	66203a64 20656c69 22732522 696c202c     d: file "%s", li
   8c4b8:	2520656e 25732564 00000a73              ne %d%s%s...

0008c4c4 <_ctype_>:
   8c4c4:	20202000 20202020 28282020 20282828     .         ((((( 
   8c4d4:	20202020 20202020 20202020 20202020                     
   8c4e4:	10108820 10101010 10101010 10101010      ...............
   8c4f4:	04040410 04040404 10040404 10101010     ................
   8c504:	41411010 41414141 01010101 01010101     ..AAAAAA........
   8c514:	01010101 01010101 01010101 10101010     ................
   8c524:	42421010 42424242 02020202 02020202     ..BBBBBB........
   8c534:	02020202 02020202 02020202 10101010     ................
   8c544:	00000020 00000000 00000000 00000000      ...............
   8c554:	00000000 00000000 00000000 00000000     ................
   8c564:	00000000 00000000 00000000 00000000     ................
   8c574:	00000000 00000000 00000000 00000000     ................
   8c584:	00000000 00000000 00000000 00000000     ................
   8c594:	00000000 00000000 00000000 00000000     ................
   8c5a4:	00000000 00000000 00000000 00000000     ................
   8c5b4:	00000000 00000000 00000000 00000000     ................
   8c5c4:	00000000                                ....

0008c5c8 <_init>:
   8c5c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8c5ca:	bf00      	nop
   8c5cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8c5ce:	bc08      	pop	{r3}
   8c5d0:	469e      	mov	lr, r3
   8c5d2:	4770      	bx	lr

0008c5d4 <__init_array_start>:
   8c5d4:	00087fdd 	.word	0x00087fdd

0008c5d8 <__frame_dummy_init_array_entry>:
   8c5d8:	000800e1                                ....

0008c5dc <_fini>:
   8c5dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8c5de:	bf00      	nop
   8c5e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8c5e2:	bc08      	pop	{r3}
   8c5e4:	469e      	mov	lr, r3
   8c5e6:	4770      	bx	lr

0008c5e8 <__do_global_dtors_aux_fini_array_entry>:
   8c5e8:	00bd 0008                                   ....

Disassembly of section .relocate:

20000000 <efc_perform_read_sequence>:
__no_inline
RAMFUNC
uint32_t efc_perform_read_sequence(Efc *p_efc,
		uint32_t ul_cmd_st, uint32_t ul_cmd_sp,
		uint32_t *p_ul_buf, uint32_t ul_size)
{
20000000:	b510      	push	{r4, lr}
20000002:	b082      	sub	sp, #8
20000004:	9c04      	ldr	r4, [sp, #16]
	uint32_t *p_ul_data = (uint32_t *) READ_BUFF_ADDR;
#else
	return EFC_RC_NOT_SUPPORT;
#endif

	if (p_ul_buf == NULL) {
20000006:	b37b      	cbz	r3, 20000068 <efc_perform_read_sequence+0x68>
20000008:	4684      	mov	ip, r0
2000000a:	469e      	mov	lr, r3
		return EFC_RC_INVALID;
	}

	p_efc->EEFC_FMR |= (0x1u << 16);
2000000c:	6803      	ldr	r3, [r0, #0]
2000000e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
20000012:	6003      	str	r3, [r0, #0]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	p_efc->EEFC_FCR = EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(0)
			| EEFC_FCR_FCMD(ul_cmd_st);
#else
	p_efc->EEFC_FCR = EEFC_FCR_FKEY(FWP_KEY) | EEFC_FCR_FARG(0)
			| EEFC_FCR_FCMD(ul_cmd_st);
20000014:	b2c9      	uxtb	r1, r1
20000016:	f041 41b4 	orr.w	r1, r1, #1509949440	; 0x5a000000
	p_efc->EEFC_FCR = EEFC_FCR_FKEY(FWP_KEY) | EEFC_FCR_FARG(0)
2000001a:	6041      	str	r1, [r0, #4]
#endif
	/* Wait for the FRDY bit in the Flash Programming Status Register
	 * (EEFC_FSR) falls.
	 */
	do {
		ul_status = p_efc->EEFC_FSR;
2000001c:	f8dc 3008 	ldr.w	r3, [ip, #8]
20000020:	9301      	str	r3, [sp, #4]
	} while ((ul_status & EEFC_FSR_FRDY) == EEFC_FSR_FRDY);
20000022:	9801      	ldr	r0, [sp, #4]
20000024:	f010 0001 	ands.w	r0, r0, #1
20000028:	d1f8      	bne.n	2000001c <efc_perform_read_sequence+0x1c>

	/* The data is located in the first address of the Flash
	 * memory mapping.
	 */
	for (ul_cnt = 0; ul_cnt < ul_size; ul_cnt++) {
2000002a:	4603      	mov	r3, r0
2000002c:	e006      	b.n	2000003c <efc_perform_read_sequence+0x3c>
		p_ul_buf[ul_cnt] = p_ul_data[ul_cnt];
2000002e:	0099      	lsls	r1, r3, #2
20000030:	f501 2100 	add.w	r1, r1, #524288	; 0x80000
20000034:	6809      	ldr	r1, [r1, #0]
20000036:	f84e 1023 	str.w	r1, [lr, r3, lsl #2]
	for (ul_cnt = 0; ul_cnt < ul_size; ul_cnt++) {
2000003a:	3301      	adds	r3, #1
2000003c:	42a3      	cmp	r3, r4
2000003e:	d3f6      	bcc.n	2000002e <efc_perform_read_sequence+0x2e>
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
			EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(0) |
			EEFC_FCR_FCMD(ul_cmd_sp);
#else
			EEFC_FCR_FKEY(FWP_KEY) | EEFC_FCR_FARG(0) |
			EEFC_FCR_FCMD(ul_cmd_sp);
20000040:	b2d2      	uxtb	r2, r2
			EEFC_FCR_FKEY(FWP_KEY) | EEFC_FCR_FARG(0) |
20000042:	f042 42b4 	orr.w	r2, r2, #1509949440	; 0x5a000000
	p_efc->EEFC_FCR =
20000046:	f8cc 2004 	str.w	r2, [ip, #4]
#endif
	/* Wait for the FRDY bit in the Flash Programming Status Register (EEFC_FSR)
	 * rises.
	 */
	do {
		ul_status = p_efc->EEFC_FSR;
2000004a:	f8dc 3008 	ldr.w	r3, [ip, #8]
2000004e:	9301      	str	r3, [sp, #4]
	} while ((ul_status & EEFC_FSR_FRDY) != EEFC_FSR_FRDY);
20000050:	9b01      	ldr	r3, [sp, #4]
20000052:	f013 0f01 	tst.w	r3, #1
20000056:	d0f8      	beq.n	2000004a <efc_perform_read_sequence+0x4a>

	p_efc->EEFC_FMR &= ~(0x1u << 16);
20000058:	f8dc 3000 	ldr.w	r3, [ip]
2000005c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
20000060:	f8cc 3000 	str.w	r3, [ip]

	return EFC_RC_OK;
}
20000064:	b002      	add	sp, #8
20000066:	bd10      	pop	{r4, pc}
		return EFC_RC_INVALID;
20000068:	2002      	movs	r0, #2
2000006a:	e7fb      	b.n	20000064 <efc_perform_read_sequence+0x64>

2000006c <efc_write_fmr>:
 */
__no_inline
RAMFUNC
void efc_write_fmr(Efc *p_efc, uint32_t ul_fmr)
{
	p_efc->EEFC_FMR = ul_fmr;
2000006c:	6001      	str	r1, [r0, #0]
}
2000006e:	4770      	bx	lr

20000070 <efc_perform_fcr>:
 * \return The current status.
 */
__no_inline
RAMFUNC
uint32_t efc_perform_fcr(Efc *p_efc, uint32_t ul_fcr)
{
20000070:	b082      	sub	sp, #8
	volatile uint32_t ul_status;

	p_efc->EEFC_FCR = ul_fcr;
20000072:	6041      	str	r1, [r0, #4]
	do {
		ul_status = p_efc->EEFC_FSR;
20000074:	6883      	ldr	r3, [r0, #8]
20000076:	9301      	str	r3, [sp, #4]
	} while ((ul_status & EEFC_FSR_FRDY) != EEFC_FSR_FRDY);
20000078:	9b01      	ldr	r3, [sp, #4]
2000007a:	f013 0f01 	tst.w	r3, #1
2000007e:	d0f9      	beq.n	20000074 <efc_perform_fcr+0x4>

	return (ul_status & EEFC_ERROR_FLAGS);
20000080:	9801      	ldr	r0, [sp, #4]
}
20000082:	f000 0006 	and.w	r0, r0, #6
20000086:	b002      	add	sp, #8
20000088:	4770      	bx	lr

2000008a <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
2000008a:	f3bf 8f5f 	dmb	sy
2000008e:	3801      	subs	r0, #1
20000090:	d1fb      	bne.n	2000008a <portable_delay_cycles>
		"loop: DMB	\n"
		"SUBS R0, R0, #1  \n"
		"BNE.N loop         "
	);
}
20000092:	4770      	bx	lr

20000094 <SystemInit>:
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20000094:	f44f 6380 	mov.w	r3, #1024	; 0x400
20000098:	4a22      	ldr	r2, [pc, #136]	; (20000124 <SystemInit+0x90>)
2000009a:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
2000009c:	f502 7200 	add.w	r2, r2, #512	; 0x200
200000a0:	6013      	str	r3, [r2, #0]
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
200000a2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
200000a6:	f503 2360 	add.w	r3, r3, #917504	; 0xe0000
200000aa:	6a1b      	ldr	r3, [r3, #32]
200000ac:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
200000b0:	d107      	bne.n	200000c2 <SystemInit+0x2e>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
200000b2:	4b1d      	ldr	r3, [pc, #116]	; (20000128 <SystemInit+0x94>)
200000b4:	4a1d      	ldr	r2, [pc, #116]	; (2000012c <SystemInit+0x98>)
200000b6:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
200000b8:	4b1b      	ldr	r3, [pc, #108]	; (20000128 <SystemInit+0x94>)
200000ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
200000bc:	f013 0f01 	tst.w	r3, #1
200000c0:	d0fa      	beq.n	200000b8 <SystemInit+0x24>
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
200000c2:	4b19      	ldr	r3, [pc, #100]	; (20000128 <SystemInit+0x94>)
200000c4:	4a1a      	ldr	r2, [pc, #104]	; (20000130 <SystemInit+0x9c>)
200000c6:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
200000c8:	4b17      	ldr	r3, [pc, #92]	; (20000128 <SystemInit+0x94>)
200000ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
200000cc:	f413 3f80 	tst.w	r3, #65536	; 0x10000
200000d0:	d0fa      	beq.n	200000c8 <SystemInit+0x34>
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
200000d2:	4a15      	ldr	r2, [pc, #84]	; (20000128 <SystemInit+0x94>)
200000d4:	6b13      	ldr	r3, [r2, #48]	; 0x30
200000d6:	f023 0303 	bic.w	r3, r3, #3
200000da:	f043 0301 	orr.w	r3, r3, #1
200000de:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
200000e0:	4b11      	ldr	r3, [pc, #68]	; (20000128 <SystemInit+0x94>)
200000e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
200000e4:	f013 0f08 	tst.w	r3, #8
200000e8:	d0fa      	beq.n	200000e0 <SystemInit+0x4c>
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
200000ea:	4b0f      	ldr	r3, [pc, #60]	; (20000128 <SystemInit+0x94>)
200000ec:	4a11      	ldr	r2, [pc, #68]	; (20000134 <SystemInit+0xa0>)
200000ee:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
200000f0:	4b0d      	ldr	r3, [pc, #52]	; (20000128 <SystemInit+0x94>)
200000f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
200000f4:	f013 0f02 	tst.w	r3, #2
200000f8:	d0fa      	beq.n	200000f0 <SystemInit+0x5c>
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
200000fa:	4b0b      	ldr	r3, [pc, #44]	; (20000128 <SystemInit+0x94>)
200000fc:	2211      	movs	r2, #17
200000fe:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000100:	4b09      	ldr	r3, [pc, #36]	; (20000128 <SystemInit+0x94>)
20000102:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000104:	f013 0f08 	tst.w	r3, #8
20000108:	d0fa      	beq.n	20000100 <SystemInit+0x6c>
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2000010a:	4b07      	ldr	r3, [pc, #28]	; (20000128 <SystemInit+0x94>)
2000010c:	2212      	movs	r2, #18
2000010e:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000110:	4b05      	ldr	r3, [pc, #20]	; (20000128 <SystemInit+0x94>)
20000112:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000114:	f013 0f08 	tst.w	r3, #8
20000118:	d0fa      	beq.n	20000110 <SystemInit+0x7c>
	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2000011a:	4b07      	ldr	r3, [pc, #28]	; (20000138 <SystemInit+0xa4>)
2000011c:	4a07      	ldr	r2, [pc, #28]	; (2000013c <SystemInit+0xa8>)
2000011e:	601a      	str	r2, [r3, #0]
}
20000120:	4770      	bx	lr
20000122:	bf00      	nop
20000124:	400e0800 	.word	0x400e0800
20000128:	400e0400 	.word	0x400e0400
2000012c:	00370809 	.word	0x00370809
20000130:	01370809 	.word	0x01370809
20000134:	200f3f01 	.word	0x200f3f01
20000138:	200003e4 	.word	0x200003e4
2000013c:	05b8d800 	.word	0x05b8d800

20000140 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
20000140:	4b19      	ldr	r3, [pc, #100]	; (200001a8 <system_init_flash+0x68>)
20000142:	4298      	cmp	r0, r3
20000144:	d206      	bcs.n	20000154 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
20000146:	2300      	movs	r3, #0
20000148:	4a18      	ldr	r2, [pc, #96]	; (200001ac <system_init_flash+0x6c>)
2000014a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
2000014c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20000150:	6013      	str	r3, [r2, #0]
20000152:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
20000154:	4b16      	ldr	r3, [pc, #88]	; (200001b0 <system_init_flash+0x70>)
20000156:	4298      	cmp	r0, r3
20000158:	d207      	bcs.n	2000016a <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
2000015a:	f44f 7380 	mov.w	r3, #256	; 0x100
2000015e:	4a13      	ldr	r2, [pc, #76]	; (200001ac <system_init_flash+0x6c>)
20000160:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
20000162:	f502 7200 	add.w	r2, r2, #512	; 0x200
20000166:	6013      	str	r3, [r2, #0]
20000168:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
2000016a:	4b12      	ldr	r3, [pc, #72]	; (200001b4 <system_init_flash+0x74>)
2000016c:	4298      	cmp	r0, r3
2000016e:	d807      	bhi.n	20000180 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
20000170:	f44f 7300 	mov.w	r3, #512	; 0x200
20000174:	4a0d      	ldr	r2, [pc, #52]	; (200001ac <system_init_flash+0x6c>)
20000176:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
20000178:	f502 7200 	add.w	r2, r2, #512	; 0x200
2000017c:	6013      	str	r3, [r2, #0]
2000017e:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
20000180:	4b0d      	ldr	r3, [pc, #52]	; (200001b8 <system_init_flash+0x78>)
20000182:	4298      	cmp	r0, r3
20000184:	d807      	bhi.n	20000196 <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
20000186:	f44f 7340 	mov.w	r3, #768	; 0x300
2000018a:	4a08      	ldr	r2, [pc, #32]	; (200001ac <system_init_flash+0x6c>)
2000018c:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
2000018e:	f502 7200 	add.w	r2, r2, #512	; 0x200
20000192:	6013      	str	r3, [r2, #0]
20000194:	4770      	bx	lr
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20000196:	f44f 6380 	mov.w	r3, #1024	; 0x400
2000019a:	4a04      	ldr	r2, [pc, #16]	; (200001ac <system_init_flash+0x6c>)
2000019c:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
2000019e:	f502 7200 	add.w	r2, r2, #512	; 0x200
200001a2:	6013      	str	r3, [r2, #0]
	}
}
200001a4:	4770      	bx	lr
200001a6:	bf00      	nop
200001a8:	016e3600 	.word	0x016e3600
200001ac:	400e0800 	.word	0x400e0800
200001b0:	02625a00 	.word	0x02625a00
200001b4:	044aa1ff 	.word	0x044aa1ff
200001b8:	0501bcff 	.word	0x0501bcff

200001bc <usb_serial_number>:
200001bc:	30303030 30303030 30303030 44414544     000000000000DEAD
200001cc:	46454542 00000000 00000000 00000000     BEEF............
200001dc:	00000000                                ....

200001e0 <xram>:
200001e0:	60000000                                ...`

200001e4 <pin_spi1_cs>:
200001e4:	ffffffff                                ....

200001e8 <pin_spi1_miso>:
200001e8:	ffffffff                                ....

200001ec <pin_spi1_mosi>:
200001ec:	ffffffff                                ....

200001f0 <pin_spi1_sck>:
200001f0:	ffffffff                                ....

200001f4 <XPROG_Param_EEPageSize>:
200001f4:	00000020                                 ...

200001f8 <XPROG_Param_NVMBase>:
200001f8:	010001c0                                ....

200001fc <XPROG_Param_NVMCMDRegAddr>:
200001fc:	                                         3

200001fd <XPROG_Param_NVMCSRRegAddr>:
200001fd:	                                         2..

20000200 <defaultTimeoutTicks>:
20000200:	000001f4                                ....

20000204 <main_b_vendor_enable>:
20000204:	                                         ..

20000206 <vccint_setting>:
20000206:	                                         ..

20000208 <MS_BOS_PACKET>:
20000208:	00210f05 05101c01 dd60df00 c74589d8     ..!.......`...E.
20000218:	65d29c4c 8a649e9d 0300009f 01009e06     L..e..d.........
20000228:	00000000                                ....

2000022c <MS_OS_DESC>:
2000022c:	0000000a 06030000 0014009e 49570003     ..............WI
2000023c:	4253554e 00000000 00000000 00800000     NUSB............
2000024c:	00070004 00440028 00760065 00630069     ....(.D.e.v.i.c.
2000025c:	00490065 0074006e 00720065 00610066     e.I.n.t.e.r.f.a.
2000026c:	00650063 00550047 00440049 004e0000     c.e.G.U.I.D...N.
2000027c:	0030007b 00430041 00320045 00330042     {.0.A.C.E.2.B.3.
2000028c:	002d0045 00420032 00450033 0032002d     E.-.2.B.3.E.-.2.
2000029c:	00330042 002d0045 00420032 00450033     B.3.E.-.2.B.3.E.
200002ac:	0034002d 00300033 00300035 00430041     -.4.3.0.5.0.A.C.
200002bc:	00320045 00330042 007d0045 00000000     E.2.B.3.E.}.....

200002cc <udc_string_desc>:
200002cc:	00000300 00000000 00000000 00000000     ................
200002dc:	00000000 00000000 00000000 00000000     ................
200002ec:	00000000 00000000 00000000 00000000     ................
200002fc:	00000000 00000000 00000000 00000000     ................
2000030c:	00000000                                ....

20000310 <udc_string_desc_languageid>:
20000310:	04090304                                ....

20000314 <udc_string_manufacturer_name>:
20000314:	4177654e 65542045 6f6e6863 79676f6c     NewAE Technology
20000324:	636e4920 0000002e                        Inc....

2000032c <udc_string_product_name>:
2000032c:	70696843 73696857 65726570 57432072     ChipWhisperer CW
2000033c:	00353033                                305.

20000340 <udi_api_vendor>:
20000340:	00084819 0008483d 00084855 0008480d     .H..=H..UH...H..
20000350:	00000000                                ....

20000354 <g_interrupt_enabled>:
20000354:	00000001                                ....

20000358 <udc_config>:
20000358:	200003c0 20000378 200003c0 200003d4     ... x.. ... ... 
20000368:	20000370 00000000                       p.. ....

20000370 <udc_config_hs>:
20000370:	200003a0 200003e0                       ... ... 

20000378 <udc_config_lsfs>:
20000378:	20000380 200003e0                       ... ... 

20000380 <udc_desc_fs>:
20000380:	00200209 80000101 000409fa ffff0200     .. .............
20000390:	050700ff 00400281 02050700 00004002     ......@......@..

200003a0 <udc_desc_hs>:
200003a0:	00200209 80000101 000409fa ffff0200     .. .............
200003b0:	050700ff 02000281 02050700 00020002     ................

200003c0 <udc_device_desc>:
200003c0:	02000112 40000000 c3052b3e 02010100     .......@>+......
200003d0:	00000103                                ....

200003d4 <udc_device_qual>:
200003d4:	0200060a 40000000 00000001              .......@....

200003e0 <udi_apis>:
200003e0:	20000340                                @.. 

200003e4 <SystemCoreClock>:
200003e4:	003d0900                                ..=.

200003e8 <_impure_ptr>:
200003e8:	200003f0 00000000                       ... ....

200003f0 <impure_data>:
200003f0:	00000000 200006dc 20000744 200007ac     ....... D.. ... 
20000400:	00000000 00000000 00000000 00000000     ................
20000410:	00000000 00000000 00000000 00000000     ................
20000420:	00000000 00000000 00000000 00000000     ................
20000430:	00000000 00000000 00000000 00000000     ................
20000440:	00000000 00000000 00000000 00000000     ................
20000450:	00000000 00000000 00000000 00000000     ................
20000460:	00000000 00000000 00000000 00000000     ................
20000470:	00000000 00000000 00000000 00000000     ................
20000480:	00000000 00000000 00000000 00000000     ................
20000490:	00000000 00000000 00000001 00000000     ................
200004a0:	abcd330e e66d1234 0005deec 0000000b     .3..4.m.........
200004b0:	00000000 00000000 00000000 00000000     ................
200004c0:	00000000 00000000 00000000 00000000     ................
200004d0:	00000000 00000000 00000000 00000000     ................
200004e0:	00000000 00000000 00000000 00000000     ................
200004f0:	00000000 00000000 00000000 00000000     ................
20000500:	00000000 00000000 00000000 00000000     ................
20000510:	00000000 00000000 00000000 00000000     ................
20000520:	00000000 00000000 00000000 00000000     ................
20000530:	00000000 00000000 00000000 00000000     ................
20000540:	00000000 00000000 00000000 00000000     ................
20000550:	00000000 00000000 00000000 00000000     ................
20000560:	00000000 00000000 00000000 00000000     ................
20000570:	00000000 00000000 00000000 00000000     ................
20000580:	00000000 00000000 00000000 00000000     ................
20000590:	00000000 00000000 00000000 00000000     ................
200005a0:	00000000 00000000 00000000 00000000     ................
200005b0:	00000000 00000000 00000000 00000000     ................
200005c0:	00000000 00000000 00000000 00000000     ................
200005d0:	00000000 00000000 00000000 00000000     ................
200005e0:	00000000 00000000 00000000 00000000     ................
200005f0:	00000000 00000000 00000000 00000000     ................
20000600:	00000000 00000000 00000000 00000000     ................
20000610:	00000000 00000000 00000000 00000000     ................
20000620:	00000000 00000000 00000000 00000000     ................
20000630:	00000000 00000000 00000000 00000000     ................
20000640:	00000000 00000000 00000000 00000000     ................
20000650:	00000000 00000000 00000000 00000000     ................
20000660:	00000000 00000000 00000000 00000000     ................
20000670:	00000000 00000000 00000000 00000000     ................
20000680:	00000000 00000000 00000000 00000000     ................
20000690:	00000000 00000000 00000000 00000000     ................
200006a0:	00000000 00000000 00000000 00000000     ................
200006b0:	00000000 00000000 00000000 00000000     ................
200006c0:	00000000 00000000 00000000 00000000     ................
200006d0:	00000000 00000000 00000000 00000000     ................
200006e0:	00000000 00000000 00000000 00000000     ................
200006f0:	00000000 00000000 00000000 00000000     ................
20000700:	00000000 00000000 00000000 00000000     ................
20000710:	00000000 00000000 00000000 00000000     ................
20000720:	00000000 00000000 00000000 00000000     ................
20000730:	00000000 00000000 00000000 00000000     ................
20000740:	00000000 00000000 00000000 00000000     ................
20000750:	00000000 00000000 00000000 00000000     ................
20000760:	00000000 00000000 00000000 00000000     ................
20000770:	00000000 00000000 00000000 00000000     ................
20000780:	00000000 00000000 00000000 00000000     ................
20000790:	00000000 00000000 00000000 00000000     ................
200007a0:	00000000 00000000 00000000 00000000     ................
200007b0:	00000000 00000000 00000000 00000000     ................
200007c0:	00000000 00000000 00000000 00000000     ................
200007d0:	00000000 00000000 00000000 00000000     ................
200007e0:	00000000 00000000 00000000 00000000     ................
200007f0:	00000000 00000000 00000000 00000000     ................
20000800:	00000000 00000000 00000000 00000000     ................
20000810:	00000000 00000000                       ........

20000818 <__atexit_recursive_mutex>:
20000818:	20001964                                d.. 

2000081c <__global_locale>:
2000081c:	00000043 00000000 00000000 00000000     C...............
2000082c:	00000000 00000000 00000000 00000000     ................
2000083c:	00000043 00000000 00000000 00000000     C...............
2000084c:	00000000 00000000 00000000 00000000     ................
2000085c:	00000043 00000000 00000000 00000000     C...............
2000086c:	00000000 00000000 00000000 00000000     ................
2000087c:	00000043 00000000 00000000 00000000     C...............
2000088c:	00000000 00000000 00000000 00000000     ................
2000089c:	00000043 00000000 00000000 00000000     C...............
200008ac:	00000000 00000000 00000000 00000000     ................
200008bc:	00000043 00000000 00000000 00000000     C...............
200008cc:	00000000 00000000 00000000 00000000     ................
200008dc:	00000043 00000000 00000000 00000000     C...............
200008ec:	00000000 00000000 00000000 00000000     ................
200008fc:	0008b075 0008a07d 00000000 0008c4c4     u...}...........
2000090c:	0008c300 0008c1c4 0008c1c4 0008c1c4     ................
2000091c:	0008c1c4 0008c1c4 0008c1c4 0008c1c4     ................
2000092c:	0008c1c4 0008c1c4 ffffffff ffffffff     ................
2000093c:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
2000094c:	00000000 00000000 00000000 00000000     ................
2000095c:	00000000 00000000 53410000 00494943     ..........ASCII.
2000096c:	00000000 00000000 00000000 00000000     ................
2000097c:	00000000 00000000 00000000              ............

20000988 <__malloc_av_>:
20000988:	00000000 00000000 20000988 20000988     ........... ... 
20000998:	20000990 20000990 20000998 20000998     ... ... ... ... 
200009a8:	200009a0 200009a0 200009a8 200009a8     ... ... ... ... 
200009b8:	200009b0 200009b0 200009b8 200009b8     ... ... ... ... 
200009c8:	200009c0 200009c0 200009c8 200009c8     ... ... ... ... 
200009d8:	200009d0 200009d0 200009d8 200009d8     ... ... ... ... 
200009e8:	200009e0 200009e0 200009e8 200009e8     ... ... ... ... 
200009f8:	200009f0 200009f0 200009f8 200009f8     ... ... ... ... 
20000a08:	20000a00 20000a00 20000a08 20000a08     ... ... ... ... 
20000a18:	20000a10 20000a10 20000a18 20000a18     ... ... ... ... 
20000a28:	20000a20 20000a20 20000a28 20000a28      ..  .. (.. (.. 
20000a38:	20000a30 20000a30 20000a38 20000a38     0.. 0.. 8.. 8.. 
20000a48:	20000a40 20000a40 20000a48 20000a48     @.. @.. H.. H.. 
20000a58:	20000a50 20000a50 20000a58 20000a58     P.. P.. X.. X.. 
20000a68:	20000a60 20000a60 20000a68 20000a68     `.. `.. h.. h.. 
20000a78:	20000a70 20000a70 20000a78 20000a78     p.. p.. x.. x.. 
20000a88:	20000a80 20000a80 20000a88 20000a88     ... ... ... ... 
20000a98:	20000a90 20000a90 20000a98 20000a98     ... ... ... ... 
20000aa8:	20000aa0 20000aa0 20000aa8 20000aa8     ... ... ... ... 
20000ab8:	20000ab0 20000ab0 20000ab8 20000ab8     ... ... ... ... 
20000ac8:	20000ac0 20000ac0 20000ac8 20000ac8     ... ... ... ... 
20000ad8:	20000ad0 20000ad0 20000ad8 20000ad8     ... ... ... ... 
20000ae8:	20000ae0 20000ae0 20000ae8 20000ae8     ... ... ... ... 
20000af8:	20000af0 20000af0 20000af8 20000af8     ... ... ... ... 
20000b08:	20000b00 20000b00 20000b08 20000b08     ... ... ... ... 
20000b18:	20000b10 20000b10 20000b18 20000b18     ... ... ... ... 
20000b28:	20000b20 20000b20 20000b28 20000b28      ..  .. (.. (.. 
20000b38:	20000b30 20000b30 20000b38 20000b38     0.. 0.. 8.. 8.. 
20000b48:	20000b40 20000b40 20000b48 20000b48     @.. @.. H.. H.. 
20000b58:	20000b50 20000b50 20000b58 20000b58     P.. P.. X.. X.. 
20000b68:	20000b60 20000b60 20000b68 20000b68     `.. `.. h.. h.. 
20000b78:	20000b70 20000b70 20000b78 20000b78     p.. p.. x.. x.. 
20000b88:	20000b80 20000b80 20000b88 20000b88     ... ... ... ... 
20000b98:	20000b90 20000b90 20000b98 20000b98     ... ... ... ... 
20000ba8:	20000ba0 20000ba0 20000ba8 20000ba8     ... ... ... ... 
20000bb8:	20000bb0 20000bb0 20000bb8 20000bb8     ... ... ... ... 
20000bc8:	20000bc0 20000bc0 20000bc8 20000bc8     ... ... ... ... 
20000bd8:	20000bd0 20000bd0 20000bd8 20000bd8     ... ... ... ... 
20000be8:	20000be0 20000be0 20000be8 20000be8     ... ... ... ... 
20000bf8:	20000bf0 20000bf0 20000bf8 20000bf8     ... ... ... ... 
20000c08:	20000c00 20000c00 20000c08 20000c08     ... ... ... ... 
20000c18:	20000c10 20000c10 20000c18 20000c18     ... ... ... ... 
20000c28:	20000c20 20000c20 20000c28 20000c28      ..  .. (.. (.. 
20000c38:	20000c30 20000c30 20000c38 20000c38     0.. 0.. 8.. 8.. 
20000c48:	20000c40 20000c40 20000c48 20000c48     @.. @.. H.. H.. 
20000c58:	20000c50 20000c50 20000c58 20000c58     P.. P.. X.. X.. 
20000c68:	20000c60 20000c60 20000c68 20000c68     `.. `.. h.. h.. 
20000c78:	20000c70 20000c70 20000c78 20000c78     p.. p.. x.. x.. 
20000c88:	20000c80 20000c80 20000c88 20000c88     ... ... ... ... 
20000c98:	20000c90 20000c90 20000c98 20000c98     ... ... ... ... 
20000ca8:	20000ca0 20000ca0 20000ca8 20000ca8     ... ... ... ... 
20000cb8:	20000cb0 20000cb0 20000cb8 20000cb8     ... ... ... ... 
20000cc8:	20000cc0 20000cc0 20000cc8 20000cc8     ... ... ... ... 
20000cd8:	20000cd0 20000cd0 20000cd8 20000cd8     ... ... ... ... 
20000ce8:	20000ce0 20000ce0 20000ce8 20000ce8     ... ... ... ... 
20000cf8:	20000cf0 20000cf0 20000cf8 20000cf8     ... ... ... ... 
20000d08:	20000d00 20000d00 20000d08 20000d08     ... ... ... ... 
20000d18:	20000d10 20000d10 20000d18 20000d18     ... ... ... ... 
20000d28:	20000d20 20000d20 20000d28 20000d28      ..  .. (.. (.. 
20000d38:	20000d30 20000d30 20000d38 20000d38     0.. 0.. 8.. 8.. 
20000d48:	20000d40 20000d40 20000d48 20000d48     @.. @.. H.. H.. 
20000d58:	20000d50 20000d50 20000d58 20000d58     P.. P.. X.. X.. 
20000d68:	20000d60 20000d60 20000d68 20000d68     `.. `.. h.. h.. 
20000d78:	20000d70 20000d70 20000d78 20000d78     p.. p.. x.. x.. 
20000d88:	20000d80 20000d80                       ... ... 

20000d90 <__malloc_sbrk_base>:
20000d90:	ffffffff                                ....

20000d94 <__malloc_trim_threshold>:
20000d94:	00020000                                ....
