module data_memory(
    input logic [31:0] address,
    input logic [31:0] write_data,
    output logic [31:0] read_data,
    input logic mem_read,
    input logic mem_write,
    input logic clk
);

    logic [31:0] mem [0:255]; // Example size

    initial begin
        $readmemb("RAM.mif", mem);
    end

    always_ff @(posedge clk) begin
        if (mem_write)
            mem[address[31:2]] <= write_data;
    end

    always_comb begin
        if (mem_read)
            read_data = mem[address[31:2]];
        else
            read_data = 32'b0;
    end

endmodule
