#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jul 13 00:11:07 2023
# Process ID: 20063
# Current directory: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado
# Command line: vivado servant_1.2.1.xpr
# Log file: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/vivado.log
# Journal file: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/vivado.jou
# Running On: binhkieudo-asus, OS: Linux, CPU Frequency: 1400.000 MHz, CPU Physical cores: 16, Host memory: 33036 MB
#-----------------------------------------------------------
start_gui
open_project servant_1.2.1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 7346.297 ; gain = 273.852 ; free physical = 11544 ; free virtual = 28214
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/utils_1/imports/synth_1/servix.dcp with file /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.runs/synth_1/serv_rf_top.dcp
launch_runs synth_1 -jobs 16
[Thu Jul 13 00:20:26 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top servant [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/utils_1/imports/synth_1/servix.dcp with file /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.runs/synth_1/serv_rf_top.dcp
launch_runs synth_1 -jobs 16
[Thu Jul 13 00:26:28 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/utils_1/imports/synth_1/servix.dcp with file /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.runs/synth_1/servant.dcp
launch_runs synth_1 -jobs 16
[Thu Jul 13 00:36:56 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.runs/synth_1/runme.log
file mkdir /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv w ]
add_files -fileset sim_1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv
update_compile_order -fileset sim_1
set_property top tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v:]
set_property -name {xsim.simulate.runtime} -value {-all} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_immdec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'o_wdata' [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v:109]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'i_rdata' [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'i_wdata' [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v:122]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'o_rdata' [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v:126]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.servant_arbiter
Compiling module xil_defaultlib.servant_mux
Compiling module xil_defaultlib.servant_ram(depth=8192,RESET_STR...
Compiling module xil_defaultlib.servant_timer(WIDTH=32,RESET_STR...
Compiling module xil_defaultlib.servant_gpio
Compiling module xil_defaultlib.serv_state
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_immdec_default
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_bufreg2
Compiling module xil_defaultlib.serv_ctrl
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if
Compiling module xil_defaultlib.serv_mem_if
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top
Compiling module xil_defaultlib.serv_rf_ram_if_default
Compiling module xil_defaultlib.serv_rf_ram_default
Compiling module xil_defaultlib.serv_rf_top_default
Compiling module xil_defaultlib.servant_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run all
$stop called at time : 100002 ns : File "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for -all
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 7855.328 ; gain = 55.211 ; free physical = 10684 ; free virtual = 27693
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'o_wdata' [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v:109]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'i_rdata' [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'i_wdata' [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v:122]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'o_rdata' [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v:126]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.servant_arbiter
Compiling module xil_defaultlib.servant_mux
Compiling module xil_defaultlib.servant_ram(depth=8192,RESET_STR...
Compiling module xil_defaultlib.servant_timer(WIDTH=32,RESET_STR...
Compiling module xil_defaultlib.servant_gpio
Compiling module xil_defaultlib.serv_state
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_immdec_default
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_bufreg2
Compiling module xil_defaultlib.serv_ctrl
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if
Compiling module xil_defaultlib.serv_mem_if
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top
Compiling module xil_defaultlib.serv_rf_ram_if_default
Compiling module xil_defaultlib.serv_rf_ram_default
Compiling module xil_defaultlib.serv_rf_top_default
Compiling module xil_defaultlib.servant_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$stop called at time : 100002 ns : File "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" Line 37
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7858.336 ; gain = 0.000 ; free physical = 10706 ; free virtual = 27739
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_immdec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_timer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'o_wdata' [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v:109]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'i_rdata' [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'i_wdata' [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v:122]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'o_rdata' [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v:126]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.servant_arbiter
Compiling module xil_defaultlib.servant_mux
Compiling module xil_defaultlib.servant_ram(depth=8192,RESET_STR...
Compiling module xil_defaultlib.servant_timer(WIDTH=32,RESET_STR...
Compiling module xil_defaultlib.servant_gpio
Compiling module xil_defaultlib.serv_state
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_immdec_default
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_bufreg2
Compiling module xil_defaultlib.serv_ctrl
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if
Compiling module xil_defaultlib.serv_mem_if
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top
Compiling module xil_defaultlib.serv_rf_ram_if_default
Compiling module xil_defaultlib.serv_rf_ram_default
Compiling module xil_defaultlib.serv_rf_top_default
Compiling module xil_defaultlib.servant_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$stop called at time : 100002 ns : File "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" Line 37
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7858.336 ; gain = 0.000 ; free physical = 10657 ; free virtual = 27671
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/cpu/i_rst}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/cpu/o_ibus_adr}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/cpu/clk}} {{/tb/udt/cpu/i_rst}} {{/tb/udt/cpu/i_timer_irq}} {{/tb/udt/cpu/o_ibus_adr}} {{/tb/udt/cpu/o_ibus_cyc}} {{/tb/udt/cpu/i_ibus_rdt}} {{/tb/udt/cpu/i_ibus_ack}} {{/tb/udt/cpu/o_dbus_adr}} {{/tb/udt/cpu/o_dbus_dat}} {{/tb/udt/cpu/o_dbus_sel}} {{/tb/udt/cpu/o_dbus_we}} {{/tb/udt/cpu/o_dbus_cyc}} {{/tb/udt/cpu/i_dbus_rdt}} {{/tb/udt/cpu/i_dbus_ack}} {{/tb/udt/cpu/rf_wreq}} {{/tb/udt/cpu/rf_rreq}} {{/tb/udt/cpu/wreg0}} {{/tb/udt/cpu/wreg1}} {{/tb/udt/cpu/wen0}} {{/tb/udt/cpu/wen1}} {{/tb/udt/cpu/wdata0}} {{/tb/udt/cpu/wdata1}} {{/tb/udt/cpu/rreg0}} {{/tb/udt/cpu/rreg1}} {{/tb/udt/cpu/rf_ready}} {{/tb/udt/cpu/rdata0}} {{/tb/udt/cpu/rdata1}} {{/tb/udt/cpu/waddr}} {{/tb/udt/cpu/wdata}} {{/tb/udt/cpu/wen}} {{/tb/udt/cpu/raddr}} {{/tb/udt/cpu/ren}} {{/tb/udt/cpu/rdata}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/cpu/rf_ram_if/i_clk}} {{/tb/udt/cpu/rf_ram_if/i_rst}} {{/tb/udt/cpu/rf_ram_if/i_rreq}} {{/tb/udt/cpu/rf_ram_if/i_wreq}} {{/tb/udt/cpu/rf_ram_if/o_ready}} {{/tb/udt/cpu/rf_ram_if/i_wreg0}} {{/tb/udt/cpu/rf_ram_if/i_wreg1}} {{/tb/udt/cpu/rf_ram_if/i_wen0}} {{/tb/udt/cpu/rf_ram_if/i_wen1}} {{/tb/udt/cpu/rf_ram_if/i_wdata0}} {{/tb/udt/cpu/rf_ram_if/i_wdata1}} {{/tb/udt/cpu/rf_ram_if/i_rreg0}} {{/tb/udt/cpu/rf_ram_if/i_rreg1}} {{/tb/udt/cpu/rf_ram_if/o_rdata0}} {{/tb/udt/cpu/rf_ram_if/o_rdata1}} {{/tb/udt/cpu/rf_ram_if/o_waddr}} {{/tb/udt/cpu/rf_ram_if/o_wdata}} {{/tb/udt/cpu/rf_ram_if/o_wen}} {{/tb/udt/cpu/rf_ram_if/o_raddr}} {{/tb/udt/cpu/rf_ram_if/o_ren}} {{/tb/udt/cpu/rf_ram_if/i_rdata}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/cpu/rf_ram/i_clk}} {{/tb/udt/cpu/rf_ram/i_waddr}} {{/tb/udt/cpu/rf_ram/i_wdata}} {{/tb/udt/cpu/rf_ram/i_wen}} {{/tb/udt/cpu/rf_ram/i_raddr}} {{/tb/udt/cpu/rf_ram/i_ren}} {{/tb/udt/cpu/rf_ram/o_rdata}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/cpu/rf_ram/memory}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/cpu/cpu/clk}} {{/tb/udt/cpu/cpu/i_rst}} {{/tb/udt/cpu/cpu/i_timer_irq}} {{/tb/udt/cpu/cpu/o_rf_rreq}} {{/tb/udt/cpu/cpu/o_rf_wreq}} {{/tb/udt/cpu/cpu/i_rf_ready}} {{/tb/udt/cpu/cpu/o_wreg0}} {{/tb/udt/cpu/cpu/o_wreg1}} {{/tb/udt/cpu/cpu/o_wen0}} {{/tb/udt/cpu/cpu/o_wen1}} {{/tb/udt/cpu/cpu/o_wdata0}} {{/tb/udt/cpu/cpu/o_wdata1}} {{/tb/udt/cpu/cpu/o_rreg0}} {{/tb/udt/cpu/cpu/o_rreg1}} {{/tb/udt/cpu/cpu/i_rdata0}} {{/tb/udt/cpu/cpu/i_rdata1}} {{/tb/udt/cpu/cpu/o_ibus_adr}} {{/tb/udt/cpu/cpu/o_ibus_cyc}} {{/tb/udt/cpu/cpu/i_ibus_rdt}} {{/tb/udt/cpu/cpu/i_ibus_ack}} {{/tb/udt/cpu/cpu/o_dbus_adr}} {{/tb/udt/cpu/cpu/o_dbus_dat}} {{/tb/udt/cpu/cpu/o_dbus_sel}} {{/tb/udt/cpu/cpu/o_dbus_we}} {{/tb/udt/cpu/cpu/o_dbus_cyc}} {{/tb/udt/cpu/cpu/i_dbus_rdt}} {{/tb/udt/cpu/cpu/i_dbus_ack}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/cpu/cpu/rf_if/i_trap}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/cpu/cpu/rf_if/i_mret}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/cpu/cpu/rf_if/mtval}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/cpu/cpu/rf_if/rd}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/cpu/cpu/rf_if/i_ctrl_rd}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/cpu/cpu/rf_if/i_rd_alu_en}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/cpu/cpu/rf_if/i_rd_csr_en}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/cpu/cpu/rf_if/i_rd_mem_en}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/cpu/cpu/rf_if/i_alu_rd}} {{/tb/udt/cpu/cpu/rf_if/i_csr_rd}} {{/tb/udt/cpu/cpu/rf_if/i_mem_rd}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_immdec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_timer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.servant_arbiter
Compiling module xil_defaultlib.servant_mux
Compiling module xil_defaultlib.servant_ram(depth=8192,RESET_STR...
Compiling module xil_defaultlib.servant_timer(WIDTH=32,RESET_STR...
Compiling module xil_defaultlib.servant_gpio
Compiling module xil_defaultlib.serv_state
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_immdec_default
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_bufreg2
Compiling module xil_defaultlib.serv_ctrl
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if
Compiling module xil_defaultlib.serv_mem_if
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top
Compiling module xil_defaultlib.serv_rf_ram_if_default
Compiling module xil_defaultlib.serv_rf_ram_default
Compiling module xil_defaultlib.serv_rf_top_default
Compiling module xil_defaultlib.servant_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 100002 ns : File "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" Line 37
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 8020.387 ; gain = 0.000 ; free physical = 10557 ; free virtual = 27576
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/cpu/cpu/ctrl/i_cnt0}} {{/tb/udt/cpu/cpu/ctrl/i_jump}} {{/tb/udt/cpu/cpu/ctrl/i_trap}} {{/tb/udt/cpu/cpu/ctrl/i_csr_pc}} {{/tb/udt/cpu/cpu/ctrl/pc_plus_4}} {{/tb/udt/cpu/cpu/ctrl/pc_plus_offset_aligned}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/cpu/cpu/mret}} {{/tb/udt/cpu/cpu/trap}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.servant_arbiter
Compiling module xil_defaultlib.servant_mux
Compiling module xil_defaultlib.servant_ram(depth=8192,RESET_STR...
Compiling module xil_defaultlib.servant_timer(WIDTH=32,RESET_STR...
Compiling module xil_defaultlib.servant_gpio
Compiling module xil_defaultlib.serv_state
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_immdec_default
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_bufreg2
Compiling module xil_defaultlib.serv_ctrl
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if
Compiling module xil_defaultlib.serv_mem_if
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top
Compiling module xil_defaultlib.serv_rf_ram_if_default
Compiling module xil_defaultlib.serv_rf_ram_default
Compiling module xil_defaultlib.serv_rf_top_default
Compiling module xil_defaultlib.servant_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 100008 ns : File "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" Line 37
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 8034.750 ; gain = 0.000 ; free physical = 10506 ; free virtual = 27538
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_immdec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_timer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.servant_arbiter
Compiling module xil_defaultlib.servant_mux
Compiling module xil_defaultlib.servant_ram(depth=8192,RESET_STR...
Compiling module xil_defaultlib.servant_timer(WIDTH=32,RESET_STR...
Compiling module xil_defaultlib.servant_gpio
Compiling module xil_defaultlib.serv_state
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_immdec_default
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_bufreg2
Compiling module xil_defaultlib.serv_ctrl
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if
Compiling module xil_defaultlib.serv_mem_if
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top
Compiling module xil_defaultlib.serv_rf_ram_if_default
Compiling module xil_defaultlib.serv_rf_ram_default
Compiling module xil_defaultlib.serv_rf_top_default
Compiling module xil_defaultlib.servant_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 100008 ns : File "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" Line 37
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8034.750 ; gain = 0.000 ; free physical = 10346 ; free virtual = 27417
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_immdec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.servant_arbiter
Compiling module xil_defaultlib.servant_mux
Compiling module xil_defaultlib.servant_ram(depth=8192,RESET_STR...
Compiling module xil_defaultlib.servant_timer(WIDTH=32,RESET_STR...
Compiling module xil_defaultlib.servant_gpio
Compiling module xil_defaultlib.serv_state
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_immdec_default
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_bufreg2
Compiling module xil_defaultlib.serv_ctrl
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if
Compiling module xil_defaultlib.serv_mem_if
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top
Compiling module xil_defaultlib.serv_rf_ram_if_default
Compiling module xil_defaultlib.serv_rf_ram_default
Compiling module xil_defaultlib.serv_rf_top_default
Compiling module xil_defaultlib.servant_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$stop called at time : 100002 ns : File "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" Line 37
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8034.750 ; gain = 0.000 ; free physical = 10283 ; free virtual = 27339
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.servant_arbiter
Compiling module xil_defaultlib.servant_mux
Compiling module xil_defaultlib.servant_ram(depth=8192,RESET_STR...
Compiling module xil_defaultlib.servant_timer(WIDTH=32,RESET_STR...
Compiling module xil_defaultlib.servant_gpio
Compiling module xil_defaultlib.serv_state
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_immdec_default
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_bufreg2
Compiling module xil_defaultlib.serv_ctrl
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if
Compiling module xil_defaultlib.serv_mem_if
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top
Compiling module xil_defaultlib.serv_rf_ram_if_default
Compiling module xil_defaultlib.serv_rf_ram_default
Compiling module xil_defaultlib.serv_rf_top_default
Compiling module xil_defaultlib.servant_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 100004 ns : File "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" Line 37
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8034.750 ; gain = 0.000 ; free physical = 10274 ; free virtual = 27341
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/ram/i_wb_clk}} {{/tb/udt/ram/i_wb_rst}} {{/tb/udt/ram/i_wb_adr}} {{/tb/udt/ram/i_wb_dat}} {{/tb/udt/ram/i_wb_sel}} {{/tb/udt/ram/i_wb_we}} {{/tb/udt/ram/i_wb_cyc}} {{/tb/udt/ram/o_wb_rdt}} {{/tb/udt/ram/o_wb_ack}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/arbiter/i_wb_cpu_dbus_adr}} {{/tb/udt/arbiter/i_wb_cpu_dbus_dat}} {{/tb/udt/arbiter/i_wb_cpu_dbus_sel}} {{/tb/udt/arbiter/i_wb_cpu_dbus_we}} {{/tb/udt/arbiter/i_wb_cpu_dbus_cyc}} {{/tb/udt/arbiter/o_wb_cpu_dbus_rdt}} {{/tb/udt/arbiter/o_wb_cpu_dbus_ack}} {{/tb/udt/arbiter/i_wb_cpu_ibus_adr}} {{/tb/udt/arbiter/i_wb_cpu_ibus_cyc}} {{/tb/udt/arbiter/o_wb_cpu_ibus_rdt}} {{/tb/udt/arbiter/o_wb_cpu_ibus_ack}} {{/tb/udt/arbiter/o_wb_cpu_adr}} {{/tb/udt/arbiter/o_wb_cpu_dat}} {{/tb/udt/arbiter/o_wb_cpu_sel}} {{/tb/udt/arbiter/o_wb_cpu_we}} {{/tb/udt/arbiter/o_wb_cpu_cyc}} {{/tb/udt/arbiter/i_wb_cpu_rdt}} {{/tb/udt/arbiter/i_wb_cpu_ack}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_immdec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_timer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.servant_arbiter
Compiling module xil_defaultlib.servant_mux
Compiling module xil_defaultlib.servant_ram(depth=8192,RESET_STR...
Compiling module xil_defaultlib.servant_timer(WIDTH=32,RESET_STR...
Compiling module xil_defaultlib.servant_gpio
Compiling module xil_defaultlib.serv_state
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_immdec_default
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_bufreg2
Compiling module xil_defaultlib.serv_ctrl
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if
Compiling module xil_defaultlib.serv_mem_if
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top
Compiling module xil_defaultlib.serv_rf_ram_if_default
Compiling module xil_defaultlib.serv_rf_ram_default
Compiling module xil_defaultlib.serv_rf_top_default
Compiling module xil_defaultlib.servant_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 100004 ns : File "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" Line 37
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8140.793 ; gain = 0.000 ; free physical = 10293 ; free virtual = 27360
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_immdec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_timer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.servant_arbiter
Compiling module xil_defaultlib.servant_mux
Compiling module xil_defaultlib.servant_ram(depth=8192,RESET_STR...
Compiling module xil_defaultlib.servant_timer(WIDTH=32,RESET_STR...
Compiling module xil_defaultlib.servant_gpio
Compiling module xil_defaultlib.serv_state
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_immdec_default
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_bufreg2
Compiling module xil_defaultlib.serv_ctrl
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if
Compiling module xil_defaultlib.serv_mem_if
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top
Compiling module xil_defaultlib.serv_rf_ram_if_default
Compiling module xil_defaultlib.serv_rf_ram_default
Compiling module xil_defaultlib.serv_rf_top_default
Compiling module xil_defaultlib.servant_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 100004 ns : File "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" Line 37
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 8150.801 ; gain = 2.914 ; free physical = 10279 ; free virtual = 27346
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/cpu/cpu/ctrl/i_jump}} {{/tb/udt/cpu/cpu/ctrl/i_trap}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_immdec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_timer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.servant_arbiter
Compiling module xil_defaultlib.servant_mux
Compiling module xil_defaultlib.servant_ram(depth=8192,RESET_STR...
Compiling module xil_defaultlib.servant_timer(WIDTH=32,RESET_STR...
Compiling module xil_defaultlib.servant_gpio
Compiling module xil_defaultlib.serv_state
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_immdec_default
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_bufreg2
Compiling module xil_defaultlib.serv_ctrl
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if
Compiling module xil_defaultlib.serv_mem_if
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top
Compiling module xil_defaultlib.serv_rf_ram_if_default
Compiling module xil_defaultlib.serv_rf_ram_default
Compiling module xil_defaultlib.serv_rf_top_default
Compiling module xil_defaultlib.servant_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 100004 ns : File "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" Line 37
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 8264.863 ; gain = 0.000 ; free physical = 10282 ; free virtual = 27355
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_immdec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_timer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.servant_arbiter
Compiling module xil_defaultlib.servant_mux
Compiling module xil_defaultlib.servant_ram(depth=8192,RESET_STR...
Compiling module xil_defaultlib.servant_timer(WIDTH=32,RESET_STR...
Compiling module xil_defaultlib.servant_gpio
Compiling module xil_defaultlib.serv_state
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_immdec_default
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_bufreg2
Compiling module xil_defaultlib.serv_ctrl
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if
Compiling module xil_defaultlib.serv_mem_if
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top
Compiling module xil_defaultlib.serv_rf_ram_if_default
Compiling module xil_defaultlib.serv_rf_ram_default
Compiling module xil_defaultlib.serv_rf_top_default
Compiling module xil_defaultlib.servant_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 100004 ns : File "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" Line 37
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8264.863 ; gain = 0.000 ; free physical = 10209 ; free virtual = 27303
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/cpu/cpu/state/o_init}} {{/tb/udt/cpu/cpu/state/o_cnt_done}} {{/tb/udt/cpu/cpu/state/take_branch}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/cpu/cpu/state/i_alu_cmp}} {{/tb/udt/cpu/cpu/state/i_bne_or_bge}} {{/tb/udt/cpu/cpu/state/i_cond_branch}} {{/tb/udt/cpu/cpu/state/i_branch_op}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/cpu/cpu/alu/i_cmp_eq}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_immdec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_timer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.servant_arbiter
Compiling module xil_defaultlib.servant_mux
Compiling module xil_defaultlib.servant_ram(depth=8192,RESET_STR...
Compiling module xil_defaultlib.servant_timer(WIDTH=32,RESET_STR...
Compiling module xil_defaultlib.servant_gpio
Compiling module xil_defaultlib.serv_state_default
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_immdec_default
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_bufreg2
Compiling module xil_defaultlib.serv_ctrl
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if
Compiling module xil_defaultlib.serv_mem_if
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top
Compiling module xil_defaultlib.serv_rf_ram_if_default
Compiling module xil_defaultlib.serv_rf_ram_default
Compiling module xil_defaultlib.serv_rf_top_default
Compiling module xil_defaultlib.servant_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 100004 ns : File "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" Line 37
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8311.523 ; gain = 0.000 ; free physical = 9547 ; free virtual = 26855
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/utils_1/imports/synth_1/servix.dcp with file /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.runs/synth_1/servant.dcp
launch_runs synth_1 -jobs 16
[Thu Jul 13 02:47:25 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_immdec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_timer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.servant_arbiter
Compiling module xil_defaultlib.servant_mux
Compiling module xil_defaultlib.servant_ram(depth=8192,RESET_STR...
Compiling module xil_defaultlib.servant_timer(WIDTH=32,RESET_STR...
Compiling module xil_defaultlib.servant_gpio
Compiling module xil_defaultlib.serv_state_default
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_immdec_default
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_bufreg2
Compiling module xil_defaultlib.serv_ctrl
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if
Compiling module xil_defaultlib.serv_mem_if
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top
Compiling module xil_defaultlib.serv_rf_ram_if_default
Compiling module xil_defaultlib.serv_rf_ram_default
Compiling module xil_defaultlib.serv_rf_top_default
Compiling module xil_defaultlib.servant_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run all
$stop called at time : 100004 ns : File "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for -all
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8311.523 ; gain = 0.000 ; free physical = 9347 ; free virtual = 26697
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/udt/cpu/cpu/o_ibus_adr}} {{/tb/udt/cpu/cpu/o_ibus_cyc}} {{/tb/udt/cpu/cpu/i_ibus_rdt}} {{/tb/udt/cpu/cpu/i_ibus_ack}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/utils_1/imports/synth_1/servix.dcp with file /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.runs/synth_1/servant.dcp
launch_runs synth_1 -jobs 16
[Thu Jul 13 02:50:35 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/utils_1/imports/synth_1/servix.dcp with file /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.runs/synth_1/servant.dcp
launch_runs synth_1 -jobs 16
[Thu Jul 13 02:51:37 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_immdec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_timer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.servant_arbiter
Compiling module xil_defaultlib.servant_mux
Compiling module xil_defaultlib.servant_ram(depth=8192,RESET_STR...
Compiling module xil_defaultlib.servant_timer(WIDTH=32,RESET_STR...
Compiling module xil_defaultlib.servant_gpio
Compiling module xil_defaultlib.serv_state_default
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_immdec_default
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_bufreg2
Compiling module xil_defaultlib.serv_ctrl
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if
Compiling module xil_defaultlib.serv_mem_if
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top
Compiling module xil_defaultlib.serv_rf_ram_if_default
Compiling module xil_defaultlib.serv_rf_ram_default
Compiling module xil_defaultlib.serv_rf_top_default
Compiling module xil_defaultlib.servant_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run all
$stop called at time : 100004 ns : File "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for -all
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8322.539 ; gain = 0.000 ; free physical = 9401 ; free virtual = 26786
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb/udt/cpu/cpu/o_ibus_adr}} {{/tb/udt/cpu/cpu/o_ibus_cyc}} {{/tb/udt/cpu/cpu/i_ibus_rdt}} {{/tb/udt/cpu/cpu/i_ibus_ack}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/utils_1/imports/synth_1/servix.dcp with file /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.runs/synth_1/servant.dcp
launch_runs synth_1 -jobs 16
[Thu Jul 13 02:54:27 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_immdec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_timer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.servant_arbiter
Compiling module xil_defaultlib.servant_mux
Compiling module xil_defaultlib.servant_ram(depth=8192,RESET_STR...
Compiling module xil_defaultlib.servant_timer(WIDTH=32,RESET_STR...
Compiling module xil_defaultlib.servant_gpio
Compiling module xil_defaultlib.serv_state
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_immdec_default
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_bufreg2
Compiling module xil_defaultlib.serv_ctrl
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if
Compiling module xil_defaultlib.serv_mem_if
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top
Compiling module xil_defaultlib.serv_rf_ram_if_default
Compiling module xil_defaultlib.serv_rf_ram_default
Compiling module xil_defaultlib.serv_rf_top_default
Compiling module xil_defaultlib.servant_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run all
$stop called at time : 100004 ns : File "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for -all
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8367.555 ; gain = 0.000 ; free physical = 9305 ; free virtual = 26689
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/udt/cpu/cpu/o_ibus_adr}} {{/tb/udt/cpu/cpu/o_ibus_cyc}} {{/tb/udt/cpu/cpu/i_ibus_rdt}} {{/tb/udt/cpu/cpu/i_ibus_ack}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/udt/cpu/rf_ram/memory}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_immdec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_timer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.servant_arbiter
Compiling module xil_defaultlib.servant_mux
Compiling module xil_defaultlib.servant_ram(depth=8192,RESET_STR...
Compiling module xil_defaultlib.servant_timer(WIDTH=32,RESET_STR...
Compiling module xil_defaultlib.servant_gpio
Compiling module xil_defaultlib.serv_state
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_immdec_default
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_bufreg2
Compiling module xil_defaultlib.serv_ctrl
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if
Compiling module xil_defaultlib.serv_mem_if
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top
Compiling module xil_defaultlib.serv_rf_ram_if_default
Compiling module xil_defaultlib.serv_rf_ram_default
Compiling module xil_defaultlib.serv_rf_top_default
Compiling module xil_defaultlib.servant_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 100004 ns : File "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" Line 37
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8385.570 ; gain = 0.000 ; free physical = 9484 ; free virtual = 26805
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_immdec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_timer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.servant_arbiter
Compiling module xil_defaultlib.servant_mux
Compiling module xil_defaultlib.servant_ram(depth=8192,RESET_STR...
Compiling module xil_defaultlib.servant_timer(WIDTH=32,RESET_STR...
Compiling module xil_defaultlib.servant_gpio
Compiling module xil_defaultlib.serv_state
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_immdec_default
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_bufreg2
Compiling module xil_defaultlib.serv_ctrl
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if
Compiling module xil_defaultlib.serv_mem_if
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top
Compiling module xil_defaultlib.serv_rf_ram_if_default
Compiling module xil_defaultlib.serv_rf_ram_default
Compiling module xil_defaultlib.serv_rf_top_default
Compiling module xil_defaultlib.servant_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 100004 ns : File "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" Line 37
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8385.570 ; gain = 0.000 ; free physical = 9470 ; free virtual = 26792
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/udt/cpu/cpu/state/i_alu_cmp}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/udt/cpu/cpu/state/o_cnt_done}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/udt/cpu/cpu/alu/o_cmp}} {{/tb/udt/cpu/cpu/alu/i_cmp_eq}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/udt/cpu/cpu/ctrl/i_jump}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_immdec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_timer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.servant_arbiter
Compiling module xil_defaultlib.servant_mux
Compiling module xil_defaultlib.servant_ram(depth=8192,RESET_STR...
Compiling module xil_defaultlib.servant_timer(WIDTH=32,RESET_STR...
Compiling module xil_defaultlib.servant_gpio
Compiling module xil_defaultlib.serv_state
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_immdec_default
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_bufreg2
Compiling module xil_defaultlib.serv_ctrl
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if
Compiling module xil_defaultlib.serv_mem_if
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top
Compiling module xil_defaultlib.serv_rf_ram_if_default
Compiling module xil_defaultlib.serv_rf_ram_default
Compiling module xil_defaultlib.serv_rf_top_default
Compiling module xil_defaultlib.servant_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$stop called at time : 100004 ns : File "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" Line 37
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8398.555 ; gain = 0.000 ; free physical = 9478 ; free virtual = 26802
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_immdec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_timer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.servant_arbiter
Compiling module xil_defaultlib.servant_mux
Compiling module xil_defaultlib.servant_ram(depth=8192,RESET_STR...
Compiling module xil_defaultlib.servant_timer(WIDTH=32,RESET_STR...
Compiling module xil_defaultlib.servant_gpio
Compiling module xil_defaultlib.serv_state
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_immdec_default
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_bufreg2
Compiling module xil_defaultlib.serv_ctrl
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if
Compiling module xil_defaultlib.serv_mem_if
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top
Compiling module xil_defaultlib.serv_rf_ram_if_default
Compiling module xil_defaultlib.serv_rf_ram_default
Compiling module xil_defaultlib.serv_rf_top_default
Compiling module xil_defaultlib.servant_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 100004 ns : File "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" Line 37
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8398.555 ; gain = 0.000 ; free physical = 9510 ; free virtual = 26824
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_immdec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_timer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.servant_arbiter
Compiling module xil_defaultlib.servant_mux
Compiling module xil_defaultlib.servant_ram(depth=8192,RESET_STR...
Compiling module xil_defaultlib.servant_timer(WIDTH=32,RESET_STR...
Compiling module xil_defaultlib.servant_gpio
Compiling module xil_defaultlib.serv_state
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_immdec_default
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_bufreg2
Compiling module xil_defaultlib.serv_ctrl
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if
Compiling module xil_defaultlib.serv_mem_if
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top
Compiling module xil_defaultlib.serv_rf_ram_if_default
Compiling module xil_defaultlib.serv_rf_ram_default
Compiling module xil_defaultlib.serv_rf_top_default
Compiling module xil_defaultlib.servant_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 100004 ns : File "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" Line 37
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8398.555 ; gain = 0.000 ; free physical = 9519 ; free virtual = 26835
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_immdec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_timer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.servant_arbiter
Compiling module xil_defaultlib.servant_mux
Compiling module xil_defaultlib.servant_ram(depth=8192,RESET_STR...
Compiling module xil_defaultlib.servant_timer(WIDTH=32,RESET_STR...
Compiling module xil_defaultlib.servant_gpio
Compiling module xil_defaultlib.serv_state
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_immdec_default
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_bufreg2
Compiling module xil_defaultlib.serv_ctrl
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if
Compiling module xil_defaultlib.serv_mem_if
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top
Compiling module xil_defaultlib.serv_rf_ram_if_default
Compiling module xil_defaultlib.serv_rf_ram_default
Compiling module xil_defaultlib.serv_rf_top_default
Compiling module xil_defaultlib.servant_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$stop called at time : 100004 ns : File "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" Line 37
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8398.555 ; gain = 0.000 ; free physical = 9519 ; free virtual = 26836
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_immdec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_timer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.servant_arbiter
Compiling module xil_defaultlib.servant_mux
Compiling module xil_defaultlib.servant_ram(depth=8192,RESET_STR...
Compiling module xil_defaultlib.servant_timer(WIDTH=32,RESET_STR...
Compiling module xil_defaultlib.servant_gpio
Compiling module xil_defaultlib.serv_state
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_immdec_default
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_bufreg2
Compiling module xil_defaultlib.serv_ctrl
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if
Compiling module xil_defaultlib.serv_mem_if
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top
Compiling module xil_defaultlib.serv_rf_ram_if_default
Compiling module xil_defaultlib.serv_rf_ram_default
Compiling module xil_defaultlib.serv_rf_top_default
Compiling module xil_defaultlib.servant_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 100004 ns : File "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" Line 37
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 8440.578 ; gain = 2.992 ; free physical = 9493 ; free virtual = 26811
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/udt/cpu/cpu/alu/i_rs1}} {{/tb/udt/cpu/cpu/alu/i_op_b}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_immdec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_timer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.servant_arbiter
Compiling module xil_defaultlib.servant_mux
Compiling module xil_defaultlib.servant_ram(depth=8192,RESET_STR...
Compiling module xil_defaultlib.servant_timer(WIDTH=32,RESET_STR...
Compiling module xil_defaultlib.servant_gpio
Compiling module xil_defaultlib.serv_state
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_immdec_default
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_bufreg2
Compiling module xil_defaultlib.serv_ctrl
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if
Compiling module xil_defaultlib.serv_mem_if
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top
Compiling module xil_defaultlib.serv_rf_ram_if_default
Compiling module xil_defaultlib.serv_rf_ram_default
Compiling module xil_defaultlib.serv_rf_top_default
Compiling module xil_defaultlib.servant_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 100004 ns : File "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" Line 37
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8560.637 ; gain = 0.000 ; free physical = 9090 ; free virtual = 26578
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/udt/cpu/rf_ram/i_clk}} {{/tb/udt/cpu/rf_ram/i_waddr}} {{/tb/udt/cpu/rf_ram/i_wdata}} {{/tb/udt/cpu/rf_ram/i_wen}} {{/tb/udt/cpu/rf_ram/i_raddr}} {{/tb/udt/cpu/rf_ram/i_ren}} {{/tb/udt/cpu/rf_ram/o_rdata}} {{/tb/udt/cpu/rf_ram/memory}} {{/tb/udt/cpu/rf_ram/rdata}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_immdec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_timer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.servant_arbiter
Compiling module xil_defaultlib.servant_mux
Compiling module xil_defaultlib.servant_ram(depth=8192,RESET_STR...
Compiling module xil_defaultlib.servant_timer(WIDTH=32,RESET_STR...
Compiling module xil_defaultlib.servant_gpio
Compiling module xil_defaultlib.serv_state
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_immdec_default
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_bufreg2
Compiling module xil_defaultlib.serv_ctrl
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if
Compiling module xil_defaultlib.serv_mem_if
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top
Compiling module xil_defaultlib.serv_rf_ram_if_default
Compiling module xil_defaultlib.serv_rf_ram_default
Compiling module xil_defaultlib.serv_rf_top_default
Compiling module xil_defaultlib.servant_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 100004 ns : File "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" Line 37
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8576.645 ; gain = 0.000 ; free physical = 9118 ; free virtual = 26616
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_immdec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_timer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.servant_arbiter
Compiling module xil_defaultlib.servant_mux
Compiling module xil_defaultlib.servant_ram(depth=8192,RESET_STR...
Compiling module xil_defaultlib.servant_timer(WIDTH=32,RESET_STR...
Compiling module xil_defaultlib.servant_gpio
Compiling module xil_defaultlib.serv_state
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_immdec_default
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_bufreg2
Compiling module xil_defaultlib.serv_ctrl
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if
Compiling module xil_defaultlib.serv_mem_if
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top
Compiling module xil_defaultlib.serv_rf_ram_if_default
Compiling module xil_defaultlib.serv_rf_ram_default
Compiling module xil_defaultlib.serv_rf_top_default
Compiling module xil_defaultlib.servant_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 100004 ns : File "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" Line 37
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 8576.645 ; gain = 0.000 ; free physical = 9116 ; free virtual = 26615
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/udt/cpu/rf_ram_if/i_clk}} {{/tb/udt/cpu/rf_ram_if/i_rst}} {{/tb/udt/cpu/rf_ram_if/i_rreq}} {{/tb/udt/cpu/rf_ram_if/i_wreq}} {{/tb/udt/cpu/rf_ram_if/o_ready}} {{/tb/udt/cpu/rf_ram_if/i_wreg0}} {{/tb/udt/cpu/rf_ram_if/i_wreg1}} {{/tb/udt/cpu/rf_ram_if/i_wen0}} {{/tb/udt/cpu/rf_ram_if/i_wen1}} {{/tb/udt/cpu/rf_ram_if/i_wdata0}} {{/tb/udt/cpu/rf_ram_if/i_wdata1}} {{/tb/udt/cpu/rf_ram_if/i_rreg0}} {{/tb/udt/cpu/rf_ram_if/i_rreg1}} {{/tb/udt/cpu/rf_ram_if/o_rdata0}} {{/tb/udt/cpu/rf_ram_if/o_rdata1}} {{/tb/udt/cpu/rf_ram_if/o_waddr}} {{/tb/udt/cpu/rf_ram_if/o_wdata}} {{/tb/udt/cpu/rf_ram_if/o_wen}} {{/tb/udt/cpu/rf_ram_if/o_raddr}} {{/tb/udt/cpu/rf_ram_if/o_ren}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/udt/cpu/cpu/rf_if/i_rs1_raddr}} {{/tb/udt/cpu/cpu/rf_if/i_rs2_raddr}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/udt/cpu/rf_ram_if/wreg}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/udt/cpu/rf_ram_if/i_rreg0}} {{/tb/udt/cpu/rf_ram_if/i_rreg1}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/udt/cpu/cpu/o_rreg0}} {{/tb/udt/cpu/cpu/o_rreg1}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_immdec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_timer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.servant_arbiter
Compiling module xil_defaultlib.servant_mux
Compiling module xil_defaultlib.servant_ram(depth=8192,RESET_STR...
Compiling module xil_defaultlib.servant_timer(WIDTH=32,RESET_STR...
Compiling module xil_defaultlib.servant_gpio
Compiling module xil_defaultlib.serv_state
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_immdec_default
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_bufreg2
Compiling module xil_defaultlib.serv_ctrl
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if
Compiling module xil_defaultlib.serv_mem_if
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top
Compiling module xil_defaultlib.serv_rf_ram_if_default
Compiling module xil_defaultlib.serv_rf_ram_default
Compiling module xil_defaultlib.serv_rf_top_default
Compiling module xil_defaultlib.servant_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 100004 ns : File "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" Line 37
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 8621.910 ; gain = 0.000 ; free physical = 9095 ; free virtual = 26599
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/udt/cpu/cpu/rf_if/sel_rs2}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/udt/cpu/cpu/rf_if/i_trap}} {{/tb/udt/cpu/cpu/rf_if/i_mret}} {{/tb/udt/cpu/cpu/rf_if/i_csr_en}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/udt/cpu/cpu/state/o_ctrl_trap}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/udt/cpu/cpu/state/i_new_irq}} {{/tb/udt/cpu/cpu/state/i_e_op}} {{/tb/udt/cpu/cpu/state/misalign_trap_sync}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_bufreg2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_immdec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_mem_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_ram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_rf_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servant_timer
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.servant_arbiter
Compiling module xil_defaultlib.servant_mux
Compiling module xil_defaultlib.servant_ram(depth=8192,RESET_STR...
Compiling module xil_defaultlib.servant_timer(WIDTH=32,RESET_STR...
Compiling module xil_defaultlib.servant_gpio
Compiling module xil_defaultlib.serv_state
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_immdec_default
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_bufreg2
Compiling module xil_defaultlib.serv_ctrl
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if
Compiling module xil_defaultlib.serv_mem_if
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top
Compiling module xil_defaultlib.serv_rf_ram_if_default
Compiling module xil_defaultlib.serv_rf_ram_default
Compiling module xil_defaultlib.serv_rf_top_default
Compiling module xil_defaultlib.servant_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 100004 ns : File "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv" Line 37
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8665.941 ; gain = 0.000 ; free physical = 9067 ; free virtual = 26575
