# Reading D:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do alu_32bit_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 5/ex1 - alu 32bit/full_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:54:09 on Mar 23,2019
# vcom -reportprogress 300 -2008 -work work G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 5/ex1 - alu 32bit/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture dataflow of full_adder
# End time: 19:54:09 on Mar 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 5/ex1 - alu 32bit/alu_1bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:54:09 on Mar 23,2019
# vcom -reportprogress 300 -2008 -work work G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 5/ex1 - alu 32bit/alu_1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_1bit
# -- Compiling architecture behavioral of alu_1bit
# -- Loading entity full_adder
# End time: 19:54:09 on Mar 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 5/ex1 - alu 32bit/alu_32bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:54:09 on Mar 23,2019
# vcom -reportprogress 300 -2008 -work work G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 5/ex1 - alu 32bit/alu_32bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_32bit
# -- Compiling architecture structural of alu_32bit
# -- Loading entity alu_1bit
# End time: 19:54:09 on Mar 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 5/ex1 - alu 32bit/simulation/modelsim/alu_32bit.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:54:09 on Mar 23,2019
# vcom -reportprogress 300 -2008 -work work G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 5/ex1 - alu 32bit/simulation/modelsim/alu_32bit.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_32bit_vhd_tst
# -- Compiling architecture alu_32bit_arch of alu_32bit_vhd_tst
# End time: 19:54:09 on Mar 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:54:09 on Mar 23,2019
# ** Error: (vsim-3170) Could not find 'testbench'.
#         Searched libraries:
#             D:/intelFPGA_lite/17.1/modelsim_ase/altera/vhdl/altera
#             D:/intelFPGA_lite/17.1/modelsim_ase/altera/vhdl/220model
#             D:/intelFPGA_lite/17.1/modelsim_ase/altera/vhdl/sgate
#             D:/intelFPGA_lite/17.1/modelsim_ase/altera/vhdl/altera_mf
#             D:/intelFPGA_lite/17.1/modelsim_ase/altera/vhdl/altera_lnsim
#             D:/intelFPGA_lite/17.1/modelsim_ase/altera/vhdl/cycloneive
#             G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 5/ex1 - alu 32bit/simulation/modelsim/rtl_work
#             G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 5/ex1 - alu 32bit/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./alu_32bit_run_msim_rtl_vhdl.do PAUSED at line 14
vcom -reportprogress 300 -work work {G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 5/ex1 - alu 32bit/simulation/modelsim/alu_32bit.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:54:26 on Mar 23,2019
# vcom -reportprogress 300 -work work G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 5/ex1 - alu 32bit/simulation/modelsim/alu_32bit.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_32bit_vhd_tst
# -- Compiling architecture alu_32bit_arch of alu_32bit_vhd_tst
# End time: 19:54:26 on Mar 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.alu_32bit_vhd_tst
# vsim work.alu_32bit_vhd_tst 
# Start time: 19:54:09 on Mar 23,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.alu_32bit_vhd_tst(alu_32bit_arch)
# Loading work.alu_32bit(structural)
# Loading work.alu_1bit(behavioral)
# Loading work.full_adder(dataflow)
add wave -position insertpoint  \
sim:/alu_32bit_vhd_tst/A \
sim:/alu_32bit_vhd_tst/ALUControl \
sim:/alu_32bit_vhd_tst/ALUFlags \
sim:/alu_32bit_vhd_tst/B \
sim:/alu_32bit_vhd_tst/Result
run -all
# End time: 20:12:17 on Mar 23,2019, Elapsed time: 0:18:08
# Errors: 1, Warnings: 0
