

================================================================
== Vivado HLS Report for 'U_drain_IO_L2_out_0_s'
================================================================
* Date:           Sat Jun 19 18:25:27 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       49|      181| 0.163 us | 0.603 us |   49|  181|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1     |       48|      180|  4 ~ 15  |          -|          -|      12|    no    |
        | + Loop 1.1  |       12|       12|         2|          1|          1|      12|    yes   |
        | + Loop 1.2  |        1|       12|         2|          1|          1| 1 ~ 12 |    yes   |
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 5 4 
4 --> 3 
5 --> 2 
6 --> 5 7 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_drain_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_drain_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_drain_local_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.60ns)   --->   "br label %1" [src/kernel_kernel.cpp:702]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.90>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%indvars_iv = phi i4 [ %add_ln702, %.loopexit ], [ -4, %0 ]" [src/kernel_kernel.cpp:702]   --->   Operation 12 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%p_093_0 = phi i4 [ %c0_V, %.loopexit ], [ 0, %0 ]"   --->   Operation 13 'phi' 'p_093_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.65ns)   --->   "%icmp_ln702 = icmp eq i4 %p_093_0, -4" [src/kernel_kernel.cpp:702]   --->   Operation 14 'icmp' 'icmp_ln702' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.33ns)   --->   "%c0_V = add i4 %p_093_0, 1" [src/kernel_kernel.cpp:702]   --->   Operation 16 'add' 'c0_V' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln702, label %3, label %2" [src/kernel_kernel.cpp:702]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.65ns)   --->   "%icmp_ln879 = icmp eq i4 %p_093_0, 0" [src/kernel_kernel.cpp:704]   --->   Operation 18 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln702)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %.preheader134.preheader, label %.preheader.preheader" [src/kernel_kernel.cpp:704]   --->   Operation 19 'br' <Predicate = (!icmp_ln702)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.60ns)   --->   "br label %.preheader"   --->   Operation 20 'br' <Predicate = (!icmp_ln702 & !icmp_ln879)> <Delay = 0.60>
ST_2 : Operation 21 [1/1] (0.60ns)   --->   "br label %.preheader134" [src/kernel_kernel.cpp:707]   --->   Operation 21 'br' <Predicate = (!icmp_ln702 & icmp_ln879)> <Delay = 0.60>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:724]   --->   Operation 22 'ret' <Predicate = (icmp_ln702)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.65>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%i_op_assign = phi i4 [ %c3_5, %hls_label_261 ], [ 0, %.preheader.preheader ]"   --->   Operation 23 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_414 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 12, i64 0)"   --->   Operation 24 'speclooptripcount' 'empty_414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.65ns)   --->   "%icmp_ln716 = icmp eq i4 %i_op_assign, %indvars_iv" [src/kernel_kernel.cpp:716]   --->   Operation 25 'icmp' 'icmp_ln716' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.33ns)   --->   "%c3_5 = add i4 %i_op_assign, 1" [src/kernel_kernel.cpp:716]   --->   Operation 26 'add' 'c3_5' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln716, label %.loopexit.loopexit, label %hls_label_261" [src/kernel_kernel.cpp:716]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str12)" [src/kernel_kernel.cpp:716]   --->   Operation 28 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln716)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:717]   --->   Operation 29 'specpipeline' <Predicate = (!icmp_ln716)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (1.21ns)   --->   "%tmp_25 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_U_drain_in_V)" [src/kernel_kernel.cpp:719]   --->   Operation 30 'read' 'tmp_25' <Predicate = (!icmp_ln716)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 31 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_U_drain_out_V, float %tmp_25)" [src/kernel_kernel.cpp:720]   --->   Operation 31 'write' <Predicate = (!icmp_ln716)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty_415 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str12, i32 %tmp_1)" [src/kernel_kernel.cpp:721]   --->   Operation 32 'specregionend' 'empty_415' <Predicate = (!icmp_ln716)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "br label %.preheader" [src/kernel_kernel.cpp:716]   --->   Operation 33 'br' <Predicate = (!icmp_ln716)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.33>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 34 'br' <Predicate = (!icmp_ln879)> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 35 'br' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.33ns)   --->   "%add_ln702 = add i4 %indvars_iv, -1" [src/kernel_kernel.cpp:702]   --->   Operation 36 'add' 'add_ln702' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "br label %1" [src/kernel_kernel.cpp:702]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.65>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%c3_0 = phi i4 [ %c3, %hls_label_260 ], [ 0, %.preheader134.preheader ]"   --->   Operation 38 'phi' 'c3_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.65ns)   --->   "%icmp_ln707 = icmp eq i4 %c3_0, -4" [src/kernel_kernel.cpp:707]   --->   Operation 39 'icmp' 'icmp_ln707' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%empty_412 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 40 'speclooptripcount' 'empty_412' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.33ns)   --->   "%c3 = add i4 %c3_0, 1" [src/kernel_kernel.cpp:707]   --->   Operation 41 'add' 'c3' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln707, label %.loopexit.loopexit4, label %hls_label_260" [src/kernel_kernel.cpp:707]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 2.43>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str11)" [src/kernel_kernel.cpp:707]   --->   Operation 43 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln707)> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:708]   --->   Operation 44 'specpipeline' <Predicate = (!icmp_ln707)> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (1.21ns)   --->   "%tmp = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_U_drain_local_in_V)" [src/kernel_kernel.cpp:710]   --->   Operation 45 'read' 'tmp' <Predicate = (!icmp_ln707)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 46 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_U_drain_out_V, float %tmp)" [src/kernel_kernel.cpp:711]   --->   Operation 46 'write' <Predicate = (!icmp_ln707)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%empty_413 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str11, i32 %tmp_s)" [src/kernel_kernel.cpp:712]   --->   Operation 47 'specregionend' 'empty_413' <Predicate = (!icmp_ln707)> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "br label %.preheader134" [src/kernel_kernel.cpp:707]   --->   Operation 48 'br' <Predicate = (!icmp_ln707)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_U_drain_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_U_drain_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_U_drain_local_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
br_ln702           (br               ) [ 01111111]
indvars_iv         (phi              ) [ 00111111]
p_093_0            (phi              ) [ 00100000]
icmp_ln702         (icmp             ) [ 00111111]
empty              (speclooptripcount) [ 00000000]
c0_V               (add              ) [ 01111111]
br_ln702           (br               ) [ 00000000]
icmp_ln879         (icmp             ) [ 00111111]
br_ln704           (br               ) [ 00000000]
br_ln0             (br               ) [ 00111111]
br_ln707           (br               ) [ 00111111]
ret_ln724          (ret              ) [ 00000000]
i_op_assign        (phi              ) [ 00010000]
empty_414          (speclooptripcount) [ 00000000]
icmp_ln716         (icmp             ) [ 00111111]
c3_5               (add              ) [ 00111111]
br_ln716           (br               ) [ 00000000]
tmp_1              (specregionbegin  ) [ 00000000]
specpipeline_ln717 (specpipeline     ) [ 00000000]
tmp_25             (read             ) [ 00000000]
write_ln720        (write            ) [ 00000000]
empty_415          (specregionend    ) [ 00000000]
br_ln716           (br               ) [ 00111111]
br_ln0             (br               ) [ 00000000]
br_ln0             (br               ) [ 00000000]
add_ln702          (add              ) [ 01111111]
br_ln702           (br               ) [ 01111111]
c3_0               (phi              ) [ 00000010]
icmp_ln707         (icmp             ) [ 00111111]
empty_412          (speclooptripcount) [ 00000000]
c3                 (add              ) [ 00111111]
br_ln707           (br               ) [ 00000000]
tmp_s              (specregionbegin  ) [ 00000000]
specpipeline_ln708 (specpipeline     ) [ 00000000]
tmp                (read             ) [ 00000000]
write_ln711        (write            ) [ 00000000]
empty_413          (specregionend    ) [ 00000000]
br_ln707           (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_U_drain_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_U_drain_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_U_drain_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_U_drain_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_U_drain_local_in_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_U_drain_local_in_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="tmp_25_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_25/4 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="32" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln720/4 write_ln711/7 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="71" class="1005" name="indvars_iv_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="4" slack="1"/>
<pin id="73" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="75" class="1004" name="indvars_iv_phi_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="4" slack="1"/>
<pin id="77" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="3" slack="1"/>
<pin id="79" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/2 "/>
</bind>
</comp>

<comp id="83" class="1005" name="p_093_0_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="4" slack="1"/>
<pin id="85" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_093_0 (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="p_093_0_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="1" slack="1"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_093_0/2 "/>
</bind>
</comp>

<comp id="94" class="1005" name="i_op_assign_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="1"/>
<pin id="96" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_op_assign_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="1" slack="1"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/3 "/>
</bind>
</comp>

<comp id="105" class="1005" name="c3_0_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="1"/>
<pin id="107" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3_0 (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="c3_0_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="1" slack="1"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_0/6 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln702_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="3" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln702/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="c0_V_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c0_V/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln879_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln716_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="0" index="1" bw="4" slack="1"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln716/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="c3_5_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c3_5/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="add_ln702_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="2"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln702/5 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln707_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="3" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln707/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="c3_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c3/6 "/>
</bind>
</comp>

<comp id="164" class="1005" name="icmp_ln702_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln702 "/>
</bind>
</comp>

<comp id="168" class="1005" name="c0_V_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c0_V "/>
</bind>
</comp>

<comp id="173" class="1005" name="icmp_ln879_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="177" class="1005" name="icmp_ln716_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln716 "/>
</bind>
</comp>

<comp id="181" class="1005" name="c3_5_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c3_5 "/>
</bind>
</comp>

<comp id="186" class="1005" name="add_ln702_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="1"/>
<pin id="188" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln702 "/>
</bind>
</comp>

<comp id="191" class="1005" name="icmp_ln707_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln707 "/>
</bind>
</comp>

<comp id="195" class="1005" name="c3_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="40" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="42" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="50" pin="2"/><net_sink comp="56" pin=2"/></net>

<net id="68"><net_src comp="40" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="70"><net_src comp="64" pin="2"/><net_sink comp="56" pin=2"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="71" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="82"><net_src comp="75" pin="4"/><net_sink comp="71" pin=0"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="83" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="120"><net_src comp="87" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="87" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="87" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="98" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="71" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="98" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="71" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="46" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="109" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="109" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="116" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="122" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="176"><net_src comp="128" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="134" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="140" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="189"><net_src comp="146" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="194"><net_src comp="152" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="158" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="109" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_U_drain_out_V | {4 7 }
 - Input state : 
	Port: U_drain_IO_L2_out<0> : fifo_U_drain_in_V | {4 }
	Port: U_drain_IO_L2_out<0> : fifo_U_drain_local_in_V | {7 }
  - Chain level:
	State 1
	State 2
		icmp_ln702 : 1
		c0_V : 1
		br_ln702 : 2
		icmp_ln879 : 1
		br_ln704 : 2
	State 3
		icmp_ln716 : 1
		c3_5 : 1
		br_ln716 : 2
	State 4
		empty_415 : 1
	State 5
	State 6
		icmp_ln707 : 1
		c3 : 1
		br_ln707 : 2
	State 7
		empty_413 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|          | icmp_ln702_fu_116 |    0    |    9    |
|   icmp   | icmp_ln879_fu_128 |    0    |    9    |
|          | icmp_ln716_fu_134 |    0    |    9    |
|          | icmp_ln707_fu_152 |    0    |    9    |
|----------|-------------------|---------|---------|
|          |    c0_V_fu_122    |    0    |    6    |
|    add   |    c3_5_fu_140    |    0    |    6    |
|          |  add_ln702_fu_146 |    0    |    6    |
|          |     c3_fu_158     |    0    |    6    |
|----------|-------------------|---------|---------|
|   read   | tmp_25_read_fu_50 |    0    |    0    |
|          |   tmp_read_fu_64  |    0    |    0    |
|----------|-------------------|---------|---------|
|   write  |  grp_write_fu_56  |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    60   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| add_ln702_reg_186|    4   |
|   c0_V_reg_168   |    4   |
|   c3_0_reg_105   |    4   |
|   c3_5_reg_181   |    4   |
|    c3_reg_195    |    4   |
|i_op_assign_reg_94|    4   |
|icmp_ln702_reg_164|    1   |
|icmp_ln707_reg_191|    1   |
|icmp_ln716_reg_177|    1   |
|icmp_ln879_reg_173|    1   |
| indvars_iv_reg_71|    4   |
|  p_093_0_reg_83  |    4   |
+------------------+--------+
|       Total      |   36   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_56  |  p2  |   2  |  32  |   64   ||    9    |
| indvars_iv_reg_71 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   72   ||  1.206  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   60   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   36   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   36   |   78   |
+-----------+--------+--------+--------+
