// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
// Date        : Thu Feb 22 20:03:42 2018
// Host        : d01-0209 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ jesd204_phy_0_sim_netlist.v
// Design      : jesd204_phy_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7k325tffg900-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "jesd204_phy_v4_0_0,Vivado 2017.3" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    tx_sys_reset,
    rx_sys_reset,
    tx_reset_gt,
    rx_reset_gt,
    tx_reset_done,
    rx_reset_done,
    cpll_refclk,
    qpll_refclk,
    common0_qpll_lock_out,
    common0_qpll_refclk_out,
    common0_qpll_clk_out,
    common1_qpll_lock_out,
    common1_qpll_refclk_out,
    common1_qpll_clk_out,
    rxencommaalign,
    tx_core_clk,
    txoutclk,
    rx_core_clk,
    rxoutclk,
    drpclk,
    gt_prbssel,
    gt0_txcharisk,
    gt0_txdata,
    gt1_txcharisk,
    gt1_txdata,
    gt2_txcharisk,
    gt2_txdata,
    gt3_txcharisk,
    gt3_txdata,
    gt4_txcharisk,
    gt4_txdata,
    gt5_txcharisk,
    gt5_txdata,
    gt6_txcharisk,
    gt6_txdata,
    gt7_txcharisk,
    gt7_txdata,
    gt0_rxcharisk,
    gt0_rxdisperr,
    gt0_rxnotintable,
    gt0_rxdata,
    gt1_rxcharisk,
    gt1_rxdisperr,
    gt1_rxnotintable,
    gt1_rxdata,
    gt2_rxcharisk,
    gt2_rxdisperr,
    gt2_rxnotintable,
    gt2_rxdata,
    gt3_rxcharisk,
    gt3_rxdisperr,
    gt3_rxnotintable,
    gt3_rxdata,
    gt4_rxcharisk,
    gt4_rxdisperr,
    gt4_rxnotintable,
    gt4_rxdata,
    gt5_rxcharisk,
    gt5_rxdisperr,
    gt5_rxnotintable,
    gt5_rxdata,
    gt6_rxcharisk,
    gt6_rxdisperr,
    gt6_rxnotintable,
    gt6_rxdata,
    gt7_rxcharisk,
    gt7_rxdisperr,
    gt7_rxnotintable,
    gt7_rxdata,
    rxn_in,
    rxp_in,
    txn_out,
    txp_out);
  input s_axi_aclk;
  input s_axi_aresetn;
  input [11:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [11:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  input tx_sys_reset;
  input rx_sys_reset;
  input tx_reset_gt;
  input rx_reset_gt;
  output tx_reset_done;
  output rx_reset_done;
  input cpll_refclk;
  input qpll_refclk;
  output common0_qpll_lock_out;
  output common0_qpll_refclk_out;
  output common0_qpll_clk_out;
  output common1_qpll_lock_out;
  output common1_qpll_refclk_out;
  output common1_qpll_clk_out;
  input rxencommaalign;
  input tx_core_clk;
  output txoutclk;
  input rx_core_clk;
  output rxoutclk;
  input drpclk;
  input [2:0]gt_prbssel;
  input [3:0]gt0_txcharisk;
  input [31:0]gt0_txdata;
  input [3:0]gt1_txcharisk;
  input [31:0]gt1_txdata;
  input [3:0]gt2_txcharisk;
  input [31:0]gt2_txdata;
  input [3:0]gt3_txcharisk;
  input [31:0]gt3_txdata;
  input [3:0]gt4_txcharisk;
  input [31:0]gt4_txdata;
  input [3:0]gt5_txcharisk;
  input [31:0]gt5_txdata;
  input [3:0]gt6_txcharisk;
  input [31:0]gt6_txdata;
  input [3:0]gt7_txcharisk;
  input [31:0]gt7_txdata;
  output [3:0]gt0_rxcharisk;
  output [3:0]gt0_rxdisperr;
  output [3:0]gt0_rxnotintable;
  output [31:0]gt0_rxdata;
  output [3:0]gt1_rxcharisk;
  output [3:0]gt1_rxdisperr;
  output [3:0]gt1_rxnotintable;
  output [31:0]gt1_rxdata;
  output [3:0]gt2_rxcharisk;
  output [3:0]gt2_rxdisperr;
  output [3:0]gt2_rxnotintable;
  output [31:0]gt2_rxdata;
  output [3:0]gt3_rxcharisk;
  output [3:0]gt3_rxdisperr;
  output [3:0]gt3_rxnotintable;
  output [31:0]gt3_rxdata;
  output [3:0]gt4_rxcharisk;
  output [3:0]gt4_rxdisperr;
  output [3:0]gt4_rxnotintable;
  output [31:0]gt4_rxdata;
  output [3:0]gt5_rxcharisk;
  output [3:0]gt5_rxdisperr;
  output [3:0]gt5_rxnotintable;
  output [31:0]gt5_rxdata;
  output [3:0]gt6_rxcharisk;
  output [3:0]gt6_rxdisperr;
  output [3:0]gt6_rxnotintable;
  output [31:0]gt6_rxdata;
  output [3:0]gt7_rxcharisk;
  output [3:0]gt7_rxdisperr;
  output [3:0]gt7_rxnotintable;
  output [31:0]gt7_rxdata;
  input [7:0]rxn_in;
  input [7:0]rxp_in;
  output [7:0]txn_out;
  output [7:0]txp_out;

  wire common0_qpll_clk_out;
  wire common0_qpll_lock_out;
  wire common0_qpll_refclk_out;
  wire common1_qpll_clk_out;
  wire common1_qpll_lock_out;
  wire common1_qpll_refclk_out;
  wire cpll_refclk;
  wire drpclk;
  wire [3:0]gt0_rxcharisk;
  wire [31:0]gt0_rxdata;
  wire [3:0]gt0_rxdisperr;
  wire [3:0]gt0_rxnotintable;
  wire [3:0]gt0_txcharisk;
  wire [31:0]gt0_txdata;
  wire [3:0]gt1_rxcharisk;
  wire [31:0]gt1_rxdata;
  wire [3:0]gt1_rxdisperr;
  wire [3:0]gt1_rxnotintable;
  wire [3:0]gt1_txcharisk;
  wire [31:0]gt1_txdata;
  wire [3:0]gt2_rxcharisk;
  wire [31:0]gt2_rxdata;
  wire [3:0]gt2_rxdisperr;
  wire [3:0]gt2_rxnotintable;
  wire [3:0]gt2_txcharisk;
  wire [31:0]gt2_txdata;
  wire [3:0]gt3_rxcharisk;
  wire [31:0]gt3_rxdata;
  wire [3:0]gt3_rxdisperr;
  wire [3:0]gt3_rxnotintable;
  wire [3:0]gt3_txcharisk;
  wire [31:0]gt3_txdata;
  wire [3:0]gt4_rxcharisk;
  wire [31:0]gt4_rxdata;
  wire [3:0]gt4_rxdisperr;
  wire [3:0]gt4_rxnotintable;
  wire [3:0]gt4_txcharisk;
  wire [31:0]gt4_txdata;
  wire [3:0]gt5_rxcharisk;
  wire [31:0]gt5_rxdata;
  wire [3:0]gt5_rxdisperr;
  wire [3:0]gt5_rxnotintable;
  wire [3:0]gt5_txcharisk;
  wire [31:0]gt5_txdata;
  wire [3:0]gt6_rxcharisk;
  wire [31:0]gt6_rxdata;
  wire [3:0]gt6_rxdisperr;
  wire [3:0]gt6_rxnotintable;
  wire [3:0]gt6_txcharisk;
  wire [31:0]gt6_txdata;
  wire [3:0]gt7_rxcharisk;
  wire [31:0]gt7_rxdata;
  wire [3:0]gt7_rxdisperr;
  wire [3:0]gt7_rxnotintable;
  wire [3:0]gt7_txcharisk;
  wire [31:0]gt7_txdata;
  wire [2:0]gt_prbssel;
  wire qpll_refclk;
  wire rx_core_clk;
  wire rx_reset_done;
  wire rx_reset_gt;
  wire rx_sys_reset;
  wire rxencommaalign;
  wire [7:0]rxn_in;
  wire rxoutclk;
  wire [7:0]rxp_in;
  wire s_axi_aclk;
  wire [11:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [11:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire tx_core_clk;
  wire tx_reset_done;
  wire tx_reset_gt;
  wire tx_sys_reset;
  wire [7:0]txn_out;
  wire txoutclk;
  wire [7:0]txp_out;
  wire NLW_inst_gt0_cplllock_out_UNCONNECTED;
  wire NLW_inst_gt0_eyescandataerror_out_UNCONNECTED;
  wire NLW_inst_gt0_rxbyteisaligned_out_UNCONNECTED;
  wire NLW_inst_gt0_rxbyterealign_out_UNCONNECTED;
  wire NLW_inst_gt0_rxcommadet_out_UNCONNECTED;
  wire NLW_inst_gt0_rxprbserr_out_UNCONNECTED;
  wire NLW_inst_gt0_rxresetdone_out_UNCONNECTED;
  wire NLW_inst_gt0_txresetdone_out_UNCONNECTED;
  wire NLW_inst_gt1_cplllock_out_UNCONNECTED;
  wire NLW_inst_gt1_eyescandataerror_out_UNCONNECTED;
  wire NLW_inst_gt1_rxbyteisaligned_out_UNCONNECTED;
  wire NLW_inst_gt1_rxbyterealign_out_UNCONNECTED;
  wire NLW_inst_gt1_rxcommadet_out_UNCONNECTED;
  wire NLW_inst_gt1_rxprbserr_out_UNCONNECTED;
  wire NLW_inst_gt1_rxresetdone_out_UNCONNECTED;
  wire NLW_inst_gt1_txresetdone_out_UNCONNECTED;
  wire NLW_inst_gt2_cplllock_out_UNCONNECTED;
  wire NLW_inst_gt2_eyescandataerror_out_UNCONNECTED;
  wire NLW_inst_gt2_rxbyteisaligned_out_UNCONNECTED;
  wire NLW_inst_gt2_rxbyterealign_out_UNCONNECTED;
  wire NLW_inst_gt2_rxcommadet_out_UNCONNECTED;
  wire NLW_inst_gt2_rxprbserr_out_UNCONNECTED;
  wire NLW_inst_gt2_rxresetdone_out_UNCONNECTED;
  wire NLW_inst_gt2_txresetdone_out_UNCONNECTED;
  wire NLW_inst_gt3_cplllock_out_UNCONNECTED;
  wire NLW_inst_gt3_eyescandataerror_out_UNCONNECTED;
  wire NLW_inst_gt3_rxbyteisaligned_out_UNCONNECTED;
  wire NLW_inst_gt3_rxbyterealign_out_UNCONNECTED;
  wire NLW_inst_gt3_rxcommadet_out_UNCONNECTED;
  wire NLW_inst_gt3_rxprbserr_out_UNCONNECTED;
  wire NLW_inst_gt3_rxresetdone_out_UNCONNECTED;
  wire NLW_inst_gt3_txresetdone_out_UNCONNECTED;
  wire NLW_inst_gt4_cplllock_out_UNCONNECTED;
  wire NLW_inst_gt4_eyescandataerror_out_UNCONNECTED;
  wire NLW_inst_gt4_rxbyteisaligned_out_UNCONNECTED;
  wire NLW_inst_gt4_rxbyterealign_out_UNCONNECTED;
  wire NLW_inst_gt4_rxcommadet_out_UNCONNECTED;
  wire NLW_inst_gt4_rxprbserr_out_UNCONNECTED;
  wire NLW_inst_gt4_rxresetdone_out_UNCONNECTED;
  wire NLW_inst_gt4_txresetdone_out_UNCONNECTED;
  wire NLW_inst_gt5_cplllock_out_UNCONNECTED;
  wire NLW_inst_gt5_eyescandataerror_out_UNCONNECTED;
  wire NLW_inst_gt5_rxbyteisaligned_out_UNCONNECTED;
  wire NLW_inst_gt5_rxbyterealign_out_UNCONNECTED;
  wire NLW_inst_gt5_rxcommadet_out_UNCONNECTED;
  wire NLW_inst_gt5_rxprbserr_out_UNCONNECTED;
  wire NLW_inst_gt5_rxresetdone_out_UNCONNECTED;
  wire NLW_inst_gt5_txresetdone_out_UNCONNECTED;
  wire NLW_inst_gt6_cplllock_out_UNCONNECTED;
  wire NLW_inst_gt6_eyescandataerror_out_UNCONNECTED;
  wire NLW_inst_gt6_rxbyteisaligned_out_UNCONNECTED;
  wire NLW_inst_gt6_rxbyterealign_out_UNCONNECTED;
  wire NLW_inst_gt6_rxcommadet_out_UNCONNECTED;
  wire NLW_inst_gt6_rxprbserr_out_UNCONNECTED;
  wire NLW_inst_gt6_rxresetdone_out_UNCONNECTED;
  wire NLW_inst_gt6_txresetdone_out_UNCONNECTED;
  wire NLW_inst_gt7_cplllock_out_UNCONNECTED;
  wire NLW_inst_gt7_eyescandataerror_out_UNCONNECTED;
  wire NLW_inst_gt7_rxbyteisaligned_out_UNCONNECTED;
  wire NLW_inst_gt7_rxbyterealign_out_UNCONNECTED;
  wire NLW_inst_gt7_rxcommadet_out_UNCONNECTED;
  wire NLW_inst_gt7_rxprbserr_out_UNCONNECTED;
  wire NLW_inst_gt7_rxresetdone_out_UNCONNECTED;
  wire NLW_inst_gt7_txresetdone_out_UNCONNECTED;
  wire [7:0]NLW_inst_gt0_dmonitorout_out_UNCONNECTED;
  wire [2:0]NLW_inst_gt0_rxbufstatus_out_UNCONNECTED;
  wire [6:0]NLW_inst_gt0_rxmonitorout_out_UNCONNECTED;
  wire [2:0]NLW_inst_gt0_rxstatus_out_UNCONNECTED;
  wire [1:0]NLW_inst_gt0_txbufstatus_out_UNCONNECTED;
  wire [7:0]NLW_inst_gt1_dmonitorout_out_UNCONNECTED;
  wire [2:0]NLW_inst_gt1_rxbufstatus_out_UNCONNECTED;
  wire [6:0]NLW_inst_gt1_rxmonitorout_out_UNCONNECTED;
  wire [2:0]NLW_inst_gt1_rxstatus_out_UNCONNECTED;
  wire [1:0]NLW_inst_gt1_txbufstatus_out_UNCONNECTED;
  wire [7:0]NLW_inst_gt2_dmonitorout_out_UNCONNECTED;
  wire [2:0]NLW_inst_gt2_rxbufstatus_out_UNCONNECTED;
  wire [6:0]NLW_inst_gt2_rxmonitorout_out_UNCONNECTED;
  wire [2:0]NLW_inst_gt2_rxstatus_out_UNCONNECTED;
  wire [1:0]NLW_inst_gt2_txbufstatus_out_UNCONNECTED;
  wire [7:0]NLW_inst_gt3_dmonitorout_out_UNCONNECTED;
  wire [2:0]NLW_inst_gt3_rxbufstatus_out_UNCONNECTED;
  wire [6:0]NLW_inst_gt3_rxmonitorout_out_UNCONNECTED;
  wire [2:0]NLW_inst_gt3_rxstatus_out_UNCONNECTED;
  wire [1:0]NLW_inst_gt3_txbufstatus_out_UNCONNECTED;
  wire [7:0]NLW_inst_gt4_dmonitorout_out_UNCONNECTED;
  wire [2:0]NLW_inst_gt4_rxbufstatus_out_UNCONNECTED;
  wire [6:0]NLW_inst_gt4_rxmonitorout_out_UNCONNECTED;
  wire [2:0]NLW_inst_gt4_rxstatus_out_UNCONNECTED;
  wire [1:0]NLW_inst_gt4_txbufstatus_out_UNCONNECTED;
  wire [7:0]NLW_inst_gt5_dmonitorout_out_UNCONNECTED;
  wire [2:0]NLW_inst_gt5_rxbufstatus_out_UNCONNECTED;
  wire [6:0]NLW_inst_gt5_rxmonitorout_out_UNCONNECTED;
  wire [2:0]NLW_inst_gt5_rxstatus_out_UNCONNECTED;
  wire [1:0]NLW_inst_gt5_txbufstatus_out_UNCONNECTED;
  wire [7:0]NLW_inst_gt6_dmonitorout_out_UNCONNECTED;
  wire [2:0]NLW_inst_gt6_rxbufstatus_out_UNCONNECTED;
  wire [6:0]NLW_inst_gt6_rxmonitorout_out_UNCONNECTED;
  wire [2:0]NLW_inst_gt6_rxstatus_out_UNCONNECTED;
  wire [1:0]NLW_inst_gt6_txbufstatus_out_UNCONNECTED;
  wire [7:0]NLW_inst_gt7_dmonitorout_out_UNCONNECTED;
  wire [2:0]NLW_inst_gt7_rxbufstatus_out_UNCONNECTED;
  wire [6:0]NLW_inst_gt7_rxmonitorout_out_UNCONNECTED;
  wire [2:0]NLW_inst_gt7_rxstatus_out_UNCONNECTED;
  wire [1:0]NLW_inst_gt7_txbufstatus_out_UNCONNECTED;

  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_support inst
       (.common0_qpll_clk_out(common0_qpll_clk_out),
        .common0_qpll_lock_out(common0_qpll_lock_out),
        .common0_qpll_refclk_out(common0_qpll_refclk_out),
        .common1_qpll_clk_out(common1_qpll_clk_out),
        .common1_qpll_lock_out(common1_qpll_lock_out),
        .common1_qpll_refclk_out(common1_qpll_refclk_out),
        .cpll_refclk(cpll_refclk),
        .drpclk(drpclk),
        .gt0_cplllock_out(NLW_inst_gt0_cplllock_out_UNCONNECTED),
        .gt0_dmonitorout_out(NLW_inst_gt0_dmonitorout_out_UNCONNECTED[7:0]),
        .gt0_eyescandataerror_out(NLW_inst_gt0_eyescandataerror_out_UNCONNECTED),
        .gt0_eyescanreset_in(1'b0),
        .gt0_eyescantrigger_in(1'b0),
        .gt0_rxbufreset_in(1'b0),
        .gt0_rxbufstatus_out(NLW_inst_gt0_rxbufstatus_out_UNCONNECTED[2:0]),
        .gt0_rxbyteisaligned_out(NLW_inst_gt0_rxbyteisaligned_out_UNCONNECTED),
        .gt0_rxbyterealign_out(NLW_inst_gt0_rxbyterealign_out_UNCONNECTED),
        .gt0_rxcdrhold_in(1'b0),
        .gt0_rxcharisk(gt0_rxcharisk),
        .gt0_rxcommadet_out(NLW_inst_gt0_rxcommadet_out_UNCONNECTED),
        .gt0_rxdata(gt0_rxdata),
        .gt0_rxdisperr(gt0_rxdisperr),
        .gt0_rxmonitorout_out(NLW_inst_gt0_rxmonitorout_out_UNCONNECTED[6:0]),
        .gt0_rxmonitorsel_in({1'b0,1'b0}),
        .gt0_rxnotintable(gt0_rxnotintable),
        .gt0_rxpcsreset_in(1'b0),
        .gt0_rxpmareset_in(1'b0),
        .gt0_rxprbscntreset_in(1'b0),
        .gt0_rxprbserr_out(NLW_inst_gt0_rxprbserr_out_UNCONNECTED),
        .gt0_rxprbssel_in({1'b0,1'b0,1'b0}),
        .gt0_rxresetdone_out(NLW_inst_gt0_rxresetdone_out_UNCONNECTED),
        .gt0_rxstatus_out(NLW_inst_gt0_rxstatus_out_UNCONNECTED[2:0]),
        .gt0_txbufstatus_out(NLW_inst_gt0_txbufstatus_out_UNCONNECTED[1:0]),
        .gt0_txcharisk(gt0_txcharisk),
        .gt0_txdata(gt0_txdata),
        .gt0_txpcsreset_in(1'b0),
        .gt0_txpmareset_in(1'b0),
        .gt0_txprbsforceerr_in(1'b0),
        .gt0_txresetdone_out(NLW_inst_gt0_txresetdone_out_UNCONNECTED),
        .gt1_cplllock_out(NLW_inst_gt1_cplllock_out_UNCONNECTED),
        .gt1_dmonitorout_out(NLW_inst_gt1_dmonitorout_out_UNCONNECTED[7:0]),
        .gt1_eyescandataerror_out(NLW_inst_gt1_eyescandataerror_out_UNCONNECTED),
        .gt1_eyescanreset_in(1'b0),
        .gt1_eyescantrigger_in(1'b0),
        .gt1_rxbufreset_in(1'b0),
        .gt1_rxbufstatus_out(NLW_inst_gt1_rxbufstatus_out_UNCONNECTED[2:0]),
        .gt1_rxbyteisaligned_out(NLW_inst_gt1_rxbyteisaligned_out_UNCONNECTED),
        .gt1_rxbyterealign_out(NLW_inst_gt1_rxbyterealign_out_UNCONNECTED),
        .gt1_rxcdrhold_in(1'b0),
        .gt1_rxcharisk(gt1_rxcharisk),
        .gt1_rxcommadet_out(NLW_inst_gt1_rxcommadet_out_UNCONNECTED),
        .gt1_rxdata(gt1_rxdata),
        .gt1_rxdisperr(gt1_rxdisperr),
        .gt1_rxmonitorout_out(NLW_inst_gt1_rxmonitorout_out_UNCONNECTED[6:0]),
        .gt1_rxmonitorsel_in({1'b0,1'b0}),
        .gt1_rxnotintable(gt1_rxnotintable),
        .gt1_rxpcsreset_in(1'b0),
        .gt1_rxpmareset_in(1'b0),
        .gt1_rxprbscntreset_in(1'b0),
        .gt1_rxprbserr_out(NLW_inst_gt1_rxprbserr_out_UNCONNECTED),
        .gt1_rxprbssel_in({1'b0,1'b0,1'b0}),
        .gt1_rxresetdone_out(NLW_inst_gt1_rxresetdone_out_UNCONNECTED),
        .gt1_rxstatus_out(NLW_inst_gt1_rxstatus_out_UNCONNECTED[2:0]),
        .gt1_txbufstatus_out(NLW_inst_gt1_txbufstatus_out_UNCONNECTED[1:0]),
        .gt1_txcharisk(gt1_txcharisk),
        .gt1_txdata(gt1_txdata),
        .gt1_txpcsreset_in(1'b0),
        .gt1_txpmareset_in(1'b0),
        .gt1_txprbsforceerr_in(1'b0),
        .gt1_txresetdone_out(NLW_inst_gt1_txresetdone_out_UNCONNECTED),
        .gt2_cplllock_out(NLW_inst_gt2_cplllock_out_UNCONNECTED),
        .gt2_dmonitorout_out(NLW_inst_gt2_dmonitorout_out_UNCONNECTED[7:0]),
        .gt2_eyescandataerror_out(NLW_inst_gt2_eyescandataerror_out_UNCONNECTED),
        .gt2_eyescanreset_in(1'b0),
        .gt2_eyescantrigger_in(1'b0),
        .gt2_rxbufreset_in(1'b0),
        .gt2_rxbufstatus_out(NLW_inst_gt2_rxbufstatus_out_UNCONNECTED[2:0]),
        .gt2_rxbyteisaligned_out(NLW_inst_gt2_rxbyteisaligned_out_UNCONNECTED),
        .gt2_rxbyterealign_out(NLW_inst_gt2_rxbyterealign_out_UNCONNECTED),
        .gt2_rxcdrhold_in(1'b0),
        .gt2_rxcharisk(gt2_rxcharisk),
        .gt2_rxcommadet_out(NLW_inst_gt2_rxcommadet_out_UNCONNECTED),
        .gt2_rxdata(gt2_rxdata),
        .gt2_rxdisperr(gt2_rxdisperr),
        .gt2_rxmonitorout_out(NLW_inst_gt2_rxmonitorout_out_UNCONNECTED[6:0]),
        .gt2_rxmonitorsel_in({1'b0,1'b0}),
        .gt2_rxnotintable(gt2_rxnotintable),
        .gt2_rxpcsreset_in(1'b0),
        .gt2_rxpmareset_in(1'b0),
        .gt2_rxprbscntreset_in(1'b0),
        .gt2_rxprbserr_out(NLW_inst_gt2_rxprbserr_out_UNCONNECTED),
        .gt2_rxprbssel_in({1'b0,1'b0,1'b0}),
        .gt2_rxresetdone_out(NLW_inst_gt2_rxresetdone_out_UNCONNECTED),
        .gt2_rxstatus_out(NLW_inst_gt2_rxstatus_out_UNCONNECTED[2:0]),
        .gt2_txbufstatus_out(NLW_inst_gt2_txbufstatus_out_UNCONNECTED[1:0]),
        .gt2_txcharisk(gt2_txcharisk),
        .gt2_txdata(gt2_txdata),
        .gt2_txpcsreset_in(1'b0),
        .gt2_txpmareset_in(1'b0),
        .gt2_txprbsforceerr_in(1'b0),
        .gt2_txresetdone_out(NLW_inst_gt2_txresetdone_out_UNCONNECTED),
        .gt3_cplllock_out(NLW_inst_gt3_cplllock_out_UNCONNECTED),
        .gt3_dmonitorout_out(NLW_inst_gt3_dmonitorout_out_UNCONNECTED[7:0]),
        .gt3_eyescandataerror_out(NLW_inst_gt3_eyescandataerror_out_UNCONNECTED),
        .gt3_eyescanreset_in(1'b0),
        .gt3_eyescantrigger_in(1'b0),
        .gt3_rxbufreset_in(1'b0),
        .gt3_rxbufstatus_out(NLW_inst_gt3_rxbufstatus_out_UNCONNECTED[2:0]),
        .gt3_rxbyteisaligned_out(NLW_inst_gt3_rxbyteisaligned_out_UNCONNECTED),
        .gt3_rxbyterealign_out(NLW_inst_gt3_rxbyterealign_out_UNCONNECTED),
        .gt3_rxcdrhold_in(1'b0),
        .gt3_rxcharisk(gt3_rxcharisk),
        .gt3_rxcommadet_out(NLW_inst_gt3_rxcommadet_out_UNCONNECTED),
        .gt3_rxdata(gt3_rxdata),
        .gt3_rxdisperr(gt3_rxdisperr),
        .gt3_rxmonitorout_out(NLW_inst_gt3_rxmonitorout_out_UNCONNECTED[6:0]),
        .gt3_rxmonitorsel_in({1'b0,1'b0}),
        .gt3_rxnotintable(gt3_rxnotintable),
        .gt3_rxpcsreset_in(1'b0),
        .gt3_rxpmareset_in(1'b0),
        .gt3_rxprbscntreset_in(1'b0),
        .gt3_rxprbserr_out(NLW_inst_gt3_rxprbserr_out_UNCONNECTED),
        .gt3_rxprbssel_in({1'b0,1'b0,1'b0}),
        .gt3_rxresetdone_out(NLW_inst_gt3_rxresetdone_out_UNCONNECTED),
        .gt3_rxstatus_out(NLW_inst_gt3_rxstatus_out_UNCONNECTED[2:0]),
        .gt3_txbufstatus_out(NLW_inst_gt3_txbufstatus_out_UNCONNECTED[1:0]),
        .gt3_txcharisk(gt3_txcharisk),
        .gt3_txdata(gt3_txdata),
        .gt3_txpcsreset_in(1'b0),
        .gt3_txpmareset_in(1'b0),
        .gt3_txprbsforceerr_in(1'b0),
        .gt3_txresetdone_out(NLW_inst_gt3_txresetdone_out_UNCONNECTED),
        .gt4_cplllock_out(NLW_inst_gt4_cplllock_out_UNCONNECTED),
        .gt4_dmonitorout_out(NLW_inst_gt4_dmonitorout_out_UNCONNECTED[7:0]),
        .gt4_eyescandataerror_out(NLW_inst_gt4_eyescandataerror_out_UNCONNECTED),
        .gt4_eyescanreset_in(1'b0),
        .gt4_eyescantrigger_in(1'b0),
        .gt4_rxbufreset_in(1'b0),
        .gt4_rxbufstatus_out(NLW_inst_gt4_rxbufstatus_out_UNCONNECTED[2:0]),
        .gt4_rxbyteisaligned_out(NLW_inst_gt4_rxbyteisaligned_out_UNCONNECTED),
        .gt4_rxbyterealign_out(NLW_inst_gt4_rxbyterealign_out_UNCONNECTED),
        .gt4_rxcdrhold_in(1'b0),
        .gt4_rxcharisk(gt4_rxcharisk),
        .gt4_rxcommadet_out(NLW_inst_gt4_rxcommadet_out_UNCONNECTED),
        .gt4_rxdata(gt4_rxdata),
        .gt4_rxdisperr(gt4_rxdisperr),
        .gt4_rxmonitorout_out(NLW_inst_gt4_rxmonitorout_out_UNCONNECTED[6:0]),
        .gt4_rxmonitorsel_in({1'b0,1'b0}),
        .gt4_rxnotintable(gt4_rxnotintable),
        .gt4_rxpcsreset_in(1'b0),
        .gt4_rxpmareset_in(1'b0),
        .gt4_rxprbscntreset_in(1'b0),
        .gt4_rxprbserr_out(NLW_inst_gt4_rxprbserr_out_UNCONNECTED),
        .gt4_rxprbssel_in({1'b0,1'b0,1'b0}),
        .gt4_rxresetdone_out(NLW_inst_gt4_rxresetdone_out_UNCONNECTED),
        .gt4_rxstatus_out(NLW_inst_gt4_rxstatus_out_UNCONNECTED[2:0]),
        .gt4_txbufstatus_out(NLW_inst_gt4_txbufstatus_out_UNCONNECTED[1:0]),
        .gt4_txcharisk(gt4_txcharisk),
        .gt4_txdata(gt4_txdata),
        .gt4_txpcsreset_in(1'b0),
        .gt4_txpmareset_in(1'b0),
        .gt4_txprbsforceerr_in(1'b0),
        .gt4_txresetdone_out(NLW_inst_gt4_txresetdone_out_UNCONNECTED),
        .gt5_cplllock_out(NLW_inst_gt5_cplllock_out_UNCONNECTED),
        .gt5_dmonitorout_out(NLW_inst_gt5_dmonitorout_out_UNCONNECTED[7:0]),
        .gt5_eyescandataerror_out(NLW_inst_gt5_eyescandataerror_out_UNCONNECTED),
        .gt5_eyescanreset_in(1'b0),
        .gt5_eyescantrigger_in(1'b0),
        .gt5_rxbufreset_in(1'b0),
        .gt5_rxbufstatus_out(NLW_inst_gt5_rxbufstatus_out_UNCONNECTED[2:0]),
        .gt5_rxbyteisaligned_out(NLW_inst_gt5_rxbyteisaligned_out_UNCONNECTED),
        .gt5_rxbyterealign_out(NLW_inst_gt5_rxbyterealign_out_UNCONNECTED),
        .gt5_rxcdrhold_in(1'b0),
        .gt5_rxcharisk(gt5_rxcharisk),
        .gt5_rxcommadet_out(NLW_inst_gt5_rxcommadet_out_UNCONNECTED),
        .gt5_rxdata(gt5_rxdata),
        .gt5_rxdisperr(gt5_rxdisperr),
        .gt5_rxmonitorout_out(NLW_inst_gt5_rxmonitorout_out_UNCONNECTED[6:0]),
        .gt5_rxmonitorsel_in({1'b0,1'b0}),
        .gt5_rxnotintable(gt5_rxnotintable),
        .gt5_rxpcsreset_in(1'b0),
        .gt5_rxpmareset_in(1'b0),
        .gt5_rxprbscntreset_in(1'b0),
        .gt5_rxprbserr_out(NLW_inst_gt5_rxprbserr_out_UNCONNECTED),
        .gt5_rxprbssel_in({1'b0,1'b0,1'b0}),
        .gt5_rxresetdone_out(NLW_inst_gt5_rxresetdone_out_UNCONNECTED),
        .gt5_rxstatus_out(NLW_inst_gt5_rxstatus_out_UNCONNECTED[2:0]),
        .gt5_txbufstatus_out(NLW_inst_gt5_txbufstatus_out_UNCONNECTED[1:0]),
        .gt5_txcharisk(gt5_txcharisk),
        .gt5_txdata(gt5_txdata),
        .gt5_txpcsreset_in(1'b0),
        .gt5_txpmareset_in(1'b0),
        .gt5_txprbsforceerr_in(1'b0),
        .gt5_txresetdone_out(NLW_inst_gt5_txresetdone_out_UNCONNECTED),
        .gt6_cplllock_out(NLW_inst_gt6_cplllock_out_UNCONNECTED),
        .gt6_dmonitorout_out(NLW_inst_gt6_dmonitorout_out_UNCONNECTED[7:0]),
        .gt6_eyescandataerror_out(NLW_inst_gt6_eyescandataerror_out_UNCONNECTED),
        .gt6_eyescanreset_in(1'b0),
        .gt6_eyescantrigger_in(1'b0),
        .gt6_rxbufreset_in(1'b0),
        .gt6_rxbufstatus_out(NLW_inst_gt6_rxbufstatus_out_UNCONNECTED[2:0]),
        .gt6_rxbyteisaligned_out(NLW_inst_gt6_rxbyteisaligned_out_UNCONNECTED),
        .gt6_rxbyterealign_out(NLW_inst_gt6_rxbyterealign_out_UNCONNECTED),
        .gt6_rxcdrhold_in(1'b0),
        .gt6_rxcharisk(gt6_rxcharisk),
        .gt6_rxcommadet_out(NLW_inst_gt6_rxcommadet_out_UNCONNECTED),
        .gt6_rxdata(gt6_rxdata),
        .gt6_rxdisperr(gt6_rxdisperr),
        .gt6_rxmonitorout_out(NLW_inst_gt6_rxmonitorout_out_UNCONNECTED[6:0]),
        .gt6_rxmonitorsel_in({1'b0,1'b0}),
        .gt6_rxnotintable(gt6_rxnotintable),
        .gt6_rxpcsreset_in(1'b0),
        .gt6_rxpmareset_in(1'b0),
        .gt6_rxprbscntreset_in(1'b0),
        .gt6_rxprbserr_out(NLW_inst_gt6_rxprbserr_out_UNCONNECTED),
        .gt6_rxprbssel_in({1'b0,1'b0,1'b0}),
        .gt6_rxresetdone_out(NLW_inst_gt6_rxresetdone_out_UNCONNECTED),
        .gt6_rxstatus_out(NLW_inst_gt6_rxstatus_out_UNCONNECTED[2:0]),
        .gt6_txbufstatus_out(NLW_inst_gt6_txbufstatus_out_UNCONNECTED[1:0]),
        .gt6_txcharisk(gt6_txcharisk),
        .gt6_txdata(gt6_txdata),
        .gt6_txpcsreset_in(1'b0),
        .gt6_txpmareset_in(1'b0),
        .gt6_txprbsforceerr_in(1'b0),
        .gt6_txresetdone_out(NLW_inst_gt6_txresetdone_out_UNCONNECTED),
        .gt7_cplllock_out(NLW_inst_gt7_cplllock_out_UNCONNECTED),
        .gt7_dmonitorout_out(NLW_inst_gt7_dmonitorout_out_UNCONNECTED[7:0]),
        .gt7_eyescandataerror_out(NLW_inst_gt7_eyescandataerror_out_UNCONNECTED),
        .gt7_eyescanreset_in(1'b0),
        .gt7_eyescantrigger_in(1'b0),
        .gt7_rxbufreset_in(1'b0),
        .gt7_rxbufstatus_out(NLW_inst_gt7_rxbufstatus_out_UNCONNECTED[2:0]),
        .gt7_rxbyteisaligned_out(NLW_inst_gt7_rxbyteisaligned_out_UNCONNECTED),
        .gt7_rxbyterealign_out(NLW_inst_gt7_rxbyterealign_out_UNCONNECTED),
        .gt7_rxcdrhold_in(1'b0),
        .gt7_rxcharisk(gt7_rxcharisk),
        .gt7_rxcommadet_out(NLW_inst_gt7_rxcommadet_out_UNCONNECTED),
        .gt7_rxdata(gt7_rxdata),
        .gt7_rxdisperr(gt7_rxdisperr),
        .gt7_rxmonitorout_out(NLW_inst_gt7_rxmonitorout_out_UNCONNECTED[6:0]),
        .gt7_rxmonitorsel_in({1'b0,1'b0}),
        .gt7_rxnotintable(gt7_rxnotintable),
        .gt7_rxpcsreset_in(1'b0),
        .gt7_rxpmareset_in(1'b0),
        .gt7_rxprbscntreset_in(1'b0),
        .gt7_rxprbserr_out(NLW_inst_gt7_rxprbserr_out_UNCONNECTED),
        .gt7_rxprbssel_in({1'b0,1'b0,1'b0}),
        .gt7_rxresetdone_out(NLW_inst_gt7_rxresetdone_out_UNCONNECTED),
        .gt7_rxstatus_out(NLW_inst_gt7_rxstatus_out_UNCONNECTED[2:0]),
        .gt7_txbufstatus_out(NLW_inst_gt7_txbufstatus_out_UNCONNECTED[1:0]),
        .gt7_txcharisk(gt7_txcharisk),
        .gt7_txdata(gt7_txdata),
        .gt7_txpcsreset_in(1'b0),
        .gt7_txpmareset_in(1'b0),
        .gt7_txprbsforceerr_in(1'b0),
        .gt7_txresetdone_out(NLW_inst_gt7_txresetdone_out_UNCONNECTED),
        .gt_prbssel(gt_prbssel),
        .qpll_refclk(qpll_refclk),
        .rx_core_clk(rx_core_clk),
        .rx_reset_done(rx_reset_done),
        .rx_reset_gt(rx_reset_gt),
        .rx_sys_reset(rx_sys_reset),
        .rxencommaalign(rxencommaalign),
        .rxn_in(rxn_in),
        .rxoutclk(rxoutclk),
        .rxp_in(rxp_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .tx_core_clk(tx_core_clk),
        .tx_reset_done(tx_reset_done),
        .tx_reset_gt(tx_reset_gt),
        .tx_sys_reset(tx_sys_reset),
        .txn_out(txn_out),
        .txoutclk(txoutclk),
        .txp_out(txp_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_block
   (gt0_cplllock_out,
    gt0_dmonitorout_out,
    gt0_eyescandataerror_out,
    gt0_rxdata,
    gt0_rxprbserr_out,
    gt0_rxdisperr,
    gt0_rxnotintable,
    gt0_rxbufstatus_out,
    gt0_rxstatus_out,
    gt0_rxbyteisaligned_out,
    gt0_rxbyterealign_out,
    gt0_rxcommadet_out,
    gt0_rxmonitorout_out,
    rxoutclk,
    gt0_rxcharisk,
    gt0_rxresetdone_out,
    gt0_txbufstatus_out,
    txn_out,
    txp_out,
    txoutclk,
    gt0_txresetdone_out,
    gt1_cplllock_out,
    gt1_dmonitorout_out,
    gt1_eyescandataerror_out,
    gt1_rxdata,
    gt1_rxprbserr_out,
    gt1_rxdisperr,
    gt1_rxnotintable,
    gt1_rxbufstatus_out,
    gt1_rxstatus_out,
    gt1_rxbyteisaligned_out,
    gt1_rxbyterealign_out,
    gt1_rxcommadet_out,
    gt1_rxmonitorout_out,
    gt1_rxcharisk,
    gt1_rxresetdone_out,
    gt1_txbufstatus_out,
    gt1_txresetdone_out,
    gt2_cplllock_out,
    gt2_dmonitorout_out,
    gt2_eyescandataerror_out,
    gt2_rxdata,
    gt2_rxprbserr_out,
    gt2_rxdisperr,
    gt2_rxnotintable,
    gt2_rxbufstatus_out,
    gt2_rxstatus_out,
    gt2_rxbyteisaligned_out,
    gt2_rxbyterealign_out,
    gt2_rxcommadet_out,
    gt2_rxmonitorout_out,
    gt2_rxcharisk,
    gt2_rxresetdone_out,
    gt2_txbufstatus_out,
    gt2_txresetdone_out,
    gt3_cplllock_out,
    gt3_dmonitorout_out,
    gt3_eyescandataerror_out,
    gt3_rxdata,
    gt3_rxprbserr_out,
    gt3_rxdisperr,
    gt3_rxnotintable,
    gt3_rxbufstatus_out,
    gt3_rxstatus_out,
    gt3_rxbyteisaligned_out,
    gt3_rxbyterealign_out,
    gt3_rxcommadet_out,
    gt3_rxmonitorout_out,
    gt3_rxcharisk,
    gt3_rxresetdone_out,
    gt3_txbufstatus_out,
    gt3_txresetdone_out,
    gt4_cplllock_out,
    gt4_dmonitorout_out,
    gt4_eyescandataerror_out,
    gt4_rxdata,
    gt4_rxprbserr_out,
    gt4_rxdisperr,
    gt4_rxnotintable,
    gt4_rxbufstatus_out,
    gt4_rxstatus_out,
    gt4_rxbyteisaligned_out,
    gt4_rxbyterealign_out,
    gt4_rxcommadet_out,
    gt4_rxmonitorout_out,
    gt4_rxcharisk,
    gt4_rxresetdone_out,
    gt4_txbufstatus_out,
    gt4_txresetdone_out,
    gt5_cplllock_out,
    gt5_dmonitorout_out,
    gt5_eyescandataerror_out,
    gt5_rxdata,
    gt5_rxprbserr_out,
    gt5_rxdisperr,
    gt5_rxnotintable,
    gt5_rxbufstatus_out,
    gt5_rxstatus_out,
    gt5_rxbyteisaligned_out,
    gt5_rxbyterealign_out,
    gt5_rxcommadet_out,
    gt5_rxmonitorout_out,
    gt5_rxcharisk,
    gt5_rxresetdone_out,
    gt5_txbufstatus_out,
    gt5_txresetdone_out,
    gt6_cplllock_out,
    gt6_dmonitorout_out,
    gt6_eyescandataerror_out,
    gt6_rxdata,
    gt6_rxprbserr_out,
    gt6_rxdisperr,
    gt6_rxnotintable,
    gt6_rxbufstatus_out,
    gt6_rxstatus_out,
    gt6_rxbyteisaligned_out,
    gt6_rxbyterealign_out,
    gt6_rxcommadet_out,
    gt6_rxmonitorout_out,
    gt6_rxcharisk,
    gt6_rxresetdone_out,
    gt6_txbufstatus_out,
    gt6_txresetdone_out,
    gt7_cplllock_out,
    gt7_dmonitorout_out,
    gt7_eyescandataerror_out,
    gt7_rxdata,
    gt7_rxprbserr_out,
    gt7_rxdisperr,
    gt7_rxnotintable,
    gt7_rxbufstatus_out,
    gt7_rxstatus_out,
    gt7_rxbyteisaligned_out,
    gt7_rxbyterealign_out,
    gt7_rxcommadet_out,
    gt7_rxmonitorout_out,
    gt7_rxcharisk,
    gt7_rxresetdone_out,
    gt7_txbufstatus_out,
    gt7_txresetdone_out,
    s_axi_wready,
    s_axi_arready,
    drp_if_select,
    tx_reset_done,
    rx_reset_done,
    s_axi_rvalid,
    s_axi_bvalid,
    s_axi_awready,
    s_axi_bresp,
    s_axi_rresp,
    access_type,
    gt0_qpllpd_in,
    gt1_qpllpd_in,
    Q,
    \drp_read_data_reg[15] ,
    gt0_common_drpen_in,
    gt1_common_drpen_in,
    gt0_qpllreset_in,
    gt0_common_drpwe_in,
    gt1_common_drpwe_in,
    s_axi_rdata,
    drpclk,
    cpll_refclk,
    gt0_eyescanreset_in,
    gt0_eyescantrigger_in,
    gt0_rxcdrhold_in,
    rx_core_clk,
    gt0_rxprbssel_in,
    gt0_rxprbscntreset_in,
    rxp_in,
    rxn_in,
    gt0_rxbufreset_in,
    rxencommaalign,
    gt0_rxmonitorsel_in,
    gt0_rxpcsreset_in,
    gt0_rxpmareset_in,
    tx_core_clk,
    gt0_txprbsforceerr_in,
    gt0_txdata,
    gt0_txcharisk,
    gt0_txpcsreset_in,
    gt0_txpmareset_in,
    gt_prbssel,
    gt1_eyescanreset_in,
    gt1_eyescantrigger_in,
    gt1_rxcdrhold_in,
    gt1_rxprbssel_in,
    gt1_rxprbscntreset_in,
    gt1_rxbufreset_in,
    gt1_rxmonitorsel_in,
    gt1_rxpcsreset_in,
    gt1_rxpmareset_in,
    gt1_txprbsforceerr_in,
    gt1_txdata,
    gt1_txcharisk,
    gt1_txpcsreset_in,
    gt1_txpmareset_in,
    gt2_eyescanreset_in,
    gt2_eyescantrigger_in,
    gt2_rxcdrhold_in,
    gt2_rxprbssel_in,
    gt2_rxprbscntreset_in,
    gt2_rxbufreset_in,
    gt2_rxmonitorsel_in,
    gt2_rxpcsreset_in,
    gt2_rxpmareset_in,
    gt2_txprbsforceerr_in,
    gt2_txdata,
    gt2_txcharisk,
    gt2_txpcsreset_in,
    gt2_txpmareset_in,
    gt3_eyescanreset_in,
    gt3_eyescantrigger_in,
    gt3_rxcdrhold_in,
    gt3_rxprbssel_in,
    gt3_rxprbscntreset_in,
    gt3_rxbufreset_in,
    gt3_rxmonitorsel_in,
    gt3_rxpcsreset_in,
    gt3_rxpmareset_in,
    gt3_txprbsforceerr_in,
    gt3_txdata,
    gt3_txcharisk,
    gt3_txpcsreset_in,
    gt3_txpmareset_in,
    gt4_eyescanreset_in,
    gt4_eyescantrigger_in,
    gt4_rxcdrhold_in,
    gt4_rxprbssel_in,
    gt4_rxprbscntreset_in,
    gt4_rxbufreset_in,
    gt4_rxmonitorsel_in,
    gt4_rxpcsreset_in,
    gt4_rxpmareset_in,
    gt4_txprbsforceerr_in,
    gt4_txdata,
    gt4_txcharisk,
    gt4_txpcsreset_in,
    gt4_txpmareset_in,
    gt5_eyescanreset_in,
    gt5_eyescantrigger_in,
    gt5_rxcdrhold_in,
    gt5_rxprbssel_in,
    gt5_rxprbscntreset_in,
    gt5_rxbufreset_in,
    gt5_rxmonitorsel_in,
    gt5_rxpcsreset_in,
    gt5_rxpmareset_in,
    gt5_txprbsforceerr_in,
    gt5_txdata,
    gt5_txcharisk,
    gt5_txpcsreset_in,
    gt5_txpmareset_in,
    gt6_eyescanreset_in,
    gt6_eyescantrigger_in,
    gt6_rxcdrhold_in,
    gt6_rxprbssel_in,
    gt6_rxprbscntreset_in,
    gt6_rxbufreset_in,
    gt6_rxmonitorsel_in,
    gt6_rxpcsreset_in,
    gt6_rxpmareset_in,
    gt6_txprbsforceerr_in,
    gt6_txdata,
    gt6_txcharisk,
    gt6_txpcsreset_in,
    gt6_txpmareset_in,
    gt7_eyescanreset_in,
    gt7_eyescantrigger_in,
    gt7_rxcdrhold_in,
    gt7_rxprbssel_in,
    gt7_rxprbscntreset_in,
    gt7_rxbufreset_in,
    gt7_rxmonitorsel_in,
    gt7_rxpcsreset_in,
    gt7_rxpmareset_in,
    gt7_txprbsforceerr_in,
    gt7_txdata,
    gt7_txcharisk,
    gt7_txpcsreset_in,
    gt7_txpmareset_in,
    common0_qpll_lock_out,
    common0_qpll_clk_out,
    common0_qpll_refclk_out,
    common1_qpll_lock_out,
    common1_qpll_clk_out,
    common1_qpll_refclk_out,
    s_axi_aclk,
    qplllock_i,
    s_axi_aresetn,
    s_axi_wdata,
    s_axi_wvalid,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_rready,
    s_axi_bready,
    tx_sys_reset,
    rx_sys_reset,
    gt0_common_drprdy_out,
    gt1_common_drprdy_out,
    tx_reset_gt,
    rx_reset_gt,
    data_in,
    E,
    D);
  output gt0_cplllock_out;
  output [7:0]gt0_dmonitorout_out;
  output gt0_eyescandataerror_out;
  output [31:0]gt0_rxdata;
  output gt0_rxprbserr_out;
  output [3:0]gt0_rxdisperr;
  output [3:0]gt0_rxnotintable;
  output [2:0]gt0_rxbufstatus_out;
  output [2:0]gt0_rxstatus_out;
  output gt0_rxbyteisaligned_out;
  output gt0_rxbyterealign_out;
  output gt0_rxcommadet_out;
  output [6:0]gt0_rxmonitorout_out;
  output rxoutclk;
  output [3:0]gt0_rxcharisk;
  output gt0_rxresetdone_out;
  output [1:0]gt0_txbufstatus_out;
  output [7:0]txn_out;
  output [7:0]txp_out;
  output txoutclk;
  output gt0_txresetdone_out;
  output gt1_cplllock_out;
  output [7:0]gt1_dmonitorout_out;
  output gt1_eyescandataerror_out;
  output [31:0]gt1_rxdata;
  output gt1_rxprbserr_out;
  output [3:0]gt1_rxdisperr;
  output [3:0]gt1_rxnotintable;
  output [2:0]gt1_rxbufstatus_out;
  output [2:0]gt1_rxstatus_out;
  output gt1_rxbyteisaligned_out;
  output gt1_rxbyterealign_out;
  output gt1_rxcommadet_out;
  output [6:0]gt1_rxmonitorout_out;
  output [3:0]gt1_rxcharisk;
  output gt1_rxresetdone_out;
  output [1:0]gt1_txbufstatus_out;
  output gt1_txresetdone_out;
  output gt2_cplllock_out;
  output [7:0]gt2_dmonitorout_out;
  output gt2_eyescandataerror_out;
  output [31:0]gt2_rxdata;
  output gt2_rxprbserr_out;
  output [3:0]gt2_rxdisperr;
  output [3:0]gt2_rxnotintable;
  output [2:0]gt2_rxbufstatus_out;
  output [2:0]gt2_rxstatus_out;
  output gt2_rxbyteisaligned_out;
  output gt2_rxbyterealign_out;
  output gt2_rxcommadet_out;
  output [6:0]gt2_rxmonitorout_out;
  output [3:0]gt2_rxcharisk;
  output gt2_rxresetdone_out;
  output [1:0]gt2_txbufstatus_out;
  output gt2_txresetdone_out;
  output gt3_cplllock_out;
  output [7:0]gt3_dmonitorout_out;
  output gt3_eyescandataerror_out;
  output [31:0]gt3_rxdata;
  output gt3_rxprbserr_out;
  output [3:0]gt3_rxdisperr;
  output [3:0]gt3_rxnotintable;
  output [2:0]gt3_rxbufstatus_out;
  output [2:0]gt3_rxstatus_out;
  output gt3_rxbyteisaligned_out;
  output gt3_rxbyterealign_out;
  output gt3_rxcommadet_out;
  output [6:0]gt3_rxmonitorout_out;
  output [3:0]gt3_rxcharisk;
  output gt3_rxresetdone_out;
  output [1:0]gt3_txbufstatus_out;
  output gt3_txresetdone_out;
  output gt4_cplllock_out;
  output [7:0]gt4_dmonitorout_out;
  output gt4_eyescandataerror_out;
  output [31:0]gt4_rxdata;
  output gt4_rxprbserr_out;
  output [3:0]gt4_rxdisperr;
  output [3:0]gt4_rxnotintable;
  output [2:0]gt4_rxbufstatus_out;
  output [2:0]gt4_rxstatus_out;
  output gt4_rxbyteisaligned_out;
  output gt4_rxbyterealign_out;
  output gt4_rxcommadet_out;
  output [6:0]gt4_rxmonitorout_out;
  output [3:0]gt4_rxcharisk;
  output gt4_rxresetdone_out;
  output [1:0]gt4_txbufstatus_out;
  output gt4_txresetdone_out;
  output gt5_cplllock_out;
  output [7:0]gt5_dmonitorout_out;
  output gt5_eyescandataerror_out;
  output [31:0]gt5_rxdata;
  output gt5_rxprbserr_out;
  output [3:0]gt5_rxdisperr;
  output [3:0]gt5_rxnotintable;
  output [2:0]gt5_rxbufstatus_out;
  output [2:0]gt5_rxstatus_out;
  output gt5_rxbyteisaligned_out;
  output gt5_rxbyterealign_out;
  output gt5_rxcommadet_out;
  output [6:0]gt5_rxmonitorout_out;
  output [3:0]gt5_rxcharisk;
  output gt5_rxresetdone_out;
  output [1:0]gt5_txbufstatus_out;
  output gt5_txresetdone_out;
  output gt6_cplllock_out;
  output [7:0]gt6_dmonitorout_out;
  output gt6_eyescandataerror_out;
  output [31:0]gt6_rxdata;
  output gt6_rxprbserr_out;
  output [3:0]gt6_rxdisperr;
  output [3:0]gt6_rxnotintable;
  output [2:0]gt6_rxbufstatus_out;
  output [2:0]gt6_rxstatus_out;
  output gt6_rxbyteisaligned_out;
  output gt6_rxbyterealign_out;
  output gt6_rxcommadet_out;
  output [6:0]gt6_rxmonitorout_out;
  output [3:0]gt6_rxcharisk;
  output gt6_rxresetdone_out;
  output [1:0]gt6_txbufstatus_out;
  output gt6_txresetdone_out;
  output gt7_cplllock_out;
  output [7:0]gt7_dmonitorout_out;
  output gt7_eyescandataerror_out;
  output [31:0]gt7_rxdata;
  output gt7_rxprbserr_out;
  output [3:0]gt7_rxdisperr;
  output [3:0]gt7_rxnotintable;
  output [2:0]gt7_rxbufstatus_out;
  output [2:0]gt7_rxstatus_out;
  output gt7_rxbyteisaligned_out;
  output gt7_rxbyterealign_out;
  output gt7_rxcommadet_out;
  output [6:0]gt7_rxmonitorout_out;
  output [3:0]gt7_rxcharisk;
  output gt7_rxresetdone_out;
  output [1:0]gt7_txbufstatus_out;
  output gt7_txresetdone_out;
  output s_axi_wready;
  output s_axi_arready;
  output drp_if_select;
  output tx_reset_done;
  output rx_reset_done;
  output s_axi_rvalid;
  output s_axi_bvalid;
  output s_axi_awready;
  output [0:0]s_axi_bresp;
  output [0:0]s_axi_rresp;
  output access_type;
  output gt0_qpllpd_in;
  output gt1_qpllpd_in;
  output [15:0]Q;
  output [7:0]\drp_read_data_reg[15] ;
  output gt0_common_drpen_in;
  output gt1_common_drpen_in;
  output gt0_qpllreset_in;
  output gt0_common_drpwe_in;
  output gt1_common_drpwe_in;
  output [24:0]s_axi_rdata;
  input drpclk;
  input cpll_refclk;
  input gt0_eyescanreset_in;
  input gt0_eyescantrigger_in;
  input gt0_rxcdrhold_in;
  input rx_core_clk;
  input [2:0]gt0_rxprbssel_in;
  input gt0_rxprbscntreset_in;
  input [7:0]rxp_in;
  input [7:0]rxn_in;
  input gt0_rxbufreset_in;
  input rxencommaalign;
  input [1:0]gt0_rxmonitorsel_in;
  input gt0_rxpcsreset_in;
  input gt0_rxpmareset_in;
  input tx_core_clk;
  input gt0_txprbsforceerr_in;
  input [31:0]gt0_txdata;
  input [3:0]gt0_txcharisk;
  input gt0_txpcsreset_in;
  input gt0_txpmareset_in;
  input [2:0]gt_prbssel;
  input gt1_eyescanreset_in;
  input gt1_eyescantrigger_in;
  input gt1_rxcdrhold_in;
  input [2:0]gt1_rxprbssel_in;
  input gt1_rxprbscntreset_in;
  input gt1_rxbufreset_in;
  input [1:0]gt1_rxmonitorsel_in;
  input gt1_rxpcsreset_in;
  input gt1_rxpmareset_in;
  input gt1_txprbsforceerr_in;
  input [31:0]gt1_txdata;
  input [3:0]gt1_txcharisk;
  input gt1_txpcsreset_in;
  input gt1_txpmareset_in;
  input gt2_eyescanreset_in;
  input gt2_eyescantrigger_in;
  input gt2_rxcdrhold_in;
  input [2:0]gt2_rxprbssel_in;
  input gt2_rxprbscntreset_in;
  input gt2_rxbufreset_in;
  input [1:0]gt2_rxmonitorsel_in;
  input gt2_rxpcsreset_in;
  input gt2_rxpmareset_in;
  input gt2_txprbsforceerr_in;
  input [31:0]gt2_txdata;
  input [3:0]gt2_txcharisk;
  input gt2_txpcsreset_in;
  input gt2_txpmareset_in;
  input gt3_eyescanreset_in;
  input gt3_eyescantrigger_in;
  input gt3_rxcdrhold_in;
  input [2:0]gt3_rxprbssel_in;
  input gt3_rxprbscntreset_in;
  input gt3_rxbufreset_in;
  input [1:0]gt3_rxmonitorsel_in;
  input gt3_rxpcsreset_in;
  input gt3_rxpmareset_in;
  input gt3_txprbsforceerr_in;
  input [31:0]gt3_txdata;
  input [3:0]gt3_txcharisk;
  input gt3_txpcsreset_in;
  input gt3_txpmareset_in;
  input gt4_eyescanreset_in;
  input gt4_eyescantrigger_in;
  input gt4_rxcdrhold_in;
  input [2:0]gt4_rxprbssel_in;
  input gt4_rxprbscntreset_in;
  input gt4_rxbufreset_in;
  input [1:0]gt4_rxmonitorsel_in;
  input gt4_rxpcsreset_in;
  input gt4_rxpmareset_in;
  input gt4_txprbsforceerr_in;
  input [31:0]gt4_txdata;
  input [3:0]gt4_txcharisk;
  input gt4_txpcsreset_in;
  input gt4_txpmareset_in;
  input gt5_eyescanreset_in;
  input gt5_eyescantrigger_in;
  input gt5_rxcdrhold_in;
  input [2:0]gt5_rxprbssel_in;
  input gt5_rxprbscntreset_in;
  input gt5_rxbufreset_in;
  input [1:0]gt5_rxmonitorsel_in;
  input gt5_rxpcsreset_in;
  input gt5_rxpmareset_in;
  input gt5_txprbsforceerr_in;
  input [31:0]gt5_txdata;
  input [3:0]gt5_txcharisk;
  input gt5_txpcsreset_in;
  input gt5_txpmareset_in;
  input gt6_eyescanreset_in;
  input gt6_eyescantrigger_in;
  input gt6_rxcdrhold_in;
  input [2:0]gt6_rxprbssel_in;
  input gt6_rxprbscntreset_in;
  input gt6_rxbufreset_in;
  input [1:0]gt6_rxmonitorsel_in;
  input gt6_rxpcsreset_in;
  input gt6_rxpmareset_in;
  input gt6_txprbsforceerr_in;
  input [31:0]gt6_txdata;
  input [3:0]gt6_txcharisk;
  input gt6_txpcsreset_in;
  input gt6_txpmareset_in;
  input gt7_eyescanreset_in;
  input gt7_eyescantrigger_in;
  input gt7_rxcdrhold_in;
  input [2:0]gt7_rxprbssel_in;
  input gt7_rxprbscntreset_in;
  input gt7_rxbufreset_in;
  input [1:0]gt7_rxmonitorsel_in;
  input gt7_rxpcsreset_in;
  input gt7_rxpmareset_in;
  input gt7_txprbsforceerr_in;
  input [31:0]gt7_txdata;
  input [3:0]gt7_txcharisk;
  input gt7_txpcsreset_in;
  input gt7_txpmareset_in;
  input common0_qpll_lock_out;
  input common0_qpll_clk_out;
  input common0_qpll_refclk_out;
  input common1_qpll_lock_out;
  input common1_qpll_clk_out;
  input common1_qpll_refclk_out;
  input s_axi_aclk;
  input qplllock_i;
  input s_axi_aresetn;
  input [22:0]s_axi_wdata;
  input s_axi_wvalid;
  input [9:0]s_axi_araddr;
  input s_axi_arvalid;
  input [9:0]s_axi_awaddr;
  input s_axi_awvalid;
  input s_axi_rready;
  input s_axi_bready;
  input tx_sys_reset;
  input rx_sys_reset;
  input gt0_common_drprdy_out;
  input gt1_common_drprdy_out;
  input tx_reset_gt;
  input rx_reset_gt;
  input data_in;
  input [0:0]E;
  input [15:0]D;

  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire access_type;
  wire common0_qpll_clk_out;
  wire common0_qpll_lock_out;
  wire common0_qpll_refclk_out;
  wire common0_qpll_reset_i;
  wire common1_qpll_clk_out;
  wire common1_qpll_lock_out;
  wire common1_qpll_refclk_out;
  wire common1_qpll_reset_i;
  wire cpll_lock;
  wire cpll_lock_axi;
  wire cpll_lock_r;
  wire cpll_lock_sync;
  wire cpll_refclk;
  wire cpllpd_i_0;
  wire cpllpd_i_1;
  wire cpllpd_i_2;
  wire cpllpd_i_3;
  wire cpllpd_i_4;
  wire cpllpd_i_5;
  wire cpllpd_i_6;
  wire cpllpd_i_7;
  wire data_in;
  wire data_in0;
  wire data_in00_out;
  wire drp_if_select;
  wire [7:0]\drp_read_data_reg[15] ;
  wire drpclk;
  wire gt0_common_drpen_in;
  wire gt0_common_drprdy_out;
  wire gt0_common_drpwe_in;
  wire gt0_cplllock_out;
  wire [7:0]gt0_dmonitorout_out;
  wire [15:0]gt0_drpdo;
  wire gt0_drpen;
  wire gt0_drprdy;
  wire gt0_drpwe;
  wire gt0_eyescandataerror_out;
  wire gt0_eyescanreset_in;
  wire gt0_eyescantrigger_in;
  wire [2:0]gt0_loopback_in;
  wire gt0_qpllpd_in;
  wire gt0_qpllreset_in;
  wire gt0_rxbufreset_in;
  wire [2:0]gt0_rxbufstatus_out;
  wire gt0_rxbyteisaligned_out;
  wire gt0_rxbyterealign_out;
  wire gt0_rxcdrhold_in;
  wire [3:0]gt0_rxcharisk;
  wire gt0_rxcommadet_out;
  wire [31:0]gt0_rxdata;
  wire gt0_rxdfelpmreset_in;
  wire [3:0]gt0_rxdisperr;
  wire gt0_rxlpmen_in;
  wire [6:0]gt0_rxmonitorout_out;
  wire [1:0]gt0_rxmonitorsel_in;
  wire [3:0]gt0_rxnotintable;
  wire gt0_rxpcsreset_in;
  wire [1:0]gt0_rxpd_in;
  wire gt0_rxpmareset_in;
  wire gt0_rxpolarity_in;
  wire gt0_rxprbscntreset_in;
  wire gt0_rxprbserr_out;
  wire [2:0]gt0_rxprbssel_in;
  wire gt0_rxresetdone_out;
  wire [2:0]gt0_rxstatus_out;
  wire [1:0]gt0_rxsysclksel_i;
  wire [1:0]gt0_txbufstatus_out;
  wire [3:0]gt0_txcharisk;
  wire [31:0]gt0_txdata;
  wire [3:0]gt0_txdiffctrl_in;
  wire gt0_txinhibit_in;
  wire gt0_txpcsreset_in;
  wire [1:0]gt0_txpd_in;
  wire gt0_txpmareset_in;
  wire gt0_txpolarity_in;
  wire [4:0]gt0_txpostcursor_in;
  wire gt0_txprbsforceerr_in;
  wire [4:0]gt0_txprecursor_in;
  wire gt0_txresetdone_out;
  wire [1:0]gt0_txsysclksel_i;
  wire gt1_common_drpen_in;
  wire gt1_common_drprdy_out;
  wire gt1_common_drpwe_in;
  wire gt1_cplllock_out;
  wire [7:0]gt1_dmonitorout_out;
  wire [15:0]gt1_drpdo;
  wire gt1_drpen;
  wire gt1_drprdy;
  wire gt1_drpwe;
  wire gt1_eyescandataerror_out;
  wire gt1_eyescanreset_in;
  wire gt1_eyescantrigger_in;
  wire [2:0]gt1_loopback_in;
  wire gt1_qpllpd_in;
  wire gt1_rxbufreset_in;
  wire [2:0]gt1_rxbufstatus_out;
  wire gt1_rxbyteisaligned_out;
  wire gt1_rxbyterealign_out;
  wire gt1_rxcdrhold_in;
  wire [3:0]gt1_rxcharisk;
  wire gt1_rxcommadet_out;
  wire [31:0]gt1_rxdata;
  wire [3:0]gt1_rxdisperr;
  wire [6:0]gt1_rxmonitorout_out;
  wire [1:0]gt1_rxmonitorsel_in;
  wire [3:0]gt1_rxnotintable;
  wire gt1_rxpcsreset_in;
  wire [1:0]gt1_rxpd_in;
  wire gt1_rxpmareset_in;
  wire gt1_rxpolarity_in;
  wire gt1_rxprbscntreset_in;
  wire gt1_rxprbserr_out;
  wire [2:0]gt1_rxprbssel_in;
  wire gt1_rxresetdone_out;
  wire [2:0]gt1_rxstatus_out;
  wire [1:0]gt1_txbufstatus_out;
  wire [3:0]gt1_txcharisk;
  wire [31:0]gt1_txdata;
  wire [3:0]gt1_txdiffctrl_in;
  wire gt1_txinhibit_in;
  wire gt1_txpcsreset_in;
  wire [1:0]gt1_txpd_in;
  wire gt1_txpmareset_in;
  wire gt1_txpolarity_in;
  wire [4:0]gt1_txpostcursor_in;
  wire gt1_txprbsforceerr_in;
  wire [4:0]gt1_txprecursor_in;
  wire gt1_txresetdone_out;
  wire gt2_cplllock_out;
  wire [7:0]gt2_dmonitorout_out;
  wire [15:0]gt2_drpdo;
  wire gt2_drpen;
  wire gt2_drprdy;
  wire gt2_drpwe;
  wire gt2_eyescandataerror_out;
  wire gt2_eyescanreset_in;
  wire gt2_eyescantrigger_in;
  wire [2:0]gt2_loopback_in;
  wire gt2_rxbufreset_in;
  wire [2:0]gt2_rxbufstatus_out;
  wire gt2_rxbyteisaligned_out;
  wire gt2_rxbyterealign_out;
  wire gt2_rxcdrhold_in;
  wire [3:0]gt2_rxcharisk;
  wire gt2_rxcommadet_out;
  wire [31:0]gt2_rxdata;
  wire [3:0]gt2_rxdisperr;
  wire [6:0]gt2_rxmonitorout_out;
  wire [1:0]gt2_rxmonitorsel_in;
  wire [3:0]gt2_rxnotintable;
  wire gt2_rxpcsreset_in;
  wire [1:0]gt2_rxpd_in;
  wire gt2_rxpmareset_in;
  wire gt2_rxpolarity_in;
  wire gt2_rxprbscntreset_in;
  wire gt2_rxprbserr_out;
  wire [2:0]gt2_rxprbssel_in;
  wire gt2_rxresetdone_out;
  wire [2:0]gt2_rxstatus_out;
  wire [1:0]gt2_txbufstatus_out;
  wire [3:0]gt2_txcharisk;
  wire [31:0]gt2_txdata;
  wire [3:0]gt2_txdiffctrl_in;
  wire gt2_txinhibit_in;
  wire gt2_txpcsreset_in;
  wire [1:0]gt2_txpd_in;
  wire gt2_txpmareset_in;
  wire gt2_txpolarity_in;
  wire [4:0]gt2_txpostcursor_in;
  wire gt2_txprbsforceerr_in;
  wire [4:0]gt2_txprecursor_in;
  wire gt2_txresetdone_out;
  wire gt3_cplllock_out;
  wire [7:0]gt3_dmonitorout_out;
  wire [15:0]gt3_drpdo;
  wire gt3_drpen;
  wire gt3_drprdy;
  wire gt3_drpwe;
  wire gt3_eyescandataerror_out;
  wire gt3_eyescanreset_in;
  wire gt3_eyescantrigger_in;
  wire [2:0]gt3_loopback_in;
  wire gt3_rxbufreset_in;
  wire [2:0]gt3_rxbufstatus_out;
  wire gt3_rxbyteisaligned_out;
  wire gt3_rxbyterealign_out;
  wire gt3_rxcdrhold_in;
  wire [3:0]gt3_rxcharisk;
  wire gt3_rxcommadet_out;
  wire [31:0]gt3_rxdata;
  wire [3:0]gt3_rxdisperr;
  wire [6:0]gt3_rxmonitorout_out;
  wire [1:0]gt3_rxmonitorsel_in;
  wire [3:0]gt3_rxnotintable;
  wire gt3_rxpcsreset_in;
  wire [1:0]gt3_rxpd_in;
  wire gt3_rxpmareset_in;
  wire gt3_rxpolarity_in;
  wire gt3_rxprbscntreset_in;
  wire gt3_rxprbserr_out;
  wire [2:0]gt3_rxprbssel_in;
  wire gt3_rxresetdone_out;
  wire [2:0]gt3_rxstatus_out;
  wire [1:0]gt3_txbufstatus_out;
  wire [3:0]gt3_txcharisk;
  wire [31:0]gt3_txdata;
  wire [3:0]gt3_txdiffctrl_in;
  wire gt3_txinhibit_in;
  wire gt3_txpcsreset_in;
  wire [1:0]gt3_txpd_in;
  wire gt3_txpmareset_in;
  wire gt3_txpolarity_in;
  wire [4:0]gt3_txpostcursor_in;
  wire gt3_txprbsforceerr_in;
  wire [4:0]gt3_txprecursor_in;
  wire gt3_txresetdone_out;
  wire gt4_cplllock_out;
  wire [7:0]gt4_dmonitorout_out;
  wire [15:0]gt4_drpdo;
  wire gt4_drpen;
  wire gt4_drprdy;
  wire gt4_drpwe;
  wire gt4_eyescandataerror_out;
  wire gt4_eyescanreset_in;
  wire gt4_eyescantrigger_in;
  wire [2:0]gt4_loopback_in;
  wire gt4_rxbufreset_in;
  wire [2:0]gt4_rxbufstatus_out;
  wire gt4_rxbyteisaligned_out;
  wire gt4_rxbyterealign_out;
  wire gt4_rxcdrhold_in;
  wire [3:0]gt4_rxcharisk;
  wire gt4_rxcommadet_out;
  wire [31:0]gt4_rxdata;
  wire [3:0]gt4_rxdisperr;
  wire [6:0]gt4_rxmonitorout_out;
  wire [1:0]gt4_rxmonitorsel_in;
  wire [3:0]gt4_rxnotintable;
  wire gt4_rxpcsreset_in;
  wire [1:0]gt4_rxpd_in;
  wire gt4_rxpmareset_in;
  wire gt4_rxpolarity_in;
  wire gt4_rxprbscntreset_in;
  wire gt4_rxprbserr_out;
  wire [2:0]gt4_rxprbssel_in;
  wire gt4_rxresetdone_out;
  wire [2:0]gt4_rxstatus_out;
  wire [1:0]gt4_txbufstatus_out;
  wire [3:0]gt4_txcharisk;
  wire [31:0]gt4_txdata;
  wire [3:0]gt4_txdiffctrl_in;
  wire gt4_txinhibit_in;
  wire gt4_txpcsreset_in;
  wire [1:0]gt4_txpd_in;
  wire gt4_txpmareset_in;
  wire gt4_txpolarity_in;
  wire [4:0]gt4_txpostcursor_in;
  wire gt4_txprbsforceerr_in;
  wire [4:0]gt4_txprecursor_in;
  wire gt4_txresetdone_out;
  wire gt5_cplllock_out;
  wire [7:0]gt5_dmonitorout_out;
  wire [15:0]gt5_drpdo;
  wire gt5_drpen;
  wire gt5_drprdy;
  wire gt5_drpwe;
  wire gt5_eyescandataerror_out;
  wire gt5_eyescanreset_in;
  wire gt5_eyescantrigger_in;
  wire [2:0]gt5_loopback_in;
  wire gt5_rxbufreset_in;
  wire [2:0]gt5_rxbufstatus_out;
  wire gt5_rxbyteisaligned_out;
  wire gt5_rxbyterealign_out;
  wire gt5_rxcdrhold_in;
  wire [3:0]gt5_rxcharisk;
  wire gt5_rxcommadet_out;
  wire [31:0]gt5_rxdata;
  wire [3:0]gt5_rxdisperr;
  wire [6:0]gt5_rxmonitorout_out;
  wire [1:0]gt5_rxmonitorsel_in;
  wire [3:0]gt5_rxnotintable;
  wire gt5_rxpcsreset_in;
  wire [1:0]gt5_rxpd_in;
  wire gt5_rxpmareset_in;
  wire gt5_rxpolarity_in;
  wire gt5_rxprbscntreset_in;
  wire gt5_rxprbserr_out;
  wire [2:0]gt5_rxprbssel_in;
  wire gt5_rxresetdone_out;
  wire [2:0]gt5_rxstatus_out;
  wire [1:0]gt5_txbufstatus_out;
  wire [3:0]gt5_txcharisk;
  wire [31:0]gt5_txdata;
  wire [3:0]gt5_txdiffctrl_in;
  wire gt5_txinhibit_in;
  wire gt5_txpcsreset_in;
  wire [1:0]gt5_txpd_in;
  wire gt5_txpmareset_in;
  wire gt5_txpolarity_in;
  wire [4:0]gt5_txpostcursor_in;
  wire gt5_txprbsforceerr_in;
  wire [4:0]gt5_txprecursor_in;
  wire gt5_txresetdone_out;
  wire gt6_cplllock_out;
  wire [7:0]gt6_dmonitorout_out;
  wire [15:0]gt6_drpdo;
  wire gt6_drpen;
  wire gt6_drprdy;
  wire gt6_drpwe;
  wire gt6_eyescandataerror_out;
  wire gt6_eyescanreset_in;
  wire gt6_eyescantrigger_in;
  wire [2:0]gt6_loopback_in;
  wire gt6_rxbufreset_in;
  wire [2:0]gt6_rxbufstatus_out;
  wire gt6_rxbyteisaligned_out;
  wire gt6_rxbyterealign_out;
  wire gt6_rxcdrhold_in;
  wire [3:0]gt6_rxcharisk;
  wire gt6_rxcommadet_out;
  wire [31:0]gt6_rxdata;
  wire [3:0]gt6_rxdisperr;
  wire [6:0]gt6_rxmonitorout_out;
  wire [1:0]gt6_rxmonitorsel_in;
  wire [3:0]gt6_rxnotintable;
  wire gt6_rxpcsreset_in;
  wire [1:0]gt6_rxpd_in;
  wire gt6_rxpmareset_in;
  wire gt6_rxpolarity_in;
  wire gt6_rxprbscntreset_in;
  wire gt6_rxprbserr_out;
  wire [2:0]gt6_rxprbssel_in;
  wire gt6_rxresetdone_out;
  wire [2:0]gt6_rxstatus_out;
  wire [1:0]gt6_txbufstatus_out;
  wire [3:0]gt6_txcharisk;
  wire [31:0]gt6_txdata;
  wire [3:0]gt6_txdiffctrl_in;
  wire gt6_txinhibit_in;
  wire gt6_txpcsreset_in;
  wire [1:0]gt6_txpd_in;
  wire gt6_txpmareset_in;
  wire gt6_txpolarity_in;
  wire [4:0]gt6_txpostcursor_in;
  wire gt6_txprbsforceerr_in;
  wire [4:0]gt6_txprecursor_in;
  wire gt6_txresetdone_out;
  wire gt7_cplllock_out;
  wire [7:0]gt7_dmonitorout_out;
  wire [8:0]gt7_drpaddr;
  wire [15:0]gt7_drpdi;
  wire [15:0]gt7_drpdo;
  wire gt7_drpen;
  wire gt7_drprdy;
  wire gt7_drpwe;
  wire gt7_eyescandataerror_out;
  wire gt7_eyescanreset_in;
  wire gt7_eyescantrigger_in;
  wire [2:0]gt7_loopback_in;
  wire gt7_rxbufreset_in;
  wire [2:0]gt7_rxbufstatus_out;
  wire gt7_rxbyteisaligned_out;
  wire gt7_rxbyterealign_out;
  wire gt7_rxcdrhold_in;
  wire [3:0]gt7_rxcharisk;
  wire gt7_rxcommadet_out;
  wire [31:0]gt7_rxdata;
  wire [3:0]gt7_rxdisperr;
  wire [6:0]gt7_rxmonitorout_out;
  wire [1:0]gt7_rxmonitorsel_in;
  wire [3:0]gt7_rxnotintable;
  wire gt7_rxpcsreset_in;
  wire [1:0]gt7_rxpd_in;
  wire gt7_rxpmareset_in;
  wire gt7_rxpolarity_in;
  wire gt7_rxprbscntreset_in;
  wire gt7_rxprbserr_out;
  wire [2:0]gt7_rxprbssel_in;
  wire gt7_rxresetdone_out;
  wire [2:0]gt7_rxstatus_out;
  wire [1:0]gt7_txbufstatus_out;
  wire [3:0]gt7_txcharisk;
  wire [31:0]gt7_txdata;
  wire [3:0]gt7_txdiffctrl_in;
  wire gt7_txinhibit_in;
  wire gt7_txpcsreset_in;
  wire [1:0]gt7_txpd_in;
  wire gt7_txpmareset_in;
  wire gt7_txpolarity_in;
  wire [4:0]gt7_txpostcursor_in;
  wire gt7_txprbsforceerr_in;
  wire [4:0]gt7_txprecursor_in;
  wire gt7_txresetdone_out;
  wire [2:0]gt_prbssel;
  wire gt_rxfsmdone;
  wire gt_rxreset;
  wire gt_rxreset0;
  wire gt_txfsmdone;
  wire gt_txreset;
  wire gt_txreset0;
  wire phyCoreCtrlInterface_i_n_284;
  wire phyCoreCtrlInterface_i_n_285;
  wire qpll_lock_axi;
  wire qpll_lock_r;
  wire qpll_lock_sync;
  wire qplllock_i;
  wire rx_chan_rst_done__0;
  wire rx_chan_rst_done_r;
  wire rx_chan_rst_done_r_i_2_n_0;
  wire rx_core_clk;
  wire rx_pll_lock_i;
  wire rx_pll_lock_sync;
  wire rx_reset_done;
  wire rx_reset_done_axi;
  wire rx_reset_done_r0;
  wire rx_reset_gt;
  wire rx_rst_gt_data_sync;
  wire rx_sys_reset;
  wire rxencommaalign;
  wire [7:0]rxn_in;
  wire rxoutclk;
  wire [7:0]rxp_in;
  wire s_axi_aclk;
  wire [9:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [9:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [0:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [24:0]s_axi_rdata;
  wire s_axi_rready;
  wire [0:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [22:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire sync_cpll_lock_axi_i_n_0;
  wire sync_drp_reset_i_n_0;
  wire sync_rx_core_reset_i_n_0;
  wire sync_tx_core_reset_i_n_0;
  wire tx_chan_rst_done__0;
  wire tx_chan_rst_done_r;
  wire tx_chan_rst_done_r_i_2_n_0;
  wire tx_core_clk;
  wire tx_pll_lock_i;
  wire tx_pll_lock_sync;
  wire tx_reset_done;
  wire tx_reset_done_axi;
  wire tx_reset_done_r0;
  wire tx_reset_gt;
  wire tx_rst_gt_data_sync;
  wire tx_sys_reset;
  wire [7:0]txn_out;
  wire txoutclk;
  wire [7:0]txp_out;
  wire NLW_jesd204_phy_0_gt_gt0_cpllfbclklost_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt0_rxoutclkfabric_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt0_txoutclkfabric_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt0_txoutclkpcs_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt1_cpllfbclklost_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt1_rxoutclk_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt1_rxoutclkfabric_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt1_txoutclk_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt1_txoutclkfabric_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt1_txoutclkpcs_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt2_cpllfbclklost_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt2_rxoutclk_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt2_rxoutclkfabric_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt2_txoutclk_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt2_txoutclkfabric_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt2_txoutclkpcs_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt3_cpllfbclklost_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt3_rxoutclk_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt3_rxoutclkfabric_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt3_txoutclk_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt3_txoutclkfabric_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt3_txoutclkpcs_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt4_cpllfbclklost_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt4_rxoutclk_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt4_rxoutclkfabric_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt4_txoutclk_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt4_txoutclkfabric_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt4_txoutclkpcs_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt5_cpllfbclklost_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt5_rxoutclk_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt5_rxoutclkfabric_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt5_txoutclk_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt5_txoutclkfabric_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt5_txoutclkpcs_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt6_cpllfbclklost_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt6_rxoutclk_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt6_rxoutclkfabric_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt6_txoutclk_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt6_txoutclkfabric_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt6_txoutclkpcs_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt7_cpllfbclklost_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt7_rxoutclk_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt7_rxoutclkfabric_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt7_txoutclk_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt7_txoutclkfabric_out_UNCONNECTED;
  wire NLW_jesd204_phy_0_gt_gt7_txoutclkpcs_out_UNCONNECTED;
  wire [3:0]NLW_jesd204_phy_0_gt_gt0_rxchariscomma_out_UNCONNECTED;
  wire [3:0]NLW_jesd204_phy_0_gt_gt1_rxchariscomma_out_UNCONNECTED;
  wire [3:0]NLW_jesd204_phy_0_gt_gt2_rxchariscomma_out_UNCONNECTED;
  wire [3:0]NLW_jesd204_phy_0_gt_gt3_rxchariscomma_out_UNCONNECTED;
  wire [3:0]NLW_jesd204_phy_0_gt_gt4_rxchariscomma_out_UNCONNECTED;
  wire [3:0]NLW_jesd204_phy_0_gt_gt5_rxchariscomma_out_UNCONNECTED;
  wire [3:0]NLW_jesd204_phy_0_gt_gt6_rxchariscomma_out_UNCONNECTED;
  wire [3:0]NLW_jesd204_phy_0_gt_gt7_rxchariscomma_out_UNCONNECTED;

  LUT5 #(
    .INIT(32'h00008000)) 
    cpll_lock_r_i_1
       (.I0(gt3_cplllock_out),
        .I1(gt4_cplllock_out),
        .I2(gt2_cplllock_out),
        .I3(gt1_cplllock_out),
        .I4(sync_cpll_lock_axi_i_n_0),
        .O(cpll_lock));
  FDRE cpll_lock_r_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(cpll_lock),
        .Q(cpll_lock_r),
        .R(1'b0));
  FDRE gt_rxreset_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(gt_rxreset0),
        .Q(gt_rxreset),
        .R(1'b0));
  FDRE gt_txreset_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(gt_txreset0),
        .Q(gt_txreset),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    gtxe2_common_i_i_3
       (.I0(common0_qpll_reset_i),
        .I1(common1_qpll_reset_i),
        .O(gt0_qpllreset_in));
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "jesd204_phy_0_gt,gtwizard_v3_6_7,{protocol_file=JESD204}" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt jesd204_phy_0_gt
       (.DONT_RESET_ON_DATA_ERROR_IN(1'b0),
        .GT0_DATA_VALID_IN(1'b1),
        .GT0_QPLLLOCK_IN(common0_qpll_lock_out),
        .GT0_QPLLOUTCLK_IN(common0_qpll_clk_out),
        .GT0_QPLLOUTREFCLK_IN(common0_qpll_refclk_out),
        .GT0_QPLLREFCLKLOST_IN(1'b0),
        .GT0_QPLLRESET_OUT(common0_qpll_reset_i),
        .GT1_DATA_VALID_IN(1'b1),
        .GT1_QPLLLOCK_IN(common1_qpll_lock_out),
        .GT1_QPLLOUTCLK_IN(common1_qpll_clk_out),
        .GT1_QPLLOUTREFCLK_IN(common1_qpll_refclk_out),
        .GT1_QPLLREFCLKLOST_IN(1'b0),
        .GT1_QPLLRESET_OUT(common1_qpll_reset_i),
        .GT2_DATA_VALID_IN(1'b1),
        .GT3_DATA_VALID_IN(1'b1),
        .GT4_DATA_VALID_IN(1'b1),
        .GT5_DATA_VALID_IN(1'b1),
        .GT6_DATA_VALID_IN(1'b1),
        .GT7_DATA_VALID_IN(1'b1),
        .GT_RX_FSM_RESET_DONE_OUT(gt_rxfsmdone),
        .GT_TX_FSM_RESET_DONE_OUT(gt_txfsmdone),
        .SOFT_RESET_RX_IN(gt_rxreset),
        .SOFT_RESET_TX_IN(gt_txreset),
        .SYSCLK_IN(drpclk),
        .gt0_cpllfbclklost_out(NLW_jesd204_phy_0_gt_gt0_cpllfbclklost_out_UNCONNECTED),
        .gt0_cplllock_out(gt0_cplllock_out),
        .gt0_cplllockdetclk_in(1'b0),
        .gt0_cpllpd_in(cpllpd_i_0),
        .gt0_cpllreset_in(1'b0),
        .gt0_dmonitorout_out(gt0_dmonitorout_out),
        .gt0_drpaddr_in(gt7_drpaddr),
        .gt0_drpclk_in(drpclk),
        .gt0_drpdi_in(gt7_drpdi),
        .gt0_drpdo_out(gt0_drpdo),
        .gt0_drpen_in(gt0_drpen),
        .gt0_drprdy_out(gt0_drprdy),
        .gt0_drpwe_in(gt0_drpwe),
        .gt0_eyescandataerror_out(gt0_eyescandataerror_out),
        .gt0_eyescanreset_in(gt0_eyescanreset_in),
        .gt0_eyescantrigger_in(gt0_eyescantrigger_in),
        .gt0_gtnorthrefclk0_in(1'b0),
        .gt0_gtnorthrefclk1_in(1'b0),
        .gt0_gtrefclk0_in(cpll_refclk),
        .gt0_gtrefclk1_in(1'b0),
        .gt0_gtrxreset_in(rx_rst_gt_data_sync),
        .gt0_gtsouthrefclk0_in(1'b0),
        .gt0_gtsouthrefclk1_in(1'b0),
        .gt0_gttxreset_in(tx_rst_gt_data_sync),
        .gt0_gtxrxn_in(rxn_in[0]),
        .gt0_gtxrxp_in(rxp_in[0]),
        .gt0_gtxtxn_out(txn_out[0]),
        .gt0_gtxtxp_out(txp_out[0]),
        .gt0_loopback_in(gt0_loopback_in),
        .gt0_rxbufreset_in(gt0_rxbufreset_in),
        .gt0_rxbufstatus_out(gt0_rxbufstatus_out),
        .gt0_rxbyteisaligned_out(gt0_rxbyteisaligned_out),
        .gt0_rxbyterealign_out(gt0_rxbyterealign_out),
        .gt0_rxcdrhold_in(gt0_rxcdrhold_in),
        .gt0_rxchariscomma_out(NLW_jesd204_phy_0_gt_gt0_rxchariscomma_out_UNCONNECTED[3:0]),
        .gt0_rxcharisk_out(gt0_rxcharisk),
        .gt0_rxcommadet_out(gt0_rxcommadet_out),
        .gt0_rxdata_out(gt0_rxdata),
        .gt0_rxdfelpmreset_in(gt0_rxdfelpmreset_in),
        .gt0_rxdisperr_out(gt0_rxdisperr),
        .gt0_rxlpmen_in(gt0_rxlpmen_in),
        .gt0_rxmcommaalignen_in(rxencommaalign),
        .gt0_rxmonitorout_out(gt0_rxmonitorout_out),
        .gt0_rxmonitorsel_in(gt0_rxmonitorsel_in),
        .gt0_rxnotintable_out(gt0_rxnotintable),
        .gt0_rxoutclk_out(rxoutclk),
        .gt0_rxoutclkfabric_out(NLW_jesd204_phy_0_gt_gt0_rxoutclkfabric_out_UNCONNECTED),
        .gt0_rxpcommaalignen_in(rxencommaalign),
        .gt0_rxpcsreset_in(gt0_rxpcsreset_in),
        .gt0_rxpd_in(gt0_rxpd_in),
        .gt0_rxpmareset_in(gt0_rxpmareset_in),
        .gt0_rxpolarity_in(gt0_rxpolarity_in),
        .gt0_rxprbscntreset_in(gt0_rxprbscntreset_in),
        .gt0_rxprbserr_out(gt0_rxprbserr_out),
        .gt0_rxprbssel_in(gt0_rxprbssel_in),
        .gt0_rxresetdone_out(gt0_rxresetdone_out),
        .gt0_rxstatus_out(gt0_rxstatus_out),
        .gt0_rxsysclksel_in(gt0_rxsysclksel_i),
        .gt0_rxuserrdy_in(1'b1),
        .gt0_rxusrclk2_in(rx_core_clk),
        .gt0_rxusrclk_in(rx_core_clk),
        .gt0_txbufstatus_out(gt0_txbufstatus_out),
        .gt0_txcharisk_in(gt0_txcharisk),
        .gt0_txdata_in(gt0_txdata),
        .gt0_txdiffctrl_in(gt0_txdiffctrl_in),
        .gt0_txinhibit_in(gt0_txinhibit_in),
        .gt0_txoutclk_out(txoutclk),
        .gt0_txoutclkfabric_out(NLW_jesd204_phy_0_gt_gt0_txoutclkfabric_out_UNCONNECTED),
        .gt0_txoutclkpcs_out(NLW_jesd204_phy_0_gt_gt0_txoutclkpcs_out_UNCONNECTED),
        .gt0_txpcsreset_in(gt0_txpcsreset_in),
        .gt0_txpd_in(gt0_txpd_in),
        .gt0_txpmareset_in(gt0_txpmareset_in),
        .gt0_txpolarity_in(gt0_txpolarity_in),
        .gt0_txpostcursor_in(gt0_txpostcursor_in),
        .gt0_txprbsforceerr_in(gt0_txprbsforceerr_in),
        .gt0_txprbssel_in(gt_prbssel),
        .gt0_txprecursor_in(gt0_txprecursor_in),
        .gt0_txresetdone_out(gt0_txresetdone_out),
        .gt0_txsysclksel_in(gt0_txsysclksel_i),
        .gt0_txuserrdy_in(1'b1),
        .gt0_txusrclk2_in(tx_core_clk),
        .gt0_txusrclk_in(tx_core_clk),
        .gt1_cpllfbclklost_out(NLW_jesd204_phy_0_gt_gt1_cpllfbclklost_out_UNCONNECTED),
        .gt1_cplllock_out(gt1_cplllock_out),
        .gt1_cplllockdetclk_in(1'b0),
        .gt1_cpllpd_in(cpllpd_i_1),
        .gt1_cpllreset_in(1'b0),
        .gt1_dmonitorout_out(gt1_dmonitorout_out),
        .gt1_drpaddr_in(gt7_drpaddr),
        .gt1_drpclk_in(drpclk),
        .gt1_drpdi_in(gt7_drpdi),
        .gt1_drpdo_out(gt1_drpdo),
        .gt1_drpen_in(gt1_drpen),
        .gt1_drprdy_out(gt1_drprdy),
        .gt1_drpwe_in(gt1_drpwe),
        .gt1_eyescandataerror_out(gt1_eyescandataerror_out),
        .gt1_eyescanreset_in(gt1_eyescanreset_in),
        .gt1_eyescantrigger_in(gt1_eyescantrigger_in),
        .gt1_gtnorthrefclk0_in(1'b0),
        .gt1_gtnorthrefclk1_in(1'b0),
        .gt1_gtrefclk0_in(cpll_refclk),
        .gt1_gtrefclk1_in(1'b0),
        .gt1_gtrxreset_in(rx_rst_gt_data_sync),
        .gt1_gtsouthrefclk0_in(1'b0),
        .gt1_gtsouthrefclk1_in(1'b0),
        .gt1_gttxreset_in(tx_rst_gt_data_sync),
        .gt1_gtxrxn_in(rxn_in[1]),
        .gt1_gtxrxp_in(rxp_in[1]),
        .gt1_gtxtxn_out(txn_out[1]),
        .gt1_gtxtxp_out(txp_out[1]),
        .gt1_loopback_in(gt1_loopback_in),
        .gt1_rxbufreset_in(gt1_rxbufreset_in),
        .gt1_rxbufstatus_out(gt1_rxbufstatus_out),
        .gt1_rxbyteisaligned_out(gt1_rxbyteisaligned_out),
        .gt1_rxbyterealign_out(gt1_rxbyterealign_out),
        .gt1_rxcdrhold_in(gt1_rxcdrhold_in),
        .gt1_rxchariscomma_out(NLW_jesd204_phy_0_gt_gt1_rxchariscomma_out_UNCONNECTED[3:0]),
        .gt1_rxcharisk_out(gt1_rxcharisk),
        .gt1_rxcommadet_out(gt1_rxcommadet_out),
        .gt1_rxdata_out(gt1_rxdata),
        .gt1_rxdfelpmreset_in(gt0_rxdfelpmreset_in),
        .gt1_rxdisperr_out(gt1_rxdisperr),
        .gt1_rxlpmen_in(gt0_rxlpmen_in),
        .gt1_rxmcommaalignen_in(rxencommaalign),
        .gt1_rxmonitorout_out(gt1_rxmonitorout_out),
        .gt1_rxmonitorsel_in(gt1_rxmonitorsel_in),
        .gt1_rxnotintable_out(gt1_rxnotintable),
        .gt1_rxoutclk_out(NLW_jesd204_phy_0_gt_gt1_rxoutclk_out_UNCONNECTED),
        .gt1_rxoutclkfabric_out(NLW_jesd204_phy_0_gt_gt1_rxoutclkfabric_out_UNCONNECTED),
        .gt1_rxpcommaalignen_in(rxencommaalign),
        .gt1_rxpcsreset_in(gt1_rxpcsreset_in),
        .gt1_rxpd_in(gt1_rxpd_in),
        .gt1_rxpmareset_in(gt1_rxpmareset_in),
        .gt1_rxpolarity_in(gt1_rxpolarity_in),
        .gt1_rxprbscntreset_in(gt1_rxprbscntreset_in),
        .gt1_rxprbserr_out(gt1_rxprbserr_out),
        .gt1_rxprbssel_in(gt1_rxprbssel_in),
        .gt1_rxresetdone_out(gt1_rxresetdone_out),
        .gt1_rxstatus_out(gt1_rxstatus_out),
        .gt1_rxsysclksel_in(gt0_rxsysclksel_i),
        .gt1_rxuserrdy_in(1'b1),
        .gt1_rxusrclk2_in(rx_core_clk),
        .gt1_rxusrclk_in(rx_core_clk),
        .gt1_txbufstatus_out(gt1_txbufstatus_out),
        .gt1_txcharisk_in(gt1_txcharisk),
        .gt1_txdata_in(gt1_txdata),
        .gt1_txdiffctrl_in(gt1_txdiffctrl_in),
        .gt1_txinhibit_in(gt1_txinhibit_in),
        .gt1_txoutclk_out(NLW_jesd204_phy_0_gt_gt1_txoutclk_out_UNCONNECTED),
        .gt1_txoutclkfabric_out(NLW_jesd204_phy_0_gt_gt1_txoutclkfabric_out_UNCONNECTED),
        .gt1_txoutclkpcs_out(NLW_jesd204_phy_0_gt_gt1_txoutclkpcs_out_UNCONNECTED),
        .gt1_txpcsreset_in(gt1_txpcsreset_in),
        .gt1_txpd_in(gt1_txpd_in),
        .gt1_txpmareset_in(gt1_txpmareset_in),
        .gt1_txpolarity_in(gt1_txpolarity_in),
        .gt1_txpostcursor_in(gt1_txpostcursor_in),
        .gt1_txprbsforceerr_in(gt1_txprbsforceerr_in),
        .gt1_txprbssel_in(gt_prbssel),
        .gt1_txprecursor_in(gt1_txprecursor_in),
        .gt1_txresetdone_out(gt1_txresetdone_out),
        .gt1_txsysclksel_in(gt0_txsysclksel_i),
        .gt1_txuserrdy_in(1'b1),
        .gt1_txusrclk2_in(tx_core_clk),
        .gt1_txusrclk_in(tx_core_clk),
        .gt2_cpllfbclklost_out(NLW_jesd204_phy_0_gt_gt2_cpllfbclklost_out_UNCONNECTED),
        .gt2_cplllock_out(gt2_cplllock_out),
        .gt2_cplllockdetclk_in(1'b0),
        .gt2_cpllpd_in(cpllpd_i_2),
        .gt2_cpllreset_in(1'b0),
        .gt2_dmonitorout_out(gt2_dmonitorout_out),
        .gt2_drpaddr_in(gt7_drpaddr),
        .gt2_drpclk_in(drpclk),
        .gt2_drpdi_in(gt7_drpdi),
        .gt2_drpdo_out(gt2_drpdo),
        .gt2_drpen_in(gt2_drpen),
        .gt2_drprdy_out(gt2_drprdy),
        .gt2_drpwe_in(gt2_drpwe),
        .gt2_eyescandataerror_out(gt2_eyescandataerror_out),
        .gt2_eyescanreset_in(gt2_eyescanreset_in),
        .gt2_eyescantrigger_in(gt2_eyescantrigger_in),
        .gt2_gtnorthrefclk0_in(1'b0),
        .gt2_gtnorthrefclk1_in(1'b0),
        .gt2_gtrefclk0_in(cpll_refclk),
        .gt2_gtrefclk1_in(1'b0),
        .gt2_gtrxreset_in(rx_rst_gt_data_sync),
        .gt2_gtsouthrefclk0_in(1'b0),
        .gt2_gtsouthrefclk1_in(1'b0),
        .gt2_gttxreset_in(tx_rst_gt_data_sync),
        .gt2_gtxrxn_in(rxn_in[2]),
        .gt2_gtxrxp_in(rxp_in[2]),
        .gt2_gtxtxn_out(txn_out[2]),
        .gt2_gtxtxp_out(txp_out[2]),
        .gt2_loopback_in(gt2_loopback_in),
        .gt2_rxbufreset_in(gt2_rxbufreset_in),
        .gt2_rxbufstatus_out(gt2_rxbufstatus_out),
        .gt2_rxbyteisaligned_out(gt2_rxbyteisaligned_out),
        .gt2_rxbyterealign_out(gt2_rxbyterealign_out),
        .gt2_rxcdrhold_in(gt2_rxcdrhold_in),
        .gt2_rxchariscomma_out(NLW_jesd204_phy_0_gt_gt2_rxchariscomma_out_UNCONNECTED[3:0]),
        .gt2_rxcharisk_out(gt2_rxcharisk),
        .gt2_rxcommadet_out(gt2_rxcommadet_out),
        .gt2_rxdata_out(gt2_rxdata),
        .gt2_rxdfelpmreset_in(gt0_rxdfelpmreset_in),
        .gt2_rxdisperr_out(gt2_rxdisperr),
        .gt2_rxlpmen_in(gt0_rxlpmen_in),
        .gt2_rxmcommaalignen_in(rxencommaalign),
        .gt2_rxmonitorout_out(gt2_rxmonitorout_out),
        .gt2_rxmonitorsel_in(gt2_rxmonitorsel_in),
        .gt2_rxnotintable_out(gt2_rxnotintable),
        .gt2_rxoutclk_out(NLW_jesd204_phy_0_gt_gt2_rxoutclk_out_UNCONNECTED),
        .gt2_rxoutclkfabric_out(NLW_jesd204_phy_0_gt_gt2_rxoutclkfabric_out_UNCONNECTED),
        .gt2_rxpcommaalignen_in(rxencommaalign),
        .gt2_rxpcsreset_in(gt2_rxpcsreset_in),
        .gt2_rxpd_in(gt2_rxpd_in),
        .gt2_rxpmareset_in(gt2_rxpmareset_in),
        .gt2_rxpolarity_in(gt2_rxpolarity_in),
        .gt2_rxprbscntreset_in(gt2_rxprbscntreset_in),
        .gt2_rxprbserr_out(gt2_rxprbserr_out),
        .gt2_rxprbssel_in(gt2_rxprbssel_in),
        .gt2_rxresetdone_out(gt2_rxresetdone_out),
        .gt2_rxstatus_out(gt2_rxstatus_out),
        .gt2_rxsysclksel_in(gt0_rxsysclksel_i),
        .gt2_rxuserrdy_in(1'b1),
        .gt2_rxusrclk2_in(rx_core_clk),
        .gt2_rxusrclk_in(rx_core_clk),
        .gt2_txbufstatus_out(gt2_txbufstatus_out),
        .gt2_txcharisk_in(gt2_txcharisk),
        .gt2_txdata_in(gt2_txdata),
        .gt2_txdiffctrl_in(gt2_txdiffctrl_in),
        .gt2_txinhibit_in(gt2_txinhibit_in),
        .gt2_txoutclk_out(NLW_jesd204_phy_0_gt_gt2_txoutclk_out_UNCONNECTED),
        .gt2_txoutclkfabric_out(NLW_jesd204_phy_0_gt_gt2_txoutclkfabric_out_UNCONNECTED),
        .gt2_txoutclkpcs_out(NLW_jesd204_phy_0_gt_gt2_txoutclkpcs_out_UNCONNECTED),
        .gt2_txpcsreset_in(gt2_txpcsreset_in),
        .gt2_txpd_in(gt2_txpd_in),
        .gt2_txpmareset_in(gt2_txpmareset_in),
        .gt2_txpolarity_in(gt2_txpolarity_in),
        .gt2_txpostcursor_in(gt2_txpostcursor_in),
        .gt2_txprbsforceerr_in(gt2_txprbsforceerr_in),
        .gt2_txprbssel_in(gt_prbssel),
        .gt2_txprecursor_in(gt2_txprecursor_in),
        .gt2_txresetdone_out(gt2_txresetdone_out),
        .gt2_txsysclksel_in(gt0_txsysclksel_i),
        .gt2_txuserrdy_in(1'b1),
        .gt2_txusrclk2_in(tx_core_clk),
        .gt2_txusrclk_in(tx_core_clk),
        .gt3_cpllfbclklost_out(NLW_jesd204_phy_0_gt_gt3_cpllfbclklost_out_UNCONNECTED),
        .gt3_cplllock_out(gt3_cplllock_out),
        .gt3_cplllockdetclk_in(1'b0),
        .gt3_cpllpd_in(cpllpd_i_3),
        .gt3_cpllreset_in(1'b0),
        .gt3_dmonitorout_out(gt3_dmonitorout_out),
        .gt3_drpaddr_in(gt7_drpaddr),
        .gt3_drpclk_in(drpclk),
        .gt3_drpdi_in(gt7_drpdi),
        .gt3_drpdo_out(gt3_drpdo),
        .gt3_drpen_in(gt3_drpen),
        .gt3_drprdy_out(gt3_drprdy),
        .gt3_drpwe_in(gt3_drpwe),
        .gt3_eyescandataerror_out(gt3_eyescandataerror_out),
        .gt3_eyescanreset_in(gt3_eyescanreset_in),
        .gt3_eyescantrigger_in(gt3_eyescantrigger_in),
        .gt3_gtnorthrefclk0_in(1'b0),
        .gt3_gtnorthrefclk1_in(1'b0),
        .gt3_gtrefclk0_in(cpll_refclk),
        .gt3_gtrefclk1_in(1'b0),
        .gt3_gtrxreset_in(rx_rst_gt_data_sync),
        .gt3_gtsouthrefclk0_in(1'b0),
        .gt3_gtsouthrefclk1_in(1'b0),
        .gt3_gttxreset_in(tx_rst_gt_data_sync),
        .gt3_gtxrxn_in(rxn_in[3]),
        .gt3_gtxrxp_in(rxp_in[3]),
        .gt3_gtxtxn_out(txn_out[3]),
        .gt3_gtxtxp_out(txp_out[3]),
        .gt3_loopback_in(gt3_loopback_in),
        .gt3_rxbufreset_in(gt3_rxbufreset_in),
        .gt3_rxbufstatus_out(gt3_rxbufstatus_out),
        .gt3_rxbyteisaligned_out(gt3_rxbyteisaligned_out),
        .gt3_rxbyterealign_out(gt3_rxbyterealign_out),
        .gt3_rxcdrhold_in(gt3_rxcdrhold_in),
        .gt3_rxchariscomma_out(NLW_jesd204_phy_0_gt_gt3_rxchariscomma_out_UNCONNECTED[3:0]),
        .gt3_rxcharisk_out(gt3_rxcharisk),
        .gt3_rxcommadet_out(gt3_rxcommadet_out),
        .gt3_rxdata_out(gt3_rxdata),
        .gt3_rxdfelpmreset_in(gt0_rxdfelpmreset_in),
        .gt3_rxdisperr_out(gt3_rxdisperr),
        .gt3_rxlpmen_in(gt0_rxlpmen_in),
        .gt3_rxmcommaalignen_in(rxencommaalign),
        .gt3_rxmonitorout_out(gt3_rxmonitorout_out),
        .gt3_rxmonitorsel_in(gt3_rxmonitorsel_in),
        .gt3_rxnotintable_out(gt3_rxnotintable),
        .gt3_rxoutclk_out(NLW_jesd204_phy_0_gt_gt3_rxoutclk_out_UNCONNECTED),
        .gt3_rxoutclkfabric_out(NLW_jesd204_phy_0_gt_gt3_rxoutclkfabric_out_UNCONNECTED),
        .gt3_rxpcommaalignen_in(rxencommaalign),
        .gt3_rxpcsreset_in(gt3_rxpcsreset_in),
        .gt3_rxpd_in(gt3_rxpd_in),
        .gt3_rxpmareset_in(gt3_rxpmareset_in),
        .gt3_rxpolarity_in(gt3_rxpolarity_in),
        .gt3_rxprbscntreset_in(gt3_rxprbscntreset_in),
        .gt3_rxprbserr_out(gt3_rxprbserr_out),
        .gt3_rxprbssel_in(gt3_rxprbssel_in),
        .gt3_rxresetdone_out(gt3_rxresetdone_out),
        .gt3_rxstatus_out(gt3_rxstatus_out),
        .gt3_rxsysclksel_in(gt0_rxsysclksel_i),
        .gt3_rxuserrdy_in(1'b1),
        .gt3_rxusrclk2_in(rx_core_clk),
        .gt3_rxusrclk_in(rx_core_clk),
        .gt3_txbufstatus_out(gt3_txbufstatus_out),
        .gt3_txcharisk_in(gt3_txcharisk),
        .gt3_txdata_in(gt3_txdata),
        .gt3_txdiffctrl_in(gt3_txdiffctrl_in),
        .gt3_txinhibit_in(gt3_txinhibit_in),
        .gt3_txoutclk_out(NLW_jesd204_phy_0_gt_gt3_txoutclk_out_UNCONNECTED),
        .gt3_txoutclkfabric_out(NLW_jesd204_phy_0_gt_gt3_txoutclkfabric_out_UNCONNECTED),
        .gt3_txoutclkpcs_out(NLW_jesd204_phy_0_gt_gt3_txoutclkpcs_out_UNCONNECTED),
        .gt3_txpcsreset_in(gt3_txpcsreset_in),
        .gt3_txpd_in(gt3_txpd_in),
        .gt3_txpmareset_in(gt3_txpmareset_in),
        .gt3_txpolarity_in(gt3_txpolarity_in),
        .gt3_txpostcursor_in(gt3_txpostcursor_in),
        .gt3_txprbsforceerr_in(gt3_txprbsforceerr_in),
        .gt3_txprbssel_in(gt_prbssel),
        .gt3_txprecursor_in(gt3_txprecursor_in),
        .gt3_txresetdone_out(gt3_txresetdone_out),
        .gt3_txsysclksel_in(gt0_txsysclksel_i),
        .gt3_txuserrdy_in(1'b1),
        .gt3_txusrclk2_in(tx_core_clk),
        .gt3_txusrclk_in(tx_core_clk),
        .gt4_cpllfbclklost_out(NLW_jesd204_phy_0_gt_gt4_cpllfbclklost_out_UNCONNECTED),
        .gt4_cplllock_out(gt4_cplllock_out),
        .gt4_cplllockdetclk_in(1'b0),
        .gt4_cpllpd_in(cpllpd_i_4),
        .gt4_cpllreset_in(1'b0),
        .gt4_dmonitorout_out(gt4_dmonitorout_out),
        .gt4_drpaddr_in(gt7_drpaddr),
        .gt4_drpclk_in(drpclk),
        .gt4_drpdi_in(gt7_drpdi),
        .gt4_drpdo_out(gt4_drpdo),
        .gt4_drpen_in(gt4_drpen),
        .gt4_drprdy_out(gt4_drprdy),
        .gt4_drpwe_in(gt4_drpwe),
        .gt4_eyescandataerror_out(gt4_eyescandataerror_out),
        .gt4_eyescanreset_in(gt4_eyescanreset_in),
        .gt4_eyescantrigger_in(gt4_eyescantrigger_in),
        .gt4_gtnorthrefclk0_in(1'b0),
        .gt4_gtnorthrefclk1_in(1'b0),
        .gt4_gtrefclk0_in(cpll_refclk),
        .gt4_gtrefclk1_in(1'b0),
        .gt4_gtrxreset_in(rx_rst_gt_data_sync),
        .gt4_gtsouthrefclk0_in(1'b0),
        .gt4_gtsouthrefclk1_in(1'b0),
        .gt4_gttxreset_in(tx_rst_gt_data_sync),
        .gt4_gtxrxn_in(rxn_in[4]),
        .gt4_gtxrxp_in(rxp_in[4]),
        .gt4_gtxtxn_out(txn_out[4]),
        .gt4_gtxtxp_out(txp_out[4]),
        .gt4_loopback_in(gt4_loopback_in),
        .gt4_rxbufreset_in(gt4_rxbufreset_in),
        .gt4_rxbufstatus_out(gt4_rxbufstatus_out),
        .gt4_rxbyteisaligned_out(gt4_rxbyteisaligned_out),
        .gt4_rxbyterealign_out(gt4_rxbyterealign_out),
        .gt4_rxcdrhold_in(gt4_rxcdrhold_in),
        .gt4_rxchariscomma_out(NLW_jesd204_phy_0_gt_gt4_rxchariscomma_out_UNCONNECTED[3:0]),
        .gt4_rxcharisk_out(gt4_rxcharisk),
        .gt4_rxcommadet_out(gt4_rxcommadet_out),
        .gt4_rxdata_out(gt4_rxdata),
        .gt4_rxdfelpmreset_in(gt0_rxdfelpmreset_in),
        .gt4_rxdisperr_out(gt4_rxdisperr),
        .gt4_rxlpmen_in(gt0_rxlpmen_in),
        .gt4_rxmcommaalignen_in(rxencommaalign),
        .gt4_rxmonitorout_out(gt4_rxmonitorout_out),
        .gt4_rxmonitorsel_in(gt4_rxmonitorsel_in),
        .gt4_rxnotintable_out(gt4_rxnotintable),
        .gt4_rxoutclk_out(NLW_jesd204_phy_0_gt_gt4_rxoutclk_out_UNCONNECTED),
        .gt4_rxoutclkfabric_out(NLW_jesd204_phy_0_gt_gt4_rxoutclkfabric_out_UNCONNECTED),
        .gt4_rxpcommaalignen_in(rxencommaalign),
        .gt4_rxpcsreset_in(gt4_rxpcsreset_in),
        .gt4_rxpd_in(gt4_rxpd_in),
        .gt4_rxpmareset_in(gt4_rxpmareset_in),
        .gt4_rxpolarity_in(gt4_rxpolarity_in),
        .gt4_rxprbscntreset_in(gt4_rxprbscntreset_in),
        .gt4_rxprbserr_out(gt4_rxprbserr_out),
        .gt4_rxprbssel_in(gt4_rxprbssel_in),
        .gt4_rxresetdone_out(gt4_rxresetdone_out),
        .gt4_rxstatus_out(gt4_rxstatus_out),
        .gt4_rxsysclksel_in(gt0_rxsysclksel_i),
        .gt4_rxuserrdy_in(1'b1),
        .gt4_rxusrclk2_in(rx_core_clk),
        .gt4_rxusrclk_in(rx_core_clk),
        .gt4_txbufstatus_out(gt4_txbufstatus_out),
        .gt4_txcharisk_in(gt4_txcharisk),
        .gt4_txdata_in(gt4_txdata),
        .gt4_txdiffctrl_in(gt4_txdiffctrl_in),
        .gt4_txinhibit_in(gt4_txinhibit_in),
        .gt4_txoutclk_out(NLW_jesd204_phy_0_gt_gt4_txoutclk_out_UNCONNECTED),
        .gt4_txoutclkfabric_out(NLW_jesd204_phy_0_gt_gt4_txoutclkfabric_out_UNCONNECTED),
        .gt4_txoutclkpcs_out(NLW_jesd204_phy_0_gt_gt4_txoutclkpcs_out_UNCONNECTED),
        .gt4_txpcsreset_in(gt4_txpcsreset_in),
        .gt4_txpd_in(gt4_txpd_in),
        .gt4_txpmareset_in(gt4_txpmareset_in),
        .gt4_txpolarity_in(gt4_txpolarity_in),
        .gt4_txpostcursor_in(gt4_txpostcursor_in),
        .gt4_txprbsforceerr_in(gt4_txprbsforceerr_in),
        .gt4_txprbssel_in(gt_prbssel),
        .gt4_txprecursor_in(gt4_txprecursor_in),
        .gt4_txresetdone_out(gt4_txresetdone_out),
        .gt4_txsysclksel_in(gt0_txsysclksel_i),
        .gt4_txuserrdy_in(1'b1),
        .gt4_txusrclk2_in(tx_core_clk),
        .gt4_txusrclk_in(tx_core_clk),
        .gt5_cpllfbclklost_out(NLW_jesd204_phy_0_gt_gt5_cpllfbclklost_out_UNCONNECTED),
        .gt5_cplllock_out(gt5_cplllock_out),
        .gt5_cplllockdetclk_in(1'b0),
        .gt5_cpllpd_in(cpllpd_i_5),
        .gt5_cpllreset_in(1'b0),
        .gt5_dmonitorout_out(gt5_dmonitorout_out),
        .gt5_drpaddr_in(gt7_drpaddr),
        .gt5_drpclk_in(drpclk),
        .gt5_drpdi_in(gt7_drpdi),
        .gt5_drpdo_out(gt5_drpdo),
        .gt5_drpen_in(gt5_drpen),
        .gt5_drprdy_out(gt5_drprdy),
        .gt5_drpwe_in(gt5_drpwe),
        .gt5_eyescandataerror_out(gt5_eyescandataerror_out),
        .gt5_eyescanreset_in(gt5_eyescanreset_in),
        .gt5_eyescantrigger_in(gt5_eyescantrigger_in),
        .gt5_gtnorthrefclk0_in(1'b0),
        .gt5_gtnorthrefclk1_in(1'b0),
        .gt5_gtrefclk0_in(cpll_refclk),
        .gt5_gtrefclk1_in(1'b0),
        .gt5_gtrxreset_in(rx_rst_gt_data_sync),
        .gt5_gtsouthrefclk0_in(1'b0),
        .gt5_gtsouthrefclk1_in(1'b0),
        .gt5_gttxreset_in(tx_rst_gt_data_sync),
        .gt5_gtxrxn_in(rxn_in[5]),
        .gt5_gtxrxp_in(rxp_in[5]),
        .gt5_gtxtxn_out(txn_out[5]),
        .gt5_gtxtxp_out(txp_out[5]),
        .gt5_loopback_in(gt5_loopback_in),
        .gt5_rxbufreset_in(gt5_rxbufreset_in),
        .gt5_rxbufstatus_out(gt5_rxbufstatus_out),
        .gt5_rxbyteisaligned_out(gt5_rxbyteisaligned_out),
        .gt5_rxbyterealign_out(gt5_rxbyterealign_out),
        .gt5_rxcdrhold_in(gt5_rxcdrhold_in),
        .gt5_rxchariscomma_out(NLW_jesd204_phy_0_gt_gt5_rxchariscomma_out_UNCONNECTED[3:0]),
        .gt5_rxcharisk_out(gt5_rxcharisk),
        .gt5_rxcommadet_out(gt5_rxcommadet_out),
        .gt5_rxdata_out(gt5_rxdata),
        .gt5_rxdfelpmreset_in(gt0_rxdfelpmreset_in),
        .gt5_rxdisperr_out(gt5_rxdisperr),
        .gt5_rxlpmen_in(gt0_rxlpmen_in),
        .gt5_rxmcommaalignen_in(rxencommaalign),
        .gt5_rxmonitorout_out(gt5_rxmonitorout_out),
        .gt5_rxmonitorsel_in(gt5_rxmonitorsel_in),
        .gt5_rxnotintable_out(gt5_rxnotintable),
        .gt5_rxoutclk_out(NLW_jesd204_phy_0_gt_gt5_rxoutclk_out_UNCONNECTED),
        .gt5_rxoutclkfabric_out(NLW_jesd204_phy_0_gt_gt5_rxoutclkfabric_out_UNCONNECTED),
        .gt5_rxpcommaalignen_in(rxencommaalign),
        .gt5_rxpcsreset_in(gt5_rxpcsreset_in),
        .gt5_rxpd_in(gt5_rxpd_in),
        .gt5_rxpmareset_in(gt5_rxpmareset_in),
        .gt5_rxpolarity_in(gt5_rxpolarity_in),
        .gt5_rxprbscntreset_in(gt5_rxprbscntreset_in),
        .gt5_rxprbserr_out(gt5_rxprbserr_out),
        .gt5_rxprbssel_in(gt5_rxprbssel_in),
        .gt5_rxresetdone_out(gt5_rxresetdone_out),
        .gt5_rxstatus_out(gt5_rxstatus_out),
        .gt5_rxsysclksel_in(gt0_rxsysclksel_i),
        .gt5_rxuserrdy_in(1'b1),
        .gt5_rxusrclk2_in(rx_core_clk),
        .gt5_rxusrclk_in(rx_core_clk),
        .gt5_txbufstatus_out(gt5_txbufstatus_out),
        .gt5_txcharisk_in(gt5_txcharisk),
        .gt5_txdata_in(gt5_txdata),
        .gt5_txdiffctrl_in(gt5_txdiffctrl_in),
        .gt5_txinhibit_in(gt5_txinhibit_in),
        .gt5_txoutclk_out(NLW_jesd204_phy_0_gt_gt5_txoutclk_out_UNCONNECTED),
        .gt5_txoutclkfabric_out(NLW_jesd204_phy_0_gt_gt5_txoutclkfabric_out_UNCONNECTED),
        .gt5_txoutclkpcs_out(NLW_jesd204_phy_0_gt_gt5_txoutclkpcs_out_UNCONNECTED),
        .gt5_txpcsreset_in(gt5_txpcsreset_in),
        .gt5_txpd_in(gt5_txpd_in),
        .gt5_txpmareset_in(gt5_txpmareset_in),
        .gt5_txpolarity_in(gt5_txpolarity_in),
        .gt5_txpostcursor_in(gt5_txpostcursor_in),
        .gt5_txprbsforceerr_in(gt5_txprbsforceerr_in),
        .gt5_txprbssel_in(gt_prbssel),
        .gt5_txprecursor_in(gt5_txprecursor_in),
        .gt5_txresetdone_out(gt5_txresetdone_out),
        .gt5_txsysclksel_in(gt0_txsysclksel_i),
        .gt5_txuserrdy_in(1'b1),
        .gt5_txusrclk2_in(tx_core_clk),
        .gt5_txusrclk_in(tx_core_clk),
        .gt6_cpllfbclklost_out(NLW_jesd204_phy_0_gt_gt6_cpllfbclklost_out_UNCONNECTED),
        .gt6_cplllock_out(gt6_cplllock_out),
        .gt6_cplllockdetclk_in(1'b0),
        .gt6_cpllpd_in(cpllpd_i_6),
        .gt6_cpllreset_in(1'b0),
        .gt6_dmonitorout_out(gt6_dmonitorout_out),
        .gt6_drpaddr_in(gt7_drpaddr),
        .gt6_drpclk_in(drpclk),
        .gt6_drpdi_in(gt7_drpdi),
        .gt6_drpdo_out(gt6_drpdo),
        .gt6_drpen_in(gt6_drpen),
        .gt6_drprdy_out(gt6_drprdy),
        .gt6_drpwe_in(gt6_drpwe),
        .gt6_eyescandataerror_out(gt6_eyescandataerror_out),
        .gt6_eyescanreset_in(gt6_eyescanreset_in),
        .gt6_eyescantrigger_in(gt6_eyescantrigger_in),
        .gt6_gtnorthrefclk0_in(1'b0),
        .gt6_gtnorthrefclk1_in(1'b0),
        .gt6_gtrefclk0_in(cpll_refclk),
        .gt6_gtrefclk1_in(1'b0),
        .gt6_gtrxreset_in(rx_rst_gt_data_sync),
        .gt6_gtsouthrefclk0_in(1'b0),
        .gt6_gtsouthrefclk1_in(1'b0),
        .gt6_gttxreset_in(tx_rst_gt_data_sync),
        .gt6_gtxrxn_in(rxn_in[6]),
        .gt6_gtxrxp_in(rxp_in[6]),
        .gt6_gtxtxn_out(txn_out[6]),
        .gt6_gtxtxp_out(txp_out[6]),
        .gt6_loopback_in(gt6_loopback_in),
        .gt6_rxbufreset_in(gt6_rxbufreset_in),
        .gt6_rxbufstatus_out(gt6_rxbufstatus_out),
        .gt6_rxbyteisaligned_out(gt6_rxbyteisaligned_out),
        .gt6_rxbyterealign_out(gt6_rxbyterealign_out),
        .gt6_rxcdrhold_in(gt6_rxcdrhold_in),
        .gt6_rxchariscomma_out(NLW_jesd204_phy_0_gt_gt6_rxchariscomma_out_UNCONNECTED[3:0]),
        .gt6_rxcharisk_out(gt6_rxcharisk),
        .gt6_rxcommadet_out(gt6_rxcommadet_out),
        .gt6_rxdata_out(gt6_rxdata),
        .gt6_rxdfelpmreset_in(gt0_rxdfelpmreset_in),
        .gt6_rxdisperr_out(gt6_rxdisperr),
        .gt6_rxlpmen_in(gt0_rxlpmen_in),
        .gt6_rxmcommaalignen_in(rxencommaalign),
        .gt6_rxmonitorout_out(gt6_rxmonitorout_out),
        .gt6_rxmonitorsel_in(gt6_rxmonitorsel_in),
        .gt6_rxnotintable_out(gt6_rxnotintable),
        .gt6_rxoutclk_out(NLW_jesd204_phy_0_gt_gt6_rxoutclk_out_UNCONNECTED),
        .gt6_rxoutclkfabric_out(NLW_jesd204_phy_0_gt_gt6_rxoutclkfabric_out_UNCONNECTED),
        .gt6_rxpcommaalignen_in(rxencommaalign),
        .gt6_rxpcsreset_in(gt6_rxpcsreset_in),
        .gt6_rxpd_in(gt6_rxpd_in),
        .gt6_rxpmareset_in(gt6_rxpmareset_in),
        .gt6_rxpolarity_in(gt6_rxpolarity_in),
        .gt6_rxprbscntreset_in(gt6_rxprbscntreset_in),
        .gt6_rxprbserr_out(gt6_rxprbserr_out),
        .gt6_rxprbssel_in(gt6_rxprbssel_in),
        .gt6_rxresetdone_out(gt6_rxresetdone_out),
        .gt6_rxstatus_out(gt6_rxstatus_out),
        .gt6_rxsysclksel_in(gt0_rxsysclksel_i),
        .gt6_rxuserrdy_in(1'b1),
        .gt6_rxusrclk2_in(rx_core_clk),
        .gt6_rxusrclk_in(rx_core_clk),
        .gt6_txbufstatus_out(gt6_txbufstatus_out),
        .gt6_txcharisk_in(gt6_txcharisk),
        .gt6_txdata_in(gt6_txdata),
        .gt6_txdiffctrl_in(gt6_txdiffctrl_in),
        .gt6_txinhibit_in(gt6_txinhibit_in),
        .gt6_txoutclk_out(NLW_jesd204_phy_0_gt_gt6_txoutclk_out_UNCONNECTED),
        .gt6_txoutclkfabric_out(NLW_jesd204_phy_0_gt_gt6_txoutclkfabric_out_UNCONNECTED),
        .gt6_txoutclkpcs_out(NLW_jesd204_phy_0_gt_gt6_txoutclkpcs_out_UNCONNECTED),
        .gt6_txpcsreset_in(gt6_txpcsreset_in),
        .gt6_txpd_in(gt6_txpd_in),
        .gt6_txpmareset_in(gt6_txpmareset_in),
        .gt6_txpolarity_in(gt6_txpolarity_in),
        .gt6_txpostcursor_in(gt6_txpostcursor_in),
        .gt6_txprbsforceerr_in(gt6_txprbsforceerr_in),
        .gt6_txprbssel_in(gt_prbssel),
        .gt6_txprecursor_in(gt6_txprecursor_in),
        .gt6_txresetdone_out(gt6_txresetdone_out),
        .gt6_txsysclksel_in(gt0_txsysclksel_i),
        .gt6_txuserrdy_in(1'b1),
        .gt6_txusrclk2_in(tx_core_clk),
        .gt6_txusrclk_in(tx_core_clk),
        .gt7_cpllfbclklost_out(NLW_jesd204_phy_0_gt_gt7_cpllfbclklost_out_UNCONNECTED),
        .gt7_cplllock_out(gt7_cplllock_out),
        .gt7_cplllockdetclk_in(1'b0),
        .gt7_cpllpd_in(cpllpd_i_7),
        .gt7_cpllreset_in(1'b0),
        .gt7_dmonitorout_out(gt7_dmonitorout_out),
        .gt7_drpaddr_in(gt7_drpaddr),
        .gt7_drpclk_in(drpclk),
        .gt7_drpdi_in(gt7_drpdi),
        .gt7_drpdo_out(gt7_drpdo),
        .gt7_drpen_in(gt7_drpen),
        .gt7_drprdy_out(gt7_drprdy),
        .gt7_drpwe_in(gt7_drpwe),
        .gt7_eyescandataerror_out(gt7_eyescandataerror_out),
        .gt7_eyescanreset_in(gt7_eyescanreset_in),
        .gt7_eyescantrigger_in(gt7_eyescantrigger_in),
        .gt7_gtnorthrefclk0_in(1'b0),
        .gt7_gtnorthrefclk1_in(1'b0),
        .gt7_gtrefclk0_in(cpll_refclk),
        .gt7_gtrefclk1_in(1'b0),
        .gt7_gtrxreset_in(rx_rst_gt_data_sync),
        .gt7_gtsouthrefclk0_in(1'b0),
        .gt7_gtsouthrefclk1_in(1'b0),
        .gt7_gttxreset_in(tx_rst_gt_data_sync),
        .gt7_gtxrxn_in(rxn_in[7]),
        .gt7_gtxrxp_in(rxp_in[7]),
        .gt7_gtxtxn_out(txn_out[7]),
        .gt7_gtxtxp_out(txp_out[7]),
        .gt7_loopback_in(gt7_loopback_in),
        .gt7_rxbufreset_in(gt7_rxbufreset_in),
        .gt7_rxbufstatus_out(gt7_rxbufstatus_out),
        .gt7_rxbyteisaligned_out(gt7_rxbyteisaligned_out),
        .gt7_rxbyterealign_out(gt7_rxbyterealign_out),
        .gt7_rxcdrhold_in(gt7_rxcdrhold_in),
        .gt7_rxchariscomma_out(NLW_jesd204_phy_0_gt_gt7_rxchariscomma_out_UNCONNECTED[3:0]),
        .gt7_rxcharisk_out(gt7_rxcharisk),
        .gt7_rxcommadet_out(gt7_rxcommadet_out),
        .gt7_rxdata_out(gt7_rxdata),
        .gt7_rxdfelpmreset_in(gt0_rxdfelpmreset_in),
        .gt7_rxdisperr_out(gt7_rxdisperr),
        .gt7_rxlpmen_in(gt0_rxlpmen_in),
        .gt7_rxmcommaalignen_in(rxencommaalign),
        .gt7_rxmonitorout_out(gt7_rxmonitorout_out),
        .gt7_rxmonitorsel_in(gt7_rxmonitorsel_in),
        .gt7_rxnotintable_out(gt7_rxnotintable),
        .gt7_rxoutclk_out(NLW_jesd204_phy_0_gt_gt7_rxoutclk_out_UNCONNECTED),
        .gt7_rxoutclkfabric_out(NLW_jesd204_phy_0_gt_gt7_rxoutclkfabric_out_UNCONNECTED),
        .gt7_rxpcommaalignen_in(rxencommaalign),
        .gt7_rxpcsreset_in(gt7_rxpcsreset_in),
        .gt7_rxpd_in(gt7_rxpd_in),
        .gt7_rxpmareset_in(gt7_rxpmareset_in),
        .gt7_rxpolarity_in(gt7_rxpolarity_in),
        .gt7_rxprbscntreset_in(gt7_rxprbscntreset_in),
        .gt7_rxprbserr_out(gt7_rxprbserr_out),
        .gt7_rxprbssel_in(gt7_rxprbssel_in),
        .gt7_rxresetdone_out(gt7_rxresetdone_out),
        .gt7_rxstatus_out(gt7_rxstatus_out),
        .gt7_rxsysclksel_in(gt0_rxsysclksel_i),
        .gt7_rxuserrdy_in(1'b1),
        .gt7_rxusrclk2_in(rx_core_clk),
        .gt7_rxusrclk_in(rx_core_clk),
        .gt7_txbufstatus_out(gt7_txbufstatus_out),
        .gt7_txcharisk_in(gt7_txcharisk),
        .gt7_txdata_in(gt7_txdata),
        .gt7_txdiffctrl_in(gt7_txdiffctrl_in),
        .gt7_txinhibit_in(gt7_txinhibit_in),
        .gt7_txoutclk_out(NLW_jesd204_phy_0_gt_gt7_txoutclk_out_UNCONNECTED),
        .gt7_txoutclkfabric_out(NLW_jesd204_phy_0_gt_gt7_txoutclkfabric_out_UNCONNECTED),
        .gt7_txoutclkpcs_out(NLW_jesd204_phy_0_gt_gt7_txoutclkpcs_out_UNCONNECTED),
        .gt7_txpcsreset_in(gt7_txpcsreset_in),
        .gt7_txpd_in(gt7_txpd_in),
        .gt7_txpmareset_in(gt7_txpmareset_in),
        .gt7_txpolarity_in(gt7_txpolarity_in),
        .gt7_txpostcursor_in(gt7_txpostcursor_in),
        .gt7_txprbsforceerr_in(gt7_txprbsforceerr_in),
        .gt7_txprbssel_in(gt_prbssel),
        .gt7_txprecursor_in(gt7_txprecursor_in),
        .gt7_txresetdone_out(gt7_txresetdone_out),
        .gt7_txsysclksel_in(gt0_txsysclksel_i),
        .gt7_txuserrdy_in(1'b1),
        .gt7_txusrclk2_in(tx_core_clk),
        .gt7_txusrclk_in(tx_core_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface phyCoreCtrlInterface_i
       (.D(D),
        .E(E),
        .Q(gt7_drpdi),
        .SR(sync_drp_reset_i_n_0),
        .access_type_reg(access_type),
        .\arststages_ff_reg[4] (data_in0),
        .clk2_ready_reg(drp_if_select),
        .data_in(data_in00_out),
        .data_out(cpll_lock_axi),
        .data_sync_reg1(gt7_drpaddr),
        .data_sync_reg1_0(gt7_txpostcursor_in),
        .data_sync_reg1_1(gt3_txpostcursor_in),
        .data_sync_reg1_10(gt5_txprecursor_in),
        .data_sync_reg1_11(gt1_txprecursor_in),
        .data_sync_reg1_12(gt6_txprecursor_in),
        .data_sync_reg1_13(gt2_txprecursor_in),
        .data_sync_reg1_14(gt4_txprecursor_in),
        .data_sync_reg1_15(gt0_txprecursor_in),
        .data_sync_reg1_16(gt2_txdiffctrl_in),
        .data_sync_reg1_17(gt4_txdiffctrl_in),
        .data_sync_reg1_18(gt3_txdiffctrl_in),
        .data_sync_reg1_19(gt1_txdiffctrl_in),
        .data_sync_reg1_2(gt5_txpostcursor_in),
        .data_sync_reg1_3(gt1_txpostcursor_in),
        .data_sync_reg1_4(gt6_txpostcursor_in),
        .data_sync_reg1_5(gt2_txpostcursor_in),
        .data_sync_reg1_6(gt4_txpostcursor_in),
        .data_sync_reg1_7(gt0_txpostcursor_in),
        .data_sync_reg1_8(gt7_txprecursor_in),
        .data_sync_reg1_9(gt3_txprecursor_in),
        .data_sync_reg_gsr(sync_tx_core_reset_i_n_0),
        .data_sync_reg_gsr_0(sync_rx_core_reset_i_n_0),
        .data_sync_reg_gsr_1(tx_reset_done_axi),
        .data_sync_reg_gsr_2(rx_reset_done_axi),
        .data_sync_reg_gsr_3(qpll_lock_axi),
        .data_sync_reg_gsr_4(cpll_lock_sync),
        .data_sync_reg_gsr_5(qpll_lock_sync),
        .\drp_read_data_reg[15] (Q),
        .\drp_read_data_reg[15]_0 (\drp_read_data_reg[15] ),
        .drpclk(drpclk),
        .gt0_common_drpen_in(gt0_common_drpen_in),
        .gt0_common_drprdy_out(gt0_common_drprdy_out),
        .gt0_common_drpwe_in(gt0_common_drpwe_in),
        .gt0_cpllpd_in(cpllpd_i_0),
        .gt0_drpdo_out(gt0_drpdo),
        .gt0_drpen_in(gt0_drpen),
        .gt0_drprdy_out(gt0_drprdy),
        .gt0_drpwe_in(gt0_drpwe),
        .gt0_loopback_in(gt0_loopback_in),
        .gt0_qpllpd_in(gt0_qpllpd_in),
        .gt0_rxpd_in(gt0_rxpd_in),
        .gt0_rxpolarity_in(gt0_rxpolarity_in),
        .gt0_rxsysclksel_i(gt0_rxsysclksel_i),
        .gt0_txinhibit_in(gt0_txinhibit_in),
        .gt0_txpd_in(gt0_txpd_in),
        .gt0_txpolarity_in(gt0_txpolarity_in),
        .gt0_txsysclksel_i(gt0_txsysclksel_i),
        .gt1_common_drpen_in(gt1_common_drpen_in),
        .gt1_common_drprdy_out(gt1_common_drprdy_out),
        .gt1_common_drpwe_in(gt1_common_drpwe_in),
        .gt1_cpllpd_in(cpllpd_i_1),
        .gt1_drpdo_out(gt1_drpdo),
        .gt1_drpen_in(gt1_drpen),
        .gt1_drprdy_out(gt1_drprdy),
        .gt1_drpwe_in(gt1_drpwe),
        .gt1_loopback_in(gt1_loopback_in),
        .gt1_qpllpd_in(gt1_qpllpd_in),
        .gt1_rxpd_in(gt1_rxpd_in),
        .gt1_rxpolarity_in(gt1_rxpolarity_in),
        .gt1_txinhibit_in(gt1_txinhibit_in),
        .gt1_txpd_in(gt1_txpd_in),
        .gt1_txpolarity_in(gt1_txpolarity_in),
        .gt2_cpllpd_in(cpllpd_i_2),
        .gt2_drpdo_out(gt2_drpdo),
        .gt2_drpen_in(gt2_drpen),
        .gt2_drprdy_out(gt2_drprdy),
        .gt2_drpwe_in(gt2_drpwe),
        .gt2_loopback_in(gt2_loopback_in),
        .gt2_rxpd_in(gt2_rxpd_in),
        .gt2_rxpolarity_in(gt2_rxpolarity_in),
        .gt2_txinhibit_in(gt2_txinhibit_in),
        .gt2_txpd_in(gt2_txpd_in),
        .gt2_txpolarity_in(gt2_txpolarity_in),
        .gt3_cpllpd_in(cpllpd_i_3),
        .gt3_drpdo_out(gt3_drpdo),
        .gt3_drpen_in(gt3_drpen),
        .gt3_drprdy_out(gt3_drprdy),
        .gt3_drpwe_in(gt3_drpwe),
        .gt3_loopback_in(gt3_loopback_in),
        .gt3_rxpd_in(gt3_rxpd_in),
        .gt3_rxpolarity_in(gt3_rxpolarity_in),
        .gt3_txinhibit_in(gt3_txinhibit_in),
        .gt3_txpd_in(gt3_txpd_in),
        .gt3_txpolarity_in(gt3_txpolarity_in),
        .gt4_cpllpd_in(cpllpd_i_4),
        .gt4_drpdo_out(gt4_drpdo),
        .gt4_drpen_in(gt4_drpen),
        .gt4_drprdy_out(gt4_drprdy),
        .gt4_drpwe_in(gt4_drpwe),
        .gt4_loopback_in(gt4_loopback_in),
        .gt4_rxpd_in(gt4_rxpd_in),
        .gt4_rxpolarity_in(gt4_rxpolarity_in),
        .gt4_txinhibit_in(gt4_txinhibit_in),
        .gt4_txpd_in(gt4_txpd_in),
        .gt4_txpolarity_in(gt4_txpolarity_in),
        .gt5_cpllpd_in(cpllpd_i_5),
        .gt5_drpdo_out(gt5_drpdo),
        .gt5_drpen_in(gt5_drpen),
        .gt5_drprdy_out(gt5_drprdy),
        .gt5_drpwe_in(gt5_drpwe),
        .gt5_loopback_in(gt5_loopback_in),
        .gt5_rxpd_in(gt5_rxpd_in),
        .gt5_rxpolarity_in(gt5_rxpolarity_in),
        .gt5_txinhibit_in(gt5_txinhibit_in),
        .gt5_txpd_in(gt5_txpd_in),
        .gt5_txpolarity_in(gt5_txpolarity_in),
        .gt6_cpllpd_in(cpllpd_i_6),
        .gt6_drpdo_out(gt6_drpdo),
        .gt6_drpen_in(gt6_drpen),
        .gt6_drprdy_out(gt6_drprdy),
        .gt6_drpwe_in(gt6_drpwe),
        .gt6_loopback_in(gt6_loopback_in),
        .gt6_rxpd_in(gt6_rxpd_in),
        .gt6_rxpolarity_in(gt6_rxpolarity_in),
        .gt6_txinhibit_in(gt6_txinhibit_in),
        .gt6_txpd_in(gt6_txpd_in),
        .gt6_txpolarity_in(gt6_txpolarity_in),
        .gt7_cpllpd_in(cpllpd_i_7),
        .gt7_drpdo_out(gt7_drpdo),
        .gt7_drpen_in(gt7_drpen),
        .gt7_drprdy_out(gt7_drprdy),
        .gt7_drpwe_in(gt7_drpwe),
        .gt7_loopback_in(gt7_loopback_in),
        .gt7_rxdfelpmreset_in(gt0_rxdfelpmreset_in),
        .gt7_rxlpmen_in(gt0_rxlpmen_in),
        .gt7_rxpd_in(gt7_rxpd_in),
        .gt7_rxpolarity_in(gt7_rxpolarity_in),
        .gt7_txinhibit_in(gt7_txinhibit_in),
        .gt7_txpd_in(gt7_txpd_in),
        .gt7_txpolarity_in(gt7_txpolarity_in),
        .rx_core_clk(rx_core_clk),
        .rx_pll_lock_i_reg(phyCoreCtrlInterface_i_n_285),
        .rx_sys_reset(rx_sys_reset),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .\slv_rdata_reg[3] (gt6_txdiffctrl_in),
        .\slv_rdata_reg[3]_0 (gt0_txdiffctrl_in),
        .\slv_rdata_reg[3]_1 (gt7_txdiffctrl_in),
        .\slv_rdata_reg[3]_2 (gt5_txdiffctrl_in),
        .tx_core_clk(tx_core_clk),
        .tx_pll_lock_i_reg(phyCoreCtrlInterface_i_n_284),
        .tx_sys_reset(tx_sys_reset));
  FDRE qpll_lock_r_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(qplllock_i),
        .Q(qpll_lock_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    rx_chan_rst_done_r_i_1
       (.I0(gt3_rxresetdone_out),
        .I1(gt4_rxresetdone_out),
        .I2(gt2_rxresetdone_out),
        .I3(gt1_rxresetdone_out),
        .I4(rx_chan_rst_done_r_i_2_n_0),
        .O(rx_chan_rst_done__0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    rx_chan_rst_done_r_i_2
       (.I0(gt6_rxresetdone_out),
        .I1(gt5_rxresetdone_out),
        .I2(gt0_rxresetdone_out),
        .I3(gt7_rxresetdone_out),
        .O(rx_chan_rst_done_r_i_2_n_0));
  FDRE rx_chan_rst_done_r_reg
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(rx_chan_rst_done__0),
        .Q(rx_chan_rst_done_r),
        .R(1'b0));
  FDRE rx_pll_lock_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(phyCoreCtrlInterface_i_n_285),
        .Q(rx_pll_lock_i),
        .R(1'b0));
  FDRE rx_reset_done_r_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(rx_reset_done_r0),
        .Q(rx_reset_done),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_sync_block__parameterized0__xdcDup__1 sync_cpll_lock
       (.data_in(cpll_lock_r),
        .data_out(cpll_lock_sync),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_sync__xdcDup__9 sync_cpll_lock_axi_i
       (.data_out(cpll_lock_axi),
        .gt0_cplllock_out(gt0_cplllock_out),
        .gt1_cplllock_out(gt1_cplllock_out),
        .gt2_cplllock_out(gt2_cplllock_out),
        .gt3_cplllock_out(gt3_cplllock_out),
        .gt4_cplllock_out(gt4_cplllock_out),
        .gt5_cplllock_out(gt5_cplllock_out),
        .gt6_cplllock_out(gt6_cplllock_out),
        .gt7_cplllock_out(gt7_cplllock_out),
        .s_axi_aclk(s_axi_aclk),
        .\syncstages_ff_reg[0] (sync_cpll_lock_axi_i_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_sync__xdcDup__10 sync_drp_reset_i
       (.SR(sync_drp_reset_i_n_0),
        .drpclk(drpclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_sync_block__parameterized0__xdcDup__2 sync_qpll_lock
       (.data_in(qpll_lock_r),
        .data_out(qpll_lock_sync),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_sync__xdcDup__11 sync_qpll_lock_axi_i
       (.data_in(data_in),
        .data_out(qpll_lock_axi),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_sync_block__parameterized0__xdcDup__3 sync_rx_chan_rst_done
       (.GT_RX_FSM_RESET_DONE_OUT(gt_rxfsmdone),
        .data_in(rx_chan_rst_done_r),
        .drpclk(drpclk),
        .rx_reset_done_r0(rx_reset_done_r0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_sync__xdcDup__12 sync_rx_core_reset_i
       (.clk2_ready_reg(sync_rx_core_reset_i_n_0),
        .rx_core_clk(rx_core_clk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_sync_block__parameterized0__xdcDup__4 sync_rx_pll_lock
       (.data_in(rx_pll_lock_i),
        .data_out(rx_pll_lock_sync),
        .drpclk(drpclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_sync_block__xdcDup__1 sync_rx_reset_all
       (.GT_RX_FSM_RESET_DONE_OUT(gt_rxfsmdone),
        .data_in(data_in0),
        .data_out(rx_pll_lock_sync),
        .drpclk(drpclk),
        .gt_rxreset0(gt_rxreset0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_sync_block__xdcDup__2 sync_rx_reset_data
       (.data_out(rx_rst_gt_data_sync),
        .drpclk(drpclk),
        .rx_reset_gt(rx_reset_gt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_sync__xdcDup__13 sync_rx_reset_done_axi_i
       (.data_out(rx_reset_done_axi),
        .rx_reset_done(rx_reset_done),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_sync_block__parameterized0__xdcDup__5 sync_tx_chan_rst_done
       (.GT_TX_FSM_RESET_DONE_OUT(gt_txfsmdone),
        .data_in(tx_chan_rst_done_r),
        .drpclk(drpclk),
        .tx_reset_done_r0(tx_reset_done_r0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_sync__xdcDup__14 sync_tx_core_reset_i
       (.clk2_valid_pulse_reg(sync_tx_core_reset_i_n_0),
        .s_axi_aresetn(s_axi_aresetn),
        .tx_core_clk(tx_core_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_sync_block__parameterized0 sync_tx_pll_lock
       (.data_in(tx_pll_lock_i),
        .data_out(tx_pll_lock_sync),
        .drpclk(drpclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_sync_block__xdcDup__3 sync_tx_reset_all
       (.GT_TX_FSM_RESET_DONE_OUT(gt_txfsmdone),
        .data_in(data_in00_out),
        .data_out(tx_pll_lock_sync),
        .drpclk(drpclk),
        .gt_txreset0(gt_txreset0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_sync_block sync_tx_reset_data
       (.data_out(tx_rst_gt_data_sync),
        .drpclk(drpclk),
        .tx_reset_gt(tx_reset_gt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_sync sync_tx_reset_done_axi_i
       (.data_out(tx_reset_done_axi),
        .s_axi_aclk(s_axi_aclk),
        .tx_reset_done(tx_reset_done));
  LUT5 #(
    .INIT(32'h00008000)) 
    tx_chan_rst_done_r_i_1
       (.I0(gt3_txresetdone_out),
        .I1(gt4_txresetdone_out),
        .I2(gt2_txresetdone_out),
        .I3(gt1_txresetdone_out),
        .I4(tx_chan_rst_done_r_i_2_n_0),
        .O(tx_chan_rst_done__0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tx_chan_rst_done_r_i_2
       (.I0(gt6_txresetdone_out),
        .I1(gt5_txresetdone_out),
        .I2(gt0_txresetdone_out),
        .I3(gt7_txresetdone_out),
        .O(tx_chan_rst_done_r_i_2_n_0));
  FDRE tx_chan_rst_done_r_reg
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(tx_chan_rst_done__0),
        .Q(tx_chan_rst_done_r),
        .R(1'b0));
  FDRE tx_pll_lock_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(phyCoreCtrlInterface_i_n_284),
        .Q(tx_pll_lock_i),
        .R(1'b0));
  FDRE tx_reset_done_r_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(tx_reset_done_r0),
        .Q(tx_reset_done),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_commonDbgCtrl
   (gt0_qpllpd_in,
    qpll1_pd_0_reg_0,
    gt1_qpllpd_in,
    qpll1_pd_1_reg_0,
    \axi_rdata_reg[0] ,
    p_0_in,
    qpll0_pd_0_reg_0,
    s_axi_aclk,
    \slv_addr_reg[6] ,
    qpll0_pd_1_reg_0,
    \cmm_interface_sel_reg[0] ,
    Q,
    \slv_addr_reg[3] );
  output gt0_qpllpd_in;
  output qpll1_pd_0_reg_0;
  output gt1_qpllpd_in;
  output qpll1_pd_1_reg_0;
  output \axi_rdata_reg[0] ;
  input p_0_in;
  input qpll0_pd_0_reg_0;
  input s_axi_aclk;
  input \slv_addr_reg[6] ;
  input qpll0_pd_1_reg_0;
  input \cmm_interface_sel_reg[0] ;
  input [0:0]Q;
  input [1:0]\slv_addr_reg[3] ;

  wire [0:0]Q;
  wire \axi_rdata[0]_i_35_n_0 ;
  wire \axi_rdata_reg[0] ;
  wire \cmm_interface_sel_reg[0] ;
  wire gt0_qpllpd_in;
  wire gt1_qpllpd_in;
  wire p_0_in;
  wire qpll0_pd_0_reg_0;
  wire qpll0_pd_1_reg_0;
  wire qpll1_pd_0_reg_0;
  wire qpll1_pd_1_reg_0;
  wire s_axi_aclk;
  wire [1:0]\slv_addr_reg[3] ;
  wire \slv_addr_reg[6] ;

  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[0]_i_17 
       (.I0(qpll1_pd_0_reg_0),
        .I1(Q),
        .I2(qpll1_pd_1_reg_0),
        .I3(\slv_addr_reg[3] [0]),
        .I4(\slv_addr_reg[3] [1]),
        .I5(\axi_rdata[0]_i_35_n_0 ),
        .O(\axi_rdata_reg[0] ));
  LUT4 #(
    .INIT(16'hE200)) 
    \axi_rdata[0]_i_35 
       (.I0(gt0_qpllpd_in),
        .I1(Q),
        .I2(gt1_qpllpd_in),
        .I3(\slv_addr_reg[3] [0]),
        .O(\axi_rdata[0]_i_35_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    qpll0_pd_0_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(qpll0_pd_0_reg_0),
        .Q(gt0_qpllpd_in),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    qpll0_pd_1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(qpll0_pd_1_reg_0),
        .Q(gt1_qpllpd_in),
        .R(p_0_in));
  FDSE #(
    .INIT(1'b1)) 
    qpll1_pd_0_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\slv_addr_reg[6] ),
        .Q(qpll1_pd_0_reg_0),
        .S(p_0_in));
  FDSE #(
    .INIT(1'b1)) 
    qpll1_pd_1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cmm_interface_sel_reg[0] ),
        .Q(qpll1_pd_1_reg_0),
        .S(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_drpChannelMailbox
   (drp_reset,
    wait_for_drp,
    drp_access_valid_reg_0,
    \axi_bresp_reg[1] ,
    \axi_bresp_reg[1]_0 ,
    chan_tx_slv_rden_reg,
    \axi_rdata_reg[2] ,
    gt3_drpwe_in,
    gt3_drpen_in,
    gt2_drpwe_in,
    gt2_drpen_in,
    gt1_drpwe_in,
    gt1_drpen_in,
    gt0_drpwe_in,
    gt0_drpen_in,
    gt4_drpwe_in,
    gt4_drpen_in,
    gt5_drpwe_in,
    gt5_drpen_in,
    gt6_drpwe_in,
    gt6_drpen_in,
    gt7_drpwe_in,
    gt7_drpen_in,
    \axi_rdata_reg[2]_0 ,
    data_sync_reg1,
    data_sync_reg1_0,
    \axi_rdata_reg[1] ,
    \axi_rdata_reg[0] ,
    \axi_rdata_reg[0]_0 ,
    \axi_rdata_reg[15] ,
    \axi_rdata_reg[11] ,
    p_0_in,
    s_axi_aclk,
    SR,
    drpclk,
    gt_slv_rden,
    gt_slv_wren,
    drp_reset_reg_0,
    gt_axi_map_wready_reg,
    \slv_addr_reg[6] ,
    s_axi_aresetn,
    access_type4_out,
    s_axi_wdata,
    slv_rden_r_reg,
    clk1_ready_pulse_reg,
    axi_bvalid_reg,
    wr_req_reg,
    wait_for_drp_0,
    drp_access_in_progress_reg_0,
    cmn_dbg_slv_rden,
    Q,
    \slv_addr_reg[3] ,
    gt7_drprdy_out,
    gt6_drprdy_out,
    gt5_drprdy_out,
    gt4_drprdy_out,
    gt3_drprdy_out,
    gt2_drprdy_out,
    gt1_drprdy_out,
    gt0_drprdy_out,
    gt7_drpdo_out,
    gt6_drpdo_out,
    gt5_drpdo_out,
    gt4_drpdo_out,
    gt3_drpdo_out,
    gt2_drpdo_out,
    gt1_drpdo_out,
    gt0_drpdo_out,
    E,
    gt_axi_map_wready_reg_0,
    \gt_interface_sel_reg[2] ,
    gt_axi_map_wready_reg_1);
  output drp_reset;
  output wait_for_drp;
  output drp_access_valid_reg_0;
  output \axi_bresp_reg[1] ;
  output \axi_bresp_reg[1]_0 ;
  output chan_tx_slv_rden_reg;
  output \axi_rdata_reg[2] ;
  output gt3_drpwe_in;
  output gt3_drpen_in;
  output gt2_drpwe_in;
  output gt2_drpen_in;
  output gt1_drpwe_in;
  output gt1_drpen_in;
  output gt0_drpwe_in;
  output gt0_drpen_in;
  output gt4_drpwe_in;
  output gt4_drpen_in;
  output gt5_drpwe_in;
  output gt5_drpen_in;
  output gt6_drpwe_in;
  output gt6_drpen_in;
  output gt7_drpwe_in;
  output gt7_drpen_in;
  output \axi_rdata_reg[2]_0 ;
  output [15:0]data_sync_reg1;
  output [8:0]data_sync_reg1_0;
  output \axi_rdata_reg[1] ;
  output \axi_rdata_reg[0] ;
  output \axi_rdata_reg[0]_0 ;
  output [12:0]\axi_rdata_reg[15] ;
  output [9:0]\axi_rdata_reg[11] ;
  input p_0_in;
  input s_axi_aclk;
  input [0:0]SR;
  input drpclk;
  input gt_slv_rden;
  input gt_slv_wren;
  input drp_reset_reg_0;
  input gt_axi_map_wready_reg;
  input \slv_addr_reg[6] ;
  input s_axi_aresetn;
  input access_type4_out;
  input [17:0]s_axi_wdata;
  input slv_rden_r_reg;
  input clk1_ready_pulse_reg;
  input axi_bvalid_reg;
  input wr_req_reg;
  input wait_for_drp_0;
  input drp_access_in_progress_reg_0;
  input cmn_dbg_slv_rden;
  input [0:0]Q;
  input [1:0]\slv_addr_reg[3] ;
  input gt7_drprdy_out;
  input gt6_drprdy_out;
  input gt5_drprdy_out;
  input gt4_drprdy_out;
  input gt3_drprdy_out;
  input gt2_drprdy_out;
  input gt1_drprdy_out;
  input gt0_drprdy_out;
  input [15:0]gt7_drpdo_out;
  input [15:0]gt6_drpdo_out;
  input [15:0]gt5_drpdo_out;
  input [15:0]gt4_drpdo_out;
  input [15:0]gt3_drpdo_out;
  input [15:0]gt2_drpdo_out;
  input [15:0]gt1_drpdo_out;
  input [15:0]gt0_drpdo_out;
  input [0:0]E;
  input [0:0]gt_axi_map_wready_reg_0;
  input [2:0]\gt_interface_sel_reg[2] ;
  input [0:0]gt_axi_map_wready_reg_1;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire access_type;
  wire access_type4_out;
  wire \axi_bresp[1]_i_10_n_0 ;
  wire \axi_bresp_reg[1] ;
  wire \axi_bresp_reg[1]_0 ;
  wire axi_bvalid_reg;
  wire \axi_rdata_reg[0] ;
  wire \axi_rdata_reg[0]_0 ;
  wire [9:0]\axi_rdata_reg[11] ;
  wire [12:0]\axi_rdata_reg[15] ;
  wire \axi_rdata_reg[1] ;
  wire \axi_rdata_reg[2] ;
  wire \axi_rdata_reg[2]_0 ;
  wire chan_tx_slv_rden_reg;
  wire clk1_ready_pulse_reg;
  wire clk2clk_handshake_pulse_gen_i_n_0;
  wire clk2clk_handshake_pulse_gen_i_n_1;
  wire clk2clk_handshake_pulse_gen_i_n_2;
  wire clk2clk_handshake_pulse_gen_i_n_6;
  wire cmn_dbg_slv_rden;
  wire [15:0]data_sync_reg1;
  wire [8:0]data_sync_reg1_0;
  wire drp_access_in_progress_reg_0;
  wire drp_access_in_progress_reg_n_0;
  wire drp_access_valid_reg_0;
  wire drp_access_valid_reg_n_0;
  wire [2:0]drp_if_select;
  wire [15:0]drp_read_data;
  wire drp_read_data0;
  wire \drp_read_data[0]_i_2_n_0 ;
  wire \drp_read_data[0]_i_3_n_0 ;
  wire \drp_read_data[10]_i_2_n_0 ;
  wire \drp_read_data[10]_i_3_n_0 ;
  wire \drp_read_data[11]_i_2_n_0 ;
  wire \drp_read_data[11]_i_3_n_0 ;
  wire \drp_read_data[12]_i_2_n_0 ;
  wire \drp_read_data[12]_i_3_n_0 ;
  wire \drp_read_data[13]_i_2_n_0 ;
  wire \drp_read_data[13]_i_3_n_0 ;
  wire \drp_read_data[14]_i_2_n_0 ;
  wire \drp_read_data[14]_i_3_n_0 ;
  wire \drp_read_data[15]_i_4_n_0 ;
  wire \drp_read_data[15]_i_5_n_0 ;
  wire \drp_read_data[1]_i_2_n_0 ;
  wire \drp_read_data[1]_i_3_n_0 ;
  wire \drp_read_data[2]_i_2_n_0 ;
  wire \drp_read_data[2]_i_3_n_0 ;
  wire \drp_read_data[3]_i_2_n_0 ;
  wire \drp_read_data[3]_i_3_n_0 ;
  wire \drp_read_data[4]_i_2_n_0 ;
  wire \drp_read_data[4]_i_3_n_0 ;
  wire \drp_read_data[5]_i_2_n_0 ;
  wire \drp_read_data[5]_i_3_n_0 ;
  wire \drp_read_data[6]_i_2_n_0 ;
  wire \drp_read_data[6]_i_3_n_0 ;
  wire \drp_read_data[7]_i_2_n_0 ;
  wire \drp_read_data[7]_i_3_n_0 ;
  wire \drp_read_data[8]_i_2_n_0 ;
  wire \drp_read_data[8]_i_3_n_0 ;
  wire \drp_read_data[9]_i_2_n_0 ;
  wire \drp_read_data[9]_i_3_n_0 ;
  wire \drp_read_data_reg_n_0_[0] ;
  wire \drp_read_data_reg_n_0_[1] ;
  wire \drp_read_data_reg_n_0_[2] ;
  wire drp_reset;
  wire drp_reset_reg_0;
  wire drpclk;
  wire [15:0]gt0_drpdo_out;
  wire gt0_drpen_in;
  wire gt0_drprdy_out;
  wire gt0_drpwe_in;
  wire [15:0]gt1_drpdo_out;
  wire gt1_drpen_in;
  wire gt1_drprdy_out;
  wire gt1_drpwe_in;
  wire [15:0]gt2_drpdo_out;
  wire gt2_drpen_in;
  wire gt2_drprdy_out;
  wire gt2_drpwe_in;
  wire [15:0]gt3_drpdo_out;
  wire gt3_drpen_in;
  wire gt3_drprdy_out;
  wire gt3_drpwe_in;
  wire [15:0]gt4_drpdo_out;
  wire gt4_drpen_in;
  wire gt4_drprdy_out;
  wire gt4_drpwe_in;
  wire [15:0]gt5_drpdo_out;
  wire gt5_drpen_in;
  wire gt5_drprdy_out;
  wire gt5_drpwe_in;
  wire [15:0]gt6_drpdo_out;
  wire gt6_drpen_in;
  wire gt6_drprdy_out;
  wire gt6_drpwe_in;
  wire [15:0]gt7_drpdo_out;
  wire gt7_drpen_in;
  wire gt7_drprdy_out;
  wire gt7_drpwe_in;
  wire gt_axi_map_wready_reg;
  wire [0:0]gt_axi_map_wready_reg_0;
  wire [0:0]gt_axi_map_wready_reg_1;
  wire [2:0]\gt_interface_sel_reg[2] ;
  wire gt_slv_rden;
  wire gt_slv_wren;
  wire p_0_in;
  wire rd_req_reg;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [17:0]s_axi_wdata;
  wire [1:0]\slv_addr_reg[3] ;
  wire \slv_addr_reg[6] ;
  wire slv_rden_r_reg;
  wire \timeout_length_reg_n_0_[0] ;
  wire \timeout_length_reg_n_0_[2] ;
  wire wait_for_drp;
  wire wait_for_drp_0;
  wire wr_req_reg;
  wire wr_req_reg_0;

  FDRE access_type_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_1),
        .Q(access_type),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \axi_bresp[1]_i_10 
       (.I0(drp_access_in_progress_reg_n_0),
        .I1(wait_for_drp),
        .O(\axi_bresp[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_31 
       (.I0(wait_for_drp),
        .I1(\timeout_length_reg_n_0_[0] ),
        .I2(\slv_addr_reg[3] [1]),
        .I3(drp_access_in_progress_reg_n_0),
        .I4(\slv_addr_reg[3] [0]),
        .I5(drp_reset),
        .O(\axi_rdata_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_33 
       (.I0(\drp_read_data_reg_n_0_[0] ),
        .I1(data_sync_reg1[0]),
        .I2(\slv_addr_reg[3] [1]),
        .I3(data_sync_reg1_0[0]),
        .I4(\slv_addr_reg[3] [0]),
        .I5(drp_if_select[0]),
        .O(\axi_rdata_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_18 
       (.I0(\drp_read_data_reg_n_0_[1] ),
        .I1(data_sync_reg1[1]),
        .I2(\slv_addr_reg[3] [1]),
        .I3(data_sync_reg1_0[1]),
        .I4(\slv_addr_reg[3] [0]),
        .I5(drp_if_select[1]),
        .O(\axi_rdata_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_15 
       (.I0(\drp_read_data_reg_n_0_[2] ),
        .I1(data_sync_reg1[2]),
        .I2(\slv_addr_reg[3] [1]),
        .I3(data_sync_reg1_0[2]),
        .I4(\slv_addr_reg[3] [0]),
        .I5(drp_if_select[2]),
        .O(\axi_rdata_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hD3DF)) 
    \axi_rdata[2]_i_25 
       (.I0(access_type),
        .I1(\slv_addr_reg[3] [1]),
        .I2(\slv_addr_reg[3] [0]),
        .I3(\timeout_length_reg_n_0_[2] ),
        .O(\axi_rdata_reg[2] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_hshk_pls_gen__xdcDup__1 clk2clk_handshake_pulse_gen_i
       (.Q(Q),
        .SR(SR),
        .access_type(access_type),
        .access_type4_out(access_type4_out),
        .access_type_reg(clk2clk_handshake_pulse_gen_i_n_1),
        .\axi_bresp_reg[1] (\axi_bresp_reg[1] ),
        .\axi_bresp_reg[1]_0 (\axi_bresp_reg[1]_0 ),
        .axi_bvalid_reg(axi_bvalid_reg),
        .chan_tx_slv_rden_reg(chan_tx_slv_rden_reg),
        .clk1_ready_pulse_reg_0(clk1_ready_pulse_reg),
        .clk2_ready_reg_0(clk2clk_handshake_pulse_gen_i_n_6),
        .cmn_dbg_slv_rden(cmn_dbg_slv_rden),
        .data_in(drp_access_valid_reg_n_0),
        .drp_access_in_progress_reg(clk2clk_handshake_pulse_gen_i_n_0),
        .drp_access_in_progress_reg_0(drp_access_in_progress_reg_n_0),
        .drp_access_in_progress_reg_1(drp_access_in_progress_reg_0),
        .drp_access_in_progress_reg_2(\axi_bresp[1]_i_10_n_0 ),
        .drp_access_valid_reg(clk2clk_handshake_pulse_gen_i_n_2),
        .\drp_if_select_reg[2] (drp_if_select),
        .drpclk(drpclk),
        .gt0_drpen_in(gt0_drpen_in),
        .gt0_drprdy_out(gt0_drprdy_out),
        .gt0_drpwe_in(gt0_drpwe_in),
        .gt1_drpen_in(gt1_drpen_in),
        .gt1_drprdy_out(gt1_drprdy_out),
        .gt1_drpwe_in(gt1_drpwe_in),
        .gt2_drpen_in(gt2_drpen_in),
        .gt2_drprdy_out(gt2_drprdy_out),
        .gt2_drpwe_in(gt2_drpwe_in),
        .gt3_drpen_in(gt3_drpen_in),
        .gt3_drprdy_out(gt3_drprdy_out),
        .gt3_drpwe_in(gt3_drpwe_in),
        .gt4_drpen_in(gt4_drpen_in),
        .gt4_drprdy_out(gt4_drprdy_out),
        .gt4_drpwe_in(gt4_drpwe_in),
        .gt5_drpen_in(gt5_drpen_in),
        .gt5_drprdy_out(gt5_drprdy_out),
        .gt5_drpwe_in(gt5_drpwe_in),
        .gt6_drpen_in(gt6_drpen_in),
        .gt6_drprdy_out(gt6_drprdy_out),
        .gt6_drpwe_in(gt6_drpwe_in),
        .gt7_drpen_in(gt7_drpen_in),
        .gt7_drprdy_out(gt7_drprdy_out),
        .gt7_drpwe_in(gt7_drpwe_in),
        .gt_slv_wren(gt_slv_wren),
        .p_0_in(p_0_in),
        .rd_req_reg(rd_req_reg),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata[17]),
        .\s_axi_wdata[30] (drp_access_valid_reg_0),
        .\slv_addr_reg[6] (\slv_addr_reg[6] ),
        .slv_rden_r_reg(slv_rden_r_reg),
        .wait_for_drp_0(wait_for_drp_0),
        .wait_for_drp_reg(wait_for_drp),
        .wr_req_reg(wr_req_reg),
        .wr_req_reg_0(wr_req_reg_0));
  LUT2 #(
    .INIT(4'h6)) 
    drp_access_in_progress_i_3
       (.I0(s_axi_wdata[17]),
        .I1(s_axi_wdata[16]),
        .O(drp_access_valid_reg_0));
  FDRE drp_access_in_progress_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_0),
        .Q(drp_access_in_progress_reg_n_0),
        .R(1'b0));
  FDRE drp_access_valid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_2),
        .Q(drp_access_valid_reg_n_0),
        .R(1'b0));
  FDRE \drp_if_select_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gt_interface_sel_reg[2] [0]),
        .Q(drp_if_select[0]),
        .R(p_0_in));
  FDRE \drp_if_select_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gt_interface_sel_reg[2] [1]),
        .Q(drp_if_select[1]),
        .R(p_0_in));
  FDRE \drp_if_select_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gt_interface_sel_reg[2] [2]),
        .Q(drp_if_select[2]),
        .R(p_0_in));
  FDRE \drp_int_addr_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[0]),
        .Q(data_sync_reg1_0[0]),
        .R(p_0_in));
  FDRE \drp_int_addr_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[1]),
        .Q(data_sync_reg1_0[1]),
        .R(p_0_in));
  FDRE \drp_int_addr_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[2]),
        .Q(data_sync_reg1_0[2]),
        .R(p_0_in));
  FDRE \drp_int_addr_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[3]),
        .Q(data_sync_reg1_0[3]),
        .R(p_0_in));
  FDRE \drp_int_addr_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[4]),
        .Q(data_sync_reg1_0[4]),
        .R(p_0_in));
  FDRE \drp_int_addr_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[5]),
        .Q(data_sync_reg1_0[5]),
        .R(p_0_in));
  FDRE \drp_int_addr_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[6]),
        .Q(data_sync_reg1_0[6]),
        .R(p_0_in));
  FDRE \drp_int_addr_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[7]),
        .Q(data_sync_reg1_0[7]),
        .R(p_0_in));
  FDRE \drp_int_addr_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[8]),
        .Q(data_sync_reg1_0[8]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[0]_i_2 
       (.I0(gt3_drpdo_out[0]),
        .I1(gt2_drpdo_out[0]),
        .I2(drp_if_select[1]),
        .I3(gt1_drpdo_out[0]),
        .I4(drp_if_select[0]),
        .I5(gt0_drpdo_out[0]),
        .O(\drp_read_data[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[0]_i_3 
       (.I0(gt7_drpdo_out[0]),
        .I1(gt6_drpdo_out[0]),
        .I2(drp_if_select[1]),
        .I3(gt5_drpdo_out[0]),
        .I4(drp_if_select[0]),
        .I5(gt4_drpdo_out[0]),
        .O(\drp_read_data[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[10]_i_2 
       (.I0(gt3_drpdo_out[10]),
        .I1(gt2_drpdo_out[10]),
        .I2(drp_if_select[1]),
        .I3(gt1_drpdo_out[10]),
        .I4(drp_if_select[0]),
        .I5(gt0_drpdo_out[10]),
        .O(\drp_read_data[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[10]_i_3 
       (.I0(gt7_drpdo_out[10]),
        .I1(gt6_drpdo_out[10]),
        .I2(drp_if_select[1]),
        .I3(gt5_drpdo_out[10]),
        .I4(drp_if_select[0]),
        .I5(gt4_drpdo_out[10]),
        .O(\drp_read_data[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[11]_i_2 
       (.I0(gt3_drpdo_out[11]),
        .I1(gt2_drpdo_out[11]),
        .I2(drp_if_select[1]),
        .I3(gt1_drpdo_out[11]),
        .I4(drp_if_select[0]),
        .I5(gt0_drpdo_out[11]),
        .O(\drp_read_data[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[11]_i_3 
       (.I0(gt7_drpdo_out[11]),
        .I1(gt6_drpdo_out[11]),
        .I2(drp_if_select[1]),
        .I3(gt5_drpdo_out[11]),
        .I4(drp_if_select[0]),
        .I5(gt4_drpdo_out[11]),
        .O(\drp_read_data[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[12]_i_2 
       (.I0(gt3_drpdo_out[12]),
        .I1(gt2_drpdo_out[12]),
        .I2(drp_if_select[1]),
        .I3(gt1_drpdo_out[12]),
        .I4(drp_if_select[0]),
        .I5(gt0_drpdo_out[12]),
        .O(\drp_read_data[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[12]_i_3 
       (.I0(gt7_drpdo_out[12]),
        .I1(gt6_drpdo_out[12]),
        .I2(drp_if_select[1]),
        .I3(gt5_drpdo_out[12]),
        .I4(drp_if_select[0]),
        .I5(gt4_drpdo_out[12]),
        .O(\drp_read_data[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[13]_i_2 
       (.I0(gt3_drpdo_out[13]),
        .I1(gt2_drpdo_out[13]),
        .I2(drp_if_select[1]),
        .I3(gt1_drpdo_out[13]),
        .I4(drp_if_select[0]),
        .I5(gt0_drpdo_out[13]),
        .O(\drp_read_data[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[13]_i_3 
       (.I0(gt7_drpdo_out[13]),
        .I1(gt6_drpdo_out[13]),
        .I2(drp_if_select[1]),
        .I3(gt5_drpdo_out[13]),
        .I4(drp_if_select[0]),
        .I5(gt4_drpdo_out[13]),
        .O(\drp_read_data[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[14]_i_2 
       (.I0(gt3_drpdo_out[14]),
        .I1(gt2_drpdo_out[14]),
        .I2(drp_if_select[1]),
        .I3(gt1_drpdo_out[14]),
        .I4(drp_if_select[0]),
        .I5(gt0_drpdo_out[14]),
        .O(\drp_read_data[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[14]_i_3 
       (.I0(gt7_drpdo_out[14]),
        .I1(gt6_drpdo_out[14]),
        .I2(drp_if_select[1]),
        .I3(gt5_drpdo_out[14]),
        .I4(drp_if_select[0]),
        .I5(gt4_drpdo_out[14]),
        .O(\drp_read_data[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \drp_read_data[15]_i_1__0 
       (.I0(clk2clk_handshake_pulse_gen_i_n_6),
        .I1(access_type),
        .O(drp_read_data0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[15]_i_4 
       (.I0(gt3_drpdo_out[15]),
        .I1(gt2_drpdo_out[15]),
        .I2(drp_if_select[1]),
        .I3(gt1_drpdo_out[15]),
        .I4(drp_if_select[0]),
        .I5(gt0_drpdo_out[15]),
        .O(\drp_read_data[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[15]_i_5 
       (.I0(gt7_drpdo_out[15]),
        .I1(gt6_drpdo_out[15]),
        .I2(drp_if_select[1]),
        .I3(gt5_drpdo_out[15]),
        .I4(drp_if_select[0]),
        .I5(gt4_drpdo_out[15]),
        .O(\drp_read_data[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[1]_i_2 
       (.I0(gt3_drpdo_out[1]),
        .I1(gt2_drpdo_out[1]),
        .I2(drp_if_select[1]),
        .I3(gt1_drpdo_out[1]),
        .I4(drp_if_select[0]),
        .I5(gt0_drpdo_out[1]),
        .O(\drp_read_data[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[1]_i_3 
       (.I0(gt7_drpdo_out[1]),
        .I1(gt6_drpdo_out[1]),
        .I2(drp_if_select[1]),
        .I3(gt5_drpdo_out[1]),
        .I4(drp_if_select[0]),
        .I5(gt4_drpdo_out[1]),
        .O(\drp_read_data[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[2]_i_2 
       (.I0(gt3_drpdo_out[2]),
        .I1(gt2_drpdo_out[2]),
        .I2(drp_if_select[1]),
        .I3(gt1_drpdo_out[2]),
        .I4(drp_if_select[0]),
        .I5(gt0_drpdo_out[2]),
        .O(\drp_read_data[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[2]_i_3 
       (.I0(gt7_drpdo_out[2]),
        .I1(gt6_drpdo_out[2]),
        .I2(drp_if_select[1]),
        .I3(gt5_drpdo_out[2]),
        .I4(drp_if_select[0]),
        .I5(gt4_drpdo_out[2]),
        .O(\drp_read_data[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[3]_i_2 
       (.I0(gt3_drpdo_out[3]),
        .I1(gt2_drpdo_out[3]),
        .I2(drp_if_select[1]),
        .I3(gt1_drpdo_out[3]),
        .I4(drp_if_select[0]),
        .I5(gt0_drpdo_out[3]),
        .O(\drp_read_data[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[3]_i_3 
       (.I0(gt7_drpdo_out[3]),
        .I1(gt6_drpdo_out[3]),
        .I2(drp_if_select[1]),
        .I3(gt5_drpdo_out[3]),
        .I4(drp_if_select[0]),
        .I5(gt4_drpdo_out[3]),
        .O(\drp_read_data[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[4]_i_2 
       (.I0(gt3_drpdo_out[4]),
        .I1(gt2_drpdo_out[4]),
        .I2(drp_if_select[1]),
        .I3(gt1_drpdo_out[4]),
        .I4(drp_if_select[0]),
        .I5(gt0_drpdo_out[4]),
        .O(\drp_read_data[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[4]_i_3 
       (.I0(gt7_drpdo_out[4]),
        .I1(gt6_drpdo_out[4]),
        .I2(drp_if_select[1]),
        .I3(gt5_drpdo_out[4]),
        .I4(drp_if_select[0]),
        .I5(gt4_drpdo_out[4]),
        .O(\drp_read_data[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[5]_i_2 
       (.I0(gt3_drpdo_out[5]),
        .I1(gt2_drpdo_out[5]),
        .I2(drp_if_select[1]),
        .I3(gt1_drpdo_out[5]),
        .I4(drp_if_select[0]),
        .I5(gt0_drpdo_out[5]),
        .O(\drp_read_data[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[5]_i_3 
       (.I0(gt7_drpdo_out[5]),
        .I1(gt6_drpdo_out[5]),
        .I2(drp_if_select[1]),
        .I3(gt5_drpdo_out[5]),
        .I4(drp_if_select[0]),
        .I5(gt4_drpdo_out[5]),
        .O(\drp_read_data[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[6]_i_2 
       (.I0(gt3_drpdo_out[6]),
        .I1(gt2_drpdo_out[6]),
        .I2(drp_if_select[1]),
        .I3(gt1_drpdo_out[6]),
        .I4(drp_if_select[0]),
        .I5(gt0_drpdo_out[6]),
        .O(\drp_read_data[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[6]_i_3 
       (.I0(gt7_drpdo_out[6]),
        .I1(gt6_drpdo_out[6]),
        .I2(drp_if_select[1]),
        .I3(gt5_drpdo_out[6]),
        .I4(drp_if_select[0]),
        .I5(gt4_drpdo_out[6]),
        .O(\drp_read_data[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[7]_i_2 
       (.I0(gt3_drpdo_out[7]),
        .I1(gt2_drpdo_out[7]),
        .I2(drp_if_select[1]),
        .I3(gt1_drpdo_out[7]),
        .I4(drp_if_select[0]),
        .I5(gt0_drpdo_out[7]),
        .O(\drp_read_data[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[7]_i_3 
       (.I0(gt7_drpdo_out[7]),
        .I1(gt6_drpdo_out[7]),
        .I2(drp_if_select[1]),
        .I3(gt5_drpdo_out[7]),
        .I4(drp_if_select[0]),
        .I5(gt4_drpdo_out[7]),
        .O(\drp_read_data[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[8]_i_2 
       (.I0(gt3_drpdo_out[8]),
        .I1(gt2_drpdo_out[8]),
        .I2(drp_if_select[1]),
        .I3(gt1_drpdo_out[8]),
        .I4(drp_if_select[0]),
        .I5(gt0_drpdo_out[8]),
        .O(\drp_read_data[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[8]_i_3 
       (.I0(gt7_drpdo_out[8]),
        .I1(gt6_drpdo_out[8]),
        .I2(drp_if_select[1]),
        .I3(gt5_drpdo_out[8]),
        .I4(drp_if_select[0]),
        .I5(gt4_drpdo_out[8]),
        .O(\drp_read_data[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[9]_i_2 
       (.I0(gt3_drpdo_out[9]),
        .I1(gt2_drpdo_out[9]),
        .I2(drp_if_select[1]),
        .I3(gt1_drpdo_out[9]),
        .I4(drp_if_select[0]),
        .I5(gt0_drpdo_out[9]),
        .O(\drp_read_data[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[9]_i_3 
       (.I0(gt7_drpdo_out[9]),
        .I1(gt6_drpdo_out[9]),
        .I2(drp_if_select[1]),
        .I3(gt5_drpdo_out[9]),
        .I4(drp_if_select[0]),
        .I5(gt4_drpdo_out[9]),
        .O(\drp_read_data[9]_i_3_n_0 ));
  FDRE \drp_read_data_reg[0] 
       (.C(drpclk),
        .CE(drp_read_data0),
        .D(drp_read_data[0]),
        .Q(\drp_read_data_reg_n_0_[0] ),
        .R(SR));
  MUXF7 \drp_read_data_reg[0]_i_1 
       (.I0(\drp_read_data[0]_i_2_n_0 ),
        .I1(\drp_read_data[0]_i_3_n_0 ),
        .O(drp_read_data[0]),
        .S(drp_if_select[2]));
  FDRE \drp_read_data_reg[10] 
       (.C(drpclk),
        .CE(drp_read_data0),
        .D(drp_read_data[10]),
        .Q(\axi_rdata_reg[15] [7]),
        .R(SR));
  MUXF7 \drp_read_data_reg[10]_i_1 
       (.I0(\drp_read_data[10]_i_2_n_0 ),
        .I1(\drp_read_data[10]_i_3_n_0 ),
        .O(drp_read_data[10]),
        .S(drp_if_select[2]));
  FDRE \drp_read_data_reg[11] 
       (.C(drpclk),
        .CE(drp_read_data0),
        .D(drp_read_data[11]),
        .Q(\axi_rdata_reg[15] [8]),
        .R(SR));
  MUXF7 \drp_read_data_reg[11]_i_1 
       (.I0(\drp_read_data[11]_i_2_n_0 ),
        .I1(\drp_read_data[11]_i_3_n_0 ),
        .O(drp_read_data[11]),
        .S(drp_if_select[2]));
  FDRE \drp_read_data_reg[12] 
       (.C(drpclk),
        .CE(drp_read_data0),
        .D(drp_read_data[12]),
        .Q(\axi_rdata_reg[15] [9]),
        .R(SR));
  MUXF7 \drp_read_data_reg[12]_i_1 
       (.I0(\drp_read_data[12]_i_2_n_0 ),
        .I1(\drp_read_data[12]_i_3_n_0 ),
        .O(drp_read_data[12]),
        .S(drp_if_select[2]));
  FDRE \drp_read_data_reg[13] 
       (.C(drpclk),
        .CE(drp_read_data0),
        .D(drp_read_data[13]),
        .Q(\axi_rdata_reg[15] [10]),
        .R(SR));
  MUXF7 \drp_read_data_reg[13]_i_1 
       (.I0(\drp_read_data[13]_i_2_n_0 ),
        .I1(\drp_read_data[13]_i_3_n_0 ),
        .O(drp_read_data[13]),
        .S(drp_if_select[2]));
  FDRE \drp_read_data_reg[14] 
       (.C(drpclk),
        .CE(drp_read_data0),
        .D(drp_read_data[14]),
        .Q(\axi_rdata_reg[15] [11]),
        .R(SR));
  MUXF7 \drp_read_data_reg[14]_i_1 
       (.I0(\drp_read_data[14]_i_2_n_0 ),
        .I1(\drp_read_data[14]_i_3_n_0 ),
        .O(drp_read_data[14]),
        .S(drp_if_select[2]));
  FDRE \drp_read_data_reg[15] 
       (.C(drpclk),
        .CE(drp_read_data0),
        .D(drp_read_data[15]),
        .Q(\axi_rdata_reg[15] [12]),
        .R(SR));
  MUXF7 \drp_read_data_reg[15]_i_2 
       (.I0(\drp_read_data[15]_i_4_n_0 ),
        .I1(\drp_read_data[15]_i_5_n_0 ),
        .O(drp_read_data[15]),
        .S(drp_if_select[2]));
  FDRE \drp_read_data_reg[1] 
       (.C(drpclk),
        .CE(drp_read_data0),
        .D(drp_read_data[1]),
        .Q(\drp_read_data_reg_n_0_[1] ),
        .R(SR));
  MUXF7 \drp_read_data_reg[1]_i_1 
       (.I0(\drp_read_data[1]_i_2_n_0 ),
        .I1(\drp_read_data[1]_i_3_n_0 ),
        .O(drp_read_data[1]),
        .S(drp_if_select[2]));
  FDRE \drp_read_data_reg[2] 
       (.C(drpclk),
        .CE(drp_read_data0),
        .D(drp_read_data[2]),
        .Q(\drp_read_data_reg_n_0_[2] ),
        .R(SR));
  MUXF7 \drp_read_data_reg[2]_i_1 
       (.I0(\drp_read_data[2]_i_2_n_0 ),
        .I1(\drp_read_data[2]_i_3_n_0 ),
        .O(drp_read_data[2]),
        .S(drp_if_select[2]));
  FDRE \drp_read_data_reg[3] 
       (.C(drpclk),
        .CE(drp_read_data0),
        .D(drp_read_data[3]),
        .Q(\axi_rdata_reg[15] [0]),
        .R(SR));
  MUXF7 \drp_read_data_reg[3]_i_1 
       (.I0(\drp_read_data[3]_i_2_n_0 ),
        .I1(\drp_read_data[3]_i_3_n_0 ),
        .O(drp_read_data[3]),
        .S(drp_if_select[2]));
  FDRE \drp_read_data_reg[4] 
       (.C(drpclk),
        .CE(drp_read_data0),
        .D(drp_read_data[4]),
        .Q(\axi_rdata_reg[15] [1]),
        .R(SR));
  MUXF7 \drp_read_data_reg[4]_i_1 
       (.I0(\drp_read_data[4]_i_2_n_0 ),
        .I1(\drp_read_data[4]_i_3_n_0 ),
        .O(drp_read_data[4]),
        .S(drp_if_select[2]));
  FDRE \drp_read_data_reg[5] 
       (.C(drpclk),
        .CE(drp_read_data0),
        .D(drp_read_data[5]),
        .Q(\axi_rdata_reg[15] [2]),
        .R(SR));
  MUXF7 \drp_read_data_reg[5]_i_1 
       (.I0(\drp_read_data[5]_i_2_n_0 ),
        .I1(\drp_read_data[5]_i_3_n_0 ),
        .O(drp_read_data[5]),
        .S(drp_if_select[2]));
  FDRE \drp_read_data_reg[6] 
       (.C(drpclk),
        .CE(drp_read_data0),
        .D(drp_read_data[6]),
        .Q(\axi_rdata_reg[15] [3]),
        .R(SR));
  MUXF7 \drp_read_data_reg[6]_i_1 
       (.I0(\drp_read_data[6]_i_2_n_0 ),
        .I1(\drp_read_data[6]_i_3_n_0 ),
        .O(drp_read_data[6]),
        .S(drp_if_select[2]));
  FDRE \drp_read_data_reg[7] 
       (.C(drpclk),
        .CE(drp_read_data0),
        .D(drp_read_data[7]),
        .Q(\axi_rdata_reg[15] [4]),
        .R(SR));
  MUXF7 \drp_read_data_reg[7]_i_1 
       (.I0(\drp_read_data[7]_i_2_n_0 ),
        .I1(\drp_read_data[7]_i_3_n_0 ),
        .O(drp_read_data[7]),
        .S(drp_if_select[2]));
  FDRE \drp_read_data_reg[8] 
       (.C(drpclk),
        .CE(drp_read_data0),
        .D(drp_read_data[8]),
        .Q(\axi_rdata_reg[15] [5]),
        .R(SR));
  MUXF7 \drp_read_data_reg[8]_i_1 
       (.I0(\drp_read_data[8]_i_2_n_0 ),
        .I1(\drp_read_data[8]_i_3_n_0 ),
        .O(drp_read_data[8]),
        .S(drp_if_select[2]));
  FDRE \drp_read_data_reg[9] 
       (.C(drpclk),
        .CE(drp_read_data0),
        .D(drp_read_data[9]),
        .Q(\axi_rdata_reg[15] [6]),
        .R(SR));
  MUXF7 \drp_read_data_reg[9]_i_1 
       (.I0(\drp_read_data[9]_i_2_n_0 ),
        .I1(\drp_read_data[9]_i_3_n_0 ),
        .O(drp_read_data[9]),
        .S(drp_if_select[2]));
  FDRE drp_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_reset_reg_0),
        .Q(drp_reset),
        .R(1'b0));
  FDRE \drp_write_data_reg[0] 
       (.C(s_axi_aclk),
        .CE(gt_axi_map_wready_reg_0),
        .D(s_axi_wdata[0]),
        .Q(data_sync_reg1[0]),
        .R(p_0_in));
  FDRE \drp_write_data_reg[10] 
       (.C(s_axi_aclk),
        .CE(gt_axi_map_wready_reg_0),
        .D(s_axi_wdata[10]),
        .Q(data_sync_reg1[10]),
        .R(p_0_in));
  FDRE \drp_write_data_reg[11] 
       (.C(s_axi_aclk),
        .CE(gt_axi_map_wready_reg_0),
        .D(s_axi_wdata[11]),
        .Q(data_sync_reg1[11]),
        .R(p_0_in));
  FDRE \drp_write_data_reg[12] 
       (.C(s_axi_aclk),
        .CE(gt_axi_map_wready_reg_0),
        .D(s_axi_wdata[12]),
        .Q(data_sync_reg1[12]),
        .R(p_0_in));
  FDRE \drp_write_data_reg[13] 
       (.C(s_axi_aclk),
        .CE(gt_axi_map_wready_reg_0),
        .D(s_axi_wdata[13]),
        .Q(data_sync_reg1[13]),
        .R(p_0_in));
  FDRE \drp_write_data_reg[14] 
       (.C(s_axi_aclk),
        .CE(gt_axi_map_wready_reg_0),
        .D(s_axi_wdata[14]),
        .Q(data_sync_reg1[14]),
        .R(p_0_in));
  FDRE \drp_write_data_reg[15] 
       (.C(s_axi_aclk),
        .CE(gt_axi_map_wready_reg_0),
        .D(s_axi_wdata[15]),
        .Q(data_sync_reg1[15]),
        .R(p_0_in));
  FDRE \drp_write_data_reg[1] 
       (.C(s_axi_aclk),
        .CE(gt_axi_map_wready_reg_0),
        .D(s_axi_wdata[1]),
        .Q(data_sync_reg1[1]),
        .R(p_0_in));
  FDRE \drp_write_data_reg[2] 
       (.C(s_axi_aclk),
        .CE(gt_axi_map_wready_reg_0),
        .D(s_axi_wdata[2]),
        .Q(data_sync_reg1[2]),
        .R(p_0_in));
  FDRE \drp_write_data_reg[3] 
       (.C(s_axi_aclk),
        .CE(gt_axi_map_wready_reg_0),
        .D(s_axi_wdata[3]),
        .Q(data_sync_reg1[3]),
        .R(p_0_in));
  FDRE \drp_write_data_reg[4] 
       (.C(s_axi_aclk),
        .CE(gt_axi_map_wready_reg_0),
        .D(s_axi_wdata[4]),
        .Q(data_sync_reg1[4]),
        .R(p_0_in));
  FDRE \drp_write_data_reg[5] 
       (.C(s_axi_aclk),
        .CE(gt_axi_map_wready_reg_0),
        .D(s_axi_wdata[5]),
        .Q(data_sync_reg1[5]),
        .R(p_0_in));
  FDRE \drp_write_data_reg[6] 
       (.C(s_axi_aclk),
        .CE(gt_axi_map_wready_reg_0),
        .D(s_axi_wdata[6]),
        .Q(data_sync_reg1[6]),
        .R(p_0_in));
  FDRE \drp_write_data_reg[7] 
       (.C(s_axi_aclk),
        .CE(gt_axi_map_wready_reg_0),
        .D(s_axi_wdata[7]),
        .Q(data_sync_reg1[7]),
        .R(p_0_in));
  FDRE \drp_write_data_reg[8] 
       (.C(s_axi_aclk),
        .CE(gt_axi_map_wready_reg_0),
        .D(s_axi_wdata[8]),
        .Q(data_sync_reg1[8]),
        .R(p_0_in));
  FDRE \drp_write_data_reg[9] 
       (.C(s_axi_aclk),
        .CE(gt_axi_map_wready_reg_0),
        .D(s_axi_wdata[9]),
        .Q(data_sync_reg1[9]),
        .R(p_0_in));
  FDRE rd_req_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gt_slv_rden),
        .Q(rd_req_reg),
        .R(p_0_in));
  FDRE \timeout_length_reg[0] 
       (.C(s_axi_aclk),
        .CE(gt_axi_map_wready_reg_1),
        .D(s_axi_wdata[0]),
        .Q(\timeout_length_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \timeout_length_reg[10] 
       (.C(s_axi_aclk),
        .CE(gt_axi_map_wready_reg_1),
        .D(s_axi_wdata[10]),
        .Q(\axi_rdata_reg[11] [8]),
        .R(p_0_in));
  FDRE \timeout_length_reg[11] 
       (.C(s_axi_aclk),
        .CE(gt_axi_map_wready_reg_1),
        .D(s_axi_wdata[11]),
        .Q(\axi_rdata_reg[11] [9]),
        .R(p_0_in));
  FDRE \timeout_length_reg[1] 
       (.C(s_axi_aclk),
        .CE(gt_axi_map_wready_reg_1),
        .D(s_axi_wdata[1]),
        .Q(\axi_rdata_reg[11] [0]),
        .R(p_0_in));
  FDRE \timeout_length_reg[2] 
       (.C(s_axi_aclk),
        .CE(gt_axi_map_wready_reg_1),
        .D(s_axi_wdata[2]),
        .Q(\timeout_length_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \timeout_length_reg[3] 
       (.C(s_axi_aclk),
        .CE(gt_axi_map_wready_reg_1),
        .D(s_axi_wdata[3]),
        .Q(\axi_rdata_reg[11] [1]),
        .R(p_0_in));
  FDRE \timeout_length_reg[4] 
       (.C(s_axi_aclk),
        .CE(gt_axi_map_wready_reg_1),
        .D(s_axi_wdata[4]),
        .Q(\axi_rdata_reg[11] [2]),
        .R(p_0_in));
  FDRE \timeout_length_reg[5] 
       (.C(s_axi_aclk),
        .CE(gt_axi_map_wready_reg_1),
        .D(s_axi_wdata[5]),
        .Q(\axi_rdata_reg[11] [3]),
        .R(p_0_in));
  FDRE \timeout_length_reg[6] 
       (.C(s_axi_aclk),
        .CE(gt_axi_map_wready_reg_1),
        .D(s_axi_wdata[6]),
        .Q(\axi_rdata_reg[11] [4]),
        .R(p_0_in));
  FDRE \timeout_length_reg[7] 
       (.C(s_axi_aclk),
        .CE(gt_axi_map_wready_reg_1),
        .D(s_axi_wdata[7]),
        .Q(\axi_rdata_reg[11] [5]),
        .R(p_0_in));
  FDRE \timeout_length_reg[8] 
       (.C(s_axi_aclk),
        .CE(gt_axi_map_wready_reg_1),
        .D(s_axi_wdata[8]),
        .Q(\axi_rdata_reg[11] [6]),
        .R(p_0_in));
  FDRE \timeout_length_reg[9] 
       (.C(s_axi_aclk),
        .CE(gt_axi_map_wready_reg_1),
        .D(s_axi_wdata[9]),
        .Q(\axi_rdata_reg[11] [7]),
        .R(p_0_in));
  FDSE wait_for_drp_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gt_axi_map_wready_reg),
        .Q(wait_for_drp),
        .S(p_0_in));
  FDRE wr_req_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gt_slv_wren),
        .Q(wr_req_reg_0),
        .R(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_drpCommonMailbox
   (clk2_ready_reg,
    wr_req_reg,
    drp_access_in_progress_reg_0,
    access_type_reg_0,
    drp_reset,
    wait_for_drp,
    axi_bvalid_reg,
    chan_tx_slv_rden_reg,
    \axi_rdata_reg[2] ,
    gt0_common_drpen_in,
    gt1_common_drpen_in,
    \axi_rdata_reg[8] ,
    \axi_rdata_reg[15] ,
    \drp_read_data_reg[15]_0 ,
    \axi_rdata_reg[1] ,
    \drp_read_data_reg[15]_1 ,
    \axi_rdata_reg[0] ,
    \axi_rdata_reg[0]_0 ,
    gt0_common_drpwe_in,
    gt1_common_drpwe_in,
    \axi_rdata_reg[11] ,
    p_0_in,
    s_axi_aclk,
    SR,
    drpclk,
    Q,
    cmn_slv_rden,
    cmn_slv_wren,
    drp_reset_reg_0,
    cmn_axi_map_wready_reg,
    \slv_addr_reg[6] ,
    \s_axi_wdata[30] ,
    s_axi_aresetn,
    access_type4_out,
    s_axi_wdata,
    slv_wren_done_pulse,
    slv_rden_r,
    s_axi_wvalid,
    phy1_axi_map_wready,
    \slv_rd_addr_reg[0] ,
    phy1_slv_rden,
    \slv_addr_reg[3] ,
    gt0_common_drprdy_out,
    gt1_common_drprdy_out,
    E,
    cmn_axi_map_wready_reg_0,
    \drp_if_select_reg[0]_0 ,
    D,
    cmn_axi_map_wready_reg_1);
  output clk2_ready_reg;
  output wr_req_reg;
  output drp_access_in_progress_reg_0;
  output access_type_reg_0;
  output drp_reset;
  output wait_for_drp;
  output axi_bvalid_reg;
  output chan_tx_slv_rden_reg;
  output \axi_rdata_reg[2] ;
  output gt0_common_drpen_in;
  output gt1_common_drpen_in;
  output \axi_rdata_reg[8] ;
  output [12:0]\axi_rdata_reg[15] ;
  output [15:0]\drp_read_data_reg[15]_0 ;
  output \axi_rdata_reg[1] ;
  output [7:0]\drp_read_data_reg[15]_1 ;
  output \axi_rdata_reg[0] ;
  output \axi_rdata_reg[0]_0 ;
  output gt0_common_drpwe_in;
  output gt1_common_drpwe_in;
  output [9:0]\axi_rdata_reg[11] ;
  input p_0_in;
  input s_axi_aclk;
  input [0:0]SR;
  input drpclk;
  input [0:0]Q;
  input cmn_slv_rden;
  input cmn_slv_wren;
  input drp_reset_reg_0;
  input cmn_axi_map_wready_reg;
  input \slv_addr_reg[6] ;
  input \s_axi_wdata[30] ;
  input s_axi_aresetn;
  input access_type4_out;
  input [16:0]s_axi_wdata;
  input slv_wren_done_pulse;
  input slv_rden_r;
  input s_axi_wvalid;
  input phy1_axi_map_wready;
  input [0:0]\slv_rd_addr_reg[0] ;
  input phy1_slv_rden;
  input [1:0]\slv_addr_reg[3] ;
  input gt0_common_drprdy_out;
  input gt1_common_drprdy_out;
  input [0:0]E;
  input [0:0]cmn_axi_map_wready_reg_0;
  input [0:0]\drp_if_select_reg[0]_0 ;
  input [15:0]D;
  input [0:0]cmn_axi_map_wready_reg_1;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire access_type4_out;
  wire access_type_reg_0;
  wire \axi_bresp[1]_i_11_n_0 ;
  wire axi_bvalid_reg;
  wire \axi_rdata_reg[0] ;
  wire \axi_rdata_reg[0]_0 ;
  wire [9:0]\axi_rdata_reg[11] ;
  wire [12:0]\axi_rdata_reg[15] ;
  wire \axi_rdata_reg[1] ;
  wire \axi_rdata_reg[2] ;
  wire \axi_rdata_reg[8] ;
  wire chan_tx_slv_rden_reg;
  wire clk2_ready_reg;
  wire clk2clk_handshake_pulse_gen_i_n_0;
  wire clk2clk_handshake_pulse_gen_i_n_1;
  wire clk2clk_handshake_pulse_gen_i_n_2;
  wire cmn_axi_map_wready_reg;
  wire [0:0]cmn_axi_map_wready_reg_0;
  wire [0:0]cmn_axi_map_wready_reg_1;
  wire cmn_slv_rden;
  wire cmn_slv_wren;
  wire drp_access_in_progress_reg_0;
  wire drp_access_valid_reg_n_0;
  wire [0:0]\drp_if_select_reg[0]_0 ;
  wire \drp_int_addr_reg_n_0_[8] ;
  wire [8:0]drp_read_data;
  wire [15:0]\drp_read_data_reg[15]_0 ;
  wire [7:0]\drp_read_data_reg[15]_1 ;
  wire drp_reset;
  wire drp_reset_reg_0;
  wire drpclk;
  wire gt0_common_drpen_in;
  wire gt0_common_drprdy_out;
  wire gt0_common_drpwe_in;
  wire gt1_common_drpen_in;
  wire gt1_common_drprdy_out;
  wire gt1_common_drpwe_in;
  wire p_0_in;
  wire phy1_axi_map_wready;
  wire phy1_slv_rden;
  wire rd_req_reg;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [16:0]s_axi_wdata;
  wire \s_axi_wdata[30] ;
  wire s_axi_wvalid;
  wire [1:0]\slv_addr_reg[3] ;
  wire \slv_addr_reg[6] ;
  wire [0:0]\slv_rd_addr_reg[0] ;
  wire slv_rden_r;
  wire slv_wren_done_pulse;
  wire \timeout_length_reg_n_0_[0] ;
  wire \timeout_length_reg_n_0_[2] ;
  wire wait_for_drp;
  wire wr_req_reg;

  FDRE access_type_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_1),
        .Q(access_type_reg_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \axi_bresp[1]_i_11 
       (.I0(drp_access_in_progress_reg_0),
        .I1(wait_for_drp),
        .O(\axi_bresp[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_32 
       (.I0(wait_for_drp),
        .I1(\timeout_length_reg_n_0_[0] ),
        .I2(\slv_addr_reg[3] [1]),
        .I3(drp_access_in_progress_reg_0),
        .I4(\slv_addr_reg[3] [0]),
        .I5(drp_reset),
        .O(\axi_rdata_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_34 
       (.I0(drp_read_data[0]),
        .I1(\drp_read_data_reg[15]_0 [0]),
        .I2(\slv_addr_reg[3] [1]),
        .I3(\drp_read_data_reg[15]_1 [0]),
        .I4(\slv_addr_reg[3] [0]),
        .I5(clk2_ready_reg),
        .O(\axi_rdata_reg[0] ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[1]_i_19 
       (.I0(drp_read_data[1]),
        .I1(\drp_read_data_reg[15]_0 [1]),
        .I2(\slv_addr_reg[3] [1]),
        .I3(\slv_addr_reg[3] [0]),
        .I4(\drp_read_data_reg[15]_1 [1]),
        .O(\axi_rdata_reg[1] ));
  LUT4 #(
    .INIT(16'hD3DF)) 
    \axi_rdata[2]_i_26 
       (.I0(access_type_reg_0),
        .I1(\slv_addr_reg[3] [1]),
        .I2(\slv_addr_reg[3] [0]),
        .I3(\timeout_length_reg_n_0_[2] ),
        .O(\axi_rdata_reg[2] ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[8]_i_5 
       (.I0(drp_read_data[8]),
        .I1(\drp_read_data_reg[15]_0 [8]),
        .I2(\slv_addr_reg[3] [1]),
        .I3(\slv_addr_reg[3] [0]),
        .I4(\drp_int_addr_reg_n_0_[8] ),
        .O(\axi_rdata_reg[8] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_hshk_pls_gen__xdcDup__2 clk2clk_handshake_pulse_gen_i
       (.SR(SR),
        .access_type4_out(access_type4_out),
        .access_type_reg(clk2clk_handshake_pulse_gen_i_n_1),
        .access_type_reg_0(access_type_reg_0),
        .axi_bvalid_reg(axi_bvalid_reg),
        .chan_tx_slv_rden_reg(chan_tx_slv_rden_reg),
        .cmn_slv_wren(cmn_slv_wren),
        .data_in(drp_access_valid_reg_n_0),
        .drp_access_in_progress_reg(clk2clk_handshake_pulse_gen_i_n_0),
        .drp_access_in_progress_reg_0(drp_access_in_progress_reg_0),
        .drp_access_in_progress_reg_1(\axi_bresp[1]_i_11_n_0 ),
        .drp_access_valid_reg(clk2clk_handshake_pulse_gen_i_n_2),
        .\drp_if_select_reg[0] (clk2_ready_reg),
        .drpclk(drpclk),
        .gt0_common_drpen_in(gt0_common_drpen_in),
        .gt0_common_drprdy_out(gt0_common_drprdy_out),
        .gt0_common_drpwe_in(gt0_common_drpwe_in),
        .gt1_common_drpen_in(gt1_common_drpen_in),
        .gt1_common_drprdy_out(gt1_common_drprdy_out),
        .gt1_common_drpwe_in(gt1_common_drpwe_in),
        .p_0_in(p_0_in),
        .phy1_axi_map_wready(phy1_axi_map_wready),
        .phy1_slv_rden(phy1_slv_rden),
        .rd_req_reg(rd_req_reg),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata[16]),
        .\s_axi_wdata[30] (\s_axi_wdata[30] ),
        .s_axi_wvalid(s_axi_wvalid),
        .\slv_addr_reg[6] (\slv_addr_reg[6] ),
        .\slv_rd_addr_reg[0] (\slv_rd_addr_reg[0] ),
        .slv_rden_r(slv_rden_r),
        .slv_wren_done_pulse(slv_wren_done_pulse),
        .wait_for_drp_reg(wait_for_drp));
  FDRE drp_access_in_progress_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_0),
        .Q(drp_access_in_progress_reg_0),
        .R(1'b0));
  FDRE drp_access_valid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_2),
        .Q(drp_access_valid_reg_n_0),
        .R(1'b0));
  FDRE \drp_if_select_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(clk2_ready_reg),
        .R(p_0_in));
  FDRE \drp_int_addr_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[0]),
        .Q(\drp_read_data_reg[15]_1 [0]),
        .R(p_0_in));
  FDRE \drp_int_addr_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[1]),
        .Q(\drp_read_data_reg[15]_1 [1]),
        .R(p_0_in));
  FDRE \drp_int_addr_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[2]),
        .Q(\drp_read_data_reg[15]_1 [2]),
        .R(p_0_in));
  FDRE \drp_int_addr_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[3]),
        .Q(\drp_read_data_reg[15]_1 [3]),
        .R(p_0_in));
  FDRE \drp_int_addr_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[4]),
        .Q(\drp_read_data_reg[15]_1 [4]),
        .R(p_0_in));
  FDRE \drp_int_addr_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[5]),
        .Q(\drp_read_data_reg[15]_1 [5]),
        .R(p_0_in));
  FDRE \drp_int_addr_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[6]),
        .Q(\drp_read_data_reg[15]_1 [6]),
        .R(p_0_in));
  FDRE \drp_int_addr_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[7]),
        .Q(\drp_read_data_reg[15]_1 [7]),
        .R(p_0_in));
  FDRE \drp_int_addr_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[8]),
        .Q(\drp_int_addr_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \drp_read_data_reg[0] 
       (.C(drpclk),
        .CE(\drp_if_select_reg[0]_0 ),
        .D(D[0]),
        .Q(drp_read_data[0]),
        .R(SR));
  FDRE \drp_read_data_reg[10] 
       (.C(drpclk),
        .CE(\drp_if_select_reg[0]_0 ),
        .D(D[10]),
        .Q(\axi_rdata_reg[15] [7]),
        .R(SR));
  FDRE \drp_read_data_reg[11] 
       (.C(drpclk),
        .CE(\drp_if_select_reg[0]_0 ),
        .D(D[11]),
        .Q(\axi_rdata_reg[15] [8]),
        .R(SR));
  FDRE \drp_read_data_reg[12] 
       (.C(drpclk),
        .CE(\drp_if_select_reg[0]_0 ),
        .D(D[12]),
        .Q(\axi_rdata_reg[15] [9]),
        .R(SR));
  FDRE \drp_read_data_reg[13] 
       (.C(drpclk),
        .CE(\drp_if_select_reg[0]_0 ),
        .D(D[13]),
        .Q(\axi_rdata_reg[15] [10]),
        .R(SR));
  FDRE \drp_read_data_reg[14] 
       (.C(drpclk),
        .CE(\drp_if_select_reg[0]_0 ),
        .D(D[14]),
        .Q(\axi_rdata_reg[15] [11]),
        .R(SR));
  FDRE \drp_read_data_reg[15] 
       (.C(drpclk),
        .CE(\drp_if_select_reg[0]_0 ),
        .D(D[15]),
        .Q(\axi_rdata_reg[15] [12]),
        .R(SR));
  FDRE \drp_read_data_reg[1] 
       (.C(drpclk),
        .CE(\drp_if_select_reg[0]_0 ),
        .D(D[1]),
        .Q(drp_read_data[1]),
        .R(SR));
  FDRE \drp_read_data_reg[2] 
       (.C(drpclk),
        .CE(\drp_if_select_reg[0]_0 ),
        .D(D[2]),
        .Q(\axi_rdata_reg[15] [0]),
        .R(SR));
  FDRE \drp_read_data_reg[3] 
       (.C(drpclk),
        .CE(\drp_if_select_reg[0]_0 ),
        .D(D[3]),
        .Q(\axi_rdata_reg[15] [1]),
        .R(SR));
  FDRE \drp_read_data_reg[4] 
       (.C(drpclk),
        .CE(\drp_if_select_reg[0]_0 ),
        .D(D[4]),
        .Q(\axi_rdata_reg[15] [2]),
        .R(SR));
  FDRE \drp_read_data_reg[5] 
       (.C(drpclk),
        .CE(\drp_if_select_reg[0]_0 ),
        .D(D[5]),
        .Q(\axi_rdata_reg[15] [3]),
        .R(SR));
  FDRE \drp_read_data_reg[6] 
       (.C(drpclk),
        .CE(\drp_if_select_reg[0]_0 ),
        .D(D[6]),
        .Q(\axi_rdata_reg[15] [4]),
        .R(SR));
  FDRE \drp_read_data_reg[7] 
       (.C(drpclk),
        .CE(\drp_if_select_reg[0]_0 ),
        .D(D[7]),
        .Q(\axi_rdata_reg[15] [5]),
        .R(SR));
  FDRE \drp_read_data_reg[8] 
       (.C(drpclk),
        .CE(\drp_if_select_reg[0]_0 ),
        .D(D[8]),
        .Q(drp_read_data[8]),
        .R(SR));
  FDRE \drp_read_data_reg[9] 
       (.C(drpclk),
        .CE(\drp_if_select_reg[0]_0 ),
        .D(D[9]),
        .Q(\axi_rdata_reg[15] [6]),
        .R(SR));
  FDRE drp_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_reset_reg_0),
        .Q(drp_reset),
        .R(1'b0));
  FDRE \drp_write_data_reg[0] 
       (.C(s_axi_aclk),
        .CE(cmn_axi_map_wready_reg_0),
        .D(s_axi_wdata[0]),
        .Q(\drp_read_data_reg[15]_0 [0]),
        .R(p_0_in));
  FDRE \drp_write_data_reg[10] 
       (.C(s_axi_aclk),
        .CE(cmn_axi_map_wready_reg_0),
        .D(s_axi_wdata[10]),
        .Q(\drp_read_data_reg[15]_0 [10]),
        .R(p_0_in));
  FDRE \drp_write_data_reg[11] 
       (.C(s_axi_aclk),
        .CE(cmn_axi_map_wready_reg_0),
        .D(s_axi_wdata[11]),
        .Q(\drp_read_data_reg[15]_0 [11]),
        .R(p_0_in));
  FDRE \drp_write_data_reg[12] 
       (.C(s_axi_aclk),
        .CE(cmn_axi_map_wready_reg_0),
        .D(s_axi_wdata[12]),
        .Q(\drp_read_data_reg[15]_0 [12]),
        .R(p_0_in));
  FDRE \drp_write_data_reg[13] 
       (.C(s_axi_aclk),
        .CE(cmn_axi_map_wready_reg_0),
        .D(s_axi_wdata[13]),
        .Q(\drp_read_data_reg[15]_0 [13]),
        .R(p_0_in));
  FDRE \drp_write_data_reg[14] 
       (.C(s_axi_aclk),
        .CE(cmn_axi_map_wready_reg_0),
        .D(s_axi_wdata[14]),
        .Q(\drp_read_data_reg[15]_0 [14]),
        .R(p_0_in));
  FDRE \drp_write_data_reg[15] 
       (.C(s_axi_aclk),
        .CE(cmn_axi_map_wready_reg_0),
        .D(s_axi_wdata[15]),
        .Q(\drp_read_data_reg[15]_0 [15]),
        .R(p_0_in));
  FDRE \drp_write_data_reg[1] 
       (.C(s_axi_aclk),
        .CE(cmn_axi_map_wready_reg_0),
        .D(s_axi_wdata[1]),
        .Q(\drp_read_data_reg[15]_0 [1]),
        .R(p_0_in));
  FDRE \drp_write_data_reg[2] 
       (.C(s_axi_aclk),
        .CE(cmn_axi_map_wready_reg_0),
        .D(s_axi_wdata[2]),
        .Q(\drp_read_data_reg[15]_0 [2]),
        .R(p_0_in));
  FDRE \drp_write_data_reg[3] 
       (.C(s_axi_aclk),
        .CE(cmn_axi_map_wready_reg_0),
        .D(s_axi_wdata[3]),
        .Q(\drp_read_data_reg[15]_0 [3]),
        .R(p_0_in));
  FDRE \drp_write_data_reg[4] 
       (.C(s_axi_aclk),
        .CE(cmn_axi_map_wready_reg_0),
        .D(s_axi_wdata[4]),
        .Q(\drp_read_data_reg[15]_0 [4]),
        .R(p_0_in));
  FDRE \drp_write_data_reg[5] 
       (.C(s_axi_aclk),
        .CE(cmn_axi_map_wready_reg_0),
        .D(s_axi_wdata[5]),
        .Q(\drp_read_data_reg[15]_0 [5]),
        .R(p_0_in));
  FDRE \drp_write_data_reg[6] 
       (.C(s_axi_aclk),
        .CE(cmn_axi_map_wready_reg_0),
        .D(s_axi_wdata[6]),
        .Q(\drp_read_data_reg[15]_0 [6]),
        .R(p_0_in));
  FDRE \drp_write_data_reg[7] 
       (.C(s_axi_aclk),
        .CE(cmn_axi_map_wready_reg_0),
        .D(s_axi_wdata[7]),
        .Q(\drp_read_data_reg[15]_0 [7]),
        .R(p_0_in));
  FDRE \drp_write_data_reg[8] 
       (.C(s_axi_aclk),
        .CE(cmn_axi_map_wready_reg_0),
        .D(s_axi_wdata[8]),
        .Q(\drp_read_data_reg[15]_0 [8]),
        .R(p_0_in));
  FDRE \drp_write_data_reg[9] 
       (.C(s_axi_aclk),
        .CE(cmn_axi_map_wready_reg_0),
        .D(s_axi_wdata[9]),
        .Q(\drp_read_data_reg[15]_0 [9]),
        .R(p_0_in));
  FDRE rd_req_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(cmn_slv_rden),
        .Q(rd_req_reg),
        .R(p_0_in));
  FDRE \timeout_length_reg[0] 
       (.C(s_axi_aclk),
        .CE(cmn_axi_map_wready_reg_1),
        .D(s_axi_wdata[0]),
        .Q(\timeout_length_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \timeout_length_reg[10] 
       (.C(s_axi_aclk),
        .CE(cmn_axi_map_wready_reg_1),
        .D(s_axi_wdata[10]),
        .Q(\axi_rdata_reg[11] [8]),
        .R(p_0_in));
  FDRE \timeout_length_reg[11] 
       (.C(s_axi_aclk),
        .CE(cmn_axi_map_wready_reg_1),
        .D(s_axi_wdata[11]),
        .Q(\axi_rdata_reg[11] [9]),
        .R(p_0_in));
  FDRE \timeout_length_reg[1] 
       (.C(s_axi_aclk),
        .CE(cmn_axi_map_wready_reg_1),
        .D(s_axi_wdata[1]),
        .Q(\axi_rdata_reg[11] [0]),
        .R(p_0_in));
  FDRE \timeout_length_reg[2] 
       (.C(s_axi_aclk),
        .CE(cmn_axi_map_wready_reg_1),
        .D(s_axi_wdata[2]),
        .Q(\timeout_length_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \timeout_length_reg[3] 
       (.C(s_axi_aclk),
        .CE(cmn_axi_map_wready_reg_1),
        .D(s_axi_wdata[3]),
        .Q(\axi_rdata_reg[11] [1]),
        .R(p_0_in));
  FDRE \timeout_length_reg[4] 
       (.C(s_axi_aclk),
        .CE(cmn_axi_map_wready_reg_1),
        .D(s_axi_wdata[4]),
        .Q(\axi_rdata_reg[11] [2]),
        .R(p_0_in));
  FDRE \timeout_length_reg[5] 
       (.C(s_axi_aclk),
        .CE(cmn_axi_map_wready_reg_1),
        .D(s_axi_wdata[5]),
        .Q(\axi_rdata_reg[11] [3]),
        .R(p_0_in));
  FDRE \timeout_length_reg[6] 
       (.C(s_axi_aclk),
        .CE(cmn_axi_map_wready_reg_1),
        .D(s_axi_wdata[6]),
        .Q(\axi_rdata_reg[11] [4]),
        .R(p_0_in));
  FDRE \timeout_length_reg[7] 
       (.C(s_axi_aclk),
        .CE(cmn_axi_map_wready_reg_1),
        .D(s_axi_wdata[7]),
        .Q(\axi_rdata_reg[11] [5]),
        .R(p_0_in));
  FDRE \timeout_length_reg[8] 
       (.C(s_axi_aclk),
        .CE(cmn_axi_map_wready_reg_1),
        .D(s_axi_wdata[8]),
        .Q(\axi_rdata_reg[11] [6]),
        .R(p_0_in));
  FDRE \timeout_length_reg[9] 
       (.C(s_axi_aclk),
        .CE(cmn_axi_map_wready_reg_1),
        .D(s_axi_wdata[9]),
        .Q(\axi_rdata_reg[11] [7]),
        .R(p_0_in));
  FDSE wait_for_drp_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(cmn_axi_map_wready_reg),
        .Q(wait_for_drp),
        .S(p_0_in));
  FDRE wr_req_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(cmn_slv_wren),
        .Q(wr_req_reg),
        .R(p_0_in));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "jesd204_phy_0_gt,gtwizard_v3_6_7,{protocol_file=JESD204}" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt
   (SYSCLK_IN,
    SOFT_RESET_TX_IN,
    SOFT_RESET_RX_IN,
    DONT_RESET_ON_DATA_ERROR_IN,
    GT0_DATA_VALID_IN,
    GT1_DATA_VALID_IN,
    GT2_DATA_VALID_IN,
    GT3_DATA_VALID_IN,
    GT4_DATA_VALID_IN,
    GT5_DATA_VALID_IN,
    GT6_DATA_VALID_IN,
    GT7_DATA_VALID_IN,
    GT_TX_FSM_RESET_DONE_OUT,
    GT_RX_FSM_RESET_DONE_OUT,
    gt0_cpllfbclklost_out,
    gt0_cplllock_out,
    gt0_cplllockdetclk_in,
    gt0_cpllpd_in,
    gt0_cpllreset_in,
    gt0_gtnorthrefclk0_in,
    gt0_gtnorthrefclk1_in,
    gt0_gtrefclk0_in,
    gt0_gtrefclk1_in,
    gt0_gtsouthrefclk0_in,
    gt0_gtsouthrefclk1_in,
    gt0_drpaddr_in,
    gt0_drpclk_in,
    gt0_drpdi_in,
    gt0_drpdo_out,
    gt0_drpen_in,
    gt0_drprdy_out,
    gt0_drpwe_in,
    gt0_rxsysclksel_in,
    gt0_txsysclksel_in,
    gt0_dmonitorout_out,
    gt0_loopback_in,
    gt0_rxpd_in,
    gt0_txpd_in,
    gt0_eyescanreset_in,
    gt0_rxuserrdy_in,
    gt0_eyescandataerror_out,
    gt0_eyescantrigger_in,
    gt0_rxcdrhold_in,
    gt0_rxusrclk_in,
    gt0_rxusrclk2_in,
    gt0_rxdata_out,
    gt0_rxprbserr_out,
    gt0_rxprbssel_in,
    gt0_rxprbscntreset_in,
    gt0_rxdisperr_out,
    gt0_rxnotintable_out,
    gt0_gtxrxp_in,
    gt0_gtxrxn_in,
    gt0_rxbufreset_in,
    gt0_rxbufstatus_out,
    gt0_rxstatus_out,
    gt0_rxbyteisaligned_out,
    gt0_rxbyterealign_out,
    gt0_rxcommadet_out,
    gt0_rxmcommaalignen_in,
    gt0_rxpcommaalignen_in,
    gt0_rxdfelpmreset_in,
    gt0_rxmonitorout_out,
    gt0_rxmonitorsel_in,
    gt0_rxoutclk_out,
    gt0_rxoutclkfabric_out,
    gt0_gtrxreset_in,
    gt0_rxpcsreset_in,
    gt0_rxpmareset_in,
    gt0_rxlpmen_in,
    gt0_rxpolarity_in,
    gt0_rxchariscomma_out,
    gt0_rxcharisk_out,
    gt0_rxresetdone_out,
    gt0_txpostcursor_in,
    gt0_txprecursor_in,
    gt0_gttxreset_in,
    gt0_txuserrdy_in,
    gt0_txusrclk_in,
    gt0_txusrclk2_in,
    gt0_txprbsforceerr_in,
    gt0_txbufstatus_out,
    gt0_txdiffctrl_in,
    gt0_txinhibit_in,
    gt0_txdata_in,
    gt0_gtxtxn_out,
    gt0_gtxtxp_out,
    gt0_txoutclk_out,
    gt0_txoutclkfabric_out,
    gt0_txoutclkpcs_out,
    gt0_txcharisk_in,
    gt0_txpcsreset_in,
    gt0_txpmareset_in,
    gt0_txresetdone_out,
    gt0_txpolarity_in,
    gt0_txprbssel_in,
    gt1_cpllfbclklost_out,
    gt1_cplllock_out,
    gt1_cplllockdetclk_in,
    gt1_cpllpd_in,
    gt1_cpllreset_in,
    gt1_gtnorthrefclk0_in,
    gt1_gtnorthrefclk1_in,
    gt1_gtrefclk0_in,
    gt1_gtrefclk1_in,
    gt1_gtsouthrefclk0_in,
    gt1_gtsouthrefclk1_in,
    gt1_drpaddr_in,
    gt1_drpclk_in,
    gt1_drpdi_in,
    gt1_drpdo_out,
    gt1_drpen_in,
    gt1_drprdy_out,
    gt1_drpwe_in,
    gt1_rxsysclksel_in,
    gt1_txsysclksel_in,
    gt1_dmonitorout_out,
    gt1_loopback_in,
    gt1_rxpd_in,
    gt1_txpd_in,
    gt1_eyescanreset_in,
    gt1_rxuserrdy_in,
    gt1_eyescandataerror_out,
    gt1_eyescantrigger_in,
    gt1_rxcdrhold_in,
    gt1_rxusrclk_in,
    gt1_rxusrclk2_in,
    gt1_rxdata_out,
    gt1_rxprbserr_out,
    gt1_rxprbssel_in,
    gt1_rxprbscntreset_in,
    gt1_rxdisperr_out,
    gt1_rxnotintable_out,
    gt1_gtxrxp_in,
    gt1_gtxrxn_in,
    gt1_rxbufreset_in,
    gt1_rxbufstatus_out,
    gt1_rxstatus_out,
    gt1_rxbyteisaligned_out,
    gt1_rxbyterealign_out,
    gt1_rxcommadet_out,
    gt1_rxmcommaalignen_in,
    gt1_rxpcommaalignen_in,
    gt1_rxdfelpmreset_in,
    gt1_rxmonitorout_out,
    gt1_rxmonitorsel_in,
    gt1_rxoutclk_out,
    gt1_rxoutclkfabric_out,
    gt1_gtrxreset_in,
    gt1_rxpcsreset_in,
    gt1_rxpmareset_in,
    gt1_rxlpmen_in,
    gt1_rxpolarity_in,
    gt1_rxchariscomma_out,
    gt1_rxcharisk_out,
    gt1_rxresetdone_out,
    gt1_txpostcursor_in,
    gt1_txprecursor_in,
    gt1_gttxreset_in,
    gt1_txuserrdy_in,
    gt1_txusrclk_in,
    gt1_txusrclk2_in,
    gt1_txprbsforceerr_in,
    gt1_txbufstatus_out,
    gt1_txdiffctrl_in,
    gt1_txinhibit_in,
    gt1_txdata_in,
    gt1_gtxtxn_out,
    gt1_gtxtxp_out,
    gt1_txoutclk_out,
    gt1_txoutclkfabric_out,
    gt1_txoutclkpcs_out,
    gt1_txcharisk_in,
    gt1_txpcsreset_in,
    gt1_txpmareset_in,
    gt1_txresetdone_out,
    gt1_txpolarity_in,
    gt1_txprbssel_in,
    gt2_cpllfbclklost_out,
    gt2_cplllock_out,
    gt2_cplllockdetclk_in,
    gt2_cpllpd_in,
    gt2_cpllreset_in,
    gt2_gtnorthrefclk0_in,
    gt2_gtnorthrefclk1_in,
    gt2_gtrefclk0_in,
    gt2_gtrefclk1_in,
    gt2_gtsouthrefclk0_in,
    gt2_gtsouthrefclk1_in,
    gt2_drpaddr_in,
    gt2_drpclk_in,
    gt2_drpdi_in,
    gt2_drpdo_out,
    gt2_drpen_in,
    gt2_drprdy_out,
    gt2_drpwe_in,
    gt2_rxsysclksel_in,
    gt2_txsysclksel_in,
    gt2_dmonitorout_out,
    gt2_loopback_in,
    gt2_rxpd_in,
    gt2_txpd_in,
    gt2_eyescanreset_in,
    gt2_rxuserrdy_in,
    gt2_eyescandataerror_out,
    gt2_eyescantrigger_in,
    gt2_rxcdrhold_in,
    gt2_rxusrclk_in,
    gt2_rxusrclk2_in,
    gt2_rxdata_out,
    gt2_rxprbserr_out,
    gt2_rxprbssel_in,
    gt2_rxprbscntreset_in,
    gt2_rxdisperr_out,
    gt2_rxnotintable_out,
    gt2_gtxrxp_in,
    gt2_gtxrxn_in,
    gt2_rxbufreset_in,
    gt2_rxbufstatus_out,
    gt2_rxstatus_out,
    gt2_rxbyteisaligned_out,
    gt2_rxbyterealign_out,
    gt2_rxcommadet_out,
    gt2_rxmcommaalignen_in,
    gt2_rxpcommaalignen_in,
    gt2_rxdfelpmreset_in,
    gt2_rxmonitorout_out,
    gt2_rxmonitorsel_in,
    gt2_rxoutclk_out,
    gt2_rxoutclkfabric_out,
    gt2_gtrxreset_in,
    gt2_rxpcsreset_in,
    gt2_rxpmareset_in,
    gt2_rxlpmen_in,
    gt2_rxpolarity_in,
    gt2_rxchariscomma_out,
    gt2_rxcharisk_out,
    gt2_rxresetdone_out,
    gt2_txpostcursor_in,
    gt2_txprecursor_in,
    gt2_gttxreset_in,
    gt2_txuserrdy_in,
    gt2_txusrclk_in,
    gt2_txusrclk2_in,
    gt2_txprbsforceerr_in,
    gt2_txbufstatus_out,
    gt2_txdiffctrl_in,
    gt2_txinhibit_in,
    gt2_txdata_in,
    gt2_gtxtxn_out,
    gt2_gtxtxp_out,
    gt2_txoutclk_out,
    gt2_txoutclkfabric_out,
    gt2_txoutclkpcs_out,
    gt2_txcharisk_in,
    gt2_txpcsreset_in,
    gt2_txpmareset_in,
    gt2_txresetdone_out,
    gt2_txpolarity_in,
    gt2_txprbssel_in,
    gt3_cpllfbclklost_out,
    gt3_cplllock_out,
    gt3_cplllockdetclk_in,
    gt3_cpllpd_in,
    gt3_cpllreset_in,
    gt3_gtnorthrefclk0_in,
    gt3_gtnorthrefclk1_in,
    gt3_gtrefclk0_in,
    gt3_gtrefclk1_in,
    gt3_gtsouthrefclk0_in,
    gt3_gtsouthrefclk1_in,
    gt3_drpaddr_in,
    gt3_drpclk_in,
    gt3_drpdi_in,
    gt3_drpdo_out,
    gt3_drpen_in,
    gt3_drprdy_out,
    gt3_drpwe_in,
    gt3_rxsysclksel_in,
    gt3_txsysclksel_in,
    gt3_dmonitorout_out,
    gt3_loopback_in,
    gt3_rxpd_in,
    gt3_txpd_in,
    gt3_eyescanreset_in,
    gt3_rxuserrdy_in,
    gt3_eyescandataerror_out,
    gt3_eyescantrigger_in,
    gt3_rxcdrhold_in,
    gt3_rxusrclk_in,
    gt3_rxusrclk2_in,
    gt3_rxdata_out,
    gt3_rxprbserr_out,
    gt3_rxprbssel_in,
    gt3_rxprbscntreset_in,
    gt3_rxdisperr_out,
    gt3_rxnotintable_out,
    gt3_gtxrxp_in,
    gt3_gtxrxn_in,
    gt3_rxbufreset_in,
    gt3_rxbufstatus_out,
    gt3_rxstatus_out,
    gt3_rxbyteisaligned_out,
    gt3_rxbyterealign_out,
    gt3_rxcommadet_out,
    gt3_rxmcommaalignen_in,
    gt3_rxpcommaalignen_in,
    gt3_rxdfelpmreset_in,
    gt3_rxmonitorout_out,
    gt3_rxmonitorsel_in,
    gt3_rxoutclk_out,
    gt3_rxoutclkfabric_out,
    gt3_gtrxreset_in,
    gt3_rxpcsreset_in,
    gt3_rxpmareset_in,
    gt3_rxlpmen_in,
    gt3_rxpolarity_in,
    gt3_rxchariscomma_out,
    gt3_rxcharisk_out,
    gt3_rxresetdone_out,
    gt3_txpostcursor_in,
    gt3_txprecursor_in,
    gt3_gttxreset_in,
    gt3_txuserrdy_in,
    gt3_txusrclk_in,
    gt3_txusrclk2_in,
    gt3_txprbsforceerr_in,
    gt3_txbufstatus_out,
    gt3_txdiffctrl_in,
    gt3_txinhibit_in,
    gt3_txdata_in,
    gt3_gtxtxn_out,
    gt3_gtxtxp_out,
    gt3_txoutclk_out,
    gt3_txoutclkfabric_out,
    gt3_txoutclkpcs_out,
    gt3_txcharisk_in,
    gt3_txpcsreset_in,
    gt3_txpmareset_in,
    gt3_txresetdone_out,
    gt3_txpolarity_in,
    gt3_txprbssel_in,
    gt4_cpllfbclklost_out,
    gt4_cplllock_out,
    gt4_cplllockdetclk_in,
    gt4_cpllpd_in,
    gt4_cpllreset_in,
    gt4_gtnorthrefclk0_in,
    gt4_gtnorthrefclk1_in,
    gt4_gtrefclk0_in,
    gt4_gtrefclk1_in,
    gt4_gtsouthrefclk0_in,
    gt4_gtsouthrefclk1_in,
    gt4_drpaddr_in,
    gt4_drpclk_in,
    gt4_drpdi_in,
    gt4_drpdo_out,
    gt4_drpen_in,
    gt4_drprdy_out,
    gt4_drpwe_in,
    gt4_rxsysclksel_in,
    gt4_txsysclksel_in,
    gt4_dmonitorout_out,
    gt4_loopback_in,
    gt4_rxpd_in,
    gt4_txpd_in,
    gt4_eyescanreset_in,
    gt4_rxuserrdy_in,
    gt4_eyescandataerror_out,
    gt4_eyescantrigger_in,
    gt4_rxcdrhold_in,
    gt4_rxusrclk_in,
    gt4_rxusrclk2_in,
    gt4_rxdata_out,
    gt4_rxprbserr_out,
    gt4_rxprbssel_in,
    gt4_rxprbscntreset_in,
    gt4_rxdisperr_out,
    gt4_rxnotintable_out,
    gt4_gtxrxp_in,
    gt4_gtxrxn_in,
    gt4_rxbufreset_in,
    gt4_rxbufstatus_out,
    gt4_rxstatus_out,
    gt4_rxbyteisaligned_out,
    gt4_rxbyterealign_out,
    gt4_rxcommadet_out,
    gt4_rxmcommaalignen_in,
    gt4_rxpcommaalignen_in,
    gt4_rxdfelpmreset_in,
    gt4_rxmonitorout_out,
    gt4_rxmonitorsel_in,
    gt4_rxoutclk_out,
    gt4_rxoutclkfabric_out,
    gt4_gtrxreset_in,
    gt4_rxpcsreset_in,
    gt4_rxpmareset_in,
    gt4_rxlpmen_in,
    gt4_rxpolarity_in,
    gt4_rxchariscomma_out,
    gt4_rxcharisk_out,
    gt4_rxresetdone_out,
    gt4_txpostcursor_in,
    gt4_txprecursor_in,
    gt4_gttxreset_in,
    gt4_txuserrdy_in,
    gt4_txusrclk_in,
    gt4_txusrclk2_in,
    gt4_txprbsforceerr_in,
    gt4_txbufstatus_out,
    gt4_txdiffctrl_in,
    gt4_txinhibit_in,
    gt4_txdata_in,
    gt4_gtxtxn_out,
    gt4_gtxtxp_out,
    gt4_txoutclk_out,
    gt4_txoutclkfabric_out,
    gt4_txoutclkpcs_out,
    gt4_txcharisk_in,
    gt4_txpcsreset_in,
    gt4_txpmareset_in,
    gt4_txresetdone_out,
    gt4_txpolarity_in,
    gt4_txprbssel_in,
    gt5_cpllfbclklost_out,
    gt5_cplllock_out,
    gt5_cplllockdetclk_in,
    gt5_cpllpd_in,
    gt5_cpllreset_in,
    gt5_gtnorthrefclk0_in,
    gt5_gtnorthrefclk1_in,
    gt5_gtrefclk0_in,
    gt5_gtrefclk1_in,
    gt5_gtsouthrefclk0_in,
    gt5_gtsouthrefclk1_in,
    gt5_drpaddr_in,
    gt5_drpclk_in,
    gt5_drpdi_in,
    gt5_drpdo_out,
    gt5_drpen_in,
    gt5_drprdy_out,
    gt5_drpwe_in,
    gt5_rxsysclksel_in,
    gt5_txsysclksel_in,
    gt5_dmonitorout_out,
    gt5_loopback_in,
    gt5_rxpd_in,
    gt5_txpd_in,
    gt5_eyescanreset_in,
    gt5_rxuserrdy_in,
    gt5_eyescandataerror_out,
    gt5_eyescantrigger_in,
    gt5_rxcdrhold_in,
    gt5_rxusrclk_in,
    gt5_rxusrclk2_in,
    gt5_rxdata_out,
    gt5_rxprbserr_out,
    gt5_rxprbssel_in,
    gt5_rxprbscntreset_in,
    gt5_rxdisperr_out,
    gt5_rxnotintable_out,
    gt5_gtxrxp_in,
    gt5_gtxrxn_in,
    gt5_rxbufreset_in,
    gt5_rxbufstatus_out,
    gt5_rxstatus_out,
    gt5_rxbyteisaligned_out,
    gt5_rxbyterealign_out,
    gt5_rxcommadet_out,
    gt5_rxmcommaalignen_in,
    gt5_rxpcommaalignen_in,
    gt5_rxdfelpmreset_in,
    gt5_rxmonitorout_out,
    gt5_rxmonitorsel_in,
    gt5_rxoutclk_out,
    gt5_rxoutclkfabric_out,
    gt5_gtrxreset_in,
    gt5_rxpcsreset_in,
    gt5_rxpmareset_in,
    gt5_rxlpmen_in,
    gt5_rxpolarity_in,
    gt5_rxchariscomma_out,
    gt5_rxcharisk_out,
    gt5_rxresetdone_out,
    gt5_txpostcursor_in,
    gt5_txprecursor_in,
    gt5_gttxreset_in,
    gt5_txuserrdy_in,
    gt5_txusrclk_in,
    gt5_txusrclk2_in,
    gt5_txprbsforceerr_in,
    gt5_txbufstatus_out,
    gt5_txdiffctrl_in,
    gt5_txinhibit_in,
    gt5_txdata_in,
    gt5_gtxtxn_out,
    gt5_gtxtxp_out,
    gt5_txoutclk_out,
    gt5_txoutclkfabric_out,
    gt5_txoutclkpcs_out,
    gt5_txcharisk_in,
    gt5_txpcsreset_in,
    gt5_txpmareset_in,
    gt5_txresetdone_out,
    gt5_txpolarity_in,
    gt5_txprbssel_in,
    gt6_cpllfbclklost_out,
    gt6_cplllock_out,
    gt6_cplllockdetclk_in,
    gt6_cpllpd_in,
    gt6_cpllreset_in,
    gt6_gtnorthrefclk0_in,
    gt6_gtnorthrefclk1_in,
    gt6_gtrefclk0_in,
    gt6_gtrefclk1_in,
    gt6_gtsouthrefclk0_in,
    gt6_gtsouthrefclk1_in,
    gt6_drpaddr_in,
    gt6_drpclk_in,
    gt6_drpdi_in,
    gt6_drpdo_out,
    gt6_drpen_in,
    gt6_drprdy_out,
    gt6_drpwe_in,
    gt6_rxsysclksel_in,
    gt6_txsysclksel_in,
    gt6_dmonitorout_out,
    gt6_loopback_in,
    gt6_rxpd_in,
    gt6_txpd_in,
    gt6_eyescanreset_in,
    gt6_rxuserrdy_in,
    gt6_eyescandataerror_out,
    gt6_eyescantrigger_in,
    gt6_rxcdrhold_in,
    gt6_rxusrclk_in,
    gt6_rxusrclk2_in,
    gt6_rxdata_out,
    gt6_rxprbserr_out,
    gt6_rxprbssel_in,
    gt6_rxprbscntreset_in,
    gt6_rxdisperr_out,
    gt6_rxnotintable_out,
    gt6_gtxrxp_in,
    gt6_gtxrxn_in,
    gt6_rxbufreset_in,
    gt6_rxbufstatus_out,
    gt6_rxstatus_out,
    gt6_rxbyteisaligned_out,
    gt6_rxbyterealign_out,
    gt6_rxcommadet_out,
    gt6_rxmcommaalignen_in,
    gt6_rxpcommaalignen_in,
    gt6_rxdfelpmreset_in,
    gt6_rxmonitorout_out,
    gt6_rxmonitorsel_in,
    gt6_rxoutclk_out,
    gt6_rxoutclkfabric_out,
    gt6_gtrxreset_in,
    gt6_rxpcsreset_in,
    gt6_rxpmareset_in,
    gt6_rxlpmen_in,
    gt6_rxpolarity_in,
    gt6_rxchariscomma_out,
    gt6_rxcharisk_out,
    gt6_rxresetdone_out,
    gt6_txpostcursor_in,
    gt6_txprecursor_in,
    gt6_gttxreset_in,
    gt6_txuserrdy_in,
    gt6_txusrclk_in,
    gt6_txusrclk2_in,
    gt6_txprbsforceerr_in,
    gt6_txbufstatus_out,
    gt6_txdiffctrl_in,
    gt6_txinhibit_in,
    gt6_txdata_in,
    gt6_gtxtxn_out,
    gt6_gtxtxp_out,
    gt6_txoutclk_out,
    gt6_txoutclkfabric_out,
    gt6_txoutclkpcs_out,
    gt6_txcharisk_in,
    gt6_txpcsreset_in,
    gt6_txpmareset_in,
    gt6_txresetdone_out,
    gt6_txpolarity_in,
    gt6_txprbssel_in,
    gt7_cpllfbclklost_out,
    gt7_cplllock_out,
    gt7_cplllockdetclk_in,
    gt7_cpllpd_in,
    gt7_cpllreset_in,
    gt7_gtnorthrefclk0_in,
    gt7_gtnorthrefclk1_in,
    gt7_gtrefclk0_in,
    gt7_gtrefclk1_in,
    gt7_gtsouthrefclk0_in,
    gt7_gtsouthrefclk1_in,
    gt7_drpaddr_in,
    gt7_drpclk_in,
    gt7_drpdi_in,
    gt7_drpdo_out,
    gt7_drpen_in,
    gt7_drprdy_out,
    gt7_drpwe_in,
    gt7_rxsysclksel_in,
    gt7_txsysclksel_in,
    gt7_dmonitorout_out,
    gt7_loopback_in,
    gt7_rxpd_in,
    gt7_txpd_in,
    gt7_eyescanreset_in,
    gt7_rxuserrdy_in,
    gt7_eyescandataerror_out,
    gt7_eyescantrigger_in,
    gt7_rxcdrhold_in,
    gt7_rxusrclk_in,
    gt7_rxusrclk2_in,
    gt7_rxdata_out,
    gt7_rxprbserr_out,
    gt7_rxprbssel_in,
    gt7_rxprbscntreset_in,
    gt7_rxdisperr_out,
    gt7_rxnotintable_out,
    gt7_gtxrxp_in,
    gt7_gtxrxn_in,
    gt7_rxbufreset_in,
    gt7_rxbufstatus_out,
    gt7_rxstatus_out,
    gt7_rxbyteisaligned_out,
    gt7_rxbyterealign_out,
    gt7_rxcommadet_out,
    gt7_rxmcommaalignen_in,
    gt7_rxpcommaalignen_in,
    gt7_rxdfelpmreset_in,
    gt7_rxmonitorout_out,
    gt7_rxmonitorsel_in,
    gt7_rxoutclk_out,
    gt7_rxoutclkfabric_out,
    gt7_gtrxreset_in,
    gt7_rxpcsreset_in,
    gt7_rxpmareset_in,
    gt7_rxlpmen_in,
    gt7_rxpolarity_in,
    gt7_rxchariscomma_out,
    gt7_rxcharisk_out,
    gt7_rxresetdone_out,
    gt7_txpostcursor_in,
    gt7_txprecursor_in,
    gt7_gttxreset_in,
    gt7_txuserrdy_in,
    gt7_txusrclk_in,
    gt7_txusrclk2_in,
    gt7_txprbsforceerr_in,
    gt7_txbufstatus_out,
    gt7_txdiffctrl_in,
    gt7_txinhibit_in,
    gt7_txdata_in,
    gt7_gtxtxn_out,
    gt7_gtxtxp_out,
    gt7_txoutclk_out,
    gt7_txoutclkfabric_out,
    gt7_txoutclkpcs_out,
    gt7_txcharisk_in,
    gt7_txpcsreset_in,
    gt7_txpmareset_in,
    gt7_txresetdone_out,
    gt7_txpolarity_in,
    gt7_txprbssel_in,
    GT0_QPLLLOCK_IN,
    GT0_QPLLREFCLKLOST_IN,
    GT0_QPLLRESET_OUT,
    GT0_QPLLOUTCLK_IN,
    GT0_QPLLOUTREFCLK_IN,
    GT1_QPLLLOCK_IN,
    GT1_QPLLREFCLKLOST_IN,
    GT1_QPLLRESET_OUT,
    GT1_QPLLOUTCLK_IN,
    GT1_QPLLOUTREFCLK_IN);
  input SYSCLK_IN;
  input SOFT_RESET_TX_IN;
  input SOFT_RESET_RX_IN;
  input DONT_RESET_ON_DATA_ERROR_IN;
  input GT0_DATA_VALID_IN;
  input GT1_DATA_VALID_IN;
  input GT2_DATA_VALID_IN;
  input GT3_DATA_VALID_IN;
  input GT4_DATA_VALID_IN;
  input GT5_DATA_VALID_IN;
  input GT6_DATA_VALID_IN;
  input GT7_DATA_VALID_IN;
  output GT_TX_FSM_RESET_DONE_OUT;
  output GT_RX_FSM_RESET_DONE_OUT;
  output gt0_cpllfbclklost_out;
  output gt0_cplllock_out;
  input gt0_cplllockdetclk_in;
  input gt0_cpllpd_in;
  input gt0_cpllreset_in;
  input gt0_gtnorthrefclk0_in;
  input gt0_gtnorthrefclk1_in;
  input gt0_gtrefclk0_in;
  input gt0_gtrefclk1_in;
  input gt0_gtsouthrefclk0_in;
  input gt0_gtsouthrefclk1_in;
  input [8:0]gt0_drpaddr_in;
  input gt0_drpclk_in;
  input [15:0]gt0_drpdi_in;
  output [15:0]gt0_drpdo_out;
  input gt0_drpen_in;
  output gt0_drprdy_out;
  input gt0_drpwe_in;
  input [1:0]gt0_rxsysclksel_in;
  input [1:0]gt0_txsysclksel_in;
  output [7:0]gt0_dmonitorout_out;
  input [2:0]gt0_loopback_in;
  input [1:0]gt0_rxpd_in;
  input [1:0]gt0_txpd_in;
  input gt0_eyescanreset_in;
  input gt0_rxuserrdy_in;
  output gt0_eyescandataerror_out;
  input gt0_eyescantrigger_in;
  input gt0_rxcdrhold_in;
  input gt0_rxusrclk_in;
  input gt0_rxusrclk2_in;
  output [31:0]gt0_rxdata_out;
  output gt0_rxprbserr_out;
  input [2:0]gt0_rxprbssel_in;
  input gt0_rxprbscntreset_in;
  output [3:0]gt0_rxdisperr_out;
  output [3:0]gt0_rxnotintable_out;
  input gt0_gtxrxp_in;
  input gt0_gtxrxn_in;
  input gt0_rxbufreset_in;
  output [2:0]gt0_rxbufstatus_out;
  output [2:0]gt0_rxstatus_out;
  output gt0_rxbyteisaligned_out;
  output gt0_rxbyterealign_out;
  output gt0_rxcommadet_out;
  input gt0_rxmcommaalignen_in;
  input gt0_rxpcommaalignen_in;
  input gt0_rxdfelpmreset_in;
  output [6:0]gt0_rxmonitorout_out;
  input [1:0]gt0_rxmonitorsel_in;
  output gt0_rxoutclk_out;
  output gt0_rxoutclkfabric_out;
  input gt0_gtrxreset_in;
  input gt0_rxpcsreset_in;
  input gt0_rxpmareset_in;
  input gt0_rxlpmen_in;
  input gt0_rxpolarity_in;
  output [3:0]gt0_rxchariscomma_out;
  output [3:0]gt0_rxcharisk_out;
  output gt0_rxresetdone_out;
  input [4:0]gt0_txpostcursor_in;
  input [4:0]gt0_txprecursor_in;
  input gt0_gttxreset_in;
  input gt0_txuserrdy_in;
  input gt0_txusrclk_in;
  input gt0_txusrclk2_in;
  input gt0_txprbsforceerr_in;
  output [1:0]gt0_txbufstatus_out;
  input [3:0]gt0_txdiffctrl_in;
  input gt0_txinhibit_in;
  input [31:0]gt0_txdata_in;
  output gt0_gtxtxn_out;
  output gt0_gtxtxp_out;
  output gt0_txoutclk_out;
  output gt0_txoutclkfabric_out;
  output gt0_txoutclkpcs_out;
  input [3:0]gt0_txcharisk_in;
  input gt0_txpcsreset_in;
  input gt0_txpmareset_in;
  output gt0_txresetdone_out;
  input gt0_txpolarity_in;
  input [2:0]gt0_txprbssel_in;
  output gt1_cpllfbclklost_out;
  output gt1_cplllock_out;
  input gt1_cplllockdetclk_in;
  input gt1_cpllpd_in;
  input gt1_cpllreset_in;
  input gt1_gtnorthrefclk0_in;
  input gt1_gtnorthrefclk1_in;
  input gt1_gtrefclk0_in;
  input gt1_gtrefclk1_in;
  input gt1_gtsouthrefclk0_in;
  input gt1_gtsouthrefclk1_in;
  input [8:0]gt1_drpaddr_in;
  input gt1_drpclk_in;
  input [15:0]gt1_drpdi_in;
  output [15:0]gt1_drpdo_out;
  input gt1_drpen_in;
  output gt1_drprdy_out;
  input gt1_drpwe_in;
  input [1:0]gt1_rxsysclksel_in;
  input [1:0]gt1_txsysclksel_in;
  output [7:0]gt1_dmonitorout_out;
  input [2:0]gt1_loopback_in;
  input [1:0]gt1_rxpd_in;
  input [1:0]gt1_txpd_in;
  input gt1_eyescanreset_in;
  input gt1_rxuserrdy_in;
  output gt1_eyescandataerror_out;
  input gt1_eyescantrigger_in;
  input gt1_rxcdrhold_in;
  input gt1_rxusrclk_in;
  input gt1_rxusrclk2_in;
  output [31:0]gt1_rxdata_out;
  output gt1_rxprbserr_out;
  input [2:0]gt1_rxprbssel_in;
  input gt1_rxprbscntreset_in;
  output [3:0]gt1_rxdisperr_out;
  output [3:0]gt1_rxnotintable_out;
  input gt1_gtxrxp_in;
  input gt1_gtxrxn_in;
  input gt1_rxbufreset_in;
  output [2:0]gt1_rxbufstatus_out;
  output [2:0]gt1_rxstatus_out;
  output gt1_rxbyteisaligned_out;
  output gt1_rxbyterealign_out;
  output gt1_rxcommadet_out;
  input gt1_rxmcommaalignen_in;
  input gt1_rxpcommaalignen_in;
  input gt1_rxdfelpmreset_in;
  output [6:0]gt1_rxmonitorout_out;
  input [1:0]gt1_rxmonitorsel_in;
  output gt1_rxoutclk_out;
  output gt1_rxoutclkfabric_out;
  input gt1_gtrxreset_in;
  input gt1_rxpcsreset_in;
  input gt1_rxpmareset_in;
  input gt1_rxlpmen_in;
  input gt1_rxpolarity_in;
  output [3:0]gt1_rxchariscomma_out;
  output [3:0]gt1_rxcharisk_out;
  output gt1_rxresetdone_out;
  input [4:0]gt1_txpostcursor_in;
  input [4:0]gt1_txprecursor_in;
  input gt1_gttxreset_in;
  input gt1_txuserrdy_in;
  input gt1_txusrclk_in;
  input gt1_txusrclk2_in;
  input gt1_txprbsforceerr_in;
  output [1:0]gt1_txbufstatus_out;
  input [3:0]gt1_txdiffctrl_in;
  input gt1_txinhibit_in;
  input [31:0]gt1_txdata_in;
  output gt1_gtxtxn_out;
  output gt1_gtxtxp_out;
  output gt1_txoutclk_out;
  output gt1_txoutclkfabric_out;
  output gt1_txoutclkpcs_out;
  input [3:0]gt1_txcharisk_in;
  input gt1_txpcsreset_in;
  input gt1_txpmareset_in;
  output gt1_txresetdone_out;
  input gt1_txpolarity_in;
  input [2:0]gt1_txprbssel_in;
  output gt2_cpllfbclklost_out;
  output gt2_cplllock_out;
  input gt2_cplllockdetclk_in;
  input gt2_cpllpd_in;
  input gt2_cpllreset_in;
  input gt2_gtnorthrefclk0_in;
  input gt2_gtnorthrefclk1_in;
  input gt2_gtrefclk0_in;
  input gt2_gtrefclk1_in;
  input gt2_gtsouthrefclk0_in;
  input gt2_gtsouthrefclk1_in;
  input [8:0]gt2_drpaddr_in;
  input gt2_drpclk_in;
  input [15:0]gt2_drpdi_in;
  output [15:0]gt2_drpdo_out;
  input gt2_drpen_in;
  output gt2_drprdy_out;
  input gt2_drpwe_in;
  input [1:0]gt2_rxsysclksel_in;
  input [1:0]gt2_txsysclksel_in;
  output [7:0]gt2_dmonitorout_out;
  input [2:0]gt2_loopback_in;
  input [1:0]gt2_rxpd_in;
  input [1:0]gt2_txpd_in;
  input gt2_eyescanreset_in;
  input gt2_rxuserrdy_in;
  output gt2_eyescandataerror_out;
  input gt2_eyescantrigger_in;
  input gt2_rxcdrhold_in;
  input gt2_rxusrclk_in;
  input gt2_rxusrclk2_in;
  output [31:0]gt2_rxdata_out;
  output gt2_rxprbserr_out;
  input [2:0]gt2_rxprbssel_in;
  input gt2_rxprbscntreset_in;
  output [3:0]gt2_rxdisperr_out;
  output [3:0]gt2_rxnotintable_out;
  input gt2_gtxrxp_in;
  input gt2_gtxrxn_in;
  input gt2_rxbufreset_in;
  output [2:0]gt2_rxbufstatus_out;
  output [2:0]gt2_rxstatus_out;
  output gt2_rxbyteisaligned_out;
  output gt2_rxbyterealign_out;
  output gt2_rxcommadet_out;
  input gt2_rxmcommaalignen_in;
  input gt2_rxpcommaalignen_in;
  input gt2_rxdfelpmreset_in;
  output [6:0]gt2_rxmonitorout_out;
  input [1:0]gt2_rxmonitorsel_in;
  output gt2_rxoutclk_out;
  output gt2_rxoutclkfabric_out;
  input gt2_gtrxreset_in;
  input gt2_rxpcsreset_in;
  input gt2_rxpmareset_in;
  input gt2_rxlpmen_in;
  input gt2_rxpolarity_in;
  output [3:0]gt2_rxchariscomma_out;
  output [3:0]gt2_rxcharisk_out;
  output gt2_rxresetdone_out;
  input [4:0]gt2_txpostcursor_in;
  input [4:0]gt2_txprecursor_in;
  input gt2_gttxreset_in;
  input gt2_txuserrdy_in;
  input gt2_txusrclk_in;
  input gt2_txusrclk2_in;
  input gt2_txprbsforceerr_in;
  output [1:0]gt2_txbufstatus_out;
  input [3:0]gt2_txdiffctrl_in;
  input gt2_txinhibit_in;
  input [31:0]gt2_txdata_in;
  output gt2_gtxtxn_out;
  output gt2_gtxtxp_out;
  output gt2_txoutclk_out;
  output gt2_txoutclkfabric_out;
  output gt2_txoutclkpcs_out;
  input [3:0]gt2_txcharisk_in;
  input gt2_txpcsreset_in;
  input gt2_txpmareset_in;
  output gt2_txresetdone_out;
  input gt2_txpolarity_in;
  input [2:0]gt2_txprbssel_in;
  output gt3_cpllfbclklost_out;
  output gt3_cplllock_out;
  input gt3_cplllockdetclk_in;
  input gt3_cpllpd_in;
  input gt3_cpllreset_in;
  input gt3_gtnorthrefclk0_in;
  input gt3_gtnorthrefclk1_in;
  input gt3_gtrefclk0_in;
  input gt3_gtrefclk1_in;
  input gt3_gtsouthrefclk0_in;
  input gt3_gtsouthrefclk1_in;
  input [8:0]gt3_drpaddr_in;
  input gt3_drpclk_in;
  input [15:0]gt3_drpdi_in;
  output [15:0]gt3_drpdo_out;
  input gt3_drpen_in;
  output gt3_drprdy_out;
  input gt3_drpwe_in;
  input [1:0]gt3_rxsysclksel_in;
  input [1:0]gt3_txsysclksel_in;
  output [7:0]gt3_dmonitorout_out;
  input [2:0]gt3_loopback_in;
  input [1:0]gt3_rxpd_in;
  input [1:0]gt3_txpd_in;
  input gt3_eyescanreset_in;
  input gt3_rxuserrdy_in;
  output gt3_eyescandataerror_out;
  input gt3_eyescantrigger_in;
  input gt3_rxcdrhold_in;
  input gt3_rxusrclk_in;
  input gt3_rxusrclk2_in;
  output [31:0]gt3_rxdata_out;
  output gt3_rxprbserr_out;
  input [2:0]gt3_rxprbssel_in;
  input gt3_rxprbscntreset_in;
  output [3:0]gt3_rxdisperr_out;
  output [3:0]gt3_rxnotintable_out;
  input gt3_gtxrxp_in;
  input gt3_gtxrxn_in;
  input gt3_rxbufreset_in;
  output [2:0]gt3_rxbufstatus_out;
  output [2:0]gt3_rxstatus_out;
  output gt3_rxbyteisaligned_out;
  output gt3_rxbyterealign_out;
  output gt3_rxcommadet_out;
  input gt3_rxmcommaalignen_in;
  input gt3_rxpcommaalignen_in;
  input gt3_rxdfelpmreset_in;
  output [6:0]gt3_rxmonitorout_out;
  input [1:0]gt3_rxmonitorsel_in;
  output gt3_rxoutclk_out;
  output gt3_rxoutclkfabric_out;
  input gt3_gtrxreset_in;
  input gt3_rxpcsreset_in;
  input gt3_rxpmareset_in;
  input gt3_rxlpmen_in;
  input gt3_rxpolarity_in;
  output [3:0]gt3_rxchariscomma_out;
  output [3:0]gt3_rxcharisk_out;
  output gt3_rxresetdone_out;
  input [4:0]gt3_txpostcursor_in;
  input [4:0]gt3_txprecursor_in;
  input gt3_gttxreset_in;
  input gt3_txuserrdy_in;
  input gt3_txusrclk_in;
  input gt3_txusrclk2_in;
  input gt3_txprbsforceerr_in;
  output [1:0]gt3_txbufstatus_out;
  input [3:0]gt3_txdiffctrl_in;
  input gt3_txinhibit_in;
  input [31:0]gt3_txdata_in;
  output gt3_gtxtxn_out;
  output gt3_gtxtxp_out;
  output gt3_txoutclk_out;
  output gt3_txoutclkfabric_out;
  output gt3_txoutclkpcs_out;
  input [3:0]gt3_txcharisk_in;
  input gt3_txpcsreset_in;
  input gt3_txpmareset_in;
  output gt3_txresetdone_out;
  input gt3_txpolarity_in;
  input [2:0]gt3_txprbssel_in;
  output gt4_cpllfbclklost_out;
  output gt4_cplllock_out;
  input gt4_cplllockdetclk_in;
  input gt4_cpllpd_in;
  input gt4_cpllreset_in;
  input gt4_gtnorthrefclk0_in;
  input gt4_gtnorthrefclk1_in;
  input gt4_gtrefclk0_in;
  input gt4_gtrefclk1_in;
  input gt4_gtsouthrefclk0_in;
  input gt4_gtsouthrefclk1_in;
  input [8:0]gt4_drpaddr_in;
  input gt4_drpclk_in;
  input [15:0]gt4_drpdi_in;
  output [15:0]gt4_drpdo_out;
  input gt4_drpen_in;
  output gt4_drprdy_out;
  input gt4_drpwe_in;
  input [1:0]gt4_rxsysclksel_in;
  input [1:0]gt4_txsysclksel_in;
  output [7:0]gt4_dmonitorout_out;
  input [2:0]gt4_loopback_in;
  input [1:0]gt4_rxpd_in;
  input [1:0]gt4_txpd_in;
  input gt4_eyescanreset_in;
  input gt4_rxuserrdy_in;
  output gt4_eyescandataerror_out;
  input gt4_eyescantrigger_in;
  input gt4_rxcdrhold_in;
  input gt4_rxusrclk_in;
  input gt4_rxusrclk2_in;
  output [31:0]gt4_rxdata_out;
  output gt4_rxprbserr_out;
  input [2:0]gt4_rxprbssel_in;
  input gt4_rxprbscntreset_in;
  output [3:0]gt4_rxdisperr_out;
  output [3:0]gt4_rxnotintable_out;
  input gt4_gtxrxp_in;
  input gt4_gtxrxn_in;
  input gt4_rxbufreset_in;
  output [2:0]gt4_rxbufstatus_out;
  output [2:0]gt4_rxstatus_out;
  output gt4_rxbyteisaligned_out;
  output gt4_rxbyterealign_out;
  output gt4_rxcommadet_out;
  input gt4_rxmcommaalignen_in;
  input gt4_rxpcommaalignen_in;
  input gt4_rxdfelpmreset_in;
  output [6:0]gt4_rxmonitorout_out;
  input [1:0]gt4_rxmonitorsel_in;
  output gt4_rxoutclk_out;
  output gt4_rxoutclkfabric_out;
  input gt4_gtrxreset_in;
  input gt4_rxpcsreset_in;
  input gt4_rxpmareset_in;
  input gt4_rxlpmen_in;
  input gt4_rxpolarity_in;
  output [3:0]gt4_rxchariscomma_out;
  output [3:0]gt4_rxcharisk_out;
  output gt4_rxresetdone_out;
  input [4:0]gt4_txpostcursor_in;
  input [4:0]gt4_txprecursor_in;
  input gt4_gttxreset_in;
  input gt4_txuserrdy_in;
  input gt4_txusrclk_in;
  input gt4_txusrclk2_in;
  input gt4_txprbsforceerr_in;
  output [1:0]gt4_txbufstatus_out;
  input [3:0]gt4_txdiffctrl_in;
  input gt4_txinhibit_in;
  input [31:0]gt4_txdata_in;
  output gt4_gtxtxn_out;
  output gt4_gtxtxp_out;
  output gt4_txoutclk_out;
  output gt4_txoutclkfabric_out;
  output gt4_txoutclkpcs_out;
  input [3:0]gt4_txcharisk_in;
  input gt4_txpcsreset_in;
  input gt4_txpmareset_in;
  output gt4_txresetdone_out;
  input gt4_txpolarity_in;
  input [2:0]gt4_txprbssel_in;
  output gt5_cpllfbclklost_out;
  output gt5_cplllock_out;
  input gt5_cplllockdetclk_in;
  input gt5_cpllpd_in;
  input gt5_cpllreset_in;
  input gt5_gtnorthrefclk0_in;
  input gt5_gtnorthrefclk1_in;
  input gt5_gtrefclk0_in;
  input gt5_gtrefclk1_in;
  input gt5_gtsouthrefclk0_in;
  input gt5_gtsouthrefclk1_in;
  input [8:0]gt5_drpaddr_in;
  input gt5_drpclk_in;
  input [15:0]gt5_drpdi_in;
  output [15:0]gt5_drpdo_out;
  input gt5_drpen_in;
  output gt5_drprdy_out;
  input gt5_drpwe_in;
  input [1:0]gt5_rxsysclksel_in;
  input [1:0]gt5_txsysclksel_in;
  output [7:0]gt5_dmonitorout_out;
  input [2:0]gt5_loopback_in;
  input [1:0]gt5_rxpd_in;
  input [1:0]gt5_txpd_in;
  input gt5_eyescanreset_in;
  input gt5_rxuserrdy_in;
  output gt5_eyescandataerror_out;
  input gt5_eyescantrigger_in;
  input gt5_rxcdrhold_in;
  input gt5_rxusrclk_in;
  input gt5_rxusrclk2_in;
  output [31:0]gt5_rxdata_out;
  output gt5_rxprbserr_out;
  input [2:0]gt5_rxprbssel_in;
  input gt5_rxprbscntreset_in;
  output [3:0]gt5_rxdisperr_out;
  output [3:0]gt5_rxnotintable_out;
  input gt5_gtxrxp_in;
  input gt5_gtxrxn_in;
  input gt5_rxbufreset_in;
  output [2:0]gt5_rxbufstatus_out;
  output [2:0]gt5_rxstatus_out;
  output gt5_rxbyteisaligned_out;
  output gt5_rxbyterealign_out;
  output gt5_rxcommadet_out;
  input gt5_rxmcommaalignen_in;
  input gt5_rxpcommaalignen_in;
  input gt5_rxdfelpmreset_in;
  output [6:0]gt5_rxmonitorout_out;
  input [1:0]gt5_rxmonitorsel_in;
  output gt5_rxoutclk_out;
  output gt5_rxoutclkfabric_out;
  input gt5_gtrxreset_in;
  input gt5_rxpcsreset_in;
  input gt5_rxpmareset_in;
  input gt5_rxlpmen_in;
  input gt5_rxpolarity_in;
  output [3:0]gt5_rxchariscomma_out;
  output [3:0]gt5_rxcharisk_out;
  output gt5_rxresetdone_out;
  input [4:0]gt5_txpostcursor_in;
  input [4:0]gt5_txprecursor_in;
  input gt5_gttxreset_in;
  input gt5_txuserrdy_in;
  input gt5_txusrclk_in;
  input gt5_txusrclk2_in;
  input gt5_txprbsforceerr_in;
  output [1:0]gt5_txbufstatus_out;
  input [3:0]gt5_txdiffctrl_in;
  input gt5_txinhibit_in;
  input [31:0]gt5_txdata_in;
  output gt5_gtxtxn_out;
  output gt5_gtxtxp_out;
  output gt5_txoutclk_out;
  output gt5_txoutclkfabric_out;
  output gt5_txoutclkpcs_out;
  input [3:0]gt5_txcharisk_in;
  input gt5_txpcsreset_in;
  input gt5_txpmareset_in;
  output gt5_txresetdone_out;
  input gt5_txpolarity_in;
  input [2:0]gt5_txprbssel_in;
  output gt6_cpllfbclklost_out;
  output gt6_cplllock_out;
  input gt6_cplllockdetclk_in;
  input gt6_cpllpd_in;
  input gt6_cpllreset_in;
  input gt6_gtnorthrefclk0_in;
  input gt6_gtnorthrefclk1_in;
  input gt6_gtrefclk0_in;
  input gt6_gtrefclk1_in;
  input gt6_gtsouthrefclk0_in;
  input gt6_gtsouthrefclk1_in;
  input [8:0]gt6_drpaddr_in;
  input gt6_drpclk_in;
  input [15:0]gt6_drpdi_in;
  output [15:0]gt6_drpdo_out;
  input gt6_drpen_in;
  output gt6_drprdy_out;
  input gt6_drpwe_in;
  input [1:0]gt6_rxsysclksel_in;
  input [1:0]gt6_txsysclksel_in;
  output [7:0]gt6_dmonitorout_out;
  input [2:0]gt6_loopback_in;
  input [1:0]gt6_rxpd_in;
  input [1:0]gt6_txpd_in;
  input gt6_eyescanreset_in;
  input gt6_rxuserrdy_in;
  output gt6_eyescandataerror_out;
  input gt6_eyescantrigger_in;
  input gt6_rxcdrhold_in;
  input gt6_rxusrclk_in;
  input gt6_rxusrclk2_in;
  output [31:0]gt6_rxdata_out;
  output gt6_rxprbserr_out;
  input [2:0]gt6_rxprbssel_in;
  input gt6_rxprbscntreset_in;
  output [3:0]gt6_rxdisperr_out;
  output [3:0]gt6_rxnotintable_out;
  input gt6_gtxrxp_in;
  input gt6_gtxrxn_in;
  input gt6_rxbufreset_in;
  output [2:0]gt6_rxbufstatus_out;
  output [2:0]gt6_rxstatus_out;
  output gt6_rxbyteisaligned_out;
  output gt6_rxbyterealign_out;
  output gt6_rxcommadet_out;
  input gt6_rxmcommaalignen_in;
  input gt6_rxpcommaalignen_in;
  input gt6_rxdfelpmreset_in;
  output [6:0]gt6_rxmonitorout_out;
  input [1:0]gt6_rxmonitorsel_in;
  output gt6_rxoutclk_out;
  output gt6_rxoutclkfabric_out;
  input gt6_gtrxreset_in;
  input gt6_rxpcsreset_in;
  input gt6_rxpmareset_in;
  input gt6_rxlpmen_in;
  input gt6_rxpolarity_in;
  output [3:0]gt6_rxchariscomma_out;
  output [3:0]gt6_rxcharisk_out;
  output gt6_rxresetdone_out;
  input [4:0]gt6_txpostcursor_in;
  input [4:0]gt6_txprecursor_in;
  input gt6_gttxreset_in;
  input gt6_txuserrdy_in;
  input gt6_txusrclk_in;
  input gt6_txusrclk2_in;
  input gt6_txprbsforceerr_in;
  output [1:0]gt6_txbufstatus_out;
  input [3:0]gt6_txdiffctrl_in;
  input gt6_txinhibit_in;
  input [31:0]gt6_txdata_in;
  output gt6_gtxtxn_out;
  output gt6_gtxtxp_out;
  output gt6_txoutclk_out;
  output gt6_txoutclkfabric_out;
  output gt6_txoutclkpcs_out;
  input [3:0]gt6_txcharisk_in;
  input gt6_txpcsreset_in;
  input gt6_txpmareset_in;
  output gt6_txresetdone_out;
  input gt6_txpolarity_in;
  input [2:0]gt6_txprbssel_in;
  output gt7_cpllfbclklost_out;
  output gt7_cplllock_out;
  input gt7_cplllockdetclk_in;
  input gt7_cpllpd_in;
  input gt7_cpllreset_in;
  input gt7_gtnorthrefclk0_in;
  input gt7_gtnorthrefclk1_in;
  input gt7_gtrefclk0_in;
  input gt7_gtrefclk1_in;
  input gt7_gtsouthrefclk0_in;
  input gt7_gtsouthrefclk1_in;
  input [8:0]gt7_drpaddr_in;
  input gt7_drpclk_in;
  input [15:0]gt7_drpdi_in;
  output [15:0]gt7_drpdo_out;
  input gt7_drpen_in;
  output gt7_drprdy_out;
  input gt7_drpwe_in;
  input [1:0]gt7_rxsysclksel_in;
  input [1:0]gt7_txsysclksel_in;
  output [7:0]gt7_dmonitorout_out;
  input [2:0]gt7_loopback_in;
  input [1:0]gt7_rxpd_in;
  input [1:0]gt7_txpd_in;
  input gt7_eyescanreset_in;
  input gt7_rxuserrdy_in;
  output gt7_eyescandataerror_out;
  input gt7_eyescantrigger_in;
  input gt7_rxcdrhold_in;
  input gt7_rxusrclk_in;
  input gt7_rxusrclk2_in;
  output [31:0]gt7_rxdata_out;
  output gt7_rxprbserr_out;
  input [2:0]gt7_rxprbssel_in;
  input gt7_rxprbscntreset_in;
  output [3:0]gt7_rxdisperr_out;
  output [3:0]gt7_rxnotintable_out;
  input gt7_gtxrxp_in;
  input gt7_gtxrxn_in;
  input gt7_rxbufreset_in;
  output [2:0]gt7_rxbufstatus_out;
  output [2:0]gt7_rxstatus_out;
  output gt7_rxbyteisaligned_out;
  output gt7_rxbyterealign_out;
  output gt7_rxcommadet_out;
  input gt7_rxmcommaalignen_in;
  input gt7_rxpcommaalignen_in;
  input gt7_rxdfelpmreset_in;
  output [6:0]gt7_rxmonitorout_out;
  input [1:0]gt7_rxmonitorsel_in;
  output gt7_rxoutclk_out;
  output gt7_rxoutclkfabric_out;
  input gt7_gtrxreset_in;
  input gt7_rxpcsreset_in;
  input gt7_rxpmareset_in;
  input gt7_rxlpmen_in;
  input gt7_rxpolarity_in;
  output [3:0]gt7_rxchariscomma_out;
  output [3:0]gt7_rxcharisk_out;
  output gt7_rxresetdone_out;
  input [4:0]gt7_txpostcursor_in;
  input [4:0]gt7_txprecursor_in;
  input gt7_gttxreset_in;
  input gt7_txuserrdy_in;
  input gt7_txusrclk_in;
  input gt7_txusrclk2_in;
  input gt7_txprbsforceerr_in;
  output [1:0]gt7_txbufstatus_out;
  input [3:0]gt7_txdiffctrl_in;
  input gt7_txinhibit_in;
  input [31:0]gt7_txdata_in;
  output gt7_gtxtxn_out;
  output gt7_gtxtxp_out;
  output gt7_txoutclk_out;
  output gt7_txoutclkfabric_out;
  output gt7_txoutclkpcs_out;
  input [3:0]gt7_txcharisk_in;
  input gt7_txpcsreset_in;
  input gt7_txpmareset_in;
  output gt7_txresetdone_out;
  input gt7_txpolarity_in;
  input [2:0]gt7_txprbssel_in;
  input GT0_QPLLLOCK_IN;
  input GT0_QPLLREFCLKLOST_IN;
  output GT0_QPLLRESET_OUT;
  input GT0_QPLLOUTCLK_IN;
  input GT0_QPLLOUTREFCLK_IN;
  input GT1_QPLLLOCK_IN;
  input GT1_QPLLREFCLKLOST_IN;
  output GT1_QPLLRESET_OUT;
  input GT1_QPLLOUTCLK_IN;
  input GT1_QPLLOUTREFCLK_IN;

  wire DONT_RESET_ON_DATA_ERROR_IN;
  wire GT0_DATA_VALID_IN;
  wire GT0_QPLLLOCK_IN;
  wire GT0_QPLLOUTCLK_IN;
  wire GT0_QPLLOUTREFCLK_IN;
  wire GT0_QPLLREFCLKLOST_IN;
  wire GT0_QPLLRESET_OUT;
  wire GT1_DATA_VALID_IN;
  wire GT1_QPLLLOCK_IN;
  wire GT1_QPLLOUTCLK_IN;
  wire GT1_QPLLOUTREFCLK_IN;
  wire GT1_QPLLREFCLKLOST_IN;
  wire GT1_QPLLRESET_OUT;
  wire GT2_DATA_VALID_IN;
  wire GT3_DATA_VALID_IN;
  wire GT4_DATA_VALID_IN;
  wire GT5_DATA_VALID_IN;
  wire GT6_DATA_VALID_IN;
  wire GT7_DATA_VALID_IN;
  wire GT_RX_FSM_RESET_DONE_OUT;
  wire GT_TX_FSM_RESET_DONE_OUT;
  wire SOFT_RESET_RX_IN;
  wire SOFT_RESET_TX_IN;
  wire SYSCLK_IN;
  wire gt0_cpllfbclklost_out;
  wire gt0_cplllock_out;
  wire gt0_cplllockdetclk_in;
  wire gt0_cpllpd_in;
  wire gt0_cpllreset_in;
  wire [7:0]gt0_dmonitorout_out;
  wire [8:0]gt0_drpaddr_in;
  wire gt0_drpclk_in;
  wire [15:0]gt0_drpdi_in;
  wire [15:0]gt0_drpdo_out;
  wire gt0_drpen_in;
  wire gt0_drprdy_out;
  wire gt0_drpwe_in;
  wire gt0_eyescandataerror_out;
  wire gt0_eyescanreset_in;
  wire gt0_eyescantrigger_in;
  wire gt0_gtnorthrefclk0_in;
  wire gt0_gtnorthrefclk1_in;
  wire gt0_gtrefclk0_in;
  wire gt0_gtrefclk1_in;
  wire gt0_gtrxreset_in;
  wire gt0_gtsouthrefclk0_in;
  wire gt0_gtsouthrefclk1_in;
  wire gt0_gttxreset_in;
  wire gt0_gtxrxn_in;
  wire gt0_gtxrxp_in;
  wire gt0_gtxtxn_out;
  wire gt0_gtxtxp_out;
  wire [2:0]gt0_loopback_in;
  wire gt0_rxbufreset_in;
  wire [2:0]gt0_rxbufstatus_out;
  wire gt0_rxbyteisaligned_out;
  wire gt0_rxbyterealign_out;
  wire gt0_rxcdrhold_in;
  wire [3:0]gt0_rxchariscomma_out;
  wire [3:0]gt0_rxcharisk_out;
  wire gt0_rxcommadet_out;
  wire [31:0]gt0_rxdata_out;
  wire gt0_rxdfelpmreset_in;
  wire [3:0]gt0_rxdisperr_out;
  wire gt0_rxlpmen_in;
  wire gt0_rxmcommaalignen_in;
  wire [6:0]gt0_rxmonitorout_out;
  wire [1:0]gt0_rxmonitorsel_in;
  wire [3:0]gt0_rxnotintable_out;
  wire gt0_rxoutclk_out;
  wire gt0_rxoutclkfabric_out;
  wire gt0_rxpcommaalignen_in;
  wire gt0_rxpcsreset_in;
  wire [1:0]gt0_rxpd_in;
  wire gt0_rxpmareset_in;
  wire gt0_rxpolarity_in;
  wire gt0_rxprbscntreset_in;
  wire gt0_rxprbserr_out;
  wire [2:0]gt0_rxprbssel_in;
  wire gt0_rxresetdone_out;
  wire [2:0]gt0_rxstatus_out;
  wire [1:0]gt0_rxsysclksel_in;
  wire gt0_rxuserrdy_in;
  wire gt0_rxusrclk2_in;
  wire gt0_rxusrclk_in;
  wire [1:0]gt0_txbufstatus_out;
  wire [3:0]gt0_txcharisk_in;
  wire [31:0]gt0_txdata_in;
  wire [3:0]gt0_txdiffctrl_in;
  wire gt0_txinhibit_in;
  wire gt0_txoutclk_out;
  wire gt0_txoutclkfabric_out;
  wire gt0_txoutclkpcs_out;
  wire gt0_txpcsreset_in;
  wire [1:0]gt0_txpd_in;
  wire gt0_txpmareset_in;
  wire gt0_txpolarity_in;
  wire [4:0]gt0_txpostcursor_in;
  wire gt0_txprbsforceerr_in;
  wire [2:0]gt0_txprbssel_in;
  wire [4:0]gt0_txprecursor_in;
  wire gt0_txresetdone_out;
  wire [1:0]gt0_txsysclksel_in;
  wire gt0_txuserrdy_in;
  wire gt0_txusrclk2_in;
  wire gt0_txusrclk_in;
  wire gt1_cpllfbclklost_out;
  wire gt1_cplllock_out;
  wire gt1_cplllockdetclk_in;
  wire gt1_cpllpd_in;
  wire gt1_cpllreset_in;
  wire [7:0]gt1_dmonitorout_out;
  wire [8:0]gt1_drpaddr_in;
  wire gt1_drpclk_in;
  wire [15:0]gt1_drpdi_in;
  wire [15:0]gt1_drpdo_out;
  wire gt1_drpen_in;
  wire gt1_drprdy_out;
  wire gt1_drpwe_in;
  wire gt1_eyescandataerror_out;
  wire gt1_eyescanreset_in;
  wire gt1_eyescantrigger_in;
  wire gt1_gtnorthrefclk0_in;
  wire gt1_gtnorthrefclk1_in;
  wire gt1_gtrefclk0_in;
  wire gt1_gtrefclk1_in;
  wire gt1_gtrxreset_in;
  wire gt1_gtsouthrefclk0_in;
  wire gt1_gtsouthrefclk1_in;
  wire gt1_gttxreset_in;
  wire gt1_gtxrxn_in;
  wire gt1_gtxrxp_in;
  wire gt1_gtxtxn_out;
  wire gt1_gtxtxp_out;
  wire [2:0]gt1_loopback_in;
  wire gt1_rxbufreset_in;
  wire [2:0]gt1_rxbufstatus_out;
  wire gt1_rxbyteisaligned_out;
  wire gt1_rxbyterealign_out;
  wire gt1_rxcdrhold_in;
  wire [3:0]gt1_rxchariscomma_out;
  wire [3:0]gt1_rxcharisk_out;
  wire gt1_rxcommadet_out;
  wire [31:0]gt1_rxdata_out;
  wire gt1_rxdfelpmreset_in;
  wire [3:0]gt1_rxdisperr_out;
  wire gt1_rxlpmen_in;
  wire gt1_rxmcommaalignen_in;
  wire [6:0]gt1_rxmonitorout_out;
  wire [1:0]gt1_rxmonitorsel_in;
  wire [3:0]gt1_rxnotintable_out;
  wire gt1_rxoutclk_out;
  wire gt1_rxoutclkfabric_out;
  wire gt1_rxpcommaalignen_in;
  wire gt1_rxpcsreset_in;
  wire [1:0]gt1_rxpd_in;
  wire gt1_rxpmareset_in;
  wire gt1_rxpolarity_in;
  wire gt1_rxprbscntreset_in;
  wire gt1_rxprbserr_out;
  wire [2:0]gt1_rxprbssel_in;
  wire gt1_rxresetdone_out;
  wire [2:0]gt1_rxstatus_out;
  wire [1:0]gt1_rxsysclksel_in;
  wire gt1_rxuserrdy_in;
  wire gt1_rxusrclk2_in;
  wire gt1_rxusrclk_in;
  wire [1:0]gt1_txbufstatus_out;
  wire [3:0]gt1_txcharisk_in;
  wire [31:0]gt1_txdata_in;
  wire [3:0]gt1_txdiffctrl_in;
  wire gt1_txinhibit_in;
  wire gt1_txoutclk_out;
  wire gt1_txoutclkfabric_out;
  wire gt1_txoutclkpcs_out;
  wire gt1_txpcsreset_in;
  wire [1:0]gt1_txpd_in;
  wire gt1_txpmareset_in;
  wire gt1_txpolarity_in;
  wire [4:0]gt1_txpostcursor_in;
  wire gt1_txprbsforceerr_in;
  wire [2:0]gt1_txprbssel_in;
  wire [4:0]gt1_txprecursor_in;
  wire gt1_txresetdone_out;
  wire [1:0]gt1_txsysclksel_in;
  wire gt1_txuserrdy_in;
  wire gt1_txusrclk2_in;
  wire gt1_txusrclk_in;
  wire gt2_cpllfbclklost_out;
  wire gt2_cplllock_out;
  wire gt2_cplllockdetclk_in;
  wire gt2_cpllpd_in;
  wire gt2_cpllreset_in;
  wire [7:0]gt2_dmonitorout_out;
  wire [8:0]gt2_drpaddr_in;
  wire gt2_drpclk_in;
  wire [15:0]gt2_drpdi_in;
  wire [15:0]gt2_drpdo_out;
  wire gt2_drpen_in;
  wire gt2_drprdy_out;
  wire gt2_drpwe_in;
  wire gt2_eyescandataerror_out;
  wire gt2_eyescanreset_in;
  wire gt2_eyescantrigger_in;
  wire gt2_gtnorthrefclk0_in;
  wire gt2_gtnorthrefclk1_in;
  wire gt2_gtrefclk0_in;
  wire gt2_gtrefclk1_in;
  wire gt2_gtrxreset_in;
  wire gt2_gtsouthrefclk0_in;
  wire gt2_gtsouthrefclk1_in;
  wire gt2_gttxreset_in;
  wire gt2_gtxrxn_in;
  wire gt2_gtxrxp_in;
  wire gt2_gtxtxn_out;
  wire gt2_gtxtxp_out;
  wire [2:0]gt2_loopback_in;
  wire gt2_rxbufreset_in;
  wire [2:0]gt2_rxbufstatus_out;
  wire gt2_rxbyteisaligned_out;
  wire gt2_rxbyterealign_out;
  wire gt2_rxcdrhold_in;
  wire [3:0]gt2_rxchariscomma_out;
  wire [3:0]gt2_rxcharisk_out;
  wire gt2_rxcommadet_out;
  wire [31:0]gt2_rxdata_out;
  wire gt2_rxdfelpmreset_in;
  wire [3:0]gt2_rxdisperr_out;
  wire gt2_rxlpmen_in;
  wire gt2_rxmcommaalignen_in;
  wire [6:0]gt2_rxmonitorout_out;
  wire [1:0]gt2_rxmonitorsel_in;
  wire [3:0]gt2_rxnotintable_out;
  wire gt2_rxoutclk_out;
  wire gt2_rxoutclkfabric_out;
  wire gt2_rxpcommaalignen_in;
  wire gt2_rxpcsreset_in;
  wire [1:0]gt2_rxpd_in;
  wire gt2_rxpmareset_in;
  wire gt2_rxpolarity_in;
  wire gt2_rxprbscntreset_in;
  wire gt2_rxprbserr_out;
  wire [2:0]gt2_rxprbssel_in;
  wire gt2_rxresetdone_out;
  wire [2:0]gt2_rxstatus_out;
  wire [1:0]gt2_rxsysclksel_in;
  wire gt2_rxuserrdy_in;
  wire gt2_rxusrclk2_in;
  wire gt2_rxusrclk_in;
  wire [1:0]gt2_txbufstatus_out;
  wire [3:0]gt2_txcharisk_in;
  wire [31:0]gt2_txdata_in;
  wire [3:0]gt2_txdiffctrl_in;
  wire gt2_txinhibit_in;
  wire gt2_txoutclk_out;
  wire gt2_txoutclkfabric_out;
  wire gt2_txoutclkpcs_out;
  wire gt2_txpcsreset_in;
  wire [1:0]gt2_txpd_in;
  wire gt2_txpmareset_in;
  wire gt2_txpolarity_in;
  wire [4:0]gt2_txpostcursor_in;
  wire gt2_txprbsforceerr_in;
  wire [2:0]gt2_txprbssel_in;
  wire [4:0]gt2_txprecursor_in;
  wire gt2_txresetdone_out;
  wire [1:0]gt2_txsysclksel_in;
  wire gt2_txuserrdy_in;
  wire gt2_txusrclk2_in;
  wire gt2_txusrclk_in;
  wire gt3_cpllfbclklost_out;
  wire gt3_cplllock_out;
  wire gt3_cplllockdetclk_in;
  wire gt3_cpllpd_in;
  wire gt3_cpllreset_in;
  wire [7:0]gt3_dmonitorout_out;
  wire [8:0]gt3_drpaddr_in;
  wire gt3_drpclk_in;
  wire [15:0]gt3_drpdi_in;
  wire [15:0]gt3_drpdo_out;
  wire gt3_drpen_in;
  wire gt3_drprdy_out;
  wire gt3_drpwe_in;
  wire gt3_eyescandataerror_out;
  wire gt3_eyescanreset_in;
  wire gt3_eyescantrigger_in;
  wire gt3_gtnorthrefclk0_in;
  wire gt3_gtnorthrefclk1_in;
  wire gt3_gtrefclk0_in;
  wire gt3_gtrefclk1_in;
  wire gt3_gtrxreset_in;
  wire gt3_gtsouthrefclk0_in;
  wire gt3_gtsouthrefclk1_in;
  wire gt3_gttxreset_in;
  wire gt3_gtxrxn_in;
  wire gt3_gtxrxp_in;
  wire gt3_gtxtxn_out;
  wire gt3_gtxtxp_out;
  wire [2:0]gt3_loopback_in;
  wire gt3_rxbufreset_in;
  wire [2:0]gt3_rxbufstatus_out;
  wire gt3_rxbyteisaligned_out;
  wire gt3_rxbyterealign_out;
  wire gt3_rxcdrhold_in;
  wire [3:0]gt3_rxchariscomma_out;
  wire [3:0]gt3_rxcharisk_out;
  wire gt3_rxcommadet_out;
  wire [31:0]gt3_rxdata_out;
  wire gt3_rxdfelpmreset_in;
  wire [3:0]gt3_rxdisperr_out;
  wire gt3_rxlpmen_in;
  wire gt3_rxmcommaalignen_in;
  wire [6:0]gt3_rxmonitorout_out;
  wire [1:0]gt3_rxmonitorsel_in;
  wire [3:0]gt3_rxnotintable_out;
  wire gt3_rxoutclk_out;
  wire gt3_rxoutclkfabric_out;
  wire gt3_rxpcommaalignen_in;
  wire gt3_rxpcsreset_in;
  wire [1:0]gt3_rxpd_in;
  wire gt3_rxpmareset_in;
  wire gt3_rxpolarity_in;
  wire gt3_rxprbscntreset_in;
  wire gt3_rxprbserr_out;
  wire [2:0]gt3_rxprbssel_in;
  wire gt3_rxresetdone_out;
  wire [2:0]gt3_rxstatus_out;
  wire [1:0]gt3_rxsysclksel_in;
  wire gt3_rxuserrdy_in;
  wire gt3_rxusrclk2_in;
  wire gt3_rxusrclk_in;
  wire [1:0]gt3_txbufstatus_out;
  wire [3:0]gt3_txcharisk_in;
  wire [31:0]gt3_txdata_in;
  wire [3:0]gt3_txdiffctrl_in;
  wire gt3_txinhibit_in;
  wire gt3_txoutclk_out;
  wire gt3_txoutclkfabric_out;
  wire gt3_txoutclkpcs_out;
  wire gt3_txpcsreset_in;
  wire [1:0]gt3_txpd_in;
  wire gt3_txpmareset_in;
  wire gt3_txpolarity_in;
  wire [4:0]gt3_txpostcursor_in;
  wire gt3_txprbsforceerr_in;
  wire [2:0]gt3_txprbssel_in;
  wire [4:0]gt3_txprecursor_in;
  wire gt3_txresetdone_out;
  wire [1:0]gt3_txsysclksel_in;
  wire gt3_txuserrdy_in;
  wire gt3_txusrclk2_in;
  wire gt3_txusrclk_in;
  wire gt4_cpllfbclklost_out;
  wire gt4_cplllock_out;
  wire gt4_cplllockdetclk_in;
  wire gt4_cpllpd_in;
  wire gt4_cpllreset_in;
  wire [7:0]gt4_dmonitorout_out;
  wire [8:0]gt4_drpaddr_in;
  wire gt4_drpclk_in;
  wire [15:0]gt4_drpdi_in;
  wire [15:0]gt4_drpdo_out;
  wire gt4_drpen_in;
  wire gt4_drprdy_out;
  wire gt4_drpwe_in;
  wire gt4_eyescandataerror_out;
  wire gt4_eyescanreset_in;
  wire gt4_eyescantrigger_in;
  wire gt4_gtnorthrefclk0_in;
  wire gt4_gtnorthrefclk1_in;
  wire gt4_gtrefclk0_in;
  wire gt4_gtrefclk1_in;
  wire gt4_gtrxreset_in;
  wire gt4_gtsouthrefclk0_in;
  wire gt4_gtsouthrefclk1_in;
  wire gt4_gttxreset_in;
  wire gt4_gtxrxn_in;
  wire gt4_gtxrxp_in;
  wire gt4_gtxtxn_out;
  wire gt4_gtxtxp_out;
  wire [2:0]gt4_loopback_in;
  wire gt4_rxbufreset_in;
  wire [2:0]gt4_rxbufstatus_out;
  wire gt4_rxbyteisaligned_out;
  wire gt4_rxbyterealign_out;
  wire gt4_rxcdrhold_in;
  wire [3:0]gt4_rxchariscomma_out;
  wire [3:0]gt4_rxcharisk_out;
  wire gt4_rxcommadet_out;
  wire [31:0]gt4_rxdata_out;
  wire gt4_rxdfelpmreset_in;
  wire [3:0]gt4_rxdisperr_out;
  wire gt4_rxlpmen_in;
  wire gt4_rxmcommaalignen_in;
  wire [6:0]gt4_rxmonitorout_out;
  wire [1:0]gt4_rxmonitorsel_in;
  wire [3:0]gt4_rxnotintable_out;
  wire gt4_rxoutclk_out;
  wire gt4_rxoutclkfabric_out;
  wire gt4_rxpcommaalignen_in;
  wire gt4_rxpcsreset_in;
  wire [1:0]gt4_rxpd_in;
  wire gt4_rxpmareset_in;
  wire gt4_rxpolarity_in;
  wire gt4_rxprbscntreset_in;
  wire gt4_rxprbserr_out;
  wire [2:0]gt4_rxprbssel_in;
  wire gt4_rxresetdone_out;
  wire [2:0]gt4_rxstatus_out;
  wire [1:0]gt4_rxsysclksel_in;
  wire gt4_rxuserrdy_in;
  wire gt4_rxusrclk2_in;
  wire gt4_rxusrclk_in;
  wire [1:0]gt4_txbufstatus_out;
  wire [3:0]gt4_txcharisk_in;
  wire [31:0]gt4_txdata_in;
  wire [3:0]gt4_txdiffctrl_in;
  wire gt4_txinhibit_in;
  wire gt4_txoutclk_out;
  wire gt4_txoutclkfabric_out;
  wire gt4_txoutclkpcs_out;
  wire gt4_txpcsreset_in;
  wire [1:0]gt4_txpd_in;
  wire gt4_txpmareset_in;
  wire gt4_txpolarity_in;
  wire [4:0]gt4_txpostcursor_in;
  wire gt4_txprbsforceerr_in;
  wire [2:0]gt4_txprbssel_in;
  wire [4:0]gt4_txprecursor_in;
  wire gt4_txresetdone_out;
  wire [1:0]gt4_txsysclksel_in;
  wire gt4_txuserrdy_in;
  wire gt4_txusrclk2_in;
  wire gt4_txusrclk_in;
  wire gt5_cpllfbclklost_out;
  wire gt5_cplllock_out;
  wire gt5_cplllockdetclk_in;
  wire gt5_cpllpd_in;
  wire gt5_cpllreset_in;
  wire [7:0]gt5_dmonitorout_out;
  wire [8:0]gt5_drpaddr_in;
  wire gt5_drpclk_in;
  wire [15:0]gt5_drpdi_in;
  wire [15:0]gt5_drpdo_out;
  wire gt5_drpen_in;
  wire gt5_drprdy_out;
  wire gt5_drpwe_in;
  wire gt5_eyescandataerror_out;
  wire gt5_eyescanreset_in;
  wire gt5_eyescantrigger_in;
  wire gt5_gtnorthrefclk0_in;
  wire gt5_gtnorthrefclk1_in;
  wire gt5_gtrefclk0_in;
  wire gt5_gtrefclk1_in;
  wire gt5_gtrxreset_in;
  wire gt5_gtsouthrefclk0_in;
  wire gt5_gtsouthrefclk1_in;
  wire gt5_gttxreset_in;
  wire gt5_gtxrxn_in;
  wire gt5_gtxrxp_in;
  wire gt5_gtxtxn_out;
  wire gt5_gtxtxp_out;
  wire [2:0]gt5_loopback_in;
  wire gt5_rxbufreset_in;
  wire [2:0]gt5_rxbufstatus_out;
  wire gt5_rxbyteisaligned_out;
  wire gt5_rxbyterealign_out;
  wire gt5_rxcdrhold_in;
  wire [3:0]gt5_rxchariscomma_out;
  wire [3:0]gt5_rxcharisk_out;
  wire gt5_rxcommadet_out;
  wire [31:0]gt5_rxdata_out;
  wire gt5_rxdfelpmreset_in;
  wire [3:0]gt5_rxdisperr_out;
  wire gt5_rxlpmen_in;
  wire gt5_rxmcommaalignen_in;
  wire [6:0]gt5_rxmonitorout_out;
  wire [1:0]gt5_rxmonitorsel_in;
  wire [3:0]gt5_rxnotintable_out;
  wire gt5_rxoutclk_out;
  wire gt5_rxoutclkfabric_out;
  wire gt5_rxpcommaalignen_in;
  wire gt5_rxpcsreset_in;
  wire [1:0]gt5_rxpd_in;
  wire gt5_rxpmareset_in;
  wire gt5_rxpolarity_in;
  wire gt5_rxprbscntreset_in;
  wire gt5_rxprbserr_out;
  wire [2:0]gt5_rxprbssel_in;
  wire gt5_rxresetdone_out;
  wire [2:0]gt5_rxstatus_out;
  wire [1:0]gt5_rxsysclksel_in;
  wire gt5_rxuserrdy_in;
  wire gt5_rxusrclk2_in;
  wire gt5_rxusrclk_in;
  wire [1:0]gt5_txbufstatus_out;
  wire [3:0]gt5_txcharisk_in;
  wire [31:0]gt5_txdata_in;
  wire [3:0]gt5_txdiffctrl_in;
  wire gt5_txinhibit_in;
  wire gt5_txoutclk_out;
  wire gt5_txoutclkfabric_out;
  wire gt5_txoutclkpcs_out;
  wire gt5_txpcsreset_in;
  wire [1:0]gt5_txpd_in;
  wire gt5_txpmareset_in;
  wire gt5_txpolarity_in;
  wire [4:0]gt5_txpostcursor_in;
  wire gt5_txprbsforceerr_in;
  wire [2:0]gt5_txprbssel_in;
  wire [4:0]gt5_txprecursor_in;
  wire gt5_txresetdone_out;
  wire [1:0]gt5_txsysclksel_in;
  wire gt5_txuserrdy_in;
  wire gt5_txusrclk2_in;
  wire gt5_txusrclk_in;
  wire gt6_cpllfbclklost_out;
  wire gt6_cplllock_out;
  wire gt6_cplllockdetclk_in;
  wire gt6_cpllpd_in;
  wire gt6_cpllreset_in;
  wire [7:0]gt6_dmonitorout_out;
  wire [8:0]gt6_drpaddr_in;
  wire gt6_drpclk_in;
  wire [15:0]gt6_drpdi_in;
  wire [15:0]gt6_drpdo_out;
  wire gt6_drpen_in;
  wire gt6_drprdy_out;
  wire gt6_drpwe_in;
  wire gt6_eyescandataerror_out;
  wire gt6_eyescanreset_in;
  wire gt6_eyescantrigger_in;
  wire gt6_gtnorthrefclk0_in;
  wire gt6_gtnorthrefclk1_in;
  wire gt6_gtrefclk0_in;
  wire gt6_gtrefclk1_in;
  wire gt6_gtrxreset_in;
  wire gt6_gtsouthrefclk0_in;
  wire gt6_gtsouthrefclk1_in;
  wire gt6_gttxreset_in;
  wire gt6_gtxrxn_in;
  wire gt6_gtxrxp_in;
  wire gt6_gtxtxn_out;
  wire gt6_gtxtxp_out;
  wire [2:0]gt6_loopback_in;
  wire gt6_rxbufreset_in;
  wire [2:0]gt6_rxbufstatus_out;
  wire gt6_rxbyteisaligned_out;
  wire gt6_rxbyterealign_out;
  wire gt6_rxcdrhold_in;
  wire [3:0]gt6_rxchariscomma_out;
  wire [3:0]gt6_rxcharisk_out;
  wire gt6_rxcommadet_out;
  wire [31:0]gt6_rxdata_out;
  wire gt6_rxdfelpmreset_in;
  wire [3:0]gt6_rxdisperr_out;
  wire gt6_rxlpmen_in;
  wire gt6_rxmcommaalignen_in;
  wire [6:0]gt6_rxmonitorout_out;
  wire [1:0]gt6_rxmonitorsel_in;
  wire [3:0]gt6_rxnotintable_out;
  wire gt6_rxoutclk_out;
  wire gt6_rxoutclkfabric_out;
  wire gt6_rxpcommaalignen_in;
  wire gt6_rxpcsreset_in;
  wire [1:0]gt6_rxpd_in;
  wire gt6_rxpmareset_in;
  wire gt6_rxpolarity_in;
  wire gt6_rxprbscntreset_in;
  wire gt6_rxprbserr_out;
  wire [2:0]gt6_rxprbssel_in;
  wire gt6_rxresetdone_out;
  wire [2:0]gt6_rxstatus_out;
  wire [1:0]gt6_rxsysclksel_in;
  wire gt6_rxuserrdy_in;
  wire gt6_rxusrclk2_in;
  wire gt6_rxusrclk_in;
  wire [1:0]gt6_txbufstatus_out;
  wire [3:0]gt6_txcharisk_in;
  wire [31:0]gt6_txdata_in;
  wire [3:0]gt6_txdiffctrl_in;
  wire gt6_txinhibit_in;
  wire gt6_txoutclk_out;
  wire gt6_txoutclkfabric_out;
  wire gt6_txoutclkpcs_out;
  wire gt6_txpcsreset_in;
  wire [1:0]gt6_txpd_in;
  wire gt6_txpmareset_in;
  wire gt6_txpolarity_in;
  wire [4:0]gt6_txpostcursor_in;
  wire gt6_txprbsforceerr_in;
  wire [2:0]gt6_txprbssel_in;
  wire [4:0]gt6_txprecursor_in;
  wire gt6_txresetdone_out;
  wire [1:0]gt6_txsysclksel_in;
  wire gt6_txuserrdy_in;
  wire gt6_txusrclk2_in;
  wire gt6_txusrclk_in;
  wire gt7_cpllfbclklost_out;
  wire gt7_cplllock_out;
  wire gt7_cplllockdetclk_in;
  wire gt7_cpllpd_in;
  wire gt7_cpllreset_in;
  wire [7:0]gt7_dmonitorout_out;
  wire [8:0]gt7_drpaddr_in;
  wire gt7_drpclk_in;
  wire [15:0]gt7_drpdi_in;
  wire [15:0]gt7_drpdo_out;
  wire gt7_drpen_in;
  wire gt7_drprdy_out;
  wire gt7_drpwe_in;
  wire gt7_eyescandataerror_out;
  wire gt7_eyescanreset_in;
  wire gt7_eyescantrigger_in;
  wire gt7_gtnorthrefclk0_in;
  wire gt7_gtnorthrefclk1_in;
  wire gt7_gtrefclk0_in;
  wire gt7_gtrefclk1_in;
  wire gt7_gtrxreset_in;
  wire gt7_gtsouthrefclk0_in;
  wire gt7_gtsouthrefclk1_in;
  wire gt7_gttxreset_in;
  wire gt7_gtxrxn_in;
  wire gt7_gtxrxp_in;
  wire gt7_gtxtxn_out;
  wire gt7_gtxtxp_out;
  wire [2:0]gt7_loopback_in;
  wire gt7_rxbufreset_in;
  wire [2:0]gt7_rxbufstatus_out;
  wire gt7_rxbyteisaligned_out;
  wire gt7_rxbyterealign_out;
  wire gt7_rxcdrhold_in;
  wire [3:0]gt7_rxchariscomma_out;
  wire [3:0]gt7_rxcharisk_out;
  wire gt7_rxcommadet_out;
  wire [31:0]gt7_rxdata_out;
  wire gt7_rxdfelpmreset_in;
  wire [3:0]gt7_rxdisperr_out;
  wire gt7_rxlpmen_in;
  wire gt7_rxmcommaalignen_in;
  wire [6:0]gt7_rxmonitorout_out;
  wire [1:0]gt7_rxmonitorsel_in;
  wire [3:0]gt7_rxnotintable_out;
  wire gt7_rxoutclk_out;
  wire gt7_rxoutclkfabric_out;
  wire gt7_rxpcommaalignen_in;
  wire gt7_rxpcsreset_in;
  wire [1:0]gt7_rxpd_in;
  wire gt7_rxpmareset_in;
  wire gt7_rxpolarity_in;
  wire gt7_rxprbscntreset_in;
  wire gt7_rxprbserr_out;
  wire [2:0]gt7_rxprbssel_in;
  wire gt7_rxresetdone_out;
  wire [2:0]gt7_rxstatus_out;
  wire [1:0]gt7_rxsysclksel_in;
  wire gt7_rxuserrdy_in;
  wire gt7_rxusrclk2_in;
  wire gt7_rxusrclk_in;
  wire [1:0]gt7_txbufstatus_out;
  wire [3:0]gt7_txcharisk_in;
  wire [31:0]gt7_txdata_in;
  wire [3:0]gt7_txdiffctrl_in;
  wire gt7_txinhibit_in;
  wire gt7_txoutclk_out;
  wire gt7_txoutclkfabric_out;
  wire gt7_txoutclkpcs_out;
  wire gt7_txpcsreset_in;
  wire [1:0]gt7_txpd_in;
  wire gt7_txpmareset_in;
  wire gt7_txpolarity_in;
  wire [4:0]gt7_txpostcursor_in;
  wire gt7_txprbsforceerr_in;
  wire [2:0]gt7_txprbssel_in;
  wire [4:0]gt7_txprecursor_in;
  wire gt7_txresetdone_out;
  wire [1:0]gt7_txsysclksel_in;
  wire gt7_txuserrdy_in;
  wire gt7_txusrclk2_in;
  wire gt7_txusrclk_in;

  (* EXAMPLE_SIMULATION = "0" *) 
  (* EXAMPLE_SIM_GTRESET_SPEEDUP = "TRUE" *) 
  (* EXAMPLE_USE_CHIPSCOPE = "1" *) 
  (* STABLE_CLOCK_PERIOD = "10" *) 
  (* USE_BUFG = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_init U0
       (.DONT_RESET_ON_DATA_ERROR_IN(DONT_RESET_ON_DATA_ERROR_IN),
        .GT0_DATA_VALID_IN(GT0_DATA_VALID_IN),
        .GT0_QPLLLOCK_IN(GT0_QPLLLOCK_IN),
        .GT0_QPLLOUTCLK_IN(GT0_QPLLOUTCLK_IN),
        .GT0_QPLLOUTREFCLK_IN(GT0_QPLLOUTREFCLK_IN),
        .GT0_QPLLREFCLKLOST_IN(GT0_QPLLREFCLKLOST_IN),
        .GT0_QPLLRESET_OUT(GT0_QPLLRESET_OUT),
        .GT1_DATA_VALID_IN(GT1_DATA_VALID_IN),
        .GT1_QPLLLOCK_IN(GT1_QPLLLOCK_IN),
        .GT1_QPLLOUTCLK_IN(GT1_QPLLOUTCLK_IN),
        .GT1_QPLLOUTREFCLK_IN(GT1_QPLLOUTREFCLK_IN),
        .GT1_QPLLREFCLKLOST_IN(GT1_QPLLREFCLKLOST_IN),
        .GT1_QPLLRESET_OUT(GT1_QPLLRESET_OUT),
        .GT2_DATA_VALID_IN(GT2_DATA_VALID_IN),
        .GT3_DATA_VALID_IN(GT3_DATA_VALID_IN),
        .GT4_DATA_VALID_IN(GT4_DATA_VALID_IN),
        .GT5_DATA_VALID_IN(GT5_DATA_VALID_IN),
        .GT6_DATA_VALID_IN(GT6_DATA_VALID_IN),
        .GT7_DATA_VALID_IN(GT7_DATA_VALID_IN),
        .GT_RX_FSM_RESET_DONE_OUT(GT_RX_FSM_RESET_DONE_OUT),
        .GT_TX_FSM_RESET_DONE_OUT(GT_TX_FSM_RESET_DONE_OUT),
        .SOFT_RESET_RX_IN(SOFT_RESET_RX_IN),
        .SOFT_RESET_TX_IN(SOFT_RESET_TX_IN),
        .SYSCLK_IN(SYSCLK_IN),
        .gt0_cpllfbclklost_out(gt0_cpllfbclklost_out),
        .gt0_cplllock_out(gt0_cplllock_out),
        .gt0_cplllockdetclk_in(gt0_cplllockdetclk_in),
        .gt0_cpllpd_in(gt0_cpllpd_in),
        .gt0_cpllreset_in(gt0_cpllreset_in),
        .gt0_dmonitorout_out(gt0_dmonitorout_out),
        .gt0_drpaddr_in(gt0_drpaddr_in),
        .gt0_drpclk_in(gt0_drpclk_in),
        .gt0_drpdi_in(gt0_drpdi_in),
        .gt0_drpdo_out(gt0_drpdo_out),
        .gt0_drpen_in(gt0_drpen_in),
        .gt0_drprdy_out(gt0_drprdy_out),
        .gt0_drpwe_in(gt0_drpwe_in),
        .gt0_eyescandataerror_out(gt0_eyescandataerror_out),
        .gt0_eyescanreset_in(gt0_eyescanreset_in),
        .gt0_eyescantrigger_in(gt0_eyescantrigger_in),
        .gt0_gtnorthrefclk0_in(gt0_gtnorthrefclk0_in),
        .gt0_gtnorthrefclk1_in(gt0_gtnorthrefclk1_in),
        .gt0_gtrefclk0_in(gt0_gtrefclk0_in),
        .gt0_gtrefclk1_in(gt0_gtrefclk1_in),
        .gt0_gtrxreset_in(gt0_gtrxreset_in),
        .gt0_gtsouthrefclk0_in(gt0_gtsouthrefclk0_in),
        .gt0_gtsouthrefclk1_in(gt0_gtsouthrefclk1_in),
        .gt0_gttxreset_in(gt0_gttxreset_in),
        .gt0_gtxrxn_in(gt0_gtxrxn_in),
        .gt0_gtxrxp_in(gt0_gtxrxp_in),
        .gt0_gtxtxn_out(gt0_gtxtxn_out),
        .gt0_gtxtxp_out(gt0_gtxtxp_out),
        .gt0_loopback_in(gt0_loopback_in),
        .gt0_rxbufreset_in(gt0_rxbufreset_in),
        .gt0_rxbufstatus_out(gt0_rxbufstatus_out),
        .gt0_rxbyteisaligned_out(gt0_rxbyteisaligned_out),
        .gt0_rxbyterealign_out(gt0_rxbyterealign_out),
        .gt0_rxcdrhold_in(gt0_rxcdrhold_in),
        .gt0_rxchariscomma_out(gt0_rxchariscomma_out),
        .gt0_rxcharisk_out(gt0_rxcharisk_out),
        .gt0_rxcommadet_out(gt0_rxcommadet_out),
        .gt0_rxdata_out(gt0_rxdata_out),
        .gt0_rxdfelpmreset_in(gt0_rxdfelpmreset_in),
        .gt0_rxdisperr_out(gt0_rxdisperr_out),
        .gt0_rxlpmen_in(gt0_rxlpmen_in),
        .gt0_rxmcommaalignen_in(gt0_rxmcommaalignen_in),
        .gt0_rxmonitorout_out(gt0_rxmonitorout_out),
        .gt0_rxmonitorsel_in(gt0_rxmonitorsel_in),
        .gt0_rxnotintable_out(gt0_rxnotintable_out),
        .gt0_rxoutclk_out(gt0_rxoutclk_out),
        .gt0_rxoutclkfabric_out(gt0_rxoutclkfabric_out),
        .gt0_rxpcommaalignen_in(gt0_rxpcommaalignen_in),
        .gt0_rxpcsreset_in(gt0_rxpcsreset_in),
        .gt0_rxpd_in(gt0_rxpd_in),
        .gt0_rxpmareset_in(gt0_rxpmareset_in),
        .gt0_rxpolarity_in(gt0_rxpolarity_in),
        .gt0_rxprbscntreset_in(gt0_rxprbscntreset_in),
        .gt0_rxprbserr_out(gt0_rxprbserr_out),
        .gt0_rxprbssel_in(gt0_rxprbssel_in),
        .gt0_rxresetdone_out(gt0_rxresetdone_out),
        .gt0_rxstatus_out(gt0_rxstatus_out),
        .gt0_rxsysclksel_in(gt0_rxsysclksel_in),
        .gt0_rxuserrdy_in(gt0_rxuserrdy_in),
        .gt0_rxusrclk2_in(gt0_rxusrclk2_in),
        .gt0_rxusrclk_in(gt0_rxusrclk_in),
        .gt0_txbufstatus_out(gt0_txbufstatus_out),
        .gt0_txcharisk_in(gt0_txcharisk_in),
        .gt0_txdata_in(gt0_txdata_in),
        .gt0_txdiffctrl_in(gt0_txdiffctrl_in),
        .gt0_txinhibit_in(gt0_txinhibit_in),
        .gt0_txoutclk_out(gt0_txoutclk_out),
        .gt0_txoutclkfabric_out(gt0_txoutclkfabric_out),
        .gt0_txoutclkpcs_out(gt0_txoutclkpcs_out),
        .gt0_txpcsreset_in(gt0_txpcsreset_in),
        .gt0_txpd_in(gt0_txpd_in),
        .gt0_txpmareset_in(gt0_txpmareset_in),
        .gt0_txpolarity_in(gt0_txpolarity_in),
        .gt0_txpostcursor_in(gt0_txpostcursor_in),
        .gt0_txprbsforceerr_in(gt0_txprbsforceerr_in),
        .gt0_txprbssel_in(gt0_txprbssel_in),
        .gt0_txprecursor_in(gt0_txprecursor_in),
        .gt0_txresetdone_out(gt0_txresetdone_out),
        .gt0_txsysclksel_in(gt0_txsysclksel_in),
        .gt0_txuserrdy_in(gt0_txuserrdy_in),
        .gt0_txusrclk2_in(gt0_txusrclk2_in),
        .gt0_txusrclk_in(gt0_txusrclk_in),
        .gt1_cpllfbclklost_out(gt1_cpllfbclklost_out),
        .gt1_cplllock_out(gt1_cplllock_out),
        .gt1_cplllockdetclk_in(gt1_cplllockdetclk_in),
        .gt1_cpllpd_in(gt1_cpllpd_in),
        .gt1_cpllreset_in(gt1_cpllreset_in),
        .gt1_dmonitorout_out(gt1_dmonitorout_out),
        .gt1_drpaddr_in(gt1_drpaddr_in),
        .gt1_drpclk_in(gt1_drpclk_in),
        .gt1_drpdi_in(gt1_drpdi_in),
        .gt1_drpdo_out(gt1_drpdo_out),
        .gt1_drpen_in(gt1_drpen_in),
        .gt1_drprdy_out(gt1_drprdy_out),
        .gt1_drpwe_in(gt1_drpwe_in),
        .gt1_eyescandataerror_out(gt1_eyescandataerror_out),
        .gt1_eyescanreset_in(gt1_eyescanreset_in),
        .gt1_eyescantrigger_in(gt1_eyescantrigger_in),
        .gt1_gtnorthrefclk0_in(gt1_gtnorthrefclk0_in),
        .gt1_gtnorthrefclk1_in(gt1_gtnorthrefclk1_in),
        .gt1_gtrefclk0_in(gt1_gtrefclk0_in),
        .gt1_gtrefclk1_in(gt1_gtrefclk1_in),
        .gt1_gtrxreset_in(gt1_gtrxreset_in),
        .gt1_gtsouthrefclk0_in(gt1_gtsouthrefclk0_in),
        .gt1_gtsouthrefclk1_in(gt1_gtsouthrefclk1_in),
        .gt1_gttxreset_in(gt1_gttxreset_in),
        .gt1_gtxrxn_in(gt1_gtxrxn_in),
        .gt1_gtxrxp_in(gt1_gtxrxp_in),
        .gt1_gtxtxn_out(gt1_gtxtxn_out),
        .gt1_gtxtxp_out(gt1_gtxtxp_out),
        .gt1_loopback_in(gt1_loopback_in),
        .gt1_rxbufreset_in(gt1_rxbufreset_in),
        .gt1_rxbufstatus_out(gt1_rxbufstatus_out),
        .gt1_rxbyteisaligned_out(gt1_rxbyteisaligned_out),
        .gt1_rxbyterealign_out(gt1_rxbyterealign_out),
        .gt1_rxcdrhold_in(gt1_rxcdrhold_in),
        .gt1_rxchariscomma_out(gt1_rxchariscomma_out),
        .gt1_rxcharisk_out(gt1_rxcharisk_out),
        .gt1_rxcommadet_out(gt1_rxcommadet_out),
        .gt1_rxdata_out(gt1_rxdata_out),
        .gt1_rxdfelpmreset_in(gt1_rxdfelpmreset_in),
        .gt1_rxdisperr_out(gt1_rxdisperr_out),
        .gt1_rxlpmen_in(gt1_rxlpmen_in),
        .gt1_rxmcommaalignen_in(gt1_rxmcommaalignen_in),
        .gt1_rxmonitorout_out(gt1_rxmonitorout_out),
        .gt1_rxmonitorsel_in(gt1_rxmonitorsel_in),
        .gt1_rxnotintable_out(gt1_rxnotintable_out),
        .gt1_rxoutclk_out(gt1_rxoutclk_out),
        .gt1_rxoutclkfabric_out(gt1_rxoutclkfabric_out),
        .gt1_rxpcommaalignen_in(gt1_rxpcommaalignen_in),
        .gt1_rxpcsreset_in(gt1_rxpcsreset_in),
        .gt1_rxpd_in(gt1_rxpd_in),
        .gt1_rxpmareset_in(gt1_rxpmareset_in),
        .gt1_rxpolarity_in(gt1_rxpolarity_in),
        .gt1_rxprbscntreset_in(gt1_rxprbscntreset_in),
        .gt1_rxprbserr_out(gt1_rxprbserr_out),
        .gt1_rxprbssel_in(gt1_rxprbssel_in),
        .gt1_rxresetdone_out(gt1_rxresetdone_out),
        .gt1_rxstatus_out(gt1_rxstatus_out),
        .gt1_rxsysclksel_in(gt1_rxsysclksel_in),
        .gt1_rxuserrdy_in(gt1_rxuserrdy_in),
        .gt1_rxusrclk2_in(gt1_rxusrclk2_in),
        .gt1_rxusrclk_in(gt1_rxusrclk_in),
        .gt1_txbufstatus_out(gt1_txbufstatus_out),
        .gt1_txcharisk_in(gt1_txcharisk_in),
        .gt1_txdata_in(gt1_txdata_in),
        .gt1_txdiffctrl_in(gt1_txdiffctrl_in),
        .gt1_txinhibit_in(gt1_txinhibit_in),
        .gt1_txoutclk_out(gt1_txoutclk_out),
        .gt1_txoutclkfabric_out(gt1_txoutclkfabric_out),
        .gt1_txoutclkpcs_out(gt1_txoutclkpcs_out),
        .gt1_txpcsreset_in(gt1_txpcsreset_in),
        .gt1_txpd_in(gt1_txpd_in),
        .gt1_txpmareset_in(gt1_txpmareset_in),
        .gt1_txpolarity_in(gt1_txpolarity_in),
        .gt1_txpostcursor_in(gt1_txpostcursor_in),
        .gt1_txprbsforceerr_in(gt1_txprbsforceerr_in),
        .gt1_txprbssel_in(gt1_txprbssel_in),
        .gt1_txprecursor_in(gt1_txprecursor_in),
        .gt1_txresetdone_out(gt1_txresetdone_out),
        .gt1_txsysclksel_in(gt1_txsysclksel_in),
        .gt1_txuserrdy_in(gt1_txuserrdy_in),
        .gt1_txusrclk2_in(gt1_txusrclk2_in),
        .gt1_txusrclk_in(gt1_txusrclk_in),
        .gt2_cpllfbclklost_out(gt2_cpllfbclklost_out),
        .gt2_cplllock_out(gt2_cplllock_out),
        .gt2_cplllockdetclk_in(gt2_cplllockdetclk_in),
        .gt2_cpllpd_in(gt2_cpllpd_in),
        .gt2_cpllreset_in(gt2_cpllreset_in),
        .gt2_dmonitorout_out(gt2_dmonitorout_out),
        .gt2_drpaddr_in(gt2_drpaddr_in),
        .gt2_drpclk_in(gt2_drpclk_in),
        .gt2_drpdi_in(gt2_drpdi_in),
        .gt2_drpdo_out(gt2_drpdo_out),
        .gt2_drpen_in(gt2_drpen_in),
        .gt2_drprdy_out(gt2_drprdy_out),
        .gt2_drpwe_in(gt2_drpwe_in),
        .gt2_eyescandataerror_out(gt2_eyescandataerror_out),
        .gt2_eyescanreset_in(gt2_eyescanreset_in),
        .gt2_eyescantrigger_in(gt2_eyescantrigger_in),
        .gt2_gtnorthrefclk0_in(gt2_gtnorthrefclk0_in),
        .gt2_gtnorthrefclk1_in(gt2_gtnorthrefclk1_in),
        .gt2_gtrefclk0_in(gt2_gtrefclk0_in),
        .gt2_gtrefclk1_in(gt2_gtrefclk1_in),
        .gt2_gtrxreset_in(gt2_gtrxreset_in),
        .gt2_gtsouthrefclk0_in(gt2_gtsouthrefclk0_in),
        .gt2_gtsouthrefclk1_in(gt2_gtsouthrefclk1_in),
        .gt2_gttxreset_in(gt2_gttxreset_in),
        .gt2_gtxrxn_in(gt2_gtxrxn_in),
        .gt2_gtxrxp_in(gt2_gtxrxp_in),
        .gt2_gtxtxn_out(gt2_gtxtxn_out),
        .gt2_gtxtxp_out(gt2_gtxtxp_out),
        .gt2_loopback_in(gt2_loopback_in),
        .gt2_rxbufreset_in(gt2_rxbufreset_in),
        .gt2_rxbufstatus_out(gt2_rxbufstatus_out),
        .gt2_rxbyteisaligned_out(gt2_rxbyteisaligned_out),
        .gt2_rxbyterealign_out(gt2_rxbyterealign_out),
        .gt2_rxcdrhold_in(gt2_rxcdrhold_in),
        .gt2_rxchariscomma_out(gt2_rxchariscomma_out),
        .gt2_rxcharisk_out(gt2_rxcharisk_out),
        .gt2_rxcommadet_out(gt2_rxcommadet_out),
        .gt2_rxdata_out(gt2_rxdata_out),
        .gt2_rxdfelpmreset_in(gt2_rxdfelpmreset_in),
        .gt2_rxdisperr_out(gt2_rxdisperr_out),
        .gt2_rxlpmen_in(gt2_rxlpmen_in),
        .gt2_rxmcommaalignen_in(gt2_rxmcommaalignen_in),
        .gt2_rxmonitorout_out(gt2_rxmonitorout_out),
        .gt2_rxmonitorsel_in(gt2_rxmonitorsel_in),
        .gt2_rxnotintable_out(gt2_rxnotintable_out),
        .gt2_rxoutclk_out(gt2_rxoutclk_out),
        .gt2_rxoutclkfabric_out(gt2_rxoutclkfabric_out),
        .gt2_rxpcommaalignen_in(gt2_rxpcommaalignen_in),
        .gt2_rxpcsreset_in(gt2_rxpcsreset_in),
        .gt2_rxpd_in(gt2_rxpd_in),
        .gt2_rxpmareset_in(gt2_rxpmareset_in),
        .gt2_rxpolarity_in(gt2_rxpolarity_in),
        .gt2_rxprbscntreset_in(gt2_rxprbscntreset_in),
        .gt2_rxprbserr_out(gt2_rxprbserr_out),
        .gt2_rxprbssel_in(gt2_rxprbssel_in),
        .gt2_rxresetdone_out(gt2_rxresetdone_out),
        .gt2_rxstatus_out(gt2_rxstatus_out),
        .gt2_rxsysclksel_in(gt2_rxsysclksel_in),
        .gt2_rxuserrdy_in(gt2_rxuserrdy_in),
        .gt2_rxusrclk2_in(gt2_rxusrclk2_in),
        .gt2_rxusrclk_in(gt2_rxusrclk_in),
        .gt2_txbufstatus_out(gt2_txbufstatus_out),
        .gt2_txcharisk_in(gt2_txcharisk_in),
        .gt2_txdata_in(gt2_txdata_in),
        .gt2_txdiffctrl_in(gt2_txdiffctrl_in),
        .gt2_txinhibit_in(gt2_txinhibit_in),
        .gt2_txoutclk_out(gt2_txoutclk_out),
        .gt2_txoutclkfabric_out(gt2_txoutclkfabric_out),
        .gt2_txoutclkpcs_out(gt2_txoutclkpcs_out),
        .gt2_txpcsreset_in(gt2_txpcsreset_in),
        .gt2_txpd_in(gt2_txpd_in),
        .gt2_txpmareset_in(gt2_txpmareset_in),
        .gt2_txpolarity_in(gt2_txpolarity_in),
        .gt2_txpostcursor_in(gt2_txpostcursor_in),
        .gt2_txprbsforceerr_in(gt2_txprbsforceerr_in),
        .gt2_txprbssel_in(gt2_txprbssel_in),
        .gt2_txprecursor_in(gt2_txprecursor_in),
        .gt2_txresetdone_out(gt2_txresetdone_out),
        .gt2_txsysclksel_in(gt2_txsysclksel_in),
        .gt2_txuserrdy_in(gt2_txuserrdy_in),
        .gt2_txusrclk2_in(gt2_txusrclk2_in),
        .gt2_txusrclk_in(gt2_txusrclk_in),
        .gt3_cpllfbclklost_out(gt3_cpllfbclklost_out),
        .gt3_cplllock_out(gt3_cplllock_out),
        .gt3_cplllockdetclk_in(gt3_cplllockdetclk_in),
        .gt3_cpllpd_in(gt3_cpllpd_in),
        .gt3_cpllreset_in(gt3_cpllreset_in),
        .gt3_dmonitorout_out(gt3_dmonitorout_out),
        .gt3_drpaddr_in(gt3_drpaddr_in),
        .gt3_drpclk_in(gt3_drpclk_in),
        .gt3_drpdi_in(gt3_drpdi_in),
        .gt3_drpdo_out(gt3_drpdo_out),
        .gt3_drpen_in(gt3_drpen_in),
        .gt3_drprdy_out(gt3_drprdy_out),
        .gt3_drpwe_in(gt3_drpwe_in),
        .gt3_eyescandataerror_out(gt3_eyescandataerror_out),
        .gt3_eyescanreset_in(gt3_eyescanreset_in),
        .gt3_eyescantrigger_in(gt3_eyescantrigger_in),
        .gt3_gtnorthrefclk0_in(gt3_gtnorthrefclk0_in),
        .gt3_gtnorthrefclk1_in(gt3_gtnorthrefclk1_in),
        .gt3_gtrefclk0_in(gt3_gtrefclk0_in),
        .gt3_gtrefclk1_in(gt3_gtrefclk1_in),
        .gt3_gtrxreset_in(gt3_gtrxreset_in),
        .gt3_gtsouthrefclk0_in(gt3_gtsouthrefclk0_in),
        .gt3_gtsouthrefclk1_in(gt3_gtsouthrefclk1_in),
        .gt3_gttxreset_in(gt3_gttxreset_in),
        .gt3_gtxrxn_in(gt3_gtxrxn_in),
        .gt3_gtxrxp_in(gt3_gtxrxp_in),
        .gt3_gtxtxn_out(gt3_gtxtxn_out),
        .gt3_gtxtxp_out(gt3_gtxtxp_out),
        .gt3_loopback_in(gt3_loopback_in),
        .gt3_rxbufreset_in(gt3_rxbufreset_in),
        .gt3_rxbufstatus_out(gt3_rxbufstatus_out),
        .gt3_rxbyteisaligned_out(gt3_rxbyteisaligned_out),
        .gt3_rxbyterealign_out(gt3_rxbyterealign_out),
        .gt3_rxcdrhold_in(gt3_rxcdrhold_in),
        .gt3_rxchariscomma_out(gt3_rxchariscomma_out),
        .gt3_rxcharisk_out(gt3_rxcharisk_out),
        .gt3_rxcommadet_out(gt3_rxcommadet_out),
        .gt3_rxdata_out(gt3_rxdata_out),
        .gt3_rxdfelpmreset_in(gt3_rxdfelpmreset_in),
        .gt3_rxdisperr_out(gt3_rxdisperr_out),
        .gt3_rxlpmen_in(gt3_rxlpmen_in),
        .gt3_rxmcommaalignen_in(gt3_rxmcommaalignen_in),
        .gt3_rxmonitorout_out(gt3_rxmonitorout_out),
        .gt3_rxmonitorsel_in(gt3_rxmonitorsel_in),
        .gt3_rxnotintable_out(gt3_rxnotintable_out),
        .gt3_rxoutclk_out(gt3_rxoutclk_out),
        .gt3_rxoutclkfabric_out(gt3_rxoutclkfabric_out),
        .gt3_rxpcommaalignen_in(gt3_rxpcommaalignen_in),
        .gt3_rxpcsreset_in(gt3_rxpcsreset_in),
        .gt3_rxpd_in(gt3_rxpd_in),
        .gt3_rxpmareset_in(gt3_rxpmareset_in),
        .gt3_rxpolarity_in(gt3_rxpolarity_in),
        .gt3_rxprbscntreset_in(gt3_rxprbscntreset_in),
        .gt3_rxprbserr_out(gt3_rxprbserr_out),
        .gt3_rxprbssel_in(gt3_rxprbssel_in),
        .gt3_rxresetdone_out(gt3_rxresetdone_out),
        .gt3_rxstatus_out(gt3_rxstatus_out),
        .gt3_rxsysclksel_in(gt3_rxsysclksel_in),
        .gt3_rxuserrdy_in(gt3_rxuserrdy_in),
        .gt3_rxusrclk2_in(gt3_rxusrclk2_in),
        .gt3_rxusrclk_in(gt3_rxusrclk_in),
        .gt3_txbufstatus_out(gt3_txbufstatus_out),
        .gt3_txcharisk_in(gt3_txcharisk_in),
        .gt3_txdata_in(gt3_txdata_in),
        .gt3_txdiffctrl_in(gt3_txdiffctrl_in),
        .gt3_txinhibit_in(gt3_txinhibit_in),
        .gt3_txoutclk_out(gt3_txoutclk_out),
        .gt3_txoutclkfabric_out(gt3_txoutclkfabric_out),
        .gt3_txoutclkpcs_out(gt3_txoutclkpcs_out),
        .gt3_txpcsreset_in(gt3_txpcsreset_in),
        .gt3_txpd_in(gt3_txpd_in),
        .gt3_txpmareset_in(gt3_txpmareset_in),
        .gt3_txpolarity_in(gt3_txpolarity_in),
        .gt3_txpostcursor_in(gt3_txpostcursor_in),
        .gt3_txprbsforceerr_in(gt3_txprbsforceerr_in),
        .gt3_txprbssel_in(gt3_txprbssel_in),
        .gt3_txprecursor_in(gt3_txprecursor_in),
        .gt3_txresetdone_out(gt3_txresetdone_out),
        .gt3_txsysclksel_in(gt3_txsysclksel_in),
        .gt3_txuserrdy_in(gt3_txuserrdy_in),
        .gt3_txusrclk2_in(gt3_txusrclk2_in),
        .gt3_txusrclk_in(gt3_txusrclk_in),
        .gt4_cpllfbclklost_out(gt4_cpllfbclklost_out),
        .gt4_cplllock_out(gt4_cplllock_out),
        .gt4_cplllockdetclk_in(gt4_cplllockdetclk_in),
        .gt4_cpllpd_in(gt4_cpllpd_in),
        .gt4_cpllreset_in(gt4_cpllreset_in),
        .gt4_dmonitorout_out(gt4_dmonitorout_out),
        .gt4_drpaddr_in(gt4_drpaddr_in),
        .gt4_drpclk_in(gt4_drpclk_in),
        .gt4_drpdi_in(gt4_drpdi_in),
        .gt4_drpdo_out(gt4_drpdo_out),
        .gt4_drpen_in(gt4_drpen_in),
        .gt4_drprdy_out(gt4_drprdy_out),
        .gt4_drpwe_in(gt4_drpwe_in),
        .gt4_eyescandataerror_out(gt4_eyescandataerror_out),
        .gt4_eyescanreset_in(gt4_eyescanreset_in),
        .gt4_eyescantrigger_in(gt4_eyescantrigger_in),
        .gt4_gtnorthrefclk0_in(gt4_gtnorthrefclk0_in),
        .gt4_gtnorthrefclk1_in(gt4_gtnorthrefclk1_in),
        .gt4_gtrefclk0_in(gt4_gtrefclk0_in),
        .gt4_gtrefclk1_in(gt4_gtrefclk1_in),
        .gt4_gtrxreset_in(gt4_gtrxreset_in),
        .gt4_gtsouthrefclk0_in(gt4_gtsouthrefclk0_in),
        .gt4_gtsouthrefclk1_in(gt4_gtsouthrefclk1_in),
        .gt4_gttxreset_in(gt4_gttxreset_in),
        .gt4_gtxrxn_in(gt4_gtxrxn_in),
        .gt4_gtxrxp_in(gt4_gtxrxp_in),
        .gt4_gtxtxn_out(gt4_gtxtxn_out),
        .gt4_gtxtxp_out(gt4_gtxtxp_out),
        .gt4_loopback_in(gt4_loopback_in),
        .gt4_rxbufreset_in(gt4_rxbufreset_in),
        .gt4_rxbufstatus_out(gt4_rxbufstatus_out),
        .gt4_rxbyteisaligned_out(gt4_rxbyteisaligned_out),
        .gt4_rxbyterealign_out(gt4_rxbyterealign_out),
        .gt4_rxcdrhold_in(gt4_rxcdrhold_in),
        .gt4_rxchariscomma_out(gt4_rxchariscomma_out),
        .gt4_rxcharisk_out(gt4_rxcharisk_out),
        .gt4_rxcommadet_out(gt4_rxcommadet_out),
        .gt4_rxdata_out(gt4_rxdata_out),
        .gt4_rxdfelpmreset_in(gt4_rxdfelpmreset_in),
        .gt4_rxdisperr_out(gt4_rxdisperr_out),
        .gt4_rxlpmen_in(gt4_rxlpmen_in),
        .gt4_rxmcommaalignen_in(gt4_rxmcommaalignen_in),
        .gt4_rxmonitorout_out(gt4_rxmonitorout_out),
        .gt4_rxmonitorsel_in(gt4_rxmonitorsel_in),
        .gt4_rxnotintable_out(gt4_rxnotintable_out),
        .gt4_rxoutclk_out(gt4_rxoutclk_out),
        .gt4_rxoutclkfabric_out(gt4_rxoutclkfabric_out),
        .gt4_rxpcommaalignen_in(gt4_rxpcommaalignen_in),
        .gt4_rxpcsreset_in(gt4_rxpcsreset_in),
        .gt4_rxpd_in(gt4_rxpd_in),
        .gt4_rxpmareset_in(gt4_rxpmareset_in),
        .gt4_rxpolarity_in(gt4_rxpolarity_in),
        .gt4_rxprbscntreset_in(gt4_rxprbscntreset_in),
        .gt4_rxprbserr_out(gt4_rxprbserr_out),
        .gt4_rxprbssel_in(gt4_rxprbssel_in),
        .gt4_rxresetdone_out(gt4_rxresetdone_out),
        .gt4_rxstatus_out(gt4_rxstatus_out),
        .gt4_rxsysclksel_in(gt4_rxsysclksel_in),
        .gt4_rxuserrdy_in(gt4_rxuserrdy_in),
        .gt4_rxusrclk2_in(gt4_rxusrclk2_in),
        .gt4_rxusrclk_in(gt4_rxusrclk_in),
        .gt4_txbufstatus_out(gt4_txbufstatus_out),
        .gt4_txcharisk_in(gt4_txcharisk_in),
        .gt4_txdata_in(gt4_txdata_in),
        .gt4_txdiffctrl_in(gt4_txdiffctrl_in),
        .gt4_txinhibit_in(gt4_txinhibit_in),
        .gt4_txoutclk_out(gt4_txoutclk_out),
        .gt4_txoutclkfabric_out(gt4_txoutclkfabric_out),
        .gt4_txoutclkpcs_out(gt4_txoutclkpcs_out),
        .gt4_txpcsreset_in(gt4_txpcsreset_in),
        .gt4_txpd_in(gt4_txpd_in),
        .gt4_txpmareset_in(gt4_txpmareset_in),
        .gt4_txpolarity_in(gt4_txpolarity_in),
        .gt4_txpostcursor_in(gt4_txpostcursor_in),
        .gt4_txprbsforceerr_in(gt4_txprbsforceerr_in),
        .gt4_txprbssel_in(gt4_txprbssel_in),
        .gt4_txprecursor_in(gt4_txprecursor_in),
        .gt4_txresetdone_out(gt4_txresetdone_out),
        .gt4_txsysclksel_in(gt4_txsysclksel_in),
        .gt4_txuserrdy_in(gt4_txuserrdy_in),
        .gt4_txusrclk2_in(gt4_txusrclk2_in),
        .gt4_txusrclk_in(gt4_txusrclk_in),
        .gt5_cpllfbclklost_out(gt5_cpllfbclklost_out),
        .gt5_cplllock_out(gt5_cplllock_out),
        .gt5_cplllockdetclk_in(gt5_cplllockdetclk_in),
        .gt5_cpllpd_in(gt5_cpllpd_in),
        .gt5_cpllreset_in(gt5_cpllreset_in),
        .gt5_dmonitorout_out(gt5_dmonitorout_out),
        .gt5_drpaddr_in(gt5_drpaddr_in),
        .gt5_drpclk_in(gt5_drpclk_in),
        .gt5_drpdi_in(gt5_drpdi_in),
        .gt5_drpdo_out(gt5_drpdo_out),
        .gt5_drpen_in(gt5_drpen_in),
        .gt5_drprdy_out(gt5_drprdy_out),
        .gt5_drpwe_in(gt5_drpwe_in),
        .gt5_eyescandataerror_out(gt5_eyescandataerror_out),
        .gt5_eyescanreset_in(gt5_eyescanreset_in),
        .gt5_eyescantrigger_in(gt5_eyescantrigger_in),
        .gt5_gtnorthrefclk0_in(gt5_gtnorthrefclk0_in),
        .gt5_gtnorthrefclk1_in(gt5_gtnorthrefclk1_in),
        .gt5_gtrefclk0_in(gt5_gtrefclk0_in),
        .gt5_gtrefclk1_in(gt5_gtrefclk1_in),
        .gt5_gtrxreset_in(gt5_gtrxreset_in),
        .gt5_gtsouthrefclk0_in(gt5_gtsouthrefclk0_in),
        .gt5_gtsouthrefclk1_in(gt5_gtsouthrefclk1_in),
        .gt5_gttxreset_in(gt5_gttxreset_in),
        .gt5_gtxrxn_in(gt5_gtxrxn_in),
        .gt5_gtxrxp_in(gt5_gtxrxp_in),
        .gt5_gtxtxn_out(gt5_gtxtxn_out),
        .gt5_gtxtxp_out(gt5_gtxtxp_out),
        .gt5_loopback_in(gt5_loopback_in),
        .gt5_rxbufreset_in(gt5_rxbufreset_in),
        .gt5_rxbufstatus_out(gt5_rxbufstatus_out),
        .gt5_rxbyteisaligned_out(gt5_rxbyteisaligned_out),
        .gt5_rxbyterealign_out(gt5_rxbyterealign_out),
        .gt5_rxcdrhold_in(gt5_rxcdrhold_in),
        .gt5_rxchariscomma_out(gt5_rxchariscomma_out),
        .gt5_rxcharisk_out(gt5_rxcharisk_out),
        .gt5_rxcommadet_out(gt5_rxcommadet_out),
        .gt5_rxdata_out(gt5_rxdata_out),
        .gt5_rxdfelpmreset_in(gt5_rxdfelpmreset_in),
        .gt5_rxdisperr_out(gt5_rxdisperr_out),
        .gt5_rxlpmen_in(gt5_rxlpmen_in),
        .gt5_rxmcommaalignen_in(gt5_rxmcommaalignen_in),
        .gt5_rxmonitorout_out(gt5_rxmonitorout_out),
        .gt5_rxmonitorsel_in(gt5_rxmonitorsel_in),
        .gt5_rxnotintable_out(gt5_rxnotintable_out),
        .gt5_rxoutclk_out(gt5_rxoutclk_out),
        .gt5_rxoutclkfabric_out(gt5_rxoutclkfabric_out),
        .gt5_rxpcommaalignen_in(gt5_rxpcommaalignen_in),
        .gt5_rxpcsreset_in(gt5_rxpcsreset_in),
        .gt5_rxpd_in(gt5_rxpd_in),
        .gt5_rxpmareset_in(gt5_rxpmareset_in),
        .gt5_rxpolarity_in(gt5_rxpolarity_in),
        .gt5_rxprbscntreset_in(gt5_rxprbscntreset_in),
        .gt5_rxprbserr_out(gt5_rxprbserr_out),
        .gt5_rxprbssel_in(gt5_rxprbssel_in),
        .gt5_rxresetdone_out(gt5_rxresetdone_out),
        .gt5_rxstatus_out(gt5_rxstatus_out),
        .gt5_rxsysclksel_in(gt5_rxsysclksel_in),
        .gt5_rxuserrdy_in(gt5_rxuserrdy_in),
        .gt5_rxusrclk2_in(gt5_rxusrclk2_in),
        .gt5_rxusrclk_in(gt5_rxusrclk_in),
        .gt5_txbufstatus_out(gt5_txbufstatus_out),
        .gt5_txcharisk_in(gt5_txcharisk_in),
        .gt5_txdata_in(gt5_txdata_in),
        .gt5_txdiffctrl_in(gt5_txdiffctrl_in),
        .gt5_txinhibit_in(gt5_txinhibit_in),
        .gt5_txoutclk_out(gt5_txoutclk_out),
        .gt5_txoutclkfabric_out(gt5_txoutclkfabric_out),
        .gt5_txoutclkpcs_out(gt5_txoutclkpcs_out),
        .gt5_txpcsreset_in(gt5_txpcsreset_in),
        .gt5_txpd_in(gt5_txpd_in),
        .gt5_txpmareset_in(gt5_txpmareset_in),
        .gt5_txpolarity_in(gt5_txpolarity_in),
        .gt5_txpostcursor_in(gt5_txpostcursor_in),
        .gt5_txprbsforceerr_in(gt5_txprbsforceerr_in),
        .gt5_txprbssel_in(gt5_txprbssel_in),
        .gt5_txprecursor_in(gt5_txprecursor_in),
        .gt5_txresetdone_out(gt5_txresetdone_out),
        .gt5_txsysclksel_in(gt5_txsysclksel_in),
        .gt5_txuserrdy_in(gt5_txuserrdy_in),
        .gt5_txusrclk2_in(gt5_txusrclk2_in),
        .gt5_txusrclk_in(gt5_txusrclk_in),
        .gt6_cpllfbclklost_out(gt6_cpllfbclklost_out),
        .gt6_cplllock_out(gt6_cplllock_out),
        .gt6_cplllockdetclk_in(gt6_cplllockdetclk_in),
        .gt6_cpllpd_in(gt6_cpllpd_in),
        .gt6_cpllreset_in(gt6_cpllreset_in),
        .gt6_dmonitorout_out(gt6_dmonitorout_out),
        .gt6_drpaddr_in(gt6_drpaddr_in),
        .gt6_drpclk_in(gt6_drpclk_in),
        .gt6_drpdi_in(gt6_drpdi_in),
        .gt6_drpdo_out(gt6_drpdo_out),
        .gt6_drpen_in(gt6_drpen_in),
        .gt6_drprdy_out(gt6_drprdy_out),
        .gt6_drpwe_in(gt6_drpwe_in),
        .gt6_eyescandataerror_out(gt6_eyescandataerror_out),
        .gt6_eyescanreset_in(gt6_eyescanreset_in),
        .gt6_eyescantrigger_in(gt6_eyescantrigger_in),
        .gt6_gtnorthrefclk0_in(gt6_gtnorthrefclk0_in),
        .gt6_gtnorthrefclk1_in(gt6_gtnorthrefclk1_in),
        .gt6_gtrefclk0_in(gt6_gtrefclk0_in),
        .gt6_gtrefclk1_in(gt6_gtrefclk1_in),
        .gt6_gtrxreset_in(gt6_gtrxreset_in),
        .gt6_gtsouthrefclk0_in(gt6_gtsouthrefclk0_in),
        .gt6_gtsouthrefclk1_in(gt6_gtsouthrefclk1_in),
        .gt6_gttxreset_in(gt6_gttxreset_in),
        .gt6_gtxrxn_in(gt6_gtxrxn_in),
        .gt6_gtxrxp_in(gt6_gtxrxp_in),
        .gt6_gtxtxn_out(gt6_gtxtxn_out),
        .gt6_gtxtxp_out(gt6_gtxtxp_out),
        .gt6_loopback_in(gt6_loopback_in),
        .gt6_rxbufreset_in(gt6_rxbufreset_in),
        .gt6_rxbufstatus_out(gt6_rxbufstatus_out),
        .gt6_rxbyteisaligned_out(gt6_rxbyteisaligned_out),
        .gt6_rxbyterealign_out(gt6_rxbyterealign_out),
        .gt6_rxcdrhold_in(gt6_rxcdrhold_in),
        .gt6_rxchariscomma_out(gt6_rxchariscomma_out),
        .gt6_rxcharisk_out(gt6_rxcharisk_out),
        .gt6_rxcommadet_out(gt6_rxcommadet_out),
        .gt6_rxdata_out(gt6_rxdata_out),
        .gt6_rxdfelpmreset_in(gt6_rxdfelpmreset_in),
        .gt6_rxdisperr_out(gt6_rxdisperr_out),
        .gt6_rxlpmen_in(gt6_rxlpmen_in),
        .gt6_rxmcommaalignen_in(gt6_rxmcommaalignen_in),
        .gt6_rxmonitorout_out(gt6_rxmonitorout_out),
        .gt6_rxmonitorsel_in(gt6_rxmonitorsel_in),
        .gt6_rxnotintable_out(gt6_rxnotintable_out),
        .gt6_rxoutclk_out(gt6_rxoutclk_out),
        .gt6_rxoutclkfabric_out(gt6_rxoutclkfabric_out),
        .gt6_rxpcommaalignen_in(gt6_rxpcommaalignen_in),
        .gt6_rxpcsreset_in(gt6_rxpcsreset_in),
        .gt6_rxpd_in(gt6_rxpd_in),
        .gt6_rxpmareset_in(gt6_rxpmareset_in),
        .gt6_rxpolarity_in(gt6_rxpolarity_in),
        .gt6_rxprbscntreset_in(gt6_rxprbscntreset_in),
        .gt6_rxprbserr_out(gt6_rxprbserr_out),
        .gt6_rxprbssel_in(gt6_rxprbssel_in),
        .gt6_rxresetdone_out(gt6_rxresetdone_out),
        .gt6_rxstatus_out(gt6_rxstatus_out),
        .gt6_rxsysclksel_in(gt6_rxsysclksel_in),
        .gt6_rxuserrdy_in(gt6_rxuserrdy_in),
        .gt6_rxusrclk2_in(gt6_rxusrclk2_in),
        .gt6_rxusrclk_in(gt6_rxusrclk_in),
        .gt6_txbufstatus_out(gt6_txbufstatus_out),
        .gt6_txcharisk_in(gt6_txcharisk_in),
        .gt6_txdata_in(gt6_txdata_in),
        .gt6_txdiffctrl_in(gt6_txdiffctrl_in),
        .gt6_txinhibit_in(gt6_txinhibit_in),
        .gt6_txoutclk_out(gt6_txoutclk_out),
        .gt6_txoutclkfabric_out(gt6_txoutclkfabric_out),
        .gt6_txoutclkpcs_out(gt6_txoutclkpcs_out),
        .gt6_txpcsreset_in(gt6_txpcsreset_in),
        .gt6_txpd_in(gt6_txpd_in),
        .gt6_txpmareset_in(gt6_txpmareset_in),
        .gt6_txpolarity_in(gt6_txpolarity_in),
        .gt6_txpostcursor_in(gt6_txpostcursor_in),
        .gt6_txprbsforceerr_in(gt6_txprbsforceerr_in),
        .gt6_txprbssel_in(gt6_txprbssel_in),
        .gt6_txprecursor_in(gt6_txprecursor_in),
        .gt6_txresetdone_out(gt6_txresetdone_out),
        .gt6_txsysclksel_in(gt6_txsysclksel_in),
        .gt6_txuserrdy_in(gt6_txuserrdy_in),
        .gt6_txusrclk2_in(gt6_txusrclk2_in),
        .gt6_txusrclk_in(gt6_txusrclk_in),
        .gt7_cpllfbclklost_out(gt7_cpllfbclklost_out),
        .gt7_cplllock_out(gt7_cplllock_out),
        .gt7_cplllockdetclk_in(gt7_cplllockdetclk_in),
        .gt7_cpllpd_in(gt7_cpllpd_in),
        .gt7_cpllreset_in(gt7_cpllreset_in),
        .gt7_dmonitorout_out(gt7_dmonitorout_out),
        .gt7_drpaddr_in(gt7_drpaddr_in),
        .gt7_drpclk_in(gt7_drpclk_in),
        .gt7_drpdi_in(gt7_drpdi_in),
        .gt7_drpdo_out(gt7_drpdo_out),
        .gt7_drpen_in(gt7_drpen_in),
        .gt7_drprdy_out(gt7_drprdy_out),
        .gt7_drpwe_in(gt7_drpwe_in),
        .gt7_eyescandataerror_out(gt7_eyescandataerror_out),
        .gt7_eyescanreset_in(gt7_eyescanreset_in),
        .gt7_eyescantrigger_in(gt7_eyescantrigger_in),
        .gt7_gtnorthrefclk0_in(gt7_gtnorthrefclk0_in),
        .gt7_gtnorthrefclk1_in(gt7_gtnorthrefclk1_in),
        .gt7_gtrefclk0_in(gt7_gtrefclk0_in),
        .gt7_gtrefclk1_in(gt7_gtrefclk1_in),
        .gt7_gtrxreset_in(gt7_gtrxreset_in),
        .gt7_gtsouthrefclk0_in(gt7_gtsouthrefclk0_in),
        .gt7_gtsouthrefclk1_in(gt7_gtsouthrefclk1_in),
        .gt7_gttxreset_in(gt7_gttxreset_in),
        .gt7_gtxrxn_in(gt7_gtxrxn_in),
        .gt7_gtxrxp_in(gt7_gtxrxp_in),
        .gt7_gtxtxn_out(gt7_gtxtxn_out),
        .gt7_gtxtxp_out(gt7_gtxtxp_out),
        .gt7_loopback_in(gt7_loopback_in),
        .gt7_rxbufreset_in(gt7_rxbufreset_in),
        .gt7_rxbufstatus_out(gt7_rxbufstatus_out),
        .gt7_rxbyteisaligned_out(gt7_rxbyteisaligned_out),
        .gt7_rxbyterealign_out(gt7_rxbyterealign_out),
        .gt7_rxcdrhold_in(gt7_rxcdrhold_in),
        .gt7_rxchariscomma_out(gt7_rxchariscomma_out),
        .gt7_rxcharisk_out(gt7_rxcharisk_out),
        .gt7_rxcommadet_out(gt7_rxcommadet_out),
        .gt7_rxdata_out(gt7_rxdata_out),
        .gt7_rxdfelpmreset_in(gt7_rxdfelpmreset_in),
        .gt7_rxdisperr_out(gt7_rxdisperr_out),
        .gt7_rxlpmen_in(gt7_rxlpmen_in),
        .gt7_rxmcommaalignen_in(gt7_rxmcommaalignen_in),
        .gt7_rxmonitorout_out(gt7_rxmonitorout_out),
        .gt7_rxmonitorsel_in(gt7_rxmonitorsel_in),
        .gt7_rxnotintable_out(gt7_rxnotintable_out),
        .gt7_rxoutclk_out(gt7_rxoutclk_out),
        .gt7_rxoutclkfabric_out(gt7_rxoutclkfabric_out),
        .gt7_rxpcommaalignen_in(gt7_rxpcommaalignen_in),
        .gt7_rxpcsreset_in(gt7_rxpcsreset_in),
        .gt7_rxpd_in(gt7_rxpd_in),
        .gt7_rxpmareset_in(gt7_rxpmareset_in),
        .gt7_rxpolarity_in(gt7_rxpolarity_in),
        .gt7_rxprbscntreset_in(gt7_rxprbscntreset_in),
        .gt7_rxprbserr_out(gt7_rxprbserr_out),
        .gt7_rxprbssel_in(gt7_rxprbssel_in),
        .gt7_rxresetdone_out(gt7_rxresetdone_out),
        .gt7_rxstatus_out(gt7_rxstatus_out),
        .gt7_rxsysclksel_in(gt7_rxsysclksel_in),
        .gt7_rxuserrdy_in(gt7_rxuserrdy_in),
        .gt7_rxusrclk2_in(gt7_rxusrclk2_in),
        .gt7_rxusrclk_in(gt7_rxusrclk_in),
        .gt7_txbufstatus_out(gt7_txbufstatus_out),
        .gt7_txcharisk_in(gt7_txcharisk_in),
        .gt7_txdata_in(gt7_txdata_in),
        .gt7_txdiffctrl_in(gt7_txdiffctrl_in),
        .gt7_txinhibit_in(gt7_txinhibit_in),
        .gt7_txoutclk_out(gt7_txoutclk_out),
        .gt7_txoutclkfabric_out(gt7_txoutclkfabric_out),
        .gt7_txoutclkpcs_out(gt7_txoutclkpcs_out),
        .gt7_txpcsreset_in(gt7_txpcsreset_in),
        .gt7_txpd_in(gt7_txpd_in),
        .gt7_txpmareset_in(gt7_txpmareset_in),
        .gt7_txpolarity_in(gt7_txpolarity_in),
        .gt7_txpostcursor_in(gt7_txpostcursor_in),
        .gt7_txprbsforceerr_in(gt7_txprbsforceerr_in),
        .gt7_txprbssel_in(gt7_txprbssel_in),
        .gt7_txprecursor_in(gt7_txprecursor_in),
        .gt7_txresetdone_out(gt7_txresetdone_out),
        .gt7_txsysclksel_in(gt7_txsysclksel_in),
        .gt7_txuserrdy_in(gt7_txuserrdy_in),
        .gt7_txusrclk2_in(gt7_txusrclk2_in),
        .gt7_txusrclk_in(gt7_txusrclk_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_GT
   (gt0_cpllfbclklost_out,
    gt0_cplllock_out,
    gt0_drprdy_out,
    gt0_eyescandataerror_out,
    gt0_gtxtxn_out,
    gt0_gtxtxp_out,
    gt0_rxbyteisaligned_out,
    gt0_rxbyterealign_out,
    gt0_rxcommadet_out,
    gt0_rxoutclk_out,
    gt0_rxoutclkfabric_out,
    gt0_rxprbserr_out,
    gt0_rxresetdone_out,
    gt0_txoutclk_out,
    gt0_txoutclkfabric_out,
    gt0_txoutclkpcs_out,
    gt0_txresetdone_out,
    gt0_drpdo_out,
    gt0_txbufstatus_out,
    gt0_rxbufstatus_out,
    gt0_rxstatus_out,
    gt0_rxdata_out,
    gt0_rxmonitorout_out,
    gt0_dmonitorout_out,
    gt0_rxchariscomma_out,
    gt0_rxcharisk_out,
    gt0_rxdisperr_out,
    gt0_rxnotintable_out,
    gt0_cplllockdetclk_in,
    cpllpd_in13_out,
    cpllreset_in12_out,
    gt0_drpclk_in,
    gt0_drpen_in,
    gt0_drpwe_in,
    gt0_eyescanreset_in,
    gt0_eyescantrigger_in,
    gt0_gtnorthrefclk0_in,
    gt0_gtnorthrefclk1_in,
    gt0_gtrefclk0_in,
    gt0_gtrefclk1_in,
    SR,
    gt0_gtsouthrefclk0_in,
    gt0_gtsouthrefclk1_in,
    gt0_gttxreset_in21_out,
    gt0_gtxrxn_in,
    gt0_gtxrxp_in,
    GT0_QPLLOUTCLK_IN,
    GT0_QPLLOUTREFCLK_IN,
    gt0_rxbufreset_in,
    gt0_rxcdrhold_in,
    gt0_rxdfelpmreset_in,
    gt0_rxlpmen_in,
    gt0_rxmcommaalignen_in,
    gt0_rxpcommaalignen_in,
    gt0_rxpcsreset_in,
    gt0_rxpmareset_in,
    gt0_rxpolarity_in,
    gt0_rxprbscntreset_in,
    gt0_rxuserrdy_in15_out,
    gt0_rxusrclk_in,
    gt0_rxusrclk2_in,
    gt0_txinhibit_in,
    gt0_txpcsreset_in,
    gt0_txpmareset_in,
    gt0_txpolarity_in,
    gt0_txprbsforceerr_in,
    gt0_txuserrdy_in14_out,
    gt0_txusrclk_in,
    gt0_txusrclk2_in,
    gt0_drpdi_in,
    gt0_rxmonitorsel_in,
    gt0_rxpd_in,
    gt0_rxsysclksel_in,
    gt0_txpd_in,
    gt0_txsysclksel_in,
    gt0_loopback_in,
    gt0_rxprbssel_in,
    gt0_txprbssel_in,
    gt0_txdiffctrl_in,
    gt0_txpostcursor_in,
    gt0_txprecursor_in,
    gt0_txdata_in,
    gt0_txcharisk_in,
    gt0_drpaddr_in);
  output gt0_cpllfbclklost_out;
  output gt0_cplllock_out;
  output gt0_drprdy_out;
  output gt0_eyescandataerror_out;
  output gt0_gtxtxn_out;
  output gt0_gtxtxp_out;
  output gt0_rxbyteisaligned_out;
  output gt0_rxbyterealign_out;
  output gt0_rxcommadet_out;
  output gt0_rxoutclk_out;
  output gt0_rxoutclkfabric_out;
  output gt0_rxprbserr_out;
  output gt0_rxresetdone_out;
  output gt0_txoutclk_out;
  output gt0_txoutclkfabric_out;
  output gt0_txoutclkpcs_out;
  output gt0_txresetdone_out;
  output [15:0]gt0_drpdo_out;
  output [1:0]gt0_txbufstatus_out;
  output [2:0]gt0_rxbufstatus_out;
  output [2:0]gt0_rxstatus_out;
  output [31:0]gt0_rxdata_out;
  output [6:0]gt0_rxmonitorout_out;
  output [7:0]gt0_dmonitorout_out;
  output [3:0]gt0_rxchariscomma_out;
  output [3:0]gt0_rxcharisk_out;
  output [3:0]gt0_rxdisperr_out;
  output [3:0]gt0_rxnotintable_out;
  input gt0_cplllockdetclk_in;
  input cpllpd_in13_out;
  input cpllreset_in12_out;
  input gt0_drpclk_in;
  input gt0_drpen_in;
  input gt0_drpwe_in;
  input gt0_eyescanreset_in;
  input gt0_eyescantrigger_in;
  input gt0_gtnorthrefclk0_in;
  input gt0_gtnorthrefclk1_in;
  input gt0_gtrefclk0_in;
  input gt0_gtrefclk1_in;
  input [0:0]SR;
  input gt0_gtsouthrefclk0_in;
  input gt0_gtsouthrefclk1_in;
  input gt0_gttxreset_in21_out;
  input gt0_gtxrxn_in;
  input gt0_gtxrxp_in;
  input GT0_QPLLOUTCLK_IN;
  input GT0_QPLLOUTREFCLK_IN;
  input gt0_rxbufreset_in;
  input gt0_rxcdrhold_in;
  input gt0_rxdfelpmreset_in;
  input gt0_rxlpmen_in;
  input gt0_rxmcommaalignen_in;
  input gt0_rxpcommaalignen_in;
  input gt0_rxpcsreset_in;
  input gt0_rxpmareset_in;
  input gt0_rxpolarity_in;
  input gt0_rxprbscntreset_in;
  input gt0_rxuserrdy_in15_out;
  input gt0_rxusrclk_in;
  input gt0_rxusrclk2_in;
  input gt0_txinhibit_in;
  input gt0_txpcsreset_in;
  input gt0_txpmareset_in;
  input gt0_txpolarity_in;
  input gt0_txprbsforceerr_in;
  input gt0_txuserrdy_in14_out;
  input gt0_txusrclk_in;
  input gt0_txusrclk2_in;
  input [15:0]gt0_drpdi_in;
  input [1:0]gt0_rxmonitorsel_in;
  input [1:0]gt0_rxpd_in;
  input [1:0]gt0_rxsysclksel_in;
  input [1:0]gt0_txpd_in;
  input [1:0]gt0_txsysclksel_in;
  input [2:0]gt0_loopback_in;
  input [2:0]gt0_rxprbssel_in;
  input [2:0]gt0_txprbssel_in;
  input [3:0]gt0_txdiffctrl_in;
  input [4:0]gt0_txpostcursor_in;
  input [4:0]gt0_txprecursor_in;
  input [31:0]gt0_txdata_in;
  input [3:0]gt0_txcharisk_in;
  input [8:0]gt0_drpaddr_in;

  wire GT0_QPLLOUTCLK_IN;
  wire GT0_QPLLOUTREFCLK_IN;
  wire [0:0]SR;
  wire cpllpd_in13_out;
  wire cpllreset_in12_out;
  wire gt0_cpllfbclklost_out;
  wire gt0_cplllock_out;
  wire gt0_cplllockdetclk_in;
  wire [7:0]gt0_dmonitorout_out;
  wire [8:0]gt0_drpaddr_in;
  wire gt0_drpclk_in;
  wire [15:0]gt0_drpdi_in;
  wire [15:0]gt0_drpdo_out;
  wire gt0_drpen_in;
  wire gt0_drprdy_out;
  wire gt0_drpwe_in;
  wire gt0_eyescandataerror_out;
  wire gt0_eyescanreset_in;
  wire gt0_eyescantrigger_in;
  wire gt0_gtnorthrefclk0_in;
  wire gt0_gtnorthrefclk1_in;
  wire gt0_gtrefclk0_in;
  wire gt0_gtrefclk1_in;
  wire gt0_gtsouthrefclk0_in;
  wire gt0_gtsouthrefclk1_in;
  wire gt0_gttxreset_in21_out;
  wire gt0_gtxrxn_in;
  wire gt0_gtxrxp_in;
  wire gt0_gtxtxn_out;
  wire gt0_gtxtxp_out;
  wire [2:0]gt0_loopback_in;
  wire gt0_rxbufreset_in;
  wire [2:0]gt0_rxbufstatus_out;
  wire gt0_rxbyteisaligned_out;
  wire gt0_rxbyterealign_out;
  wire gt0_rxcdrhold_in;
  wire [3:0]gt0_rxchariscomma_out;
  wire [3:0]gt0_rxcharisk_out;
  wire gt0_rxcommadet_out;
  wire [31:0]gt0_rxdata_out;
  wire gt0_rxdfelpmreset_in;
  wire [3:0]gt0_rxdisperr_out;
  wire gt0_rxlpmen_in;
  wire gt0_rxmcommaalignen_in;
  wire [6:0]gt0_rxmonitorout_out;
  wire [1:0]gt0_rxmonitorsel_in;
  wire [3:0]gt0_rxnotintable_out;
  wire gt0_rxoutclk_out;
  wire gt0_rxoutclkfabric_out;
  wire gt0_rxpcommaalignen_in;
  wire gt0_rxpcsreset_in;
  wire [1:0]gt0_rxpd_in;
  wire gt0_rxpmareset_in;
  wire gt0_rxpolarity_in;
  wire gt0_rxprbscntreset_in;
  wire gt0_rxprbserr_out;
  wire [2:0]gt0_rxprbssel_in;
  wire gt0_rxresetdone_out;
  wire [2:0]gt0_rxstatus_out;
  wire [1:0]gt0_rxsysclksel_in;
  wire gt0_rxuserrdy_in15_out;
  wire gt0_rxusrclk2_in;
  wire gt0_rxusrclk_in;
  wire [1:0]gt0_txbufstatus_out;
  wire [3:0]gt0_txcharisk_in;
  wire [31:0]gt0_txdata_in;
  wire [3:0]gt0_txdiffctrl_in;
  wire gt0_txinhibit_in;
  wire gt0_txoutclk_out;
  wire gt0_txoutclkfabric_out;
  wire gt0_txoutclkpcs_out;
  wire gt0_txpcsreset_in;
  wire [1:0]gt0_txpd_in;
  wire gt0_txpmareset_in;
  wire gt0_txpolarity_in;
  wire [4:0]gt0_txpostcursor_in;
  wire gt0_txprbsforceerr_in;
  wire [2:0]gt0_txprbssel_in;
  wire [4:0]gt0_txprecursor_in;
  wire gt0_txresetdone_out;
  wire [1:0]gt0_txsysclksel_in;
  wire gt0_txuserrdy_in14_out;
  wire gt0_txusrclk2_in;
  wire gt0_txusrclk_in;
  wire gtxe2_i_n_2;
  wire NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED;
  wire NLW_gtxe2_i_PHYSTATUS_UNCONNECTED;
  wire NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED;
  wire NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED;
  wire NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED;
  wire NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED;
  wire NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED;
  wire NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED;
  wire NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED;
  wire NLW_gtxe2_i_RXDATAVALID_UNCONNECTED;
  wire NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtxe2_i_RXELECIDLE_UNCONNECTED;
  wire NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED;
  wire NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED;
  wire NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtxe2_i_RXQPISENN_UNCONNECTED;
  wire NLW_gtxe2_i_RXQPISENP_UNCONNECTED;
  wire NLW_gtxe2_i_RXRATEDONE_UNCONNECTED;
  wire NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED;
  wire NLW_gtxe2_i_RXVALID_UNCONNECTED;
  wire NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED;
  wire NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED;
  wire NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED;
  wire NLW_gtxe2_i_TXQPISENN_UNCONNECTED;
  wire NLW_gtxe2_i_TXQPISENP_UNCONNECTED;
  wire NLW_gtxe2_i_TXRATEDONE_UNCONNECTED;
  wire [15:0]NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED;
  wire [7:4]NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED;
  wire [7:4]NLW_gtxe2_i_RXCHARISK_UNCONNECTED;
  wire [4:0]NLW_gtxe2_i_RXCHBONDO_UNCONNECTED;
  wire [1:0]NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED;
  wire [63:32]NLW_gtxe2_i_RXDATA_UNCONNECTED;
  wire [7:4]NLW_gtxe2_i_RXDISPERR_UNCONNECTED;
  wire [2:0]NLW_gtxe2_i_RXHEADER_UNCONNECTED;
  wire [7:4]NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED;
  wire [4:0]NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED;
  wire [4:0]NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED;
  wire [9:0]NLW_gtxe2_i_TSTOUT_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  GTXE2_CHANNEL #(
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(12),
    .CLK_COR_MIN_LAT(8),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0100000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(24'hBC07DC),
    .CPLL_FBDIV(4),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000A00),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("TRUE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(3'b000),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD_ATTR(48'h000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h3C),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'h001E7080),
    .PMA_RSV2(16'h2050),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(32'h00000000),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(57),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(3),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(72'h0B000023FF10400020),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00000011110000),
    .RXLPM_LF_CFG(14'b00000011110000),
    .RXOOB_CFG(7'b0000110),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h084020),
    .RXPH_CFG(24'h000000),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RX_BIAS_CFG(12'b000000000100),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(5),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(3'b010),
    .RX_DATA_WIDTH(40),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(12'b000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFE_GAIN_CFG(23'h020FEA),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011110000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_KL_CFG(13'b0000011111110),
    .RX_DFE_KL_CFG2(32'h301148AC),
    .RX_DFE_LPM_CFG(16'h0104),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DFE_UT_CFG(17'b10001111000000000),
    .RX_DFE_VP_CFG(17'b00011111100000011),
    .RX_DFE_XYD_CFG(13'b0000000000000),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(1),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(10),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b0101),
    .SATA_BURST_VAL(3'b111),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b111),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("X"),
    .SIM_VERSION("4.0"),
    .TERM_RCAL_CFG(5'b10000),
    .TERM_RCAL_OVRD(1'b0),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPMARESET_TIME(5'b00001),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(40),
    .TX_DEEMPH0(5'b00000),
    .TX_DEEMPH1(5'b00000),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b110),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(1),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001110),
    .TX_MARGIN_FULL_1(7'b1001001),
    .TX_MARGIN_FULL_2(7'b1000101),
    .TX_MARGIN_FULL_3(7'b1000010),
    .TX_MARGIN_FULL_4(7'b1000000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000100),
    .TX_MARGIN_LOW_2(7'b1000010),
    .TX_MARGIN_LOW_3(7'b1000000),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PREDRIVER_MODE(1'b0),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h1832),
    .TX_RXDETECT_REF(3'b100),
    .TX_XCLK_SEL("TXOUT"),
    .UCODEER_CLR(1'b0)) 
    gtxe2_i
       (.CFGRESET(1'b0),
        .CLKRSVD({1'b0,1'b0,1'b0,1'b0}),
        .CPLLFBCLKLOST(gt0_cpllfbclklost_out),
        .CPLLLOCK(gt0_cplllock_out),
        .CPLLLOCKDETCLK(gt0_cplllockdetclk_in),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(cpllpd_in13_out),
        .CPLLREFCLKLOST(gtxe2_i_n_2),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(cpllreset_in12_out),
        .DMONITOROUT(gt0_dmonitorout_out),
        .DRPADDR(gt0_drpaddr_in),
        .DRPCLK(gt0_drpclk_in),
        .DRPDI(gt0_drpdi_in),
        .DRPDO(gt0_drpdo_out),
        .DRPEN(gt0_drpen_in),
        .DRPRDY(gt0_drprdy_out),
        .DRPWE(gt0_drpwe_in),
        .EYESCANDATAERROR(gt0_eyescandataerror_out),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(gt0_eyescanreset_in),
        .EYESCANTRIGGER(gt0_eyescantrigger_in),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(gt0_gtnorthrefclk0_in),
        .GTNORTHREFCLK1(gt0_gtnorthrefclk1_in),
        .GTREFCLK0(gt0_gtrefclk0_in),
        .GTREFCLK1(gt0_gtrefclk1_in),
        .GTREFCLKMONITOR(NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(SR),
        .GTSOUTHREFCLK0(gt0_gtsouthrefclk0_in),
        .GTSOUTHREFCLK1(gt0_gtsouthrefclk1_in),
        .GTTXRESET(gt0_gttxreset_in21_out),
        .GTXRXN(gt0_gtxrxn_in),
        .GTXRXP(gt0_gtxrxp_in),
        .GTXTXN(gt0_gtxtxn_out),
        .GTXTXP(gt0_gtxtxp_out),
        .LOOPBACK(gt0_loopback_in),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED[15:0]),
        .PHYSTATUS(NLW_gtxe2_i_PHYSTATUS_UNCONNECTED),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(GT0_QPLLOUTCLK_IN),
        .QPLLREFCLK(GT0_QPLLOUTREFCLK_IN),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b1),
        .RXBUFRESET(gt0_rxbufreset_in),
        .RXBUFSTATUS(gt0_rxbufstatus_out),
        .RXBYTEISALIGNED(gt0_rxbyteisaligned_out),
        .RXBYTEREALIGN(gt0_rxbyterealign_out),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(gt0_rxcdrhold_in),
        .RXCDRLOCK(NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED),
        .RXCHANISALIGNED(NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED),
        .RXCHANREALIGN(NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED),
        .RXCHARISCOMMA({NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED[7:4],gt0_rxchariscomma_out}),
        .RXCHARISK({NLW_gtxe2_i_RXCHARISK_UNCONNECTED[7:4],gt0_rxcharisk_out}),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO(NLW_gtxe2_i_RXCHBONDO_UNCONNECTED[4:0]),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED[1:0]),
        .RXCOMINITDET(NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED),
        .RXCOMMADET(gt0_rxcommadet_out),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED),
        .RXCOMWAKEDET(NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED),
        .RXDATA({NLW_gtxe2_i_RXDATA_UNCONNECTED[63:32],gt0_rxdata_out}),
        .RXDATAVALID(NLW_gtxe2_i_RXDATAVALID_UNCONNECTED),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(gt0_rxdfelpmreset_in),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDFEXYDHOLD(1'b0),
        .RXDFEXYDOVRDEN(1'b0),
        .RXDISPERR({NLW_gtxe2_i_RXDISPERR_UNCONNECTED[7:4],gt0_rxdisperr_out}),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED),
        .RXELECIDLE(NLW_gtxe2_i_RXELECIDLE_UNCONNECTED),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(NLW_gtxe2_i_RXHEADER_UNCONNECTED[2:0]),
        .RXHEADERVALID(NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED),
        .RXLPMEN(gt0_rxlpmen_in),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(gt0_rxmcommaalignen_in),
        .RXMONITOROUT(gt0_rxmonitorout_out),
        .RXMONITORSEL(gt0_rxmonitorsel_in),
        .RXNOTINTABLE({NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED[7:4],gt0_rxnotintable_out}),
        .RXOOBRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(gt0_rxoutclk_out),
        .RXOUTCLKFABRIC(gt0_rxoutclkfabric_out),
        .RXOUTCLKPCS(NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(gt0_rxpcommaalignen_in),
        .RXPCSRESET(gt0_rxpcsreset_in),
        .RXPD(gt0_rxpd_in),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED[4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED[4:0]),
        .RXPMARESET(gt0_rxpmareset_in),
        .RXPOLARITY(gt0_rxpolarity_in),
        .RXPRBSCNTRESET(gt0_rxprbscntreset_in),
        .RXPRBSERR(gt0_rxprbserr_out),
        .RXPRBSSEL(gt0_rxprbssel_in),
        .RXQPIEN(1'b0),
        .RXQPISENN(NLW_gtxe2_i_RXQPISENN_UNCONNECTED),
        .RXQPISENP(NLW_gtxe2_i_RXQPISENP_UNCONNECTED),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(NLW_gtxe2_i_RXRATEDONE_UNCONNECTED),
        .RXRESETDONE(gt0_rxresetdone_out),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED),
        .RXSTATUS(gt0_rxstatus_out),
        .RXSYSCLKSEL(gt0_rxsysclksel_in),
        .RXUSERRDY(gt0_rxuserrdy_in15_out),
        .RXUSRCLK(gt0_rxusrclk_in),
        .RXUSRCLK2(gt0_rxusrclk2_in),
        .RXVALID(NLW_gtxe2_i_RXVALID_UNCONNECTED),
        .SETERRSTATUS(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TSTOUT(NLW_gtxe2_i_TSTOUT_UNCONNECTED[9:0]),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b1),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(gt0_txbufstatus_out),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,gt0_txcharisk_in}),
        .TXCOMFINISH(NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gt0_txdata_in}),
        .TXDEEMPH(1'b0),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL(gt0_txdiffctrl_in),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXGEARBOXREADY(NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(gt0_txinhibit_in),
        .TXMAINCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXOUTCLK(gt0_txoutclk_out),
        .TXOUTCLKFABRIC(gt0_txoutclkfabric_out),
        .TXOUTCLKPCS(gt0_txoutclkpcs_out),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(gt0_txpcsreset_in),
        .TXPD(gt0_txpd_in),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED),
        .TXPHOVRDEN(1'b0),
        .TXPISOPD(1'b0),
        .TXPMARESET(gt0_txpmareset_in),
        .TXPOLARITY(gt0_txpolarity_in),
        .TXPOSTCURSOR(gt0_txpostcursor_in),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(gt0_txprbsforceerr_in),
        .TXPRBSSEL(gt0_txprbssel_in),
        .TXPRECURSOR(gt0_txprecursor_in),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(NLW_gtxe2_i_TXQPISENN_UNCONNECTED),
        .TXQPISENP(NLW_gtxe2_i_TXQPISENP_UNCONNECTED),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,1'b0,1'b0}),
        .TXRATEDONE(NLW_gtxe2_i_TXRATEDONE_UNCONNECTED),
        .TXRESETDONE(gt0_txresetdone_out),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYSCLKSEL(gt0_txsysclksel_in),
        .TXUSERRDY(gt0_txuserrdy_in14_out),
        .TXUSRCLK(gt0_txusrclk_in),
        .TXUSRCLK2(gt0_txusrclk2_in));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_gt_GT" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_GT_1
   (gt1_cpllfbclklost_out,
    gt1_cplllock_out,
    gt1_drprdy_out,
    gt1_eyescandataerror_out,
    gt1_gtxtxn_out,
    gt1_gtxtxp_out,
    gt1_rxbyteisaligned_out,
    gt1_rxbyterealign_out,
    gt1_rxcommadet_out,
    gt1_rxoutclk_out,
    gt1_rxoutclkfabric_out,
    gt1_rxprbserr_out,
    gt1_rxresetdone_out,
    gt1_txoutclk_out,
    gt1_txoutclkfabric_out,
    gt1_txoutclkpcs_out,
    gt1_txresetdone_out,
    gt1_drpdo_out,
    gt1_txbufstatus_out,
    gt1_rxbufstatus_out,
    gt1_rxstatus_out,
    gt1_rxdata_out,
    gt1_rxmonitorout_out,
    gt1_dmonitorout_out,
    gt1_rxchariscomma_out,
    gt1_rxcharisk_out,
    gt1_rxdisperr_out,
    gt1_rxnotintable_out,
    gt1_cplllockdetclk_in,
    cpllpd_in11_out,
    cpllreset_in10_out,
    gt1_drpclk_in,
    gt1_drpen_in,
    gt1_drpwe_in,
    gt1_eyescanreset_in,
    gt1_eyescantrigger_in,
    gt1_gtnorthrefclk0_in,
    gt1_gtnorthrefclk1_in,
    gt1_gtrefclk0_in,
    gt1_gtrefclk1_in,
    data_sync_reg_gsr,
    gt1_gtsouthrefclk0_in,
    gt1_gtsouthrefclk1_in,
    gt1_gttxreset_in18_out,
    gt1_gtxrxn_in,
    gt1_gtxrxp_in,
    GT0_QPLLOUTCLK_IN,
    GT0_QPLLOUTREFCLK_IN,
    gt1_rxbufreset_in,
    gt1_rxcdrhold_in,
    gt1_rxdfelpmreset_in,
    gt1_rxlpmen_in,
    gt1_rxmcommaalignen_in,
    gt1_rxpcommaalignen_in,
    gt1_rxpcsreset_in,
    gt1_rxpmareset_in,
    gt1_rxpolarity_in,
    gt1_rxprbscntreset_in,
    gt1_rxuserrdy_in13_out,
    gt1_rxusrclk_in,
    gt1_rxusrclk2_in,
    gt1_txinhibit_in,
    gt1_txpcsreset_in,
    gt1_txpmareset_in,
    gt1_txpolarity_in,
    gt1_txprbsforceerr_in,
    gt1_txuserrdy_in12_out,
    gt1_txusrclk_in,
    gt1_txusrclk2_in,
    gt1_drpdi_in,
    gt1_rxmonitorsel_in,
    gt1_rxpd_in,
    gt1_rxsysclksel_in,
    gt1_txpd_in,
    gt1_txsysclksel_in,
    gt1_loopback_in,
    gt1_rxprbssel_in,
    gt1_txprbssel_in,
    gt1_txdiffctrl_in,
    gt1_txpostcursor_in,
    gt1_txprecursor_in,
    gt1_txdata_in,
    gt1_txcharisk_in,
    gt1_drpaddr_in);
  output gt1_cpllfbclklost_out;
  output gt1_cplllock_out;
  output gt1_drprdy_out;
  output gt1_eyescandataerror_out;
  output gt1_gtxtxn_out;
  output gt1_gtxtxp_out;
  output gt1_rxbyteisaligned_out;
  output gt1_rxbyterealign_out;
  output gt1_rxcommadet_out;
  output gt1_rxoutclk_out;
  output gt1_rxoutclkfabric_out;
  output gt1_rxprbserr_out;
  output gt1_rxresetdone_out;
  output gt1_txoutclk_out;
  output gt1_txoutclkfabric_out;
  output gt1_txoutclkpcs_out;
  output gt1_txresetdone_out;
  output [15:0]gt1_drpdo_out;
  output [1:0]gt1_txbufstatus_out;
  output [2:0]gt1_rxbufstatus_out;
  output [2:0]gt1_rxstatus_out;
  output [31:0]gt1_rxdata_out;
  output [6:0]gt1_rxmonitorout_out;
  output [7:0]gt1_dmonitorout_out;
  output [3:0]gt1_rxchariscomma_out;
  output [3:0]gt1_rxcharisk_out;
  output [3:0]gt1_rxdisperr_out;
  output [3:0]gt1_rxnotintable_out;
  input gt1_cplllockdetclk_in;
  input cpllpd_in11_out;
  input cpllreset_in10_out;
  input gt1_drpclk_in;
  input gt1_drpen_in;
  input gt1_drpwe_in;
  input gt1_eyescanreset_in;
  input gt1_eyescantrigger_in;
  input gt1_gtnorthrefclk0_in;
  input gt1_gtnorthrefclk1_in;
  input gt1_gtrefclk0_in;
  input gt1_gtrefclk1_in;
  input [0:0]data_sync_reg_gsr;
  input gt1_gtsouthrefclk0_in;
  input gt1_gtsouthrefclk1_in;
  input gt1_gttxreset_in18_out;
  input gt1_gtxrxn_in;
  input gt1_gtxrxp_in;
  input GT0_QPLLOUTCLK_IN;
  input GT0_QPLLOUTREFCLK_IN;
  input gt1_rxbufreset_in;
  input gt1_rxcdrhold_in;
  input gt1_rxdfelpmreset_in;
  input gt1_rxlpmen_in;
  input gt1_rxmcommaalignen_in;
  input gt1_rxpcommaalignen_in;
  input gt1_rxpcsreset_in;
  input gt1_rxpmareset_in;
  input gt1_rxpolarity_in;
  input gt1_rxprbscntreset_in;
  input gt1_rxuserrdy_in13_out;
  input gt1_rxusrclk_in;
  input gt1_rxusrclk2_in;
  input gt1_txinhibit_in;
  input gt1_txpcsreset_in;
  input gt1_txpmareset_in;
  input gt1_txpolarity_in;
  input gt1_txprbsforceerr_in;
  input gt1_txuserrdy_in12_out;
  input gt1_txusrclk_in;
  input gt1_txusrclk2_in;
  input [15:0]gt1_drpdi_in;
  input [1:0]gt1_rxmonitorsel_in;
  input [1:0]gt1_rxpd_in;
  input [1:0]gt1_rxsysclksel_in;
  input [1:0]gt1_txpd_in;
  input [1:0]gt1_txsysclksel_in;
  input [2:0]gt1_loopback_in;
  input [2:0]gt1_rxprbssel_in;
  input [2:0]gt1_txprbssel_in;
  input [3:0]gt1_txdiffctrl_in;
  input [4:0]gt1_txpostcursor_in;
  input [4:0]gt1_txprecursor_in;
  input [31:0]gt1_txdata_in;
  input [3:0]gt1_txcharisk_in;
  input [8:0]gt1_drpaddr_in;

  wire GT0_QPLLOUTCLK_IN;
  wire GT0_QPLLOUTREFCLK_IN;
  wire cpllpd_in11_out;
  wire cpllreset_in10_out;
  wire [0:0]data_sync_reg_gsr;
  wire gt1_cpllfbclklost_out;
  wire gt1_cplllock_out;
  wire gt1_cplllockdetclk_in;
  wire [7:0]gt1_dmonitorout_out;
  wire [8:0]gt1_drpaddr_in;
  wire gt1_drpclk_in;
  wire [15:0]gt1_drpdi_in;
  wire [15:0]gt1_drpdo_out;
  wire gt1_drpen_in;
  wire gt1_drprdy_out;
  wire gt1_drpwe_in;
  wire gt1_eyescandataerror_out;
  wire gt1_eyescanreset_in;
  wire gt1_eyescantrigger_in;
  wire gt1_gtnorthrefclk0_in;
  wire gt1_gtnorthrefclk1_in;
  wire gt1_gtrefclk0_in;
  wire gt1_gtrefclk1_in;
  wire gt1_gtsouthrefclk0_in;
  wire gt1_gtsouthrefclk1_in;
  wire gt1_gttxreset_in18_out;
  wire gt1_gtxrxn_in;
  wire gt1_gtxrxp_in;
  wire gt1_gtxtxn_out;
  wire gt1_gtxtxp_out;
  wire [2:0]gt1_loopback_in;
  wire gt1_rxbufreset_in;
  wire [2:0]gt1_rxbufstatus_out;
  wire gt1_rxbyteisaligned_out;
  wire gt1_rxbyterealign_out;
  wire gt1_rxcdrhold_in;
  wire [3:0]gt1_rxchariscomma_out;
  wire [3:0]gt1_rxcharisk_out;
  wire gt1_rxcommadet_out;
  wire [31:0]gt1_rxdata_out;
  wire gt1_rxdfelpmreset_in;
  wire [3:0]gt1_rxdisperr_out;
  wire gt1_rxlpmen_in;
  wire gt1_rxmcommaalignen_in;
  wire [6:0]gt1_rxmonitorout_out;
  wire [1:0]gt1_rxmonitorsel_in;
  wire [3:0]gt1_rxnotintable_out;
  wire gt1_rxoutclk_out;
  wire gt1_rxoutclkfabric_out;
  wire gt1_rxpcommaalignen_in;
  wire gt1_rxpcsreset_in;
  wire [1:0]gt1_rxpd_in;
  wire gt1_rxpmareset_in;
  wire gt1_rxpolarity_in;
  wire gt1_rxprbscntreset_in;
  wire gt1_rxprbserr_out;
  wire [2:0]gt1_rxprbssel_in;
  wire gt1_rxresetdone_out;
  wire [2:0]gt1_rxstatus_out;
  wire [1:0]gt1_rxsysclksel_in;
  wire gt1_rxuserrdy_in13_out;
  wire gt1_rxusrclk2_in;
  wire gt1_rxusrclk_in;
  wire [1:0]gt1_txbufstatus_out;
  wire [3:0]gt1_txcharisk_in;
  wire [31:0]gt1_txdata_in;
  wire [3:0]gt1_txdiffctrl_in;
  wire gt1_txinhibit_in;
  wire gt1_txoutclk_out;
  wire gt1_txoutclkfabric_out;
  wire gt1_txoutclkpcs_out;
  wire gt1_txpcsreset_in;
  wire [1:0]gt1_txpd_in;
  wire gt1_txpmareset_in;
  wire gt1_txpolarity_in;
  wire [4:0]gt1_txpostcursor_in;
  wire gt1_txprbsforceerr_in;
  wire [2:0]gt1_txprbssel_in;
  wire [4:0]gt1_txprecursor_in;
  wire gt1_txresetdone_out;
  wire [1:0]gt1_txsysclksel_in;
  wire gt1_txuserrdy_in12_out;
  wire gt1_txusrclk2_in;
  wire gt1_txusrclk_in;
  wire gtxe2_i_n_2;
  wire NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED;
  wire NLW_gtxe2_i_PHYSTATUS_UNCONNECTED;
  wire NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED;
  wire NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED;
  wire NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED;
  wire NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED;
  wire NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED;
  wire NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED;
  wire NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED;
  wire NLW_gtxe2_i_RXDATAVALID_UNCONNECTED;
  wire NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtxe2_i_RXELECIDLE_UNCONNECTED;
  wire NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED;
  wire NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED;
  wire NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtxe2_i_RXQPISENN_UNCONNECTED;
  wire NLW_gtxe2_i_RXQPISENP_UNCONNECTED;
  wire NLW_gtxe2_i_RXRATEDONE_UNCONNECTED;
  wire NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED;
  wire NLW_gtxe2_i_RXVALID_UNCONNECTED;
  wire NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED;
  wire NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED;
  wire NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED;
  wire NLW_gtxe2_i_TXQPISENN_UNCONNECTED;
  wire NLW_gtxe2_i_TXQPISENP_UNCONNECTED;
  wire NLW_gtxe2_i_TXRATEDONE_UNCONNECTED;
  wire [15:0]NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED;
  wire [7:4]NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED;
  wire [7:4]NLW_gtxe2_i_RXCHARISK_UNCONNECTED;
  wire [4:0]NLW_gtxe2_i_RXCHBONDO_UNCONNECTED;
  wire [1:0]NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED;
  wire [63:32]NLW_gtxe2_i_RXDATA_UNCONNECTED;
  wire [7:4]NLW_gtxe2_i_RXDISPERR_UNCONNECTED;
  wire [2:0]NLW_gtxe2_i_RXHEADER_UNCONNECTED;
  wire [7:4]NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED;
  wire [4:0]NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED;
  wire [4:0]NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED;
  wire [9:0]NLW_gtxe2_i_TSTOUT_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  GTXE2_CHANNEL #(
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(12),
    .CLK_COR_MIN_LAT(8),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0100000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(24'hBC07DC),
    .CPLL_FBDIV(4),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000A00),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("TRUE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(3'b000),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD_ATTR(48'h000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h3C),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'h001E7080),
    .PMA_RSV2(16'h2050),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(32'h00000000),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(57),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(3),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(72'h0B000023FF10400020),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00000011110000),
    .RXLPM_LF_CFG(14'b00000011110000),
    .RXOOB_CFG(7'b0000110),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h084020),
    .RXPH_CFG(24'h000000),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RX_BIAS_CFG(12'b000000000100),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(5),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(3'b010),
    .RX_DATA_WIDTH(40),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(12'b000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFE_GAIN_CFG(23'h020FEA),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011110000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_KL_CFG(13'b0000011111110),
    .RX_DFE_KL_CFG2(32'h301148AC),
    .RX_DFE_LPM_CFG(16'h0104),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DFE_UT_CFG(17'b10001111000000000),
    .RX_DFE_VP_CFG(17'b00011111100000011),
    .RX_DFE_XYD_CFG(13'b0000000000000),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(1),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(10),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b0101),
    .SATA_BURST_VAL(3'b111),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b111),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("X"),
    .SIM_VERSION("4.0"),
    .TERM_RCAL_CFG(5'b10000),
    .TERM_RCAL_OVRD(1'b0),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPMARESET_TIME(5'b00001),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(40),
    .TX_DEEMPH0(5'b00000),
    .TX_DEEMPH1(5'b00000),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b110),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(1),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001110),
    .TX_MARGIN_FULL_1(7'b1001001),
    .TX_MARGIN_FULL_2(7'b1000101),
    .TX_MARGIN_FULL_3(7'b1000010),
    .TX_MARGIN_FULL_4(7'b1000000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000100),
    .TX_MARGIN_LOW_2(7'b1000010),
    .TX_MARGIN_LOW_3(7'b1000000),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PREDRIVER_MODE(1'b0),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h1832),
    .TX_RXDETECT_REF(3'b100),
    .TX_XCLK_SEL("TXOUT"),
    .UCODEER_CLR(1'b0)) 
    gtxe2_i
       (.CFGRESET(1'b0),
        .CLKRSVD({1'b0,1'b0,1'b0,1'b0}),
        .CPLLFBCLKLOST(gt1_cpllfbclklost_out),
        .CPLLLOCK(gt1_cplllock_out),
        .CPLLLOCKDETCLK(gt1_cplllockdetclk_in),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(cpllpd_in11_out),
        .CPLLREFCLKLOST(gtxe2_i_n_2),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(cpllreset_in10_out),
        .DMONITOROUT(gt1_dmonitorout_out),
        .DRPADDR(gt1_drpaddr_in),
        .DRPCLK(gt1_drpclk_in),
        .DRPDI(gt1_drpdi_in),
        .DRPDO(gt1_drpdo_out),
        .DRPEN(gt1_drpen_in),
        .DRPRDY(gt1_drprdy_out),
        .DRPWE(gt1_drpwe_in),
        .EYESCANDATAERROR(gt1_eyescandataerror_out),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(gt1_eyescanreset_in),
        .EYESCANTRIGGER(gt1_eyescantrigger_in),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(gt1_gtnorthrefclk0_in),
        .GTNORTHREFCLK1(gt1_gtnorthrefclk1_in),
        .GTREFCLK0(gt1_gtrefclk0_in),
        .GTREFCLK1(gt1_gtrefclk1_in),
        .GTREFCLKMONITOR(NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(data_sync_reg_gsr),
        .GTSOUTHREFCLK0(gt1_gtsouthrefclk0_in),
        .GTSOUTHREFCLK1(gt1_gtsouthrefclk1_in),
        .GTTXRESET(gt1_gttxreset_in18_out),
        .GTXRXN(gt1_gtxrxn_in),
        .GTXRXP(gt1_gtxrxp_in),
        .GTXTXN(gt1_gtxtxn_out),
        .GTXTXP(gt1_gtxtxp_out),
        .LOOPBACK(gt1_loopback_in),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED[15:0]),
        .PHYSTATUS(NLW_gtxe2_i_PHYSTATUS_UNCONNECTED),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(GT0_QPLLOUTCLK_IN),
        .QPLLREFCLK(GT0_QPLLOUTREFCLK_IN),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b1),
        .RXBUFRESET(gt1_rxbufreset_in),
        .RXBUFSTATUS(gt1_rxbufstatus_out),
        .RXBYTEISALIGNED(gt1_rxbyteisaligned_out),
        .RXBYTEREALIGN(gt1_rxbyterealign_out),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(gt1_rxcdrhold_in),
        .RXCDRLOCK(NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED),
        .RXCHANISALIGNED(NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED),
        .RXCHANREALIGN(NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED),
        .RXCHARISCOMMA({NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED[7:4],gt1_rxchariscomma_out}),
        .RXCHARISK({NLW_gtxe2_i_RXCHARISK_UNCONNECTED[7:4],gt1_rxcharisk_out}),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO(NLW_gtxe2_i_RXCHBONDO_UNCONNECTED[4:0]),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED[1:0]),
        .RXCOMINITDET(NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED),
        .RXCOMMADET(gt1_rxcommadet_out),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED),
        .RXCOMWAKEDET(NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED),
        .RXDATA({NLW_gtxe2_i_RXDATA_UNCONNECTED[63:32],gt1_rxdata_out}),
        .RXDATAVALID(NLW_gtxe2_i_RXDATAVALID_UNCONNECTED),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(gt1_rxdfelpmreset_in),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDFEXYDHOLD(1'b0),
        .RXDFEXYDOVRDEN(1'b0),
        .RXDISPERR({NLW_gtxe2_i_RXDISPERR_UNCONNECTED[7:4],gt1_rxdisperr_out}),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED),
        .RXELECIDLE(NLW_gtxe2_i_RXELECIDLE_UNCONNECTED),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(NLW_gtxe2_i_RXHEADER_UNCONNECTED[2:0]),
        .RXHEADERVALID(NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED),
        .RXLPMEN(gt1_rxlpmen_in),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(gt1_rxmcommaalignen_in),
        .RXMONITOROUT(gt1_rxmonitorout_out),
        .RXMONITORSEL(gt1_rxmonitorsel_in),
        .RXNOTINTABLE({NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED[7:4],gt1_rxnotintable_out}),
        .RXOOBRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(gt1_rxoutclk_out),
        .RXOUTCLKFABRIC(gt1_rxoutclkfabric_out),
        .RXOUTCLKPCS(NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(gt1_rxpcommaalignen_in),
        .RXPCSRESET(gt1_rxpcsreset_in),
        .RXPD(gt1_rxpd_in),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED[4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED[4:0]),
        .RXPMARESET(gt1_rxpmareset_in),
        .RXPOLARITY(gt1_rxpolarity_in),
        .RXPRBSCNTRESET(gt1_rxprbscntreset_in),
        .RXPRBSERR(gt1_rxprbserr_out),
        .RXPRBSSEL(gt1_rxprbssel_in),
        .RXQPIEN(1'b0),
        .RXQPISENN(NLW_gtxe2_i_RXQPISENN_UNCONNECTED),
        .RXQPISENP(NLW_gtxe2_i_RXQPISENP_UNCONNECTED),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(NLW_gtxe2_i_RXRATEDONE_UNCONNECTED),
        .RXRESETDONE(gt1_rxresetdone_out),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED),
        .RXSTATUS(gt1_rxstatus_out),
        .RXSYSCLKSEL(gt1_rxsysclksel_in),
        .RXUSERRDY(gt1_rxuserrdy_in13_out),
        .RXUSRCLK(gt1_rxusrclk_in),
        .RXUSRCLK2(gt1_rxusrclk2_in),
        .RXVALID(NLW_gtxe2_i_RXVALID_UNCONNECTED),
        .SETERRSTATUS(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TSTOUT(NLW_gtxe2_i_TSTOUT_UNCONNECTED[9:0]),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b1),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(gt1_txbufstatus_out),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,gt1_txcharisk_in}),
        .TXCOMFINISH(NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gt1_txdata_in}),
        .TXDEEMPH(1'b0),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL(gt1_txdiffctrl_in),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXGEARBOXREADY(NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(gt1_txinhibit_in),
        .TXMAINCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXOUTCLK(gt1_txoutclk_out),
        .TXOUTCLKFABRIC(gt1_txoutclkfabric_out),
        .TXOUTCLKPCS(gt1_txoutclkpcs_out),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(gt1_txpcsreset_in),
        .TXPD(gt1_txpd_in),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED),
        .TXPHOVRDEN(1'b0),
        .TXPISOPD(1'b0),
        .TXPMARESET(gt1_txpmareset_in),
        .TXPOLARITY(gt1_txpolarity_in),
        .TXPOSTCURSOR(gt1_txpostcursor_in),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(gt1_txprbsforceerr_in),
        .TXPRBSSEL(gt1_txprbssel_in),
        .TXPRECURSOR(gt1_txprecursor_in),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(NLW_gtxe2_i_TXQPISENN_UNCONNECTED),
        .TXQPISENP(NLW_gtxe2_i_TXQPISENP_UNCONNECTED),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,1'b0,1'b0}),
        .TXRATEDONE(NLW_gtxe2_i_TXRATEDONE_UNCONNECTED),
        .TXRESETDONE(gt1_txresetdone_out),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYSCLKSEL(gt1_txsysclksel_in),
        .TXUSERRDY(gt1_txuserrdy_in12_out),
        .TXUSRCLK(gt1_txusrclk_in),
        .TXUSRCLK2(gt1_txusrclk2_in));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_gt_GT" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_GT_2
   (gt2_cpllfbclklost_out,
    gt2_cplllock_out,
    gt2_drprdy_out,
    gt2_eyescandataerror_out,
    gt2_gtxtxn_out,
    gt2_gtxtxp_out,
    gt2_rxbyteisaligned_out,
    gt2_rxbyterealign_out,
    gt2_rxcommadet_out,
    gt2_rxoutclk_out,
    gt2_rxoutclkfabric_out,
    gt2_rxprbserr_out,
    gt2_rxresetdone_out,
    gt2_txoutclk_out,
    gt2_txoutclkfabric_out,
    gt2_txoutclkpcs_out,
    gt2_txresetdone_out,
    gt2_drpdo_out,
    gt2_txbufstatus_out,
    gt2_rxbufstatus_out,
    gt2_rxstatus_out,
    gt2_rxdata_out,
    gt2_rxmonitorout_out,
    gt2_dmonitorout_out,
    gt2_rxchariscomma_out,
    gt2_rxcharisk_out,
    gt2_rxdisperr_out,
    gt2_rxnotintable_out,
    data_sync_reg1,
    data_sync_reg1_0,
    gt2_cplllockdetclk_in,
    cpllpd_in9_out,
    cpllreset_in8_out,
    gt2_drpclk_in,
    gt2_drpen_in,
    gt2_drpwe_in,
    gt2_eyescanreset_in,
    gt2_eyescantrigger_in,
    gt2_gtnorthrefclk0_in,
    gt2_gtnorthrefclk1_in,
    gt2_gtrefclk0_in,
    gt2_gtrefclk1_in,
    data_sync_reg_gsr,
    gt2_gtsouthrefclk0_in,
    gt2_gtsouthrefclk1_in,
    gt2_gttxreset_in15_out,
    gt2_gtxrxn_in,
    gt2_gtxrxp_in,
    GT0_QPLLOUTCLK_IN,
    GT0_QPLLOUTREFCLK_IN,
    gt2_rxbufreset_in,
    gt2_rxcdrhold_in,
    gt2_rxdfelpmreset_in,
    gt2_rxlpmen_in,
    gt2_rxmcommaalignen_in,
    gt2_rxpcommaalignen_in,
    gt2_rxpcsreset_in,
    gt2_rxpmareset_in,
    gt2_rxpolarity_in,
    gt2_rxprbscntreset_in,
    gt2_rxuserrdy_in11_out,
    gt2_rxusrclk_in,
    gt2_rxusrclk2_in,
    gt2_txinhibit_in,
    gt2_txpcsreset_in,
    gt2_txpmareset_in,
    gt2_txpolarity_in,
    gt2_txprbsforceerr_in,
    gt2_txuserrdy_in10_out,
    gt2_txusrclk_in,
    gt2_txusrclk2_in,
    gt2_drpdi_in,
    gt2_rxmonitorsel_in,
    gt2_rxpd_in,
    gt2_rxsysclksel_in,
    gt2_txpd_in,
    gt2_txsysclksel_in,
    gt2_loopback_in,
    gt2_rxprbssel_in,
    gt2_txprbssel_in,
    gt2_txdiffctrl_in,
    gt2_txpostcursor_in,
    gt2_txprecursor_in,
    gt2_txdata_in,
    gt2_txcharisk_in,
    gt2_drpaddr_in,
    gt1_txresetdone_out,
    gt1_txpd_in,
    gt1_rxresetdone_out,
    gt1_rxpd_in);
  output gt2_cpllfbclklost_out;
  output gt2_cplllock_out;
  output gt2_drprdy_out;
  output gt2_eyescandataerror_out;
  output gt2_gtxtxn_out;
  output gt2_gtxtxp_out;
  output gt2_rxbyteisaligned_out;
  output gt2_rxbyterealign_out;
  output gt2_rxcommadet_out;
  output gt2_rxoutclk_out;
  output gt2_rxoutclkfabric_out;
  output gt2_rxprbserr_out;
  output gt2_rxresetdone_out;
  output gt2_txoutclk_out;
  output gt2_txoutclkfabric_out;
  output gt2_txoutclkpcs_out;
  output gt2_txresetdone_out;
  output [15:0]gt2_drpdo_out;
  output [1:0]gt2_txbufstatus_out;
  output [2:0]gt2_rxbufstatus_out;
  output [2:0]gt2_rxstatus_out;
  output [31:0]gt2_rxdata_out;
  output [6:0]gt2_rxmonitorout_out;
  output [7:0]gt2_dmonitorout_out;
  output [3:0]gt2_rxchariscomma_out;
  output [3:0]gt2_rxcharisk_out;
  output [3:0]gt2_rxdisperr_out;
  output [3:0]gt2_rxnotintable_out;
  output data_sync_reg1;
  output data_sync_reg1_0;
  input gt2_cplllockdetclk_in;
  input cpllpd_in9_out;
  input cpllreset_in8_out;
  input gt2_drpclk_in;
  input gt2_drpen_in;
  input gt2_drpwe_in;
  input gt2_eyescanreset_in;
  input gt2_eyescantrigger_in;
  input gt2_gtnorthrefclk0_in;
  input gt2_gtnorthrefclk1_in;
  input gt2_gtrefclk0_in;
  input gt2_gtrefclk1_in;
  input [0:0]data_sync_reg_gsr;
  input gt2_gtsouthrefclk0_in;
  input gt2_gtsouthrefclk1_in;
  input gt2_gttxreset_in15_out;
  input gt2_gtxrxn_in;
  input gt2_gtxrxp_in;
  input GT0_QPLLOUTCLK_IN;
  input GT0_QPLLOUTREFCLK_IN;
  input gt2_rxbufreset_in;
  input gt2_rxcdrhold_in;
  input gt2_rxdfelpmreset_in;
  input gt2_rxlpmen_in;
  input gt2_rxmcommaalignen_in;
  input gt2_rxpcommaalignen_in;
  input gt2_rxpcsreset_in;
  input gt2_rxpmareset_in;
  input gt2_rxpolarity_in;
  input gt2_rxprbscntreset_in;
  input gt2_rxuserrdy_in11_out;
  input gt2_rxusrclk_in;
  input gt2_rxusrclk2_in;
  input gt2_txinhibit_in;
  input gt2_txpcsreset_in;
  input gt2_txpmareset_in;
  input gt2_txpolarity_in;
  input gt2_txprbsforceerr_in;
  input gt2_txuserrdy_in10_out;
  input gt2_txusrclk_in;
  input gt2_txusrclk2_in;
  input [15:0]gt2_drpdi_in;
  input [1:0]gt2_rxmonitorsel_in;
  input [1:0]gt2_rxpd_in;
  input [1:0]gt2_rxsysclksel_in;
  input [1:0]gt2_txpd_in;
  input [1:0]gt2_txsysclksel_in;
  input [2:0]gt2_loopback_in;
  input [2:0]gt2_rxprbssel_in;
  input [2:0]gt2_txprbssel_in;
  input [3:0]gt2_txdiffctrl_in;
  input [4:0]gt2_txpostcursor_in;
  input [4:0]gt2_txprecursor_in;
  input [31:0]gt2_txdata_in;
  input [3:0]gt2_txcharisk_in;
  input [8:0]gt2_drpaddr_in;
  input gt1_txresetdone_out;
  input [1:0]gt1_txpd_in;
  input gt1_rxresetdone_out;
  input [1:0]gt1_rxpd_in;

  wire GT0_QPLLOUTCLK_IN;
  wire GT0_QPLLOUTREFCLK_IN;
  wire cpllpd_in9_out;
  wire cpllreset_in8_out;
  wire data_sync_reg1;
  wire data_sync_reg1_0;
  wire [0:0]data_sync_reg_gsr;
  wire [1:0]gt1_rxpd_in;
  wire gt1_rxresetdone_out;
  wire [1:0]gt1_txpd_in;
  wire gt1_txresetdone_out;
  wire gt2_cpllfbclklost_out;
  wire gt2_cplllock_out;
  wire gt2_cplllockdetclk_in;
  wire [7:0]gt2_dmonitorout_out;
  wire [8:0]gt2_drpaddr_in;
  wire gt2_drpclk_in;
  wire [15:0]gt2_drpdi_in;
  wire [15:0]gt2_drpdo_out;
  wire gt2_drpen_in;
  wire gt2_drprdy_out;
  wire gt2_drpwe_in;
  wire gt2_eyescandataerror_out;
  wire gt2_eyescanreset_in;
  wire gt2_eyescantrigger_in;
  wire gt2_gtnorthrefclk0_in;
  wire gt2_gtnorthrefclk1_in;
  wire gt2_gtrefclk0_in;
  wire gt2_gtrefclk1_in;
  wire gt2_gtsouthrefclk0_in;
  wire gt2_gtsouthrefclk1_in;
  wire gt2_gttxreset_in15_out;
  wire gt2_gtxrxn_in;
  wire gt2_gtxrxp_in;
  wire gt2_gtxtxn_out;
  wire gt2_gtxtxp_out;
  wire [2:0]gt2_loopback_in;
  wire gt2_rxbufreset_in;
  wire [2:0]gt2_rxbufstatus_out;
  wire gt2_rxbyteisaligned_out;
  wire gt2_rxbyterealign_out;
  wire gt2_rxcdrhold_in;
  wire [3:0]gt2_rxchariscomma_out;
  wire [3:0]gt2_rxcharisk_out;
  wire gt2_rxcommadet_out;
  wire [31:0]gt2_rxdata_out;
  wire gt2_rxdfelpmreset_in;
  wire [3:0]gt2_rxdisperr_out;
  wire gt2_rxlpmen_in;
  wire gt2_rxmcommaalignen_in;
  wire [6:0]gt2_rxmonitorout_out;
  wire [1:0]gt2_rxmonitorsel_in;
  wire [3:0]gt2_rxnotintable_out;
  wire gt2_rxoutclk_out;
  wire gt2_rxoutclkfabric_out;
  wire gt2_rxpcommaalignen_in;
  wire gt2_rxpcsreset_in;
  wire [1:0]gt2_rxpd_in;
  wire gt2_rxpmareset_in;
  wire gt2_rxpolarity_in;
  wire gt2_rxprbscntreset_in;
  wire gt2_rxprbserr_out;
  wire [2:0]gt2_rxprbssel_in;
  wire gt2_rxresetdone_out;
  wire [2:0]gt2_rxstatus_out;
  wire [1:0]gt2_rxsysclksel_in;
  wire gt2_rxuserrdy_in11_out;
  wire gt2_rxusrclk2_in;
  wire gt2_rxusrclk_in;
  wire [1:0]gt2_txbufstatus_out;
  wire [3:0]gt2_txcharisk_in;
  wire [31:0]gt2_txdata_in;
  wire [3:0]gt2_txdiffctrl_in;
  wire gt2_txinhibit_in;
  wire gt2_txoutclk_out;
  wire gt2_txoutclkfabric_out;
  wire gt2_txoutclkpcs_out;
  wire gt2_txpcsreset_in;
  wire [1:0]gt2_txpd_in;
  wire gt2_txpmareset_in;
  wire gt2_txpolarity_in;
  wire [4:0]gt2_txpostcursor_in;
  wire gt2_txprbsforceerr_in;
  wire [2:0]gt2_txprbssel_in;
  wire [4:0]gt2_txprecursor_in;
  wire gt2_txresetdone_out;
  wire [1:0]gt2_txsysclksel_in;
  wire gt2_txuserrdy_in10_out;
  wire gt2_txusrclk2_in;
  wire gt2_txusrclk_in;
  wire gtxe2_i_n_2;
  wire NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED;
  wire NLW_gtxe2_i_PHYSTATUS_UNCONNECTED;
  wire NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED;
  wire NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED;
  wire NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED;
  wire NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED;
  wire NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED;
  wire NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED;
  wire NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED;
  wire NLW_gtxe2_i_RXDATAVALID_UNCONNECTED;
  wire NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtxe2_i_RXELECIDLE_UNCONNECTED;
  wire NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED;
  wire NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED;
  wire NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtxe2_i_RXQPISENN_UNCONNECTED;
  wire NLW_gtxe2_i_RXQPISENP_UNCONNECTED;
  wire NLW_gtxe2_i_RXRATEDONE_UNCONNECTED;
  wire NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED;
  wire NLW_gtxe2_i_RXVALID_UNCONNECTED;
  wire NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED;
  wire NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED;
  wire NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED;
  wire NLW_gtxe2_i_TXQPISENN_UNCONNECTED;
  wire NLW_gtxe2_i_TXQPISENP_UNCONNECTED;
  wire NLW_gtxe2_i_TXRATEDONE_UNCONNECTED;
  wire [15:0]NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED;
  wire [7:4]NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED;
  wire [7:4]NLW_gtxe2_i_RXCHARISK_UNCONNECTED;
  wire [4:0]NLW_gtxe2_i_RXCHBONDO_UNCONNECTED;
  wire [1:0]NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED;
  wire [63:32]NLW_gtxe2_i_RXDATA_UNCONNECTED;
  wire [7:4]NLW_gtxe2_i_RXDISPERR_UNCONNECTED;
  wire [2:0]NLW_gtxe2_i_RXHEADER_UNCONNECTED;
  wire [7:4]NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED;
  wire [4:0]NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED;
  wire [4:0]NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED;
  wire [9:0]NLW_gtxe2_i_TSTOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h151515FF15FF15FF)) 
    data_sync1_i_3
       (.I0(gt2_txresetdone_out),
        .I1(gt2_txpd_in[0]),
        .I2(gt2_txpd_in[1]),
        .I3(gt1_txresetdone_out),
        .I4(gt1_txpd_in[0]),
        .I5(gt1_txpd_in[1]),
        .O(data_sync_reg1));
  LUT6 #(
    .INIT(64'h151515FF15FF15FF)) 
    data_sync1_i_3__0
       (.I0(gt2_rxresetdone_out),
        .I1(gt2_rxpd_in[0]),
        .I2(gt2_rxpd_in[1]),
        .I3(gt1_rxresetdone_out),
        .I4(gt1_rxpd_in[0]),
        .I5(gt1_rxpd_in[1]),
        .O(data_sync_reg1_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTXE2_CHANNEL #(
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(12),
    .CLK_COR_MIN_LAT(8),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0100000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(24'hBC07DC),
    .CPLL_FBDIV(4),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000A00),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("TRUE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(3'b000),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD_ATTR(48'h000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h3C),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'h001E7080),
    .PMA_RSV2(16'h2050),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(32'h00000000),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(57),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(3),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(72'h0B000023FF10400020),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00000011110000),
    .RXLPM_LF_CFG(14'b00000011110000),
    .RXOOB_CFG(7'b0000110),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h084020),
    .RXPH_CFG(24'h000000),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RX_BIAS_CFG(12'b000000000100),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(5),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(3'b010),
    .RX_DATA_WIDTH(40),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(12'b000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFE_GAIN_CFG(23'h020FEA),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011110000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_KL_CFG(13'b0000011111110),
    .RX_DFE_KL_CFG2(32'h301148AC),
    .RX_DFE_LPM_CFG(16'h0104),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DFE_UT_CFG(17'b10001111000000000),
    .RX_DFE_VP_CFG(17'b00011111100000011),
    .RX_DFE_XYD_CFG(13'b0000000000000),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(1),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(10),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b0101),
    .SATA_BURST_VAL(3'b111),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b111),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("X"),
    .SIM_VERSION("4.0"),
    .TERM_RCAL_CFG(5'b10000),
    .TERM_RCAL_OVRD(1'b0),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPMARESET_TIME(5'b00001),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(40),
    .TX_DEEMPH0(5'b00000),
    .TX_DEEMPH1(5'b00000),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b110),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(1),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001110),
    .TX_MARGIN_FULL_1(7'b1001001),
    .TX_MARGIN_FULL_2(7'b1000101),
    .TX_MARGIN_FULL_3(7'b1000010),
    .TX_MARGIN_FULL_4(7'b1000000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000100),
    .TX_MARGIN_LOW_2(7'b1000010),
    .TX_MARGIN_LOW_3(7'b1000000),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PREDRIVER_MODE(1'b0),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h1832),
    .TX_RXDETECT_REF(3'b100),
    .TX_XCLK_SEL("TXOUT"),
    .UCODEER_CLR(1'b0)) 
    gtxe2_i
       (.CFGRESET(1'b0),
        .CLKRSVD({1'b0,1'b0,1'b0,1'b0}),
        .CPLLFBCLKLOST(gt2_cpllfbclklost_out),
        .CPLLLOCK(gt2_cplllock_out),
        .CPLLLOCKDETCLK(gt2_cplllockdetclk_in),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(cpllpd_in9_out),
        .CPLLREFCLKLOST(gtxe2_i_n_2),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(cpllreset_in8_out),
        .DMONITOROUT(gt2_dmonitorout_out),
        .DRPADDR(gt2_drpaddr_in),
        .DRPCLK(gt2_drpclk_in),
        .DRPDI(gt2_drpdi_in),
        .DRPDO(gt2_drpdo_out),
        .DRPEN(gt2_drpen_in),
        .DRPRDY(gt2_drprdy_out),
        .DRPWE(gt2_drpwe_in),
        .EYESCANDATAERROR(gt2_eyescandataerror_out),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(gt2_eyescanreset_in),
        .EYESCANTRIGGER(gt2_eyescantrigger_in),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(gt2_gtnorthrefclk0_in),
        .GTNORTHREFCLK1(gt2_gtnorthrefclk1_in),
        .GTREFCLK0(gt2_gtrefclk0_in),
        .GTREFCLK1(gt2_gtrefclk1_in),
        .GTREFCLKMONITOR(NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(data_sync_reg_gsr),
        .GTSOUTHREFCLK0(gt2_gtsouthrefclk0_in),
        .GTSOUTHREFCLK1(gt2_gtsouthrefclk1_in),
        .GTTXRESET(gt2_gttxreset_in15_out),
        .GTXRXN(gt2_gtxrxn_in),
        .GTXRXP(gt2_gtxrxp_in),
        .GTXTXN(gt2_gtxtxn_out),
        .GTXTXP(gt2_gtxtxp_out),
        .LOOPBACK(gt2_loopback_in),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED[15:0]),
        .PHYSTATUS(NLW_gtxe2_i_PHYSTATUS_UNCONNECTED),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(GT0_QPLLOUTCLK_IN),
        .QPLLREFCLK(GT0_QPLLOUTREFCLK_IN),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b1),
        .RXBUFRESET(gt2_rxbufreset_in),
        .RXBUFSTATUS(gt2_rxbufstatus_out),
        .RXBYTEISALIGNED(gt2_rxbyteisaligned_out),
        .RXBYTEREALIGN(gt2_rxbyterealign_out),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(gt2_rxcdrhold_in),
        .RXCDRLOCK(NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED),
        .RXCHANISALIGNED(NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED),
        .RXCHANREALIGN(NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED),
        .RXCHARISCOMMA({NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED[7:4],gt2_rxchariscomma_out}),
        .RXCHARISK({NLW_gtxe2_i_RXCHARISK_UNCONNECTED[7:4],gt2_rxcharisk_out}),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO(NLW_gtxe2_i_RXCHBONDO_UNCONNECTED[4:0]),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED[1:0]),
        .RXCOMINITDET(NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED),
        .RXCOMMADET(gt2_rxcommadet_out),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED),
        .RXCOMWAKEDET(NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED),
        .RXDATA({NLW_gtxe2_i_RXDATA_UNCONNECTED[63:32],gt2_rxdata_out}),
        .RXDATAVALID(NLW_gtxe2_i_RXDATAVALID_UNCONNECTED),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(gt2_rxdfelpmreset_in),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDFEXYDHOLD(1'b0),
        .RXDFEXYDOVRDEN(1'b0),
        .RXDISPERR({NLW_gtxe2_i_RXDISPERR_UNCONNECTED[7:4],gt2_rxdisperr_out}),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED),
        .RXELECIDLE(NLW_gtxe2_i_RXELECIDLE_UNCONNECTED),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(NLW_gtxe2_i_RXHEADER_UNCONNECTED[2:0]),
        .RXHEADERVALID(NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED),
        .RXLPMEN(gt2_rxlpmen_in),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(gt2_rxmcommaalignen_in),
        .RXMONITOROUT(gt2_rxmonitorout_out),
        .RXMONITORSEL(gt2_rxmonitorsel_in),
        .RXNOTINTABLE({NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED[7:4],gt2_rxnotintable_out}),
        .RXOOBRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(gt2_rxoutclk_out),
        .RXOUTCLKFABRIC(gt2_rxoutclkfabric_out),
        .RXOUTCLKPCS(NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(gt2_rxpcommaalignen_in),
        .RXPCSRESET(gt2_rxpcsreset_in),
        .RXPD(gt2_rxpd_in),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED[4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED[4:0]),
        .RXPMARESET(gt2_rxpmareset_in),
        .RXPOLARITY(gt2_rxpolarity_in),
        .RXPRBSCNTRESET(gt2_rxprbscntreset_in),
        .RXPRBSERR(gt2_rxprbserr_out),
        .RXPRBSSEL(gt2_rxprbssel_in),
        .RXQPIEN(1'b0),
        .RXQPISENN(NLW_gtxe2_i_RXQPISENN_UNCONNECTED),
        .RXQPISENP(NLW_gtxe2_i_RXQPISENP_UNCONNECTED),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(NLW_gtxe2_i_RXRATEDONE_UNCONNECTED),
        .RXRESETDONE(gt2_rxresetdone_out),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED),
        .RXSTATUS(gt2_rxstatus_out),
        .RXSYSCLKSEL(gt2_rxsysclksel_in),
        .RXUSERRDY(gt2_rxuserrdy_in11_out),
        .RXUSRCLK(gt2_rxusrclk_in),
        .RXUSRCLK2(gt2_rxusrclk2_in),
        .RXVALID(NLW_gtxe2_i_RXVALID_UNCONNECTED),
        .SETERRSTATUS(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TSTOUT(NLW_gtxe2_i_TSTOUT_UNCONNECTED[9:0]),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b1),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(gt2_txbufstatus_out),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,gt2_txcharisk_in}),
        .TXCOMFINISH(NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gt2_txdata_in}),
        .TXDEEMPH(1'b0),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL(gt2_txdiffctrl_in),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXGEARBOXREADY(NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(gt2_txinhibit_in),
        .TXMAINCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXOUTCLK(gt2_txoutclk_out),
        .TXOUTCLKFABRIC(gt2_txoutclkfabric_out),
        .TXOUTCLKPCS(gt2_txoutclkpcs_out),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(gt2_txpcsreset_in),
        .TXPD(gt2_txpd_in),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED),
        .TXPHOVRDEN(1'b0),
        .TXPISOPD(1'b0),
        .TXPMARESET(gt2_txpmareset_in),
        .TXPOLARITY(gt2_txpolarity_in),
        .TXPOSTCURSOR(gt2_txpostcursor_in),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(gt2_txprbsforceerr_in),
        .TXPRBSSEL(gt2_txprbssel_in),
        .TXPRECURSOR(gt2_txprecursor_in),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(NLW_gtxe2_i_TXQPISENN_UNCONNECTED),
        .TXQPISENP(NLW_gtxe2_i_TXQPISENP_UNCONNECTED),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,1'b0,1'b0}),
        .TXRATEDONE(NLW_gtxe2_i_TXRATEDONE_UNCONNECTED),
        .TXRESETDONE(gt2_txresetdone_out),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYSCLKSEL(gt2_txsysclksel_in),
        .TXUSERRDY(gt2_txuserrdy_in10_out),
        .TXUSRCLK(gt2_txusrclk_in),
        .TXUSRCLK2(gt2_txusrclk2_in));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_gt_GT" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_GT_3
   (gt3_cpllfbclklost_out,
    gt3_cplllock_out,
    gt3_drprdy_out,
    gt3_eyescandataerror_out,
    gt3_gtxtxn_out,
    gt3_gtxtxp_out,
    gt3_rxbyteisaligned_out,
    gt3_rxbyterealign_out,
    gt3_rxcommadet_out,
    gt3_rxoutclk_out,
    gt3_rxoutclkfabric_out,
    gt3_rxprbserr_out,
    gt3_rxresetdone_out,
    gt3_txoutclk_out,
    gt3_txoutclkfabric_out,
    gt3_txoutclkpcs_out,
    gt3_txresetdone_out,
    gt3_drpdo_out,
    gt3_txbufstatus_out,
    gt3_rxbufstatus_out,
    gt3_rxstatus_out,
    gt3_rxdata_out,
    gt3_rxmonitorout_out,
    gt3_dmonitorout_out,
    gt3_rxchariscomma_out,
    gt3_rxcharisk_out,
    gt3_rxdisperr_out,
    gt3_rxnotintable_out,
    data_sync_reg1,
    data_in,
    data_sync_reg1_0,
    gt3_cplllockdetclk_in,
    cpllpd_in7_out,
    cpllreset_in6_out,
    gt3_drpclk_in,
    gt3_drpen_in,
    gt3_drpwe_in,
    gt3_eyescanreset_in,
    gt3_eyescantrigger_in,
    gt3_gtnorthrefclk0_in,
    gt3_gtnorthrefclk1_in,
    gt3_gtrefclk0_in,
    gt3_gtrefclk1_in,
    data_sync_reg_gsr,
    gt3_gtsouthrefclk0_in,
    gt3_gtsouthrefclk1_in,
    gt3_gttxreset_in12_out,
    gt3_gtxrxn_in,
    gt3_gtxrxp_in,
    GT0_QPLLOUTCLK_IN,
    GT0_QPLLOUTREFCLK_IN,
    gt3_rxbufreset_in,
    gt3_rxcdrhold_in,
    gt3_rxdfelpmreset_in,
    gt3_rxlpmen_in,
    gt3_rxmcommaalignen_in,
    gt3_rxpcommaalignen_in,
    gt3_rxpcsreset_in,
    gt3_rxpmareset_in,
    gt3_rxpolarity_in,
    gt3_rxprbscntreset_in,
    gt3_rxuserrdy_in9_out,
    gt3_rxusrclk_in,
    gt3_rxusrclk2_in,
    gt3_txinhibit_in,
    gt3_txpcsreset_in,
    gt3_txpmareset_in,
    gt3_txpolarity_in,
    gt3_txprbsforceerr_in,
    gt3_txuserrdy_in8_out,
    gt3_txusrclk_in,
    gt3_txusrclk2_in,
    gt3_drpdi_in,
    gt3_rxmonitorsel_in,
    gt3_rxpd_in,
    gt3_rxsysclksel_in,
    gt3_txpd_in,
    gt3_txsysclksel_in,
    gt3_loopback_in,
    gt3_rxprbssel_in,
    gt3_txprbssel_in,
    gt3_txdiffctrl_in,
    gt3_txpostcursor_in,
    gt3_txprecursor_in,
    gt3_txdata_in,
    gt3_txcharisk_in,
    gt3_drpaddr_in,
    gt4_cplllock_out,
    gt2_cplllock_out,
    gt1_cplllock_out,
    rxdfelpmreset_reg,
    \tx_pd_2_reg[0] ,
    \tx_pd_7_reg[0] ,
    \tx_pd_5_reg[0] ,
    gt4_txresetdone_out,
    gt4_txpd_in,
    \rx_pd_2_reg[0] ,
    \rx_pd_7_reg[0] ,
    \rx_pd_5_reg[0] ,
    gt4_rxresetdone_out,
    gt4_rxpd_in);
  output gt3_cpllfbclklost_out;
  output gt3_cplllock_out;
  output gt3_drprdy_out;
  output gt3_eyescandataerror_out;
  output gt3_gtxtxn_out;
  output gt3_gtxtxp_out;
  output gt3_rxbyteisaligned_out;
  output gt3_rxbyterealign_out;
  output gt3_rxcommadet_out;
  output gt3_rxoutclk_out;
  output gt3_rxoutclkfabric_out;
  output gt3_rxprbserr_out;
  output gt3_rxresetdone_out;
  output gt3_txoutclk_out;
  output gt3_txoutclkfabric_out;
  output gt3_txoutclkpcs_out;
  output gt3_txresetdone_out;
  output [15:0]gt3_drpdo_out;
  output [1:0]gt3_txbufstatus_out;
  output [2:0]gt3_rxbufstatus_out;
  output [2:0]gt3_rxstatus_out;
  output [31:0]gt3_rxdata_out;
  output [6:0]gt3_rxmonitorout_out;
  output [7:0]gt3_dmonitorout_out;
  output [3:0]gt3_rxchariscomma_out;
  output [3:0]gt3_rxcharisk_out;
  output [3:0]gt3_rxdisperr_out;
  output [3:0]gt3_rxnotintable_out;
  output data_sync_reg1;
  output data_in;
  output data_sync_reg1_0;
  input gt3_cplllockdetclk_in;
  input cpllpd_in7_out;
  input cpllreset_in6_out;
  input gt3_drpclk_in;
  input gt3_drpen_in;
  input gt3_drpwe_in;
  input gt3_eyescanreset_in;
  input gt3_eyescantrigger_in;
  input gt3_gtnorthrefclk0_in;
  input gt3_gtnorthrefclk1_in;
  input gt3_gtrefclk0_in;
  input gt3_gtrefclk1_in;
  input [0:0]data_sync_reg_gsr;
  input gt3_gtsouthrefclk0_in;
  input gt3_gtsouthrefclk1_in;
  input gt3_gttxreset_in12_out;
  input gt3_gtxrxn_in;
  input gt3_gtxrxp_in;
  input GT0_QPLLOUTCLK_IN;
  input GT0_QPLLOUTREFCLK_IN;
  input gt3_rxbufreset_in;
  input gt3_rxcdrhold_in;
  input gt3_rxdfelpmreset_in;
  input gt3_rxlpmen_in;
  input gt3_rxmcommaalignen_in;
  input gt3_rxpcommaalignen_in;
  input gt3_rxpcsreset_in;
  input gt3_rxpmareset_in;
  input gt3_rxpolarity_in;
  input gt3_rxprbscntreset_in;
  input gt3_rxuserrdy_in9_out;
  input gt3_rxusrclk_in;
  input gt3_rxusrclk2_in;
  input gt3_txinhibit_in;
  input gt3_txpcsreset_in;
  input gt3_txpmareset_in;
  input gt3_txpolarity_in;
  input gt3_txprbsforceerr_in;
  input gt3_txuserrdy_in8_out;
  input gt3_txusrclk_in;
  input gt3_txusrclk2_in;
  input [15:0]gt3_drpdi_in;
  input [1:0]gt3_rxmonitorsel_in;
  input [1:0]gt3_rxpd_in;
  input [1:0]gt3_rxsysclksel_in;
  input [1:0]gt3_txpd_in;
  input [1:0]gt3_txsysclksel_in;
  input [2:0]gt3_loopback_in;
  input [2:0]gt3_rxprbssel_in;
  input [2:0]gt3_txprbssel_in;
  input [3:0]gt3_txdiffctrl_in;
  input [4:0]gt3_txpostcursor_in;
  input [4:0]gt3_txprecursor_in;
  input [31:0]gt3_txdata_in;
  input [3:0]gt3_txcharisk_in;
  input [8:0]gt3_drpaddr_in;
  input gt4_cplllock_out;
  input gt2_cplllock_out;
  input gt1_cplllock_out;
  input rxdfelpmreset_reg;
  input \tx_pd_2_reg[0] ;
  input \tx_pd_7_reg[0] ;
  input \tx_pd_5_reg[0] ;
  input gt4_txresetdone_out;
  input [1:0]gt4_txpd_in;
  input \rx_pd_2_reg[0] ;
  input \rx_pd_7_reg[0] ;
  input \rx_pd_5_reg[0] ;
  input gt4_rxresetdone_out;
  input [1:0]gt4_rxpd_in;

  wire GT0_QPLLOUTCLK_IN;
  wire GT0_QPLLOUTREFCLK_IN;
  wire cpllpd_in7_out;
  wire cpllreset_in6_out;
  wire data_in;
  wire data_sync1_i_2__1_n_0;
  wire data_sync1_i_2__2_n_0;
  wire data_sync_reg1;
  wire data_sync_reg1_0;
  wire [0:0]data_sync_reg_gsr;
  wire gt1_cplllock_out;
  wire gt2_cplllock_out;
  wire gt3_cpllfbclklost_out;
  wire gt3_cplllock_out;
  wire gt3_cplllockdetclk_in;
  wire [7:0]gt3_dmonitorout_out;
  wire [8:0]gt3_drpaddr_in;
  wire gt3_drpclk_in;
  wire [15:0]gt3_drpdi_in;
  wire [15:0]gt3_drpdo_out;
  wire gt3_drpen_in;
  wire gt3_drprdy_out;
  wire gt3_drpwe_in;
  wire gt3_eyescandataerror_out;
  wire gt3_eyescanreset_in;
  wire gt3_eyescantrigger_in;
  wire gt3_gtnorthrefclk0_in;
  wire gt3_gtnorthrefclk1_in;
  wire gt3_gtrefclk0_in;
  wire gt3_gtrefclk1_in;
  wire gt3_gtsouthrefclk0_in;
  wire gt3_gtsouthrefclk1_in;
  wire gt3_gttxreset_in12_out;
  wire gt3_gtxrxn_in;
  wire gt3_gtxrxp_in;
  wire gt3_gtxtxn_out;
  wire gt3_gtxtxp_out;
  wire [2:0]gt3_loopback_in;
  wire gt3_rxbufreset_in;
  wire [2:0]gt3_rxbufstatus_out;
  wire gt3_rxbyteisaligned_out;
  wire gt3_rxbyterealign_out;
  wire gt3_rxcdrhold_in;
  wire [3:0]gt3_rxchariscomma_out;
  wire [3:0]gt3_rxcharisk_out;
  wire gt3_rxcommadet_out;
  wire [31:0]gt3_rxdata_out;
  wire gt3_rxdfelpmreset_in;
  wire [3:0]gt3_rxdisperr_out;
  wire gt3_rxlpmen_in;
  wire gt3_rxmcommaalignen_in;
  wire [6:0]gt3_rxmonitorout_out;
  wire [1:0]gt3_rxmonitorsel_in;
  wire [3:0]gt3_rxnotintable_out;
  wire gt3_rxoutclk_out;
  wire gt3_rxoutclkfabric_out;
  wire gt3_rxpcommaalignen_in;
  wire gt3_rxpcsreset_in;
  wire [1:0]gt3_rxpd_in;
  wire gt3_rxpmareset_in;
  wire gt3_rxpolarity_in;
  wire gt3_rxprbscntreset_in;
  wire gt3_rxprbserr_out;
  wire [2:0]gt3_rxprbssel_in;
  wire gt3_rxresetdone_out;
  wire [2:0]gt3_rxstatus_out;
  wire [1:0]gt3_rxsysclksel_in;
  wire gt3_rxuserrdy_in9_out;
  wire gt3_rxusrclk2_in;
  wire gt3_rxusrclk_in;
  wire [1:0]gt3_txbufstatus_out;
  wire [3:0]gt3_txcharisk_in;
  wire [31:0]gt3_txdata_in;
  wire [3:0]gt3_txdiffctrl_in;
  wire gt3_txinhibit_in;
  wire gt3_txoutclk_out;
  wire gt3_txoutclkfabric_out;
  wire gt3_txoutclkpcs_out;
  wire gt3_txpcsreset_in;
  wire [1:0]gt3_txpd_in;
  wire gt3_txpmareset_in;
  wire gt3_txpolarity_in;
  wire [4:0]gt3_txpostcursor_in;
  wire gt3_txprbsforceerr_in;
  wire [2:0]gt3_txprbssel_in;
  wire [4:0]gt3_txprecursor_in;
  wire gt3_txresetdone_out;
  wire [1:0]gt3_txsysclksel_in;
  wire gt3_txuserrdy_in8_out;
  wire gt3_txusrclk2_in;
  wire gt3_txusrclk_in;
  wire gt4_cplllock_out;
  wire [1:0]gt4_rxpd_in;
  wire gt4_rxresetdone_out;
  wire [1:0]gt4_txpd_in;
  wire gt4_txresetdone_out;
  wire gtxe2_i_n_2;
  wire \rx_pd_2_reg[0] ;
  wire \rx_pd_5_reg[0] ;
  wire \rx_pd_7_reg[0] ;
  wire rxdfelpmreset_reg;
  wire \tx_pd_2_reg[0] ;
  wire \tx_pd_5_reg[0] ;
  wire \tx_pd_7_reg[0] ;
  wire NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED;
  wire NLW_gtxe2_i_PHYSTATUS_UNCONNECTED;
  wire NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED;
  wire NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED;
  wire NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED;
  wire NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED;
  wire NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED;
  wire NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED;
  wire NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED;
  wire NLW_gtxe2_i_RXDATAVALID_UNCONNECTED;
  wire NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtxe2_i_RXELECIDLE_UNCONNECTED;
  wire NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED;
  wire NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED;
  wire NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtxe2_i_RXQPISENN_UNCONNECTED;
  wire NLW_gtxe2_i_RXQPISENP_UNCONNECTED;
  wire NLW_gtxe2_i_RXRATEDONE_UNCONNECTED;
  wire NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED;
  wire NLW_gtxe2_i_RXVALID_UNCONNECTED;
  wire NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED;
  wire NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED;
  wire NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED;
  wire NLW_gtxe2_i_TXQPISENN_UNCONNECTED;
  wire NLW_gtxe2_i_TXQPISENP_UNCONNECTED;
  wire NLW_gtxe2_i_TXRATEDONE_UNCONNECTED;
  wire [15:0]NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED;
  wire [7:4]NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED;
  wire [7:4]NLW_gtxe2_i_RXCHARISK_UNCONNECTED;
  wire [4:0]NLW_gtxe2_i_RXCHBONDO_UNCONNECTED;
  wire [1:0]NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED;
  wire [63:32]NLW_gtxe2_i_RXDATA_UNCONNECTED;
  wire [7:4]NLW_gtxe2_i_RXDISPERR_UNCONNECTED;
  wire [2:0]NLW_gtxe2_i_RXHEADER_UNCONNECTED;
  wire [7:4]NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED;
  wire [4:0]NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED;
  wire [4:0]NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED;
  wire [9:0]NLW_gtxe2_i_TSTOUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'h00008000)) 
    data_sync1_i_1
       (.I0(gt3_cplllock_out),
        .I1(gt4_cplllock_out),
        .I2(gt2_cplllock_out),
        .I3(gt1_cplllock_out),
        .I4(rxdfelpmreset_reg),
        .O(data_sync_reg1));
  LUT4 #(
    .INIT(16'h0001)) 
    data_sync1_i_1__1
       (.I0(data_sync1_i_2__1_n_0),
        .I1(\tx_pd_2_reg[0] ),
        .I2(\tx_pd_7_reg[0] ),
        .I3(\tx_pd_5_reg[0] ),
        .O(data_in));
  LUT4 #(
    .INIT(16'h0001)) 
    data_sync1_i_1__2
       (.I0(data_sync1_i_2__2_n_0),
        .I1(\rx_pd_2_reg[0] ),
        .I2(\rx_pd_7_reg[0] ),
        .I3(\rx_pd_5_reg[0] ),
        .O(data_sync_reg1_0));
  LUT6 #(
    .INIT(64'h151515FF15FF15FF)) 
    data_sync1_i_2__1
       (.I0(gt3_txresetdone_out),
        .I1(gt3_txpd_in[0]),
        .I2(gt3_txpd_in[1]),
        .I3(gt4_txresetdone_out),
        .I4(gt4_txpd_in[0]),
        .I5(gt4_txpd_in[1]),
        .O(data_sync1_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h151515FF15FF15FF)) 
    data_sync1_i_2__2
       (.I0(gt3_rxresetdone_out),
        .I1(gt3_rxpd_in[0]),
        .I2(gt3_rxpd_in[1]),
        .I3(gt4_rxresetdone_out),
        .I4(gt4_rxpd_in[0]),
        .I5(gt4_rxpd_in[1]),
        .O(data_sync1_i_2__2_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTXE2_CHANNEL #(
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(12),
    .CLK_COR_MIN_LAT(8),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0100000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(24'hBC07DC),
    .CPLL_FBDIV(4),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000A00),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("TRUE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(3'b000),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD_ATTR(48'h000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h3C),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'h001E7080),
    .PMA_RSV2(16'h2050),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(32'h00000000),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(57),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(3),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(72'h0B000023FF10400020),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00000011110000),
    .RXLPM_LF_CFG(14'b00000011110000),
    .RXOOB_CFG(7'b0000110),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h084020),
    .RXPH_CFG(24'h000000),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RX_BIAS_CFG(12'b000000000100),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(5),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(3'b010),
    .RX_DATA_WIDTH(40),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(12'b000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFE_GAIN_CFG(23'h020FEA),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011110000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_KL_CFG(13'b0000011111110),
    .RX_DFE_KL_CFG2(32'h301148AC),
    .RX_DFE_LPM_CFG(16'h0104),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DFE_UT_CFG(17'b10001111000000000),
    .RX_DFE_VP_CFG(17'b00011111100000011),
    .RX_DFE_XYD_CFG(13'b0000000000000),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(1),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(10),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b0101),
    .SATA_BURST_VAL(3'b111),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b111),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("X"),
    .SIM_VERSION("4.0"),
    .TERM_RCAL_CFG(5'b10000),
    .TERM_RCAL_OVRD(1'b0),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPMARESET_TIME(5'b00001),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(40),
    .TX_DEEMPH0(5'b00000),
    .TX_DEEMPH1(5'b00000),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b110),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(1),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001110),
    .TX_MARGIN_FULL_1(7'b1001001),
    .TX_MARGIN_FULL_2(7'b1000101),
    .TX_MARGIN_FULL_3(7'b1000010),
    .TX_MARGIN_FULL_4(7'b1000000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000100),
    .TX_MARGIN_LOW_2(7'b1000010),
    .TX_MARGIN_LOW_3(7'b1000000),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PREDRIVER_MODE(1'b0),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h1832),
    .TX_RXDETECT_REF(3'b100),
    .TX_XCLK_SEL("TXOUT"),
    .UCODEER_CLR(1'b0)) 
    gtxe2_i
       (.CFGRESET(1'b0),
        .CLKRSVD({1'b0,1'b0,1'b0,1'b0}),
        .CPLLFBCLKLOST(gt3_cpllfbclklost_out),
        .CPLLLOCK(gt3_cplllock_out),
        .CPLLLOCKDETCLK(gt3_cplllockdetclk_in),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(cpllpd_in7_out),
        .CPLLREFCLKLOST(gtxe2_i_n_2),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(cpllreset_in6_out),
        .DMONITOROUT(gt3_dmonitorout_out),
        .DRPADDR(gt3_drpaddr_in),
        .DRPCLK(gt3_drpclk_in),
        .DRPDI(gt3_drpdi_in),
        .DRPDO(gt3_drpdo_out),
        .DRPEN(gt3_drpen_in),
        .DRPRDY(gt3_drprdy_out),
        .DRPWE(gt3_drpwe_in),
        .EYESCANDATAERROR(gt3_eyescandataerror_out),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(gt3_eyescanreset_in),
        .EYESCANTRIGGER(gt3_eyescantrigger_in),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(gt3_gtnorthrefclk0_in),
        .GTNORTHREFCLK1(gt3_gtnorthrefclk1_in),
        .GTREFCLK0(gt3_gtrefclk0_in),
        .GTREFCLK1(gt3_gtrefclk1_in),
        .GTREFCLKMONITOR(NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(data_sync_reg_gsr),
        .GTSOUTHREFCLK0(gt3_gtsouthrefclk0_in),
        .GTSOUTHREFCLK1(gt3_gtsouthrefclk1_in),
        .GTTXRESET(gt3_gttxreset_in12_out),
        .GTXRXN(gt3_gtxrxn_in),
        .GTXRXP(gt3_gtxrxp_in),
        .GTXTXN(gt3_gtxtxn_out),
        .GTXTXP(gt3_gtxtxp_out),
        .LOOPBACK(gt3_loopback_in),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED[15:0]),
        .PHYSTATUS(NLW_gtxe2_i_PHYSTATUS_UNCONNECTED),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(GT0_QPLLOUTCLK_IN),
        .QPLLREFCLK(GT0_QPLLOUTREFCLK_IN),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b1),
        .RXBUFRESET(gt3_rxbufreset_in),
        .RXBUFSTATUS(gt3_rxbufstatus_out),
        .RXBYTEISALIGNED(gt3_rxbyteisaligned_out),
        .RXBYTEREALIGN(gt3_rxbyterealign_out),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(gt3_rxcdrhold_in),
        .RXCDRLOCK(NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED),
        .RXCHANISALIGNED(NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED),
        .RXCHANREALIGN(NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED),
        .RXCHARISCOMMA({NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED[7:4],gt3_rxchariscomma_out}),
        .RXCHARISK({NLW_gtxe2_i_RXCHARISK_UNCONNECTED[7:4],gt3_rxcharisk_out}),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO(NLW_gtxe2_i_RXCHBONDO_UNCONNECTED[4:0]),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED[1:0]),
        .RXCOMINITDET(NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED),
        .RXCOMMADET(gt3_rxcommadet_out),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED),
        .RXCOMWAKEDET(NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED),
        .RXDATA({NLW_gtxe2_i_RXDATA_UNCONNECTED[63:32],gt3_rxdata_out}),
        .RXDATAVALID(NLW_gtxe2_i_RXDATAVALID_UNCONNECTED),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(gt3_rxdfelpmreset_in),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDFEXYDHOLD(1'b0),
        .RXDFEXYDOVRDEN(1'b0),
        .RXDISPERR({NLW_gtxe2_i_RXDISPERR_UNCONNECTED[7:4],gt3_rxdisperr_out}),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED),
        .RXELECIDLE(NLW_gtxe2_i_RXELECIDLE_UNCONNECTED),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(NLW_gtxe2_i_RXHEADER_UNCONNECTED[2:0]),
        .RXHEADERVALID(NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED),
        .RXLPMEN(gt3_rxlpmen_in),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(gt3_rxmcommaalignen_in),
        .RXMONITOROUT(gt3_rxmonitorout_out),
        .RXMONITORSEL(gt3_rxmonitorsel_in),
        .RXNOTINTABLE({NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED[7:4],gt3_rxnotintable_out}),
        .RXOOBRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(gt3_rxoutclk_out),
        .RXOUTCLKFABRIC(gt3_rxoutclkfabric_out),
        .RXOUTCLKPCS(NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(gt3_rxpcommaalignen_in),
        .RXPCSRESET(gt3_rxpcsreset_in),
        .RXPD(gt3_rxpd_in),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED[4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED[4:0]),
        .RXPMARESET(gt3_rxpmareset_in),
        .RXPOLARITY(gt3_rxpolarity_in),
        .RXPRBSCNTRESET(gt3_rxprbscntreset_in),
        .RXPRBSERR(gt3_rxprbserr_out),
        .RXPRBSSEL(gt3_rxprbssel_in),
        .RXQPIEN(1'b0),
        .RXQPISENN(NLW_gtxe2_i_RXQPISENN_UNCONNECTED),
        .RXQPISENP(NLW_gtxe2_i_RXQPISENP_UNCONNECTED),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(NLW_gtxe2_i_RXRATEDONE_UNCONNECTED),
        .RXRESETDONE(gt3_rxresetdone_out),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED),
        .RXSTATUS(gt3_rxstatus_out),
        .RXSYSCLKSEL(gt3_rxsysclksel_in),
        .RXUSERRDY(gt3_rxuserrdy_in9_out),
        .RXUSRCLK(gt3_rxusrclk_in),
        .RXUSRCLK2(gt3_rxusrclk2_in),
        .RXVALID(NLW_gtxe2_i_RXVALID_UNCONNECTED),
        .SETERRSTATUS(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TSTOUT(NLW_gtxe2_i_TSTOUT_UNCONNECTED[9:0]),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b1),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(gt3_txbufstatus_out),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,gt3_txcharisk_in}),
        .TXCOMFINISH(NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gt3_txdata_in}),
        .TXDEEMPH(1'b0),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL(gt3_txdiffctrl_in),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXGEARBOXREADY(NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(gt3_txinhibit_in),
        .TXMAINCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXOUTCLK(gt3_txoutclk_out),
        .TXOUTCLKFABRIC(gt3_txoutclkfabric_out),
        .TXOUTCLKPCS(gt3_txoutclkpcs_out),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(gt3_txpcsreset_in),
        .TXPD(gt3_txpd_in),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED),
        .TXPHOVRDEN(1'b0),
        .TXPISOPD(1'b0),
        .TXPMARESET(gt3_txpmareset_in),
        .TXPOLARITY(gt3_txpolarity_in),
        .TXPOSTCURSOR(gt3_txpostcursor_in),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(gt3_txprbsforceerr_in),
        .TXPRBSSEL(gt3_txprbssel_in),
        .TXPRECURSOR(gt3_txprecursor_in),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(NLW_gtxe2_i_TXQPISENN_UNCONNECTED),
        .TXQPISENP(NLW_gtxe2_i_TXQPISENP_UNCONNECTED),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,1'b0,1'b0}),
        .TXRATEDONE(NLW_gtxe2_i_TXRATEDONE_UNCONNECTED),
        .TXRESETDONE(gt3_txresetdone_out),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYSCLKSEL(gt3_txsysclksel_in),
        .TXUSERRDY(gt3_txuserrdy_in8_out),
        .TXUSRCLK(gt3_txusrclk_in),
        .TXUSRCLK2(gt3_txusrclk2_in));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_gt_GT" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_GT_4
   (gt4_cpllfbclklost_out,
    gt4_cplllock_out,
    gt4_drprdy_out,
    gt4_eyescandataerror_out,
    gt4_gtxtxn_out,
    gt4_gtxtxp_out,
    gt4_rxbyteisaligned_out,
    gt4_rxbyterealign_out,
    gt4_rxcommadet_out,
    gt4_rxoutclk_out,
    gt4_rxoutclkfabric_out,
    gt4_rxprbserr_out,
    gt4_rxresetdone_out,
    gt4_txoutclk_out,
    gt4_txoutclkfabric_out,
    gt4_txoutclkpcs_out,
    gt4_txresetdone_out,
    gt4_drpdo_out,
    gt4_txbufstatus_out,
    gt4_rxbufstatus_out,
    gt4_rxstatus_out,
    gt4_rxdata_out,
    gt4_rxmonitorout_out,
    gt4_dmonitorout_out,
    gt4_rxchariscomma_out,
    gt4_rxcharisk_out,
    gt4_rxdisperr_out,
    gt4_rxnotintable_out,
    gt4_cplllockdetclk_in,
    cpllpd_in5_out,
    cpllreset_in4_out,
    gt4_drpclk_in,
    gt4_drpen_in,
    gt4_drpwe_in,
    gt4_eyescanreset_in,
    gt4_eyescantrigger_in,
    gt4_gtnorthrefclk0_in,
    gt4_gtnorthrefclk1_in,
    gt4_gtrefclk0_in,
    gt4_gtrefclk1_in,
    data_sync_reg_gsr,
    gt4_gtsouthrefclk0_in,
    gt4_gtsouthrefclk1_in,
    gt4_gttxreset_in9_out,
    gt4_gtxrxn_in,
    gt4_gtxrxp_in,
    GT1_QPLLOUTCLK_IN,
    GT1_QPLLOUTREFCLK_IN,
    gt4_rxbufreset_in,
    gt4_rxcdrhold_in,
    gt4_rxdfelpmreset_in,
    gt4_rxlpmen_in,
    gt4_rxmcommaalignen_in,
    gt4_rxpcommaalignen_in,
    gt4_rxpcsreset_in,
    gt4_rxpmareset_in,
    gt4_rxpolarity_in,
    gt4_rxprbscntreset_in,
    gt4_rxuserrdy_in7_out,
    gt4_rxusrclk_in,
    gt4_rxusrclk2_in,
    gt4_txinhibit_in,
    gt4_txpcsreset_in,
    gt4_txpmareset_in,
    gt4_txpolarity_in,
    gt4_txprbsforceerr_in,
    gt4_txuserrdy_in6_out,
    gt4_txusrclk_in,
    gt4_txusrclk2_in,
    gt4_drpdi_in,
    gt4_rxmonitorsel_in,
    gt4_rxpd_in,
    gt4_rxsysclksel_in,
    gt4_txpd_in,
    gt4_txsysclksel_in,
    gt4_loopback_in,
    gt4_rxprbssel_in,
    gt4_txprbssel_in,
    gt4_txdiffctrl_in,
    gt4_txpostcursor_in,
    gt4_txprecursor_in,
    gt4_txdata_in,
    gt4_txcharisk_in,
    gt4_drpaddr_in);
  output gt4_cpllfbclklost_out;
  output gt4_cplllock_out;
  output gt4_drprdy_out;
  output gt4_eyescandataerror_out;
  output gt4_gtxtxn_out;
  output gt4_gtxtxp_out;
  output gt4_rxbyteisaligned_out;
  output gt4_rxbyterealign_out;
  output gt4_rxcommadet_out;
  output gt4_rxoutclk_out;
  output gt4_rxoutclkfabric_out;
  output gt4_rxprbserr_out;
  output gt4_rxresetdone_out;
  output gt4_txoutclk_out;
  output gt4_txoutclkfabric_out;
  output gt4_txoutclkpcs_out;
  output gt4_txresetdone_out;
  output [15:0]gt4_drpdo_out;
  output [1:0]gt4_txbufstatus_out;
  output [2:0]gt4_rxbufstatus_out;
  output [2:0]gt4_rxstatus_out;
  output [31:0]gt4_rxdata_out;
  output [6:0]gt4_rxmonitorout_out;
  output [7:0]gt4_dmonitorout_out;
  output [3:0]gt4_rxchariscomma_out;
  output [3:0]gt4_rxcharisk_out;
  output [3:0]gt4_rxdisperr_out;
  output [3:0]gt4_rxnotintable_out;
  input gt4_cplllockdetclk_in;
  input cpllpd_in5_out;
  input cpllreset_in4_out;
  input gt4_drpclk_in;
  input gt4_drpen_in;
  input gt4_drpwe_in;
  input gt4_eyescanreset_in;
  input gt4_eyescantrigger_in;
  input gt4_gtnorthrefclk0_in;
  input gt4_gtnorthrefclk1_in;
  input gt4_gtrefclk0_in;
  input gt4_gtrefclk1_in;
  input [0:0]data_sync_reg_gsr;
  input gt4_gtsouthrefclk0_in;
  input gt4_gtsouthrefclk1_in;
  input gt4_gttxreset_in9_out;
  input gt4_gtxrxn_in;
  input gt4_gtxrxp_in;
  input GT1_QPLLOUTCLK_IN;
  input GT1_QPLLOUTREFCLK_IN;
  input gt4_rxbufreset_in;
  input gt4_rxcdrhold_in;
  input gt4_rxdfelpmreset_in;
  input gt4_rxlpmen_in;
  input gt4_rxmcommaalignen_in;
  input gt4_rxpcommaalignen_in;
  input gt4_rxpcsreset_in;
  input gt4_rxpmareset_in;
  input gt4_rxpolarity_in;
  input gt4_rxprbscntreset_in;
  input gt4_rxuserrdy_in7_out;
  input gt4_rxusrclk_in;
  input gt4_rxusrclk2_in;
  input gt4_txinhibit_in;
  input gt4_txpcsreset_in;
  input gt4_txpmareset_in;
  input gt4_txpolarity_in;
  input gt4_txprbsforceerr_in;
  input gt4_txuserrdy_in6_out;
  input gt4_txusrclk_in;
  input gt4_txusrclk2_in;
  input [15:0]gt4_drpdi_in;
  input [1:0]gt4_rxmonitorsel_in;
  input [1:0]gt4_rxpd_in;
  input [1:0]gt4_rxsysclksel_in;
  input [1:0]gt4_txpd_in;
  input [1:0]gt4_txsysclksel_in;
  input [2:0]gt4_loopback_in;
  input [2:0]gt4_rxprbssel_in;
  input [2:0]gt4_txprbssel_in;
  input [3:0]gt4_txdiffctrl_in;
  input [4:0]gt4_txpostcursor_in;
  input [4:0]gt4_txprecursor_in;
  input [31:0]gt4_txdata_in;
  input [3:0]gt4_txcharisk_in;
  input [8:0]gt4_drpaddr_in;

  wire GT1_QPLLOUTCLK_IN;
  wire GT1_QPLLOUTREFCLK_IN;
  wire cpllpd_in5_out;
  wire cpllreset_in4_out;
  wire [0:0]data_sync_reg_gsr;
  wire gt4_cpllfbclklost_out;
  wire gt4_cplllock_out;
  wire gt4_cplllockdetclk_in;
  wire [7:0]gt4_dmonitorout_out;
  wire [8:0]gt4_drpaddr_in;
  wire gt4_drpclk_in;
  wire [15:0]gt4_drpdi_in;
  wire [15:0]gt4_drpdo_out;
  wire gt4_drpen_in;
  wire gt4_drprdy_out;
  wire gt4_drpwe_in;
  wire gt4_eyescandataerror_out;
  wire gt4_eyescanreset_in;
  wire gt4_eyescantrigger_in;
  wire gt4_gtnorthrefclk0_in;
  wire gt4_gtnorthrefclk1_in;
  wire gt4_gtrefclk0_in;
  wire gt4_gtrefclk1_in;
  wire gt4_gtsouthrefclk0_in;
  wire gt4_gtsouthrefclk1_in;
  wire gt4_gttxreset_in9_out;
  wire gt4_gtxrxn_in;
  wire gt4_gtxrxp_in;
  wire gt4_gtxtxn_out;
  wire gt4_gtxtxp_out;
  wire [2:0]gt4_loopback_in;
  wire gt4_rxbufreset_in;
  wire [2:0]gt4_rxbufstatus_out;
  wire gt4_rxbyteisaligned_out;
  wire gt4_rxbyterealign_out;
  wire gt4_rxcdrhold_in;
  wire [3:0]gt4_rxchariscomma_out;
  wire [3:0]gt4_rxcharisk_out;
  wire gt4_rxcommadet_out;
  wire [31:0]gt4_rxdata_out;
  wire gt4_rxdfelpmreset_in;
  wire [3:0]gt4_rxdisperr_out;
  wire gt4_rxlpmen_in;
  wire gt4_rxmcommaalignen_in;
  wire [6:0]gt4_rxmonitorout_out;
  wire [1:0]gt4_rxmonitorsel_in;
  wire [3:0]gt4_rxnotintable_out;
  wire gt4_rxoutclk_out;
  wire gt4_rxoutclkfabric_out;
  wire gt4_rxpcommaalignen_in;
  wire gt4_rxpcsreset_in;
  wire [1:0]gt4_rxpd_in;
  wire gt4_rxpmareset_in;
  wire gt4_rxpolarity_in;
  wire gt4_rxprbscntreset_in;
  wire gt4_rxprbserr_out;
  wire [2:0]gt4_rxprbssel_in;
  wire gt4_rxresetdone_out;
  wire [2:0]gt4_rxstatus_out;
  wire [1:0]gt4_rxsysclksel_in;
  wire gt4_rxuserrdy_in7_out;
  wire gt4_rxusrclk2_in;
  wire gt4_rxusrclk_in;
  wire [1:0]gt4_txbufstatus_out;
  wire [3:0]gt4_txcharisk_in;
  wire [31:0]gt4_txdata_in;
  wire [3:0]gt4_txdiffctrl_in;
  wire gt4_txinhibit_in;
  wire gt4_txoutclk_out;
  wire gt4_txoutclkfabric_out;
  wire gt4_txoutclkpcs_out;
  wire gt4_txpcsreset_in;
  wire [1:0]gt4_txpd_in;
  wire gt4_txpmareset_in;
  wire gt4_txpolarity_in;
  wire [4:0]gt4_txpostcursor_in;
  wire gt4_txprbsforceerr_in;
  wire [2:0]gt4_txprbssel_in;
  wire [4:0]gt4_txprecursor_in;
  wire gt4_txresetdone_out;
  wire [1:0]gt4_txsysclksel_in;
  wire gt4_txuserrdy_in6_out;
  wire gt4_txusrclk2_in;
  wire gt4_txusrclk_in;
  wire gtxe2_i_n_2;
  wire NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED;
  wire NLW_gtxe2_i_PHYSTATUS_UNCONNECTED;
  wire NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED;
  wire NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED;
  wire NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED;
  wire NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED;
  wire NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED;
  wire NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED;
  wire NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED;
  wire NLW_gtxe2_i_RXDATAVALID_UNCONNECTED;
  wire NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtxe2_i_RXELECIDLE_UNCONNECTED;
  wire NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED;
  wire NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED;
  wire NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtxe2_i_RXQPISENN_UNCONNECTED;
  wire NLW_gtxe2_i_RXQPISENP_UNCONNECTED;
  wire NLW_gtxe2_i_RXRATEDONE_UNCONNECTED;
  wire NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED;
  wire NLW_gtxe2_i_RXVALID_UNCONNECTED;
  wire NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED;
  wire NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED;
  wire NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED;
  wire NLW_gtxe2_i_TXQPISENN_UNCONNECTED;
  wire NLW_gtxe2_i_TXQPISENP_UNCONNECTED;
  wire NLW_gtxe2_i_TXRATEDONE_UNCONNECTED;
  wire [15:0]NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED;
  wire [7:4]NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED;
  wire [7:4]NLW_gtxe2_i_RXCHARISK_UNCONNECTED;
  wire [4:0]NLW_gtxe2_i_RXCHBONDO_UNCONNECTED;
  wire [1:0]NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED;
  wire [63:32]NLW_gtxe2_i_RXDATA_UNCONNECTED;
  wire [7:4]NLW_gtxe2_i_RXDISPERR_UNCONNECTED;
  wire [2:0]NLW_gtxe2_i_RXHEADER_UNCONNECTED;
  wire [7:4]NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED;
  wire [4:0]NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED;
  wire [4:0]NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED;
  wire [9:0]NLW_gtxe2_i_TSTOUT_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  GTXE2_CHANNEL #(
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(12),
    .CLK_COR_MIN_LAT(8),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0100000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(24'hBC07DC),
    .CPLL_FBDIV(4),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000A00),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("TRUE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(3'b000),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD_ATTR(48'h000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h3C),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'h001E7080),
    .PMA_RSV2(16'h2050),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(32'h00000000),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(57),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(3),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(72'h0B000023FF10400020),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00000011110000),
    .RXLPM_LF_CFG(14'b00000011110000),
    .RXOOB_CFG(7'b0000110),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h084020),
    .RXPH_CFG(24'h000000),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RX_BIAS_CFG(12'b000000000100),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(5),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(3'b010),
    .RX_DATA_WIDTH(40),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(12'b000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFE_GAIN_CFG(23'h020FEA),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011110000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_KL_CFG(13'b0000011111110),
    .RX_DFE_KL_CFG2(32'h301148AC),
    .RX_DFE_LPM_CFG(16'h0104),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DFE_UT_CFG(17'b10001111000000000),
    .RX_DFE_VP_CFG(17'b00011111100000011),
    .RX_DFE_XYD_CFG(13'b0000000000000),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(1),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(10),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b0101),
    .SATA_BURST_VAL(3'b111),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b111),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("X"),
    .SIM_VERSION("4.0"),
    .TERM_RCAL_CFG(5'b10000),
    .TERM_RCAL_OVRD(1'b0),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPMARESET_TIME(5'b00001),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(40),
    .TX_DEEMPH0(5'b00000),
    .TX_DEEMPH1(5'b00000),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b110),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(1),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001110),
    .TX_MARGIN_FULL_1(7'b1001001),
    .TX_MARGIN_FULL_2(7'b1000101),
    .TX_MARGIN_FULL_3(7'b1000010),
    .TX_MARGIN_FULL_4(7'b1000000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000100),
    .TX_MARGIN_LOW_2(7'b1000010),
    .TX_MARGIN_LOW_3(7'b1000000),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PREDRIVER_MODE(1'b0),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h1832),
    .TX_RXDETECT_REF(3'b100),
    .TX_XCLK_SEL("TXOUT"),
    .UCODEER_CLR(1'b0)) 
    gtxe2_i
       (.CFGRESET(1'b0),
        .CLKRSVD({1'b0,1'b0,1'b0,1'b0}),
        .CPLLFBCLKLOST(gt4_cpllfbclklost_out),
        .CPLLLOCK(gt4_cplllock_out),
        .CPLLLOCKDETCLK(gt4_cplllockdetclk_in),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(cpllpd_in5_out),
        .CPLLREFCLKLOST(gtxe2_i_n_2),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(cpllreset_in4_out),
        .DMONITOROUT(gt4_dmonitorout_out),
        .DRPADDR(gt4_drpaddr_in),
        .DRPCLK(gt4_drpclk_in),
        .DRPDI(gt4_drpdi_in),
        .DRPDO(gt4_drpdo_out),
        .DRPEN(gt4_drpen_in),
        .DRPRDY(gt4_drprdy_out),
        .DRPWE(gt4_drpwe_in),
        .EYESCANDATAERROR(gt4_eyescandataerror_out),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(gt4_eyescanreset_in),
        .EYESCANTRIGGER(gt4_eyescantrigger_in),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(gt4_gtnorthrefclk0_in),
        .GTNORTHREFCLK1(gt4_gtnorthrefclk1_in),
        .GTREFCLK0(gt4_gtrefclk0_in),
        .GTREFCLK1(gt4_gtrefclk1_in),
        .GTREFCLKMONITOR(NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(data_sync_reg_gsr),
        .GTSOUTHREFCLK0(gt4_gtsouthrefclk0_in),
        .GTSOUTHREFCLK1(gt4_gtsouthrefclk1_in),
        .GTTXRESET(gt4_gttxreset_in9_out),
        .GTXRXN(gt4_gtxrxn_in),
        .GTXRXP(gt4_gtxrxp_in),
        .GTXTXN(gt4_gtxtxn_out),
        .GTXTXP(gt4_gtxtxp_out),
        .LOOPBACK(gt4_loopback_in),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED[15:0]),
        .PHYSTATUS(NLW_gtxe2_i_PHYSTATUS_UNCONNECTED),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(GT1_QPLLOUTCLK_IN),
        .QPLLREFCLK(GT1_QPLLOUTREFCLK_IN),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b1),
        .RXBUFRESET(gt4_rxbufreset_in),
        .RXBUFSTATUS(gt4_rxbufstatus_out),
        .RXBYTEISALIGNED(gt4_rxbyteisaligned_out),
        .RXBYTEREALIGN(gt4_rxbyterealign_out),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(gt4_rxcdrhold_in),
        .RXCDRLOCK(NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED),
        .RXCHANISALIGNED(NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED),
        .RXCHANREALIGN(NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED),
        .RXCHARISCOMMA({NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED[7:4],gt4_rxchariscomma_out}),
        .RXCHARISK({NLW_gtxe2_i_RXCHARISK_UNCONNECTED[7:4],gt4_rxcharisk_out}),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO(NLW_gtxe2_i_RXCHBONDO_UNCONNECTED[4:0]),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED[1:0]),
        .RXCOMINITDET(NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED),
        .RXCOMMADET(gt4_rxcommadet_out),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED),
        .RXCOMWAKEDET(NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED),
        .RXDATA({NLW_gtxe2_i_RXDATA_UNCONNECTED[63:32],gt4_rxdata_out}),
        .RXDATAVALID(NLW_gtxe2_i_RXDATAVALID_UNCONNECTED),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(gt4_rxdfelpmreset_in),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDFEXYDHOLD(1'b0),
        .RXDFEXYDOVRDEN(1'b0),
        .RXDISPERR({NLW_gtxe2_i_RXDISPERR_UNCONNECTED[7:4],gt4_rxdisperr_out}),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED),
        .RXELECIDLE(NLW_gtxe2_i_RXELECIDLE_UNCONNECTED),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(NLW_gtxe2_i_RXHEADER_UNCONNECTED[2:0]),
        .RXHEADERVALID(NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED),
        .RXLPMEN(gt4_rxlpmen_in),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(gt4_rxmcommaalignen_in),
        .RXMONITOROUT(gt4_rxmonitorout_out),
        .RXMONITORSEL(gt4_rxmonitorsel_in),
        .RXNOTINTABLE({NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED[7:4],gt4_rxnotintable_out}),
        .RXOOBRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(gt4_rxoutclk_out),
        .RXOUTCLKFABRIC(gt4_rxoutclkfabric_out),
        .RXOUTCLKPCS(NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(gt4_rxpcommaalignen_in),
        .RXPCSRESET(gt4_rxpcsreset_in),
        .RXPD(gt4_rxpd_in),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED[4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED[4:0]),
        .RXPMARESET(gt4_rxpmareset_in),
        .RXPOLARITY(gt4_rxpolarity_in),
        .RXPRBSCNTRESET(gt4_rxprbscntreset_in),
        .RXPRBSERR(gt4_rxprbserr_out),
        .RXPRBSSEL(gt4_rxprbssel_in),
        .RXQPIEN(1'b0),
        .RXQPISENN(NLW_gtxe2_i_RXQPISENN_UNCONNECTED),
        .RXQPISENP(NLW_gtxe2_i_RXQPISENP_UNCONNECTED),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(NLW_gtxe2_i_RXRATEDONE_UNCONNECTED),
        .RXRESETDONE(gt4_rxresetdone_out),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED),
        .RXSTATUS(gt4_rxstatus_out),
        .RXSYSCLKSEL(gt4_rxsysclksel_in),
        .RXUSERRDY(gt4_rxuserrdy_in7_out),
        .RXUSRCLK(gt4_rxusrclk_in),
        .RXUSRCLK2(gt4_rxusrclk2_in),
        .RXVALID(NLW_gtxe2_i_RXVALID_UNCONNECTED),
        .SETERRSTATUS(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TSTOUT(NLW_gtxe2_i_TSTOUT_UNCONNECTED[9:0]),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b1),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(gt4_txbufstatus_out),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,gt4_txcharisk_in}),
        .TXCOMFINISH(NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gt4_txdata_in}),
        .TXDEEMPH(1'b0),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL(gt4_txdiffctrl_in),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXGEARBOXREADY(NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(gt4_txinhibit_in),
        .TXMAINCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXOUTCLK(gt4_txoutclk_out),
        .TXOUTCLKFABRIC(gt4_txoutclkfabric_out),
        .TXOUTCLKPCS(gt4_txoutclkpcs_out),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(gt4_txpcsreset_in),
        .TXPD(gt4_txpd_in),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED),
        .TXPHOVRDEN(1'b0),
        .TXPISOPD(1'b0),
        .TXPMARESET(gt4_txpmareset_in),
        .TXPOLARITY(gt4_txpolarity_in),
        .TXPOSTCURSOR(gt4_txpostcursor_in),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(gt4_txprbsforceerr_in),
        .TXPRBSSEL(gt4_txprbssel_in),
        .TXPRECURSOR(gt4_txprecursor_in),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(NLW_gtxe2_i_TXQPISENN_UNCONNECTED),
        .TXQPISENP(NLW_gtxe2_i_TXQPISENP_UNCONNECTED),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,1'b0,1'b0}),
        .TXRATEDONE(NLW_gtxe2_i_TXRATEDONE_UNCONNECTED),
        .TXRESETDONE(gt4_txresetdone_out),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYSCLKSEL(gt4_txsysclksel_in),
        .TXUSERRDY(gt4_txuserrdy_in6_out),
        .TXUSRCLK(gt4_txusrclk_in),
        .TXUSRCLK2(gt4_txusrclk2_in));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_gt_GT" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_GT_5
   (gt5_cpllfbclklost_out,
    gt5_cplllock_out,
    gt5_drprdy_out,
    gt5_eyescandataerror_out,
    gt5_gtxtxn_out,
    gt5_gtxtxp_out,
    gt5_rxbyteisaligned_out,
    gt5_rxbyterealign_out,
    gt5_rxcommadet_out,
    gt5_rxoutclk_out,
    gt5_rxoutclkfabric_out,
    gt5_rxprbserr_out,
    gt5_rxresetdone_out,
    gt5_txoutclk_out,
    gt5_txoutclkfabric_out,
    gt5_txoutclkpcs_out,
    gt5_txresetdone_out,
    gt5_drpdo_out,
    gt5_txbufstatus_out,
    gt5_rxbufstatus_out,
    gt5_rxstatus_out,
    gt5_rxdata_out,
    gt5_rxmonitorout_out,
    gt5_dmonitorout_out,
    gt5_rxchariscomma_out,
    gt5_rxcharisk_out,
    gt5_rxdisperr_out,
    gt5_rxnotintable_out,
    data_sync_reg1,
    data_sync_reg1_0,
    gt5_cplllockdetclk_in,
    cpllpd_in3_out,
    cpllreset_in2_out,
    gt5_drpclk_in,
    gt5_drpen_in,
    gt5_drpwe_in,
    gt5_eyescanreset_in,
    gt5_eyescantrigger_in,
    gt5_gtnorthrefclk0_in,
    gt5_gtnorthrefclk1_in,
    gt5_gtrefclk0_in,
    gt5_gtrefclk1_in,
    data_sync_reg_gsr,
    gt5_gtsouthrefclk0_in,
    gt5_gtsouthrefclk1_in,
    gt5_gttxreset_in6_out,
    gt5_gtxrxn_in,
    gt5_gtxrxp_in,
    GT1_QPLLOUTCLK_IN,
    GT1_QPLLOUTREFCLK_IN,
    gt5_rxbufreset_in,
    gt5_rxcdrhold_in,
    gt5_rxdfelpmreset_in,
    gt5_rxlpmen_in,
    gt5_rxmcommaalignen_in,
    gt5_rxpcommaalignen_in,
    gt5_rxpcsreset_in,
    gt5_rxpmareset_in,
    gt5_rxpolarity_in,
    gt5_rxprbscntreset_in,
    gt5_rxuserrdy_in5_out,
    gt5_rxusrclk_in,
    gt5_rxusrclk2_in,
    gt5_txinhibit_in,
    gt5_txpcsreset_in,
    gt5_txpmareset_in,
    gt5_txpolarity_in,
    gt5_txprbsforceerr_in,
    gt5_txuserrdy_in4_out,
    gt5_txusrclk_in,
    gt5_txusrclk2_in,
    gt5_drpdi_in,
    gt5_rxmonitorsel_in,
    gt5_rxpd_in,
    gt5_rxsysclksel_in,
    gt5_txpd_in,
    gt5_txsysclksel_in,
    gt5_loopback_in,
    gt5_rxprbssel_in,
    gt5_txprbssel_in,
    gt5_txdiffctrl_in,
    gt5_txpostcursor_in,
    gt5_txprecursor_in,
    gt5_txdata_in,
    gt5_txcharisk_in,
    gt5_drpaddr_in,
    gt6_txresetdone_out,
    gt6_txpd_in,
    gt6_rxresetdone_out,
    gt6_rxpd_in);
  output gt5_cpllfbclklost_out;
  output gt5_cplllock_out;
  output gt5_drprdy_out;
  output gt5_eyescandataerror_out;
  output gt5_gtxtxn_out;
  output gt5_gtxtxp_out;
  output gt5_rxbyteisaligned_out;
  output gt5_rxbyterealign_out;
  output gt5_rxcommadet_out;
  output gt5_rxoutclk_out;
  output gt5_rxoutclkfabric_out;
  output gt5_rxprbserr_out;
  output gt5_rxresetdone_out;
  output gt5_txoutclk_out;
  output gt5_txoutclkfabric_out;
  output gt5_txoutclkpcs_out;
  output gt5_txresetdone_out;
  output [15:0]gt5_drpdo_out;
  output [1:0]gt5_txbufstatus_out;
  output [2:0]gt5_rxbufstatus_out;
  output [2:0]gt5_rxstatus_out;
  output [31:0]gt5_rxdata_out;
  output [6:0]gt5_rxmonitorout_out;
  output [7:0]gt5_dmonitorout_out;
  output [3:0]gt5_rxchariscomma_out;
  output [3:0]gt5_rxcharisk_out;
  output [3:0]gt5_rxdisperr_out;
  output [3:0]gt5_rxnotintable_out;
  output data_sync_reg1;
  output data_sync_reg1_0;
  input gt5_cplllockdetclk_in;
  input cpllpd_in3_out;
  input cpllreset_in2_out;
  input gt5_drpclk_in;
  input gt5_drpen_in;
  input gt5_drpwe_in;
  input gt5_eyescanreset_in;
  input gt5_eyescantrigger_in;
  input gt5_gtnorthrefclk0_in;
  input gt5_gtnorthrefclk1_in;
  input gt5_gtrefclk0_in;
  input gt5_gtrefclk1_in;
  input [0:0]data_sync_reg_gsr;
  input gt5_gtsouthrefclk0_in;
  input gt5_gtsouthrefclk1_in;
  input gt5_gttxreset_in6_out;
  input gt5_gtxrxn_in;
  input gt5_gtxrxp_in;
  input GT1_QPLLOUTCLK_IN;
  input GT1_QPLLOUTREFCLK_IN;
  input gt5_rxbufreset_in;
  input gt5_rxcdrhold_in;
  input gt5_rxdfelpmreset_in;
  input gt5_rxlpmen_in;
  input gt5_rxmcommaalignen_in;
  input gt5_rxpcommaalignen_in;
  input gt5_rxpcsreset_in;
  input gt5_rxpmareset_in;
  input gt5_rxpolarity_in;
  input gt5_rxprbscntreset_in;
  input gt5_rxuserrdy_in5_out;
  input gt5_rxusrclk_in;
  input gt5_rxusrclk2_in;
  input gt5_txinhibit_in;
  input gt5_txpcsreset_in;
  input gt5_txpmareset_in;
  input gt5_txpolarity_in;
  input gt5_txprbsforceerr_in;
  input gt5_txuserrdy_in4_out;
  input gt5_txusrclk_in;
  input gt5_txusrclk2_in;
  input [15:0]gt5_drpdi_in;
  input [1:0]gt5_rxmonitorsel_in;
  input [1:0]gt5_rxpd_in;
  input [1:0]gt5_rxsysclksel_in;
  input [1:0]gt5_txpd_in;
  input [1:0]gt5_txsysclksel_in;
  input [2:0]gt5_loopback_in;
  input [2:0]gt5_rxprbssel_in;
  input [2:0]gt5_txprbssel_in;
  input [3:0]gt5_txdiffctrl_in;
  input [4:0]gt5_txpostcursor_in;
  input [4:0]gt5_txprecursor_in;
  input [31:0]gt5_txdata_in;
  input [3:0]gt5_txcharisk_in;
  input [8:0]gt5_drpaddr_in;
  input gt6_txresetdone_out;
  input [1:0]gt6_txpd_in;
  input gt6_rxresetdone_out;
  input [1:0]gt6_rxpd_in;

  wire GT1_QPLLOUTCLK_IN;
  wire GT1_QPLLOUTREFCLK_IN;
  wire cpllpd_in3_out;
  wire cpllreset_in2_out;
  wire data_sync_reg1;
  wire data_sync_reg1_0;
  wire [0:0]data_sync_reg_gsr;
  wire gt5_cpllfbclklost_out;
  wire gt5_cplllock_out;
  wire gt5_cplllockdetclk_in;
  wire [7:0]gt5_dmonitorout_out;
  wire [8:0]gt5_drpaddr_in;
  wire gt5_drpclk_in;
  wire [15:0]gt5_drpdi_in;
  wire [15:0]gt5_drpdo_out;
  wire gt5_drpen_in;
  wire gt5_drprdy_out;
  wire gt5_drpwe_in;
  wire gt5_eyescandataerror_out;
  wire gt5_eyescanreset_in;
  wire gt5_eyescantrigger_in;
  wire gt5_gtnorthrefclk0_in;
  wire gt5_gtnorthrefclk1_in;
  wire gt5_gtrefclk0_in;
  wire gt5_gtrefclk1_in;
  wire gt5_gtsouthrefclk0_in;
  wire gt5_gtsouthrefclk1_in;
  wire gt5_gttxreset_in6_out;
  wire gt5_gtxrxn_in;
  wire gt5_gtxrxp_in;
  wire gt5_gtxtxn_out;
  wire gt5_gtxtxp_out;
  wire [2:0]gt5_loopback_in;
  wire gt5_rxbufreset_in;
  wire [2:0]gt5_rxbufstatus_out;
  wire gt5_rxbyteisaligned_out;
  wire gt5_rxbyterealign_out;
  wire gt5_rxcdrhold_in;
  wire [3:0]gt5_rxchariscomma_out;
  wire [3:0]gt5_rxcharisk_out;
  wire gt5_rxcommadet_out;
  wire [31:0]gt5_rxdata_out;
  wire gt5_rxdfelpmreset_in;
  wire [3:0]gt5_rxdisperr_out;
  wire gt5_rxlpmen_in;
  wire gt5_rxmcommaalignen_in;
  wire [6:0]gt5_rxmonitorout_out;
  wire [1:0]gt5_rxmonitorsel_in;
  wire [3:0]gt5_rxnotintable_out;
  wire gt5_rxoutclk_out;
  wire gt5_rxoutclkfabric_out;
  wire gt5_rxpcommaalignen_in;
  wire gt5_rxpcsreset_in;
  wire [1:0]gt5_rxpd_in;
  wire gt5_rxpmareset_in;
  wire gt5_rxpolarity_in;
  wire gt5_rxprbscntreset_in;
  wire gt5_rxprbserr_out;
  wire [2:0]gt5_rxprbssel_in;
  wire gt5_rxresetdone_out;
  wire [2:0]gt5_rxstatus_out;
  wire [1:0]gt5_rxsysclksel_in;
  wire gt5_rxuserrdy_in5_out;
  wire gt5_rxusrclk2_in;
  wire gt5_rxusrclk_in;
  wire [1:0]gt5_txbufstatus_out;
  wire [3:0]gt5_txcharisk_in;
  wire [31:0]gt5_txdata_in;
  wire [3:0]gt5_txdiffctrl_in;
  wire gt5_txinhibit_in;
  wire gt5_txoutclk_out;
  wire gt5_txoutclkfabric_out;
  wire gt5_txoutclkpcs_out;
  wire gt5_txpcsreset_in;
  wire [1:0]gt5_txpd_in;
  wire gt5_txpmareset_in;
  wire gt5_txpolarity_in;
  wire [4:0]gt5_txpostcursor_in;
  wire gt5_txprbsforceerr_in;
  wire [2:0]gt5_txprbssel_in;
  wire [4:0]gt5_txprecursor_in;
  wire gt5_txresetdone_out;
  wire [1:0]gt5_txsysclksel_in;
  wire gt5_txuserrdy_in4_out;
  wire gt5_txusrclk2_in;
  wire gt5_txusrclk_in;
  wire [1:0]gt6_rxpd_in;
  wire gt6_rxresetdone_out;
  wire [1:0]gt6_txpd_in;
  wire gt6_txresetdone_out;
  wire gtxe2_i_n_2;
  wire NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED;
  wire NLW_gtxe2_i_PHYSTATUS_UNCONNECTED;
  wire NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED;
  wire NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED;
  wire NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED;
  wire NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED;
  wire NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED;
  wire NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED;
  wire NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED;
  wire NLW_gtxe2_i_RXDATAVALID_UNCONNECTED;
  wire NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtxe2_i_RXELECIDLE_UNCONNECTED;
  wire NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED;
  wire NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED;
  wire NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtxe2_i_RXQPISENN_UNCONNECTED;
  wire NLW_gtxe2_i_RXQPISENP_UNCONNECTED;
  wire NLW_gtxe2_i_RXRATEDONE_UNCONNECTED;
  wire NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED;
  wire NLW_gtxe2_i_RXVALID_UNCONNECTED;
  wire NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED;
  wire NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED;
  wire NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED;
  wire NLW_gtxe2_i_TXQPISENN_UNCONNECTED;
  wire NLW_gtxe2_i_TXQPISENP_UNCONNECTED;
  wire NLW_gtxe2_i_TXRATEDONE_UNCONNECTED;
  wire [15:0]NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED;
  wire [7:4]NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED;
  wire [7:4]NLW_gtxe2_i_RXCHARISK_UNCONNECTED;
  wire [4:0]NLW_gtxe2_i_RXCHBONDO_UNCONNECTED;
  wire [1:0]NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED;
  wire [63:32]NLW_gtxe2_i_RXDATA_UNCONNECTED;
  wire [7:4]NLW_gtxe2_i_RXDISPERR_UNCONNECTED;
  wire [2:0]NLW_gtxe2_i_RXHEADER_UNCONNECTED;
  wire [7:4]NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED;
  wire [4:0]NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED;
  wire [4:0]NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED;
  wire [9:0]NLW_gtxe2_i_TSTOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h151515FF15FF15FF)) 
    data_sync1_i_5
       (.I0(gt5_txresetdone_out),
        .I1(gt5_txpd_in[0]),
        .I2(gt5_txpd_in[1]),
        .I3(gt6_txresetdone_out),
        .I4(gt6_txpd_in[0]),
        .I5(gt6_txpd_in[1]),
        .O(data_sync_reg1));
  LUT6 #(
    .INIT(64'h151515FF15FF15FF)) 
    data_sync1_i_5__0
       (.I0(gt5_rxresetdone_out),
        .I1(gt5_rxpd_in[0]),
        .I2(gt5_rxpd_in[1]),
        .I3(gt6_rxresetdone_out),
        .I4(gt6_rxpd_in[0]),
        .I5(gt6_rxpd_in[1]),
        .O(data_sync_reg1_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTXE2_CHANNEL #(
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(12),
    .CLK_COR_MIN_LAT(8),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0100000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(24'hBC07DC),
    .CPLL_FBDIV(4),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000A00),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("TRUE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(3'b000),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD_ATTR(48'h000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h3C),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'h001E7080),
    .PMA_RSV2(16'h2050),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(32'h00000000),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(57),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(3),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(72'h0B000023FF10400020),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00000011110000),
    .RXLPM_LF_CFG(14'b00000011110000),
    .RXOOB_CFG(7'b0000110),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h084020),
    .RXPH_CFG(24'h000000),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RX_BIAS_CFG(12'b000000000100),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(5),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(3'b010),
    .RX_DATA_WIDTH(40),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(12'b000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFE_GAIN_CFG(23'h020FEA),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011110000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_KL_CFG(13'b0000011111110),
    .RX_DFE_KL_CFG2(32'h301148AC),
    .RX_DFE_LPM_CFG(16'h0104),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DFE_UT_CFG(17'b10001111000000000),
    .RX_DFE_VP_CFG(17'b00011111100000011),
    .RX_DFE_XYD_CFG(13'b0000000000000),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(1),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(10),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b0101),
    .SATA_BURST_VAL(3'b111),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b111),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("X"),
    .SIM_VERSION("4.0"),
    .TERM_RCAL_CFG(5'b10000),
    .TERM_RCAL_OVRD(1'b0),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPMARESET_TIME(5'b00001),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(40),
    .TX_DEEMPH0(5'b00000),
    .TX_DEEMPH1(5'b00000),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b110),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(1),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001110),
    .TX_MARGIN_FULL_1(7'b1001001),
    .TX_MARGIN_FULL_2(7'b1000101),
    .TX_MARGIN_FULL_3(7'b1000010),
    .TX_MARGIN_FULL_4(7'b1000000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000100),
    .TX_MARGIN_LOW_2(7'b1000010),
    .TX_MARGIN_LOW_3(7'b1000000),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PREDRIVER_MODE(1'b0),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h1832),
    .TX_RXDETECT_REF(3'b100),
    .TX_XCLK_SEL("TXOUT"),
    .UCODEER_CLR(1'b0)) 
    gtxe2_i
       (.CFGRESET(1'b0),
        .CLKRSVD({1'b0,1'b0,1'b0,1'b0}),
        .CPLLFBCLKLOST(gt5_cpllfbclklost_out),
        .CPLLLOCK(gt5_cplllock_out),
        .CPLLLOCKDETCLK(gt5_cplllockdetclk_in),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(cpllpd_in3_out),
        .CPLLREFCLKLOST(gtxe2_i_n_2),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(cpllreset_in2_out),
        .DMONITOROUT(gt5_dmonitorout_out),
        .DRPADDR(gt5_drpaddr_in),
        .DRPCLK(gt5_drpclk_in),
        .DRPDI(gt5_drpdi_in),
        .DRPDO(gt5_drpdo_out),
        .DRPEN(gt5_drpen_in),
        .DRPRDY(gt5_drprdy_out),
        .DRPWE(gt5_drpwe_in),
        .EYESCANDATAERROR(gt5_eyescandataerror_out),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(gt5_eyescanreset_in),
        .EYESCANTRIGGER(gt5_eyescantrigger_in),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(gt5_gtnorthrefclk0_in),
        .GTNORTHREFCLK1(gt5_gtnorthrefclk1_in),
        .GTREFCLK0(gt5_gtrefclk0_in),
        .GTREFCLK1(gt5_gtrefclk1_in),
        .GTREFCLKMONITOR(NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(data_sync_reg_gsr),
        .GTSOUTHREFCLK0(gt5_gtsouthrefclk0_in),
        .GTSOUTHREFCLK1(gt5_gtsouthrefclk1_in),
        .GTTXRESET(gt5_gttxreset_in6_out),
        .GTXRXN(gt5_gtxrxn_in),
        .GTXRXP(gt5_gtxrxp_in),
        .GTXTXN(gt5_gtxtxn_out),
        .GTXTXP(gt5_gtxtxp_out),
        .LOOPBACK(gt5_loopback_in),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED[15:0]),
        .PHYSTATUS(NLW_gtxe2_i_PHYSTATUS_UNCONNECTED),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(GT1_QPLLOUTCLK_IN),
        .QPLLREFCLK(GT1_QPLLOUTREFCLK_IN),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b1),
        .RXBUFRESET(gt5_rxbufreset_in),
        .RXBUFSTATUS(gt5_rxbufstatus_out),
        .RXBYTEISALIGNED(gt5_rxbyteisaligned_out),
        .RXBYTEREALIGN(gt5_rxbyterealign_out),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(gt5_rxcdrhold_in),
        .RXCDRLOCK(NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED),
        .RXCHANISALIGNED(NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED),
        .RXCHANREALIGN(NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED),
        .RXCHARISCOMMA({NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED[7:4],gt5_rxchariscomma_out}),
        .RXCHARISK({NLW_gtxe2_i_RXCHARISK_UNCONNECTED[7:4],gt5_rxcharisk_out}),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO(NLW_gtxe2_i_RXCHBONDO_UNCONNECTED[4:0]),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED[1:0]),
        .RXCOMINITDET(NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED),
        .RXCOMMADET(gt5_rxcommadet_out),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED),
        .RXCOMWAKEDET(NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED),
        .RXDATA({NLW_gtxe2_i_RXDATA_UNCONNECTED[63:32],gt5_rxdata_out}),
        .RXDATAVALID(NLW_gtxe2_i_RXDATAVALID_UNCONNECTED),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(gt5_rxdfelpmreset_in),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDFEXYDHOLD(1'b0),
        .RXDFEXYDOVRDEN(1'b0),
        .RXDISPERR({NLW_gtxe2_i_RXDISPERR_UNCONNECTED[7:4],gt5_rxdisperr_out}),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED),
        .RXELECIDLE(NLW_gtxe2_i_RXELECIDLE_UNCONNECTED),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(NLW_gtxe2_i_RXHEADER_UNCONNECTED[2:0]),
        .RXHEADERVALID(NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED),
        .RXLPMEN(gt5_rxlpmen_in),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(gt5_rxmcommaalignen_in),
        .RXMONITOROUT(gt5_rxmonitorout_out),
        .RXMONITORSEL(gt5_rxmonitorsel_in),
        .RXNOTINTABLE({NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED[7:4],gt5_rxnotintable_out}),
        .RXOOBRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(gt5_rxoutclk_out),
        .RXOUTCLKFABRIC(gt5_rxoutclkfabric_out),
        .RXOUTCLKPCS(NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(gt5_rxpcommaalignen_in),
        .RXPCSRESET(gt5_rxpcsreset_in),
        .RXPD(gt5_rxpd_in),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED[4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED[4:0]),
        .RXPMARESET(gt5_rxpmareset_in),
        .RXPOLARITY(gt5_rxpolarity_in),
        .RXPRBSCNTRESET(gt5_rxprbscntreset_in),
        .RXPRBSERR(gt5_rxprbserr_out),
        .RXPRBSSEL(gt5_rxprbssel_in),
        .RXQPIEN(1'b0),
        .RXQPISENN(NLW_gtxe2_i_RXQPISENN_UNCONNECTED),
        .RXQPISENP(NLW_gtxe2_i_RXQPISENP_UNCONNECTED),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(NLW_gtxe2_i_RXRATEDONE_UNCONNECTED),
        .RXRESETDONE(gt5_rxresetdone_out),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED),
        .RXSTATUS(gt5_rxstatus_out),
        .RXSYSCLKSEL(gt5_rxsysclksel_in),
        .RXUSERRDY(gt5_rxuserrdy_in5_out),
        .RXUSRCLK(gt5_rxusrclk_in),
        .RXUSRCLK2(gt5_rxusrclk2_in),
        .RXVALID(NLW_gtxe2_i_RXVALID_UNCONNECTED),
        .SETERRSTATUS(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TSTOUT(NLW_gtxe2_i_TSTOUT_UNCONNECTED[9:0]),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b1),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(gt5_txbufstatus_out),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,gt5_txcharisk_in}),
        .TXCOMFINISH(NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gt5_txdata_in}),
        .TXDEEMPH(1'b0),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL(gt5_txdiffctrl_in),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXGEARBOXREADY(NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(gt5_txinhibit_in),
        .TXMAINCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXOUTCLK(gt5_txoutclk_out),
        .TXOUTCLKFABRIC(gt5_txoutclkfabric_out),
        .TXOUTCLKPCS(gt5_txoutclkpcs_out),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(gt5_txpcsreset_in),
        .TXPD(gt5_txpd_in),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED),
        .TXPHOVRDEN(1'b0),
        .TXPISOPD(1'b0),
        .TXPMARESET(gt5_txpmareset_in),
        .TXPOLARITY(gt5_txpolarity_in),
        .TXPOSTCURSOR(gt5_txpostcursor_in),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(gt5_txprbsforceerr_in),
        .TXPRBSSEL(gt5_txprbssel_in),
        .TXPRECURSOR(gt5_txprecursor_in),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(NLW_gtxe2_i_TXQPISENN_UNCONNECTED),
        .TXQPISENP(NLW_gtxe2_i_TXQPISENP_UNCONNECTED),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,1'b0,1'b0}),
        .TXRATEDONE(NLW_gtxe2_i_TXRATEDONE_UNCONNECTED),
        .TXRESETDONE(gt5_txresetdone_out),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYSCLKSEL(gt5_txsysclksel_in),
        .TXUSERRDY(gt5_txuserrdy_in4_out),
        .TXUSRCLK(gt5_txusrclk_in),
        .TXUSRCLK2(gt5_txusrclk2_in));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_gt_GT" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_GT_6
   (gt6_cpllfbclklost_out,
    gt6_cplllock_out,
    gt6_drprdy_out,
    gt6_eyescandataerror_out,
    gt6_gtxtxn_out,
    gt6_gtxtxp_out,
    gt6_rxbyteisaligned_out,
    gt6_rxbyterealign_out,
    gt6_rxcommadet_out,
    gt6_rxoutclk_out,
    gt6_rxoutclkfabric_out,
    gt6_rxprbserr_out,
    gt6_rxresetdone_out,
    gt6_txoutclk_out,
    gt6_txoutclkfabric_out,
    gt6_txoutclkpcs_out,
    gt6_txresetdone_out,
    gt6_drpdo_out,
    gt6_txbufstatus_out,
    gt6_rxbufstatus_out,
    gt6_rxstatus_out,
    gt6_rxdata_out,
    gt6_rxmonitorout_out,
    gt6_dmonitorout_out,
    gt6_rxchariscomma_out,
    gt6_rxcharisk_out,
    gt6_rxdisperr_out,
    gt6_rxnotintable_out,
    data_sync_reg1,
    gt6_cplllockdetclk_in,
    cpllpd_in1_out,
    cpllreset_in0_out,
    gt6_drpclk_in,
    gt6_drpen_in,
    gt6_drpwe_in,
    gt6_eyescanreset_in,
    gt6_eyescantrigger_in,
    gt6_gtnorthrefclk0_in,
    gt6_gtnorthrefclk1_in,
    gt6_gtrefclk0_in,
    gt6_gtrefclk1_in,
    data_sync_reg_gsr,
    gt6_gtsouthrefclk0_in,
    gt6_gtsouthrefclk1_in,
    gt6_gttxreset_in3_out,
    gt6_gtxrxn_in,
    gt6_gtxrxp_in,
    GT1_QPLLOUTCLK_IN,
    GT1_QPLLOUTREFCLK_IN,
    gt6_rxbufreset_in,
    gt6_rxcdrhold_in,
    gt6_rxdfelpmreset_in,
    gt6_rxlpmen_in,
    gt6_rxmcommaalignen_in,
    gt6_rxpcommaalignen_in,
    gt6_rxpcsreset_in,
    gt6_rxpmareset_in,
    gt6_rxpolarity_in,
    gt6_rxprbscntreset_in,
    gt6_rxuserrdy_in3_out,
    gt6_rxusrclk_in,
    gt6_rxusrclk2_in,
    gt6_txinhibit_in,
    gt6_txpcsreset_in,
    gt6_txpmareset_in,
    gt6_txpolarity_in,
    gt6_txprbsforceerr_in,
    gt6_txuserrdy_in2_out,
    gt6_txusrclk_in,
    gt6_txusrclk2_in,
    gt6_drpdi_in,
    gt6_rxmonitorsel_in,
    gt6_rxpd_in,
    gt6_rxsysclksel_in,
    gt6_txpd_in,
    gt6_txsysclksel_in,
    gt6_loopback_in,
    gt6_rxprbssel_in,
    gt6_txprbssel_in,
    gt6_txdiffctrl_in,
    gt6_txpostcursor_in,
    gt6_txprecursor_in,
    gt6_txdata_in,
    gt6_txcharisk_in,
    gt6_drpaddr_in,
    gt5_cplllock_out,
    gt0_cplllock_out,
    gt7_cplllock_out);
  output gt6_cpllfbclklost_out;
  output gt6_cplllock_out;
  output gt6_drprdy_out;
  output gt6_eyescandataerror_out;
  output gt6_gtxtxn_out;
  output gt6_gtxtxp_out;
  output gt6_rxbyteisaligned_out;
  output gt6_rxbyterealign_out;
  output gt6_rxcommadet_out;
  output gt6_rxoutclk_out;
  output gt6_rxoutclkfabric_out;
  output gt6_rxprbserr_out;
  output gt6_rxresetdone_out;
  output gt6_txoutclk_out;
  output gt6_txoutclkfabric_out;
  output gt6_txoutclkpcs_out;
  output gt6_txresetdone_out;
  output [15:0]gt6_drpdo_out;
  output [1:0]gt6_txbufstatus_out;
  output [2:0]gt6_rxbufstatus_out;
  output [2:0]gt6_rxstatus_out;
  output [31:0]gt6_rxdata_out;
  output [6:0]gt6_rxmonitorout_out;
  output [7:0]gt6_dmonitorout_out;
  output [3:0]gt6_rxchariscomma_out;
  output [3:0]gt6_rxcharisk_out;
  output [3:0]gt6_rxdisperr_out;
  output [3:0]gt6_rxnotintable_out;
  output data_sync_reg1;
  input gt6_cplllockdetclk_in;
  input cpllpd_in1_out;
  input cpllreset_in0_out;
  input gt6_drpclk_in;
  input gt6_drpen_in;
  input gt6_drpwe_in;
  input gt6_eyescanreset_in;
  input gt6_eyescantrigger_in;
  input gt6_gtnorthrefclk0_in;
  input gt6_gtnorthrefclk1_in;
  input gt6_gtrefclk0_in;
  input gt6_gtrefclk1_in;
  input [0:0]data_sync_reg_gsr;
  input gt6_gtsouthrefclk0_in;
  input gt6_gtsouthrefclk1_in;
  input gt6_gttxreset_in3_out;
  input gt6_gtxrxn_in;
  input gt6_gtxrxp_in;
  input GT1_QPLLOUTCLK_IN;
  input GT1_QPLLOUTREFCLK_IN;
  input gt6_rxbufreset_in;
  input gt6_rxcdrhold_in;
  input gt6_rxdfelpmreset_in;
  input gt6_rxlpmen_in;
  input gt6_rxmcommaalignen_in;
  input gt6_rxpcommaalignen_in;
  input gt6_rxpcsreset_in;
  input gt6_rxpmareset_in;
  input gt6_rxpolarity_in;
  input gt6_rxprbscntreset_in;
  input gt6_rxuserrdy_in3_out;
  input gt6_rxusrclk_in;
  input gt6_rxusrclk2_in;
  input gt6_txinhibit_in;
  input gt6_txpcsreset_in;
  input gt6_txpmareset_in;
  input gt6_txpolarity_in;
  input gt6_txprbsforceerr_in;
  input gt6_txuserrdy_in2_out;
  input gt6_txusrclk_in;
  input gt6_txusrclk2_in;
  input [15:0]gt6_drpdi_in;
  input [1:0]gt6_rxmonitorsel_in;
  input [1:0]gt6_rxpd_in;
  input [1:0]gt6_rxsysclksel_in;
  input [1:0]gt6_txpd_in;
  input [1:0]gt6_txsysclksel_in;
  input [2:0]gt6_loopback_in;
  input [2:0]gt6_rxprbssel_in;
  input [2:0]gt6_txprbssel_in;
  input [3:0]gt6_txdiffctrl_in;
  input [4:0]gt6_txpostcursor_in;
  input [4:0]gt6_txprecursor_in;
  input [31:0]gt6_txdata_in;
  input [3:0]gt6_txcharisk_in;
  input [8:0]gt6_drpaddr_in;
  input gt5_cplllock_out;
  input gt0_cplllock_out;
  input gt7_cplllock_out;

  wire GT1_QPLLOUTCLK_IN;
  wire GT1_QPLLOUTREFCLK_IN;
  wire cpllpd_in1_out;
  wire cpllreset_in0_out;
  wire data_sync_reg1;
  wire [0:0]data_sync_reg_gsr;
  wire gt0_cplllock_out;
  wire gt5_cplllock_out;
  wire gt6_cpllfbclklost_out;
  wire gt6_cplllock_out;
  wire gt6_cplllockdetclk_in;
  wire [7:0]gt6_dmonitorout_out;
  wire [8:0]gt6_drpaddr_in;
  wire gt6_drpclk_in;
  wire [15:0]gt6_drpdi_in;
  wire [15:0]gt6_drpdo_out;
  wire gt6_drpen_in;
  wire gt6_drprdy_out;
  wire gt6_drpwe_in;
  wire gt6_eyescandataerror_out;
  wire gt6_eyescanreset_in;
  wire gt6_eyescantrigger_in;
  wire gt6_gtnorthrefclk0_in;
  wire gt6_gtnorthrefclk1_in;
  wire gt6_gtrefclk0_in;
  wire gt6_gtrefclk1_in;
  wire gt6_gtsouthrefclk0_in;
  wire gt6_gtsouthrefclk1_in;
  wire gt6_gttxreset_in3_out;
  wire gt6_gtxrxn_in;
  wire gt6_gtxrxp_in;
  wire gt6_gtxtxn_out;
  wire gt6_gtxtxp_out;
  wire [2:0]gt6_loopback_in;
  wire gt6_rxbufreset_in;
  wire [2:0]gt6_rxbufstatus_out;
  wire gt6_rxbyteisaligned_out;
  wire gt6_rxbyterealign_out;
  wire gt6_rxcdrhold_in;
  wire [3:0]gt6_rxchariscomma_out;
  wire [3:0]gt6_rxcharisk_out;
  wire gt6_rxcommadet_out;
  wire [31:0]gt6_rxdata_out;
  wire gt6_rxdfelpmreset_in;
  wire [3:0]gt6_rxdisperr_out;
  wire gt6_rxlpmen_in;
  wire gt6_rxmcommaalignen_in;
  wire [6:0]gt6_rxmonitorout_out;
  wire [1:0]gt6_rxmonitorsel_in;
  wire [3:0]gt6_rxnotintable_out;
  wire gt6_rxoutclk_out;
  wire gt6_rxoutclkfabric_out;
  wire gt6_rxpcommaalignen_in;
  wire gt6_rxpcsreset_in;
  wire [1:0]gt6_rxpd_in;
  wire gt6_rxpmareset_in;
  wire gt6_rxpolarity_in;
  wire gt6_rxprbscntreset_in;
  wire gt6_rxprbserr_out;
  wire [2:0]gt6_rxprbssel_in;
  wire gt6_rxresetdone_out;
  wire [2:0]gt6_rxstatus_out;
  wire [1:0]gt6_rxsysclksel_in;
  wire gt6_rxuserrdy_in3_out;
  wire gt6_rxusrclk2_in;
  wire gt6_rxusrclk_in;
  wire [1:0]gt6_txbufstatus_out;
  wire [3:0]gt6_txcharisk_in;
  wire [31:0]gt6_txdata_in;
  wire [3:0]gt6_txdiffctrl_in;
  wire gt6_txinhibit_in;
  wire gt6_txoutclk_out;
  wire gt6_txoutclkfabric_out;
  wire gt6_txoutclkpcs_out;
  wire gt6_txpcsreset_in;
  wire [1:0]gt6_txpd_in;
  wire gt6_txpmareset_in;
  wire gt6_txpolarity_in;
  wire [4:0]gt6_txpostcursor_in;
  wire gt6_txprbsforceerr_in;
  wire [2:0]gt6_txprbssel_in;
  wire [4:0]gt6_txprecursor_in;
  wire gt6_txresetdone_out;
  wire [1:0]gt6_txsysclksel_in;
  wire gt6_txuserrdy_in2_out;
  wire gt6_txusrclk2_in;
  wire gt6_txusrclk_in;
  wire gt7_cplllock_out;
  wire gtxe2_i_n_2;
  wire NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED;
  wire NLW_gtxe2_i_PHYSTATUS_UNCONNECTED;
  wire NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED;
  wire NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED;
  wire NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED;
  wire NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED;
  wire NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED;
  wire NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED;
  wire NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED;
  wire NLW_gtxe2_i_RXDATAVALID_UNCONNECTED;
  wire NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtxe2_i_RXELECIDLE_UNCONNECTED;
  wire NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED;
  wire NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED;
  wire NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtxe2_i_RXQPISENN_UNCONNECTED;
  wire NLW_gtxe2_i_RXQPISENP_UNCONNECTED;
  wire NLW_gtxe2_i_RXRATEDONE_UNCONNECTED;
  wire NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED;
  wire NLW_gtxe2_i_RXVALID_UNCONNECTED;
  wire NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED;
  wire NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED;
  wire NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED;
  wire NLW_gtxe2_i_TXQPISENN_UNCONNECTED;
  wire NLW_gtxe2_i_TXQPISENP_UNCONNECTED;
  wire NLW_gtxe2_i_TXRATEDONE_UNCONNECTED;
  wire [15:0]NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED;
  wire [7:4]NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED;
  wire [7:4]NLW_gtxe2_i_RXCHARISK_UNCONNECTED;
  wire [4:0]NLW_gtxe2_i_RXCHBONDO_UNCONNECTED;
  wire [1:0]NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED;
  wire [63:32]NLW_gtxe2_i_RXDATA_UNCONNECTED;
  wire [7:4]NLW_gtxe2_i_RXDISPERR_UNCONNECTED;
  wire [2:0]NLW_gtxe2_i_RXHEADER_UNCONNECTED;
  wire [7:4]NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED;
  wire [4:0]NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED;
  wire [4:0]NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED;
  wire [9:0]NLW_gtxe2_i_TSTOUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'h7FFF)) 
    data_sync1_i_2
       (.I0(gt6_cplllock_out),
        .I1(gt5_cplllock_out),
        .I2(gt0_cplllock_out),
        .I3(gt7_cplllock_out),
        .O(data_sync_reg1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTXE2_CHANNEL #(
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(12),
    .CLK_COR_MIN_LAT(8),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0100000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(24'hBC07DC),
    .CPLL_FBDIV(4),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000A00),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("TRUE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(3'b000),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD_ATTR(48'h000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h3C),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'h001E7080),
    .PMA_RSV2(16'h2050),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(32'h00000000),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(57),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(3),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(72'h0B000023FF10400020),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00000011110000),
    .RXLPM_LF_CFG(14'b00000011110000),
    .RXOOB_CFG(7'b0000110),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h084020),
    .RXPH_CFG(24'h000000),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RX_BIAS_CFG(12'b000000000100),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(5),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(3'b010),
    .RX_DATA_WIDTH(40),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(12'b000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFE_GAIN_CFG(23'h020FEA),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011110000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_KL_CFG(13'b0000011111110),
    .RX_DFE_KL_CFG2(32'h301148AC),
    .RX_DFE_LPM_CFG(16'h0104),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DFE_UT_CFG(17'b10001111000000000),
    .RX_DFE_VP_CFG(17'b00011111100000011),
    .RX_DFE_XYD_CFG(13'b0000000000000),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(1),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(10),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b0101),
    .SATA_BURST_VAL(3'b111),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b111),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("X"),
    .SIM_VERSION("4.0"),
    .TERM_RCAL_CFG(5'b10000),
    .TERM_RCAL_OVRD(1'b0),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPMARESET_TIME(5'b00001),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(40),
    .TX_DEEMPH0(5'b00000),
    .TX_DEEMPH1(5'b00000),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b110),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(1),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001110),
    .TX_MARGIN_FULL_1(7'b1001001),
    .TX_MARGIN_FULL_2(7'b1000101),
    .TX_MARGIN_FULL_3(7'b1000010),
    .TX_MARGIN_FULL_4(7'b1000000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000100),
    .TX_MARGIN_LOW_2(7'b1000010),
    .TX_MARGIN_LOW_3(7'b1000000),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PREDRIVER_MODE(1'b0),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h1832),
    .TX_RXDETECT_REF(3'b100),
    .TX_XCLK_SEL("TXOUT"),
    .UCODEER_CLR(1'b0)) 
    gtxe2_i
       (.CFGRESET(1'b0),
        .CLKRSVD({1'b0,1'b0,1'b0,1'b0}),
        .CPLLFBCLKLOST(gt6_cpllfbclklost_out),
        .CPLLLOCK(gt6_cplllock_out),
        .CPLLLOCKDETCLK(gt6_cplllockdetclk_in),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(cpllpd_in1_out),
        .CPLLREFCLKLOST(gtxe2_i_n_2),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(cpllreset_in0_out),
        .DMONITOROUT(gt6_dmonitorout_out),
        .DRPADDR(gt6_drpaddr_in),
        .DRPCLK(gt6_drpclk_in),
        .DRPDI(gt6_drpdi_in),
        .DRPDO(gt6_drpdo_out),
        .DRPEN(gt6_drpen_in),
        .DRPRDY(gt6_drprdy_out),
        .DRPWE(gt6_drpwe_in),
        .EYESCANDATAERROR(gt6_eyescandataerror_out),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(gt6_eyescanreset_in),
        .EYESCANTRIGGER(gt6_eyescantrigger_in),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(gt6_gtnorthrefclk0_in),
        .GTNORTHREFCLK1(gt6_gtnorthrefclk1_in),
        .GTREFCLK0(gt6_gtrefclk0_in),
        .GTREFCLK1(gt6_gtrefclk1_in),
        .GTREFCLKMONITOR(NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(data_sync_reg_gsr),
        .GTSOUTHREFCLK0(gt6_gtsouthrefclk0_in),
        .GTSOUTHREFCLK1(gt6_gtsouthrefclk1_in),
        .GTTXRESET(gt6_gttxreset_in3_out),
        .GTXRXN(gt6_gtxrxn_in),
        .GTXRXP(gt6_gtxrxp_in),
        .GTXTXN(gt6_gtxtxn_out),
        .GTXTXP(gt6_gtxtxp_out),
        .LOOPBACK(gt6_loopback_in),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED[15:0]),
        .PHYSTATUS(NLW_gtxe2_i_PHYSTATUS_UNCONNECTED),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(GT1_QPLLOUTCLK_IN),
        .QPLLREFCLK(GT1_QPLLOUTREFCLK_IN),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b1),
        .RXBUFRESET(gt6_rxbufreset_in),
        .RXBUFSTATUS(gt6_rxbufstatus_out),
        .RXBYTEISALIGNED(gt6_rxbyteisaligned_out),
        .RXBYTEREALIGN(gt6_rxbyterealign_out),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(gt6_rxcdrhold_in),
        .RXCDRLOCK(NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED),
        .RXCHANISALIGNED(NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED),
        .RXCHANREALIGN(NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED),
        .RXCHARISCOMMA({NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED[7:4],gt6_rxchariscomma_out}),
        .RXCHARISK({NLW_gtxe2_i_RXCHARISK_UNCONNECTED[7:4],gt6_rxcharisk_out}),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO(NLW_gtxe2_i_RXCHBONDO_UNCONNECTED[4:0]),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED[1:0]),
        .RXCOMINITDET(NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED),
        .RXCOMMADET(gt6_rxcommadet_out),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED),
        .RXCOMWAKEDET(NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED),
        .RXDATA({NLW_gtxe2_i_RXDATA_UNCONNECTED[63:32],gt6_rxdata_out}),
        .RXDATAVALID(NLW_gtxe2_i_RXDATAVALID_UNCONNECTED),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(gt6_rxdfelpmreset_in),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDFEXYDHOLD(1'b0),
        .RXDFEXYDOVRDEN(1'b0),
        .RXDISPERR({NLW_gtxe2_i_RXDISPERR_UNCONNECTED[7:4],gt6_rxdisperr_out}),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED),
        .RXELECIDLE(NLW_gtxe2_i_RXELECIDLE_UNCONNECTED),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(NLW_gtxe2_i_RXHEADER_UNCONNECTED[2:0]),
        .RXHEADERVALID(NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED),
        .RXLPMEN(gt6_rxlpmen_in),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(gt6_rxmcommaalignen_in),
        .RXMONITOROUT(gt6_rxmonitorout_out),
        .RXMONITORSEL(gt6_rxmonitorsel_in),
        .RXNOTINTABLE({NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED[7:4],gt6_rxnotintable_out}),
        .RXOOBRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(gt6_rxoutclk_out),
        .RXOUTCLKFABRIC(gt6_rxoutclkfabric_out),
        .RXOUTCLKPCS(NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(gt6_rxpcommaalignen_in),
        .RXPCSRESET(gt6_rxpcsreset_in),
        .RXPD(gt6_rxpd_in),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED[4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED[4:0]),
        .RXPMARESET(gt6_rxpmareset_in),
        .RXPOLARITY(gt6_rxpolarity_in),
        .RXPRBSCNTRESET(gt6_rxprbscntreset_in),
        .RXPRBSERR(gt6_rxprbserr_out),
        .RXPRBSSEL(gt6_rxprbssel_in),
        .RXQPIEN(1'b0),
        .RXQPISENN(NLW_gtxe2_i_RXQPISENN_UNCONNECTED),
        .RXQPISENP(NLW_gtxe2_i_RXQPISENP_UNCONNECTED),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(NLW_gtxe2_i_RXRATEDONE_UNCONNECTED),
        .RXRESETDONE(gt6_rxresetdone_out),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED),
        .RXSTATUS(gt6_rxstatus_out),
        .RXSYSCLKSEL(gt6_rxsysclksel_in),
        .RXUSERRDY(gt6_rxuserrdy_in3_out),
        .RXUSRCLK(gt6_rxusrclk_in),
        .RXUSRCLK2(gt6_rxusrclk2_in),
        .RXVALID(NLW_gtxe2_i_RXVALID_UNCONNECTED),
        .SETERRSTATUS(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TSTOUT(NLW_gtxe2_i_TSTOUT_UNCONNECTED[9:0]),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b1),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(gt6_txbufstatus_out),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,gt6_txcharisk_in}),
        .TXCOMFINISH(NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gt6_txdata_in}),
        .TXDEEMPH(1'b0),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL(gt6_txdiffctrl_in),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXGEARBOXREADY(NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(gt6_txinhibit_in),
        .TXMAINCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXOUTCLK(gt6_txoutclk_out),
        .TXOUTCLKFABRIC(gt6_txoutclkfabric_out),
        .TXOUTCLKPCS(gt6_txoutclkpcs_out),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(gt6_txpcsreset_in),
        .TXPD(gt6_txpd_in),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED),
        .TXPHOVRDEN(1'b0),
        .TXPISOPD(1'b0),
        .TXPMARESET(gt6_txpmareset_in),
        .TXPOLARITY(gt6_txpolarity_in),
        .TXPOSTCURSOR(gt6_txpostcursor_in),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(gt6_txprbsforceerr_in),
        .TXPRBSSEL(gt6_txprbssel_in),
        .TXPRECURSOR(gt6_txprecursor_in),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(NLW_gtxe2_i_TXQPISENN_UNCONNECTED),
        .TXQPISENP(NLW_gtxe2_i_TXQPISENP_UNCONNECTED),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,1'b0,1'b0}),
        .TXRATEDONE(NLW_gtxe2_i_TXRATEDONE_UNCONNECTED),
        .TXRESETDONE(gt6_txresetdone_out),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYSCLKSEL(gt6_txsysclksel_in),
        .TXUSERRDY(gt6_txuserrdy_in2_out),
        .TXUSRCLK(gt6_txusrclk_in),
        .TXUSRCLK2(gt6_txusrclk2_in));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_gt_GT" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_GT_7
   (gt7_cpllfbclklost_out,
    gt7_cplllock_out,
    gt7_drprdy_out,
    gt7_eyescandataerror_out,
    gt7_gtxtxn_out,
    gt7_gtxtxp_out,
    gt7_rxbyteisaligned_out,
    gt7_rxbyterealign_out,
    gt7_rxcommadet_out,
    gt7_rxoutclk_out,
    gt7_rxoutclkfabric_out,
    gt7_rxprbserr_out,
    gt7_rxresetdone_out,
    gt7_txoutclk_out,
    gt7_txoutclkfabric_out,
    gt7_txoutclkpcs_out,
    gt7_txresetdone_out,
    gt7_drpdo_out,
    gt7_txbufstatus_out,
    gt7_rxbufstatus_out,
    gt7_rxstatus_out,
    gt7_rxdata_out,
    gt7_rxmonitorout_out,
    gt7_dmonitorout_out,
    gt7_rxchariscomma_out,
    gt7_rxcharisk_out,
    gt7_rxdisperr_out,
    gt7_rxnotintable_out,
    data_sync_reg1,
    data_sync_reg1_0,
    gt7_cplllockdetclk_in,
    cpllpd_in,
    cpllreset_in,
    gt7_drpclk_in,
    gt7_drpen_in,
    gt7_drpwe_in,
    gt7_eyescanreset_in,
    gt7_eyescantrigger_in,
    gt7_gtnorthrefclk0_in,
    gt7_gtnorthrefclk1_in,
    gt7_gtrefclk0_in,
    gt7_gtrefclk1_in,
    data_sync_reg_gsr,
    gt7_gtsouthrefclk0_in,
    gt7_gtsouthrefclk1_in,
    gt7_gttxreset_in0_out,
    gt7_gtxrxn_in,
    gt7_gtxrxp_in,
    GT1_QPLLOUTCLK_IN,
    GT1_QPLLOUTREFCLK_IN,
    gt7_rxbufreset_in,
    gt7_rxcdrhold_in,
    gt7_rxdfelpmreset_in,
    gt7_rxlpmen_in,
    gt7_rxmcommaalignen_in,
    gt7_rxpcommaalignen_in,
    gt7_rxpcsreset_in,
    gt7_rxpmareset_in,
    gt7_rxpolarity_in,
    gt7_rxprbscntreset_in,
    gt7_rxuserrdy_in1_out,
    gt7_rxusrclk_in,
    gt7_rxusrclk2_in,
    gt7_txinhibit_in,
    gt7_txpcsreset_in,
    gt7_txpmareset_in,
    gt7_txpolarity_in,
    gt7_txprbsforceerr_in,
    gt7_txuserrdy_in0_out,
    gt7_txusrclk_in,
    gt7_txusrclk2_in,
    gt7_drpdi_in,
    gt7_rxmonitorsel_in,
    gt7_rxpd_in,
    gt7_rxsysclksel_in,
    gt7_txpd_in,
    gt7_txsysclksel_in,
    gt7_loopback_in,
    gt7_rxprbssel_in,
    gt7_txprbssel_in,
    gt7_txdiffctrl_in,
    gt7_txpostcursor_in,
    gt7_txprecursor_in,
    gt7_txdata_in,
    gt7_txcharisk_in,
    gt7_drpaddr_in,
    gt0_txresetdone_out,
    gt0_txpd_in,
    gt0_rxresetdone_out,
    gt0_rxpd_in);
  output gt7_cpllfbclklost_out;
  output gt7_cplllock_out;
  output gt7_drprdy_out;
  output gt7_eyescandataerror_out;
  output gt7_gtxtxn_out;
  output gt7_gtxtxp_out;
  output gt7_rxbyteisaligned_out;
  output gt7_rxbyterealign_out;
  output gt7_rxcommadet_out;
  output gt7_rxoutclk_out;
  output gt7_rxoutclkfabric_out;
  output gt7_rxprbserr_out;
  output gt7_rxresetdone_out;
  output gt7_txoutclk_out;
  output gt7_txoutclkfabric_out;
  output gt7_txoutclkpcs_out;
  output gt7_txresetdone_out;
  output [15:0]gt7_drpdo_out;
  output [1:0]gt7_txbufstatus_out;
  output [2:0]gt7_rxbufstatus_out;
  output [2:0]gt7_rxstatus_out;
  output [31:0]gt7_rxdata_out;
  output [6:0]gt7_rxmonitorout_out;
  output [7:0]gt7_dmonitorout_out;
  output [3:0]gt7_rxchariscomma_out;
  output [3:0]gt7_rxcharisk_out;
  output [3:0]gt7_rxdisperr_out;
  output [3:0]gt7_rxnotintable_out;
  output data_sync_reg1;
  output data_sync_reg1_0;
  input gt7_cplllockdetclk_in;
  input cpllpd_in;
  input cpllreset_in;
  input gt7_drpclk_in;
  input gt7_drpen_in;
  input gt7_drpwe_in;
  input gt7_eyescanreset_in;
  input gt7_eyescantrigger_in;
  input gt7_gtnorthrefclk0_in;
  input gt7_gtnorthrefclk1_in;
  input gt7_gtrefclk0_in;
  input gt7_gtrefclk1_in;
  input [0:0]data_sync_reg_gsr;
  input gt7_gtsouthrefclk0_in;
  input gt7_gtsouthrefclk1_in;
  input gt7_gttxreset_in0_out;
  input gt7_gtxrxn_in;
  input gt7_gtxrxp_in;
  input GT1_QPLLOUTCLK_IN;
  input GT1_QPLLOUTREFCLK_IN;
  input gt7_rxbufreset_in;
  input gt7_rxcdrhold_in;
  input gt7_rxdfelpmreset_in;
  input gt7_rxlpmen_in;
  input gt7_rxmcommaalignen_in;
  input gt7_rxpcommaalignen_in;
  input gt7_rxpcsreset_in;
  input gt7_rxpmareset_in;
  input gt7_rxpolarity_in;
  input gt7_rxprbscntreset_in;
  input gt7_rxuserrdy_in1_out;
  input gt7_rxusrclk_in;
  input gt7_rxusrclk2_in;
  input gt7_txinhibit_in;
  input gt7_txpcsreset_in;
  input gt7_txpmareset_in;
  input gt7_txpolarity_in;
  input gt7_txprbsforceerr_in;
  input gt7_txuserrdy_in0_out;
  input gt7_txusrclk_in;
  input gt7_txusrclk2_in;
  input [15:0]gt7_drpdi_in;
  input [1:0]gt7_rxmonitorsel_in;
  input [1:0]gt7_rxpd_in;
  input [1:0]gt7_rxsysclksel_in;
  input [1:0]gt7_txpd_in;
  input [1:0]gt7_txsysclksel_in;
  input [2:0]gt7_loopback_in;
  input [2:0]gt7_rxprbssel_in;
  input [2:0]gt7_txprbssel_in;
  input [3:0]gt7_txdiffctrl_in;
  input [4:0]gt7_txpostcursor_in;
  input [4:0]gt7_txprecursor_in;
  input [31:0]gt7_txdata_in;
  input [3:0]gt7_txcharisk_in;
  input [8:0]gt7_drpaddr_in;
  input gt0_txresetdone_out;
  input [1:0]gt0_txpd_in;
  input gt0_rxresetdone_out;
  input [1:0]gt0_rxpd_in;

  wire GT1_QPLLOUTCLK_IN;
  wire GT1_QPLLOUTREFCLK_IN;
  wire cpllpd_in;
  wire cpllreset_in;
  wire data_sync_reg1;
  wire data_sync_reg1_0;
  wire [0:0]data_sync_reg_gsr;
  wire [1:0]gt0_rxpd_in;
  wire gt0_rxresetdone_out;
  wire [1:0]gt0_txpd_in;
  wire gt0_txresetdone_out;
  wire gt7_cpllfbclklost_out;
  wire gt7_cplllock_out;
  wire gt7_cplllockdetclk_in;
  wire [7:0]gt7_dmonitorout_out;
  wire [8:0]gt7_drpaddr_in;
  wire gt7_drpclk_in;
  wire [15:0]gt7_drpdi_in;
  wire [15:0]gt7_drpdo_out;
  wire gt7_drpen_in;
  wire gt7_drprdy_out;
  wire gt7_drpwe_in;
  wire gt7_eyescandataerror_out;
  wire gt7_eyescanreset_in;
  wire gt7_eyescantrigger_in;
  wire gt7_gtnorthrefclk0_in;
  wire gt7_gtnorthrefclk1_in;
  wire gt7_gtrefclk0_in;
  wire gt7_gtrefclk1_in;
  wire gt7_gtsouthrefclk0_in;
  wire gt7_gtsouthrefclk1_in;
  wire gt7_gttxreset_in0_out;
  wire gt7_gtxrxn_in;
  wire gt7_gtxrxp_in;
  wire gt7_gtxtxn_out;
  wire gt7_gtxtxp_out;
  wire [2:0]gt7_loopback_in;
  wire gt7_rxbufreset_in;
  wire [2:0]gt7_rxbufstatus_out;
  wire gt7_rxbyteisaligned_out;
  wire gt7_rxbyterealign_out;
  wire gt7_rxcdrhold_in;
  wire [3:0]gt7_rxchariscomma_out;
  wire [3:0]gt7_rxcharisk_out;
  wire gt7_rxcommadet_out;
  wire [31:0]gt7_rxdata_out;
  wire gt7_rxdfelpmreset_in;
  wire [3:0]gt7_rxdisperr_out;
  wire gt7_rxlpmen_in;
  wire gt7_rxmcommaalignen_in;
  wire [6:0]gt7_rxmonitorout_out;
  wire [1:0]gt7_rxmonitorsel_in;
  wire [3:0]gt7_rxnotintable_out;
  wire gt7_rxoutclk_out;
  wire gt7_rxoutclkfabric_out;
  wire gt7_rxpcommaalignen_in;
  wire gt7_rxpcsreset_in;
  wire [1:0]gt7_rxpd_in;
  wire gt7_rxpmareset_in;
  wire gt7_rxpolarity_in;
  wire gt7_rxprbscntreset_in;
  wire gt7_rxprbserr_out;
  wire [2:0]gt7_rxprbssel_in;
  wire gt7_rxresetdone_out;
  wire [2:0]gt7_rxstatus_out;
  wire [1:0]gt7_rxsysclksel_in;
  wire gt7_rxuserrdy_in1_out;
  wire gt7_rxusrclk2_in;
  wire gt7_rxusrclk_in;
  wire [1:0]gt7_txbufstatus_out;
  wire [3:0]gt7_txcharisk_in;
  wire [31:0]gt7_txdata_in;
  wire [3:0]gt7_txdiffctrl_in;
  wire gt7_txinhibit_in;
  wire gt7_txoutclk_out;
  wire gt7_txoutclkfabric_out;
  wire gt7_txoutclkpcs_out;
  wire gt7_txpcsreset_in;
  wire [1:0]gt7_txpd_in;
  wire gt7_txpmareset_in;
  wire gt7_txpolarity_in;
  wire [4:0]gt7_txpostcursor_in;
  wire gt7_txprbsforceerr_in;
  wire [2:0]gt7_txprbssel_in;
  wire [4:0]gt7_txprecursor_in;
  wire gt7_txresetdone_out;
  wire [1:0]gt7_txsysclksel_in;
  wire gt7_txuserrdy_in0_out;
  wire gt7_txusrclk2_in;
  wire gt7_txusrclk_in;
  wire gtxe2_i_n_2;
  wire NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED;
  wire NLW_gtxe2_i_PHYSTATUS_UNCONNECTED;
  wire NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED;
  wire NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED;
  wire NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED;
  wire NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED;
  wire NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED;
  wire NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED;
  wire NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED;
  wire NLW_gtxe2_i_RXDATAVALID_UNCONNECTED;
  wire NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtxe2_i_RXELECIDLE_UNCONNECTED;
  wire NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED;
  wire NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED;
  wire NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtxe2_i_RXQPISENN_UNCONNECTED;
  wire NLW_gtxe2_i_RXQPISENP_UNCONNECTED;
  wire NLW_gtxe2_i_RXRATEDONE_UNCONNECTED;
  wire NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED;
  wire NLW_gtxe2_i_RXVALID_UNCONNECTED;
  wire NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED;
  wire NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED;
  wire NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED;
  wire NLW_gtxe2_i_TXQPISENN_UNCONNECTED;
  wire NLW_gtxe2_i_TXQPISENP_UNCONNECTED;
  wire NLW_gtxe2_i_TXRATEDONE_UNCONNECTED;
  wire [15:0]NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED;
  wire [7:4]NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED;
  wire [7:4]NLW_gtxe2_i_RXCHARISK_UNCONNECTED;
  wire [4:0]NLW_gtxe2_i_RXCHBONDO_UNCONNECTED;
  wire [1:0]NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED;
  wire [63:32]NLW_gtxe2_i_RXDATA_UNCONNECTED;
  wire [7:4]NLW_gtxe2_i_RXDISPERR_UNCONNECTED;
  wire [2:0]NLW_gtxe2_i_RXHEADER_UNCONNECTED;
  wire [7:4]NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED;
  wire [4:0]NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED;
  wire [4:0]NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED;
  wire [9:0]NLW_gtxe2_i_TSTOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h151515FF15FF15FF)) 
    data_sync1_i_4
       (.I0(gt7_txresetdone_out),
        .I1(gt7_txpd_in[0]),
        .I2(gt7_txpd_in[1]),
        .I3(gt0_txresetdone_out),
        .I4(gt0_txpd_in[0]),
        .I5(gt0_txpd_in[1]),
        .O(data_sync_reg1));
  LUT6 #(
    .INIT(64'h151515FF15FF15FF)) 
    data_sync1_i_4__0
       (.I0(gt7_rxresetdone_out),
        .I1(gt7_rxpd_in[0]),
        .I2(gt7_rxpd_in[1]),
        .I3(gt0_rxresetdone_out),
        .I4(gt0_rxpd_in[0]),
        .I5(gt0_rxpd_in[1]),
        .O(data_sync_reg1_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTXE2_CHANNEL #(
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(12),
    .CLK_COR_MIN_LAT(8),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0100000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(24'hBC07DC),
    .CPLL_FBDIV(4),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000A00),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("TRUE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(3'b000),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD_ATTR(48'h000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h3C),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'h001E7080),
    .PMA_RSV2(16'h2050),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(32'h00000000),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(57),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(3),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(72'h0B000023FF10400020),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00000011110000),
    .RXLPM_LF_CFG(14'b00000011110000),
    .RXOOB_CFG(7'b0000110),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h084020),
    .RXPH_CFG(24'h000000),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RX_BIAS_CFG(12'b000000000100),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(5),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(3'b010),
    .RX_DATA_WIDTH(40),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(12'b000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFE_GAIN_CFG(23'h020FEA),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011110000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_KL_CFG(13'b0000011111110),
    .RX_DFE_KL_CFG2(32'h301148AC),
    .RX_DFE_LPM_CFG(16'h0104),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DFE_UT_CFG(17'b10001111000000000),
    .RX_DFE_VP_CFG(17'b00011111100000011),
    .RX_DFE_XYD_CFG(13'b0000000000000),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(1),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(10),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b0101),
    .SATA_BURST_VAL(3'b111),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b111),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("X"),
    .SIM_VERSION("4.0"),
    .TERM_RCAL_CFG(5'b10000),
    .TERM_RCAL_OVRD(1'b0),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPMARESET_TIME(5'b00001),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(40),
    .TX_DEEMPH0(5'b00000),
    .TX_DEEMPH1(5'b00000),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b110),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(1),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001110),
    .TX_MARGIN_FULL_1(7'b1001001),
    .TX_MARGIN_FULL_2(7'b1000101),
    .TX_MARGIN_FULL_3(7'b1000010),
    .TX_MARGIN_FULL_4(7'b1000000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000100),
    .TX_MARGIN_LOW_2(7'b1000010),
    .TX_MARGIN_LOW_3(7'b1000000),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PREDRIVER_MODE(1'b0),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h1832),
    .TX_RXDETECT_REF(3'b100),
    .TX_XCLK_SEL("TXOUT"),
    .UCODEER_CLR(1'b0)) 
    gtxe2_i
       (.CFGRESET(1'b0),
        .CLKRSVD({1'b0,1'b0,1'b0,1'b0}),
        .CPLLFBCLKLOST(gt7_cpllfbclklost_out),
        .CPLLLOCK(gt7_cplllock_out),
        .CPLLLOCKDETCLK(gt7_cplllockdetclk_in),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(cpllpd_in),
        .CPLLREFCLKLOST(gtxe2_i_n_2),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(cpllreset_in),
        .DMONITOROUT(gt7_dmonitorout_out),
        .DRPADDR(gt7_drpaddr_in),
        .DRPCLK(gt7_drpclk_in),
        .DRPDI(gt7_drpdi_in),
        .DRPDO(gt7_drpdo_out),
        .DRPEN(gt7_drpen_in),
        .DRPRDY(gt7_drprdy_out),
        .DRPWE(gt7_drpwe_in),
        .EYESCANDATAERROR(gt7_eyescandataerror_out),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(gt7_eyescanreset_in),
        .EYESCANTRIGGER(gt7_eyescantrigger_in),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(gt7_gtnorthrefclk0_in),
        .GTNORTHREFCLK1(gt7_gtnorthrefclk1_in),
        .GTREFCLK0(gt7_gtrefclk0_in),
        .GTREFCLK1(gt7_gtrefclk1_in),
        .GTREFCLKMONITOR(NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(data_sync_reg_gsr),
        .GTSOUTHREFCLK0(gt7_gtsouthrefclk0_in),
        .GTSOUTHREFCLK1(gt7_gtsouthrefclk1_in),
        .GTTXRESET(gt7_gttxreset_in0_out),
        .GTXRXN(gt7_gtxrxn_in),
        .GTXRXP(gt7_gtxrxp_in),
        .GTXTXN(gt7_gtxtxn_out),
        .GTXTXP(gt7_gtxtxp_out),
        .LOOPBACK(gt7_loopback_in),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED[15:0]),
        .PHYSTATUS(NLW_gtxe2_i_PHYSTATUS_UNCONNECTED),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(GT1_QPLLOUTCLK_IN),
        .QPLLREFCLK(GT1_QPLLOUTREFCLK_IN),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b1),
        .RXBUFRESET(gt7_rxbufreset_in),
        .RXBUFSTATUS(gt7_rxbufstatus_out),
        .RXBYTEISALIGNED(gt7_rxbyteisaligned_out),
        .RXBYTEREALIGN(gt7_rxbyterealign_out),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(gt7_rxcdrhold_in),
        .RXCDRLOCK(NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED),
        .RXCHANISALIGNED(NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED),
        .RXCHANREALIGN(NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED),
        .RXCHARISCOMMA({NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED[7:4],gt7_rxchariscomma_out}),
        .RXCHARISK({NLW_gtxe2_i_RXCHARISK_UNCONNECTED[7:4],gt7_rxcharisk_out}),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO(NLW_gtxe2_i_RXCHBONDO_UNCONNECTED[4:0]),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED[1:0]),
        .RXCOMINITDET(NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED),
        .RXCOMMADET(gt7_rxcommadet_out),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED),
        .RXCOMWAKEDET(NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED),
        .RXDATA({NLW_gtxe2_i_RXDATA_UNCONNECTED[63:32],gt7_rxdata_out}),
        .RXDATAVALID(NLW_gtxe2_i_RXDATAVALID_UNCONNECTED),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(gt7_rxdfelpmreset_in),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDFEXYDHOLD(1'b0),
        .RXDFEXYDOVRDEN(1'b0),
        .RXDISPERR({NLW_gtxe2_i_RXDISPERR_UNCONNECTED[7:4],gt7_rxdisperr_out}),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED),
        .RXELECIDLE(NLW_gtxe2_i_RXELECIDLE_UNCONNECTED),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(NLW_gtxe2_i_RXHEADER_UNCONNECTED[2:0]),
        .RXHEADERVALID(NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED),
        .RXLPMEN(gt7_rxlpmen_in),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(gt7_rxmcommaalignen_in),
        .RXMONITOROUT(gt7_rxmonitorout_out),
        .RXMONITORSEL(gt7_rxmonitorsel_in),
        .RXNOTINTABLE({NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED[7:4],gt7_rxnotintable_out}),
        .RXOOBRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(gt7_rxoutclk_out),
        .RXOUTCLKFABRIC(gt7_rxoutclkfabric_out),
        .RXOUTCLKPCS(NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(gt7_rxpcommaalignen_in),
        .RXPCSRESET(gt7_rxpcsreset_in),
        .RXPD(gt7_rxpd_in),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED[4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED[4:0]),
        .RXPMARESET(gt7_rxpmareset_in),
        .RXPOLARITY(gt7_rxpolarity_in),
        .RXPRBSCNTRESET(gt7_rxprbscntreset_in),
        .RXPRBSERR(gt7_rxprbserr_out),
        .RXPRBSSEL(gt7_rxprbssel_in),
        .RXQPIEN(1'b0),
        .RXQPISENN(NLW_gtxe2_i_RXQPISENN_UNCONNECTED),
        .RXQPISENP(NLW_gtxe2_i_RXQPISENP_UNCONNECTED),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(NLW_gtxe2_i_RXRATEDONE_UNCONNECTED),
        .RXRESETDONE(gt7_rxresetdone_out),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED),
        .RXSTATUS(gt7_rxstatus_out),
        .RXSYSCLKSEL(gt7_rxsysclksel_in),
        .RXUSERRDY(gt7_rxuserrdy_in1_out),
        .RXUSRCLK(gt7_rxusrclk_in),
        .RXUSRCLK2(gt7_rxusrclk2_in),
        .RXVALID(NLW_gtxe2_i_RXVALID_UNCONNECTED),
        .SETERRSTATUS(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TSTOUT(NLW_gtxe2_i_TSTOUT_UNCONNECTED[9:0]),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b1),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(gt7_txbufstatus_out),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,gt7_txcharisk_in}),
        .TXCOMFINISH(NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gt7_txdata_in}),
        .TXDEEMPH(1'b0),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL(gt7_txdiffctrl_in),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXGEARBOXREADY(NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(gt7_txinhibit_in),
        .TXMAINCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXOUTCLK(gt7_txoutclk_out),
        .TXOUTCLKFABRIC(gt7_txoutclkfabric_out),
        .TXOUTCLKPCS(gt7_txoutclkpcs_out),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(gt7_txpcsreset_in),
        .TXPD(gt7_txpd_in),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED),
        .TXPHOVRDEN(1'b0),
        .TXPISOPD(1'b0),
        .TXPMARESET(gt7_txpmareset_in),
        .TXPOLARITY(gt7_txpolarity_in),
        .TXPOSTCURSOR(gt7_txpostcursor_in),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(gt7_txprbsforceerr_in),
        .TXPRBSSEL(gt7_txprbssel_in),
        .TXPRECURSOR(gt7_txprecursor_in),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(NLW_gtxe2_i_TXQPISENN_UNCONNECTED),
        .TXQPISENP(NLW_gtxe2_i_TXQPISENP_UNCONNECTED),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,1'b0,1'b0}),
        .TXRATEDONE(NLW_gtxe2_i_TXRATEDONE_UNCONNECTED),
        .TXRESETDONE(gt7_txresetdone_out),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYSCLKSEL(gt7_txsysclksel_in),
        .TXUSERRDY(gt7_txuserrdy_in0_out),
        .TXUSRCLK(gt7_txusrclk_in),
        .TXUSRCLK2(gt7_txusrclk2_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_RX_STARTUP_FSM
   (gt_rx_qpllreset_t,
    CPLL_RESET,
    GT_RX_FSM_RESET_DONE_OUT,
    SR,
    \gt2_rx_cdrlock_counter_reg[9] ,
    \gt3_rx_cdrlock_counter_reg[9] ,
    \gt4_rx_cdrlock_counter_reg[9] ,
    \gt5_rx_cdrlock_counter_reg[9] ,
    \gt6_rx_cdrlock_counter_reg[9] ,
    \gt7_rx_cdrlock_counter_reg[9] ,
    \gt0_rx_cdrlock_counter_reg[9] ,
    data_in,
    gt1_rx_cdrlocked_reg,
    gt2_rx_cdrlocked_reg,
    gt3_rx_cdrlocked_reg,
    gt4_rx_cdrlocked_reg,
    gt5_rx_cdrlocked_reg,
    gt6_rx_cdrlocked_reg,
    gt7_rx_cdrlocked_reg,
    gt0_rx_cdrlocked_reg,
    gt0_rxuserrdy_in15_out,
    gt1_rxuserrdy_in13_out,
    gt2_rxuserrdy_in11_out,
    gt3_rxuserrdy_in9_out,
    gt4_rxuserrdy_in7_out,
    gt5_rxuserrdy_in5_out,
    gt6_rxuserrdy_in3_out,
    gt7_rxuserrdy_in1_out,
    SYSCLK_IN,
    gt0_rxusrclk_in,
    SOFT_RESET_RX_IN,
    DONT_RESET_ON_DATA_ERROR_IN,
    gt0_txsysclksel_in,
    gt0_rxsysclksel_in,
    gt1_gtrxreset_in,
    gt2_gtrxreset_in,
    gt3_gtrxreset_in,
    gt4_gtrxreset_in,
    gt5_gtrxreset_in,
    gt6_gtrxreset_in,
    gt7_gtrxreset_in,
    gt0_gtrxreset_in,
    GT0_QPLLLOCK_IN,
    GT1_QPLLLOCK_IN,
    gt1_rx_cdrlocked_reg_0,
    \gt1_rx_cdrlock_counter_reg[0] ,
    \gt1_rx_cdrlock_counter_reg[7] ,
    gt2_rx_cdrlocked_reg_0,
    \gt2_rx_cdrlock_counter_reg[0] ,
    \gt2_rx_cdrlock_counter_reg[7] ,
    gt3_rx_cdrlocked_reg_0,
    \gt3_rx_cdrlock_counter_reg[0] ,
    \gt3_rx_cdrlock_counter_reg[7] ,
    gt4_rx_cdrlocked_reg_0,
    \gt4_rx_cdrlock_counter_reg[0] ,
    \gt4_rx_cdrlock_counter_reg[7] ,
    gt5_rx_cdrlocked_reg_0,
    \gt5_rx_cdrlock_counter_reg[0] ,
    \gt5_rx_cdrlock_counter_reg[7] ,
    gt6_rx_cdrlocked_reg_0,
    \gt6_rx_cdrlock_counter_reg[0] ,
    \gt6_rx_cdrlock_counter_reg[7] ,
    gt7_rx_cdrlocked_reg_0,
    \gt7_rx_cdrlock_counter_reg[0] ,
    \gt7_rx_cdrlock_counter_reg[7] ,
    gt0_rx_cdrlocked_reg_0,
    \gt0_rx_cdrlock_counter_reg[0] ,
    \gt0_rx_cdrlock_counter_reg[7] ,
    \rx_pd_3_reg[0] ,
    rxdfelpmreset_reg,
    GT3_DATA_VALID_IN,
    GT4_DATA_VALID_IN,
    GT2_DATA_VALID_IN,
    GT1_DATA_VALID_IN,
    GT6_DATA_VALID_IN,
    GT5_DATA_VALID_IN,
    GT0_DATA_VALID_IN,
    GT7_DATA_VALID_IN,
    gt0_rxuserrdy_in,
    gt1_rxuserrdy_in,
    gt2_rxuserrdy_in,
    gt3_rxuserrdy_in,
    gt4_rxuserrdy_in,
    gt5_rxuserrdy_in,
    gt6_rxuserrdy_in,
    gt7_rxuserrdy_in);
  output gt_rx_qpllreset_t;
  output CPLL_RESET;
  output GT_RX_FSM_RESET_DONE_OUT;
  output [0:0]SR;
  output [0:0]\gt2_rx_cdrlock_counter_reg[9] ;
  output [0:0]\gt3_rx_cdrlock_counter_reg[9] ;
  output [0:0]\gt4_rx_cdrlock_counter_reg[9] ;
  output [0:0]\gt5_rx_cdrlock_counter_reg[9] ;
  output [0:0]\gt6_rx_cdrlock_counter_reg[9] ;
  output [0:0]\gt7_rx_cdrlock_counter_reg[9] ;
  output [0:0]\gt0_rx_cdrlock_counter_reg[9] ;
  output data_in;
  output gt1_rx_cdrlocked_reg;
  output gt2_rx_cdrlocked_reg;
  output gt3_rx_cdrlocked_reg;
  output gt4_rx_cdrlocked_reg;
  output gt5_rx_cdrlocked_reg;
  output gt6_rx_cdrlocked_reg;
  output gt7_rx_cdrlocked_reg;
  output gt0_rx_cdrlocked_reg;
  output gt0_rxuserrdy_in15_out;
  output gt1_rxuserrdy_in13_out;
  output gt2_rxuserrdy_in11_out;
  output gt3_rxuserrdy_in9_out;
  output gt4_rxuserrdy_in7_out;
  output gt5_rxuserrdy_in5_out;
  output gt6_rxuserrdy_in3_out;
  output gt7_rxuserrdy_in1_out;
  input SYSCLK_IN;
  input gt0_rxusrclk_in;
  input SOFT_RESET_RX_IN;
  input DONT_RESET_ON_DATA_ERROR_IN;
  input [0:0]gt0_txsysclksel_in;
  input [0:0]gt0_rxsysclksel_in;
  input gt1_gtrxreset_in;
  input gt2_gtrxreset_in;
  input gt3_gtrxreset_in;
  input gt4_gtrxreset_in;
  input gt5_gtrxreset_in;
  input gt6_gtrxreset_in;
  input gt7_gtrxreset_in;
  input gt0_gtrxreset_in;
  input GT0_QPLLLOCK_IN;
  input GT1_QPLLLOCK_IN;
  input gt1_rx_cdrlocked_reg_0;
  input \gt1_rx_cdrlock_counter_reg[0] ;
  input \gt1_rx_cdrlock_counter_reg[7] ;
  input gt2_rx_cdrlocked_reg_0;
  input \gt2_rx_cdrlock_counter_reg[0] ;
  input \gt2_rx_cdrlock_counter_reg[7] ;
  input gt3_rx_cdrlocked_reg_0;
  input \gt3_rx_cdrlock_counter_reg[0] ;
  input \gt3_rx_cdrlock_counter_reg[7] ;
  input gt4_rx_cdrlocked_reg_0;
  input \gt4_rx_cdrlock_counter_reg[0] ;
  input \gt4_rx_cdrlock_counter_reg[7] ;
  input gt5_rx_cdrlocked_reg_0;
  input \gt5_rx_cdrlock_counter_reg[0] ;
  input \gt5_rx_cdrlock_counter_reg[7] ;
  input gt6_rx_cdrlocked_reg_0;
  input \gt6_rx_cdrlock_counter_reg[0] ;
  input \gt6_rx_cdrlock_counter_reg[7] ;
  input gt7_rx_cdrlocked_reg_0;
  input \gt7_rx_cdrlock_counter_reg[0] ;
  input \gt7_rx_cdrlock_counter_reg[7] ;
  input gt0_rx_cdrlocked_reg_0;
  input \gt0_rx_cdrlock_counter_reg[0] ;
  input \gt0_rx_cdrlock_counter_reg[7] ;
  input \rx_pd_3_reg[0] ;
  input rxdfelpmreset_reg;
  input GT3_DATA_VALID_IN;
  input GT4_DATA_VALID_IN;
  input GT2_DATA_VALID_IN;
  input GT1_DATA_VALID_IN;
  input GT6_DATA_VALID_IN;
  input GT5_DATA_VALID_IN;
  input GT0_DATA_VALID_IN;
  input GT7_DATA_VALID_IN;
  input gt0_rxuserrdy_in;
  input gt1_rxuserrdy_in;
  input gt2_rxuserrdy_in;
  input gt3_rxuserrdy_in;
  input gt4_rxuserrdy_in;
  input gt5_rxuserrdy_in;
  input gt6_rxuserrdy_in;
  input gt7_rxuserrdy_in;

  wire CPLL_RESET;
  wire CPLL_RESET_i_1__0_n_0;
  wire CPLL_RESET_i_2_n_0;
  wire DONT_RESET_ON_DATA_ERROR_IN;
  wire \FSM_sequential_rx_state[0]_i_2_n_0 ;
  wire \FSM_sequential_rx_state[2]_i_1_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_8_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_9_n_0 ;
  wire \FSM_sequential_rx_state_reg[3]_i_4_n_0 ;
  wire GT0_DATA_VALID_IN;
  wire GT0_QPLLLOCK_IN;
  wire GT1_DATA_VALID_IN;
  wire GT1_QPLLLOCK_IN;
  wire GT2_DATA_VALID_IN;
  wire GT3_DATA_VALID_IN;
  wire GT4_DATA_VALID_IN;
  wire GT5_DATA_VALID_IN;
  wire GT6_DATA_VALID_IN;
  wire GT7_DATA_VALID_IN;
  wire GT_RX_FSM_RESET_DONE_OUT;
  wire QPLL_RESET_i_1__0_n_0;
  wire QPLL_RESET_i_2__0_n_0;
  wire RXUSERRDY_i_1_n_0;
  wire SOFT_RESET_RX_IN;
  wire [0:0]SR;
  wire SYSCLK_IN;
  wire check_tlock_max_i_1_n_0;
  wire check_tlock_max_reg_n_0;
  wire cplllock_sync;
  wire data_in;
  wire data_out;
  wire gt0_gtrxreset_in;
  wire \gt0_rx_cdrlock_counter_reg[0] ;
  wire \gt0_rx_cdrlock_counter_reg[7] ;
  wire [0:0]\gt0_rx_cdrlock_counter_reg[9] ;
  wire gt0_rx_cdrlocked_reg;
  wire gt0_rx_cdrlocked_reg_0;
  wire [0:0]gt0_rxsysclksel_in;
  wire gt0_rxuserrdy_in;
  wire gt0_rxuserrdy_in15_out;
  wire gt0_rxusrclk_in;
  wire [0:0]gt0_txsysclksel_in;
  wire gt1_gtrxreset_in;
  wire \gt1_rx_cdrlock_counter_reg[0] ;
  wire \gt1_rx_cdrlock_counter_reg[7] ;
  wire gt1_rx_cdrlocked_reg;
  wire gt1_rx_cdrlocked_reg_0;
  wire gt1_rxuserrdy_in;
  wire gt1_rxuserrdy_in13_out;
  wire gt2_gtrxreset_in;
  wire \gt2_rx_cdrlock_counter_reg[0] ;
  wire \gt2_rx_cdrlock_counter_reg[7] ;
  wire [0:0]\gt2_rx_cdrlock_counter_reg[9] ;
  wire gt2_rx_cdrlocked_reg;
  wire gt2_rx_cdrlocked_reg_0;
  wire gt2_rxuserrdy_in;
  wire gt2_rxuserrdy_in11_out;
  wire gt3_gtrxreset_in;
  wire \gt3_rx_cdrlock_counter_reg[0] ;
  wire \gt3_rx_cdrlock_counter_reg[7] ;
  wire [0:0]\gt3_rx_cdrlock_counter_reg[9] ;
  wire gt3_rx_cdrlocked_reg;
  wire gt3_rx_cdrlocked_reg_0;
  wire gt3_rxuserrdy_in;
  wire gt3_rxuserrdy_in9_out;
  wire gt4_gtrxreset_in;
  wire \gt4_rx_cdrlock_counter_reg[0] ;
  wire \gt4_rx_cdrlock_counter_reg[7] ;
  wire [0:0]\gt4_rx_cdrlock_counter_reg[9] ;
  wire gt4_rx_cdrlocked_reg;
  wire gt4_rx_cdrlocked_reg_0;
  wire gt4_rxuserrdy_in;
  wire gt4_rxuserrdy_in7_out;
  wire gt5_gtrxreset_in;
  wire \gt5_rx_cdrlock_counter_reg[0] ;
  wire \gt5_rx_cdrlock_counter_reg[7] ;
  wire [0:0]\gt5_rx_cdrlock_counter_reg[9] ;
  wire gt5_rx_cdrlocked_reg;
  wire gt5_rx_cdrlocked_reg_0;
  wire gt5_rxuserrdy_in;
  wire gt5_rxuserrdy_in5_out;
  wire gt6_gtrxreset_in;
  wire \gt6_rx_cdrlock_counter_reg[0] ;
  wire \gt6_rx_cdrlock_counter_reg[7] ;
  wire [0:0]\gt6_rx_cdrlock_counter_reg[9] ;
  wire gt6_rx_cdrlocked_reg;
  wire gt6_rx_cdrlocked_reg_0;
  wire gt6_rxuserrdy_in;
  wire gt6_rxuserrdy_in3_out;
  wire gt7_gtrxreset_in;
  wire \gt7_rx_cdrlock_counter_reg[0] ;
  wire \gt7_rx_cdrlock_counter_reg[7] ;
  wire [0:0]\gt7_rx_cdrlock_counter_reg[9] ;
  wire gt7_rx_cdrlocked_reg;
  wire gt7_rx_cdrlocked_reg_0;
  wire gt7_rxuserrdy_in;
  wire gt7_rxuserrdy_in1_out;
  wire gt_gtrxreset_t;
  wire gt_rx_qpllreset_t;
  wire gt_rxuserrdy_t;
  wire gtrxreset_i_i_1_n_0;
  wire \init_wait_count[0]_i_1__0_n_0 ;
  wire \init_wait_count[5]_i_1__0_n_0 ;
  wire [5:0]init_wait_count_reg__0;
  wire init_wait_done_i_1__0_n_0;
  wire init_wait_done_i_2__0_n_0;
  wire init_wait_done_reg_n_0;
  wire \mmcm_lock_count[2]_i_1__0_n_0 ;
  wire \mmcm_lock_count[3]_i_1__0_n_0 ;
  wire \mmcm_lock_count[4]_i_1__0_n_0 ;
  wire \mmcm_lock_count[5]_i_1__0_n_0 ;
  wire \mmcm_lock_count[6]_i_1__0_n_0 ;
  wire \mmcm_lock_count[7]_i_2__0_n_0 ;
  wire \mmcm_lock_count[7]_i_3__0_n_0 ;
  wire \mmcm_lock_count[7]_i_4__0_n_0 ;
  wire [7:0]mmcm_lock_count_reg__0;
  wire mmcm_lock_reclocked;
  wire [5:1]p_0_in;
  wire [1:0]p_0_in__0;
  wire pll_reset_asserted_i_1__0_n_0;
  wire pll_reset_asserted_reg_n_0;
  wire reset_time_out_i_4__0_n_0;
  wire reset_time_out_i_7_n_0;
  wire reset_time_out_i_8_n_0;
  wire reset_time_out_i_9_n_0;
  wire reset_time_out_reg_n_0;
  wire run_phase_alignment_int_i_1__0_n_0;
  wire run_phase_alignment_int_reg_n_0;
  wire run_phase_alignment_int_s3_reg_n_0;
  wire rx_fsm_reset_done_int_s2;
  wire rx_fsm_reset_done_int_s3;
  wire \rx_pd_3_reg[0] ;
  (* RTL_KEEP = "yes" *) wire [3:0]rx_state;
  wire rx_state122_out;
  wire rx_state123_out;
  wire rxdfelpmreset_reg;
  wire rxresetdone_s2;
  wire rxresetdone_s3;
  wire sync_QPLLLOCK_n_0;
  wire sync_QPLLLOCK_n_2;
  wire sync_data_valid_n_0;
  wire sync_data_valid_n_1;
  wire sync_data_valid_n_2;
  wire sync_data_valid_n_3;
  wire sync_data_valid_n_4;
  wire sync_data_valid_n_5;
  wire sync_mmcm_lock_reclocked_n_0;
  wire sync_mmcm_lock_reclocked_n_1;
  wire time_out_100us_i_1_n_0;
  wire time_out_100us_i_2_n_0;
  wire time_out_100us_i_3_n_0;
  wire time_out_100us_i_4_n_0;
  wire time_out_100us_reg_n_0;
  wire time_out_1us_i_1_n_0;
  wire time_out_1us_i_2_n_0;
  wire time_out_1us_reg_n_0;
  wire time_out_2ms_i_1_n_0;
  wire time_out_2ms_reg_n_0;
  wire time_out_counter;
  wire \time_out_counter[0]_i_3_n_0 ;
  wire \time_out_counter[0]_i_4_n_0 ;
  wire \time_out_counter[0]_i_5_n_0 ;
  wire [17:0]time_out_counter_reg;
  wire \time_out_counter_reg[0]_i_2__0_n_0 ;
  wire \time_out_counter_reg[0]_i_2__0_n_1 ;
  wire \time_out_counter_reg[0]_i_2__0_n_2 ;
  wire \time_out_counter_reg[0]_i_2__0_n_3 ;
  wire \time_out_counter_reg[0]_i_2__0_n_4 ;
  wire \time_out_counter_reg[0]_i_2__0_n_5 ;
  wire \time_out_counter_reg[0]_i_2__0_n_6 ;
  wire \time_out_counter_reg[0]_i_2__0_n_7 ;
  wire \time_out_counter_reg[12]_i_1__0_n_0 ;
  wire \time_out_counter_reg[12]_i_1__0_n_1 ;
  wire \time_out_counter_reg[12]_i_1__0_n_2 ;
  wire \time_out_counter_reg[12]_i_1__0_n_3 ;
  wire \time_out_counter_reg[12]_i_1__0_n_4 ;
  wire \time_out_counter_reg[12]_i_1__0_n_5 ;
  wire \time_out_counter_reg[12]_i_1__0_n_6 ;
  wire \time_out_counter_reg[12]_i_1__0_n_7 ;
  wire \time_out_counter_reg[16]_i_1__0_n_3 ;
  wire \time_out_counter_reg[16]_i_1__0_n_6 ;
  wire \time_out_counter_reg[16]_i_1__0_n_7 ;
  wire \time_out_counter_reg[4]_i_1__0_n_0 ;
  wire \time_out_counter_reg[4]_i_1__0_n_1 ;
  wire \time_out_counter_reg[4]_i_1__0_n_2 ;
  wire \time_out_counter_reg[4]_i_1__0_n_3 ;
  wire \time_out_counter_reg[4]_i_1__0_n_4 ;
  wire \time_out_counter_reg[4]_i_1__0_n_5 ;
  wire \time_out_counter_reg[4]_i_1__0_n_6 ;
  wire \time_out_counter_reg[4]_i_1__0_n_7 ;
  wire \time_out_counter_reg[8]_i_1__0_n_0 ;
  wire \time_out_counter_reg[8]_i_1__0_n_1 ;
  wire \time_out_counter_reg[8]_i_1__0_n_2 ;
  wire \time_out_counter_reg[8]_i_1__0_n_3 ;
  wire \time_out_counter_reg[8]_i_1__0_n_4 ;
  wire \time_out_counter_reg[8]_i_1__0_n_5 ;
  wire \time_out_counter_reg[8]_i_1__0_n_6 ;
  wire \time_out_counter_reg[8]_i_1__0_n_7 ;
  wire time_out_wait_bypass_i_1__0_n_0;
  wire time_out_wait_bypass_reg_n_0;
  wire time_out_wait_bypass_s2;
  wire time_out_wait_bypass_s3;
  wire time_tlock_max;
  wire time_tlock_max1;
  wire time_tlock_max1_carry__0_i_1_n_0;
  wire time_tlock_max1_carry__0_i_2_n_0;
  wire time_tlock_max1_carry__0_i_3_n_0;
  wire time_tlock_max1_carry__0_i_4_n_0;
  wire time_tlock_max1_carry__0_i_5_n_0;
  wire time_tlock_max1_carry__0_i_6_n_0;
  wire time_tlock_max1_carry__0_n_0;
  wire time_tlock_max1_carry__0_n_1;
  wire time_tlock_max1_carry__0_n_2;
  wire time_tlock_max1_carry__0_n_3;
  wire time_tlock_max1_carry__1_i_1_n_0;
  wire time_tlock_max1_carry__1_i_2_n_0;
  wire time_tlock_max1_carry_i_1_n_0;
  wire time_tlock_max1_carry_i_2_n_0;
  wire time_tlock_max1_carry_i_3_n_0;
  wire time_tlock_max1_carry_i_4_n_0;
  wire time_tlock_max1_carry_i_5_n_0;
  wire time_tlock_max1_carry_i_6_n_0;
  wire time_tlock_max1_carry_i_7_n_0;
  wire time_tlock_max1_carry_n_0;
  wire time_tlock_max1_carry_n_1;
  wire time_tlock_max1_carry_n_2;
  wire time_tlock_max1_carry_n_3;
  wire time_tlock_max_i_1_n_0;
  wire \wait_bypass_count[0]_i_1__0_n_0 ;
  wire \wait_bypass_count[0]_i_2__0_n_0 ;
  wire \wait_bypass_count[0]_i_4__0_n_0 ;
  wire \wait_bypass_count[0]_i_5__0_n_0 ;
  wire \wait_bypass_count[0]_i_6__0_n_0 ;
  wire \wait_bypass_count[0]_i_7__0_n_0 ;
  wire [12:0]wait_bypass_count_reg;
  wire \wait_bypass_count_reg[0]_i_3__0_n_0 ;
  wire \wait_bypass_count_reg[0]_i_3__0_n_1 ;
  wire \wait_bypass_count_reg[0]_i_3__0_n_2 ;
  wire \wait_bypass_count_reg[0]_i_3__0_n_3 ;
  wire \wait_bypass_count_reg[0]_i_3__0_n_4 ;
  wire \wait_bypass_count_reg[0]_i_3__0_n_5 ;
  wire \wait_bypass_count_reg[0]_i_3__0_n_6 ;
  wire \wait_bypass_count_reg[0]_i_3__0_n_7 ;
  wire \wait_bypass_count_reg[12]_i_1__0_n_7 ;
  wire \wait_bypass_count_reg[4]_i_1__0_n_0 ;
  wire \wait_bypass_count_reg[4]_i_1__0_n_1 ;
  wire \wait_bypass_count_reg[4]_i_1__0_n_2 ;
  wire \wait_bypass_count_reg[4]_i_1__0_n_3 ;
  wire \wait_bypass_count_reg[4]_i_1__0_n_4 ;
  wire \wait_bypass_count_reg[4]_i_1__0_n_5 ;
  wire \wait_bypass_count_reg[4]_i_1__0_n_6 ;
  wire \wait_bypass_count_reg[4]_i_1__0_n_7 ;
  wire \wait_bypass_count_reg[8]_i_1__0_n_0 ;
  wire \wait_bypass_count_reg[8]_i_1__0_n_1 ;
  wire \wait_bypass_count_reg[8]_i_1__0_n_2 ;
  wire \wait_bypass_count_reg[8]_i_1__0_n_3 ;
  wire \wait_bypass_count_reg[8]_i_1__0_n_4 ;
  wire \wait_bypass_count_reg[8]_i_1__0_n_5 ;
  wire \wait_bypass_count_reg[8]_i_1__0_n_6 ;
  wire \wait_bypass_count_reg[8]_i_1__0_n_7 ;
  wire [0:0]wait_time_cnt0;
  wire wait_time_cnt0_0;
  wire \wait_time_cnt[1]_i_1__0_n_0 ;
  wire \wait_time_cnt[2]_i_1__0_n_0 ;
  wire \wait_time_cnt[3]_i_1__0_n_0 ;
  wire \wait_time_cnt[4]_i_1__0_n_0 ;
  wire \wait_time_cnt[5]_i_1__0_n_0 ;
  wire \wait_time_cnt[6]_i_2_n_0 ;
  wire \wait_time_cnt[6]_i_3__0_n_0 ;
  wire \wait_time_cnt[6]_i_4__0_n_0 ;
  wire [6:0]wait_time_cnt_reg__0;
  wire [3:1]\NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED ;
  wire [3:0]NLW_time_tlock_max1_carry_O_UNCONNECTED;
  wire [3:0]NLW_time_tlock_max1_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_time_tlock_max1_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_time_tlock_max1_carry__1_O_UNCONNECTED;
  wire [3:0]\NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h01FF0100)) 
    CPLL_RESET_i_1__0
       (.I0(pll_reset_asserted_reg_n_0),
        .I1(rx_state[1]),
        .I2(rx_state[3]),
        .I3(CPLL_RESET_i_2_n_0),
        .I4(CPLL_RESET),
        .O(CPLL_RESET_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00004500)) 
    CPLL_RESET_i_2
       (.I0(rx_state[2]),
        .I1(rx_state[1]),
        .I2(gt0_rxsysclksel_in),
        .I3(rx_state[0]),
        .I4(rx_state[3]),
        .O(CPLL_RESET_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    CPLL_RESET_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(CPLL_RESET_i_1__0_n_0),
        .Q(CPLL_RESET),
        .R(SOFT_RESET_RX_IN));
  LUT6 #(
    .INIT(64'h5F400040FFFFFFFF)) 
    \FSM_sequential_rx_state[0]_i_2 
       (.I0(reset_time_out_reg_n_0),
        .I1(time_tlock_max),
        .I2(rx_state[2]),
        .I3(rx_state[1]),
        .I4(time_out_2ms_reg_n_0),
        .I5(rx_state[0]),
        .O(\FSM_sequential_rx_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033403F40)) 
    \FSM_sequential_rx_state[2]_i_1 
       (.I0(time_out_2ms_reg_n_0),
        .I1(rx_state[0]),
        .I2(rx_state[1]),
        .I3(rx_state[2]),
        .I4(rx_state123_out),
        .I5(rx_state[3]),
        .O(\FSM_sequential_rx_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_rx_state[2]_i_2 
       (.I0(time_tlock_max),
        .I1(reset_time_out_reg_n_0),
        .O(rx_state123_out));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_rx_state[3]_i_7 
       (.I0(time_out_2ms_reg_n_0),
        .I1(reset_time_out_reg_n_0),
        .O(rx_state122_out));
  LUT6 #(
    .INIT(64'hF400F400F400F4FF)) 
    \FSM_sequential_rx_state[3]_i_8 
       (.I0(reset_time_out_reg_n_0),
        .I1(time_tlock_max),
        .I2(mmcm_lock_reclocked),
        .I3(rx_state[0]),
        .I4(reset_time_out_i_9_n_0),
        .I5(reset_time_out_i_8_n_0),
        .O(\FSM_sequential_rx_state[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF400F400F400F4FF)) 
    \FSM_sequential_rx_state[3]_i_9 
       (.I0(reset_time_out_reg_n_0),
        .I1(time_out_2ms_reg_n_0),
        .I2(rxresetdone_s3),
        .I3(rx_state[0]),
        .I4(\wait_time_cnt[6]_i_4__0_n_0 ),
        .I5(wait_time_cnt_reg__0[6]),
        .O(\FSM_sequential_rx_state[3]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "init:0000,assert_all_resets:0001,wait_for_pll_lock:0010,release_pll_reset:0011,verify_recclk_stable:0100,release_mmcm_reset:0101,wait_for_rxusrclk:0110,wait_reset_done:0111,do_phase_alignment:1000,monitor_data_valid:1001,fsm_done:1010" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rx_state_reg[0] 
       (.C(SYSCLK_IN),
        .CE(sync_data_valid_n_1),
        .D(sync_data_valid_n_4),
        .Q(rx_state[0]),
        .R(SOFT_RESET_RX_IN));
  (* FSM_ENCODED_STATES = "init:0000,assert_all_resets:0001,wait_for_pll_lock:0010,release_pll_reset:0011,verify_recclk_stable:0100,release_mmcm_reset:0101,wait_for_rxusrclk:0110,wait_reset_done:0111,do_phase_alignment:1000,monitor_data_valid:1001,fsm_done:1010" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rx_state_reg[1] 
       (.C(SYSCLK_IN),
        .CE(sync_data_valid_n_1),
        .D(sync_data_valid_n_3),
        .Q(rx_state[1]),
        .R(SOFT_RESET_RX_IN));
  (* FSM_ENCODED_STATES = "init:0000,assert_all_resets:0001,wait_for_pll_lock:0010,release_pll_reset:0011,verify_recclk_stable:0100,release_mmcm_reset:0101,wait_for_rxusrclk:0110,wait_reset_done:0111,do_phase_alignment:1000,monitor_data_valid:1001,fsm_done:1010" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rx_state_reg[2] 
       (.C(SYSCLK_IN),
        .CE(sync_data_valid_n_1),
        .D(\FSM_sequential_rx_state[2]_i_1_n_0 ),
        .Q(rx_state[2]),
        .R(SOFT_RESET_RX_IN));
  (* FSM_ENCODED_STATES = "init:0000,assert_all_resets:0001,wait_for_pll_lock:0010,release_pll_reset:0011,verify_recclk_stable:0100,release_mmcm_reset:0101,wait_for_rxusrclk:0110,wait_reset_done:0111,do_phase_alignment:1000,monitor_data_valid:1001,fsm_done:1010" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rx_state_reg[3] 
       (.C(SYSCLK_IN),
        .CE(sync_data_valid_n_1),
        .D(sync_data_valid_n_2),
        .Q(rx_state[3]),
        .R(SOFT_RESET_RX_IN));
  MUXF7 \FSM_sequential_rx_state_reg[3]_i_4 
       (.I0(\FSM_sequential_rx_state[3]_i_8_n_0 ),
        .I1(\FSM_sequential_rx_state[3]_i_9_n_0 ),
        .O(\FSM_sequential_rx_state_reg[3]_i_4_n_0 ),
        .S(rx_state[1]));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    QPLL_RESET_i_1__0
       (.I0(pll_reset_asserted_reg_n_0),
        .I1(rx_state[1]),
        .I2(rx_state[3]),
        .I3(QPLL_RESET_i_2__0_n_0),
        .I4(gt_rx_qpllreset_t),
        .O(QPLL_RESET_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00005040)) 
    QPLL_RESET_i_2__0
       (.I0(rx_state[2]),
        .I1(gt0_rxsysclksel_in),
        .I2(rx_state[0]),
        .I3(rx_state[1]),
        .I4(rx_state[3]),
        .O(QPLL_RESET_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    QPLL_RESET_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(QPLL_RESET_i_1__0_n_0),
        .Q(gt_rx_qpllreset_t),
        .R(SOFT_RESET_RX_IN));
  LUT5 #(
    .INIT(32'hFFFB0080)) 
    RXUSERRDY_i_1
       (.I0(rx_state[1]),
        .I1(rx_state[0]),
        .I2(rx_state[2]),
        .I3(rx_state[3]),
        .I4(gt_rxuserrdy_t),
        .O(RXUSERRDY_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    RXUSERRDY_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(RXUSERRDY_i_1_n_0),
        .Q(gt_rxuserrdy_t),
        .R(SOFT_RESET_RX_IN));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    check_tlock_max_i_1
       (.I0(rx_state[2]),
        .I1(rx_state[1]),
        .I2(rx_state[0]),
        .I3(rx_state[3]),
        .I4(check_tlock_max_reg_n_0),
        .O(check_tlock_max_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    check_tlock_max_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(check_tlock_max_i_1_n_0),
        .Q(check_tlock_max_reg_n_0),
        .R(SOFT_RESET_RX_IN));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h000000AE)) 
    gt0_rx_cdrlocked_i_1
       (.I0(gt0_rx_cdrlocked_reg_0),
        .I1(\gt0_rx_cdrlock_counter_reg[0] ),
        .I2(\gt0_rx_cdrlock_counter_reg[7] ),
        .I3(gt_gtrxreset_t),
        .I4(gt0_gtrxreset_in),
        .O(gt0_rx_cdrlocked_reg));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h000000AE)) 
    gt1_rx_cdrlocked_i_1
       (.I0(gt1_rx_cdrlocked_reg_0),
        .I1(\gt1_rx_cdrlock_counter_reg[0] ),
        .I2(\gt1_rx_cdrlock_counter_reg[7] ),
        .I3(gt_gtrxreset_t),
        .I4(gt1_gtrxreset_in),
        .O(gt1_rx_cdrlocked_reg));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h000000AE)) 
    gt2_rx_cdrlocked_i_1
       (.I0(gt2_rx_cdrlocked_reg_0),
        .I1(\gt2_rx_cdrlock_counter_reg[0] ),
        .I2(\gt2_rx_cdrlock_counter_reg[7] ),
        .I3(gt_gtrxreset_t),
        .I4(gt2_gtrxreset_in),
        .O(gt2_rx_cdrlocked_reg));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h000000AE)) 
    gt3_rx_cdrlocked_i_1
       (.I0(gt3_rx_cdrlocked_reg_0),
        .I1(\gt3_rx_cdrlock_counter_reg[0] ),
        .I2(\gt3_rx_cdrlock_counter_reg[7] ),
        .I3(gt_gtrxreset_t),
        .I4(gt3_gtrxreset_in),
        .O(gt3_rx_cdrlocked_reg));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h000000AE)) 
    gt4_rx_cdrlocked_i_1
       (.I0(gt4_rx_cdrlocked_reg_0),
        .I1(\gt4_rx_cdrlock_counter_reg[0] ),
        .I2(\gt4_rx_cdrlock_counter_reg[7] ),
        .I3(gt_gtrxreset_t),
        .I4(gt4_gtrxreset_in),
        .O(gt4_rx_cdrlocked_reg));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h000000AE)) 
    gt5_rx_cdrlocked_i_1
       (.I0(gt5_rx_cdrlocked_reg_0),
        .I1(\gt5_rx_cdrlock_counter_reg[0] ),
        .I2(\gt5_rx_cdrlock_counter_reg[7] ),
        .I3(gt_gtrxreset_t),
        .I4(gt5_gtrxreset_in),
        .O(gt5_rx_cdrlocked_reg));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h000000AE)) 
    gt6_rx_cdrlocked_i_1
       (.I0(gt6_rx_cdrlocked_reg_0),
        .I1(\gt6_rx_cdrlock_counter_reg[0] ),
        .I2(\gt6_rx_cdrlock_counter_reg[7] ),
        .I3(gt_gtrxreset_t),
        .I4(gt6_gtrxreset_in),
        .O(gt6_rx_cdrlocked_reg));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h000000AE)) 
    gt7_rx_cdrlocked_i_1
       (.I0(gt7_rx_cdrlocked_reg_0),
        .I1(\gt7_rx_cdrlock_counter_reg[0] ),
        .I2(\gt7_rx_cdrlock_counter_reg[7] ),
        .I3(gt_gtrxreset_t),
        .I4(gt7_gtrxreset_in),
        .O(gt7_rx_cdrlocked_reg));
  LUT5 #(
    .INIT(32'hFFEF0004)) 
    gtrxreset_i_i_1
       (.I0(rx_state[1]),
        .I1(rx_state[0]),
        .I2(rx_state[2]),
        .I3(rx_state[3]),
        .I4(gt_gtrxreset_t),
        .O(gtrxreset_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtrxreset_i_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gtrxreset_i_i_1_n_0),
        .Q(gt_gtrxreset_t),
        .R(SOFT_RESET_RX_IN));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'hE)) 
    gtxe2_i_i_3
       (.I0(gt1_gtrxreset_in),
        .I1(gt_gtrxreset_t),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'hE)) 
    gtxe2_i_i_3__0
       (.I0(gt2_gtrxreset_in),
        .I1(gt_gtrxreset_t),
        .O(\gt2_rx_cdrlock_counter_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'hE)) 
    gtxe2_i_i_3__1
       (.I0(gt3_gtrxreset_in),
        .I1(gt_gtrxreset_t),
        .O(\gt3_rx_cdrlock_counter_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'hE)) 
    gtxe2_i_i_3__2
       (.I0(gt4_gtrxreset_in),
        .I1(gt_gtrxreset_t),
        .O(\gt4_rx_cdrlock_counter_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hE)) 
    gtxe2_i_i_3__3
       (.I0(gt5_gtrxreset_in),
        .I1(gt_gtrxreset_t),
        .O(\gt5_rx_cdrlock_counter_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hE)) 
    gtxe2_i_i_3__4
       (.I0(gt6_gtrxreset_in),
        .I1(gt_gtrxreset_t),
        .O(\gt6_rx_cdrlock_counter_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'hE)) 
    gtxe2_i_i_3__5
       (.I0(gt7_gtrxreset_in),
        .I1(gt_gtrxreset_t),
        .O(\gt7_rx_cdrlock_counter_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'hE)) 
    gtxe2_i_i_3__6
       (.I0(gt0_gtrxreset_in),
        .I1(gt_gtrxreset_t),
        .O(\gt0_rx_cdrlock_counter_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gtxe2_i_i_5
       (.I0(gt0_rxuserrdy_in),
        .I1(gt_rxuserrdy_t),
        .O(gt0_rxuserrdy_in15_out));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gtxe2_i_i_5__0
       (.I0(gt1_rxuserrdy_in),
        .I1(gt_rxuserrdy_t),
        .O(gt1_rxuserrdy_in13_out));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gtxe2_i_i_5__1
       (.I0(gt2_rxuserrdy_in),
        .I1(gt_rxuserrdy_t),
        .O(gt2_rxuserrdy_in11_out));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gtxe2_i_i_5__2
       (.I0(gt3_rxuserrdy_in),
        .I1(gt_rxuserrdy_t),
        .O(gt3_rxuserrdy_in9_out));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gtxe2_i_i_5__3
       (.I0(gt4_rxuserrdy_in),
        .I1(gt_rxuserrdy_t),
        .O(gt4_rxuserrdy_in7_out));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gtxe2_i_i_5__4
       (.I0(gt5_rxuserrdy_in),
        .I1(gt_rxuserrdy_t),
        .O(gt5_rxuserrdy_in5_out));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gtxe2_i_i_5__5
       (.I0(gt6_rxuserrdy_in),
        .I1(gt_rxuserrdy_t),
        .O(gt6_rxuserrdy_in3_out));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gtxe2_i_i_5__6
       (.I0(gt7_rxuserrdy_in),
        .I1(gt_rxuserrdy_t),
        .O(gt7_rxuserrdy_in1_out));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \init_wait_count[0]_i_1__0 
       (.I0(init_wait_count_reg__0[0]),
        .O(\init_wait_count[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \init_wait_count[1]_i_1__0 
       (.I0(init_wait_count_reg__0[0]),
        .I1(init_wait_count_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \init_wait_count[2]_i_1__0 
       (.I0(init_wait_count_reg__0[1]),
        .I1(init_wait_count_reg__0[0]),
        .I2(init_wait_count_reg__0[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \init_wait_count[3]_i_1__0 
       (.I0(init_wait_count_reg__0[2]),
        .I1(init_wait_count_reg__0[0]),
        .I2(init_wait_count_reg__0[1]),
        .I3(init_wait_count_reg__0[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \init_wait_count[4]_i_1__0 
       (.I0(init_wait_count_reg__0[2]),
        .I1(init_wait_count_reg__0[3]),
        .I2(init_wait_count_reg__0[0]),
        .I3(init_wait_count_reg__0[1]),
        .I4(init_wait_count_reg__0[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'hFFFFFF7FFFFFFFFF)) 
    \init_wait_count[5]_i_1__0 
       (.I0(init_wait_count_reg__0[3]),
        .I1(init_wait_count_reg__0[2]),
        .I2(init_wait_count_reg__0[4]),
        .I3(init_wait_count_reg__0[0]),
        .I4(init_wait_count_reg__0[1]),
        .I5(init_wait_count_reg__0[5]),
        .O(\init_wait_count[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \init_wait_count[5]_i_2__0 
       (.I0(init_wait_count_reg__0[3]),
        .I1(init_wait_count_reg__0[2]),
        .I2(init_wait_count_reg__0[4]),
        .I3(init_wait_count_reg__0[0]),
        .I4(init_wait_count_reg__0[1]),
        .I5(init_wait_count_reg__0[5]),
        .O(p_0_in[5]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\init_wait_count[5]_i_1__0_n_0 ),
        .CLR(SOFT_RESET_RX_IN),
        .D(\init_wait_count[0]_i_1__0_n_0 ),
        .Q(init_wait_count_reg__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\init_wait_count[5]_i_1__0_n_0 ),
        .CLR(SOFT_RESET_RX_IN),
        .D(p_0_in[1]),
        .Q(init_wait_count_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\init_wait_count[5]_i_1__0_n_0 ),
        .CLR(SOFT_RESET_RX_IN),
        .D(p_0_in[2]),
        .Q(init_wait_count_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\init_wait_count[5]_i_1__0_n_0 ),
        .CLR(SOFT_RESET_RX_IN),
        .D(p_0_in[3]),
        .Q(init_wait_count_reg__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\init_wait_count[5]_i_1__0_n_0 ),
        .CLR(SOFT_RESET_RX_IN),
        .D(p_0_in[4]),
        .Q(init_wait_count_reg__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\init_wait_count[5]_i_1__0_n_0 ),
        .CLR(SOFT_RESET_RX_IN),
        .D(p_0_in[5]),
        .Q(init_wait_count_reg__0[5]));
  LUT5 #(
    .INIT(32'hFFFF0010)) 
    init_wait_done_i_1__0
       (.I0(init_wait_done_i_2__0_n_0),
        .I1(init_wait_count_reg__0[1]),
        .I2(init_wait_count_reg__0[5]),
        .I3(init_wait_count_reg__0[0]),
        .I4(init_wait_done_reg_n_0),
        .O(init_wait_done_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    init_wait_done_i_2__0
       (.I0(init_wait_count_reg__0[3]),
        .I1(init_wait_count_reg__0[2]),
        .I2(init_wait_count_reg__0[4]),
        .O(init_wait_done_i_2__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    init_wait_done_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .CLR(SOFT_RESET_RX_IN),
        .D(init_wait_done_i_1__0_n_0),
        .Q(init_wait_done_reg_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \mmcm_lock_count[0]_i_1__0 
       (.I0(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mmcm_lock_count[1]_i_1__0 
       (.I0(mmcm_lock_count_reg__0[0]),
        .I1(mmcm_lock_count_reg__0[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \mmcm_lock_count[2]_i_1__0 
       (.I0(mmcm_lock_count_reg__0[1]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[2]),
        .O(\mmcm_lock_count[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \mmcm_lock_count[3]_i_1__0 
       (.I0(mmcm_lock_count_reg__0[2]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[1]),
        .I3(mmcm_lock_count_reg__0[3]),
        .O(\mmcm_lock_count[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \mmcm_lock_count[4]_i_1__0 
       (.I0(mmcm_lock_count_reg__0[3]),
        .I1(mmcm_lock_count_reg__0[1]),
        .I2(mmcm_lock_count_reg__0[0]),
        .I3(mmcm_lock_count_reg__0[2]),
        .I4(mmcm_lock_count_reg__0[4]),
        .O(\mmcm_lock_count[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \mmcm_lock_count[5]_i_1__0 
       (.I0(mmcm_lock_count_reg__0[4]),
        .I1(mmcm_lock_count_reg__0[2]),
        .I2(mmcm_lock_count_reg__0[0]),
        .I3(mmcm_lock_count_reg__0[1]),
        .I4(mmcm_lock_count_reg__0[3]),
        .I5(mmcm_lock_count_reg__0[5]),
        .O(\mmcm_lock_count[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \mmcm_lock_count[6]_i_1__0 
       (.I0(\mmcm_lock_count[7]_i_4__0_n_0 ),
        .I1(mmcm_lock_count_reg__0[6]),
        .O(\mmcm_lock_count[6]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \mmcm_lock_count[7]_i_2__0 
       (.I0(\mmcm_lock_count[7]_i_4__0_n_0 ),
        .I1(mmcm_lock_count_reg__0[6]),
        .I2(mmcm_lock_count_reg__0[7]),
        .O(\mmcm_lock_count[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \mmcm_lock_count[7]_i_3__0 
       (.I0(mmcm_lock_count_reg__0[6]),
        .I1(\mmcm_lock_count[7]_i_4__0_n_0 ),
        .I2(mmcm_lock_count_reg__0[7]),
        .O(\mmcm_lock_count[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \mmcm_lock_count[7]_i_4__0 
       (.I0(mmcm_lock_count_reg__0[4]),
        .I1(mmcm_lock_count_reg__0[2]),
        .I2(mmcm_lock_count_reg__0[0]),
        .I3(mmcm_lock_count_reg__0[1]),
        .I4(mmcm_lock_count_reg__0[3]),
        .I5(mmcm_lock_count_reg__0[5]),
        .O(\mmcm_lock_count[7]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\mmcm_lock_count[7]_i_2__0_n_0 ),
        .D(p_0_in__0[0]),
        .Q(mmcm_lock_count_reg__0[0]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\mmcm_lock_count[7]_i_2__0_n_0 ),
        .D(p_0_in__0[1]),
        .Q(mmcm_lock_count_reg__0[1]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\mmcm_lock_count[7]_i_2__0_n_0 ),
        .D(\mmcm_lock_count[2]_i_1__0_n_0 ),
        .Q(mmcm_lock_count_reg__0[2]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\mmcm_lock_count[7]_i_2__0_n_0 ),
        .D(\mmcm_lock_count[3]_i_1__0_n_0 ),
        .Q(mmcm_lock_count_reg__0[3]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\mmcm_lock_count[7]_i_2__0_n_0 ),
        .D(\mmcm_lock_count[4]_i_1__0_n_0 ),
        .Q(mmcm_lock_count_reg__0[4]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\mmcm_lock_count[7]_i_2__0_n_0 ),
        .D(\mmcm_lock_count[5]_i_1__0_n_0 ),
        .Q(mmcm_lock_count_reg__0[5]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\mmcm_lock_count[7]_i_2__0_n_0 ),
        .D(\mmcm_lock_count[6]_i_1__0_n_0 ),
        .Q(mmcm_lock_count_reg__0[6]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[7] 
       (.C(SYSCLK_IN),
        .CE(\mmcm_lock_count[7]_i_2__0_n_0 ),
        .D(\mmcm_lock_count[7]_i_3__0_n_0 ),
        .Q(mmcm_lock_count_reg__0[7]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mmcm_lock_reclocked_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(sync_mmcm_lock_reclocked_n_1),
        .Q(mmcm_lock_reclocked),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F0B1F0)) 
    pll_reset_asserted_i_1__0
       (.I0(rx_state[2]),
        .I1(rx_state[1]),
        .I2(pll_reset_asserted_reg_n_0),
        .I3(rx_state[0]),
        .I4(rx_state[3]),
        .O(pll_reset_asserted_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pll_reset_asserted_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(pll_reset_asserted_i_1__0_n_0),
        .Q(pll_reset_asserted_reg_n_0),
        .R(SOFT_RESET_RX_IN));
  LUT3 #(
    .INIT(8'h07)) 
    reset_time_out_i_4__0
       (.I0(rx_state[0]),
        .I1(rx_state[1]),
        .I2(rx_state[2]),
        .O(reset_time_out_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    reset_time_out_i_7
       (.I0(rxresetdone_s3),
        .I1(rx_state[1]),
        .I2(mmcm_lock_reclocked),
        .I3(rx_state[0]),
        .I4(reset_time_out_i_9_n_0),
        .I5(reset_time_out_i_8_n_0),
        .O(reset_time_out_i_7_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    reset_time_out_i_8
       (.I0(gt6_rx_cdrlocked_reg_0),
        .I1(gt5_rx_cdrlocked_reg_0),
        .I2(gt0_rx_cdrlocked_reg_0),
        .I3(gt7_rx_cdrlocked_reg_0),
        .O(reset_time_out_i_8_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    reset_time_out_i_9
       (.I0(gt1_rx_cdrlocked_reg_0),
        .I1(gt2_rx_cdrlocked_reg_0),
        .I2(gt4_rx_cdrlocked_reg_0),
        .I3(gt3_rx_cdrlocked_reg_0),
        .O(reset_time_out_i_9_n_0));
  FDSE #(
    .INIT(1'b0)) 
    reset_time_out_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(sync_QPLLLOCK_n_0),
        .Q(reset_time_out_reg_n_0),
        .S(SOFT_RESET_RX_IN));
  LUT5 #(
    .INIT(32'hFFEF0002)) 
    run_phase_alignment_int_i_1__0
       (.I0(rx_state[3]),
        .I1(rx_state[1]),
        .I2(rx_state[0]),
        .I3(rx_state[2]),
        .I4(run_phase_alignment_int_reg_n_0),
        .O(run_phase_alignment_int_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    run_phase_alignment_int_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(run_phase_alignment_int_i_1__0_n_0),
        .Q(run_phase_alignment_int_reg_n_0),
        .R(SOFT_RESET_RX_IN));
  FDRE #(
    .INIT(1'b0)) 
    run_phase_alignment_int_s3_reg
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_out),
        .Q(run_phase_alignment_int_s3_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rx_fsm_reset_done_int_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(sync_data_valid_n_0),
        .Q(GT_RX_FSM_RESET_DONE_OUT),
        .R(SOFT_RESET_RX_IN));
  FDRE #(
    .INIT(1'b0)) 
    rx_fsm_reset_done_int_s3_reg
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(rx_fsm_reset_done_int_s2),
        .Q(rx_fsm_reset_done_int_s3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rxresetdone_s3_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(rxresetdone_s2),
        .Q(rxresetdone_s3),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_sync_block_14 sync_CPLLLOCK
       (.SYSCLK_IN(SYSCLK_IN),
        .data_out(cplllock_sync),
        .rxdfelpmreset_reg(rxdfelpmreset_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_sync_block_15 sync_QPLLLOCK
       (.\FSM_sequential_rx_state_reg[0] (sync_QPLLLOCK_n_2),
        .\FSM_sequential_rx_state_reg[0]_0 (reset_time_out_i_4__0_n_0),
        .\FSM_sequential_rx_state_reg[1] (sync_data_valid_n_5),
        .GT0_QPLLLOCK_IN(GT0_QPLLLOCK_IN),
        .GT1_QPLLLOCK_IN(GT1_QPLLLOCK_IN),
        .Q(wait_time_cnt_reg__0[6]),
        .SYSCLK_IN(SYSCLK_IN),
        .data_in(data_in),
        .data_out(cplllock_sync),
        .gt0_rxsysclksel_in(gt0_rxsysclksel_in),
        .gt0_txsysclksel_in(gt0_txsysclksel_in),
        .gt1_rx_cdrlocked_reg(reset_time_out_i_9_n_0),
        .gt6_rx_cdrlocked_reg(reset_time_out_i_8_n_0),
        .init_wait_done_reg(init_wait_done_reg_n_0),
        .out(rx_state),
        .pll_reset_asserted_reg(pll_reset_asserted_reg_n_0),
        .reset_time_out_reg(sync_QPLLLOCK_n_0),
        .reset_time_out_reg_0(reset_time_out_reg_n_0),
        .rxresetdone_s3_reg(reset_time_out_i_7_n_0),
        .time_out_2ms_reg(time_out_2ms_reg_n_0),
        .\wait_time_cnt_reg[4] (\wait_time_cnt[6]_i_4__0_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_sync_block_16 sync_RXRESETDONE
       (.SYSCLK_IN(SYSCLK_IN),
        .data_out(rxresetdone_s2),
        .\rx_pd_3_reg[0] (\rx_pd_3_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_sync_block_17 sync_data_valid
       (.D({sync_data_valid_n_2,sync_data_valid_n_3,sync_data_valid_n_4}),
        .DONT_RESET_ON_DATA_ERROR_IN(DONT_RESET_ON_DATA_ERROR_IN),
        .E(sync_data_valid_n_1),
        .\FSM_sequential_rx_state_reg[1] (\FSM_sequential_rx_state_reg[3]_i_4_n_0 ),
        .\FSM_sequential_rx_state_reg[1]_0 (sync_QPLLLOCK_n_2),
        .GT0_DATA_VALID_IN(GT0_DATA_VALID_IN),
        .GT1_DATA_VALID_IN(GT1_DATA_VALID_IN),
        .GT2_DATA_VALID_IN(GT2_DATA_VALID_IN),
        .GT3_DATA_VALID_IN(GT3_DATA_VALID_IN),
        .GT4_DATA_VALID_IN(GT4_DATA_VALID_IN),
        .GT5_DATA_VALID_IN(GT5_DATA_VALID_IN),
        .GT6_DATA_VALID_IN(GT6_DATA_VALID_IN),
        .GT7_DATA_VALID_IN(GT7_DATA_VALID_IN),
        .GT_RX_FSM_RESET_DONE_OUT(GT_RX_FSM_RESET_DONE_OUT),
        .SYSCLK_IN(SYSCLK_IN),
        .out(rx_state),
        .reset_time_out_reg(sync_data_valid_n_5),
        .reset_time_out_reg_0(reset_time_out_reg_n_0),
        .reset_time_out_reg_1(\FSM_sequential_rx_state[0]_i_2_n_0 ),
        .rx_fsm_reset_done_int_reg(sync_data_valid_n_0),
        .rx_state122_out(rx_state122_out),
        .rx_state123_out(rx_state123_out),
        .time_out_100us_reg(time_out_100us_reg_n_0),
        .time_out_1us_reg(time_out_1us_reg_n_0),
        .time_out_wait_bypass_s3(time_out_wait_bypass_s3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_sync_block_18 sync_mmcm_lock_reclocked
       (.Q(mmcm_lock_count_reg__0[7:6]),
        .SR(sync_mmcm_lock_reclocked_n_0),
        .SYSCLK_IN(SYSCLK_IN),
        .\mmcm_lock_count_reg[4] (\mmcm_lock_count[7]_i_4__0_n_0 ),
        .mmcm_lock_reclocked(mmcm_lock_reclocked),
        .mmcm_lock_reclocked_reg(sync_mmcm_lock_reclocked_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_sync_block_19 sync_run_phase_alignment_int
       (.data_in(run_phase_alignment_int_reg_n_0),
        .data_out(data_out),
        .gt0_rxusrclk_in(gt0_rxusrclk_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_sync_block_20 sync_rx_fsm_reset_done_int
       (.GT_RX_FSM_RESET_DONE_OUT(GT_RX_FSM_RESET_DONE_OUT),
        .data_out(rx_fsm_reset_done_int_s2),
        .gt0_rxusrclk_in(gt0_rxusrclk_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_sync_block_21 sync_time_out_wait_bypass
       (.SYSCLK_IN(SYSCLK_IN),
        .data_in(time_out_wait_bypass_reg_n_0),
        .data_out(time_out_wait_bypass_s2));
  LUT4 #(
    .INIT(16'hFF02)) 
    time_out_100us_i_1
       (.I0(time_out_100us_i_2_n_0),
        .I1(time_out_100us_i_3_n_0),
        .I2(\time_out_counter[0]_i_3_n_0 ),
        .I3(time_out_100us_reg_n_0),
        .O(time_out_100us_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    time_out_100us_i_2
       (.I0(time_out_100us_i_4_n_0),
        .I1(time_out_counter_reg[13]),
        .I2(time_out_counter_reg[11]),
        .I3(time_out_counter_reg[4]),
        .I4(time_out_counter_reg[9]),
        .I5(time_out_counter_reg[6]),
        .O(time_out_100us_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    time_out_100us_i_3
       (.I0(time_out_counter_reg[14]),
        .I1(time_out_counter_reg[15]),
        .I2(time_out_counter_reg[0]),
        .I3(time_out_counter_reg[1]),
        .I4(time_out_counter_reg[12]),
        .I5(time_out_counter_reg[7]),
        .O(time_out_100us_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'hE)) 
    time_out_100us_i_4
       (.I0(time_out_counter_reg[16]),
        .I1(time_out_counter_reg[17]),
        .O(time_out_100us_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_100us_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(time_out_100us_i_1_n_0),
        .Q(time_out_100us_reg_n_0),
        .R(reset_time_out_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hFFFF0004)) 
    time_out_1us_i_1
       (.I0(\time_out_counter[0]_i_4_n_0 ),
        .I1(time_out_1us_i_2_n_0),
        .I2(time_out_counter_reg[17]),
        .I3(time_out_counter_reg[16]),
        .I4(time_out_1us_reg_n_0),
        .O(time_out_1us_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    time_out_1us_i_2
       (.I0(time_out_counter_reg[5]),
        .I1(time_out_counter_reg[8]),
        .I2(time_out_counter_reg[2]),
        .I3(time_out_counter_reg[3]),
        .I4(time_out_counter_reg[11]),
        .I5(time_out_counter_reg[10]),
        .O(time_out_1us_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_1us_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(time_out_1us_i_1_n_0),
        .Q(time_out_1us_reg_n_0),
        .R(reset_time_out_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    time_out_2ms_i_1
       (.I0(\time_out_counter[0]_i_4_n_0 ),
        .I1(time_out_counter_reg[16]),
        .I2(time_out_counter_reg[17]),
        .I3(time_out_counter_reg[11]),
        .I4(\time_out_counter[0]_i_3_n_0 ),
        .I5(time_out_2ms_reg_n_0),
        .O(time_out_2ms_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_2ms_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(time_out_2ms_i_1_n_0),
        .Q(time_out_2ms_reg_n_0),
        .R(reset_time_out_reg_n_0));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \time_out_counter[0]_i_1 
       (.I0(\time_out_counter[0]_i_3_n_0 ),
        .I1(time_out_counter_reg[16]),
        .I2(time_out_counter_reg[17]),
        .I3(time_out_counter_reg[11]),
        .I4(\time_out_counter[0]_i_4_n_0 ),
        .O(time_out_counter));
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \time_out_counter[0]_i_3 
       (.I0(time_out_counter_reg[5]),
        .I1(time_out_counter_reg[2]),
        .I2(time_out_counter_reg[3]),
        .I3(time_out_counter_reg[10]),
        .I4(time_out_counter_reg[8]),
        .O(\time_out_counter[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \time_out_counter[0]_i_4 
       (.I0(time_out_counter_reg[9]),
        .I1(time_out_counter_reg[13]),
        .I2(time_out_counter_reg[4]),
        .I3(time_out_counter_reg[6]),
        .I4(time_out_100us_i_3_n_0),
        .O(\time_out_counter[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \time_out_counter[0]_i_5 
       (.I0(time_out_counter_reg[0]),
        .O(\time_out_counter[0]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[0] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__0_n_7 ),
        .Q(time_out_counter_reg[0]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\time_out_counter_reg[0]_i_2__0_n_0 ,\time_out_counter_reg[0]_i_2__0_n_1 ,\time_out_counter_reg[0]_i_2__0_n_2 ,\time_out_counter_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\time_out_counter_reg[0]_i_2__0_n_4 ,\time_out_counter_reg[0]_i_2__0_n_5 ,\time_out_counter_reg[0]_i_2__0_n_6 ,\time_out_counter_reg[0]_i_2__0_n_7 }),
        .S({time_out_counter_reg[3:1],\time_out_counter[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[10] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__0_n_5 ),
        .Q(time_out_counter_reg[10]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[11] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__0_n_4 ),
        .Q(time_out_counter_reg[11]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[12] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__0_n_7 ),
        .Q(time_out_counter_reg[12]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[12]_i_1__0 
       (.CI(\time_out_counter_reg[8]_i_1__0_n_0 ),
        .CO({\time_out_counter_reg[12]_i_1__0_n_0 ,\time_out_counter_reg[12]_i_1__0_n_1 ,\time_out_counter_reg[12]_i_1__0_n_2 ,\time_out_counter_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[12]_i_1__0_n_4 ,\time_out_counter_reg[12]_i_1__0_n_5 ,\time_out_counter_reg[12]_i_1__0_n_6 ,\time_out_counter_reg[12]_i_1__0_n_7 }),
        .S(time_out_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[13] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__0_n_6 ),
        .Q(time_out_counter_reg[13]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[14] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__0_n_5 ),
        .Q(time_out_counter_reg[14]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[15] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1__0_n_4 ),
        .Q(time_out_counter_reg[15]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[16] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[16]_i_1__0_n_7 ),
        .Q(time_out_counter_reg[16]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[16]_i_1__0 
       (.CI(\time_out_counter_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED [3:1],\time_out_counter_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED [3:2],\time_out_counter_reg[16]_i_1__0_n_6 ,\time_out_counter_reg[16]_i_1__0_n_7 }),
        .S({1'b0,1'b0,time_out_counter_reg[17:16]}));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[17] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[16]_i_1__0_n_6 ),
        .Q(time_out_counter_reg[17]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[1] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__0_n_6 ),
        .Q(time_out_counter_reg[1]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[2] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__0_n_5 ),
        .Q(time_out_counter_reg[2]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[3] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2__0_n_4 ),
        .Q(time_out_counter_reg[3]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[4] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__0_n_7 ),
        .Q(time_out_counter_reg[4]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[4]_i_1__0 
       (.CI(\time_out_counter_reg[0]_i_2__0_n_0 ),
        .CO({\time_out_counter_reg[4]_i_1__0_n_0 ,\time_out_counter_reg[4]_i_1__0_n_1 ,\time_out_counter_reg[4]_i_1__0_n_2 ,\time_out_counter_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[4]_i_1__0_n_4 ,\time_out_counter_reg[4]_i_1__0_n_5 ,\time_out_counter_reg[4]_i_1__0_n_6 ,\time_out_counter_reg[4]_i_1__0_n_7 }),
        .S(time_out_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[5] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__0_n_6 ),
        .Q(time_out_counter_reg[5]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[6] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__0_n_5 ),
        .Q(time_out_counter_reg[6]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[7] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1__0_n_4 ),
        .Q(time_out_counter_reg[7]),
        .R(reset_time_out_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[8] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__0_n_7 ),
        .Q(time_out_counter_reg[8]),
        .R(reset_time_out_reg_n_0));
  CARRY4 \time_out_counter_reg[8]_i_1__0 
       (.CI(\time_out_counter_reg[4]_i_1__0_n_0 ),
        .CO({\time_out_counter_reg[8]_i_1__0_n_0 ,\time_out_counter_reg[8]_i_1__0_n_1 ,\time_out_counter_reg[8]_i_1__0_n_2 ,\time_out_counter_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[8]_i_1__0_n_4 ,\time_out_counter_reg[8]_i_1__0_n_5 ,\time_out_counter_reg[8]_i_1__0_n_6 ,\time_out_counter_reg[8]_i_1__0_n_7 }),
        .S(time_out_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[9] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1__0_n_6 ),
        .Q(time_out_counter_reg[9]),
        .R(reset_time_out_reg_n_0));
  LUT4 #(
    .INIT(16'hAB00)) 
    time_out_wait_bypass_i_1__0
       (.I0(time_out_wait_bypass_reg_n_0),
        .I1(rx_fsm_reset_done_int_s3),
        .I2(\wait_bypass_count[0]_i_4__0_n_0 ),
        .I3(run_phase_alignment_int_s3_reg_n_0),
        .O(time_out_wait_bypass_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_wait_bypass_reg
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(time_out_wait_bypass_i_1__0_n_0),
        .Q(time_out_wait_bypass_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_wait_bypass_s3_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(time_out_wait_bypass_s2),
        .Q(time_out_wait_bypass_s3),
        .R(1'b0));
  CARRY4 time_tlock_max1_carry
       (.CI(1'b0),
        .CO({time_tlock_max1_carry_n_0,time_tlock_max1_carry_n_1,time_tlock_max1_carry_n_2,time_tlock_max1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({time_tlock_max1_carry_i_1_n_0,time_out_counter_reg[5],time_tlock_max1_carry_i_2_n_0,time_tlock_max1_carry_i_3_n_0}),
        .O(NLW_time_tlock_max1_carry_O_UNCONNECTED[3:0]),
        .S({time_tlock_max1_carry_i_4_n_0,time_tlock_max1_carry_i_5_n_0,time_tlock_max1_carry_i_6_n_0,time_tlock_max1_carry_i_7_n_0}));
  CARRY4 time_tlock_max1_carry__0
       (.CI(time_tlock_max1_carry_n_0),
        .CO({time_tlock_max1_carry__0_n_0,time_tlock_max1_carry__0_n_1,time_tlock_max1_carry__0_n_2,time_tlock_max1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({time_tlock_max1_carry__0_i_1_n_0,time_tlock_max1_carry__0_i_2_n_0,time_out_counter_reg[11],1'b0}),
        .O(NLW_time_tlock_max1_carry__0_O_UNCONNECTED[3:0]),
        .S({time_tlock_max1_carry__0_i_3_n_0,time_tlock_max1_carry__0_i_4_n_0,time_tlock_max1_carry__0_i_5_n_0,time_tlock_max1_carry__0_i_6_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    time_tlock_max1_carry__0_i_1
       (.I0(time_out_counter_reg[14]),
        .I1(time_out_counter_reg[15]),
        .O(time_tlock_max1_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    time_tlock_max1_carry__0_i_2
       (.I0(time_out_counter_reg[12]),
        .I1(time_out_counter_reg[13]),
        .O(time_tlock_max1_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    time_tlock_max1_carry__0_i_3
       (.I0(time_out_counter_reg[15]),
        .I1(time_out_counter_reg[14]),
        .O(time_tlock_max1_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    time_tlock_max1_carry__0_i_4
       (.I0(time_out_counter_reg[13]),
        .I1(time_out_counter_reg[12]),
        .O(time_tlock_max1_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    time_tlock_max1_carry__0_i_5
       (.I0(time_out_counter_reg[10]),
        .I1(time_out_counter_reg[11]),
        .O(time_tlock_max1_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    time_tlock_max1_carry__0_i_6
       (.I0(time_out_counter_reg[8]),
        .I1(time_out_counter_reg[9]),
        .O(time_tlock_max1_carry__0_i_6_n_0));
  CARRY4 time_tlock_max1_carry__1
       (.CI(time_tlock_max1_carry__0_n_0),
        .CO({NLW_time_tlock_max1_carry__1_CO_UNCONNECTED[3:1],time_tlock_max1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,time_tlock_max1_carry__1_i_1_n_0}),
        .O(NLW_time_tlock_max1_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,time_tlock_max1_carry__1_i_2_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    time_tlock_max1_carry__1_i_1
       (.I0(time_out_counter_reg[16]),
        .I1(time_out_counter_reg[17]),
        .O(time_tlock_max1_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    time_tlock_max1_carry__1_i_2
       (.I0(time_out_counter_reg[17]),
        .I1(time_out_counter_reg[16]),
        .O(time_tlock_max1_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    time_tlock_max1_carry_i_1
       (.I0(time_out_counter_reg[7]),
        .I1(time_out_counter_reg[6]),
        .O(time_tlock_max1_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    time_tlock_max1_carry_i_2
       (.I0(time_out_counter_reg[2]),
        .I1(time_out_counter_reg[3]),
        .O(time_tlock_max1_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    time_tlock_max1_carry_i_3
       (.I0(time_out_counter_reg[0]),
        .I1(time_out_counter_reg[1]),
        .O(time_tlock_max1_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    time_tlock_max1_carry_i_4
       (.I0(time_out_counter_reg[6]),
        .I1(time_out_counter_reg[7]),
        .O(time_tlock_max1_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    time_tlock_max1_carry_i_5
       (.I0(time_out_counter_reg[4]),
        .I1(time_out_counter_reg[5]),
        .O(time_tlock_max1_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    time_tlock_max1_carry_i_6
       (.I0(time_out_counter_reg[3]),
        .I1(time_out_counter_reg[2]),
        .O(time_tlock_max1_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    time_tlock_max1_carry_i_7
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[0]),
        .O(time_tlock_max1_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    time_tlock_max_i_1
       (.I0(check_tlock_max_reg_n_0),
        .I1(time_tlock_max1),
        .I2(time_tlock_max),
        .O(time_tlock_max_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_tlock_max_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(time_tlock_max_i_1_n_0),
        .Q(time_tlock_max),
        .R(reset_time_out_reg_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_bypass_count[0]_i_1__0 
       (.I0(run_phase_alignment_int_s3_reg_n_0),
        .O(\wait_bypass_count[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wait_bypass_count[0]_i_2__0 
       (.I0(\wait_bypass_count[0]_i_4__0_n_0 ),
        .I1(rx_fsm_reset_done_int_s3),
        .O(\wait_bypass_count[0]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \wait_bypass_count[0]_i_4__0 
       (.I0(\wait_bypass_count[0]_i_6__0_n_0 ),
        .I1(wait_bypass_count_reg[1]),
        .I2(wait_bypass_count_reg[8]),
        .I3(wait_bypass_count_reg[0]),
        .I4(\wait_bypass_count[0]_i_7__0_n_0 ),
        .O(\wait_bypass_count[0]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_bypass_count[0]_i_5__0 
       (.I0(wait_bypass_count_reg[0]),
        .O(\wait_bypass_count[0]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \wait_bypass_count[0]_i_6__0 
       (.I0(wait_bypass_count_reg[3]),
        .I1(wait_bypass_count_reg[5]),
        .I2(wait_bypass_count_reg[9]),
        .I3(wait_bypass_count_reg[7]),
        .O(\wait_bypass_count[0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \wait_bypass_count[0]_i_7__0 
       (.I0(wait_bypass_count_reg[2]),
        .I1(wait_bypass_count_reg[12]),
        .I2(wait_bypass_count_reg[4]),
        .I3(wait_bypass_count_reg[10]),
        .I4(wait_bypass_count_reg[6]),
        .I5(wait_bypass_count_reg[11]),
        .O(\wait_bypass_count[0]_i_7__0_n_0 ));
  FDRE \wait_bypass_count_reg[0] 
       (.C(gt0_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__0_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3__0_n_7 ),
        .Q(wait_bypass_count_reg[0]),
        .R(\wait_bypass_count[0]_i_1__0_n_0 ));
  CARRY4 \wait_bypass_count_reg[0]_i_3__0 
       (.CI(1'b0),
        .CO({\wait_bypass_count_reg[0]_i_3__0_n_0 ,\wait_bypass_count_reg[0]_i_3__0_n_1 ,\wait_bypass_count_reg[0]_i_3__0_n_2 ,\wait_bypass_count_reg[0]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\wait_bypass_count_reg[0]_i_3__0_n_4 ,\wait_bypass_count_reg[0]_i_3__0_n_5 ,\wait_bypass_count_reg[0]_i_3__0_n_6 ,\wait_bypass_count_reg[0]_i_3__0_n_7 }),
        .S({wait_bypass_count_reg[3:1],\wait_bypass_count[0]_i_5__0_n_0 }));
  FDRE \wait_bypass_count_reg[10] 
       (.C(gt0_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__0_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1__0_n_5 ),
        .Q(wait_bypass_count_reg[10]),
        .R(\wait_bypass_count[0]_i_1__0_n_0 ));
  FDRE \wait_bypass_count_reg[11] 
       (.C(gt0_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__0_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1__0_n_4 ),
        .Q(wait_bypass_count_reg[11]),
        .R(\wait_bypass_count[0]_i_1__0_n_0 ));
  FDRE \wait_bypass_count_reg[12] 
       (.C(gt0_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__0_n_0 ),
        .D(\wait_bypass_count_reg[12]_i_1__0_n_7 ),
        .Q(wait_bypass_count_reg[12]),
        .R(\wait_bypass_count[0]_i_1__0_n_0 ));
  CARRY4 \wait_bypass_count_reg[12]_i_1__0 
       (.CI(\wait_bypass_count_reg[8]_i_1__0_n_0 ),
        .CO(\NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED [3:1],\wait_bypass_count_reg[12]_i_1__0_n_7 }),
        .S({1'b0,1'b0,1'b0,wait_bypass_count_reg[12]}));
  FDRE \wait_bypass_count_reg[1] 
       (.C(gt0_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__0_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3__0_n_6 ),
        .Q(wait_bypass_count_reg[1]),
        .R(\wait_bypass_count[0]_i_1__0_n_0 ));
  FDRE \wait_bypass_count_reg[2] 
       (.C(gt0_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__0_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3__0_n_5 ),
        .Q(wait_bypass_count_reg[2]),
        .R(\wait_bypass_count[0]_i_1__0_n_0 ));
  FDRE \wait_bypass_count_reg[3] 
       (.C(gt0_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__0_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3__0_n_4 ),
        .Q(wait_bypass_count_reg[3]),
        .R(\wait_bypass_count[0]_i_1__0_n_0 ));
  FDRE \wait_bypass_count_reg[4] 
       (.C(gt0_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__0_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1__0_n_7 ),
        .Q(wait_bypass_count_reg[4]),
        .R(\wait_bypass_count[0]_i_1__0_n_0 ));
  CARRY4 \wait_bypass_count_reg[4]_i_1__0 
       (.CI(\wait_bypass_count_reg[0]_i_3__0_n_0 ),
        .CO({\wait_bypass_count_reg[4]_i_1__0_n_0 ,\wait_bypass_count_reg[4]_i_1__0_n_1 ,\wait_bypass_count_reg[4]_i_1__0_n_2 ,\wait_bypass_count_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_bypass_count_reg[4]_i_1__0_n_4 ,\wait_bypass_count_reg[4]_i_1__0_n_5 ,\wait_bypass_count_reg[4]_i_1__0_n_6 ,\wait_bypass_count_reg[4]_i_1__0_n_7 }),
        .S(wait_bypass_count_reg[7:4]));
  FDRE \wait_bypass_count_reg[5] 
       (.C(gt0_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__0_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1__0_n_6 ),
        .Q(wait_bypass_count_reg[5]),
        .R(\wait_bypass_count[0]_i_1__0_n_0 ));
  FDRE \wait_bypass_count_reg[6] 
       (.C(gt0_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__0_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1__0_n_5 ),
        .Q(wait_bypass_count_reg[6]),
        .R(\wait_bypass_count[0]_i_1__0_n_0 ));
  FDRE \wait_bypass_count_reg[7] 
       (.C(gt0_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__0_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1__0_n_4 ),
        .Q(wait_bypass_count_reg[7]),
        .R(\wait_bypass_count[0]_i_1__0_n_0 ));
  FDRE \wait_bypass_count_reg[8] 
       (.C(gt0_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__0_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1__0_n_7 ),
        .Q(wait_bypass_count_reg[8]),
        .R(\wait_bypass_count[0]_i_1__0_n_0 ));
  CARRY4 \wait_bypass_count_reg[8]_i_1__0 
       (.CI(\wait_bypass_count_reg[4]_i_1__0_n_0 ),
        .CO({\wait_bypass_count_reg[8]_i_1__0_n_0 ,\wait_bypass_count_reg[8]_i_1__0_n_1 ,\wait_bypass_count_reg[8]_i_1__0_n_2 ,\wait_bypass_count_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_bypass_count_reg[8]_i_1__0_n_4 ,\wait_bypass_count_reg[8]_i_1__0_n_5 ,\wait_bypass_count_reg[8]_i_1__0_n_6 ,\wait_bypass_count_reg[8]_i_1__0_n_7 }),
        .S(wait_bypass_count_reg[11:8]));
  FDRE \wait_bypass_count_reg[9] 
       (.C(gt0_rxusrclk_in),
        .CE(\wait_bypass_count[0]_i_2__0_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1__0_n_6 ),
        .Q(wait_bypass_count_reg[9]),
        .R(\wait_bypass_count[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_1__0 
       (.I0(wait_time_cnt_reg__0[0]),
        .O(wait_time_cnt0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wait_time_cnt[1]_i_1__0 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .O(\wait_time_cnt[1]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \wait_time_cnt[2]_i_1__0 
       (.I0(wait_time_cnt_reg__0[1]),
        .I1(wait_time_cnt_reg__0[0]),
        .I2(wait_time_cnt_reg__0[2]),
        .O(\wait_time_cnt[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \wait_time_cnt[3]_i_1__0 
       (.I0(wait_time_cnt_reg__0[2]),
        .I1(wait_time_cnt_reg__0[0]),
        .I2(wait_time_cnt_reg__0[1]),
        .I3(wait_time_cnt_reg__0[3]),
        .O(\wait_time_cnt[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \wait_time_cnt[4]_i_1__0 
       (.I0(wait_time_cnt_reg__0[3]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[2]),
        .I4(wait_time_cnt_reg__0[4]),
        .O(\wait_time_cnt[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \wait_time_cnt[5]_i_1__0 
       (.I0(wait_time_cnt_reg__0[4]),
        .I1(wait_time_cnt_reg__0[2]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[1]),
        .I4(wait_time_cnt_reg__0[3]),
        .I5(wait_time_cnt_reg__0[5]),
        .O(\wait_time_cnt[5]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \wait_time_cnt[6]_i_1__0 
       (.I0(rx_state[3]),
        .I1(rx_state[1]),
        .I2(rx_state[0]),
        .O(wait_time_cnt0_0));
  LUT2 #(
    .INIT(4'hE)) 
    \wait_time_cnt[6]_i_2 
       (.I0(wait_time_cnt_reg__0[6]),
        .I1(\wait_time_cnt[6]_i_4__0_n_0 ),
        .O(\wait_time_cnt[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wait_time_cnt[6]_i_3__0 
       (.I0(\wait_time_cnt[6]_i_4__0_n_0 ),
        .I1(wait_time_cnt_reg__0[6]),
        .O(\wait_time_cnt[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \wait_time_cnt[6]_i_4__0 
       (.I0(wait_time_cnt_reg__0[4]),
        .I1(wait_time_cnt_reg__0[2]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[1]),
        .I4(wait_time_cnt_reg__0[3]),
        .I5(wait_time_cnt_reg__0[5]),
        .O(\wait_time_cnt[6]_i_4__0_n_0 ));
  FDRE \wait_time_cnt_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\wait_time_cnt[6]_i_2_n_0 ),
        .D(wait_time_cnt0),
        .Q(wait_time_cnt_reg__0[0]),
        .R(wait_time_cnt0_0));
  FDRE \wait_time_cnt_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\wait_time_cnt[6]_i_2_n_0 ),
        .D(\wait_time_cnt[1]_i_1__0_n_0 ),
        .Q(wait_time_cnt_reg__0[1]),
        .R(wait_time_cnt0_0));
  FDSE \wait_time_cnt_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\wait_time_cnt[6]_i_2_n_0 ),
        .D(\wait_time_cnt[2]_i_1__0_n_0 ),
        .Q(wait_time_cnt_reg__0[2]),
        .S(wait_time_cnt0_0));
  FDRE \wait_time_cnt_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\wait_time_cnt[6]_i_2_n_0 ),
        .D(\wait_time_cnt[3]_i_1__0_n_0 ),
        .Q(wait_time_cnt_reg__0[3]),
        .R(wait_time_cnt0_0));
  FDRE \wait_time_cnt_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\wait_time_cnt[6]_i_2_n_0 ),
        .D(\wait_time_cnt[4]_i_1__0_n_0 ),
        .Q(wait_time_cnt_reg__0[4]),
        .R(wait_time_cnt0_0));
  FDSE \wait_time_cnt_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\wait_time_cnt[6]_i_2_n_0 ),
        .D(\wait_time_cnt[5]_i_1__0_n_0 ),
        .Q(wait_time_cnt_reg__0[5]),
        .S(wait_time_cnt0_0));
  FDSE \wait_time_cnt_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\wait_time_cnt[6]_i_2_n_0 ),
        .D(\wait_time_cnt[6]_i_3__0_n_0 ),
        .Q(wait_time_cnt_reg__0[6]),
        .S(wait_time_cnt0_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_TX_STARTUP_FSM
   (gt_tx_cpllreset_t,
    GT_TX_FSM_RESET_DONE_OUT,
    GT0_QPLLRESET_OUT,
    gt0_gttxreset_in21_out,
    gt1_gttxreset_in18_out,
    gt2_gttxreset_in15_out,
    gt3_gttxreset_in12_out,
    gt4_gttxreset_in9_out,
    gt5_gttxreset_in6_out,
    gt6_gttxreset_in3_out,
    gt7_gttxreset_in0_out,
    gt0_txuserrdy_in14_out,
    gt1_txuserrdy_in12_out,
    gt2_txuserrdy_in10_out,
    gt3_txuserrdy_in8_out,
    gt4_txuserrdy_in6_out,
    gt5_txuserrdy_in4_out,
    gt6_txuserrdy_in2_out,
    gt7_txuserrdy_in0_out,
    SYSCLK_IN,
    gt0_txusrclk_in,
    SOFT_RESET_TX_IN,
    gt0_txsysclksel_in,
    gt_rx_qpllreset_t,
    data_in,
    rxdfelpmreset_reg,
    qpll0_pd_0_reg,
    gt0_gttxreset_in,
    gt1_gttxreset_in,
    gt2_gttxreset_in,
    gt3_gttxreset_in,
    gt4_gttxreset_in,
    gt5_gttxreset_in,
    gt6_gttxreset_in,
    gt7_gttxreset_in,
    gt0_txuserrdy_in,
    gt1_txuserrdy_in,
    gt2_txuserrdy_in,
    gt3_txuserrdy_in,
    gt4_txuserrdy_in,
    gt5_txuserrdy_in,
    gt6_txuserrdy_in,
    gt7_txuserrdy_in);
  output gt_tx_cpllreset_t;
  output GT_TX_FSM_RESET_DONE_OUT;
  output GT0_QPLLRESET_OUT;
  output gt0_gttxreset_in21_out;
  output gt1_gttxreset_in18_out;
  output gt2_gttxreset_in15_out;
  output gt3_gttxreset_in12_out;
  output gt4_gttxreset_in9_out;
  output gt5_gttxreset_in6_out;
  output gt6_gttxreset_in3_out;
  output gt7_gttxreset_in0_out;
  output gt0_txuserrdy_in14_out;
  output gt1_txuserrdy_in12_out;
  output gt2_txuserrdy_in10_out;
  output gt3_txuserrdy_in8_out;
  output gt4_txuserrdy_in6_out;
  output gt5_txuserrdy_in4_out;
  output gt6_txuserrdy_in2_out;
  output gt7_txuserrdy_in0_out;
  input SYSCLK_IN;
  input gt0_txusrclk_in;
  input SOFT_RESET_TX_IN;
  input [0:0]gt0_txsysclksel_in;
  input gt_rx_qpllreset_t;
  input data_in;
  input rxdfelpmreset_reg;
  input qpll0_pd_0_reg;
  input gt0_gttxreset_in;
  input gt1_gttxreset_in;
  input gt2_gttxreset_in;
  input gt3_gttxreset_in;
  input gt4_gttxreset_in;
  input gt5_gttxreset_in;
  input gt6_gttxreset_in;
  input gt7_gttxreset_in;
  input gt0_txuserrdy_in;
  input gt1_txuserrdy_in;
  input gt2_txuserrdy_in;
  input gt3_txuserrdy_in;
  input gt4_txuserrdy_in;
  input gt5_txuserrdy_in;
  input gt6_txuserrdy_in;
  input gt7_txuserrdy_in;

  wire CPLL_RESET_i_1_n_0;
  wire \FSM_sequential_tx_state[0]_i_1_n_0 ;
  wire \FSM_sequential_tx_state[0]_i_2_n_0 ;
  wire \FSM_sequential_tx_state[1]_i_1_n_0 ;
  wire \FSM_sequential_tx_state[2]_i_1_n_0 ;
  wire \FSM_sequential_tx_state[2]_i_2_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_2_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_3_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_4_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_7_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_8_n_0 ;
  wire \FSM_sequential_tx_state[3]_i_9_n_0 ;
  wire GT0_QPLLRESET_OUT;
  wire GT_TX_FSM_RESET_DONE_OUT;
  wire QPLL_RESET;
  wire QPLL_RESET_i_1_n_0;
  wire QPLL_RESET_i_2_n_0;
  wire SOFT_RESET_TX_IN;
  wire SYSCLK_IN;
  wire TXUSERRDY_i_1_n_0;
  wire clear;
  wire cplllock_sync;
  wire data_in;
  wire data_out;
  wire gt0_gttxreset_in;
  wire gt0_gttxreset_in21_out;
  wire [0:0]gt0_txsysclksel_in;
  wire gt0_txuserrdy_in;
  wire gt0_txuserrdy_in14_out;
  wire gt0_txusrclk_in;
  wire gt1_gttxreset_in;
  wire gt1_gttxreset_in18_out;
  wire gt1_txuserrdy_in;
  wire gt1_txuserrdy_in12_out;
  wire gt2_gttxreset_in;
  wire gt2_gttxreset_in15_out;
  wire gt2_txuserrdy_in;
  wire gt2_txuserrdy_in10_out;
  wire gt3_gttxreset_in;
  wire gt3_gttxreset_in12_out;
  wire gt3_txuserrdy_in;
  wire gt3_txuserrdy_in8_out;
  wire gt4_gttxreset_in;
  wire gt4_gttxreset_in9_out;
  wire gt4_txuserrdy_in;
  wire gt4_txuserrdy_in6_out;
  wire gt5_gttxreset_in;
  wire gt5_gttxreset_in6_out;
  wire gt5_txuserrdy_in;
  wire gt5_txuserrdy_in4_out;
  wire gt6_gttxreset_in;
  wire gt6_gttxreset_in3_out;
  wire gt6_txuserrdy_in;
  wire gt6_txuserrdy_in2_out;
  wire gt7_gttxreset_in;
  wire gt7_gttxreset_in0_out;
  wire gt7_txuserrdy_in;
  wire gt7_txuserrdy_in0_out;
  wire gt_gttxreset_t;
  wire gt_rx_qpllreset_t;
  wire gt_tx_cpllreset_t;
  wire gt_txuserrdy_t;
  wire gttxreset_i_i_1_n_0;
  wire \init_wait_count[0]_i_1_n_0 ;
  wire \init_wait_count[5]_i_1_n_0 ;
  wire [5:0]init_wait_count_reg__0;
  wire init_wait_done_i_1_n_0;
  wire init_wait_done_i_2_n_0;
  wire init_wait_done_reg_n_0;
  wire \mmcm_lock_count[2]_i_1_n_0 ;
  wire \mmcm_lock_count[3]_i_1_n_0 ;
  wire \mmcm_lock_count[4]_i_1_n_0 ;
  wire \mmcm_lock_count[5]_i_1_n_0 ;
  wire \mmcm_lock_count[6]_i_1_n_0 ;
  wire \mmcm_lock_count[7]_i_2_n_0 ;
  wire \mmcm_lock_count[7]_i_3_n_0 ;
  wire \mmcm_lock_count[7]_i_4_n_0 ;
  wire [7:0]mmcm_lock_count_reg__0;
  wire mmcm_lock_reclocked;
  wire [5:1]p_0_in;
  wire [1:0]p_0_in__0;
  wire pll_reset_asserted_i_1_n_0;
  wire pll_reset_asserted_reg_n_0;
  wire qpll0_pd_0_reg;
  wire qplllock_sync;
  wire reset_time_out;
  wire reset_time_out_i_4_n_0;
  wire run_phase_alignment_int_i_1_n_0;
  wire run_phase_alignment_int_reg_n_0;
  wire run_phase_alignment_int_s3;
  wire rxdfelpmreset_reg;
  wire sync_CPLLLOCK_n_0;
  wire sync_QPLLLOCK_n_1;
  wire sync_QPLLLOCK_n_2;
  wire sync_mmcm_lock_reclocked_n_0;
  wire sync_mmcm_lock_reclocked_n_1;
  wire time_out_2ms_i_1__0_n_0;
  wire time_out_2ms_i_2_n_0;
  wire time_out_2ms_reg_n_0;
  wire time_out_500us_i_1_n_0;
  wire time_out_500us_i_2_n_0;
  wire time_out_500us_reg_n_0;
  wire time_out_counter;
  wire \time_out_counter[0]_i_3__0_n_0 ;
  wire \time_out_counter[0]_i_4__0_n_0 ;
  wire \time_out_counter[0]_i_5__0_n_0 ;
  wire \time_out_counter[0]_i_6_n_0 ;
  wire \time_out_counter[0]_i_7_n_0 ;
  wire \time_out_counter[0]_i_8_n_0 ;
  wire [17:0]time_out_counter_reg;
  wire \time_out_counter_reg[0]_i_2_n_0 ;
  wire \time_out_counter_reg[0]_i_2_n_1 ;
  wire \time_out_counter_reg[0]_i_2_n_2 ;
  wire \time_out_counter_reg[0]_i_2_n_3 ;
  wire \time_out_counter_reg[0]_i_2_n_4 ;
  wire \time_out_counter_reg[0]_i_2_n_5 ;
  wire \time_out_counter_reg[0]_i_2_n_6 ;
  wire \time_out_counter_reg[0]_i_2_n_7 ;
  wire \time_out_counter_reg[12]_i_1_n_0 ;
  wire \time_out_counter_reg[12]_i_1_n_1 ;
  wire \time_out_counter_reg[12]_i_1_n_2 ;
  wire \time_out_counter_reg[12]_i_1_n_3 ;
  wire \time_out_counter_reg[12]_i_1_n_4 ;
  wire \time_out_counter_reg[12]_i_1_n_5 ;
  wire \time_out_counter_reg[12]_i_1_n_6 ;
  wire \time_out_counter_reg[12]_i_1_n_7 ;
  wire \time_out_counter_reg[16]_i_1_n_3 ;
  wire \time_out_counter_reg[16]_i_1_n_6 ;
  wire \time_out_counter_reg[16]_i_1_n_7 ;
  wire \time_out_counter_reg[4]_i_1_n_0 ;
  wire \time_out_counter_reg[4]_i_1_n_1 ;
  wire \time_out_counter_reg[4]_i_1_n_2 ;
  wire \time_out_counter_reg[4]_i_1_n_3 ;
  wire \time_out_counter_reg[4]_i_1_n_4 ;
  wire \time_out_counter_reg[4]_i_1_n_5 ;
  wire \time_out_counter_reg[4]_i_1_n_6 ;
  wire \time_out_counter_reg[4]_i_1_n_7 ;
  wire \time_out_counter_reg[8]_i_1_n_0 ;
  wire \time_out_counter_reg[8]_i_1_n_1 ;
  wire \time_out_counter_reg[8]_i_1_n_2 ;
  wire \time_out_counter_reg[8]_i_1_n_3 ;
  wire \time_out_counter_reg[8]_i_1_n_4 ;
  wire \time_out_counter_reg[8]_i_1_n_5 ;
  wire \time_out_counter_reg[8]_i_1_n_6 ;
  wire \time_out_counter_reg[8]_i_1_n_7 ;
  wire time_out_wait_bypass_i_1_n_0;
  wire time_out_wait_bypass_reg_n_0;
  wire time_out_wait_bypass_s2;
  wire time_out_wait_bypass_s3;
  wire time_tlock_max_i_1__0_n_0;
  wire time_tlock_max_i_2_n_0;
  wire time_tlock_max_i_3_n_0;
  wire time_tlock_max_reg_n_0;
  wire tx_fsm_reset_done_int_i_1_n_0;
  wire tx_fsm_reset_done_int_s2;
  wire tx_fsm_reset_done_int_s3;
  (* RTL_KEEP = "yes" *) wire [3:0]tx_state;
  wire tx_state111_out;
  wire txresetdone_s2;
  wire txresetdone_s3;
  wire \wait_bypass_count[0]_i_2_n_0 ;
  wire \wait_bypass_count[0]_i_4_n_0 ;
  wire \wait_bypass_count[0]_i_5_n_0 ;
  wire \wait_bypass_count[0]_i_6_n_0 ;
  wire \wait_bypass_count[0]_i_7_n_0 ;
  wire \wait_bypass_count[0]_i_8_n_0 ;
  wire \wait_bypass_count[0]_i_9_n_0 ;
  wire [16:0]wait_bypass_count_reg;
  wire \wait_bypass_count_reg[0]_i_3_n_0 ;
  wire \wait_bypass_count_reg[0]_i_3_n_1 ;
  wire \wait_bypass_count_reg[0]_i_3_n_2 ;
  wire \wait_bypass_count_reg[0]_i_3_n_3 ;
  wire \wait_bypass_count_reg[0]_i_3_n_4 ;
  wire \wait_bypass_count_reg[0]_i_3_n_5 ;
  wire \wait_bypass_count_reg[0]_i_3_n_6 ;
  wire \wait_bypass_count_reg[0]_i_3_n_7 ;
  wire \wait_bypass_count_reg[12]_i_1_n_0 ;
  wire \wait_bypass_count_reg[12]_i_1_n_1 ;
  wire \wait_bypass_count_reg[12]_i_1_n_2 ;
  wire \wait_bypass_count_reg[12]_i_1_n_3 ;
  wire \wait_bypass_count_reg[12]_i_1_n_4 ;
  wire \wait_bypass_count_reg[12]_i_1_n_5 ;
  wire \wait_bypass_count_reg[12]_i_1_n_6 ;
  wire \wait_bypass_count_reg[12]_i_1_n_7 ;
  wire \wait_bypass_count_reg[16]_i_1_n_7 ;
  wire \wait_bypass_count_reg[4]_i_1_n_0 ;
  wire \wait_bypass_count_reg[4]_i_1_n_1 ;
  wire \wait_bypass_count_reg[4]_i_1_n_2 ;
  wire \wait_bypass_count_reg[4]_i_1_n_3 ;
  wire \wait_bypass_count_reg[4]_i_1_n_4 ;
  wire \wait_bypass_count_reg[4]_i_1_n_5 ;
  wire \wait_bypass_count_reg[4]_i_1_n_6 ;
  wire \wait_bypass_count_reg[4]_i_1_n_7 ;
  wire \wait_bypass_count_reg[8]_i_1_n_0 ;
  wire \wait_bypass_count_reg[8]_i_1_n_1 ;
  wire \wait_bypass_count_reg[8]_i_1_n_2 ;
  wire \wait_bypass_count_reg[8]_i_1_n_3 ;
  wire \wait_bypass_count_reg[8]_i_1_n_4 ;
  wire \wait_bypass_count_reg[8]_i_1_n_5 ;
  wire \wait_bypass_count_reg[8]_i_1_n_6 ;
  wire \wait_bypass_count_reg[8]_i_1_n_7 ;
  wire [0:0]wait_time_cnt0;
  wire wait_time_cnt0_0;
  wire \wait_time_cnt[1]_i_1_n_0 ;
  wire \wait_time_cnt[2]_i_1_n_0 ;
  wire \wait_time_cnt[3]_i_1_n_0 ;
  wire \wait_time_cnt[4]_i_1_n_0 ;
  wire \wait_time_cnt[5]_i_1_n_0 ;
  wire \wait_time_cnt[6]_i_2__0_n_0 ;
  wire \wait_time_cnt[6]_i_3_n_0 ;
  wire \wait_time_cnt[6]_i_4_n_0 ;
  wire [6:0]wait_time_cnt_reg__0;
  wire [3:1]\NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFF700000004)) 
    CPLL_RESET_i_1
       (.I0(pll_reset_asserted_reg_n_0),
        .I1(tx_state[0]),
        .I2(tx_state[2]),
        .I3(gt0_txsysclksel_in),
        .I4(QPLL_RESET_i_2_n_0),
        .I5(gt_tx_cpllreset_t),
        .O(CPLL_RESET_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    CPLL_RESET_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(CPLL_RESET_i_1_n_0),
        .Q(gt_tx_cpllreset_t),
        .R(SOFT_RESET_TX_IN));
  LUT6 #(
    .INIT(64'h2222220222220A0A)) 
    \FSM_sequential_tx_state[0]_i_1 
       (.I0(\FSM_sequential_tx_state[0]_i_2_n_0 ),
        .I1(tx_state[3]),
        .I2(tx_state[0]),
        .I3(time_out_2ms_reg_n_0),
        .I4(tx_state[2]),
        .I5(tx_state[1]),
        .O(\FSM_sequential_tx_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3B33BBBBBBBBBBBB)) 
    \FSM_sequential_tx_state[0]_i_2 
       (.I0(\FSM_sequential_tx_state[2]_i_2_n_0 ),
        .I1(tx_state[0]),
        .I2(reset_time_out),
        .I3(time_out_500us_reg_n_0),
        .I4(tx_state[1]),
        .I5(tx_state[2]),
        .O(\FSM_sequential_tx_state[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h11110444)) 
    \FSM_sequential_tx_state[1]_i_1 
       (.I0(tx_state[3]),
        .I1(tx_state[0]),
        .I2(tx_state111_out),
        .I3(tx_state[2]),
        .I4(tx_state[1]),
        .O(\FSM_sequential_tx_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \FSM_sequential_tx_state[1]_i_2 
       (.I0(mmcm_lock_reclocked),
        .I1(reset_time_out),
        .I2(time_tlock_max_reg_n_0),
        .O(tx_state111_out));
  LUT6 #(
    .INIT(64'h1111004055550040)) 
    \FSM_sequential_tx_state[2]_i_1 
       (.I0(tx_state[3]),
        .I1(tx_state[0]),
        .I2(tx_state[1]),
        .I3(time_out_2ms_reg_n_0),
        .I4(tx_state[2]),
        .I5(\FSM_sequential_tx_state[2]_i_2_n_0 ),
        .O(\FSM_sequential_tx_state[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF02)) 
    \FSM_sequential_tx_state[2]_i_2 
       (.I0(time_tlock_max_reg_n_0),
        .I1(reset_time_out),
        .I2(mmcm_lock_reclocked),
        .I3(tx_state[1]),
        .O(\FSM_sequential_tx_state[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00A00B00)) 
    \FSM_sequential_tx_state[3]_i_2 
       (.I0(\FSM_sequential_tx_state[3]_i_7_n_0 ),
        .I1(time_out_wait_bypass_s3),
        .I2(tx_state[2]),
        .I3(tx_state[3]),
        .I4(tx_state[1]),
        .O(\FSM_sequential_tx_state[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \FSM_sequential_tx_state[3]_i_3 
       (.I0(\FSM_sequential_tx_state[3]_i_8_n_0 ),
        .I1(tx_state[1]),
        .I2(\FSM_sequential_tx_state[3]_i_9_n_0 ),
        .I3(tx_state[0]),
        .I4(\wait_time_cnt[6]_i_4_n_0 ),
        .I5(wait_time_cnt_reg__0[6]),
        .O(\FSM_sequential_tx_state[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_tx_state[3]_i_4 
       (.I0(tx_state[0]),
        .I1(tx_state[3]),
        .I2(tx_state[2]),
        .O(\FSM_sequential_tx_state[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \FSM_sequential_tx_state[3]_i_7 
       (.I0(tx_state[0]),
        .I1(reset_time_out),
        .I2(time_out_500us_reg_n_0),
        .O(\FSM_sequential_tx_state[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \FSM_sequential_tx_state[3]_i_8 
       (.I0(reset_time_out),
        .I1(time_out_500us_reg_n_0),
        .I2(txresetdone_s3),
        .O(\FSM_sequential_tx_state[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \FSM_sequential_tx_state[3]_i_9 
       (.I0(reset_time_out),
        .I1(time_tlock_max_reg_n_0),
        .I2(mmcm_lock_reclocked),
        .O(\FSM_sequential_tx_state[3]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "init:0000,assert_all_resets:0001,wait_for_pll_lock:0010,release_pll_reset:0011,wait_for_txoutclk:0100,release_mmcm_reset:0101,wait_for_txusrclk:0110,wait_reset_done:0111,do_phase_alignment:1000,reset_fsm_done:1001" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_tx_state_reg[0] 
       (.C(SYSCLK_IN),
        .CE(sync_QPLLLOCK_n_2),
        .D(\FSM_sequential_tx_state[0]_i_1_n_0 ),
        .Q(tx_state[0]),
        .R(SOFT_RESET_TX_IN));
  (* FSM_ENCODED_STATES = "init:0000,assert_all_resets:0001,wait_for_pll_lock:0010,release_pll_reset:0011,wait_for_txoutclk:0100,release_mmcm_reset:0101,wait_for_txusrclk:0110,wait_reset_done:0111,do_phase_alignment:1000,reset_fsm_done:1001" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_tx_state_reg[1] 
       (.C(SYSCLK_IN),
        .CE(sync_QPLLLOCK_n_2),
        .D(\FSM_sequential_tx_state[1]_i_1_n_0 ),
        .Q(tx_state[1]),
        .R(SOFT_RESET_TX_IN));
  (* FSM_ENCODED_STATES = "init:0000,assert_all_resets:0001,wait_for_pll_lock:0010,release_pll_reset:0011,wait_for_txoutclk:0100,release_mmcm_reset:0101,wait_for_txusrclk:0110,wait_reset_done:0111,do_phase_alignment:1000,reset_fsm_done:1001" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_tx_state_reg[2] 
       (.C(SYSCLK_IN),
        .CE(sync_QPLLLOCK_n_2),
        .D(\FSM_sequential_tx_state[2]_i_1_n_0 ),
        .Q(tx_state[2]),
        .R(SOFT_RESET_TX_IN));
  (* FSM_ENCODED_STATES = "init:0000,assert_all_resets:0001,wait_for_pll_lock:0010,release_pll_reset:0011,wait_for_txoutclk:0100,release_mmcm_reset:0101,wait_for_txusrclk:0110,wait_reset_done:0111,do_phase_alignment:1000,reset_fsm_done:1001" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_tx_state_reg[3] 
       (.C(SYSCLK_IN),
        .CE(sync_QPLLLOCK_n_2),
        .D(\FSM_sequential_tx_state[3]_i_2_n_0 ),
        .Q(tx_state[3]),
        .R(SOFT_RESET_TX_IN));
  LUT2 #(
    .INIT(4'hE)) 
    GT1_QPLLRESET_OUT_INST_0
       (.I0(QPLL_RESET),
        .I1(gt_rx_qpllreset_t),
        .O(GT0_QPLLRESET_OUT));
  LUT6 #(
    .INIT(64'hFFFFF7FF00000400)) 
    QPLL_RESET_i_1
       (.I0(pll_reset_asserted_reg_n_0),
        .I1(tx_state[0]),
        .I2(tx_state[2]),
        .I3(gt0_txsysclksel_in),
        .I4(QPLL_RESET_i_2_n_0),
        .I5(QPLL_RESET),
        .O(QPLL_RESET_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    QPLL_RESET_i_2
       (.I0(tx_state[3]),
        .I1(tx_state[1]),
        .O(QPLL_RESET_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    QPLL_RESET_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(QPLL_RESET_i_1_n_0),
        .Q(QPLL_RESET),
        .R(SOFT_RESET_TX_IN));
  LUT5 #(
    .INIT(32'hFFFB4000)) 
    TXUSERRDY_i_1
       (.I0(tx_state[3]),
        .I1(tx_state[0]),
        .I2(tx_state[1]),
        .I3(tx_state[2]),
        .I4(gt_txuserrdy_t),
        .O(TXUSERRDY_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    TXUSERRDY_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(TXUSERRDY_i_1_n_0),
        .Q(gt_txuserrdy_t),
        .R(SOFT_RESET_TX_IN));
  LUT5 #(
    .INIT(32'hFFFD0004)) 
    gttxreset_i_i_1
       (.I0(tx_state[2]),
        .I1(tx_state[0]),
        .I2(tx_state[1]),
        .I3(tx_state[3]),
        .I4(gt_gttxreset_t),
        .O(gttxreset_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gttxreset_i_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gttxreset_i_i_1_n_0),
        .Q(gt_gttxreset_t),
        .R(SOFT_RESET_TX_IN));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'hE)) 
    gtxe2_i_i_4
       (.I0(gt0_gttxreset_in),
        .I1(gt_gttxreset_t),
        .O(gt0_gttxreset_in21_out));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'hE)) 
    gtxe2_i_i_4__0
       (.I0(gt1_gttxreset_in),
        .I1(gt_gttxreset_t),
        .O(gt1_gttxreset_in18_out));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'hE)) 
    gtxe2_i_i_4__1
       (.I0(gt2_gttxreset_in),
        .I1(gt_gttxreset_t),
        .O(gt2_gttxreset_in15_out));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'hE)) 
    gtxe2_i_i_4__2
       (.I0(gt3_gttxreset_in),
        .I1(gt_gttxreset_t),
        .O(gt3_gttxreset_in12_out));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'hE)) 
    gtxe2_i_i_4__3
       (.I0(gt4_gttxreset_in),
        .I1(gt_gttxreset_t),
        .O(gt4_gttxreset_in9_out));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'hE)) 
    gtxe2_i_i_4__4
       (.I0(gt5_gttxreset_in),
        .I1(gt_gttxreset_t),
        .O(gt5_gttxreset_in6_out));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'hE)) 
    gtxe2_i_i_4__5
       (.I0(gt6_gttxreset_in),
        .I1(gt_gttxreset_t),
        .O(gt6_gttxreset_in3_out));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'hE)) 
    gtxe2_i_i_4__6
       (.I0(gt7_gttxreset_in),
        .I1(gt_gttxreset_t),
        .O(gt7_gttxreset_in0_out));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gtxe2_i_i_6
       (.I0(gt0_txuserrdy_in),
        .I1(gt_txuserrdy_t),
        .O(gt0_txuserrdy_in14_out));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gtxe2_i_i_6__0
       (.I0(gt1_txuserrdy_in),
        .I1(gt_txuserrdy_t),
        .O(gt1_txuserrdy_in12_out));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gtxe2_i_i_6__1
       (.I0(gt2_txuserrdy_in),
        .I1(gt_txuserrdy_t),
        .O(gt2_txuserrdy_in10_out));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gtxe2_i_i_6__2
       (.I0(gt3_txuserrdy_in),
        .I1(gt_txuserrdy_t),
        .O(gt3_txuserrdy_in8_out));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gtxe2_i_i_6__3
       (.I0(gt4_txuserrdy_in),
        .I1(gt_txuserrdy_t),
        .O(gt4_txuserrdy_in6_out));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gtxe2_i_i_6__4
       (.I0(gt5_txuserrdy_in),
        .I1(gt_txuserrdy_t),
        .O(gt5_txuserrdy_in4_out));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gtxe2_i_i_6__5
       (.I0(gt6_txuserrdy_in),
        .I1(gt_txuserrdy_t),
        .O(gt6_txuserrdy_in2_out));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gtxe2_i_i_6__6
       (.I0(gt7_txuserrdy_in),
        .I1(gt_txuserrdy_t),
        .O(gt7_txuserrdy_in0_out));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \init_wait_count[0]_i_1 
       (.I0(init_wait_count_reg__0[0]),
        .O(\init_wait_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \init_wait_count[1]_i_1 
       (.I0(init_wait_count_reg__0[0]),
        .I1(init_wait_count_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \init_wait_count[2]_i_1 
       (.I0(init_wait_count_reg__0[1]),
        .I1(init_wait_count_reg__0[0]),
        .I2(init_wait_count_reg__0[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \init_wait_count[3]_i_1 
       (.I0(init_wait_count_reg__0[2]),
        .I1(init_wait_count_reg__0[0]),
        .I2(init_wait_count_reg__0[1]),
        .I3(init_wait_count_reg__0[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \init_wait_count[4]_i_1 
       (.I0(init_wait_count_reg__0[2]),
        .I1(init_wait_count_reg__0[3]),
        .I2(init_wait_count_reg__0[0]),
        .I3(init_wait_count_reg__0[1]),
        .I4(init_wait_count_reg__0[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'hFFFFFF7FFFFFFFFF)) 
    \init_wait_count[5]_i_1 
       (.I0(init_wait_count_reg__0[3]),
        .I1(init_wait_count_reg__0[2]),
        .I2(init_wait_count_reg__0[4]),
        .I3(init_wait_count_reg__0[0]),
        .I4(init_wait_count_reg__0[1]),
        .I5(init_wait_count_reg__0[5]),
        .O(\init_wait_count[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \init_wait_count[5]_i_2 
       (.I0(init_wait_count_reg__0[3]),
        .I1(init_wait_count_reg__0[2]),
        .I2(init_wait_count_reg__0[4]),
        .I3(init_wait_count_reg__0[0]),
        .I4(init_wait_count_reg__0[1]),
        .I5(init_wait_count_reg__0[5]),
        .O(p_0_in[5]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\init_wait_count[5]_i_1_n_0 ),
        .CLR(SOFT_RESET_TX_IN),
        .D(\init_wait_count[0]_i_1_n_0 ),
        .Q(init_wait_count_reg__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\init_wait_count[5]_i_1_n_0 ),
        .CLR(SOFT_RESET_TX_IN),
        .D(p_0_in[1]),
        .Q(init_wait_count_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\init_wait_count[5]_i_1_n_0 ),
        .CLR(SOFT_RESET_TX_IN),
        .D(p_0_in[2]),
        .Q(init_wait_count_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\init_wait_count[5]_i_1_n_0 ),
        .CLR(SOFT_RESET_TX_IN),
        .D(p_0_in[3]),
        .Q(init_wait_count_reg__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\init_wait_count[5]_i_1_n_0 ),
        .CLR(SOFT_RESET_TX_IN),
        .D(p_0_in[4]),
        .Q(init_wait_count_reg__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \init_wait_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\init_wait_count[5]_i_1_n_0 ),
        .CLR(SOFT_RESET_TX_IN),
        .D(p_0_in[5]),
        .Q(init_wait_count_reg__0[5]));
  LUT5 #(
    .INIT(32'hFFFF0010)) 
    init_wait_done_i_1
       (.I0(init_wait_done_i_2_n_0),
        .I1(init_wait_count_reg__0[1]),
        .I2(init_wait_count_reg__0[5]),
        .I3(init_wait_count_reg__0[0]),
        .I4(init_wait_done_reg_n_0),
        .O(init_wait_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    init_wait_done_i_2
       (.I0(init_wait_count_reg__0[3]),
        .I1(init_wait_count_reg__0[2]),
        .I2(init_wait_count_reg__0[4]),
        .O(init_wait_done_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    init_wait_done_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .CLR(SOFT_RESET_TX_IN),
        .D(init_wait_done_i_1_n_0),
        .Q(init_wait_done_reg_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \mmcm_lock_count[0]_i_1 
       (.I0(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mmcm_lock_count[1]_i_1 
       (.I0(mmcm_lock_count_reg__0[0]),
        .I1(mmcm_lock_count_reg__0[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \mmcm_lock_count[2]_i_1 
       (.I0(mmcm_lock_count_reg__0[1]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[2]),
        .O(\mmcm_lock_count[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \mmcm_lock_count[3]_i_1 
       (.I0(mmcm_lock_count_reg__0[2]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[1]),
        .I3(mmcm_lock_count_reg__0[3]),
        .O(\mmcm_lock_count[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \mmcm_lock_count[4]_i_1 
       (.I0(mmcm_lock_count_reg__0[3]),
        .I1(mmcm_lock_count_reg__0[1]),
        .I2(mmcm_lock_count_reg__0[0]),
        .I3(mmcm_lock_count_reg__0[2]),
        .I4(mmcm_lock_count_reg__0[4]),
        .O(\mmcm_lock_count[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \mmcm_lock_count[5]_i_1 
       (.I0(mmcm_lock_count_reg__0[4]),
        .I1(mmcm_lock_count_reg__0[2]),
        .I2(mmcm_lock_count_reg__0[0]),
        .I3(mmcm_lock_count_reg__0[1]),
        .I4(mmcm_lock_count_reg__0[3]),
        .I5(mmcm_lock_count_reg__0[5]),
        .O(\mmcm_lock_count[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \mmcm_lock_count[6]_i_1 
       (.I0(\mmcm_lock_count[7]_i_4_n_0 ),
        .I1(mmcm_lock_count_reg__0[6]),
        .O(\mmcm_lock_count[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \mmcm_lock_count[7]_i_2 
       (.I0(\mmcm_lock_count[7]_i_4_n_0 ),
        .I1(mmcm_lock_count_reg__0[6]),
        .I2(mmcm_lock_count_reg__0[7]),
        .O(\mmcm_lock_count[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \mmcm_lock_count[7]_i_3 
       (.I0(mmcm_lock_count_reg__0[6]),
        .I1(\mmcm_lock_count[7]_i_4_n_0 ),
        .I2(mmcm_lock_count_reg__0[7]),
        .O(\mmcm_lock_count[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \mmcm_lock_count[7]_i_4 
       (.I0(mmcm_lock_count_reg__0[4]),
        .I1(mmcm_lock_count_reg__0[2]),
        .I2(mmcm_lock_count_reg__0[0]),
        .I3(mmcm_lock_count_reg__0[1]),
        .I4(mmcm_lock_count_reg__0[3]),
        .I5(mmcm_lock_count_reg__0[5]),
        .O(\mmcm_lock_count[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\mmcm_lock_count[7]_i_2_n_0 ),
        .D(p_0_in__0[0]),
        .Q(mmcm_lock_count_reg__0[0]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\mmcm_lock_count[7]_i_2_n_0 ),
        .D(p_0_in__0[1]),
        .Q(mmcm_lock_count_reg__0[1]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\mmcm_lock_count[7]_i_2_n_0 ),
        .D(\mmcm_lock_count[2]_i_1_n_0 ),
        .Q(mmcm_lock_count_reg__0[2]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\mmcm_lock_count[7]_i_2_n_0 ),
        .D(\mmcm_lock_count[3]_i_1_n_0 ),
        .Q(mmcm_lock_count_reg__0[3]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\mmcm_lock_count[7]_i_2_n_0 ),
        .D(\mmcm_lock_count[4]_i_1_n_0 ),
        .Q(mmcm_lock_count_reg__0[4]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\mmcm_lock_count[7]_i_2_n_0 ),
        .D(\mmcm_lock_count[5]_i_1_n_0 ),
        .Q(mmcm_lock_count_reg__0[5]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\mmcm_lock_count[7]_i_2_n_0 ),
        .D(\mmcm_lock_count[6]_i_1_n_0 ),
        .Q(mmcm_lock_count_reg__0[6]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mmcm_lock_count_reg[7] 
       (.C(SYSCLK_IN),
        .CE(\mmcm_lock_count[7]_i_2_n_0 ),
        .D(\mmcm_lock_count[7]_i_3_n_0 ),
        .Q(mmcm_lock_count_reg__0[7]),
        .R(sync_mmcm_lock_reclocked_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mmcm_lock_reclocked_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(sync_mmcm_lock_reclocked_n_1),
        .Q(mmcm_lock_reclocked),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEF00FF10)) 
    pll_reset_asserted_i_1
       (.I0(tx_state[3]),
        .I1(tx_state[2]),
        .I2(tx_state[0]),
        .I3(pll_reset_asserted_reg_n_0),
        .I4(tx_state[1]),
        .O(pll_reset_asserted_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pll_reset_asserted_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(pll_reset_asserted_i_1_n_0),
        .Q(pll_reset_asserted_reg_n_0),
        .R(SOFT_RESET_TX_IN));
  LUT4 #(
    .INIT(16'hB833)) 
    reset_time_out_i_4
       (.I0(txresetdone_s3),
        .I1(tx_state[1]),
        .I2(mmcm_lock_reclocked),
        .I3(tx_state[2]),
        .O(reset_time_out_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    reset_time_out_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(sync_QPLLLOCK_n_1),
        .Q(reset_time_out),
        .R(SOFT_RESET_TX_IN));
  LUT5 #(
    .INIT(32'hFFFB0002)) 
    run_phase_alignment_int_i_1
       (.I0(tx_state[3]),
        .I1(tx_state[0]),
        .I2(tx_state[2]),
        .I3(tx_state[1]),
        .I4(run_phase_alignment_int_reg_n_0),
        .O(run_phase_alignment_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    run_phase_alignment_int_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(run_phase_alignment_int_i_1_n_0),
        .Q(run_phase_alignment_int_reg_n_0),
        .R(SOFT_RESET_TX_IN));
  FDRE #(
    .INIT(1'b0)) 
    run_phase_alignment_int_s3_reg
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_out),
        .Q(run_phase_alignment_int_s3),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_sync_block sync_CPLLLOCK
       (.\FSM_sequential_tx_state_reg[0] (sync_CPLLLOCK_n_0),
        .SYSCLK_IN(SYSCLK_IN),
        .data_out(cplllock_sync),
        .data_sync_reg6_0(qplllock_sync),
        .gt0_txsysclksel_in(gt0_txsysclksel_in),
        .init_wait_done_reg(init_wait_done_reg_n_0),
        .out(tx_state[0]),
        .pll_reset_asserted_reg(pll_reset_asserted_reg_n_0),
        .rxdfelpmreset_reg(rxdfelpmreset_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_sync_block_8 sync_QPLLLOCK
       (.E(sync_QPLLLOCK_n_2),
        .\FSM_sequential_tx_state_reg[0] (\FSM_sequential_tx_state[3]_i_4_n_0 ),
        .\FSM_sequential_tx_state_reg[1] (\FSM_sequential_tx_state[3]_i_3_n_0 ),
        .Q(wait_time_cnt_reg__0[6]),
        .SYSCLK_IN(SYSCLK_IN),
        .data_out(qplllock_sync),
        .data_sync_reg6_0(cplllock_sync),
        .gt0_txsysclksel_in(gt0_txsysclksel_in),
        .init_wait_done_reg(init_wait_done_reg_n_0),
        .out(tx_state),
        .pll_reset_asserted_reg(sync_CPLLLOCK_n_0),
        .qpll0_pd_0_reg(qpll0_pd_0_reg),
        .reset_time_out(reset_time_out),
        .reset_time_out_reg(sync_QPLLLOCK_n_1),
        .time_out_2ms_reg(time_out_2ms_reg_n_0),
        .txresetdone_s3_reg(reset_time_out_i_4_n_0),
        .\wait_time_cnt_reg[4] (\wait_time_cnt[6]_i_4_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_sync_block_9 sync_TXRESETDONE
       (.SYSCLK_IN(SYSCLK_IN),
        .data_in(data_in),
        .data_out(txresetdone_s2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_sync_block_10 sync_mmcm_lock_reclocked
       (.Q(mmcm_lock_count_reg__0[7:6]),
        .SR(sync_mmcm_lock_reclocked_n_0),
        .SYSCLK_IN(SYSCLK_IN),
        .\mmcm_lock_count_reg[4] (\mmcm_lock_count[7]_i_4_n_0 ),
        .mmcm_lock_reclocked(mmcm_lock_reclocked),
        .mmcm_lock_reclocked_reg(sync_mmcm_lock_reclocked_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_sync_block_11 sync_run_phase_alignment_int
       (.data_in(run_phase_alignment_int_reg_n_0),
        .data_out(data_out),
        .gt0_txusrclk_in(gt0_txusrclk_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_sync_block_12 sync_time_out_wait_bypass
       (.SYSCLK_IN(SYSCLK_IN),
        .data_in(time_out_wait_bypass_reg_n_0),
        .data_out(time_out_wait_bypass_s2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_sync_block_13 sync_tx_fsm_reset_done_int
       (.GT_TX_FSM_RESET_DONE_OUT(GT_TX_FSM_RESET_DONE_OUT),
        .data_out(tx_fsm_reset_done_int_s2),
        .gt0_txusrclk_in(gt0_txusrclk_in));
  LUT4 #(
    .INIT(16'h00AE)) 
    time_out_2ms_i_1__0
       (.I0(time_out_2ms_reg_n_0),
        .I1(time_out_2ms_i_2_n_0),
        .I2(\time_out_counter[0]_i_3__0_n_0 ),
        .I3(reset_time_out),
        .O(time_out_2ms_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    time_out_2ms_i_2
       (.I0(time_out_counter_reg[16]),
        .I1(time_out_counter_reg[17]),
        .I2(time_out_counter_reg[9]),
        .I3(time_out_counter_reg[11]),
        .I4(time_out_counter_reg[4]),
        .I5(\time_out_counter[0]_i_4__0_n_0 ),
        .O(time_out_2ms_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_2ms_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(time_out_2ms_i_1__0_n_0),
        .Q(time_out_2ms_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AAAAEAAA)) 
    time_out_500us_i_1
       (.I0(time_out_500us_reg_n_0),
        .I1(time_out_500us_i_2_n_0),
        .I2(time_out_counter_reg[4]),
        .I3(time_out_counter_reg[9]),
        .I4(\time_out_counter[0]_i_3__0_n_0 ),
        .I5(reset_time_out),
        .O(time_out_500us_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    time_out_500us_i_2
       (.I0(time_out_counter_reg[14]),
        .I1(time_out_counter_reg[15]),
        .I2(time_out_counter_reg[10]),
        .I3(time_out_counter_reg[11]),
        .I4(time_out_counter_reg[17]),
        .I5(time_out_counter_reg[16]),
        .O(time_out_500us_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_500us_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(time_out_500us_i_1_n_0),
        .Q(time_out_500us_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    \time_out_counter[0]_i_1__0 
       (.I0(\time_out_counter[0]_i_3__0_n_0 ),
        .I1(time_out_counter_reg[11]),
        .I2(\time_out_counter[0]_i_4__0_n_0 ),
        .I3(time_out_counter_reg[9]),
        .I4(\time_out_counter[0]_i_5__0_n_0 ),
        .I5(time_out_counter_reg[4]),
        .O(time_out_counter));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \time_out_counter[0]_i_3__0 
       (.I0(time_out_counter_reg[6]),
        .I1(time_out_counter_reg[13]),
        .I2(\time_out_counter[0]_i_7_n_0 ),
        .I3(\time_out_counter[0]_i_8_n_0 ),
        .O(\time_out_counter[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \time_out_counter[0]_i_4__0 
       (.I0(time_out_counter_reg[15]),
        .I1(time_out_counter_reg[14]),
        .I2(time_out_counter_reg[10]),
        .O(\time_out_counter[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \time_out_counter[0]_i_5__0 
       (.I0(time_out_counter_reg[16]),
        .I1(time_out_counter_reg[17]),
        .O(\time_out_counter[0]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \time_out_counter[0]_i_6 
       (.I0(time_out_counter_reg[0]),
        .O(\time_out_counter[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \time_out_counter[0]_i_7 
       (.I0(time_out_counter_reg[7]),
        .I1(time_out_counter_reg[5]),
        .I2(time_out_counter_reg[8]),
        .I3(time_out_counter_reg[12]),
        .O(\time_out_counter[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \time_out_counter[0]_i_8 
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[0]),
        .I2(time_out_counter_reg[3]),
        .I3(time_out_counter_reg[2]),
        .O(\time_out_counter[0]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[0] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2_n_7 ),
        .Q(time_out_counter_reg[0]),
        .R(reset_time_out));
  CARRY4 \time_out_counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\time_out_counter_reg[0]_i_2_n_0 ,\time_out_counter_reg[0]_i_2_n_1 ,\time_out_counter_reg[0]_i_2_n_2 ,\time_out_counter_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\time_out_counter_reg[0]_i_2_n_4 ,\time_out_counter_reg[0]_i_2_n_5 ,\time_out_counter_reg[0]_i_2_n_6 ,\time_out_counter_reg[0]_i_2_n_7 }),
        .S({time_out_counter_reg[3:1],\time_out_counter[0]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[10] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1_n_5 ),
        .Q(time_out_counter_reg[10]),
        .R(reset_time_out));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[11] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1_n_4 ),
        .Q(time_out_counter_reg[11]),
        .R(reset_time_out));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[12] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1_n_7 ),
        .Q(time_out_counter_reg[12]),
        .R(reset_time_out));
  CARRY4 \time_out_counter_reg[12]_i_1 
       (.CI(\time_out_counter_reg[8]_i_1_n_0 ),
        .CO({\time_out_counter_reg[12]_i_1_n_0 ,\time_out_counter_reg[12]_i_1_n_1 ,\time_out_counter_reg[12]_i_1_n_2 ,\time_out_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[12]_i_1_n_4 ,\time_out_counter_reg[12]_i_1_n_5 ,\time_out_counter_reg[12]_i_1_n_6 ,\time_out_counter_reg[12]_i_1_n_7 }),
        .S(time_out_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[13] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1_n_6 ),
        .Q(time_out_counter_reg[13]),
        .R(reset_time_out));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[14] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1_n_5 ),
        .Q(time_out_counter_reg[14]),
        .R(reset_time_out));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[15] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[12]_i_1_n_4 ),
        .Q(time_out_counter_reg[15]),
        .R(reset_time_out));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[16] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[16]_i_1_n_7 ),
        .Q(time_out_counter_reg[16]),
        .R(reset_time_out));
  CARRY4 \time_out_counter_reg[16]_i_1 
       (.CI(\time_out_counter_reg[12]_i_1_n_0 ),
        .CO({\NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED [3:1],\time_out_counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED [3:2],\time_out_counter_reg[16]_i_1_n_6 ,\time_out_counter_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,time_out_counter_reg[17:16]}));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[17] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[16]_i_1_n_6 ),
        .Q(time_out_counter_reg[17]),
        .R(reset_time_out));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[1] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2_n_6 ),
        .Q(time_out_counter_reg[1]),
        .R(reset_time_out));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[2] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2_n_5 ),
        .Q(time_out_counter_reg[2]),
        .R(reset_time_out));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[3] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[0]_i_2_n_4 ),
        .Q(time_out_counter_reg[3]),
        .R(reset_time_out));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[4] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1_n_7 ),
        .Q(time_out_counter_reg[4]),
        .R(reset_time_out));
  CARRY4 \time_out_counter_reg[4]_i_1 
       (.CI(\time_out_counter_reg[0]_i_2_n_0 ),
        .CO({\time_out_counter_reg[4]_i_1_n_0 ,\time_out_counter_reg[4]_i_1_n_1 ,\time_out_counter_reg[4]_i_1_n_2 ,\time_out_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[4]_i_1_n_4 ,\time_out_counter_reg[4]_i_1_n_5 ,\time_out_counter_reg[4]_i_1_n_6 ,\time_out_counter_reg[4]_i_1_n_7 }),
        .S(time_out_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[5] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1_n_6 ),
        .Q(time_out_counter_reg[5]),
        .R(reset_time_out));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[6] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1_n_5 ),
        .Q(time_out_counter_reg[6]),
        .R(reset_time_out));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[7] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[4]_i_1_n_4 ),
        .Q(time_out_counter_reg[7]),
        .R(reset_time_out));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[8] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1_n_7 ),
        .Q(time_out_counter_reg[8]),
        .R(reset_time_out));
  CARRY4 \time_out_counter_reg[8]_i_1 
       (.CI(\time_out_counter_reg[4]_i_1_n_0 ),
        .CO({\time_out_counter_reg[8]_i_1_n_0 ,\time_out_counter_reg[8]_i_1_n_1 ,\time_out_counter_reg[8]_i_1_n_2 ,\time_out_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\time_out_counter_reg[8]_i_1_n_4 ,\time_out_counter_reg[8]_i_1_n_5 ,\time_out_counter_reg[8]_i_1_n_6 ,\time_out_counter_reg[8]_i_1_n_7 }),
        .S(time_out_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \time_out_counter_reg[9] 
       (.C(SYSCLK_IN),
        .CE(time_out_counter),
        .D(\time_out_counter_reg[8]_i_1_n_6 ),
        .Q(time_out_counter_reg[9]),
        .R(reset_time_out));
  LUT4 #(
    .INIT(16'hAB00)) 
    time_out_wait_bypass_i_1
       (.I0(time_out_wait_bypass_reg_n_0),
        .I1(\wait_bypass_count[0]_i_4_n_0 ),
        .I2(tx_fsm_reset_done_int_s3),
        .I3(run_phase_alignment_int_s3),
        .O(time_out_wait_bypass_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_wait_bypass_reg
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(time_out_wait_bypass_i_1_n_0),
        .Q(time_out_wait_bypass_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    time_out_wait_bypass_s3_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(time_out_wait_bypass_s2),
        .Q(time_out_wait_bypass_s3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AABAAAAA)) 
    time_tlock_max_i_1__0
       (.I0(time_tlock_max_reg_n_0),
        .I1(time_tlock_max_i_2_n_0),
        .I2(time_out_counter_reg[4]),
        .I3(\time_out_counter[0]_i_4__0_n_0 ),
        .I4(time_tlock_max_i_3_n_0),
        .I5(reset_time_out),
        .O(time_tlock_max_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    time_tlock_max_i_2
       (.I0(time_out_counter_reg[2]),
        .I1(time_out_counter_reg[3]),
        .I2(time_out_counter_reg[0]),
        .I3(time_out_counter_reg[1]),
        .I4(\time_out_counter[0]_i_7_n_0 ),
        .O(time_tlock_max_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    time_tlock_max_i_3
       (.I0(time_out_counter_reg[13]),
        .I1(time_out_counter_reg[11]),
        .I2(time_out_counter_reg[9]),
        .I3(time_out_counter_reg[6]),
        .I4(time_out_counter_reg[17]),
        .I5(time_out_counter_reg[16]),
        .O(time_tlock_max_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    time_tlock_max_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(time_tlock_max_i_1__0_n_0),
        .Q(time_tlock_max_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF0008)) 
    tx_fsm_reset_done_int_i_1
       (.I0(tx_state[3]),
        .I1(tx_state[0]),
        .I2(tx_state[2]),
        .I3(tx_state[1]),
        .I4(GT_TX_FSM_RESET_DONE_OUT),
        .O(tx_fsm_reset_done_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    tx_fsm_reset_done_int_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(tx_fsm_reset_done_int_i_1_n_0),
        .Q(GT_TX_FSM_RESET_DONE_OUT),
        .R(SOFT_RESET_TX_IN));
  FDRE #(
    .INIT(1'b0)) 
    tx_fsm_reset_done_int_s3_reg
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(tx_fsm_reset_done_int_s2),
        .Q(tx_fsm_reset_done_int_s3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txresetdone_s3_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(txresetdone_s2),
        .Q(txresetdone_s3),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_bypass_count[0]_i_1 
       (.I0(run_phase_alignment_int_s3),
        .O(clear));
  LUT2 #(
    .INIT(4'h2)) 
    \wait_bypass_count[0]_i_2 
       (.I0(\wait_bypass_count[0]_i_4_n_0 ),
        .I1(tx_fsm_reset_done_int_s3),
        .O(\wait_bypass_count[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wait_bypass_count[0]_i_4 
       (.I0(\wait_bypass_count[0]_i_6_n_0 ),
        .I1(\wait_bypass_count[0]_i_7_n_0 ),
        .I2(\wait_bypass_count[0]_i_8_n_0 ),
        .I3(\wait_bypass_count[0]_i_9_n_0 ),
        .O(\wait_bypass_count[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_bypass_count[0]_i_5 
       (.I0(wait_bypass_count_reg[0]),
        .O(\wait_bypass_count[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \wait_bypass_count[0]_i_6 
       (.I0(wait_bypass_count_reg[4]),
        .I1(wait_bypass_count_reg[3]),
        .I2(wait_bypass_count_reg[6]),
        .I3(wait_bypass_count_reg[5]),
        .O(\wait_bypass_count[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \wait_bypass_count[0]_i_7 
       (.I0(wait_bypass_count_reg[0]),
        .I1(wait_bypass_count_reg[15]),
        .I2(wait_bypass_count_reg[16]),
        .I3(wait_bypass_count_reg[2]),
        .I4(wait_bypass_count_reg[1]),
        .O(\wait_bypass_count[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \wait_bypass_count[0]_i_8 
       (.I0(wait_bypass_count_reg[12]),
        .I1(wait_bypass_count_reg[11]),
        .I2(wait_bypass_count_reg[14]),
        .I3(wait_bypass_count_reg[13]),
        .O(\wait_bypass_count[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \wait_bypass_count[0]_i_9 
       (.I0(wait_bypass_count_reg[8]),
        .I1(wait_bypass_count_reg[7]),
        .I2(wait_bypass_count_reg[10]),
        .I3(wait_bypass_count_reg[9]),
        .O(\wait_bypass_count[0]_i_9_n_0 ));
  FDRE \wait_bypass_count_reg[0] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3_n_7 ),
        .Q(wait_bypass_count_reg[0]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\wait_bypass_count_reg[0]_i_3_n_0 ,\wait_bypass_count_reg[0]_i_3_n_1 ,\wait_bypass_count_reg[0]_i_3_n_2 ,\wait_bypass_count_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\wait_bypass_count_reg[0]_i_3_n_4 ,\wait_bypass_count_reg[0]_i_3_n_5 ,\wait_bypass_count_reg[0]_i_3_n_6 ,\wait_bypass_count_reg[0]_i_3_n_7 }),
        .S({wait_bypass_count_reg[3:1],\wait_bypass_count[0]_i_5_n_0 }));
  FDRE \wait_bypass_count_reg[10] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1_n_5 ),
        .Q(wait_bypass_count_reg[10]),
        .R(clear));
  FDRE \wait_bypass_count_reg[11] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1_n_4 ),
        .Q(wait_bypass_count_reg[11]),
        .R(clear));
  FDRE \wait_bypass_count_reg[12] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[12]_i_1_n_7 ),
        .Q(wait_bypass_count_reg[12]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[12]_i_1 
       (.CI(\wait_bypass_count_reg[8]_i_1_n_0 ),
        .CO({\wait_bypass_count_reg[12]_i_1_n_0 ,\wait_bypass_count_reg[12]_i_1_n_1 ,\wait_bypass_count_reg[12]_i_1_n_2 ,\wait_bypass_count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_bypass_count_reg[12]_i_1_n_4 ,\wait_bypass_count_reg[12]_i_1_n_5 ,\wait_bypass_count_reg[12]_i_1_n_6 ,\wait_bypass_count_reg[12]_i_1_n_7 }),
        .S(wait_bypass_count_reg[15:12]));
  FDRE \wait_bypass_count_reg[13] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[12]_i_1_n_6 ),
        .Q(wait_bypass_count_reg[13]),
        .R(clear));
  FDRE \wait_bypass_count_reg[14] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[12]_i_1_n_5 ),
        .Q(wait_bypass_count_reg[14]),
        .R(clear));
  FDRE \wait_bypass_count_reg[15] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[12]_i_1_n_4 ),
        .Q(wait_bypass_count_reg[15]),
        .R(clear));
  FDRE \wait_bypass_count_reg[16] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[16]_i_1_n_7 ),
        .Q(wait_bypass_count_reg[16]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[16]_i_1 
       (.CI(\wait_bypass_count_reg[12]_i_1_n_0 ),
        .CO(\NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED [3:1],\wait_bypass_count_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,wait_bypass_count_reg[16]}));
  FDRE \wait_bypass_count_reg[1] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3_n_6 ),
        .Q(wait_bypass_count_reg[1]),
        .R(clear));
  FDRE \wait_bypass_count_reg[2] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3_n_5 ),
        .Q(wait_bypass_count_reg[2]),
        .R(clear));
  FDRE \wait_bypass_count_reg[3] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[0]_i_3_n_4 ),
        .Q(wait_bypass_count_reg[3]),
        .R(clear));
  FDRE \wait_bypass_count_reg[4] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1_n_7 ),
        .Q(wait_bypass_count_reg[4]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[4]_i_1 
       (.CI(\wait_bypass_count_reg[0]_i_3_n_0 ),
        .CO({\wait_bypass_count_reg[4]_i_1_n_0 ,\wait_bypass_count_reg[4]_i_1_n_1 ,\wait_bypass_count_reg[4]_i_1_n_2 ,\wait_bypass_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_bypass_count_reg[4]_i_1_n_4 ,\wait_bypass_count_reg[4]_i_1_n_5 ,\wait_bypass_count_reg[4]_i_1_n_6 ,\wait_bypass_count_reg[4]_i_1_n_7 }),
        .S(wait_bypass_count_reg[7:4]));
  FDRE \wait_bypass_count_reg[5] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1_n_6 ),
        .Q(wait_bypass_count_reg[5]),
        .R(clear));
  FDRE \wait_bypass_count_reg[6] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1_n_5 ),
        .Q(wait_bypass_count_reg[6]),
        .R(clear));
  FDRE \wait_bypass_count_reg[7] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[4]_i_1_n_4 ),
        .Q(wait_bypass_count_reg[7]),
        .R(clear));
  FDRE \wait_bypass_count_reg[8] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1_n_7 ),
        .Q(wait_bypass_count_reg[8]),
        .R(clear));
  CARRY4 \wait_bypass_count_reg[8]_i_1 
       (.CI(\wait_bypass_count_reg[4]_i_1_n_0 ),
        .CO({\wait_bypass_count_reg[8]_i_1_n_0 ,\wait_bypass_count_reg[8]_i_1_n_1 ,\wait_bypass_count_reg[8]_i_1_n_2 ,\wait_bypass_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_bypass_count_reg[8]_i_1_n_4 ,\wait_bypass_count_reg[8]_i_1_n_5 ,\wait_bypass_count_reg[8]_i_1_n_6 ,\wait_bypass_count_reg[8]_i_1_n_7 }),
        .S(wait_bypass_count_reg[11:8]));
  FDRE \wait_bypass_count_reg[9] 
       (.C(gt0_txusrclk_in),
        .CE(\wait_bypass_count[0]_i_2_n_0 ),
        .D(\wait_bypass_count_reg[8]_i_1_n_6 ),
        .Q(wait_bypass_count_reg[9]),
        .R(clear));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wait_time_cnt[0]_i_1 
       (.I0(wait_time_cnt_reg__0[0]),
        .O(wait_time_cnt0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wait_time_cnt[1]_i_1 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .O(\wait_time_cnt[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \wait_time_cnt[2]_i_1 
       (.I0(wait_time_cnt_reg__0[1]),
        .I1(wait_time_cnt_reg__0[0]),
        .I2(wait_time_cnt_reg__0[2]),
        .O(\wait_time_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \wait_time_cnt[3]_i_1 
       (.I0(wait_time_cnt_reg__0[2]),
        .I1(wait_time_cnt_reg__0[0]),
        .I2(wait_time_cnt_reg__0[1]),
        .I3(wait_time_cnt_reg__0[3]),
        .O(\wait_time_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \wait_time_cnt[4]_i_1 
       (.I0(wait_time_cnt_reg__0[3]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[2]),
        .I4(wait_time_cnt_reg__0[4]),
        .O(\wait_time_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \wait_time_cnt[5]_i_1 
       (.I0(wait_time_cnt_reg__0[4]),
        .I1(wait_time_cnt_reg__0[2]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[1]),
        .I4(wait_time_cnt_reg__0[3]),
        .I5(wait_time_cnt_reg__0[5]),
        .O(\wait_time_cnt[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h004C)) 
    \wait_time_cnt[6]_i_1 
       (.I0(tx_state[2]),
        .I1(tx_state[0]),
        .I2(tx_state[1]),
        .I3(tx_state[3]),
        .O(wait_time_cnt0_0));
  LUT2 #(
    .INIT(4'hE)) 
    \wait_time_cnt[6]_i_2__0 
       (.I0(\wait_time_cnt[6]_i_4_n_0 ),
        .I1(wait_time_cnt_reg__0[6]),
        .O(\wait_time_cnt[6]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wait_time_cnt[6]_i_3 
       (.I0(\wait_time_cnt[6]_i_4_n_0 ),
        .I1(wait_time_cnt_reg__0[6]),
        .O(\wait_time_cnt[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \wait_time_cnt[6]_i_4 
       (.I0(wait_time_cnt_reg__0[4]),
        .I1(wait_time_cnt_reg__0[2]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[1]),
        .I4(wait_time_cnt_reg__0[3]),
        .I5(wait_time_cnt_reg__0[5]),
        .O(\wait_time_cnt[6]_i_4_n_0 ));
  FDRE \wait_time_cnt_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\wait_time_cnt[6]_i_2__0_n_0 ),
        .D(wait_time_cnt0),
        .Q(wait_time_cnt_reg__0[0]),
        .R(wait_time_cnt0_0));
  FDRE \wait_time_cnt_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\wait_time_cnt[6]_i_2__0_n_0 ),
        .D(\wait_time_cnt[1]_i_1_n_0 ),
        .Q(wait_time_cnt_reg__0[1]),
        .R(wait_time_cnt0_0));
  FDSE \wait_time_cnt_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\wait_time_cnt[6]_i_2__0_n_0 ),
        .D(\wait_time_cnt[2]_i_1_n_0 ),
        .Q(wait_time_cnt_reg__0[2]),
        .S(wait_time_cnt0_0));
  FDRE \wait_time_cnt_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\wait_time_cnt[6]_i_2__0_n_0 ),
        .D(\wait_time_cnt[3]_i_1_n_0 ),
        .Q(wait_time_cnt_reg__0[3]),
        .R(wait_time_cnt0_0));
  FDRE \wait_time_cnt_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\wait_time_cnt[6]_i_2__0_n_0 ),
        .D(\wait_time_cnt[4]_i_1_n_0 ),
        .Q(wait_time_cnt_reg__0[4]),
        .R(wait_time_cnt0_0));
  FDSE \wait_time_cnt_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\wait_time_cnt[6]_i_2__0_n_0 ),
        .D(\wait_time_cnt[5]_i_1_n_0 ),
        .Q(wait_time_cnt_reg__0[5]),
        .S(wait_time_cnt0_0));
  FDSE \wait_time_cnt_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\wait_time_cnt[6]_i_2__0_n_0 ),
        .D(\wait_time_cnt[6]_i_3_n_0 ),
        .Q(wait_time_cnt_reg__0[6]),
        .S(wait_time_cnt0_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_common_wrapper
   (E,
    gt0_common_drprdy_out,
    gt1_common_drprdy_out,
    D,
    gt0_qplllock_out,
    common0_qpll_clk_out,
    common0_qpll_refclk_out,
    gt1_qplllock_out,
    common1_qpll_clk_out,
    common1_qpll_refclk_out,
    data_in,
    qplllock_i,
    drp_if_select,
    access_type,
    drpclk,
    gt0_common_drpen_in,
    gt0_common_drpwe_in,
    qpll_refclk,
    gt0_qpllpd_in,
    gt0_qpllreset_in,
    gt0_common_drpdi_in,
    gt0_common_drpaddr_in,
    gt1_common_drpen_in,
    gt1_common_drpwe_in,
    gt1_qpllpd_in);
  output [0:0]E;
  output gt0_common_drprdy_out;
  output gt1_common_drprdy_out;
  output [15:0]D;
  output gt0_qplllock_out;
  output common0_qpll_clk_out;
  output common0_qpll_refclk_out;
  output gt1_qplllock_out;
  output common1_qpll_clk_out;
  output common1_qpll_refclk_out;
  output data_in;
  output qplllock_i;
  input drp_if_select;
  input access_type;
  input drpclk;
  input gt0_common_drpen_in;
  input gt0_common_drpwe_in;
  input qpll_refclk;
  input gt0_qpllpd_in;
  input gt0_qpllreset_in;
  input [15:0]gt0_common_drpdi_in;
  input [7:0]gt0_common_drpaddr_in;
  input gt1_common_drpen_in;
  input gt1_common_drpwe_in;
  input gt1_qpllpd_in;

  wire [15:0]D;
  wire [0:0]E;
  wire access_type;
  wire [15:0]common0_drpdo;
  wire common0_qpll_clk_out;
  wire common0_qpll_refclk_out;
  wire common1_qpll_clk_out;
  wire common1_qpll_refclk_out;
  wire data_in;
  wire drp_if_select;
  wire drpclk;
  wire [7:0]gt0_common_drpaddr_in;
  wire [15:0]gt0_common_drpdi_in;
  wire gt0_common_drpen_in;
  wire gt0_common_drprdy_out;
  wire gt0_common_drpwe_in;
  wire gt0_qplllock_out;
  wire gt0_qpllpd_in;
  wire gt0_qpllreset_in;
  wire gt1_common_drpen_in;
  wire gt1_common_drprdy_out;
  wire gt1_common_drpwe_in;
  wire gt1_qplllock_out;
  wire gt1_qpllpd_in;
  wire qpll_refclk;
  wire qplllock_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gtwizard_0_common jesd204_0_common
       (.DRPDO(common0_drpdo),
        .E(E),
        .access_type(access_type),
        .common0_qpll_clk_out(common0_qpll_clk_out),
        .common0_qpll_refclk_out(common0_qpll_refclk_out),
        .drp_if_select(drp_if_select),
        .drpclk(drpclk),
        .gt0_common_drpaddr_in(gt0_common_drpaddr_in),
        .gt0_common_drpdi_in(gt0_common_drpdi_in),
        .gt0_common_drpen_in(gt0_common_drpen_in),
        .gt0_common_drprdy_out(gt0_common_drprdy_out),
        .gt0_common_drpwe_in(gt0_common_drpwe_in),
        .gt0_qplllock_out(gt0_qplllock_out),
        .gt0_qpllpd_in(gt0_qpllpd_in),
        .gt0_qpllreset_in(gt0_qpllreset_in),
        .gt1_common_drprdy_out(gt1_common_drprdy_out),
        .gt1_qplllock_out(gt1_qplllock_out),
        .qpll_refclk(qpll_refclk),
        .qplllock_i(qplllock_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gtwizard_0_common_0 jesd204_1_common
       (.D(D),
        .DRPDO(common0_drpdo),
        .common1_qpll_clk_out(common1_qpll_clk_out),
        .common1_qpll_refclk_out(common1_qpll_refclk_out),
        .data_in(data_in),
        .drp_if_select(drp_if_select),
        .drpclk(drpclk),
        .gt0_common_drpaddr_in(gt0_common_drpaddr_in),
        .gt0_common_drpdi_in(gt0_common_drpdi_in),
        .gt0_qplllock_out(gt0_qplllock_out),
        .gt0_qpllreset_in(gt0_qpllreset_in),
        .gt1_common_drpen_in(gt1_common_drpen_in),
        .gt1_common_drprdy_out(gt1_common_drprdy_out),
        .gt1_common_drpwe_in(gt1_common_drpwe_in),
        .gt1_qplllock_out(gt1_qplllock_out),
        .gt1_qpllpd_in(gt1_qpllpd_in),
        .qpll_refclk(qpll_refclk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_cpll_railing
   (cpllpd_in13_out,
    cpllpd_in11_out,
    cpllpd_in9_out,
    cpllpd_in7_out,
    cpllpd_in5_out,
    cpllpd_in3_out,
    cpllpd_in1_out,
    cpllpd_in,
    cpllreset_in12_out,
    cpllreset_in10_out,
    cpllreset_in8_out,
    cpllreset_in6_out,
    cpllreset_in4_out,
    cpllreset_in2_out,
    cpllreset_in0_out,
    cpllreset_in,
    gt0_gtrefclk0_in,
    gt0_cpllpd_in,
    gt1_cpllpd_in,
    gt2_cpllpd_in,
    gt3_cpllpd_in,
    gt4_cpllpd_in,
    gt5_cpllpd_in,
    gt6_cpllpd_in,
    gt7_cpllpd_in,
    gt0_cpllreset_in,
    CPLL_RESET,
    gt_tx_cpllreset_t,
    gt1_cpllreset_in,
    gt2_cpllreset_in,
    gt3_cpllreset_in,
    gt4_cpllreset_in,
    gt5_cpllreset_in,
    gt6_cpllreset_in,
    gt7_cpllreset_in);
  output cpllpd_in13_out;
  output cpllpd_in11_out;
  output cpllpd_in9_out;
  output cpllpd_in7_out;
  output cpllpd_in5_out;
  output cpllpd_in3_out;
  output cpllpd_in1_out;
  output cpllpd_in;
  output cpllreset_in12_out;
  output cpllreset_in10_out;
  output cpllreset_in8_out;
  output cpllreset_in6_out;
  output cpllreset_in4_out;
  output cpllreset_in2_out;
  output cpllreset_in0_out;
  output cpllreset_in;
  input gt0_gtrefclk0_in;
  input gt0_cpllpd_in;
  input gt1_cpllpd_in;
  input gt2_cpllpd_in;
  input gt3_cpllpd_in;
  input gt4_cpllpd_in;
  input gt5_cpllpd_in;
  input gt6_cpllpd_in;
  input gt7_cpllpd_in;
  input gt0_cpllreset_in;
  input CPLL_RESET;
  input gt_tx_cpllreset_t;
  input gt1_cpllreset_in;
  input gt2_cpllreset_in;
  input gt3_cpllreset_in;
  input gt4_cpllreset_in;
  input gt5_cpllreset_in;
  input gt6_cpllreset_in;
  input gt7_cpllreset_in;

  wire CPLL_RESET;
  wire cpll_pd0_i;
  wire cpll_reset0_i;
  wire cpllpd_in;
  wire cpllpd_in11_out;
  wire cpllpd_in13_out;
  wire cpllpd_in1_out;
  wire cpllpd_in3_out;
  wire cpllpd_in5_out;
  wire cpllpd_in7_out;
  wire cpllpd_in9_out;
  wire \cpllpd_wait_reg[31]_srl32_n_1 ;
  wire \cpllpd_wait_reg[63]_srl32_n_1 ;
  wire \cpllpd_wait_reg[94]_srl31_n_0 ;
  wire cpllreset_in;
  wire cpllreset_in0_out;
  wire cpllreset_in10_out;
  wire cpllreset_in12_out;
  wire cpllreset_in2_out;
  wire cpllreset_in4_out;
  wire cpllreset_in6_out;
  wire cpllreset_in8_out;
  wire \cpllreset_wait_reg[126]_srl31_n_0 ;
  wire \cpllreset_wait_reg[31]_srl32_n_1 ;
  wire \cpllreset_wait_reg[63]_srl32_n_1 ;
  wire \cpllreset_wait_reg[95]_srl32_n_1 ;
  wire gt0_cpllpd_in;
  wire gt0_cpllreset_in;
  wire gt0_gtrefclk0_in;
  wire gt1_cpllpd_in;
  wire gt1_cpllreset_in;
  wire gt2_cpllpd_in;
  wire gt2_cpllreset_in;
  wire gt3_cpllpd_in;
  wire gt3_cpllreset_in;
  wire gt4_cpllpd_in;
  wire gt4_cpllreset_in;
  wire gt5_cpllpd_in;
  wire gt5_cpllreset_in;
  wire gt6_cpllpd_in;
  wire gt6_cpllreset_in;
  wire gt7_cpllpd_in;
  wire gt7_cpllreset_in;
  wire gt_tx_cpllreset_t;
  wire \use_bufh_cpll.refclk_buf_n_0 ;
  wire \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ;

  (* srl_bus_name = "inst/\jesd204_phy_block_i/jesd204_phy_0_gt /U0/\jesd204_phy_0_gt_i/cpll_railing0_i/cpllpd_wait_reg " *) 
  (* srl_name = "inst/\jesd204_phy_block_i/jesd204_phy_0_gt /U0/\jesd204_phy_0_gt_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
    \cpllpd_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(\use_bufh_cpll.refclk_buf_n_0 ),
        .D(1'b0),
        .Q(\NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllpd_wait_reg[31]_srl32_n_1 ));
  (* srl_bus_name = "inst/\jesd204_phy_block_i/jesd204_phy_0_gt /U0/\jesd204_phy_0_gt_i/cpll_railing0_i/cpllpd_wait_reg " *) 
  (* srl_name = "inst/\jesd204_phy_block_i/jesd204_phy_0_gt /U0/\jesd204_phy_0_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32 " *) 
  SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
    \cpllpd_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(\use_bufh_cpll.refclk_buf_n_0 ),
        .D(\cpllpd_wait_reg[31]_srl32_n_1 ),
        .Q(\NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllpd_wait_reg[63]_srl32_n_1 ));
  (* srl_bus_name = "inst/\jesd204_phy_block_i/jesd204_phy_0_gt /U0/\jesd204_phy_0_gt_i/cpll_railing0_i/cpllpd_wait_reg " *) 
  (* srl_name = "inst/\jesd204_phy_block_i/jesd204_phy_0_gt /U0/\jesd204_phy_0_gt_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h7FFFFFFF)) 
    \cpllpd_wait_reg[94]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(\use_bufh_cpll.refclk_buf_n_0 ),
        .D(\cpllpd_wait_reg[63]_srl32_n_1 ),
        .Q(\cpllpd_wait_reg[94]_srl31_n_0 ),
        .Q31(\NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \cpllpd_wait_reg[95] 
       (.C(\use_bufh_cpll.refclk_buf_n_0 ),
        .CE(1'b1),
        .D(\cpllpd_wait_reg[94]_srl31_n_0 ),
        .Q(cpll_pd0_i),
        .R(1'b0));
  (* srl_bus_name = "inst/\jesd204_phy_block_i/jesd204_phy_0_gt /U0/\jesd204_phy_0_gt_i/cpll_railing0_i/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\jesd204_phy_block_i/jesd204_phy_0_gt /U0/\jesd204_phy_0_gt_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \cpllreset_wait_reg[126]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(\use_bufh_cpll.refclk_buf_n_0 ),
        .D(\cpllreset_wait_reg[95]_srl32_n_1 ),
        .Q(\cpllreset_wait_reg[126]_srl31_n_0 ),
        .Q31(\NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cpllreset_wait_reg[127] 
       (.C(\use_bufh_cpll.refclk_buf_n_0 ),
        .CE(1'b1),
        .D(\cpllreset_wait_reg[126]_srl31_n_0 ),
        .Q(cpll_reset0_i),
        .R(1'b0));
  (* srl_bus_name = "inst/\jesd204_phy_block_i/jesd204_phy_0_gt /U0/\jesd204_phy_0_gt_i/cpll_railing0_i/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\jesd204_phy_block_i/jesd204_phy_0_gt /U0/\jesd204_phy_0_gt_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h000000FF)) 
    \cpllreset_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(\use_bufh_cpll.refclk_buf_n_0 ),
        .D(1'b0),
        .Q(\NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllreset_wait_reg[31]_srl32_n_1 ));
  (* srl_bus_name = "inst/\jesd204_phy_block_i/jesd204_phy_0_gt /U0/\jesd204_phy_0_gt_i/cpll_railing0_i/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\jesd204_phy_block_i/jesd204_phy_0_gt /U0/\jesd204_phy_0_gt_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \cpllreset_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(\use_bufh_cpll.refclk_buf_n_0 ),
        .D(\cpllreset_wait_reg[31]_srl32_n_1 ),
        .Q(\NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllreset_wait_reg[63]_srl32_n_1 ));
  (* srl_bus_name = "inst/\jesd204_phy_block_i/jesd204_phy_0_gt /U0/\jesd204_phy_0_gt_i/cpll_railing0_i/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\jesd204_phy_block_i/jesd204_phy_0_gt /U0/\jesd204_phy_0_gt_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \cpllreset_wait_reg[95]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(\use_bufh_cpll.refclk_buf_n_0 ),
        .D(\cpllreset_wait_reg[63]_srl32_n_1 ),
        .Q(\NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllreset_wait_reg[95]_srl32_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'hE)) 
    gtxe2_i_i_1
       (.I0(cpll_pd0_i),
        .I1(gt0_cpllpd_in),
        .O(cpllpd_in13_out));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'hE)) 
    gtxe2_i_i_1__0
       (.I0(cpll_pd0_i),
        .I1(gt1_cpllpd_in),
        .O(cpllpd_in11_out));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'hE)) 
    gtxe2_i_i_1__1
       (.I0(cpll_pd0_i),
        .I1(gt2_cpllpd_in),
        .O(cpllpd_in9_out));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'hE)) 
    gtxe2_i_i_1__2
       (.I0(cpll_pd0_i),
        .I1(gt3_cpllpd_in),
        .O(cpllpd_in7_out));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'hE)) 
    gtxe2_i_i_1__3
       (.I0(cpll_pd0_i),
        .I1(gt4_cpllpd_in),
        .O(cpllpd_in5_out));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'hE)) 
    gtxe2_i_i_1__4
       (.I0(cpll_pd0_i),
        .I1(gt5_cpllpd_in),
        .O(cpllpd_in3_out));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'hE)) 
    gtxe2_i_i_1__5
       (.I0(cpll_pd0_i),
        .I1(gt6_cpllpd_in),
        .O(cpllpd_in1_out));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'hE)) 
    gtxe2_i_i_1__6
       (.I0(cpll_pd0_i),
        .I1(gt7_cpllpd_in),
        .O(cpllpd_in));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    gtxe2_i_i_2
       (.I0(cpll_reset0_i),
        .I1(gt0_cpllreset_in),
        .I2(CPLL_RESET),
        .I3(gt_tx_cpllreset_t),
        .O(cpllreset_in12_out));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    gtxe2_i_i_2__0
       (.I0(cpll_reset0_i),
        .I1(gt1_cpllreset_in),
        .I2(CPLL_RESET),
        .I3(gt_tx_cpllreset_t),
        .O(cpllreset_in10_out));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    gtxe2_i_i_2__1
       (.I0(cpll_reset0_i),
        .I1(gt2_cpllreset_in),
        .I2(CPLL_RESET),
        .I3(gt_tx_cpllreset_t),
        .O(cpllreset_in8_out));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    gtxe2_i_i_2__2
       (.I0(cpll_reset0_i),
        .I1(gt3_cpllreset_in),
        .I2(CPLL_RESET),
        .I3(gt_tx_cpllreset_t),
        .O(cpllreset_in6_out));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    gtxe2_i_i_2__3
       (.I0(cpll_reset0_i),
        .I1(gt4_cpllreset_in),
        .I2(CPLL_RESET),
        .I3(gt_tx_cpllreset_t),
        .O(cpllreset_in4_out));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    gtxe2_i_i_2__4
       (.I0(cpll_reset0_i),
        .I1(gt5_cpllreset_in),
        .I2(CPLL_RESET),
        .I3(gt_tx_cpllreset_t),
        .O(cpllreset_in2_out));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    gtxe2_i_i_2__5
       (.I0(cpll_reset0_i),
        .I1(gt6_cpllreset_in),
        .I2(CPLL_RESET),
        .I3(gt_tx_cpllreset_t),
        .O(cpllreset_in0_out));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    gtxe2_i_i_2__6
       (.I0(cpll_reset0_i),
        .I1(gt7_cpllreset_in),
        .I2(CPLL_RESET),
        .I3(gt_tx_cpllreset_t),
        .O(cpllreset_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFH \use_bufh_cpll.refclk_buf 
       (.I(gt0_gtrefclk0_in),
        .O(\use_bufh_cpll.refclk_buf_n_0 ));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) (* EXAMPLE_SIMULATION = "0" *) (* EXAMPLE_SIM_GTRESET_SPEEDUP = "TRUE" *) 
(* EXAMPLE_USE_CHIPSCOPE = "1" *) (* STABLE_CLOCK_PERIOD = "10" *) (* USE_BUFG = "0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_init
   (SYSCLK_IN,
    SOFT_RESET_TX_IN,
    SOFT_RESET_RX_IN,
    DONT_RESET_ON_DATA_ERROR_IN,
    GT_TX_FSM_RESET_DONE_OUT,
    GT_RX_FSM_RESET_DONE_OUT,
    GT0_DATA_VALID_IN,
    GT1_DATA_VALID_IN,
    GT2_DATA_VALID_IN,
    GT3_DATA_VALID_IN,
    GT4_DATA_VALID_IN,
    GT5_DATA_VALID_IN,
    GT6_DATA_VALID_IN,
    GT7_DATA_VALID_IN,
    gt0_cpllfbclklost_out,
    gt0_cplllock_out,
    gt0_cplllockdetclk_in,
    gt0_cpllpd_in,
    gt0_cpllreset_in,
    gt0_gtnorthrefclk0_in,
    gt0_gtnorthrefclk1_in,
    gt0_gtrefclk0_in,
    gt0_gtrefclk1_in,
    gt0_gtsouthrefclk0_in,
    gt0_gtsouthrefclk1_in,
    gt0_drpaddr_in,
    gt0_drpclk_in,
    gt0_drpdi_in,
    gt0_drpdo_out,
    gt0_drpen_in,
    gt0_drprdy_out,
    gt0_drpwe_in,
    gt0_rxsysclksel_in,
    gt0_txsysclksel_in,
    gt0_dmonitorout_out,
    gt0_loopback_in,
    gt0_rxpd_in,
    gt0_txpd_in,
    gt0_eyescanreset_in,
    gt0_rxuserrdy_in,
    gt0_eyescandataerror_out,
    gt0_eyescantrigger_in,
    gt0_rxcdrhold_in,
    gt0_rxusrclk_in,
    gt0_rxusrclk2_in,
    gt0_rxdata_out,
    gt0_rxprbserr_out,
    gt0_rxprbssel_in,
    gt0_rxprbscntreset_in,
    gt0_rxdisperr_out,
    gt0_rxnotintable_out,
    gt0_gtxrxp_in,
    gt0_gtxrxn_in,
    gt0_rxbufreset_in,
    gt0_rxbufstatus_out,
    gt0_rxstatus_out,
    gt0_rxbyteisaligned_out,
    gt0_rxbyterealign_out,
    gt0_rxcommadet_out,
    gt0_rxmcommaalignen_in,
    gt0_rxpcommaalignen_in,
    gt0_rxdfelpmreset_in,
    gt0_rxmonitorout_out,
    gt0_rxmonitorsel_in,
    gt0_rxoutclk_out,
    gt0_rxoutclkfabric_out,
    gt0_gtrxreset_in,
    gt0_rxpcsreset_in,
    gt0_rxpmareset_in,
    gt0_rxlpmen_in,
    gt0_rxpolarity_in,
    gt0_rxchariscomma_out,
    gt0_rxcharisk_out,
    gt0_rxresetdone_out,
    gt0_txpostcursor_in,
    gt0_txprecursor_in,
    gt0_gttxreset_in,
    gt0_txuserrdy_in,
    gt0_txusrclk_in,
    gt0_txusrclk2_in,
    gt0_txprbsforceerr_in,
    gt0_txbufstatus_out,
    gt0_txdiffctrl_in,
    gt0_txinhibit_in,
    gt0_txdata_in,
    gt0_gtxtxn_out,
    gt0_gtxtxp_out,
    gt0_txoutclk_out,
    gt0_txoutclkfabric_out,
    gt0_txoutclkpcs_out,
    gt0_txcharisk_in,
    gt0_txpcsreset_in,
    gt0_txpmareset_in,
    gt0_txresetdone_out,
    gt0_txpolarity_in,
    gt0_txprbssel_in,
    gt1_cpllfbclklost_out,
    gt1_cplllock_out,
    gt1_cplllockdetclk_in,
    gt1_cpllpd_in,
    gt1_cpllreset_in,
    gt1_gtnorthrefclk0_in,
    gt1_gtnorthrefclk1_in,
    gt1_gtrefclk0_in,
    gt1_gtrefclk1_in,
    gt1_gtsouthrefclk0_in,
    gt1_gtsouthrefclk1_in,
    gt1_drpaddr_in,
    gt1_drpclk_in,
    gt1_drpdi_in,
    gt1_drpdo_out,
    gt1_drpen_in,
    gt1_drprdy_out,
    gt1_drpwe_in,
    gt1_rxsysclksel_in,
    gt1_txsysclksel_in,
    gt1_dmonitorout_out,
    gt1_loopback_in,
    gt1_rxpd_in,
    gt1_txpd_in,
    gt1_eyescanreset_in,
    gt1_rxuserrdy_in,
    gt1_eyescandataerror_out,
    gt1_eyescantrigger_in,
    gt1_rxcdrhold_in,
    gt1_rxusrclk_in,
    gt1_rxusrclk2_in,
    gt1_rxdata_out,
    gt1_rxprbserr_out,
    gt1_rxprbssel_in,
    gt1_rxprbscntreset_in,
    gt1_rxdisperr_out,
    gt1_rxnotintable_out,
    gt1_gtxrxp_in,
    gt1_gtxrxn_in,
    gt1_rxbufreset_in,
    gt1_rxbufstatus_out,
    gt1_rxstatus_out,
    gt1_rxbyteisaligned_out,
    gt1_rxbyterealign_out,
    gt1_rxcommadet_out,
    gt1_rxmcommaalignen_in,
    gt1_rxpcommaalignen_in,
    gt1_rxdfelpmreset_in,
    gt1_rxmonitorout_out,
    gt1_rxmonitorsel_in,
    gt1_rxoutclk_out,
    gt1_rxoutclkfabric_out,
    gt1_gtrxreset_in,
    gt1_rxpcsreset_in,
    gt1_rxpmareset_in,
    gt1_rxlpmen_in,
    gt1_rxpolarity_in,
    gt1_rxchariscomma_out,
    gt1_rxcharisk_out,
    gt1_rxresetdone_out,
    gt1_txpostcursor_in,
    gt1_txprecursor_in,
    gt1_gttxreset_in,
    gt1_txuserrdy_in,
    gt1_txusrclk_in,
    gt1_txusrclk2_in,
    gt1_txprbsforceerr_in,
    gt1_txbufstatus_out,
    gt1_txdiffctrl_in,
    gt1_txinhibit_in,
    gt1_txdata_in,
    gt1_gtxtxn_out,
    gt1_gtxtxp_out,
    gt1_txoutclk_out,
    gt1_txoutclkfabric_out,
    gt1_txoutclkpcs_out,
    gt1_txcharisk_in,
    gt1_txpcsreset_in,
    gt1_txpmareset_in,
    gt1_txresetdone_out,
    gt1_txpolarity_in,
    gt1_txprbssel_in,
    gt2_cpllfbclklost_out,
    gt2_cplllock_out,
    gt2_cplllockdetclk_in,
    gt2_cpllpd_in,
    gt2_cpllreset_in,
    gt2_gtnorthrefclk0_in,
    gt2_gtnorthrefclk1_in,
    gt2_gtrefclk0_in,
    gt2_gtrefclk1_in,
    gt2_gtsouthrefclk0_in,
    gt2_gtsouthrefclk1_in,
    gt2_drpaddr_in,
    gt2_drpclk_in,
    gt2_drpdi_in,
    gt2_drpdo_out,
    gt2_drpen_in,
    gt2_drprdy_out,
    gt2_drpwe_in,
    gt2_rxsysclksel_in,
    gt2_txsysclksel_in,
    gt2_dmonitorout_out,
    gt2_loopback_in,
    gt2_rxpd_in,
    gt2_txpd_in,
    gt2_eyescanreset_in,
    gt2_rxuserrdy_in,
    gt2_eyescandataerror_out,
    gt2_eyescantrigger_in,
    gt2_rxcdrhold_in,
    gt2_rxusrclk_in,
    gt2_rxusrclk2_in,
    gt2_rxdata_out,
    gt2_rxprbserr_out,
    gt2_rxprbssel_in,
    gt2_rxprbscntreset_in,
    gt2_rxdisperr_out,
    gt2_rxnotintable_out,
    gt2_gtxrxp_in,
    gt2_gtxrxn_in,
    gt2_rxbufreset_in,
    gt2_rxbufstatus_out,
    gt2_rxstatus_out,
    gt2_rxbyteisaligned_out,
    gt2_rxbyterealign_out,
    gt2_rxcommadet_out,
    gt2_rxmcommaalignen_in,
    gt2_rxpcommaalignen_in,
    gt2_rxdfelpmreset_in,
    gt2_rxmonitorout_out,
    gt2_rxmonitorsel_in,
    gt2_rxoutclk_out,
    gt2_rxoutclkfabric_out,
    gt2_gtrxreset_in,
    gt2_rxpcsreset_in,
    gt2_rxpmareset_in,
    gt2_rxlpmen_in,
    gt2_rxpolarity_in,
    gt2_rxchariscomma_out,
    gt2_rxcharisk_out,
    gt2_rxresetdone_out,
    gt2_txpostcursor_in,
    gt2_txprecursor_in,
    gt2_gttxreset_in,
    gt2_txuserrdy_in,
    gt2_txusrclk_in,
    gt2_txusrclk2_in,
    gt2_txprbsforceerr_in,
    gt2_txbufstatus_out,
    gt2_txdiffctrl_in,
    gt2_txinhibit_in,
    gt2_txdata_in,
    gt2_gtxtxn_out,
    gt2_gtxtxp_out,
    gt2_txoutclk_out,
    gt2_txoutclkfabric_out,
    gt2_txoutclkpcs_out,
    gt2_txcharisk_in,
    gt2_txpcsreset_in,
    gt2_txpmareset_in,
    gt2_txresetdone_out,
    gt2_txpolarity_in,
    gt2_txprbssel_in,
    gt3_cpllfbclklost_out,
    gt3_cplllock_out,
    gt3_cplllockdetclk_in,
    gt3_cpllpd_in,
    gt3_cpllreset_in,
    gt3_gtnorthrefclk0_in,
    gt3_gtnorthrefclk1_in,
    gt3_gtrefclk0_in,
    gt3_gtrefclk1_in,
    gt3_gtsouthrefclk0_in,
    gt3_gtsouthrefclk1_in,
    gt3_drpaddr_in,
    gt3_drpclk_in,
    gt3_drpdi_in,
    gt3_drpdo_out,
    gt3_drpen_in,
    gt3_drprdy_out,
    gt3_drpwe_in,
    gt3_rxsysclksel_in,
    gt3_txsysclksel_in,
    gt3_dmonitorout_out,
    gt3_loopback_in,
    gt3_rxpd_in,
    gt3_txpd_in,
    gt3_eyescanreset_in,
    gt3_rxuserrdy_in,
    gt3_eyescandataerror_out,
    gt3_eyescantrigger_in,
    gt3_rxcdrhold_in,
    gt3_rxusrclk_in,
    gt3_rxusrclk2_in,
    gt3_rxdata_out,
    gt3_rxprbserr_out,
    gt3_rxprbssel_in,
    gt3_rxprbscntreset_in,
    gt3_rxdisperr_out,
    gt3_rxnotintable_out,
    gt3_gtxrxp_in,
    gt3_gtxrxn_in,
    gt3_rxbufreset_in,
    gt3_rxbufstatus_out,
    gt3_rxstatus_out,
    gt3_rxbyteisaligned_out,
    gt3_rxbyterealign_out,
    gt3_rxcommadet_out,
    gt3_rxmcommaalignen_in,
    gt3_rxpcommaalignen_in,
    gt3_rxdfelpmreset_in,
    gt3_rxmonitorout_out,
    gt3_rxmonitorsel_in,
    gt3_rxoutclk_out,
    gt3_rxoutclkfabric_out,
    gt3_gtrxreset_in,
    gt3_rxpcsreset_in,
    gt3_rxpmareset_in,
    gt3_rxlpmen_in,
    gt3_rxpolarity_in,
    gt3_rxchariscomma_out,
    gt3_rxcharisk_out,
    gt3_rxresetdone_out,
    gt3_txpostcursor_in,
    gt3_txprecursor_in,
    gt3_gttxreset_in,
    gt3_txuserrdy_in,
    gt3_txusrclk_in,
    gt3_txusrclk2_in,
    gt3_txprbsforceerr_in,
    gt3_txbufstatus_out,
    gt3_txdiffctrl_in,
    gt3_txinhibit_in,
    gt3_txdata_in,
    gt3_gtxtxn_out,
    gt3_gtxtxp_out,
    gt3_txoutclk_out,
    gt3_txoutclkfabric_out,
    gt3_txoutclkpcs_out,
    gt3_txcharisk_in,
    gt3_txpcsreset_in,
    gt3_txpmareset_in,
    gt3_txresetdone_out,
    gt3_txpolarity_in,
    gt3_txprbssel_in,
    gt4_cpllfbclklost_out,
    gt4_cplllock_out,
    gt4_cplllockdetclk_in,
    gt4_cpllpd_in,
    gt4_cpllreset_in,
    gt4_gtnorthrefclk0_in,
    gt4_gtnorthrefclk1_in,
    gt4_gtrefclk0_in,
    gt4_gtrefclk1_in,
    gt4_gtsouthrefclk0_in,
    gt4_gtsouthrefclk1_in,
    gt4_drpaddr_in,
    gt4_drpclk_in,
    gt4_drpdi_in,
    gt4_drpdo_out,
    gt4_drpen_in,
    gt4_drprdy_out,
    gt4_drpwe_in,
    gt4_rxsysclksel_in,
    gt4_txsysclksel_in,
    gt4_dmonitorout_out,
    gt4_loopback_in,
    gt4_rxpd_in,
    gt4_txpd_in,
    gt4_eyescanreset_in,
    gt4_rxuserrdy_in,
    gt4_eyescandataerror_out,
    gt4_eyescantrigger_in,
    gt4_rxcdrhold_in,
    gt4_rxusrclk_in,
    gt4_rxusrclk2_in,
    gt4_rxdata_out,
    gt4_rxprbserr_out,
    gt4_rxprbssel_in,
    gt4_rxprbscntreset_in,
    gt4_rxdisperr_out,
    gt4_rxnotintable_out,
    gt4_gtxrxp_in,
    gt4_gtxrxn_in,
    gt4_rxbufreset_in,
    gt4_rxbufstatus_out,
    gt4_rxstatus_out,
    gt4_rxbyteisaligned_out,
    gt4_rxbyterealign_out,
    gt4_rxcommadet_out,
    gt4_rxmcommaalignen_in,
    gt4_rxpcommaalignen_in,
    gt4_rxdfelpmreset_in,
    gt4_rxmonitorout_out,
    gt4_rxmonitorsel_in,
    gt4_rxoutclk_out,
    gt4_rxoutclkfabric_out,
    gt4_gtrxreset_in,
    gt4_rxpcsreset_in,
    gt4_rxpmareset_in,
    gt4_rxlpmen_in,
    gt4_rxpolarity_in,
    gt4_rxchariscomma_out,
    gt4_rxcharisk_out,
    gt4_rxresetdone_out,
    gt4_txpostcursor_in,
    gt4_txprecursor_in,
    gt4_gttxreset_in,
    gt4_txuserrdy_in,
    gt4_txusrclk_in,
    gt4_txusrclk2_in,
    gt4_txprbsforceerr_in,
    gt4_txbufstatus_out,
    gt4_txdiffctrl_in,
    gt4_txinhibit_in,
    gt4_txdata_in,
    gt4_gtxtxn_out,
    gt4_gtxtxp_out,
    gt4_txoutclk_out,
    gt4_txoutclkfabric_out,
    gt4_txoutclkpcs_out,
    gt4_txcharisk_in,
    gt4_txpcsreset_in,
    gt4_txpmareset_in,
    gt4_txresetdone_out,
    gt4_txpolarity_in,
    gt4_txprbssel_in,
    gt5_cpllfbclklost_out,
    gt5_cplllock_out,
    gt5_cplllockdetclk_in,
    gt5_cpllpd_in,
    gt5_cpllreset_in,
    gt5_gtnorthrefclk0_in,
    gt5_gtnorthrefclk1_in,
    gt5_gtrefclk0_in,
    gt5_gtrefclk1_in,
    gt5_gtsouthrefclk0_in,
    gt5_gtsouthrefclk1_in,
    gt5_drpaddr_in,
    gt5_drpclk_in,
    gt5_drpdi_in,
    gt5_drpdo_out,
    gt5_drpen_in,
    gt5_drprdy_out,
    gt5_drpwe_in,
    gt5_rxsysclksel_in,
    gt5_txsysclksel_in,
    gt5_dmonitorout_out,
    gt5_loopback_in,
    gt5_rxpd_in,
    gt5_txpd_in,
    gt5_eyescanreset_in,
    gt5_rxuserrdy_in,
    gt5_eyescandataerror_out,
    gt5_eyescantrigger_in,
    gt5_rxcdrhold_in,
    gt5_rxusrclk_in,
    gt5_rxusrclk2_in,
    gt5_rxdata_out,
    gt5_rxprbserr_out,
    gt5_rxprbssel_in,
    gt5_rxprbscntreset_in,
    gt5_rxdisperr_out,
    gt5_rxnotintable_out,
    gt5_gtxrxp_in,
    gt5_gtxrxn_in,
    gt5_rxbufreset_in,
    gt5_rxbufstatus_out,
    gt5_rxstatus_out,
    gt5_rxbyteisaligned_out,
    gt5_rxbyterealign_out,
    gt5_rxcommadet_out,
    gt5_rxmcommaalignen_in,
    gt5_rxpcommaalignen_in,
    gt5_rxdfelpmreset_in,
    gt5_rxmonitorout_out,
    gt5_rxmonitorsel_in,
    gt5_rxoutclk_out,
    gt5_rxoutclkfabric_out,
    gt5_gtrxreset_in,
    gt5_rxpcsreset_in,
    gt5_rxpmareset_in,
    gt5_rxlpmen_in,
    gt5_rxpolarity_in,
    gt5_rxchariscomma_out,
    gt5_rxcharisk_out,
    gt5_rxresetdone_out,
    gt5_txpostcursor_in,
    gt5_txprecursor_in,
    gt5_gttxreset_in,
    gt5_txuserrdy_in,
    gt5_txusrclk_in,
    gt5_txusrclk2_in,
    gt5_txprbsforceerr_in,
    gt5_txbufstatus_out,
    gt5_txdiffctrl_in,
    gt5_txinhibit_in,
    gt5_txdata_in,
    gt5_gtxtxn_out,
    gt5_gtxtxp_out,
    gt5_txoutclk_out,
    gt5_txoutclkfabric_out,
    gt5_txoutclkpcs_out,
    gt5_txcharisk_in,
    gt5_txpcsreset_in,
    gt5_txpmareset_in,
    gt5_txresetdone_out,
    gt5_txpolarity_in,
    gt5_txprbssel_in,
    gt6_cpllfbclklost_out,
    gt6_cplllock_out,
    gt6_cplllockdetclk_in,
    gt6_cpllpd_in,
    gt6_cpllreset_in,
    gt6_gtnorthrefclk0_in,
    gt6_gtnorthrefclk1_in,
    gt6_gtrefclk0_in,
    gt6_gtrefclk1_in,
    gt6_gtsouthrefclk0_in,
    gt6_gtsouthrefclk1_in,
    gt6_drpaddr_in,
    gt6_drpclk_in,
    gt6_drpdi_in,
    gt6_drpdo_out,
    gt6_drpen_in,
    gt6_drprdy_out,
    gt6_drpwe_in,
    gt6_rxsysclksel_in,
    gt6_txsysclksel_in,
    gt6_dmonitorout_out,
    gt6_loopback_in,
    gt6_rxpd_in,
    gt6_txpd_in,
    gt6_eyescanreset_in,
    gt6_rxuserrdy_in,
    gt6_eyescandataerror_out,
    gt6_eyescantrigger_in,
    gt6_rxcdrhold_in,
    gt6_rxusrclk_in,
    gt6_rxusrclk2_in,
    gt6_rxdata_out,
    gt6_rxprbserr_out,
    gt6_rxprbssel_in,
    gt6_rxprbscntreset_in,
    gt6_rxdisperr_out,
    gt6_rxnotintable_out,
    gt6_gtxrxp_in,
    gt6_gtxrxn_in,
    gt6_rxbufreset_in,
    gt6_rxbufstatus_out,
    gt6_rxstatus_out,
    gt6_rxbyteisaligned_out,
    gt6_rxbyterealign_out,
    gt6_rxcommadet_out,
    gt6_rxmcommaalignen_in,
    gt6_rxpcommaalignen_in,
    gt6_rxdfelpmreset_in,
    gt6_rxmonitorout_out,
    gt6_rxmonitorsel_in,
    gt6_rxoutclk_out,
    gt6_rxoutclkfabric_out,
    gt6_gtrxreset_in,
    gt6_rxpcsreset_in,
    gt6_rxpmareset_in,
    gt6_rxlpmen_in,
    gt6_rxpolarity_in,
    gt6_rxchariscomma_out,
    gt6_rxcharisk_out,
    gt6_rxresetdone_out,
    gt6_txpostcursor_in,
    gt6_txprecursor_in,
    gt6_gttxreset_in,
    gt6_txuserrdy_in,
    gt6_txusrclk_in,
    gt6_txusrclk2_in,
    gt6_txprbsforceerr_in,
    gt6_txbufstatus_out,
    gt6_txdiffctrl_in,
    gt6_txinhibit_in,
    gt6_txdata_in,
    gt6_gtxtxn_out,
    gt6_gtxtxp_out,
    gt6_txoutclk_out,
    gt6_txoutclkfabric_out,
    gt6_txoutclkpcs_out,
    gt6_txcharisk_in,
    gt6_txpcsreset_in,
    gt6_txpmareset_in,
    gt6_txresetdone_out,
    gt6_txpolarity_in,
    gt6_txprbssel_in,
    gt7_cpllfbclklost_out,
    gt7_cplllock_out,
    gt7_cplllockdetclk_in,
    gt7_cpllpd_in,
    gt7_cpllreset_in,
    gt7_gtnorthrefclk0_in,
    gt7_gtnorthrefclk1_in,
    gt7_gtrefclk0_in,
    gt7_gtrefclk1_in,
    gt7_gtsouthrefclk0_in,
    gt7_gtsouthrefclk1_in,
    gt7_drpaddr_in,
    gt7_drpclk_in,
    gt7_drpdi_in,
    gt7_drpdo_out,
    gt7_drpen_in,
    gt7_drprdy_out,
    gt7_drpwe_in,
    gt7_rxsysclksel_in,
    gt7_txsysclksel_in,
    gt7_dmonitorout_out,
    gt7_loopback_in,
    gt7_rxpd_in,
    gt7_txpd_in,
    gt7_eyescanreset_in,
    gt7_rxuserrdy_in,
    gt7_eyescandataerror_out,
    gt7_eyescantrigger_in,
    gt7_rxcdrhold_in,
    gt7_rxusrclk_in,
    gt7_rxusrclk2_in,
    gt7_rxdata_out,
    gt7_rxprbserr_out,
    gt7_rxprbssel_in,
    gt7_rxprbscntreset_in,
    gt7_rxdisperr_out,
    gt7_rxnotintable_out,
    gt7_gtxrxp_in,
    gt7_gtxrxn_in,
    gt7_rxbufreset_in,
    gt7_rxbufstatus_out,
    gt7_rxstatus_out,
    gt7_rxbyteisaligned_out,
    gt7_rxbyterealign_out,
    gt7_rxcommadet_out,
    gt7_rxmcommaalignen_in,
    gt7_rxpcommaalignen_in,
    gt7_rxdfelpmreset_in,
    gt7_rxmonitorout_out,
    gt7_rxmonitorsel_in,
    gt7_rxoutclk_out,
    gt7_rxoutclkfabric_out,
    gt7_gtrxreset_in,
    gt7_rxpcsreset_in,
    gt7_rxpmareset_in,
    gt7_rxlpmen_in,
    gt7_rxpolarity_in,
    gt7_rxchariscomma_out,
    gt7_rxcharisk_out,
    gt7_rxresetdone_out,
    gt7_txpostcursor_in,
    gt7_txprecursor_in,
    gt7_gttxreset_in,
    gt7_txuserrdy_in,
    gt7_txusrclk_in,
    gt7_txusrclk2_in,
    gt7_txprbsforceerr_in,
    gt7_txbufstatus_out,
    gt7_txdiffctrl_in,
    gt7_txinhibit_in,
    gt7_txdata_in,
    gt7_gtxtxn_out,
    gt7_gtxtxp_out,
    gt7_txoutclk_out,
    gt7_txoutclkfabric_out,
    gt7_txoutclkpcs_out,
    gt7_txcharisk_in,
    gt7_txpcsreset_in,
    gt7_txpmareset_in,
    gt7_txresetdone_out,
    gt7_txpolarity_in,
    gt7_txprbssel_in,
    GT0_QPLLLOCK_IN,
    GT0_QPLLREFCLKLOST_IN,
    GT0_QPLLRESET_OUT,
    GT0_QPLLOUTCLK_IN,
    GT0_QPLLOUTREFCLK_IN,
    GT1_QPLLLOCK_IN,
    GT1_QPLLREFCLKLOST_IN,
    GT1_QPLLRESET_OUT,
    GT1_QPLLOUTCLK_IN,
    GT1_QPLLOUTREFCLK_IN);
  input SYSCLK_IN;
  input SOFT_RESET_TX_IN;
  input SOFT_RESET_RX_IN;
  input DONT_RESET_ON_DATA_ERROR_IN;
  output GT_TX_FSM_RESET_DONE_OUT;
  output GT_RX_FSM_RESET_DONE_OUT;
  input GT0_DATA_VALID_IN;
  input GT1_DATA_VALID_IN;
  input GT2_DATA_VALID_IN;
  input GT3_DATA_VALID_IN;
  input GT4_DATA_VALID_IN;
  input GT5_DATA_VALID_IN;
  input GT6_DATA_VALID_IN;
  input GT7_DATA_VALID_IN;
  output gt0_cpllfbclklost_out;
  output gt0_cplllock_out;
  input gt0_cplllockdetclk_in;
  input gt0_cpllpd_in;
  input gt0_cpllreset_in;
  input gt0_gtnorthrefclk0_in;
  input gt0_gtnorthrefclk1_in;
  input gt0_gtrefclk0_in;
  input gt0_gtrefclk1_in;
  input gt0_gtsouthrefclk0_in;
  input gt0_gtsouthrefclk1_in;
  input [8:0]gt0_drpaddr_in;
  input gt0_drpclk_in;
  input [15:0]gt0_drpdi_in;
  output [15:0]gt0_drpdo_out;
  input gt0_drpen_in;
  output gt0_drprdy_out;
  input gt0_drpwe_in;
  input [1:0]gt0_rxsysclksel_in;
  input [1:0]gt0_txsysclksel_in;
  output [7:0]gt0_dmonitorout_out;
  input [2:0]gt0_loopback_in;
  input [1:0]gt0_rxpd_in;
  input [1:0]gt0_txpd_in;
  input gt0_eyescanreset_in;
  input gt0_rxuserrdy_in;
  output gt0_eyescandataerror_out;
  input gt0_eyescantrigger_in;
  input gt0_rxcdrhold_in;
  input gt0_rxusrclk_in;
  input gt0_rxusrclk2_in;
  output [31:0]gt0_rxdata_out;
  output gt0_rxprbserr_out;
  input [2:0]gt0_rxprbssel_in;
  input gt0_rxprbscntreset_in;
  output [3:0]gt0_rxdisperr_out;
  output [3:0]gt0_rxnotintable_out;
  input gt0_gtxrxp_in;
  input gt0_gtxrxn_in;
  input gt0_rxbufreset_in;
  output [2:0]gt0_rxbufstatus_out;
  output [2:0]gt0_rxstatus_out;
  output gt0_rxbyteisaligned_out;
  output gt0_rxbyterealign_out;
  output gt0_rxcommadet_out;
  input gt0_rxmcommaalignen_in;
  input gt0_rxpcommaalignen_in;
  input gt0_rxdfelpmreset_in;
  output [6:0]gt0_rxmonitorout_out;
  input [1:0]gt0_rxmonitorsel_in;
  output gt0_rxoutclk_out;
  output gt0_rxoutclkfabric_out;
  input gt0_gtrxreset_in;
  input gt0_rxpcsreset_in;
  input gt0_rxpmareset_in;
  input gt0_rxlpmen_in;
  input gt0_rxpolarity_in;
  output [3:0]gt0_rxchariscomma_out;
  output [3:0]gt0_rxcharisk_out;
  output gt0_rxresetdone_out;
  input [4:0]gt0_txpostcursor_in;
  input [4:0]gt0_txprecursor_in;
  input gt0_gttxreset_in;
  input gt0_txuserrdy_in;
  input gt0_txusrclk_in;
  input gt0_txusrclk2_in;
  input gt0_txprbsforceerr_in;
  output [1:0]gt0_txbufstatus_out;
  input [3:0]gt0_txdiffctrl_in;
  input gt0_txinhibit_in;
  input [31:0]gt0_txdata_in;
  output gt0_gtxtxn_out;
  output gt0_gtxtxp_out;
  output gt0_txoutclk_out;
  output gt0_txoutclkfabric_out;
  output gt0_txoutclkpcs_out;
  input [3:0]gt0_txcharisk_in;
  input gt0_txpcsreset_in;
  input gt0_txpmareset_in;
  output gt0_txresetdone_out;
  input gt0_txpolarity_in;
  input [2:0]gt0_txprbssel_in;
  output gt1_cpllfbclklost_out;
  output gt1_cplllock_out;
  input gt1_cplllockdetclk_in;
  input gt1_cpllpd_in;
  input gt1_cpllreset_in;
  input gt1_gtnorthrefclk0_in;
  input gt1_gtnorthrefclk1_in;
  input gt1_gtrefclk0_in;
  input gt1_gtrefclk1_in;
  input gt1_gtsouthrefclk0_in;
  input gt1_gtsouthrefclk1_in;
  input [8:0]gt1_drpaddr_in;
  input gt1_drpclk_in;
  input [15:0]gt1_drpdi_in;
  output [15:0]gt1_drpdo_out;
  input gt1_drpen_in;
  output gt1_drprdy_out;
  input gt1_drpwe_in;
  input [1:0]gt1_rxsysclksel_in;
  input [1:0]gt1_txsysclksel_in;
  output [7:0]gt1_dmonitorout_out;
  input [2:0]gt1_loopback_in;
  input [1:0]gt1_rxpd_in;
  input [1:0]gt1_txpd_in;
  input gt1_eyescanreset_in;
  input gt1_rxuserrdy_in;
  output gt1_eyescandataerror_out;
  input gt1_eyescantrigger_in;
  input gt1_rxcdrhold_in;
  input gt1_rxusrclk_in;
  input gt1_rxusrclk2_in;
  output [31:0]gt1_rxdata_out;
  output gt1_rxprbserr_out;
  input [2:0]gt1_rxprbssel_in;
  input gt1_rxprbscntreset_in;
  output [3:0]gt1_rxdisperr_out;
  output [3:0]gt1_rxnotintable_out;
  input gt1_gtxrxp_in;
  input gt1_gtxrxn_in;
  input gt1_rxbufreset_in;
  output [2:0]gt1_rxbufstatus_out;
  output [2:0]gt1_rxstatus_out;
  output gt1_rxbyteisaligned_out;
  output gt1_rxbyterealign_out;
  output gt1_rxcommadet_out;
  input gt1_rxmcommaalignen_in;
  input gt1_rxpcommaalignen_in;
  input gt1_rxdfelpmreset_in;
  output [6:0]gt1_rxmonitorout_out;
  input [1:0]gt1_rxmonitorsel_in;
  output gt1_rxoutclk_out;
  output gt1_rxoutclkfabric_out;
  input gt1_gtrxreset_in;
  input gt1_rxpcsreset_in;
  input gt1_rxpmareset_in;
  input gt1_rxlpmen_in;
  input gt1_rxpolarity_in;
  output [3:0]gt1_rxchariscomma_out;
  output [3:0]gt1_rxcharisk_out;
  output gt1_rxresetdone_out;
  input [4:0]gt1_txpostcursor_in;
  input [4:0]gt1_txprecursor_in;
  input gt1_gttxreset_in;
  input gt1_txuserrdy_in;
  input gt1_txusrclk_in;
  input gt1_txusrclk2_in;
  input gt1_txprbsforceerr_in;
  output [1:0]gt1_txbufstatus_out;
  input [3:0]gt1_txdiffctrl_in;
  input gt1_txinhibit_in;
  input [31:0]gt1_txdata_in;
  output gt1_gtxtxn_out;
  output gt1_gtxtxp_out;
  output gt1_txoutclk_out;
  output gt1_txoutclkfabric_out;
  output gt1_txoutclkpcs_out;
  input [3:0]gt1_txcharisk_in;
  input gt1_txpcsreset_in;
  input gt1_txpmareset_in;
  output gt1_txresetdone_out;
  input gt1_txpolarity_in;
  input [2:0]gt1_txprbssel_in;
  output gt2_cpllfbclklost_out;
  output gt2_cplllock_out;
  input gt2_cplllockdetclk_in;
  input gt2_cpllpd_in;
  input gt2_cpllreset_in;
  input gt2_gtnorthrefclk0_in;
  input gt2_gtnorthrefclk1_in;
  input gt2_gtrefclk0_in;
  input gt2_gtrefclk1_in;
  input gt2_gtsouthrefclk0_in;
  input gt2_gtsouthrefclk1_in;
  input [8:0]gt2_drpaddr_in;
  input gt2_drpclk_in;
  input [15:0]gt2_drpdi_in;
  output [15:0]gt2_drpdo_out;
  input gt2_drpen_in;
  output gt2_drprdy_out;
  input gt2_drpwe_in;
  input [1:0]gt2_rxsysclksel_in;
  input [1:0]gt2_txsysclksel_in;
  output [7:0]gt2_dmonitorout_out;
  input [2:0]gt2_loopback_in;
  input [1:0]gt2_rxpd_in;
  input [1:0]gt2_txpd_in;
  input gt2_eyescanreset_in;
  input gt2_rxuserrdy_in;
  output gt2_eyescandataerror_out;
  input gt2_eyescantrigger_in;
  input gt2_rxcdrhold_in;
  input gt2_rxusrclk_in;
  input gt2_rxusrclk2_in;
  output [31:0]gt2_rxdata_out;
  output gt2_rxprbserr_out;
  input [2:0]gt2_rxprbssel_in;
  input gt2_rxprbscntreset_in;
  output [3:0]gt2_rxdisperr_out;
  output [3:0]gt2_rxnotintable_out;
  input gt2_gtxrxp_in;
  input gt2_gtxrxn_in;
  input gt2_rxbufreset_in;
  output [2:0]gt2_rxbufstatus_out;
  output [2:0]gt2_rxstatus_out;
  output gt2_rxbyteisaligned_out;
  output gt2_rxbyterealign_out;
  output gt2_rxcommadet_out;
  input gt2_rxmcommaalignen_in;
  input gt2_rxpcommaalignen_in;
  input gt2_rxdfelpmreset_in;
  output [6:0]gt2_rxmonitorout_out;
  input [1:0]gt2_rxmonitorsel_in;
  output gt2_rxoutclk_out;
  output gt2_rxoutclkfabric_out;
  input gt2_gtrxreset_in;
  input gt2_rxpcsreset_in;
  input gt2_rxpmareset_in;
  input gt2_rxlpmen_in;
  input gt2_rxpolarity_in;
  output [3:0]gt2_rxchariscomma_out;
  output [3:0]gt2_rxcharisk_out;
  output gt2_rxresetdone_out;
  input [4:0]gt2_txpostcursor_in;
  input [4:0]gt2_txprecursor_in;
  input gt2_gttxreset_in;
  input gt2_txuserrdy_in;
  input gt2_txusrclk_in;
  input gt2_txusrclk2_in;
  input gt2_txprbsforceerr_in;
  output [1:0]gt2_txbufstatus_out;
  input [3:0]gt2_txdiffctrl_in;
  input gt2_txinhibit_in;
  input [31:0]gt2_txdata_in;
  output gt2_gtxtxn_out;
  output gt2_gtxtxp_out;
  output gt2_txoutclk_out;
  output gt2_txoutclkfabric_out;
  output gt2_txoutclkpcs_out;
  input [3:0]gt2_txcharisk_in;
  input gt2_txpcsreset_in;
  input gt2_txpmareset_in;
  output gt2_txresetdone_out;
  input gt2_txpolarity_in;
  input [2:0]gt2_txprbssel_in;
  output gt3_cpllfbclklost_out;
  output gt3_cplllock_out;
  input gt3_cplllockdetclk_in;
  input gt3_cpllpd_in;
  input gt3_cpllreset_in;
  input gt3_gtnorthrefclk0_in;
  input gt3_gtnorthrefclk1_in;
  input gt3_gtrefclk0_in;
  input gt3_gtrefclk1_in;
  input gt3_gtsouthrefclk0_in;
  input gt3_gtsouthrefclk1_in;
  input [8:0]gt3_drpaddr_in;
  input gt3_drpclk_in;
  input [15:0]gt3_drpdi_in;
  output [15:0]gt3_drpdo_out;
  input gt3_drpen_in;
  output gt3_drprdy_out;
  input gt3_drpwe_in;
  input [1:0]gt3_rxsysclksel_in;
  input [1:0]gt3_txsysclksel_in;
  output [7:0]gt3_dmonitorout_out;
  input [2:0]gt3_loopback_in;
  input [1:0]gt3_rxpd_in;
  input [1:0]gt3_txpd_in;
  input gt3_eyescanreset_in;
  input gt3_rxuserrdy_in;
  output gt3_eyescandataerror_out;
  input gt3_eyescantrigger_in;
  input gt3_rxcdrhold_in;
  input gt3_rxusrclk_in;
  input gt3_rxusrclk2_in;
  output [31:0]gt3_rxdata_out;
  output gt3_rxprbserr_out;
  input [2:0]gt3_rxprbssel_in;
  input gt3_rxprbscntreset_in;
  output [3:0]gt3_rxdisperr_out;
  output [3:0]gt3_rxnotintable_out;
  input gt3_gtxrxp_in;
  input gt3_gtxrxn_in;
  input gt3_rxbufreset_in;
  output [2:0]gt3_rxbufstatus_out;
  output [2:0]gt3_rxstatus_out;
  output gt3_rxbyteisaligned_out;
  output gt3_rxbyterealign_out;
  output gt3_rxcommadet_out;
  input gt3_rxmcommaalignen_in;
  input gt3_rxpcommaalignen_in;
  input gt3_rxdfelpmreset_in;
  output [6:0]gt3_rxmonitorout_out;
  input [1:0]gt3_rxmonitorsel_in;
  output gt3_rxoutclk_out;
  output gt3_rxoutclkfabric_out;
  input gt3_gtrxreset_in;
  input gt3_rxpcsreset_in;
  input gt3_rxpmareset_in;
  input gt3_rxlpmen_in;
  input gt3_rxpolarity_in;
  output [3:0]gt3_rxchariscomma_out;
  output [3:0]gt3_rxcharisk_out;
  output gt3_rxresetdone_out;
  input [4:0]gt3_txpostcursor_in;
  input [4:0]gt3_txprecursor_in;
  input gt3_gttxreset_in;
  input gt3_txuserrdy_in;
  input gt3_txusrclk_in;
  input gt3_txusrclk2_in;
  input gt3_txprbsforceerr_in;
  output [1:0]gt3_txbufstatus_out;
  input [3:0]gt3_txdiffctrl_in;
  input gt3_txinhibit_in;
  input [31:0]gt3_txdata_in;
  output gt3_gtxtxn_out;
  output gt3_gtxtxp_out;
  output gt3_txoutclk_out;
  output gt3_txoutclkfabric_out;
  output gt3_txoutclkpcs_out;
  input [3:0]gt3_txcharisk_in;
  input gt3_txpcsreset_in;
  input gt3_txpmareset_in;
  output gt3_txresetdone_out;
  input gt3_txpolarity_in;
  input [2:0]gt3_txprbssel_in;
  output gt4_cpllfbclklost_out;
  output gt4_cplllock_out;
  input gt4_cplllockdetclk_in;
  input gt4_cpllpd_in;
  input gt4_cpllreset_in;
  input gt4_gtnorthrefclk0_in;
  input gt4_gtnorthrefclk1_in;
  input gt4_gtrefclk0_in;
  input gt4_gtrefclk1_in;
  input gt4_gtsouthrefclk0_in;
  input gt4_gtsouthrefclk1_in;
  input [8:0]gt4_drpaddr_in;
  input gt4_drpclk_in;
  input [15:0]gt4_drpdi_in;
  output [15:0]gt4_drpdo_out;
  input gt4_drpen_in;
  output gt4_drprdy_out;
  input gt4_drpwe_in;
  input [1:0]gt4_rxsysclksel_in;
  input [1:0]gt4_txsysclksel_in;
  output [7:0]gt4_dmonitorout_out;
  input [2:0]gt4_loopback_in;
  input [1:0]gt4_rxpd_in;
  input [1:0]gt4_txpd_in;
  input gt4_eyescanreset_in;
  input gt4_rxuserrdy_in;
  output gt4_eyescandataerror_out;
  input gt4_eyescantrigger_in;
  input gt4_rxcdrhold_in;
  input gt4_rxusrclk_in;
  input gt4_rxusrclk2_in;
  output [31:0]gt4_rxdata_out;
  output gt4_rxprbserr_out;
  input [2:0]gt4_rxprbssel_in;
  input gt4_rxprbscntreset_in;
  output [3:0]gt4_rxdisperr_out;
  output [3:0]gt4_rxnotintable_out;
  input gt4_gtxrxp_in;
  input gt4_gtxrxn_in;
  input gt4_rxbufreset_in;
  output [2:0]gt4_rxbufstatus_out;
  output [2:0]gt4_rxstatus_out;
  output gt4_rxbyteisaligned_out;
  output gt4_rxbyterealign_out;
  output gt4_rxcommadet_out;
  input gt4_rxmcommaalignen_in;
  input gt4_rxpcommaalignen_in;
  input gt4_rxdfelpmreset_in;
  output [6:0]gt4_rxmonitorout_out;
  input [1:0]gt4_rxmonitorsel_in;
  output gt4_rxoutclk_out;
  output gt4_rxoutclkfabric_out;
  input gt4_gtrxreset_in;
  input gt4_rxpcsreset_in;
  input gt4_rxpmareset_in;
  input gt4_rxlpmen_in;
  input gt4_rxpolarity_in;
  output [3:0]gt4_rxchariscomma_out;
  output [3:0]gt4_rxcharisk_out;
  output gt4_rxresetdone_out;
  input [4:0]gt4_txpostcursor_in;
  input [4:0]gt4_txprecursor_in;
  input gt4_gttxreset_in;
  input gt4_txuserrdy_in;
  input gt4_txusrclk_in;
  input gt4_txusrclk2_in;
  input gt4_txprbsforceerr_in;
  output [1:0]gt4_txbufstatus_out;
  input [3:0]gt4_txdiffctrl_in;
  input gt4_txinhibit_in;
  input [31:0]gt4_txdata_in;
  output gt4_gtxtxn_out;
  output gt4_gtxtxp_out;
  output gt4_txoutclk_out;
  output gt4_txoutclkfabric_out;
  output gt4_txoutclkpcs_out;
  input [3:0]gt4_txcharisk_in;
  input gt4_txpcsreset_in;
  input gt4_txpmareset_in;
  output gt4_txresetdone_out;
  input gt4_txpolarity_in;
  input [2:0]gt4_txprbssel_in;
  output gt5_cpllfbclklost_out;
  output gt5_cplllock_out;
  input gt5_cplllockdetclk_in;
  input gt5_cpllpd_in;
  input gt5_cpllreset_in;
  input gt5_gtnorthrefclk0_in;
  input gt5_gtnorthrefclk1_in;
  input gt5_gtrefclk0_in;
  input gt5_gtrefclk1_in;
  input gt5_gtsouthrefclk0_in;
  input gt5_gtsouthrefclk1_in;
  input [8:0]gt5_drpaddr_in;
  input gt5_drpclk_in;
  input [15:0]gt5_drpdi_in;
  output [15:0]gt5_drpdo_out;
  input gt5_drpen_in;
  output gt5_drprdy_out;
  input gt5_drpwe_in;
  input [1:0]gt5_rxsysclksel_in;
  input [1:0]gt5_txsysclksel_in;
  output [7:0]gt5_dmonitorout_out;
  input [2:0]gt5_loopback_in;
  input [1:0]gt5_rxpd_in;
  input [1:0]gt5_txpd_in;
  input gt5_eyescanreset_in;
  input gt5_rxuserrdy_in;
  output gt5_eyescandataerror_out;
  input gt5_eyescantrigger_in;
  input gt5_rxcdrhold_in;
  input gt5_rxusrclk_in;
  input gt5_rxusrclk2_in;
  output [31:0]gt5_rxdata_out;
  output gt5_rxprbserr_out;
  input [2:0]gt5_rxprbssel_in;
  input gt5_rxprbscntreset_in;
  output [3:0]gt5_rxdisperr_out;
  output [3:0]gt5_rxnotintable_out;
  input gt5_gtxrxp_in;
  input gt5_gtxrxn_in;
  input gt5_rxbufreset_in;
  output [2:0]gt5_rxbufstatus_out;
  output [2:0]gt5_rxstatus_out;
  output gt5_rxbyteisaligned_out;
  output gt5_rxbyterealign_out;
  output gt5_rxcommadet_out;
  input gt5_rxmcommaalignen_in;
  input gt5_rxpcommaalignen_in;
  input gt5_rxdfelpmreset_in;
  output [6:0]gt5_rxmonitorout_out;
  input [1:0]gt5_rxmonitorsel_in;
  output gt5_rxoutclk_out;
  output gt5_rxoutclkfabric_out;
  input gt5_gtrxreset_in;
  input gt5_rxpcsreset_in;
  input gt5_rxpmareset_in;
  input gt5_rxlpmen_in;
  input gt5_rxpolarity_in;
  output [3:0]gt5_rxchariscomma_out;
  output [3:0]gt5_rxcharisk_out;
  output gt5_rxresetdone_out;
  input [4:0]gt5_txpostcursor_in;
  input [4:0]gt5_txprecursor_in;
  input gt5_gttxreset_in;
  input gt5_txuserrdy_in;
  input gt5_txusrclk_in;
  input gt5_txusrclk2_in;
  input gt5_txprbsforceerr_in;
  output [1:0]gt5_txbufstatus_out;
  input [3:0]gt5_txdiffctrl_in;
  input gt5_txinhibit_in;
  input [31:0]gt5_txdata_in;
  output gt5_gtxtxn_out;
  output gt5_gtxtxp_out;
  output gt5_txoutclk_out;
  output gt5_txoutclkfabric_out;
  output gt5_txoutclkpcs_out;
  input [3:0]gt5_txcharisk_in;
  input gt5_txpcsreset_in;
  input gt5_txpmareset_in;
  output gt5_txresetdone_out;
  input gt5_txpolarity_in;
  input [2:0]gt5_txprbssel_in;
  output gt6_cpllfbclklost_out;
  output gt6_cplllock_out;
  input gt6_cplllockdetclk_in;
  input gt6_cpllpd_in;
  input gt6_cpllreset_in;
  input gt6_gtnorthrefclk0_in;
  input gt6_gtnorthrefclk1_in;
  input gt6_gtrefclk0_in;
  input gt6_gtrefclk1_in;
  input gt6_gtsouthrefclk0_in;
  input gt6_gtsouthrefclk1_in;
  input [8:0]gt6_drpaddr_in;
  input gt6_drpclk_in;
  input [15:0]gt6_drpdi_in;
  output [15:0]gt6_drpdo_out;
  input gt6_drpen_in;
  output gt6_drprdy_out;
  input gt6_drpwe_in;
  input [1:0]gt6_rxsysclksel_in;
  input [1:0]gt6_txsysclksel_in;
  output [7:0]gt6_dmonitorout_out;
  input [2:0]gt6_loopback_in;
  input [1:0]gt6_rxpd_in;
  input [1:0]gt6_txpd_in;
  input gt6_eyescanreset_in;
  input gt6_rxuserrdy_in;
  output gt6_eyescandataerror_out;
  input gt6_eyescantrigger_in;
  input gt6_rxcdrhold_in;
  input gt6_rxusrclk_in;
  input gt6_rxusrclk2_in;
  output [31:0]gt6_rxdata_out;
  output gt6_rxprbserr_out;
  input [2:0]gt6_rxprbssel_in;
  input gt6_rxprbscntreset_in;
  output [3:0]gt6_rxdisperr_out;
  output [3:0]gt6_rxnotintable_out;
  input gt6_gtxrxp_in;
  input gt6_gtxrxn_in;
  input gt6_rxbufreset_in;
  output [2:0]gt6_rxbufstatus_out;
  output [2:0]gt6_rxstatus_out;
  output gt6_rxbyteisaligned_out;
  output gt6_rxbyterealign_out;
  output gt6_rxcommadet_out;
  input gt6_rxmcommaalignen_in;
  input gt6_rxpcommaalignen_in;
  input gt6_rxdfelpmreset_in;
  output [6:0]gt6_rxmonitorout_out;
  input [1:0]gt6_rxmonitorsel_in;
  output gt6_rxoutclk_out;
  output gt6_rxoutclkfabric_out;
  input gt6_gtrxreset_in;
  input gt6_rxpcsreset_in;
  input gt6_rxpmareset_in;
  input gt6_rxlpmen_in;
  input gt6_rxpolarity_in;
  output [3:0]gt6_rxchariscomma_out;
  output [3:0]gt6_rxcharisk_out;
  output gt6_rxresetdone_out;
  input [4:0]gt6_txpostcursor_in;
  input [4:0]gt6_txprecursor_in;
  input gt6_gttxreset_in;
  input gt6_txuserrdy_in;
  input gt6_txusrclk_in;
  input gt6_txusrclk2_in;
  input gt6_txprbsforceerr_in;
  output [1:0]gt6_txbufstatus_out;
  input [3:0]gt6_txdiffctrl_in;
  input gt6_txinhibit_in;
  input [31:0]gt6_txdata_in;
  output gt6_gtxtxn_out;
  output gt6_gtxtxp_out;
  output gt6_txoutclk_out;
  output gt6_txoutclkfabric_out;
  output gt6_txoutclkpcs_out;
  input [3:0]gt6_txcharisk_in;
  input gt6_txpcsreset_in;
  input gt6_txpmareset_in;
  output gt6_txresetdone_out;
  input gt6_txpolarity_in;
  input [2:0]gt6_txprbssel_in;
  output gt7_cpllfbclklost_out;
  output gt7_cplllock_out;
  input gt7_cplllockdetclk_in;
  input gt7_cpllpd_in;
  input gt7_cpllreset_in;
  input gt7_gtnorthrefclk0_in;
  input gt7_gtnorthrefclk1_in;
  input gt7_gtrefclk0_in;
  input gt7_gtrefclk1_in;
  input gt7_gtsouthrefclk0_in;
  input gt7_gtsouthrefclk1_in;
  input [8:0]gt7_drpaddr_in;
  input gt7_drpclk_in;
  input [15:0]gt7_drpdi_in;
  output [15:0]gt7_drpdo_out;
  input gt7_drpen_in;
  output gt7_drprdy_out;
  input gt7_drpwe_in;
  input [1:0]gt7_rxsysclksel_in;
  input [1:0]gt7_txsysclksel_in;
  output [7:0]gt7_dmonitorout_out;
  input [2:0]gt7_loopback_in;
  input [1:0]gt7_rxpd_in;
  input [1:0]gt7_txpd_in;
  input gt7_eyescanreset_in;
  input gt7_rxuserrdy_in;
  output gt7_eyescandataerror_out;
  input gt7_eyescantrigger_in;
  input gt7_rxcdrhold_in;
  input gt7_rxusrclk_in;
  input gt7_rxusrclk2_in;
  output [31:0]gt7_rxdata_out;
  output gt7_rxprbserr_out;
  input [2:0]gt7_rxprbssel_in;
  input gt7_rxprbscntreset_in;
  output [3:0]gt7_rxdisperr_out;
  output [3:0]gt7_rxnotintable_out;
  input gt7_gtxrxp_in;
  input gt7_gtxrxn_in;
  input gt7_rxbufreset_in;
  output [2:0]gt7_rxbufstatus_out;
  output [2:0]gt7_rxstatus_out;
  output gt7_rxbyteisaligned_out;
  output gt7_rxbyterealign_out;
  output gt7_rxcommadet_out;
  input gt7_rxmcommaalignen_in;
  input gt7_rxpcommaalignen_in;
  input gt7_rxdfelpmreset_in;
  output [6:0]gt7_rxmonitorout_out;
  input [1:0]gt7_rxmonitorsel_in;
  output gt7_rxoutclk_out;
  output gt7_rxoutclkfabric_out;
  input gt7_gtrxreset_in;
  input gt7_rxpcsreset_in;
  input gt7_rxpmareset_in;
  input gt7_rxlpmen_in;
  input gt7_rxpolarity_in;
  output [3:0]gt7_rxchariscomma_out;
  output [3:0]gt7_rxcharisk_out;
  output gt7_rxresetdone_out;
  input [4:0]gt7_txpostcursor_in;
  input [4:0]gt7_txprecursor_in;
  input gt7_gttxreset_in;
  input gt7_txuserrdy_in;
  input gt7_txusrclk_in;
  input gt7_txusrclk2_in;
  input gt7_txprbsforceerr_in;
  output [1:0]gt7_txbufstatus_out;
  input [3:0]gt7_txdiffctrl_in;
  input gt7_txinhibit_in;
  input [31:0]gt7_txdata_in;
  output gt7_gtxtxn_out;
  output gt7_gtxtxp_out;
  output gt7_txoutclk_out;
  output gt7_txoutclkfabric_out;
  output gt7_txoutclkpcs_out;
  input [3:0]gt7_txcharisk_in;
  input gt7_txpcsreset_in;
  input gt7_txpmareset_in;
  output gt7_txresetdone_out;
  input gt7_txpolarity_in;
  input [2:0]gt7_txprbssel_in;
  input GT0_QPLLLOCK_IN;
  input GT0_QPLLREFCLKLOST_IN;
  output GT0_QPLLRESET_OUT;
  input GT0_QPLLOUTCLK_IN;
  input GT0_QPLLOUTREFCLK_IN;
  input GT1_QPLLLOCK_IN;
  input GT1_QPLLREFCLKLOST_IN;
  output GT1_QPLLRESET_OUT;
  input GT1_QPLLOUTCLK_IN;
  input GT1_QPLLOUTREFCLK_IN;

  wire CPLLLOCK;
  wire CPLL_RESET;
  wire DONT_RESET_ON_DATA_ERROR_IN;
  wire GT0_DATA_VALID_IN;
  wire GT0_QPLLLOCK_IN;
  wire GT0_QPLLOUTCLK_IN;
  wire GT0_QPLLOUTREFCLK_IN;
  wire GT0_QPLLRESET_OUT;
  wire GT1_DATA_VALID_IN;
  wire GT1_QPLLLOCK_IN;
  wire GT1_QPLLOUTCLK_IN;
  wire GT1_QPLLOUTREFCLK_IN;
  wire GT2_DATA_VALID_IN;
  wire GT3_DATA_VALID_IN;
  wire GT4_DATA_VALID_IN;
  wire GT5_DATA_VALID_IN;
  wire GT6_DATA_VALID_IN;
  wire GT7_DATA_VALID_IN;
  wire GT_RX_FSM_RESET_DONE_OUT;
  wire GT_TX_FSM_RESET_DONE_OUT;
  wire QPLLLOCK;
  wire RXRESETDONE;
  wire SOFT_RESET_RX_IN;
  wire SOFT_RESET_TX_IN;
  wire SYSCLK_IN;
  wire TXRESETDONE;
  wire gt0_cpllfbclklost_out;
  wire gt0_cplllock_out;
  wire gt0_cplllockdetclk_in;
  wire gt0_cpllpd_in;
  wire gt0_cpllreset_in;
  wire [7:0]gt0_dmonitorout_out;
  wire [8:0]gt0_drpaddr_in;
  wire gt0_drpclk_in;
  wire [15:0]gt0_drpdi_in;
  wire [15:0]gt0_drpdo_out;
  wire gt0_drpen_in;
  wire gt0_drprdy_out;
  wire gt0_drpwe_in;
  wire gt0_eyescandataerror_out;
  wire gt0_eyescanreset_in;
  wire gt0_eyescantrigger_in;
  wire gt0_gtnorthrefclk0_in;
  wire gt0_gtnorthrefclk1_in;
  wire gt0_gtrefclk0_in;
  wire gt0_gtrefclk1_in;
  wire gt0_gtrxreset_in;
  wire gt0_gtrxreset_in22_out;
  wire gt0_gtsouthrefclk0_in;
  wire gt0_gtsouthrefclk1_in;
  wire gt0_gttxreset_in;
  wire gt0_gttxreset_in21_out;
  wire gt0_gtxrxn_in;
  wire gt0_gtxrxp_in;
  wire gt0_gtxtxn_out;
  wire gt0_gtxtxp_out;
  wire [2:0]gt0_loopback_in;
  wire gt0_rx_cdrlock_counter;
  wire \gt0_rx_cdrlock_counter[0]_i_1_n_0 ;
  wire \gt0_rx_cdrlock_counter[8]_i_2_n_0 ;
  wire \gt0_rx_cdrlock_counter[9]_i_3_n_0 ;
  wire [9:0]gt0_rx_cdrlock_counter_reg__0;
  wire gt0_rx_cdrlocked_i_2_n_0;
  wire gt0_rx_cdrlocked_reg_n_0;
  wire gt0_rxbufreset_in;
  wire [2:0]gt0_rxbufstatus_out;
  wire gt0_rxbyteisaligned_out;
  wire gt0_rxbyterealign_out;
  wire gt0_rxcdrhold_in;
  wire [3:0]gt0_rxchariscomma_out;
  wire [3:0]gt0_rxcharisk_out;
  wire gt0_rxcommadet_out;
  wire [31:0]gt0_rxdata_out;
  wire gt0_rxdfelpmreset_in;
  wire [3:0]gt0_rxdisperr_out;
  wire gt0_rxlpmen_in;
  wire gt0_rxmcommaalignen_in;
  wire [6:0]gt0_rxmonitorout_out;
  wire [1:0]gt0_rxmonitorsel_in;
  wire [3:0]gt0_rxnotintable_out;
  wire gt0_rxoutclk_out;
  wire gt0_rxoutclkfabric_out;
  wire gt0_rxpcommaalignen_in;
  wire gt0_rxpcsreset_in;
  wire [1:0]gt0_rxpd_in;
  wire gt0_rxpmareset_in;
  wire gt0_rxpolarity_in;
  wire gt0_rxprbscntreset_in;
  wire gt0_rxprbserr_out;
  wire [2:0]gt0_rxprbssel_in;
  wire gt0_rxresetdone_out;
  wire [2:0]gt0_rxstatus_out;
  wire [1:0]gt0_rxsysclksel_in;
  wire gt0_rxuserrdy_in;
  wire gt0_rxuserrdy_in15_out;
  wire gt0_rxusrclk2_in;
  wire gt0_rxusrclk_in;
  wire [1:0]gt0_txbufstatus_out;
  wire [3:0]gt0_txcharisk_in;
  wire [31:0]gt0_txdata_in;
  wire [3:0]gt0_txdiffctrl_in;
  wire gt0_txinhibit_in;
  wire gt0_txoutclk_out;
  wire gt0_txoutclkfabric_out;
  wire gt0_txoutclkpcs_out;
  wire gt0_txpcsreset_in;
  wire [1:0]gt0_txpd_in;
  wire gt0_txpmareset_in;
  wire gt0_txpolarity_in;
  wire [4:0]gt0_txpostcursor_in;
  wire gt0_txprbsforceerr_in;
  wire [2:0]gt0_txprbssel_in;
  wire [4:0]gt0_txprecursor_in;
  wire gt0_txresetdone_out;
  wire [1:0]gt0_txsysclksel_in;
  wire gt0_txuserrdy_in;
  wire gt0_txuserrdy_in14_out;
  wire gt0_txusrclk2_in;
  wire gt0_txusrclk_in;
  wire gt1_cpllfbclklost_out;
  wire gt1_cplllock_out;
  wire gt1_cplllockdetclk_in;
  wire gt1_cpllpd_in;
  wire gt1_cpllreset_in;
  wire [7:0]gt1_dmonitorout_out;
  wire [8:0]gt1_drpaddr_in;
  wire gt1_drpclk_in;
  wire [15:0]gt1_drpdi_in;
  wire [15:0]gt1_drpdo_out;
  wire gt1_drpen_in;
  wire gt1_drprdy_out;
  wire gt1_drpwe_in;
  wire gt1_eyescandataerror_out;
  wire gt1_eyescanreset_in;
  wire gt1_eyescantrigger_in;
  wire gt1_gtnorthrefclk0_in;
  wire gt1_gtnorthrefclk1_in;
  wire gt1_gtrefclk0_in;
  wire gt1_gtrefclk1_in;
  wire gt1_gtrxreset_in;
  wire gt1_gtrxreset_in19_out;
  wire gt1_gtsouthrefclk0_in;
  wire gt1_gtsouthrefclk1_in;
  wire gt1_gttxreset_in;
  wire gt1_gttxreset_in18_out;
  wire gt1_gtxrxn_in;
  wire gt1_gtxrxp_in;
  wire gt1_gtxtxn_out;
  wire gt1_gtxtxp_out;
  wire [2:0]gt1_loopback_in;
  wire gt1_rx_cdrlock_counter;
  wire \gt1_rx_cdrlock_counter[0]_i_1_n_0 ;
  wire \gt1_rx_cdrlock_counter[8]_i_2_n_0 ;
  wire \gt1_rx_cdrlock_counter[9]_i_3_n_0 ;
  wire [9:0]gt1_rx_cdrlock_counter_reg__0;
  wire gt1_rx_cdrlocked_i_2_n_0;
  wire gt1_rx_cdrlocked_reg_n_0;
  wire gt1_rxbufreset_in;
  wire [2:0]gt1_rxbufstatus_out;
  wire gt1_rxbyteisaligned_out;
  wire gt1_rxbyterealign_out;
  wire gt1_rxcdrhold_in;
  wire [3:0]gt1_rxchariscomma_out;
  wire [3:0]gt1_rxcharisk_out;
  wire gt1_rxcommadet_out;
  wire [31:0]gt1_rxdata_out;
  wire gt1_rxdfelpmreset_in;
  wire [3:0]gt1_rxdisperr_out;
  wire gt1_rxlpmen_in;
  wire gt1_rxmcommaalignen_in;
  wire [6:0]gt1_rxmonitorout_out;
  wire [1:0]gt1_rxmonitorsel_in;
  wire [3:0]gt1_rxnotintable_out;
  wire gt1_rxoutclk_out;
  wire gt1_rxoutclkfabric_out;
  wire gt1_rxpcommaalignen_in;
  wire gt1_rxpcsreset_in;
  wire [1:0]gt1_rxpd_in;
  wire gt1_rxpmareset_in;
  wire gt1_rxpolarity_in;
  wire gt1_rxprbscntreset_in;
  wire gt1_rxprbserr_out;
  wire [2:0]gt1_rxprbssel_in;
  wire gt1_rxresetdone_out;
  wire [2:0]gt1_rxstatus_out;
  wire [1:0]gt1_rxsysclksel_in;
  wire gt1_rxuserrdy_in;
  wire gt1_rxuserrdy_in13_out;
  wire gt1_rxusrclk2_in;
  wire gt1_rxusrclk_in;
  wire [1:0]gt1_txbufstatus_out;
  wire [3:0]gt1_txcharisk_in;
  wire [31:0]gt1_txdata_in;
  wire [3:0]gt1_txdiffctrl_in;
  wire gt1_txinhibit_in;
  wire gt1_txoutclk_out;
  wire gt1_txoutclkfabric_out;
  wire gt1_txoutclkpcs_out;
  wire gt1_txpcsreset_in;
  wire [1:0]gt1_txpd_in;
  wire gt1_txpmareset_in;
  wire gt1_txpolarity_in;
  wire [4:0]gt1_txpostcursor_in;
  wire gt1_txprbsforceerr_in;
  wire [2:0]gt1_txprbssel_in;
  wire [4:0]gt1_txprecursor_in;
  wire gt1_txresetdone_out;
  wire [1:0]gt1_txsysclksel_in;
  wire gt1_txuserrdy_in;
  wire gt1_txuserrdy_in12_out;
  wire gt1_txusrclk2_in;
  wire gt1_txusrclk_in;
  wire gt2_cpllfbclklost_out;
  wire gt2_cplllock_out;
  wire gt2_cplllockdetclk_in;
  wire gt2_cpllpd_in;
  wire gt2_cpllreset_in;
  wire [7:0]gt2_dmonitorout_out;
  wire [8:0]gt2_drpaddr_in;
  wire gt2_drpclk_in;
  wire [15:0]gt2_drpdi_in;
  wire [15:0]gt2_drpdo_out;
  wire gt2_drpen_in;
  wire gt2_drprdy_out;
  wire gt2_drpwe_in;
  wire gt2_eyescandataerror_out;
  wire gt2_eyescanreset_in;
  wire gt2_eyescantrigger_in;
  wire gt2_gtnorthrefclk0_in;
  wire gt2_gtnorthrefclk1_in;
  wire gt2_gtrefclk0_in;
  wire gt2_gtrefclk1_in;
  wire gt2_gtrxreset_in;
  wire gt2_gtrxreset_in16_out;
  wire gt2_gtsouthrefclk0_in;
  wire gt2_gtsouthrefclk1_in;
  wire gt2_gttxreset_in;
  wire gt2_gttxreset_in15_out;
  wire gt2_gtxrxn_in;
  wire gt2_gtxrxp_in;
  wire gt2_gtxtxn_out;
  wire gt2_gtxtxp_out;
  wire [2:0]gt2_loopback_in;
  wire gt2_rx_cdrlock_counter;
  wire \gt2_rx_cdrlock_counter[0]_i_1_n_0 ;
  wire \gt2_rx_cdrlock_counter[8]_i_2_n_0 ;
  wire \gt2_rx_cdrlock_counter[9]_i_3_n_0 ;
  wire [9:0]gt2_rx_cdrlock_counter_reg__0;
  wire gt2_rx_cdrlocked_i_2_n_0;
  wire gt2_rx_cdrlocked_reg_n_0;
  wire gt2_rxbufreset_in;
  wire [2:0]gt2_rxbufstatus_out;
  wire gt2_rxbyteisaligned_out;
  wire gt2_rxbyterealign_out;
  wire gt2_rxcdrhold_in;
  wire [3:0]gt2_rxchariscomma_out;
  wire [3:0]gt2_rxcharisk_out;
  wire gt2_rxcommadet_out;
  wire [31:0]gt2_rxdata_out;
  wire gt2_rxdfelpmreset_in;
  wire [3:0]gt2_rxdisperr_out;
  wire gt2_rxlpmen_in;
  wire gt2_rxmcommaalignen_in;
  wire [6:0]gt2_rxmonitorout_out;
  wire [1:0]gt2_rxmonitorsel_in;
  wire [3:0]gt2_rxnotintable_out;
  wire gt2_rxoutclk_out;
  wire gt2_rxoutclkfabric_out;
  wire gt2_rxpcommaalignen_in;
  wire gt2_rxpcsreset_in;
  wire [1:0]gt2_rxpd_in;
  wire gt2_rxpmareset_in;
  wire gt2_rxpolarity_in;
  wire gt2_rxprbscntreset_in;
  wire gt2_rxprbserr_out;
  wire [2:0]gt2_rxprbssel_in;
  wire gt2_rxresetdone_out;
  wire [2:0]gt2_rxstatus_out;
  wire [1:0]gt2_rxsysclksel_in;
  wire gt2_rxuserrdy_in;
  wire gt2_rxuserrdy_in11_out;
  wire gt2_rxusrclk2_in;
  wire gt2_rxusrclk_in;
  wire [1:0]gt2_txbufstatus_out;
  wire [3:0]gt2_txcharisk_in;
  wire [31:0]gt2_txdata_in;
  wire [3:0]gt2_txdiffctrl_in;
  wire gt2_txinhibit_in;
  wire gt2_txoutclk_out;
  wire gt2_txoutclkfabric_out;
  wire gt2_txoutclkpcs_out;
  wire gt2_txpcsreset_in;
  wire [1:0]gt2_txpd_in;
  wire gt2_txpmareset_in;
  wire gt2_txpolarity_in;
  wire [4:0]gt2_txpostcursor_in;
  wire gt2_txprbsforceerr_in;
  wire [2:0]gt2_txprbssel_in;
  wire [4:0]gt2_txprecursor_in;
  wire gt2_txresetdone_out;
  wire [1:0]gt2_txsysclksel_in;
  wire gt2_txuserrdy_in;
  wire gt2_txuserrdy_in10_out;
  wire gt2_txusrclk2_in;
  wire gt2_txusrclk_in;
  wire gt3_cpllfbclklost_out;
  wire gt3_cplllock_out;
  wire gt3_cplllockdetclk_in;
  wire gt3_cpllpd_in;
  wire gt3_cpllreset_in;
  wire [7:0]gt3_dmonitorout_out;
  wire [8:0]gt3_drpaddr_in;
  wire gt3_drpclk_in;
  wire [15:0]gt3_drpdi_in;
  wire [15:0]gt3_drpdo_out;
  wire gt3_drpen_in;
  wire gt3_drprdy_out;
  wire gt3_drpwe_in;
  wire gt3_eyescandataerror_out;
  wire gt3_eyescanreset_in;
  wire gt3_eyescantrigger_in;
  wire gt3_gtnorthrefclk0_in;
  wire gt3_gtnorthrefclk1_in;
  wire gt3_gtrefclk0_in;
  wire gt3_gtrefclk1_in;
  wire gt3_gtrxreset_in;
  wire gt3_gtrxreset_in13_out;
  wire gt3_gtsouthrefclk0_in;
  wire gt3_gtsouthrefclk1_in;
  wire gt3_gttxreset_in;
  wire gt3_gttxreset_in12_out;
  wire gt3_gtxrxn_in;
  wire gt3_gtxrxp_in;
  wire gt3_gtxtxn_out;
  wire gt3_gtxtxp_out;
  wire [2:0]gt3_loopback_in;
  wire gt3_rx_cdrlock_counter;
  wire \gt3_rx_cdrlock_counter[0]_i_1_n_0 ;
  wire \gt3_rx_cdrlock_counter[8]_i_2_n_0 ;
  wire \gt3_rx_cdrlock_counter[9]_i_3_n_0 ;
  wire [9:0]gt3_rx_cdrlock_counter_reg__0;
  wire gt3_rx_cdrlocked_i_2_n_0;
  wire gt3_rx_cdrlocked_reg_n_0;
  wire gt3_rxbufreset_in;
  wire [2:0]gt3_rxbufstatus_out;
  wire gt3_rxbyteisaligned_out;
  wire gt3_rxbyterealign_out;
  wire gt3_rxcdrhold_in;
  wire [3:0]gt3_rxchariscomma_out;
  wire [3:0]gt3_rxcharisk_out;
  wire gt3_rxcommadet_out;
  wire [31:0]gt3_rxdata_out;
  wire gt3_rxdfelpmreset_in;
  wire [3:0]gt3_rxdisperr_out;
  wire gt3_rxlpmen_in;
  wire gt3_rxmcommaalignen_in;
  wire [6:0]gt3_rxmonitorout_out;
  wire [1:0]gt3_rxmonitorsel_in;
  wire [3:0]gt3_rxnotintable_out;
  wire gt3_rxoutclk_out;
  wire gt3_rxoutclkfabric_out;
  wire gt3_rxpcommaalignen_in;
  wire gt3_rxpcsreset_in;
  wire [1:0]gt3_rxpd_in;
  wire gt3_rxpmareset_in;
  wire gt3_rxpolarity_in;
  wire gt3_rxprbscntreset_in;
  wire gt3_rxprbserr_out;
  wire [2:0]gt3_rxprbssel_in;
  wire gt3_rxresetdone_out;
  wire [2:0]gt3_rxstatus_out;
  wire [1:0]gt3_rxsysclksel_in;
  wire gt3_rxuserrdy_in;
  wire gt3_rxuserrdy_in9_out;
  wire gt3_rxusrclk2_in;
  wire gt3_rxusrclk_in;
  wire [1:0]gt3_txbufstatus_out;
  wire [3:0]gt3_txcharisk_in;
  wire [31:0]gt3_txdata_in;
  wire [3:0]gt3_txdiffctrl_in;
  wire gt3_txinhibit_in;
  wire gt3_txoutclk_out;
  wire gt3_txoutclkfabric_out;
  wire gt3_txoutclkpcs_out;
  wire gt3_txpcsreset_in;
  wire [1:0]gt3_txpd_in;
  wire gt3_txpmareset_in;
  wire gt3_txpolarity_in;
  wire [4:0]gt3_txpostcursor_in;
  wire gt3_txprbsforceerr_in;
  wire [2:0]gt3_txprbssel_in;
  wire [4:0]gt3_txprecursor_in;
  wire gt3_txresetdone_out;
  wire [1:0]gt3_txsysclksel_in;
  wire gt3_txuserrdy_in;
  wire gt3_txuserrdy_in8_out;
  wire gt3_txusrclk2_in;
  wire gt3_txusrclk_in;
  wire gt4_cpllfbclklost_out;
  wire gt4_cplllock_out;
  wire gt4_cplllockdetclk_in;
  wire gt4_cpllpd_in;
  wire gt4_cpllreset_in;
  wire [7:0]gt4_dmonitorout_out;
  wire [8:0]gt4_drpaddr_in;
  wire gt4_drpclk_in;
  wire [15:0]gt4_drpdi_in;
  wire [15:0]gt4_drpdo_out;
  wire gt4_drpen_in;
  wire gt4_drprdy_out;
  wire gt4_drpwe_in;
  wire gt4_eyescandataerror_out;
  wire gt4_eyescanreset_in;
  wire gt4_eyescantrigger_in;
  wire gt4_gtnorthrefclk0_in;
  wire gt4_gtnorthrefclk1_in;
  wire gt4_gtrefclk0_in;
  wire gt4_gtrefclk1_in;
  wire gt4_gtrxreset_in;
  wire gt4_gtrxreset_in10_out;
  wire gt4_gtsouthrefclk0_in;
  wire gt4_gtsouthrefclk1_in;
  wire gt4_gttxreset_in;
  wire gt4_gttxreset_in9_out;
  wire gt4_gtxrxn_in;
  wire gt4_gtxrxp_in;
  wire gt4_gtxtxn_out;
  wire gt4_gtxtxp_out;
  wire [2:0]gt4_loopback_in;
  wire gt4_rx_cdrlock_counter;
  wire \gt4_rx_cdrlock_counter[0]_i_1_n_0 ;
  wire \gt4_rx_cdrlock_counter[8]_i_2_n_0 ;
  wire \gt4_rx_cdrlock_counter[9]_i_3_n_0 ;
  wire [9:0]gt4_rx_cdrlock_counter_reg__0;
  wire gt4_rx_cdrlocked_i_2_n_0;
  wire gt4_rx_cdrlocked_reg_n_0;
  wire gt4_rxbufreset_in;
  wire [2:0]gt4_rxbufstatus_out;
  wire gt4_rxbyteisaligned_out;
  wire gt4_rxbyterealign_out;
  wire gt4_rxcdrhold_in;
  wire [3:0]gt4_rxchariscomma_out;
  wire [3:0]gt4_rxcharisk_out;
  wire gt4_rxcommadet_out;
  wire [31:0]gt4_rxdata_out;
  wire gt4_rxdfelpmreset_in;
  wire [3:0]gt4_rxdisperr_out;
  wire gt4_rxlpmen_in;
  wire gt4_rxmcommaalignen_in;
  wire [6:0]gt4_rxmonitorout_out;
  wire [1:0]gt4_rxmonitorsel_in;
  wire [3:0]gt4_rxnotintable_out;
  wire gt4_rxoutclk_out;
  wire gt4_rxoutclkfabric_out;
  wire gt4_rxpcommaalignen_in;
  wire gt4_rxpcsreset_in;
  wire [1:0]gt4_rxpd_in;
  wire gt4_rxpmareset_in;
  wire gt4_rxpolarity_in;
  wire gt4_rxprbscntreset_in;
  wire gt4_rxprbserr_out;
  wire [2:0]gt4_rxprbssel_in;
  wire gt4_rxresetdone_out;
  wire [2:0]gt4_rxstatus_out;
  wire [1:0]gt4_rxsysclksel_in;
  wire gt4_rxuserrdy_in;
  wire gt4_rxuserrdy_in7_out;
  wire gt4_rxusrclk2_in;
  wire gt4_rxusrclk_in;
  wire [1:0]gt4_txbufstatus_out;
  wire [3:0]gt4_txcharisk_in;
  wire [31:0]gt4_txdata_in;
  wire [3:0]gt4_txdiffctrl_in;
  wire gt4_txinhibit_in;
  wire gt4_txoutclk_out;
  wire gt4_txoutclkfabric_out;
  wire gt4_txoutclkpcs_out;
  wire gt4_txpcsreset_in;
  wire [1:0]gt4_txpd_in;
  wire gt4_txpmareset_in;
  wire gt4_txpolarity_in;
  wire [4:0]gt4_txpostcursor_in;
  wire gt4_txprbsforceerr_in;
  wire [2:0]gt4_txprbssel_in;
  wire [4:0]gt4_txprecursor_in;
  wire gt4_txresetdone_out;
  wire [1:0]gt4_txsysclksel_in;
  wire gt4_txuserrdy_in;
  wire gt4_txuserrdy_in6_out;
  wire gt4_txusrclk2_in;
  wire gt4_txusrclk_in;
  wire gt5_cpllfbclklost_out;
  wire gt5_cplllock_out;
  wire gt5_cplllockdetclk_in;
  wire gt5_cpllpd_in;
  wire gt5_cpllreset_in;
  wire [7:0]gt5_dmonitorout_out;
  wire [8:0]gt5_drpaddr_in;
  wire gt5_drpclk_in;
  wire [15:0]gt5_drpdi_in;
  wire [15:0]gt5_drpdo_out;
  wire gt5_drpen_in;
  wire gt5_drprdy_out;
  wire gt5_drpwe_in;
  wire gt5_eyescandataerror_out;
  wire gt5_eyescanreset_in;
  wire gt5_eyescantrigger_in;
  wire gt5_gtnorthrefclk0_in;
  wire gt5_gtnorthrefclk1_in;
  wire gt5_gtrefclk0_in;
  wire gt5_gtrefclk1_in;
  wire gt5_gtrxreset_in;
  wire gt5_gtrxreset_in7_out;
  wire gt5_gtsouthrefclk0_in;
  wire gt5_gtsouthrefclk1_in;
  wire gt5_gttxreset_in;
  wire gt5_gttxreset_in6_out;
  wire gt5_gtxrxn_in;
  wire gt5_gtxrxp_in;
  wire gt5_gtxtxn_out;
  wire gt5_gtxtxp_out;
  wire [2:0]gt5_loopback_in;
  wire gt5_rx_cdrlock_counter;
  wire \gt5_rx_cdrlock_counter[0]_i_1_n_0 ;
  wire \gt5_rx_cdrlock_counter[8]_i_2_n_0 ;
  wire \gt5_rx_cdrlock_counter[9]_i_3_n_0 ;
  wire [9:0]gt5_rx_cdrlock_counter_reg__0;
  wire gt5_rx_cdrlocked_i_2_n_0;
  wire gt5_rx_cdrlocked_reg_n_0;
  wire gt5_rxbufreset_in;
  wire [2:0]gt5_rxbufstatus_out;
  wire gt5_rxbyteisaligned_out;
  wire gt5_rxbyterealign_out;
  wire gt5_rxcdrhold_in;
  wire [3:0]gt5_rxchariscomma_out;
  wire [3:0]gt5_rxcharisk_out;
  wire gt5_rxcommadet_out;
  wire [31:0]gt5_rxdata_out;
  wire gt5_rxdfelpmreset_in;
  wire [3:0]gt5_rxdisperr_out;
  wire gt5_rxlpmen_in;
  wire gt5_rxmcommaalignen_in;
  wire [6:0]gt5_rxmonitorout_out;
  wire [1:0]gt5_rxmonitorsel_in;
  wire [3:0]gt5_rxnotintable_out;
  wire gt5_rxoutclk_out;
  wire gt5_rxoutclkfabric_out;
  wire gt5_rxpcommaalignen_in;
  wire gt5_rxpcsreset_in;
  wire [1:0]gt5_rxpd_in;
  wire gt5_rxpmareset_in;
  wire gt5_rxpolarity_in;
  wire gt5_rxprbscntreset_in;
  wire gt5_rxprbserr_out;
  wire [2:0]gt5_rxprbssel_in;
  wire gt5_rxresetdone_out;
  wire [2:0]gt5_rxstatus_out;
  wire [1:0]gt5_rxsysclksel_in;
  wire gt5_rxuserrdy_in;
  wire gt5_rxuserrdy_in5_out;
  wire gt5_rxusrclk2_in;
  wire gt5_rxusrclk_in;
  wire [1:0]gt5_txbufstatus_out;
  wire [3:0]gt5_txcharisk_in;
  wire [31:0]gt5_txdata_in;
  wire [3:0]gt5_txdiffctrl_in;
  wire gt5_txinhibit_in;
  wire gt5_txoutclk_out;
  wire gt5_txoutclkfabric_out;
  wire gt5_txoutclkpcs_out;
  wire gt5_txpcsreset_in;
  wire [1:0]gt5_txpd_in;
  wire gt5_txpmareset_in;
  wire gt5_txpolarity_in;
  wire [4:0]gt5_txpostcursor_in;
  wire gt5_txprbsforceerr_in;
  wire [2:0]gt5_txprbssel_in;
  wire [4:0]gt5_txprecursor_in;
  wire gt5_txresetdone_out;
  wire [1:0]gt5_txsysclksel_in;
  wire gt5_txuserrdy_in;
  wire gt5_txuserrdy_in4_out;
  wire gt5_txusrclk2_in;
  wire gt5_txusrclk_in;
  wire gt6_cpllfbclklost_out;
  wire gt6_cplllock_out;
  wire gt6_cplllockdetclk_in;
  wire gt6_cpllpd_in;
  wire gt6_cpllreset_in;
  wire [7:0]gt6_dmonitorout_out;
  wire [8:0]gt6_drpaddr_in;
  wire gt6_drpclk_in;
  wire [15:0]gt6_drpdi_in;
  wire [15:0]gt6_drpdo_out;
  wire gt6_drpen_in;
  wire gt6_drprdy_out;
  wire gt6_drpwe_in;
  wire gt6_eyescandataerror_out;
  wire gt6_eyescanreset_in;
  wire gt6_eyescantrigger_in;
  wire gt6_gtnorthrefclk0_in;
  wire gt6_gtnorthrefclk1_in;
  wire gt6_gtrefclk0_in;
  wire gt6_gtrefclk1_in;
  wire gt6_gtrxreset_in;
  wire gt6_gtrxreset_in4_out;
  wire gt6_gtsouthrefclk0_in;
  wire gt6_gtsouthrefclk1_in;
  wire gt6_gttxreset_in;
  wire gt6_gttxreset_in3_out;
  wire gt6_gtxrxn_in;
  wire gt6_gtxrxp_in;
  wire gt6_gtxtxn_out;
  wire gt6_gtxtxp_out;
  wire [2:0]gt6_loopback_in;
  wire gt6_rx_cdrlock_counter;
  wire \gt6_rx_cdrlock_counter[0]_i_1_n_0 ;
  wire \gt6_rx_cdrlock_counter[8]_i_2_n_0 ;
  wire \gt6_rx_cdrlock_counter[9]_i_3_n_0 ;
  wire [9:0]gt6_rx_cdrlock_counter_reg__0;
  wire gt6_rx_cdrlocked_i_2_n_0;
  wire gt6_rx_cdrlocked_reg_n_0;
  wire gt6_rxbufreset_in;
  wire [2:0]gt6_rxbufstatus_out;
  wire gt6_rxbyteisaligned_out;
  wire gt6_rxbyterealign_out;
  wire gt6_rxcdrhold_in;
  wire [3:0]gt6_rxchariscomma_out;
  wire [3:0]gt6_rxcharisk_out;
  wire gt6_rxcommadet_out;
  wire [31:0]gt6_rxdata_out;
  wire gt6_rxdfelpmreset_in;
  wire [3:0]gt6_rxdisperr_out;
  wire gt6_rxlpmen_in;
  wire gt6_rxmcommaalignen_in;
  wire [6:0]gt6_rxmonitorout_out;
  wire [1:0]gt6_rxmonitorsel_in;
  wire [3:0]gt6_rxnotintable_out;
  wire gt6_rxoutclk_out;
  wire gt6_rxoutclkfabric_out;
  wire gt6_rxpcommaalignen_in;
  wire gt6_rxpcsreset_in;
  wire [1:0]gt6_rxpd_in;
  wire gt6_rxpmareset_in;
  wire gt6_rxpolarity_in;
  wire gt6_rxprbscntreset_in;
  wire gt6_rxprbserr_out;
  wire [2:0]gt6_rxprbssel_in;
  wire gt6_rxresetdone_out;
  wire [2:0]gt6_rxstatus_out;
  wire [1:0]gt6_rxsysclksel_in;
  wire gt6_rxuserrdy_in;
  wire gt6_rxuserrdy_in3_out;
  wire gt6_rxusrclk2_in;
  wire gt6_rxusrclk_in;
  wire [1:0]gt6_txbufstatus_out;
  wire [3:0]gt6_txcharisk_in;
  wire [31:0]gt6_txdata_in;
  wire [3:0]gt6_txdiffctrl_in;
  wire gt6_txinhibit_in;
  wire gt6_txoutclk_out;
  wire gt6_txoutclkfabric_out;
  wire gt6_txoutclkpcs_out;
  wire gt6_txpcsreset_in;
  wire [1:0]gt6_txpd_in;
  wire gt6_txpmareset_in;
  wire gt6_txpolarity_in;
  wire [4:0]gt6_txpostcursor_in;
  wire gt6_txprbsforceerr_in;
  wire [2:0]gt6_txprbssel_in;
  wire [4:0]gt6_txprecursor_in;
  wire gt6_txresetdone_out;
  wire [1:0]gt6_txsysclksel_in;
  wire gt6_txuserrdy_in;
  wire gt6_txuserrdy_in2_out;
  wire gt6_txusrclk2_in;
  wire gt6_txusrclk_in;
  wire gt7_cpllfbclklost_out;
  wire gt7_cplllock_out;
  wire gt7_cplllockdetclk_in;
  wire gt7_cpllpd_in;
  wire gt7_cpllreset_in;
  wire [7:0]gt7_dmonitorout_out;
  wire [8:0]gt7_drpaddr_in;
  wire gt7_drpclk_in;
  wire [15:0]gt7_drpdi_in;
  wire [15:0]gt7_drpdo_out;
  wire gt7_drpen_in;
  wire gt7_drprdy_out;
  wire gt7_drpwe_in;
  wire gt7_eyescandataerror_out;
  wire gt7_eyescanreset_in;
  wire gt7_eyescantrigger_in;
  wire gt7_gtnorthrefclk0_in;
  wire gt7_gtnorthrefclk1_in;
  wire gt7_gtrefclk0_in;
  wire gt7_gtrefclk1_in;
  wire gt7_gtrxreset_in;
  wire gt7_gtrxreset_in1_out;
  wire gt7_gtsouthrefclk0_in;
  wire gt7_gtsouthrefclk1_in;
  wire gt7_gttxreset_in;
  wire gt7_gttxreset_in0_out;
  wire gt7_gtxrxn_in;
  wire gt7_gtxrxp_in;
  wire gt7_gtxtxn_out;
  wire gt7_gtxtxp_out;
  wire [2:0]gt7_loopback_in;
  wire gt7_rx_cdrlock_counter;
  wire \gt7_rx_cdrlock_counter[0]_i_1_n_0 ;
  wire \gt7_rx_cdrlock_counter[8]_i_2_n_0 ;
  wire \gt7_rx_cdrlock_counter[9]_i_3_n_0 ;
  wire [9:0]gt7_rx_cdrlock_counter_reg__0;
  wire gt7_rx_cdrlocked_i_2_n_0;
  wire gt7_rx_cdrlocked_reg_n_0;
  wire gt7_rxbufreset_in;
  wire [2:0]gt7_rxbufstatus_out;
  wire gt7_rxbyteisaligned_out;
  wire gt7_rxbyterealign_out;
  wire gt7_rxcdrhold_in;
  wire [3:0]gt7_rxchariscomma_out;
  wire [3:0]gt7_rxcharisk_out;
  wire gt7_rxcommadet_out;
  wire [31:0]gt7_rxdata_out;
  wire gt7_rxdfelpmreset_in;
  wire [3:0]gt7_rxdisperr_out;
  wire gt7_rxlpmen_in;
  wire gt7_rxmcommaalignen_in;
  wire [6:0]gt7_rxmonitorout_out;
  wire [1:0]gt7_rxmonitorsel_in;
  wire [3:0]gt7_rxnotintable_out;
  wire gt7_rxoutclk_out;
  wire gt7_rxoutclkfabric_out;
  wire gt7_rxpcommaalignen_in;
  wire gt7_rxpcsreset_in;
  wire [1:0]gt7_rxpd_in;
  wire gt7_rxpmareset_in;
  wire gt7_rxpolarity_in;
  wire gt7_rxprbscntreset_in;
  wire gt7_rxprbserr_out;
  wire [2:0]gt7_rxprbssel_in;
  wire gt7_rxresetdone_out;
  wire [2:0]gt7_rxstatus_out;
  wire [1:0]gt7_rxsysclksel_in;
  wire gt7_rxuserrdy_in;
  wire gt7_rxuserrdy_in1_out;
  wire gt7_rxusrclk2_in;
  wire gt7_rxusrclk_in;
  wire [1:0]gt7_txbufstatus_out;
  wire [3:0]gt7_txcharisk_in;
  wire [31:0]gt7_txdata_in;
  wire [3:0]gt7_txdiffctrl_in;
  wire gt7_txinhibit_in;
  wire gt7_txoutclk_out;
  wire gt7_txoutclkfabric_out;
  wire gt7_txoutclkpcs_out;
  wire gt7_txpcsreset_in;
  wire [1:0]gt7_txpd_in;
  wire gt7_txpmareset_in;
  wire gt7_txpolarity_in;
  wire [4:0]gt7_txpostcursor_in;
  wire gt7_txprbsforceerr_in;
  wire [2:0]gt7_txprbssel_in;
  wire [4:0]gt7_txprecursor_in;
  wire gt7_txresetdone_out;
  wire [1:0]gt7_txsysclksel_in;
  wire gt7_txuserrdy_in;
  wire gt7_txuserrdy_in0_out;
  wire gt7_txusrclk2_in;
  wire gt7_txusrclk_in;
  wire gt_rx_qpllreset_t;
  wire gt_rxresetfsm_i_n_12;
  wire gt_rxresetfsm_i_n_13;
  wire gt_rxresetfsm_i_n_14;
  wire gt_rxresetfsm_i_n_15;
  wire gt_rxresetfsm_i_n_16;
  wire gt_rxresetfsm_i_n_17;
  wire gt_rxresetfsm_i_n_18;
  wire gt_rxresetfsm_i_n_19;
  wire gt_tx_cpllreset_t;
  wire [9:1]p_0_in;
  wire [9:1]p_0_in__0;
  wire [9:1]p_0_in__1;
  wire [9:1]p_0_in__2;
  wire [9:1]p_0_in__3;
  wire [9:1]p_0_in__4;
  wire [9:1]p_0_in__5;
  wire [9:1]p_0_in__6;

  assign GT1_QPLLRESET_OUT = GT0_QPLLRESET_OUT;
  LUT1 #(
    .INIT(2'h1)) 
    \gt0_rx_cdrlock_counter[0]_i_1 
       (.I0(gt0_rx_cdrlock_counter_reg__0[0]),
        .O(\gt0_rx_cdrlock_counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gt0_rx_cdrlock_counter[1]_i_1 
       (.I0(gt0_rx_cdrlock_counter_reg__0[0]),
        .I1(gt0_rx_cdrlock_counter_reg__0[1]),
        .O(p_0_in__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gt0_rx_cdrlock_counter[2]_i_1 
       (.I0(gt0_rx_cdrlock_counter_reg__0[1]),
        .I1(gt0_rx_cdrlock_counter_reg__0[0]),
        .I2(gt0_rx_cdrlock_counter_reg__0[2]),
        .O(p_0_in__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gt0_rx_cdrlock_counter[3]_i_1 
       (.I0(gt0_rx_cdrlock_counter_reg__0[2]),
        .I1(gt0_rx_cdrlock_counter_reg__0[0]),
        .I2(gt0_rx_cdrlock_counter_reg__0[1]),
        .I3(gt0_rx_cdrlock_counter_reg__0[3]),
        .O(p_0_in__6[3]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gt0_rx_cdrlock_counter[4]_i_1 
       (.I0(gt0_rx_cdrlock_counter_reg__0[3]),
        .I1(gt0_rx_cdrlock_counter_reg__0[1]),
        .I2(gt0_rx_cdrlock_counter_reg__0[0]),
        .I3(gt0_rx_cdrlock_counter_reg__0[2]),
        .I4(gt0_rx_cdrlock_counter_reg__0[4]),
        .O(p_0_in__6[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gt0_rx_cdrlock_counter[5]_i_1 
       (.I0(gt0_rx_cdrlock_counter_reg__0[3]),
        .I1(gt0_rx_cdrlock_counter_reg__0[2]),
        .I2(gt0_rx_cdrlock_counter_reg__0[0]),
        .I3(gt0_rx_cdrlock_counter_reg__0[1]),
        .I4(gt0_rx_cdrlock_counter_reg__0[4]),
        .I5(gt0_rx_cdrlock_counter_reg__0[5]),
        .O(p_0_in__6[5]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gt0_rx_cdrlock_counter[6]_i_1 
       (.I0(gt0_rx_cdrlock_counter_reg__0[3]),
        .I1(gt0_rx_cdrlock_counter_reg__0[5]),
        .I2(\gt0_rx_cdrlock_counter[8]_i_2_n_0 ),
        .I3(gt0_rx_cdrlock_counter_reg__0[6]),
        .O(p_0_in__6[6]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gt0_rx_cdrlock_counter[7]_i_1 
       (.I0(gt0_rx_cdrlock_counter_reg__0[5]),
        .I1(gt0_rx_cdrlock_counter_reg__0[3]),
        .I2(gt0_rx_cdrlock_counter_reg__0[6]),
        .I3(\gt0_rx_cdrlock_counter[8]_i_2_n_0 ),
        .I4(gt0_rx_cdrlock_counter_reg__0[7]),
        .O(p_0_in__6[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gt0_rx_cdrlock_counter[8]_i_1 
       (.I0(gt0_rx_cdrlock_counter_reg__0[6]),
        .I1(gt0_rx_cdrlock_counter_reg__0[3]),
        .I2(gt0_rx_cdrlock_counter_reg__0[5]),
        .I3(gt0_rx_cdrlock_counter_reg__0[7]),
        .I4(\gt0_rx_cdrlock_counter[8]_i_2_n_0 ),
        .I5(gt0_rx_cdrlock_counter_reg__0[8]),
        .O(p_0_in__6[8]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gt0_rx_cdrlock_counter[8]_i_2 
       (.I0(gt0_rx_cdrlock_counter_reg__0[2]),
        .I1(gt0_rx_cdrlock_counter_reg__0[0]),
        .I2(gt0_rx_cdrlock_counter_reg__0[1]),
        .I3(gt0_rx_cdrlock_counter_reg__0[4]),
        .O(\gt0_rx_cdrlock_counter[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \gt0_rx_cdrlock_counter[9]_i_1 
       (.I0(gt0_rx_cdrlock_counter_reg__0[9]),
        .I1(gt0_rx_cdrlock_counter_reg__0[4]),
        .I2(gt0_rx_cdrlock_counter_reg__0[0]),
        .I3(gt0_rx_cdrlock_counter_reg__0[1]),
        .I4(\gt0_rx_cdrlock_counter[9]_i_3_n_0 ),
        .I5(gt0_rx_cdrlock_counter_reg__0[2]),
        .O(gt0_rx_cdrlock_counter));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \gt0_rx_cdrlock_counter[9]_i_2 
       (.I0(\gt0_rx_cdrlock_counter[9]_i_3_n_0 ),
        .I1(gt0_rx_cdrlock_counter_reg__0[2]),
        .I2(gt0_rx_cdrlock_counter_reg__0[0]),
        .I3(gt0_rx_cdrlock_counter_reg__0[1]),
        .I4(gt0_rx_cdrlock_counter_reg__0[4]),
        .I5(gt0_rx_cdrlock_counter_reg__0[9]),
        .O(p_0_in__6[9]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \gt0_rx_cdrlock_counter[9]_i_3 
       (.I0(gt0_rx_cdrlock_counter_reg__0[7]),
        .I1(gt0_rx_cdrlock_counter_reg__0[5]),
        .I2(gt0_rx_cdrlock_counter_reg__0[3]),
        .I3(gt0_rx_cdrlock_counter_reg__0[6]),
        .I4(gt0_rx_cdrlock_counter_reg__0[8]),
        .O(\gt0_rx_cdrlock_counter[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[0] 
       (.C(SYSCLK_IN),
        .CE(gt0_rx_cdrlock_counter),
        .D(\gt0_rx_cdrlock_counter[0]_i_1_n_0 ),
        .Q(gt0_rx_cdrlock_counter_reg__0[0]),
        .R(gt0_gtrxreset_in22_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[1] 
       (.C(SYSCLK_IN),
        .CE(gt0_rx_cdrlock_counter),
        .D(p_0_in__6[1]),
        .Q(gt0_rx_cdrlock_counter_reg__0[1]),
        .R(gt0_gtrxreset_in22_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[2] 
       (.C(SYSCLK_IN),
        .CE(gt0_rx_cdrlock_counter),
        .D(p_0_in__6[2]),
        .Q(gt0_rx_cdrlock_counter_reg__0[2]),
        .R(gt0_gtrxreset_in22_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[3] 
       (.C(SYSCLK_IN),
        .CE(gt0_rx_cdrlock_counter),
        .D(p_0_in__6[3]),
        .Q(gt0_rx_cdrlock_counter_reg__0[3]),
        .R(gt0_gtrxreset_in22_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[4] 
       (.C(SYSCLK_IN),
        .CE(gt0_rx_cdrlock_counter),
        .D(p_0_in__6[4]),
        .Q(gt0_rx_cdrlock_counter_reg__0[4]),
        .R(gt0_gtrxreset_in22_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[5] 
       (.C(SYSCLK_IN),
        .CE(gt0_rx_cdrlock_counter),
        .D(p_0_in__6[5]),
        .Q(gt0_rx_cdrlock_counter_reg__0[5]),
        .R(gt0_gtrxreset_in22_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[6] 
       (.C(SYSCLK_IN),
        .CE(gt0_rx_cdrlock_counter),
        .D(p_0_in__6[6]),
        .Q(gt0_rx_cdrlock_counter_reg__0[6]),
        .R(gt0_gtrxreset_in22_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[7] 
       (.C(SYSCLK_IN),
        .CE(gt0_rx_cdrlock_counter),
        .D(p_0_in__6[7]),
        .Q(gt0_rx_cdrlock_counter_reg__0[7]),
        .R(gt0_gtrxreset_in22_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[8] 
       (.C(SYSCLK_IN),
        .CE(gt0_rx_cdrlock_counter),
        .D(p_0_in__6[8]),
        .Q(gt0_rx_cdrlock_counter_reg__0[8]),
        .R(gt0_gtrxreset_in22_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt0_rx_cdrlock_counter_reg[9] 
       (.C(SYSCLK_IN),
        .CE(gt0_rx_cdrlock_counter),
        .D(p_0_in__6[9]),
        .Q(gt0_rx_cdrlock_counter_reg__0[9]),
        .R(gt0_gtrxreset_in22_out));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    gt0_rx_cdrlocked_i_2
       (.I0(gt0_rx_cdrlock_counter_reg__0[0]),
        .I1(gt0_rx_cdrlock_counter_reg__0[1]),
        .I2(gt0_rx_cdrlock_counter_reg__0[2]),
        .I3(gt0_rx_cdrlock_counter_reg__0[4]),
        .I4(gt0_rx_cdrlock_counter_reg__0[9]),
        .O(gt0_rx_cdrlocked_i_2_n_0));
  FDRE gt0_rx_cdrlocked_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt_rxresetfsm_i_n_19),
        .Q(gt0_rx_cdrlocked_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gt1_rx_cdrlock_counter[0]_i_1 
       (.I0(gt1_rx_cdrlock_counter_reg__0[0]),
        .O(\gt1_rx_cdrlock_counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gt1_rx_cdrlock_counter[1]_i_1 
       (.I0(gt1_rx_cdrlock_counter_reg__0[0]),
        .I1(gt1_rx_cdrlock_counter_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gt1_rx_cdrlock_counter[2]_i_1 
       (.I0(gt1_rx_cdrlock_counter_reg__0[1]),
        .I1(gt1_rx_cdrlock_counter_reg__0[0]),
        .I2(gt1_rx_cdrlock_counter_reg__0[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gt1_rx_cdrlock_counter[3]_i_1 
       (.I0(gt1_rx_cdrlock_counter_reg__0[2]),
        .I1(gt1_rx_cdrlock_counter_reg__0[0]),
        .I2(gt1_rx_cdrlock_counter_reg__0[1]),
        .I3(gt1_rx_cdrlock_counter_reg__0[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gt1_rx_cdrlock_counter[4]_i_1 
       (.I0(gt1_rx_cdrlock_counter_reg__0[3]),
        .I1(gt1_rx_cdrlock_counter_reg__0[1]),
        .I2(gt1_rx_cdrlock_counter_reg__0[0]),
        .I3(gt1_rx_cdrlock_counter_reg__0[2]),
        .I4(gt1_rx_cdrlock_counter_reg__0[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gt1_rx_cdrlock_counter[5]_i_1 
       (.I0(gt1_rx_cdrlock_counter_reg__0[3]),
        .I1(gt1_rx_cdrlock_counter_reg__0[2]),
        .I2(gt1_rx_cdrlock_counter_reg__0[0]),
        .I3(gt1_rx_cdrlock_counter_reg__0[1]),
        .I4(gt1_rx_cdrlock_counter_reg__0[4]),
        .I5(gt1_rx_cdrlock_counter_reg__0[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gt1_rx_cdrlock_counter[6]_i_1 
       (.I0(gt1_rx_cdrlock_counter_reg__0[3]),
        .I1(gt1_rx_cdrlock_counter_reg__0[5]),
        .I2(\gt1_rx_cdrlock_counter[8]_i_2_n_0 ),
        .I3(gt1_rx_cdrlock_counter_reg__0[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gt1_rx_cdrlock_counter[7]_i_1 
       (.I0(gt1_rx_cdrlock_counter_reg__0[5]),
        .I1(gt1_rx_cdrlock_counter_reg__0[3]),
        .I2(gt1_rx_cdrlock_counter_reg__0[6]),
        .I3(\gt1_rx_cdrlock_counter[8]_i_2_n_0 ),
        .I4(gt1_rx_cdrlock_counter_reg__0[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gt1_rx_cdrlock_counter[8]_i_1 
       (.I0(gt1_rx_cdrlock_counter_reg__0[6]),
        .I1(gt1_rx_cdrlock_counter_reg__0[3]),
        .I2(gt1_rx_cdrlock_counter_reg__0[5]),
        .I3(gt1_rx_cdrlock_counter_reg__0[7]),
        .I4(\gt1_rx_cdrlock_counter[8]_i_2_n_0 ),
        .I5(gt1_rx_cdrlock_counter_reg__0[8]),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gt1_rx_cdrlock_counter[8]_i_2 
       (.I0(gt1_rx_cdrlock_counter_reg__0[2]),
        .I1(gt1_rx_cdrlock_counter_reg__0[0]),
        .I2(gt1_rx_cdrlock_counter_reg__0[1]),
        .I3(gt1_rx_cdrlock_counter_reg__0[4]),
        .O(\gt1_rx_cdrlock_counter[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \gt1_rx_cdrlock_counter[9]_i_1 
       (.I0(gt1_rx_cdrlock_counter_reg__0[9]),
        .I1(gt1_rx_cdrlock_counter_reg__0[4]),
        .I2(gt1_rx_cdrlock_counter_reg__0[0]),
        .I3(gt1_rx_cdrlock_counter_reg__0[1]),
        .I4(\gt1_rx_cdrlock_counter[9]_i_3_n_0 ),
        .I5(gt1_rx_cdrlock_counter_reg__0[2]),
        .O(gt1_rx_cdrlock_counter));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \gt1_rx_cdrlock_counter[9]_i_2 
       (.I0(\gt1_rx_cdrlock_counter[9]_i_3_n_0 ),
        .I1(gt1_rx_cdrlock_counter_reg__0[2]),
        .I2(gt1_rx_cdrlock_counter_reg__0[0]),
        .I3(gt1_rx_cdrlock_counter_reg__0[1]),
        .I4(gt1_rx_cdrlock_counter_reg__0[4]),
        .I5(gt1_rx_cdrlock_counter_reg__0[9]),
        .O(p_0_in[9]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \gt1_rx_cdrlock_counter[9]_i_3 
       (.I0(gt1_rx_cdrlock_counter_reg__0[7]),
        .I1(gt1_rx_cdrlock_counter_reg__0[5]),
        .I2(gt1_rx_cdrlock_counter_reg__0[3]),
        .I3(gt1_rx_cdrlock_counter_reg__0[6]),
        .I4(gt1_rx_cdrlock_counter_reg__0[8]),
        .O(\gt1_rx_cdrlock_counter[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[0] 
       (.C(SYSCLK_IN),
        .CE(gt1_rx_cdrlock_counter),
        .D(\gt1_rx_cdrlock_counter[0]_i_1_n_0 ),
        .Q(gt1_rx_cdrlock_counter_reg__0[0]),
        .R(gt1_gtrxreset_in19_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[1] 
       (.C(SYSCLK_IN),
        .CE(gt1_rx_cdrlock_counter),
        .D(p_0_in[1]),
        .Q(gt1_rx_cdrlock_counter_reg__0[1]),
        .R(gt1_gtrxreset_in19_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[2] 
       (.C(SYSCLK_IN),
        .CE(gt1_rx_cdrlock_counter),
        .D(p_0_in[2]),
        .Q(gt1_rx_cdrlock_counter_reg__0[2]),
        .R(gt1_gtrxreset_in19_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[3] 
       (.C(SYSCLK_IN),
        .CE(gt1_rx_cdrlock_counter),
        .D(p_0_in[3]),
        .Q(gt1_rx_cdrlock_counter_reg__0[3]),
        .R(gt1_gtrxreset_in19_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[4] 
       (.C(SYSCLK_IN),
        .CE(gt1_rx_cdrlock_counter),
        .D(p_0_in[4]),
        .Q(gt1_rx_cdrlock_counter_reg__0[4]),
        .R(gt1_gtrxreset_in19_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[5] 
       (.C(SYSCLK_IN),
        .CE(gt1_rx_cdrlock_counter),
        .D(p_0_in[5]),
        .Q(gt1_rx_cdrlock_counter_reg__0[5]),
        .R(gt1_gtrxreset_in19_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[6] 
       (.C(SYSCLK_IN),
        .CE(gt1_rx_cdrlock_counter),
        .D(p_0_in[6]),
        .Q(gt1_rx_cdrlock_counter_reg__0[6]),
        .R(gt1_gtrxreset_in19_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[7] 
       (.C(SYSCLK_IN),
        .CE(gt1_rx_cdrlock_counter),
        .D(p_0_in[7]),
        .Q(gt1_rx_cdrlock_counter_reg__0[7]),
        .R(gt1_gtrxreset_in19_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[8] 
       (.C(SYSCLK_IN),
        .CE(gt1_rx_cdrlock_counter),
        .D(p_0_in[8]),
        .Q(gt1_rx_cdrlock_counter_reg__0[8]),
        .R(gt1_gtrxreset_in19_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt1_rx_cdrlock_counter_reg[9] 
       (.C(SYSCLK_IN),
        .CE(gt1_rx_cdrlock_counter),
        .D(p_0_in[9]),
        .Q(gt1_rx_cdrlock_counter_reg__0[9]),
        .R(gt1_gtrxreset_in19_out));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    gt1_rx_cdrlocked_i_2
       (.I0(gt1_rx_cdrlock_counter_reg__0[0]),
        .I1(gt1_rx_cdrlock_counter_reg__0[1]),
        .I2(gt1_rx_cdrlock_counter_reg__0[2]),
        .I3(gt1_rx_cdrlock_counter_reg__0[4]),
        .I4(gt1_rx_cdrlock_counter_reg__0[9]),
        .O(gt1_rx_cdrlocked_i_2_n_0));
  FDRE gt1_rx_cdrlocked_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt_rxresetfsm_i_n_12),
        .Q(gt1_rx_cdrlocked_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gt2_rx_cdrlock_counter[0]_i_1 
       (.I0(gt2_rx_cdrlock_counter_reg__0[0]),
        .O(\gt2_rx_cdrlock_counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gt2_rx_cdrlock_counter[1]_i_1 
       (.I0(gt2_rx_cdrlock_counter_reg__0[0]),
        .I1(gt2_rx_cdrlock_counter_reg__0[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gt2_rx_cdrlock_counter[2]_i_1 
       (.I0(gt2_rx_cdrlock_counter_reg__0[1]),
        .I1(gt2_rx_cdrlock_counter_reg__0[0]),
        .I2(gt2_rx_cdrlock_counter_reg__0[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gt2_rx_cdrlock_counter[3]_i_1 
       (.I0(gt2_rx_cdrlock_counter_reg__0[2]),
        .I1(gt2_rx_cdrlock_counter_reg__0[0]),
        .I2(gt2_rx_cdrlock_counter_reg__0[1]),
        .I3(gt2_rx_cdrlock_counter_reg__0[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gt2_rx_cdrlock_counter[4]_i_1 
       (.I0(gt2_rx_cdrlock_counter_reg__0[3]),
        .I1(gt2_rx_cdrlock_counter_reg__0[1]),
        .I2(gt2_rx_cdrlock_counter_reg__0[0]),
        .I3(gt2_rx_cdrlock_counter_reg__0[2]),
        .I4(gt2_rx_cdrlock_counter_reg__0[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gt2_rx_cdrlock_counter[5]_i_1 
       (.I0(gt2_rx_cdrlock_counter_reg__0[3]),
        .I1(gt2_rx_cdrlock_counter_reg__0[2]),
        .I2(gt2_rx_cdrlock_counter_reg__0[0]),
        .I3(gt2_rx_cdrlock_counter_reg__0[1]),
        .I4(gt2_rx_cdrlock_counter_reg__0[4]),
        .I5(gt2_rx_cdrlock_counter_reg__0[5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gt2_rx_cdrlock_counter[6]_i_1 
       (.I0(gt2_rx_cdrlock_counter_reg__0[3]),
        .I1(gt2_rx_cdrlock_counter_reg__0[5]),
        .I2(\gt2_rx_cdrlock_counter[8]_i_2_n_0 ),
        .I3(gt2_rx_cdrlock_counter_reg__0[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gt2_rx_cdrlock_counter[7]_i_1 
       (.I0(gt2_rx_cdrlock_counter_reg__0[5]),
        .I1(gt2_rx_cdrlock_counter_reg__0[3]),
        .I2(gt2_rx_cdrlock_counter_reg__0[6]),
        .I3(\gt2_rx_cdrlock_counter[8]_i_2_n_0 ),
        .I4(gt2_rx_cdrlock_counter_reg__0[7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gt2_rx_cdrlock_counter[8]_i_1 
       (.I0(gt2_rx_cdrlock_counter_reg__0[6]),
        .I1(gt2_rx_cdrlock_counter_reg__0[3]),
        .I2(gt2_rx_cdrlock_counter_reg__0[5]),
        .I3(gt2_rx_cdrlock_counter_reg__0[7]),
        .I4(\gt2_rx_cdrlock_counter[8]_i_2_n_0 ),
        .I5(gt2_rx_cdrlock_counter_reg__0[8]),
        .O(p_0_in__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gt2_rx_cdrlock_counter[8]_i_2 
       (.I0(gt2_rx_cdrlock_counter_reg__0[2]),
        .I1(gt2_rx_cdrlock_counter_reg__0[0]),
        .I2(gt2_rx_cdrlock_counter_reg__0[1]),
        .I3(gt2_rx_cdrlock_counter_reg__0[4]),
        .O(\gt2_rx_cdrlock_counter[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \gt2_rx_cdrlock_counter[9]_i_1 
       (.I0(gt2_rx_cdrlock_counter_reg__0[9]),
        .I1(gt2_rx_cdrlock_counter_reg__0[4]),
        .I2(gt2_rx_cdrlock_counter_reg__0[0]),
        .I3(gt2_rx_cdrlock_counter_reg__0[1]),
        .I4(\gt2_rx_cdrlock_counter[9]_i_3_n_0 ),
        .I5(gt2_rx_cdrlock_counter_reg__0[2]),
        .O(gt2_rx_cdrlock_counter));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \gt2_rx_cdrlock_counter[9]_i_2 
       (.I0(\gt2_rx_cdrlock_counter[9]_i_3_n_0 ),
        .I1(gt2_rx_cdrlock_counter_reg__0[2]),
        .I2(gt2_rx_cdrlock_counter_reg__0[0]),
        .I3(gt2_rx_cdrlock_counter_reg__0[1]),
        .I4(gt2_rx_cdrlock_counter_reg__0[4]),
        .I5(gt2_rx_cdrlock_counter_reg__0[9]),
        .O(p_0_in__0[9]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \gt2_rx_cdrlock_counter[9]_i_3 
       (.I0(gt2_rx_cdrlock_counter_reg__0[7]),
        .I1(gt2_rx_cdrlock_counter_reg__0[5]),
        .I2(gt2_rx_cdrlock_counter_reg__0[3]),
        .I3(gt2_rx_cdrlock_counter_reg__0[6]),
        .I4(gt2_rx_cdrlock_counter_reg__0[8]),
        .O(\gt2_rx_cdrlock_counter[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[0] 
       (.C(SYSCLK_IN),
        .CE(gt2_rx_cdrlock_counter),
        .D(\gt2_rx_cdrlock_counter[0]_i_1_n_0 ),
        .Q(gt2_rx_cdrlock_counter_reg__0[0]),
        .R(gt2_gtrxreset_in16_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[1] 
       (.C(SYSCLK_IN),
        .CE(gt2_rx_cdrlock_counter),
        .D(p_0_in__0[1]),
        .Q(gt2_rx_cdrlock_counter_reg__0[1]),
        .R(gt2_gtrxreset_in16_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[2] 
       (.C(SYSCLK_IN),
        .CE(gt2_rx_cdrlock_counter),
        .D(p_0_in__0[2]),
        .Q(gt2_rx_cdrlock_counter_reg__0[2]),
        .R(gt2_gtrxreset_in16_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[3] 
       (.C(SYSCLK_IN),
        .CE(gt2_rx_cdrlock_counter),
        .D(p_0_in__0[3]),
        .Q(gt2_rx_cdrlock_counter_reg__0[3]),
        .R(gt2_gtrxreset_in16_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[4] 
       (.C(SYSCLK_IN),
        .CE(gt2_rx_cdrlock_counter),
        .D(p_0_in__0[4]),
        .Q(gt2_rx_cdrlock_counter_reg__0[4]),
        .R(gt2_gtrxreset_in16_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[5] 
       (.C(SYSCLK_IN),
        .CE(gt2_rx_cdrlock_counter),
        .D(p_0_in__0[5]),
        .Q(gt2_rx_cdrlock_counter_reg__0[5]),
        .R(gt2_gtrxreset_in16_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[6] 
       (.C(SYSCLK_IN),
        .CE(gt2_rx_cdrlock_counter),
        .D(p_0_in__0[6]),
        .Q(gt2_rx_cdrlock_counter_reg__0[6]),
        .R(gt2_gtrxreset_in16_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[7] 
       (.C(SYSCLK_IN),
        .CE(gt2_rx_cdrlock_counter),
        .D(p_0_in__0[7]),
        .Q(gt2_rx_cdrlock_counter_reg__0[7]),
        .R(gt2_gtrxreset_in16_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[8] 
       (.C(SYSCLK_IN),
        .CE(gt2_rx_cdrlock_counter),
        .D(p_0_in__0[8]),
        .Q(gt2_rx_cdrlock_counter_reg__0[8]),
        .R(gt2_gtrxreset_in16_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt2_rx_cdrlock_counter_reg[9] 
       (.C(SYSCLK_IN),
        .CE(gt2_rx_cdrlock_counter),
        .D(p_0_in__0[9]),
        .Q(gt2_rx_cdrlock_counter_reg__0[9]),
        .R(gt2_gtrxreset_in16_out));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    gt2_rx_cdrlocked_i_2
       (.I0(gt2_rx_cdrlock_counter_reg__0[0]),
        .I1(gt2_rx_cdrlock_counter_reg__0[1]),
        .I2(gt2_rx_cdrlock_counter_reg__0[2]),
        .I3(gt2_rx_cdrlock_counter_reg__0[4]),
        .I4(gt2_rx_cdrlock_counter_reg__0[9]),
        .O(gt2_rx_cdrlocked_i_2_n_0));
  FDRE gt2_rx_cdrlocked_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt_rxresetfsm_i_n_13),
        .Q(gt2_rx_cdrlocked_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gt3_rx_cdrlock_counter[0]_i_1 
       (.I0(gt3_rx_cdrlock_counter_reg__0[0]),
        .O(\gt3_rx_cdrlock_counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gt3_rx_cdrlock_counter[1]_i_1 
       (.I0(gt3_rx_cdrlock_counter_reg__0[0]),
        .I1(gt3_rx_cdrlock_counter_reg__0[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gt3_rx_cdrlock_counter[2]_i_1 
       (.I0(gt3_rx_cdrlock_counter_reg__0[1]),
        .I1(gt3_rx_cdrlock_counter_reg__0[0]),
        .I2(gt3_rx_cdrlock_counter_reg__0[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gt3_rx_cdrlock_counter[3]_i_1 
       (.I0(gt3_rx_cdrlock_counter_reg__0[2]),
        .I1(gt3_rx_cdrlock_counter_reg__0[0]),
        .I2(gt3_rx_cdrlock_counter_reg__0[1]),
        .I3(gt3_rx_cdrlock_counter_reg__0[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gt3_rx_cdrlock_counter[4]_i_1 
       (.I0(gt3_rx_cdrlock_counter_reg__0[3]),
        .I1(gt3_rx_cdrlock_counter_reg__0[1]),
        .I2(gt3_rx_cdrlock_counter_reg__0[0]),
        .I3(gt3_rx_cdrlock_counter_reg__0[2]),
        .I4(gt3_rx_cdrlock_counter_reg__0[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gt3_rx_cdrlock_counter[5]_i_1 
       (.I0(gt3_rx_cdrlock_counter_reg__0[3]),
        .I1(gt3_rx_cdrlock_counter_reg__0[2]),
        .I2(gt3_rx_cdrlock_counter_reg__0[0]),
        .I3(gt3_rx_cdrlock_counter_reg__0[1]),
        .I4(gt3_rx_cdrlock_counter_reg__0[4]),
        .I5(gt3_rx_cdrlock_counter_reg__0[5]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gt3_rx_cdrlock_counter[6]_i_1 
       (.I0(gt3_rx_cdrlock_counter_reg__0[3]),
        .I1(gt3_rx_cdrlock_counter_reg__0[5]),
        .I2(\gt3_rx_cdrlock_counter[8]_i_2_n_0 ),
        .I3(gt3_rx_cdrlock_counter_reg__0[6]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gt3_rx_cdrlock_counter[7]_i_1 
       (.I0(gt3_rx_cdrlock_counter_reg__0[5]),
        .I1(gt3_rx_cdrlock_counter_reg__0[3]),
        .I2(gt3_rx_cdrlock_counter_reg__0[6]),
        .I3(\gt3_rx_cdrlock_counter[8]_i_2_n_0 ),
        .I4(gt3_rx_cdrlock_counter_reg__0[7]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gt3_rx_cdrlock_counter[8]_i_1 
       (.I0(gt3_rx_cdrlock_counter_reg__0[6]),
        .I1(gt3_rx_cdrlock_counter_reg__0[3]),
        .I2(gt3_rx_cdrlock_counter_reg__0[5]),
        .I3(gt3_rx_cdrlock_counter_reg__0[7]),
        .I4(\gt3_rx_cdrlock_counter[8]_i_2_n_0 ),
        .I5(gt3_rx_cdrlock_counter_reg__0[8]),
        .O(p_0_in__1[8]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gt3_rx_cdrlock_counter[8]_i_2 
       (.I0(gt3_rx_cdrlock_counter_reg__0[2]),
        .I1(gt3_rx_cdrlock_counter_reg__0[0]),
        .I2(gt3_rx_cdrlock_counter_reg__0[1]),
        .I3(gt3_rx_cdrlock_counter_reg__0[4]),
        .O(\gt3_rx_cdrlock_counter[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \gt3_rx_cdrlock_counter[9]_i_1 
       (.I0(gt3_rx_cdrlock_counter_reg__0[9]),
        .I1(gt3_rx_cdrlock_counter_reg__0[4]),
        .I2(gt3_rx_cdrlock_counter_reg__0[0]),
        .I3(gt3_rx_cdrlock_counter_reg__0[1]),
        .I4(\gt3_rx_cdrlock_counter[9]_i_3_n_0 ),
        .I5(gt3_rx_cdrlock_counter_reg__0[2]),
        .O(gt3_rx_cdrlock_counter));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \gt3_rx_cdrlock_counter[9]_i_2 
       (.I0(\gt3_rx_cdrlock_counter[9]_i_3_n_0 ),
        .I1(gt3_rx_cdrlock_counter_reg__0[2]),
        .I2(gt3_rx_cdrlock_counter_reg__0[0]),
        .I3(gt3_rx_cdrlock_counter_reg__0[1]),
        .I4(gt3_rx_cdrlock_counter_reg__0[4]),
        .I5(gt3_rx_cdrlock_counter_reg__0[9]),
        .O(p_0_in__1[9]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \gt3_rx_cdrlock_counter[9]_i_3 
       (.I0(gt3_rx_cdrlock_counter_reg__0[7]),
        .I1(gt3_rx_cdrlock_counter_reg__0[5]),
        .I2(gt3_rx_cdrlock_counter_reg__0[3]),
        .I3(gt3_rx_cdrlock_counter_reg__0[6]),
        .I4(gt3_rx_cdrlock_counter_reg__0[8]),
        .O(\gt3_rx_cdrlock_counter[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[0] 
       (.C(SYSCLK_IN),
        .CE(gt3_rx_cdrlock_counter),
        .D(\gt3_rx_cdrlock_counter[0]_i_1_n_0 ),
        .Q(gt3_rx_cdrlock_counter_reg__0[0]),
        .R(gt3_gtrxreset_in13_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[1] 
       (.C(SYSCLK_IN),
        .CE(gt3_rx_cdrlock_counter),
        .D(p_0_in__1[1]),
        .Q(gt3_rx_cdrlock_counter_reg__0[1]),
        .R(gt3_gtrxreset_in13_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[2] 
       (.C(SYSCLK_IN),
        .CE(gt3_rx_cdrlock_counter),
        .D(p_0_in__1[2]),
        .Q(gt3_rx_cdrlock_counter_reg__0[2]),
        .R(gt3_gtrxreset_in13_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[3] 
       (.C(SYSCLK_IN),
        .CE(gt3_rx_cdrlock_counter),
        .D(p_0_in__1[3]),
        .Q(gt3_rx_cdrlock_counter_reg__0[3]),
        .R(gt3_gtrxreset_in13_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[4] 
       (.C(SYSCLK_IN),
        .CE(gt3_rx_cdrlock_counter),
        .D(p_0_in__1[4]),
        .Q(gt3_rx_cdrlock_counter_reg__0[4]),
        .R(gt3_gtrxreset_in13_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[5] 
       (.C(SYSCLK_IN),
        .CE(gt3_rx_cdrlock_counter),
        .D(p_0_in__1[5]),
        .Q(gt3_rx_cdrlock_counter_reg__0[5]),
        .R(gt3_gtrxreset_in13_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[6] 
       (.C(SYSCLK_IN),
        .CE(gt3_rx_cdrlock_counter),
        .D(p_0_in__1[6]),
        .Q(gt3_rx_cdrlock_counter_reg__0[6]),
        .R(gt3_gtrxreset_in13_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[7] 
       (.C(SYSCLK_IN),
        .CE(gt3_rx_cdrlock_counter),
        .D(p_0_in__1[7]),
        .Q(gt3_rx_cdrlock_counter_reg__0[7]),
        .R(gt3_gtrxreset_in13_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[8] 
       (.C(SYSCLK_IN),
        .CE(gt3_rx_cdrlock_counter),
        .D(p_0_in__1[8]),
        .Q(gt3_rx_cdrlock_counter_reg__0[8]),
        .R(gt3_gtrxreset_in13_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt3_rx_cdrlock_counter_reg[9] 
       (.C(SYSCLK_IN),
        .CE(gt3_rx_cdrlock_counter),
        .D(p_0_in__1[9]),
        .Q(gt3_rx_cdrlock_counter_reg__0[9]),
        .R(gt3_gtrxreset_in13_out));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    gt3_rx_cdrlocked_i_2
       (.I0(gt3_rx_cdrlock_counter_reg__0[0]),
        .I1(gt3_rx_cdrlock_counter_reg__0[1]),
        .I2(gt3_rx_cdrlock_counter_reg__0[2]),
        .I3(gt3_rx_cdrlock_counter_reg__0[4]),
        .I4(gt3_rx_cdrlock_counter_reg__0[9]),
        .O(gt3_rx_cdrlocked_i_2_n_0));
  FDRE gt3_rx_cdrlocked_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt_rxresetfsm_i_n_14),
        .Q(gt3_rx_cdrlocked_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gt4_rx_cdrlock_counter[0]_i_1 
       (.I0(gt4_rx_cdrlock_counter_reg__0[0]),
        .O(\gt4_rx_cdrlock_counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gt4_rx_cdrlock_counter[1]_i_1 
       (.I0(gt4_rx_cdrlock_counter_reg__0[0]),
        .I1(gt4_rx_cdrlock_counter_reg__0[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gt4_rx_cdrlock_counter[2]_i_1 
       (.I0(gt4_rx_cdrlock_counter_reg__0[1]),
        .I1(gt4_rx_cdrlock_counter_reg__0[0]),
        .I2(gt4_rx_cdrlock_counter_reg__0[2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gt4_rx_cdrlock_counter[3]_i_1 
       (.I0(gt4_rx_cdrlock_counter_reg__0[2]),
        .I1(gt4_rx_cdrlock_counter_reg__0[0]),
        .I2(gt4_rx_cdrlock_counter_reg__0[1]),
        .I3(gt4_rx_cdrlock_counter_reg__0[3]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gt4_rx_cdrlock_counter[4]_i_1 
       (.I0(gt4_rx_cdrlock_counter_reg__0[3]),
        .I1(gt4_rx_cdrlock_counter_reg__0[1]),
        .I2(gt4_rx_cdrlock_counter_reg__0[0]),
        .I3(gt4_rx_cdrlock_counter_reg__0[2]),
        .I4(gt4_rx_cdrlock_counter_reg__0[4]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gt4_rx_cdrlock_counter[5]_i_1 
       (.I0(gt4_rx_cdrlock_counter_reg__0[3]),
        .I1(gt4_rx_cdrlock_counter_reg__0[2]),
        .I2(gt4_rx_cdrlock_counter_reg__0[0]),
        .I3(gt4_rx_cdrlock_counter_reg__0[1]),
        .I4(gt4_rx_cdrlock_counter_reg__0[4]),
        .I5(gt4_rx_cdrlock_counter_reg__0[5]),
        .O(p_0_in__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gt4_rx_cdrlock_counter[6]_i_1 
       (.I0(gt4_rx_cdrlock_counter_reg__0[3]),
        .I1(gt4_rx_cdrlock_counter_reg__0[5]),
        .I2(\gt4_rx_cdrlock_counter[8]_i_2_n_0 ),
        .I3(gt4_rx_cdrlock_counter_reg__0[6]),
        .O(p_0_in__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gt4_rx_cdrlock_counter[7]_i_1 
       (.I0(gt4_rx_cdrlock_counter_reg__0[5]),
        .I1(gt4_rx_cdrlock_counter_reg__0[3]),
        .I2(gt4_rx_cdrlock_counter_reg__0[6]),
        .I3(\gt4_rx_cdrlock_counter[8]_i_2_n_0 ),
        .I4(gt4_rx_cdrlock_counter_reg__0[7]),
        .O(p_0_in__2[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gt4_rx_cdrlock_counter[8]_i_1 
       (.I0(gt4_rx_cdrlock_counter_reg__0[6]),
        .I1(gt4_rx_cdrlock_counter_reg__0[3]),
        .I2(gt4_rx_cdrlock_counter_reg__0[5]),
        .I3(gt4_rx_cdrlock_counter_reg__0[7]),
        .I4(\gt4_rx_cdrlock_counter[8]_i_2_n_0 ),
        .I5(gt4_rx_cdrlock_counter_reg__0[8]),
        .O(p_0_in__2[8]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gt4_rx_cdrlock_counter[8]_i_2 
       (.I0(gt4_rx_cdrlock_counter_reg__0[2]),
        .I1(gt4_rx_cdrlock_counter_reg__0[0]),
        .I2(gt4_rx_cdrlock_counter_reg__0[1]),
        .I3(gt4_rx_cdrlock_counter_reg__0[4]),
        .O(\gt4_rx_cdrlock_counter[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \gt4_rx_cdrlock_counter[9]_i_1 
       (.I0(gt4_rx_cdrlock_counter_reg__0[9]),
        .I1(gt4_rx_cdrlock_counter_reg__0[4]),
        .I2(gt4_rx_cdrlock_counter_reg__0[0]),
        .I3(gt4_rx_cdrlock_counter_reg__0[1]),
        .I4(\gt4_rx_cdrlock_counter[9]_i_3_n_0 ),
        .I5(gt4_rx_cdrlock_counter_reg__0[2]),
        .O(gt4_rx_cdrlock_counter));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \gt4_rx_cdrlock_counter[9]_i_2 
       (.I0(\gt4_rx_cdrlock_counter[9]_i_3_n_0 ),
        .I1(gt4_rx_cdrlock_counter_reg__0[2]),
        .I2(gt4_rx_cdrlock_counter_reg__0[0]),
        .I3(gt4_rx_cdrlock_counter_reg__0[1]),
        .I4(gt4_rx_cdrlock_counter_reg__0[4]),
        .I5(gt4_rx_cdrlock_counter_reg__0[9]),
        .O(p_0_in__2[9]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \gt4_rx_cdrlock_counter[9]_i_3 
       (.I0(gt4_rx_cdrlock_counter_reg__0[7]),
        .I1(gt4_rx_cdrlock_counter_reg__0[5]),
        .I2(gt4_rx_cdrlock_counter_reg__0[3]),
        .I3(gt4_rx_cdrlock_counter_reg__0[6]),
        .I4(gt4_rx_cdrlock_counter_reg__0[8]),
        .O(\gt4_rx_cdrlock_counter[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gt4_rx_cdrlock_counter_reg[0] 
       (.C(SYSCLK_IN),
        .CE(gt4_rx_cdrlock_counter),
        .D(\gt4_rx_cdrlock_counter[0]_i_1_n_0 ),
        .Q(gt4_rx_cdrlock_counter_reg__0[0]),
        .R(gt4_gtrxreset_in10_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt4_rx_cdrlock_counter_reg[1] 
       (.C(SYSCLK_IN),
        .CE(gt4_rx_cdrlock_counter),
        .D(p_0_in__2[1]),
        .Q(gt4_rx_cdrlock_counter_reg__0[1]),
        .R(gt4_gtrxreset_in10_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt4_rx_cdrlock_counter_reg[2] 
       (.C(SYSCLK_IN),
        .CE(gt4_rx_cdrlock_counter),
        .D(p_0_in__2[2]),
        .Q(gt4_rx_cdrlock_counter_reg__0[2]),
        .R(gt4_gtrxreset_in10_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt4_rx_cdrlock_counter_reg[3] 
       (.C(SYSCLK_IN),
        .CE(gt4_rx_cdrlock_counter),
        .D(p_0_in__2[3]),
        .Q(gt4_rx_cdrlock_counter_reg__0[3]),
        .R(gt4_gtrxreset_in10_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt4_rx_cdrlock_counter_reg[4] 
       (.C(SYSCLK_IN),
        .CE(gt4_rx_cdrlock_counter),
        .D(p_0_in__2[4]),
        .Q(gt4_rx_cdrlock_counter_reg__0[4]),
        .R(gt4_gtrxreset_in10_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt4_rx_cdrlock_counter_reg[5] 
       (.C(SYSCLK_IN),
        .CE(gt4_rx_cdrlock_counter),
        .D(p_0_in__2[5]),
        .Q(gt4_rx_cdrlock_counter_reg__0[5]),
        .R(gt4_gtrxreset_in10_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt4_rx_cdrlock_counter_reg[6] 
       (.C(SYSCLK_IN),
        .CE(gt4_rx_cdrlock_counter),
        .D(p_0_in__2[6]),
        .Q(gt4_rx_cdrlock_counter_reg__0[6]),
        .R(gt4_gtrxreset_in10_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt4_rx_cdrlock_counter_reg[7] 
       (.C(SYSCLK_IN),
        .CE(gt4_rx_cdrlock_counter),
        .D(p_0_in__2[7]),
        .Q(gt4_rx_cdrlock_counter_reg__0[7]),
        .R(gt4_gtrxreset_in10_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt4_rx_cdrlock_counter_reg[8] 
       (.C(SYSCLK_IN),
        .CE(gt4_rx_cdrlock_counter),
        .D(p_0_in__2[8]),
        .Q(gt4_rx_cdrlock_counter_reg__0[8]),
        .R(gt4_gtrxreset_in10_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt4_rx_cdrlock_counter_reg[9] 
       (.C(SYSCLK_IN),
        .CE(gt4_rx_cdrlock_counter),
        .D(p_0_in__2[9]),
        .Q(gt4_rx_cdrlock_counter_reg__0[9]),
        .R(gt4_gtrxreset_in10_out));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    gt4_rx_cdrlocked_i_2
       (.I0(gt4_rx_cdrlock_counter_reg__0[0]),
        .I1(gt4_rx_cdrlock_counter_reg__0[1]),
        .I2(gt4_rx_cdrlock_counter_reg__0[2]),
        .I3(gt4_rx_cdrlock_counter_reg__0[4]),
        .I4(gt4_rx_cdrlock_counter_reg__0[9]),
        .O(gt4_rx_cdrlocked_i_2_n_0));
  FDRE gt4_rx_cdrlocked_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt_rxresetfsm_i_n_15),
        .Q(gt4_rx_cdrlocked_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gt5_rx_cdrlock_counter[0]_i_1 
       (.I0(gt5_rx_cdrlock_counter_reg__0[0]),
        .O(\gt5_rx_cdrlock_counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gt5_rx_cdrlock_counter[1]_i_1 
       (.I0(gt5_rx_cdrlock_counter_reg__0[0]),
        .I1(gt5_rx_cdrlock_counter_reg__0[1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gt5_rx_cdrlock_counter[2]_i_1 
       (.I0(gt5_rx_cdrlock_counter_reg__0[1]),
        .I1(gt5_rx_cdrlock_counter_reg__0[0]),
        .I2(gt5_rx_cdrlock_counter_reg__0[2]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gt5_rx_cdrlock_counter[3]_i_1 
       (.I0(gt5_rx_cdrlock_counter_reg__0[2]),
        .I1(gt5_rx_cdrlock_counter_reg__0[0]),
        .I2(gt5_rx_cdrlock_counter_reg__0[1]),
        .I3(gt5_rx_cdrlock_counter_reg__0[3]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gt5_rx_cdrlock_counter[4]_i_1 
       (.I0(gt5_rx_cdrlock_counter_reg__0[3]),
        .I1(gt5_rx_cdrlock_counter_reg__0[1]),
        .I2(gt5_rx_cdrlock_counter_reg__0[0]),
        .I3(gt5_rx_cdrlock_counter_reg__0[2]),
        .I4(gt5_rx_cdrlock_counter_reg__0[4]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gt5_rx_cdrlock_counter[5]_i_1 
       (.I0(gt5_rx_cdrlock_counter_reg__0[3]),
        .I1(gt5_rx_cdrlock_counter_reg__0[2]),
        .I2(gt5_rx_cdrlock_counter_reg__0[0]),
        .I3(gt5_rx_cdrlock_counter_reg__0[1]),
        .I4(gt5_rx_cdrlock_counter_reg__0[4]),
        .I5(gt5_rx_cdrlock_counter_reg__0[5]),
        .O(p_0_in__3[5]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gt5_rx_cdrlock_counter[6]_i_1 
       (.I0(gt5_rx_cdrlock_counter_reg__0[3]),
        .I1(gt5_rx_cdrlock_counter_reg__0[5]),
        .I2(\gt5_rx_cdrlock_counter[8]_i_2_n_0 ),
        .I3(gt5_rx_cdrlock_counter_reg__0[6]),
        .O(p_0_in__3[6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gt5_rx_cdrlock_counter[7]_i_1 
       (.I0(gt5_rx_cdrlock_counter_reg__0[5]),
        .I1(gt5_rx_cdrlock_counter_reg__0[3]),
        .I2(gt5_rx_cdrlock_counter_reg__0[6]),
        .I3(\gt5_rx_cdrlock_counter[8]_i_2_n_0 ),
        .I4(gt5_rx_cdrlock_counter_reg__0[7]),
        .O(p_0_in__3[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gt5_rx_cdrlock_counter[8]_i_1 
       (.I0(gt5_rx_cdrlock_counter_reg__0[6]),
        .I1(gt5_rx_cdrlock_counter_reg__0[3]),
        .I2(gt5_rx_cdrlock_counter_reg__0[5]),
        .I3(gt5_rx_cdrlock_counter_reg__0[7]),
        .I4(\gt5_rx_cdrlock_counter[8]_i_2_n_0 ),
        .I5(gt5_rx_cdrlock_counter_reg__0[8]),
        .O(p_0_in__3[8]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gt5_rx_cdrlock_counter[8]_i_2 
       (.I0(gt5_rx_cdrlock_counter_reg__0[2]),
        .I1(gt5_rx_cdrlock_counter_reg__0[0]),
        .I2(gt5_rx_cdrlock_counter_reg__0[1]),
        .I3(gt5_rx_cdrlock_counter_reg__0[4]),
        .O(\gt5_rx_cdrlock_counter[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \gt5_rx_cdrlock_counter[9]_i_1 
       (.I0(gt5_rx_cdrlock_counter_reg__0[9]),
        .I1(gt5_rx_cdrlock_counter_reg__0[4]),
        .I2(gt5_rx_cdrlock_counter_reg__0[0]),
        .I3(gt5_rx_cdrlock_counter_reg__0[1]),
        .I4(\gt5_rx_cdrlock_counter[9]_i_3_n_0 ),
        .I5(gt5_rx_cdrlock_counter_reg__0[2]),
        .O(gt5_rx_cdrlock_counter));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \gt5_rx_cdrlock_counter[9]_i_2 
       (.I0(\gt5_rx_cdrlock_counter[9]_i_3_n_0 ),
        .I1(gt5_rx_cdrlock_counter_reg__0[2]),
        .I2(gt5_rx_cdrlock_counter_reg__0[0]),
        .I3(gt5_rx_cdrlock_counter_reg__0[1]),
        .I4(gt5_rx_cdrlock_counter_reg__0[4]),
        .I5(gt5_rx_cdrlock_counter_reg__0[9]),
        .O(p_0_in__3[9]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \gt5_rx_cdrlock_counter[9]_i_3 
       (.I0(gt5_rx_cdrlock_counter_reg__0[7]),
        .I1(gt5_rx_cdrlock_counter_reg__0[5]),
        .I2(gt5_rx_cdrlock_counter_reg__0[3]),
        .I3(gt5_rx_cdrlock_counter_reg__0[6]),
        .I4(gt5_rx_cdrlock_counter_reg__0[8]),
        .O(\gt5_rx_cdrlock_counter[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gt5_rx_cdrlock_counter_reg[0] 
       (.C(SYSCLK_IN),
        .CE(gt5_rx_cdrlock_counter),
        .D(\gt5_rx_cdrlock_counter[0]_i_1_n_0 ),
        .Q(gt5_rx_cdrlock_counter_reg__0[0]),
        .R(gt5_gtrxreset_in7_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt5_rx_cdrlock_counter_reg[1] 
       (.C(SYSCLK_IN),
        .CE(gt5_rx_cdrlock_counter),
        .D(p_0_in__3[1]),
        .Q(gt5_rx_cdrlock_counter_reg__0[1]),
        .R(gt5_gtrxreset_in7_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt5_rx_cdrlock_counter_reg[2] 
       (.C(SYSCLK_IN),
        .CE(gt5_rx_cdrlock_counter),
        .D(p_0_in__3[2]),
        .Q(gt5_rx_cdrlock_counter_reg__0[2]),
        .R(gt5_gtrxreset_in7_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt5_rx_cdrlock_counter_reg[3] 
       (.C(SYSCLK_IN),
        .CE(gt5_rx_cdrlock_counter),
        .D(p_0_in__3[3]),
        .Q(gt5_rx_cdrlock_counter_reg__0[3]),
        .R(gt5_gtrxreset_in7_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt5_rx_cdrlock_counter_reg[4] 
       (.C(SYSCLK_IN),
        .CE(gt5_rx_cdrlock_counter),
        .D(p_0_in__3[4]),
        .Q(gt5_rx_cdrlock_counter_reg__0[4]),
        .R(gt5_gtrxreset_in7_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt5_rx_cdrlock_counter_reg[5] 
       (.C(SYSCLK_IN),
        .CE(gt5_rx_cdrlock_counter),
        .D(p_0_in__3[5]),
        .Q(gt5_rx_cdrlock_counter_reg__0[5]),
        .R(gt5_gtrxreset_in7_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt5_rx_cdrlock_counter_reg[6] 
       (.C(SYSCLK_IN),
        .CE(gt5_rx_cdrlock_counter),
        .D(p_0_in__3[6]),
        .Q(gt5_rx_cdrlock_counter_reg__0[6]),
        .R(gt5_gtrxreset_in7_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt5_rx_cdrlock_counter_reg[7] 
       (.C(SYSCLK_IN),
        .CE(gt5_rx_cdrlock_counter),
        .D(p_0_in__3[7]),
        .Q(gt5_rx_cdrlock_counter_reg__0[7]),
        .R(gt5_gtrxreset_in7_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt5_rx_cdrlock_counter_reg[8] 
       (.C(SYSCLK_IN),
        .CE(gt5_rx_cdrlock_counter),
        .D(p_0_in__3[8]),
        .Q(gt5_rx_cdrlock_counter_reg__0[8]),
        .R(gt5_gtrxreset_in7_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt5_rx_cdrlock_counter_reg[9] 
       (.C(SYSCLK_IN),
        .CE(gt5_rx_cdrlock_counter),
        .D(p_0_in__3[9]),
        .Q(gt5_rx_cdrlock_counter_reg__0[9]),
        .R(gt5_gtrxreset_in7_out));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    gt5_rx_cdrlocked_i_2
       (.I0(gt5_rx_cdrlock_counter_reg__0[0]),
        .I1(gt5_rx_cdrlock_counter_reg__0[1]),
        .I2(gt5_rx_cdrlock_counter_reg__0[2]),
        .I3(gt5_rx_cdrlock_counter_reg__0[4]),
        .I4(gt5_rx_cdrlock_counter_reg__0[9]),
        .O(gt5_rx_cdrlocked_i_2_n_0));
  FDRE gt5_rx_cdrlocked_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt_rxresetfsm_i_n_16),
        .Q(gt5_rx_cdrlocked_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gt6_rx_cdrlock_counter[0]_i_1 
       (.I0(gt6_rx_cdrlock_counter_reg__0[0]),
        .O(\gt6_rx_cdrlock_counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gt6_rx_cdrlock_counter[1]_i_1 
       (.I0(gt6_rx_cdrlock_counter_reg__0[0]),
        .I1(gt6_rx_cdrlock_counter_reg__0[1]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gt6_rx_cdrlock_counter[2]_i_1 
       (.I0(gt6_rx_cdrlock_counter_reg__0[1]),
        .I1(gt6_rx_cdrlock_counter_reg__0[0]),
        .I2(gt6_rx_cdrlock_counter_reg__0[2]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gt6_rx_cdrlock_counter[3]_i_1 
       (.I0(gt6_rx_cdrlock_counter_reg__0[2]),
        .I1(gt6_rx_cdrlock_counter_reg__0[0]),
        .I2(gt6_rx_cdrlock_counter_reg__0[1]),
        .I3(gt6_rx_cdrlock_counter_reg__0[3]),
        .O(p_0_in__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gt6_rx_cdrlock_counter[4]_i_1 
       (.I0(gt6_rx_cdrlock_counter_reg__0[3]),
        .I1(gt6_rx_cdrlock_counter_reg__0[1]),
        .I2(gt6_rx_cdrlock_counter_reg__0[0]),
        .I3(gt6_rx_cdrlock_counter_reg__0[2]),
        .I4(gt6_rx_cdrlock_counter_reg__0[4]),
        .O(p_0_in__4[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gt6_rx_cdrlock_counter[5]_i_1 
       (.I0(gt6_rx_cdrlock_counter_reg__0[3]),
        .I1(gt6_rx_cdrlock_counter_reg__0[2]),
        .I2(gt6_rx_cdrlock_counter_reg__0[0]),
        .I3(gt6_rx_cdrlock_counter_reg__0[1]),
        .I4(gt6_rx_cdrlock_counter_reg__0[4]),
        .I5(gt6_rx_cdrlock_counter_reg__0[5]),
        .O(p_0_in__4[5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gt6_rx_cdrlock_counter[6]_i_1 
       (.I0(gt6_rx_cdrlock_counter_reg__0[3]),
        .I1(gt6_rx_cdrlock_counter_reg__0[5]),
        .I2(\gt6_rx_cdrlock_counter[8]_i_2_n_0 ),
        .I3(gt6_rx_cdrlock_counter_reg__0[6]),
        .O(p_0_in__4[6]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gt6_rx_cdrlock_counter[7]_i_1 
       (.I0(gt6_rx_cdrlock_counter_reg__0[5]),
        .I1(gt6_rx_cdrlock_counter_reg__0[3]),
        .I2(gt6_rx_cdrlock_counter_reg__0[6]),
        .I3(\gt6_rx_cdrlock_counter[8]_i_2_n_0 ),
        .I4(gt6_rx_cdrlock_counter_reg__0[7]),
        .O(p_0_in__4[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gt6_rx_cdrlock_counter[8]_i_1 
       (.I0(gt6_rx_cdrlock_counter_reg__0[6]),
        .I1(gt6_rx_cdrlock_counter_reg__0[3]),
        .I2(gt6_rx_cdrlock_counter_reg__0[5]),
        .I3(gt6_rx_cdrlock_counter_reg__0[7]),
        .I4(\gt6_rx_cdrlock_counter[8]_i_2_n_0 ),
        .I5(gt6_rx_cdrlock_counter_reg__0[8]),
        .O(p_0_in__4[8]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gt6_rx_cdrlock_counter[8]_i_2 
       (.I0(gt6_rx_cdrlock_counter_reg__0[2]),
        .I1(gt6_rx_cdrlock_counter_reg__0[0]),
        .I2(gt6_rx_cdrlock_counter_reg__0[1]),
        .I3(gt6_rx_cdrlock_counter_reg__0[4]),
        .O(\gt6_rx_cdrlock_counter[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \gt6_rx_cdrlock_counter[9]_i_1 
       (.I0(gt6_rx_cdrlock_counter_reg__0[9]),
        .I1(gt6_rx_cdrlock_counter_reg__0[4]),
        .I2(gt6_rx_cdrlock_counter_reg__0[0]),
        .I3(gt6_rx_cdrlock_counter_reg__0[1]),
        .I4(\gt6_rx_cdrlock_counter[9]_i_3_n_0 ),
        .I5(gt6_rx_cdrlock_counter_reg__0[2]),
        .O(gt6_rx_cdrlock_counter));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \gt6_rx_cdrlock_counter[9]_i_2 
       (.I0(\gt6_rx_cdrlock_counter[9]_i_3_n_0 ),
        .I1(gt6_rx_cdrlock_counter_reg__0[2]),
        .I2(gt6_rx_cdrlock_counter_reg__0[0]),
        .I3(gt6_rx_cdrlock_counter_reg__0[1]),
        .I4(gt6_rx_cdrlock_counter_reg__0[4]),
        .I5(gt6_rx_cdrlock_counter_reg__0[9]),
        .O(p_0_in__4[9]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \gt6_rx_cdrlock_counter[9]_i_3 
       (.I0(gt6_rx_cdrlock_counter_reg__0[7]),
        .I1(gt6_rx_cdrlock_counter_reg__0[5]),
        .I2(gt6_rx_cdrlock_counter_reg__0[3]),
        .I3(gt6_rx_cdrlock_counter_reg__0[6]),
        .I4(gt6_rx_cdrlock_counter_reg__0[8]),
        .O(\gt6_rx_cdrlock_counter[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gt6_rx_cdrlock_counter_reg[0] 
       (.C(SYSCLK_IN),
        .CE(gt6_rx_cdrlock_counter),
        .D(\gt6_rx_cdrlock_counter[0]_i_1_n_0 ),
        .Q(gt6_rx_cdrlock_counter_reg__0[0]),
        .R(gt6_gtrxreset_in4_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt6_rx_cdrlock_counter_reg[1] 
       (.C(SYSCLK_IN),
        .CE(gt6_rx_cdrlock_counter),
        .D(p_0_in__4[1]),
        .Q(gt6_rx_cdrlock_counter_reg__0[1]),
        .R(gt6_gtrxreset_in4_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt6_rx_cdrlock_counter_reg[2] 
       (.C(SYSCLK_IN),
        .CE(gt6_rx_cdrlock_counter),
        .D(p_0_in__4[2]),
        .Q(gt6_rx_cdrlock_counter_reg__0[2]),
        .R(gt6_gtrxreset_in4_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt6_rx_cdrlock_counter_reg[3] 
       (.C(SYSCLK_IN),
        .CE(gt6_rx_cdrlock_counter),
        .D(p_0_in__4[3]),
        .Q(gt6_rx_cdrlock_counter_reg__0[3]),
        .R(gt6_gtrxreset_in4_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt6_rx_cdrlock_counter_reg[4] 
       (.C(SYSCLK_IN),
        .CE(gt6_rx_cdrlock_counter),
        .D(p_0_in__4[4]),
        .Q(gt6_rx_cdrlock_counter_reg__0[4]),
        .R(gt6_gtrxreset_in4_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt6_rx_cdrlock_counter_reg[5] 
       (.C(SYSCLK_IN),
        .CE(gt6_rx_cdrlock_counter),
        .D(p_0_in__4[5]),
        .Q(gt6_rx_cdrlock_counter_reg__0[5]),
        .R(gt6_gtrxreset_in4_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt6_rx_cdrlock_counter_reg[6] 
       (.C(SYSCLK_IN),
        .CE(gt6_rx_cdrlock_counter),
        .D(p_0_in__4[6]),
        .Q(gt6_rx_cdrlock_counter_reg__0[6]),
        .R(gt6_gtrxreset_in4_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt6_rx_cdrlock_counter_reg[7] 
       (.C(SYSCLK_IN),
        .CE(gt6_rx_cdrlock_counter),
        .D(p_0_in__4[7]),
        .Q(gt6_rx_cdrlock_counter_reg__0[7]),
        .R(gt6_gtrxreset_in4_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt6_rx_cdrlock_counter_reg[8] 
       (.C(SYSCLK_IN),
        .CE(gt6_rx_cdrlock_counter),
        .D(p_0_in__4[8]),
        .Q(gt6_rx_cdrlock_counter_reg__0[8]),
        .R(gt6_gtrxreset_in4_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt6_rx_cdrlock_counter_reg[9] 
       (.C(SYSCLK_IN),
        .CE(gt6_rx_cdrlock_counter),
        .D(p_0_in__4[9]),
        .Q(gt6_rx_cdrlock_counter_reg__0[9]),
        .R(gt6_gtrxreset_in4_out));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    gt6_rx_cdrlocked_i_2
       (.I0(gt6_rx_cdrlock_counter_reg__0[0]),
        .I1(gt6_rx_cdrlock_counter_reg__0[1]),
        .I2(gt6_rx_cdrlock_counter_reg__0[2]),
        .I3(gt6_rx_cdrlock_counter_reg__0[4]),
        .I4(gt6_rx_cdrlock_counter_reg__0[9]),
        .O(gt6_rx_cdrlocked_i_2_n_0));
  FDRE gt6_rx_cdrlocked_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt_rxresetfsm_i_n_17),
        .Q(gt6_rx_cdrlocked_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gt7_rx_cdrlock_counter[0]_i_1 
       (.I0(gt7_rx_cdrlock_counter_reg__0[0]),
        .O(\gt7_rx_cdrlock_counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gt7_rx_cdrlock_counter[1]_i_1 
       (.I0(gt7_rx_cdrlock_counter_reg__0[0]),
        .I1(gt7_rx_cdrlock_counter_reg__0[1]),
        .O(p_0_in__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gt7_rx_cdrlock_counter[2]_i_1 
       (.I0(gt7_rx_cdrlock_counter_reg__0[1]),
        .I1(gt7_rx_cdrlock_counter_reg__0[0]),
        .I2(gt7_rx_cdrlock_counter_reg__0[2]),
        .O(p_0_in__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gt7_rx_cdrlock_counter[3]_i_1 
       (.I0(gt7_rx_cdrlock_counter_reg__0[2]),
        .I1(gt7_rx_cdrlock_counter_reg__0[0]),
        .I2(gt7_rx_cdrlock_counter_reg__0[1]),
        .I3(gt7_rx_cdrlock_counter_reg__0[3]),
        .O(p_0_in__5[3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gt7_rx_cdrlock_counter[4]_i_1 
       (.I0(gt7_rx_cdrlock_counter_reg__0[3]),
        .I1(gt7_rx_cdrlock_counter_reg__0[1]),
        .I2(gt7_rx_cdrlock_counter_reg__0[0]),
        .I3(gt7_rx_cdrlock_counter_reg__0[2]),
        .I4(gt7_rx_cdrlock_counter_reg__0[4]),
        .O(p_0_in__5[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gt7_rx_cdrlock_counter[5]_i_1 
       (.I0(gt7_rx_cdrlock_counter_reg__0[3]),
        .I1(gt7_rx_cdrlock_counter_reg__0[2]),
        .I2(gt7_rx_cdrlock_counter_reg__0[0]),
        .I3(gt7_rx_cdrlock_counter_reg__0[1]),
        .I4(gt7_rx_cdrlock_counter_reg__0[4]),
        .I5(gt7_rx_cdrlock_counter_reg__0[5]),
        .O(p_0_in__5[5]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gt7_rx_cdrlock_counter[6]_i_1 
       (.I0(gt7_rx_cdrlock_counter_reg__0[3]),
        .I1(gt7_rx_cdrlock_counter_reg__0[5]),
        .I2(\gt7_rx_cdrlock_counter[8]_i_2_n_0 ),
        .I3(gt7_rx_cdrlock_counter_reg__0[6]),
        .O(p_0_in__5[6]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gt7_rx_cdrlock_counter[7]_i_1 
       (.I0(gt7_rx_cdrlock_counter_reg__0[5]),
        .I1(gt7_rx_cdrlock_counter_reg__0[3]),
        .I2(gt7_rx_cdrlock_counter_reg__0[6]),
        .I3(\gt7_rx_cdrlock_counter[8]_i_2_n_0 ),
        .I4(gt7_rx_cdrlock_counter_reg__0[7]),
        .O(p_0_in__5[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gt7_rx_cdrlock_counter[8]_i_1 
       (.I0(gt7_rx_cdrlock_counter_reg__0[6]),
        .I1(gt7_rx_cdrlock_counter_reg__0[3]),
        .I2(gt7_rx_cdrlock_counter_reg__0[5]),
        .I3(gt7_rx_cdrlock_counter_reg__0[7]),
        .I4(\gt7_rx_cdrlock_counter[8]_i_2_n_0 ),
        .I5(gt7_rx_cdrlock_counter_reg__0[8]),
        .O(p_0_in__5[8]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gt7_rx_cdrlock_counter[8]_i_2 
       (.I0(gt7_rx_cdrlock_counter_reg__0[2]),
        .I1(gt7_rx_cdrlock_counter_reg__0[0]),
        .I2(gt7_rx_cdrlock_counter_reg__0[1]),
        .I3(gt7_rx_cdrlock_counter_reg__0[4]),
        .O(\gt7_rx_cdrlock_counter[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \gt7_rx_cdrlock_counter[9]_i_1 
       (.I0(gt7_rx_cdrlock_counter_reg__0[9]),
        .I1(gt7_rx_cdrlock_counter_reg__0[4]),
        .I2(gt7_rx_cdrlock_counter_reg__0[0]),
        .I3(gt7_rx_cdrlock_counter_reg__0[1]),
        .I4(\gt7_rx_cdrlock_counter[9]_i_3_n_0 ),
        .I5(gt7_rx_cdrlock_counter_reg__0[2]),
        .O(gt7_rx_cdrlock_counter));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \gt7_rx_cdrlock_counter[9]_i_2 
       (.I0(\gt7_rx_cdrlock_counter[9]_i_3_n_0 ),
        .I1(gt7_rx_cdrlock_counter_reg__0[2]),
        .I2(gt7_rx_cdrlock_counter_reg__0[0]),
        .I3(gt7_rx_cdrlock_counter_reg__0[1]),
        .I4(gt7_rx_cdrlock_counter_reg__0[4]),
        .I5(gt7_rx_cdrlock_counter_reg__0[9]),
        .O(p_0_in__5[9]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \gt7_rx_cdrlock_counter[9]_i_3 
       (.I0(gt7_rx_cdrlock_counter_reg__0[7]),
        .I1(gt7_rx_cdrlock_counter_reg__0[5]),
        .I2(gt7_rx_cdrlock_counter_reg__0[3]),
        .I3(gt7_rx_cdrlock_counter_reg__0[6]),
        .I4(gt7_rx_cdrlock_counter_reg__0[8]),
        .O(\gt7_rx_cdrlock_counter[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gt7_rx_cdrlock_counter_reg[0] 
       (.C(SYSCLK_IN),
        .CE(gt7_rx_cdrlock_counter),
        .D(\gt7_rx_cdrlock_counter[0]_i_1_n_0 ),
        .Q(gt7_rx_cdrlock_counter_reg__0[0]),
        .R(gt7_gtrxreset_in1_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt7_rx_cdrlock_counter_reg[1] 
       (.C(SYSCLK_IN),
        .CE(gt7_rx_cdrlock_counter),
        .D(p_0_in__5[1]),
        .Q(gt7_rx_cdrlock_counter_reg__0[1]),
        .R(gt7_gtrxreset_in1_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt7_rx_cdrlock_counter_reg[2] 
       (.C(SYSCLK_IN),
        .CE(gt7_rx_cdrlock_counter),
        .D(p_0_in__5[2]),
        .Q(gt7_rx_cdrlock_counter_reg__0[2]),
        .R(gt7_gtrxreset_in1_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt7_rx_cdrlock_counter_reg[3] 
       (.C(SYSCLK_IN),
        .CE(gt7_rx_cdrlock_counter),
        .D(p_0_in__5[3]),
        .Q(gt7_rx_cdrlock_counter_reg__0[3]),
        .R(gt7_gtrxreset_in1_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt7_rx_cdrlock_counter_reg[4] 
       (.C(SYSCLK_IN),
        .CE(gt7_rx_cdrlock_counter),
        .D(p_0_in__5[4]),
        .Q(gt7_rx_cdrlock_counter_reg__0[4]),
        .R(gt7_gtrxreset_in1_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt7_rx_cdrlock_counter_reg[5] 
       (.C(SYSCLK_IN),
        .CE(gt7_rx_cdrlock_counter),
        .D(p_0_in__5[5]),
        .Q(gt7_rx_cdrlock_counter_reg__0[5]),
        .R(gt7_gtrxreset_in1_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt7_rx_cdrlock_counter_reg[6] 
       (.C(SYSCLK_IN),
        .CE(gt7_rx_cdrlock_counter),
        .D(p_0_in__5[6]),
        .Q(gt7_rx_cdrlock_counter_reg__0[6]),
        .R(gt7_gtrxreset_in1_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt7_rx_cdrlock_counter_reg[7] 
       (.C(SYSCLK_IN),
        .CE(gt7_rx_cdrlock_counter),
        .D(p_0_in__5[7]),
        .Q(gt7_rx_cdrlock_counter_reg__0[7]),
        .R(gt7_gtrxreset_in1_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt7_rx_cdrlock_counter_reg[8] 
       (.C(SYSCLK_IN),
        .CE(gt7_rx_cdrlock_counter),
        .D(p_0_in__5[8]),
        .Q(gt7_rx_cdrlock_counter_reg__0[8]),
        .R(gt7_gtrxreset_in1_out));
  FDRE #(
    .INIT(1'b0)) 
    \gt7_rx_cdrlock_counter_reg[9] 
       (.C(SYSCLK_IN),
        .CE(gt7_rx_cdrlock_counter),
        .D(p_0_in__5[9]),
        .Q(gt7_rx_cdrlock_counter_reg__0[9]),
        .R(gt7_gtrxreset_in1_out));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    gt7_rx_cdrlocked_i_2
       (.I0(gt7_rx_cdrlock_counter_reg__0[0]),
        .I1(gt7_rx_cdrlock_counter_reg__0[1]),
        .I2(gt7_rx_cdrlock_counter_reg__0[2]),
        .I3(gt7_rx_cdrlock_counter_reg__0[4]),
        .I4(gt7_rx_cdrlock_counter_reg__0[9]),
        .O(gt7_rx_cdrlocked_i_2_n_0));
  FDRE gt7_rx_cdrlocked_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt_rxresetfsm_i_n_18),
        .Q(gt7_rx_cdrlocked_reg_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_RX_STARTUP_FSM gt_rxresetfsm_i
       (.CPLL_RESET(CPLL_RESET),
        .DONT_RESET_ON_DATA_ERROR_IN(DONT_RESET_ON_DATA_ERROR_IN),
        .GT0_DATA_VALID_IN(GT0_DATA_VALID_IN),
        .GT0_QPLLLOCK_IN(GT0_QPLLLOCK_IN),
        .GT1_DATA_VALID_IN(GT1_DATA_VALID_IN),
        .GT1_QPLLLOCK_IN(GT1_QPLLLOCK_IN),
        .GT2_DATA_VALID_IN(GT2_DATA_VALID_IN),
        .GT3_DATA_VALID_IN(GT3_DATA_VALID_IN),
        .GT4_DATA_VALID_IN(GT4_DATA_VALID_IN),
        .GT5_DATA_VALID_IN(GT5_DATA_VALID_IN),
        .GT6_DATA_VALID_IN(GT6_DATA_VALID_IN),
        .GT7_DATA_VALID_IN(GT7_DATA_VALID_IN),
        .GT_RX_FSM_RESET_DONE_OUT(GT_RX_FSM_RESET_DONE_OUT),
        .SOFT_RESET_RX_IN(SOFT_RESET_RX_IN),
        .SR(gt1_gtrxreset_in19_out),
        .SYSCLK_IN(SYSCLK_IN),
        .data_in(QPLLLOCK),
        .gt0_gtrxreset_in(gt0_gtrxreset_in),
        .\gt0_rx_cdrlock_counter_reg[0] (gt0_rx_cdrlocked_i_2_n_0),
        .\gt0_rx_cdrlock_counter_reg[7] (\gt0_rx_cdrlock_counter[9]_i_3_n_0 ),
        .\gt0_rx_cdrlock_counter_reg[9] (gt0_gtrxreset_in22_out),
        .gt0_rx_cdrlocked_reg(gt_rxresetfsm_i_n_19),
        .gt0_rx_cdrlocked_reg_0(gt0_rx_cdrlocked_reg_n_0),
        .gt0_rxsysclksel_in(gt0_rxsysclksel_in[0]),
        .gt0_rxuserrdy_in(gt0_rxuserrdy_in),
        .gt0_rxuserrdy_in15_out(gt0_rxuserrdy_in15_out),
        .gt0_rxusrclk_in(gt0_rxusrclk_in),
        .gt0_txsysclksel_in(gt0_txsysclksel_in[0]),
        .gt1_gtrxreset_in(gt1_gtrxreset_in),
        .\gt1_rx_cdrlock_counter_reg[0] (gt1_rx_cdrlocked_i_2_n_0),
        .\gt1_rx_cdrlock_counter_reg[7] (\gt1_rx_cdrlock_counter[9]_i_3_n_0 ),
        .gt1_rx_cdrlocked_reg(gt_rxresetfsm_i_n_12),
        .gt1_rx_cdrlocked_reg_0(gt1_rx_cdrlocked_reg_n_0),
        .gt1_rxuserrdy_in(gt1_rxuserrdy_in),
        .gt1_rxuserrdy_in13_out(gt1_rxuserrdy_in13_out),
        .gt2_gtrxreset_in(gt2_gtrxreset_in),
        .\gt2_rx_cdrlock_counter_reg[0] (gt2_rx_cdrlocked_i_2_n_0),
        .\gt2_rx_cdrlock_counter_reg[7] (\gt2_rx_cdrlock_counter[9]_i_3_n_0 ),
        .\gt2_rx_cdrlock_counter_reg[9] (gt2_gtrxreset_in16_out),
        .gt2_rx_cdrlocked_reg(gt_rxresetfsm_i_n_13),
        .gt2_rx_cdrlocked_reg_0(gt2_rx_cdrlocked_reg_n_0),
        .gt2_rxuserrdy_in(gt2_rxuserrdy_in),
        .gt2_rxuserrdy_in11_out(gt2_rxuserrdy_in11_out),
        .gt3_gtrxreset_in(gt3_gtrxreset_in),
        .\gt3_rx_cdrlock_counter_reg[0] (gt3_rx_cdrlocked_i_2_n_0),
        .\gt3_rx_cdrlock_counter_reg[7] (\gt3_rx_cdrlock_counter[9]_i_3_n_0 ),
        .\gt3_rx_cdrlock_counter_reg[9] (gt3_gtrxreset_in13_out),
        .gt3_rx_cdrlocked_reg(gt_rxresetfsm_i_n_14),
        .gt3_rx_cdrlocked_reg_0(gt3_rx_cdrlocked_reg_n_0),
        .gt3_rxuserrdy_in(gt3_rxuserrdy_in),
        .gt3_rxuserrdy_in9_out(gt3_rxuserrdy_in9_out),
        .gt4_gtrxreset_in(gt4_gtrxreset_in),
        .\gt4_rx_cdrlock_counter_reg[0] (gt4_rx_cdrlocked_i_2_n_0),
        .\gt4_rx_cdrlock_counter_reg[7] (\gt4_rx_cdrlock_counter[9]_i_3_n_0 ),
        .\gt4_rx_cdrlock_counter_reg[9] (gt4_gtrxreset_in10_out),
        .gt4_rx_cdrlocked_reg(gt_rxresetfsm_i_n_15),
        .gt4_rx_cdrlocked_reg_0(gt4_rx_cdrlocked_reg_n_0),
        .gt4_rxuserrdy_in(gt4_rxuserrdy_in),
        .gt4_rxuserrdy_in7_out(gt4_rxuserrdy_in7_out),
        .gt5_gtrxreset_in(gt5_gtrxreset_in),
        .\gt5_rx_cdrlock_counter_reg[0] (gt5_rx_cdrlocked_i_2_n_0),
        .\gt5_rx_cdrlock_counter_reg[7] (\gt5_rx_cdrlock_counter[9]_i_3_n_0 ),
        .\gt5_rx_cdrlock_counter_reg[9] (gt5_gtrxreset_in7_out),
        .gt5_rx_cdrlocked_reg(gt_rxresetfsm_i_n_16),
        .gt5_rx_cdrlocked_reg_0(gt5_rx_cdrlocked_reg_n_0),
        .gt5_rxuserrdy_in(gt5_rxuserrdy_in),
        .gt5_rxuserrdy_in5_out(gt5_rxuserrdy_in5_out),
        .gt6_gtrxreset_in(gt6_gtrxreset_in),
        .\gt6_rx_cdrlock_counter_reg[0] (gt6_rx_cdrlocked_i_2_n_0),
        .\gt6_rx_cdrlock_counter_reg[7] (\gt6_rx_cdrlock_counter[9]_i_3_n_0 ),
        .\gt6_rx_cdrlock_counter_reg[9] (gt6_gtrxreset_in4_out),
        .gt6_rx_cdrlocked_reg(gt_rxresetfsm_i_n_17),
        .gt6_rx_cdrlocked_reg_0(gt6_rx_cdrlocked_reg_n_0),
        .gt6_rxuserrdy_in(gt6_rxuserrdy_in),
        .gt6_rxuserrdy_in3_out(gt6_rxuserrdy_in3_out),
        .gt7_gtrxreset_in(gt7_gtrxreset_in),
        .\gt7_rx_cdrlock_counter_reg[0] (gt7_rx_cdrlocked_i_2_n_0),
        .\gt7_rx_cdrlock_counter_reg[7] (\gt7_rx_cdrlock_counter[9]_i_3_n_0 ),
        .\gt7_rx_cdrlock_counter_reg[9] (gt7_gtrxreset_in1_out),
        .gt7_rx_cdrlocked_reg(gt_rxresetfsm_i_n_18),
        .gt7_rx_cdrlocked_reg_0(gt7_rx_cdrlocked_reg_n_0),
        .gt7_rxuserrdy_in(gt7_rxuserrdy_in),
        .gt7_rxuserrdy_in1_out(gt7_rxuserrdy_in1_out),
        .gt_rx_qpllreset_t(gt_rx_qpllreset_t),
        .\rx_pd_3_reg[0] (RXRESETDONE),
        .rxdfelpmreset_reg(CPLLLOCK));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_TX_STARTUP_FSM gt_txresetfsm_i
       (.GT0_QPLLRESET_OUT(GT0_QPLLRESET_OUT),
        .GT_TX_FSM_RESET_DONE_OUT(GT_TX_FSM_RESET_DONE_OUT),
        .SOFT_RESET_TX_IN(SOFT_RESET_TX_IN),
        .SYSCLK_IN(SYSCLK_IN),
        .data_in(TXRESETDONE),
        .gt0_gttxreset_in(gt0_gttxreset_in),
        .gt0_gttxreset_in21_out(gt0_gttxreset_in21_out),
        .gt0_txsysclksel_in(gt0_txsysclksel_in[0]),
        .gt0_txuserrdy_in(gt0_txuserrdy_in),
        .gt0_txuserrdy_in14_out(gt0_txuserrdy_in14_out),
        .gt0_txusrclk_in(gt0_txusrclk_in),
        .gt1_gttxreset_in(gt1_gttxreset_in),
        .gt1_gttxreset_in18_out(gt1_gttxreset_in18_out),
        .gt1_txuserrdy_in(gt1_txuserrdy_in),
        .gt1_txuserrdy_in12_out(gt1_txuserrdy_in12_out),
        .gt2_gttxreset_in(gt2_gttxreset_in),
        .gt2_gttxreset_in15_out(gt2_gttxreset_in15_out),
        .gt2_txuserrdy_in(gt2_txuserrdy_in),
        .gt2_txuserrdy_in10_out(gt2_txuserrdy_in10_out),
        .gt3_gttxreset_in(gt3_gttxreset_in),
        .gt3_gttxreset_in12_out(gt3_gttxreset_in12_out),
        .gt3_txuserrdy_in(gt3_txuserrdy_in),
        .gt3_txuserrdy_in8_out(gt3_txuserrdy_in8_out),
        .gt4_gttxreset_in(gt4_gttxreset_in),
        .gt4_gttxreset_in9_out(gt4_gttxreset_in9_out),
        .gt4_txuserrdy_in(gt4_txuserrdy_in),
        .gt4_txuserrdy_in6_out(gt4_txuserrdy_in6_out),
        .gt5_gttxreset_in(gt5_gttxreset_in),
        .gt5_gttxreset_in6_out(gt5_gttxreset_in6_out),
        .gt5_txuserrdy_in(gt5_txuserrdy_in),
        .gt5_txuserrdy_in4_out(gt5_txuserrdy_in4_out),
        .gt6_gttxreset_in(gt6_gttxreset_in),
        .gt6_gttxreset_in3_out(gt6_gttxreset_in3_out),
        .gt6_txuserrdy_in(gt6_txuserrdy_in),
        .gt6_txuserrdy_in2_out(gt6_txuserrdy_in2_out),
        .gt7_gttxreset_in(gt7_gttxreset_in),
        .gt7_gttxreset_in0_out(gt7_gttxreset_in0_out),
        .gt7_txuserrdy_in(gt7_txuserrdy_in),
        .gt7_txuserrdy_in0_out(gt7_txuserrdy_in0_out),
        .gt_rx_qpllreset_t(gt_rx_qpllreset_t),
        .gt_tx_cpllreset_t(gt_tx_cpllreset_t),
        .qpll0_pd_0_reg(QPLLLOCK),
        .rxdfelpmreset_reg(CPLLLOCK));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_multi_gt jesd204_phy_0_gt_i
       (.CPLL_RESET(CPLL_RESET),
        .GT0_QPLLOUTCLK_IN(GT0_QPLLOUTCLK_IN),
        .GT0_QPLLOUTREFCLK_IN(GT0_QPLLOUTREFCLK_IN),
        .GT1_QPLLOUTCLK_IN(GT1_QPLLOUTCLK_IN),
        .GT1_QPLLOUTREFCLK_IN(GT1_QPLLOUTREFCLK_IN),
        .SR(gt0_gtrxreset_in22_out),
        .data_in(TXRESETDONE),
        .data_sync_reg1(CPLLLOCK),
        .data_sync_reg1_0(RXRESETDONE),
        .data_sync_reg_gsr(gt1_gtrxreset_in19_out),
        .data_sync_reg_gsr_0(gt2_gtrxreset_in16_out),
        .data_sync_reg_gsr_1(gt3_gtrxreset_in13_out),
        .data_sync_reg_gsr_2(gt4_gtrxreset_in10_out),
        .data_sync_reg_gsr_3(gt5_gtrxreset_in7_out),
        .data_sync_reg_gsr_4(gt6_gtrxreset_in4_out),
        .data_sync_reg_gsr_5(gt7_gtrxreset_in1_out),
        .gt0_cpllfbclklost_out(gt0_cpllfbclklost_out),
        .gt0_cplllock_out(gt0_cplllock_out),
        .gt0_cplllockdetclk_in(gt0_cplllockdetclk_in),
        .gt0_cpllpd_in(gt0_cpllpd_in),
        .gt0_cpllreset_in(gt0_cpllreset_in),
        .gt0_dmonitorout_out(gt0_dmonitorout_out),
        .gt0_drpaddr_in(gt0_drpaddr_in),
        .gt0_drpclk_in(gt0_drpclk_in),
        .gt0_drpdi_in(gt0_drpdi_in),
        .gt0_drpdo_out(gt0_drpdo_out),
        .gt0_drpen_in(gt0_drpen_in),
        .gt0_drprdy_out(gt0_drprdy_out),
        .gt0_drpwe_in(gt0_drpwe_in),
        .gt0_eyescandataerror_out(gt0_eyescandataerror_out),
        .gt0_eyescanreset_in(gt0_eyescanreset_in),
        .gt0_eyescantrigger_in(gt0_eyescantrigger_in),
        .gt0_gtnorthrefclk0_in(gt0_gtnorthrefclk0_in),
        .gt0_gtnorthrefclk1_in(gt0_gtnorthrefclk1_in),
        .gt0_gtrefclk0_in(gt0_gtrefclk0_in),
        .gt0_gtrefclk1_in(gt0_gtrefclk1_in),
        .gt0_gtsouthrefclk0_in(gt0_gtsouthrefclk0_in),
        .gt0_gtsouthrefclk1_in(gt0_gtsouthrefclk1_in),
        .gt0_gttxreset_in21_out(gt0_gttxreset_in21_out),
        .gt0_gtxrxn_in(gt0_gtxrxn_in),
        .gt0_gtxrxp_in(gt0_gtxrxp_in),
        .gt0_gtxtxn_out(gt0_gtxtxn_out),
        .gt0_gtxtxp_out(gt0_gtxtxp_out),
        .gt0_loopback_in(gt0_loopback_in),
        .gt0_rxbufreset_in(gt0_rxbufreset_in),
        .gt0_rxbufstatus_out(gt0_rxbufstatus_out),
        .gt0_rxbyteisaligned_out(gt0_rxbyteisaligned_out),
        .gt0_rxbyterealign_out(gt0_rxbyterealign_out),
        .gt0_rxcdrhold_in(gt0_rxcdrhold_in),
        .gt0_rxchariscomma_out(gt0_rxchariscomma_out),
        .gt0_rxcharisk_out(gt0_rxcharisk_out),
        .gt0_rxcommadet_out(gt0_rxcommadet_out),
        .gt0_rxdata_out(gt0_rxdata_out),
        .gt0_rxdfelpmreset_in(gt0_rxdfelpmreset_in),
        .gt0_rxdisperr_out(gt0_rxdisperr_out),
        .gt0_rxlpmen_in(gt0_rxlpmen_in),
        .gt0_rxmcommaalignen_in(gt0_rxmcommaalignen_in),
        .gt0_rxmonitorout_out(gt0_rxmonitorout_out),
        .gt0_rxmonitorsel_in(gt0_rxmonitorsel_in),
        .gt0_rxnotintable_out(gt0_rxnotintable_out),
        .gt0_rxoutclk_out(gt0_rxoutclk_out),
        .gt0_rxoutclkfabric_out(gt0_rxoutclkfabric_out),
        .gt0_rxpcommaalignen_in(gt0_rxpcommaalignen_in),
        .gt0_rxpcsreset_in(gt0_rxpcsreset_in),
        .gt0_rxpd_in(gt0_rxpd_in),
        .gt0_rxpmareset_in(gt0_rxpmareset_in),
        .gt0_rxpolarity_in(gt0_rxpolarity_in),
        .gt0_rxprbscntreset_in(gt0_rxprbscntreset_in),
        .gt0_rxprbserr_out(gt0_rxprbserr_out),
        .gt0_rxprbssel_in(gt0_rxprbssel_in),
        .gt0_rxresetdone_out(gt0_rxresetdone_out),
        .gt0_rxstatus_out(gt0_rxstatus_out),
        .gt0_rxsysclksel_in(gt0_rxsysclksel_in),
        .gt0_rxuserrdy_in15_out(gt0_rxuserrdy_in15_out),
        .gt0_rxusrclk2_in(gt0_rxusrclk2_in),
        .gt0_rxusrclk_in(gt0_rxusrclk_in),
        .gt0_txbufstatus_out(gt0_txbufstatus_out),
        .gt0_txcharisk_in(gt0_txcharisk_in),
        .gt0_txdata_in(gt0_txdata_in),
        .gt0_txdiffctrl_in(gt0_txdiffctrl_in),
        .gt0_txinhibit_in(gt0_txinhibit_in),
        .gt0_txoutclk_out(gt0_txoutclk_out),
        .gt0_txoutclkfabric_out(gt0_txoutclkfabric_out),
        .gt0_txoutclkpcs_out(gt0_txoutclkpcs_out),
        .gt0_txpcsreset_in(gt0_txpcsreset_in),
        .gt0_txpd_in(gt0_txpd_in),
        .gt0_txpmareset_in(gt0_txpmareset_in),
        .gt0_txpolarity_in(gt0_txpolarity_in),
        .gt0_txpostcursor_in(gt0_txpostcursor_in),
        .gt0_txprbsforceerr_in(gt0_txprbsforceerr_in),
        .gt0_txprbssel_in(gt0_txprbssel_in),
        .gt0_txprecursor_in(gt0_txprecursor_in),
        .gt0_txresetdone_out(gt0_txresetdone_out),
        .gt0_txsysclksel_in(gt0_txsysclksel_in),
        .gt0_txuserrdy_in14_out(gt0_txuserrdy_in14_out),
        .gt0_txusrclk2_in(gt0_txusrclk2_in),
        .gt0_txusrclk_in(gt0_txusrclk_in),
        .gt1_cpllfbclklost_out(gt1_cpllfbclklost_out),
        .gt1_cplllock_out(gt1_cplllock_out),
        .gt1_cplllockdetclk_in(gt1_cplllockdetclk_in),
        .gt1_cpllpd_in(gt1_cpllpd_in),
        .gt1_cpllreset_in(gt1_cpllreset_in),
        .gt1_dmonitorout_out(gt1_dmonitorout_out),
        .gt1_drpaddr_in(gt1_drpaddr_in),
        .gt1_drpclk_in(gt1_drpclk_in),
        .gt1_drpdi_in(gt1_drpdi_in),
        .gt1_drpdo_out(gt1_drpdo_out),
        .gt1_drpen_in(gt1_drpen_in),
        .gt1_drprdy_out(gt1_drprdy_out),
        .gt1_drpwe_in(gt1_drpwe_in),
        .gt1_eyescandataerror_out(gt1_eyescandataerror_out),
        .gt1_eyescanreset_in(gt1_eyescanreset_in),
        .gt1_eyescantrigger_in(gt1_eyescantrigger_in),
        .gt1_gtnorthrefclk0_in(gt1_gtnorthrefclk0_in),
        .gt1_gtnorthrefclk1_in(gt1_gtnorthrefclk1_in),
        .gt1_gtrefclk0_in(gt1_gtrefclk0_in),
        .gt1_gtrefclk1_in(gt1_gtrefclk1_in),
        .gt1_gtsouthrefclk0_in(gt1_gtsouthrefclk0_in),
        .gt1_gtsouthrefclk1_in(gt1_gtsouthrefclk1_in),
        .gt1_gttxreset_in18_out(gt1_gttxreset_in18_out),
        .gt1_gtxrxn_in(gt1_gtxrxn_in),
        .gt1_gtxrxp_in(gt1_gtxrxp_in),
        .gt1_gtxtxn_out(gt1_gtxtxn_out),
        .gt1_gtxtxp_out(gt1_gtxtxp_out),
        .gt1_loopback_in(gt1_loopback_in),
        .gt1_rxbufreset_in(gt1_rxbufreset_in),
        .gt1_rxbufstatus_out(gt1_rxbufstatus_out),
        .gt1_rxbyteisaligned_out(gt1_rxbyteisaligned_out),
        .gt1_rxbyterealign_out(gt1_rxbyterealign_out),
        .gt1_rxcdrhold_in(gt1_rxcdrhold_in),
        .gt1_rxchariscomma_out(gt1_rxchariscomma_out),
        .gt1_rxcharisk_out(gt1_rxcharisk_out),
        .gt1_rxcommadet_out(gt1_rxcommadet_out),
        .gt1_rxdata_out(gt1_rxdata_out),
        .gt1_rxdfelpmreset_in(gt1_rxdfelpmreset_in),
        .gt1_rxdisperr_out(gt1_rxdisperr_out),
        .gt1_rxlpmen_in(gt1_rxlpmen_in),
        .gt1_rxmcommaalignen_in(gt1_rxmcommaalignen_in),
        .gt1_rxmonitorout_out(gt1_rxmonitorout_out),
        .gt1_rxmonitorsel_in(gt1_rxmonitorsel_in),
        .gt1_rxnotintable_out(gt1_rxnotintable_out),
        .gt1_rxoutclk_out(gt1_rxoutclk_out),
        .gt1_rxoutclkfabric_out(gt1_rxoutclkfabric_out),
        .gt1_rxpcommaalignen_in(gt1_rxpcommaalignen_in),
        .gt1_rxpcsreset_in(gt1_rxpcsreset_in),
        .gt1_rxpd_in(gt1_rxpd_in),
        .gt1_rxpmareset_in(gt1_rxpmareset_in),
        .gt1_rxpolarity_in(gt1_rxpolarity_in),
        .gt1_rxprbscntreset_in(gt1_rxprbscntreset_in),
        .gt1_rxprbserr_out(gt1_rxprbserr_out),
        .gt1_rxprbssel_in(gt1_rxprbssel_in),
        .gt1_rxresetdone_out(gt1_rxresetdone_out),
        .gt1_rxstatus_out(gt1_rxstatus_out),
        .gt1_rxsysclksel_in(gt1_rxsysclksel_in),
        .gt1_rxuserrdy_in13_out(gt1_rxuserrdy_in13_out),
        .gt1_rxusrclk2_in(gt1_rxusrclk2_in),
        .gt1_rxusrclk_in(gt1_rxusrclk_in),
        .gt1_txbufstatus_out(gt1_txbufstatus_out),
        .gt1_txcharisk_in(gt1_txcharisk_in),
        .gt1_txdata_in(gt1_txdata_in),
        .gt1_txdiffctrl_in(gt1_txdiffctrl_in),
        .gt1_txinhibit_in(gt1_txinhibit_in),
        .gt1_txoutclk_out(gt1_txoutclk_out),
        .gt1_txoutclkfabric_out(gt1_txoutclkfabric_out),
        .gt1_txoutclkpcs_out(gt1_txoutclkpcs_out),
        .gt1_txpcsreset_in(gt1_txpcsreset_in),
        .gt1_txpd_in(gt1_txpd_in),
        .gt1_txpmareset_in(gt1_txpmareset_in),
        .gt1_txpolarity_in(gt1_txpolarity_in),
        .gt1_txpostcursor_in(gt1_txpostcursor_in),
        .gt1_txprbsforceerr_in(gt1_txprbsforceerr_in),
        .gt1_txprbssel_in(gt1_txprbssel_in),
        .gt1_txprecursor_in(gt1_txprecursor_in),
        .gt1_txresetdone_out(gt1_txresetdone_out),
        .gt1_txsysclksel_in(gt1_txsysclksel_in),
        .gt1_txuserrdy_in12_out(gt1_txuserrdy_in12_out),
        .gt1_txusrclk2_in(gt1_txusrclk2_in),
        .gt1_txusrclk_in(gt1_txusrclk_in),
        .gt2_cpllfbclklost_out(gt2_cpllfbclklost_out),
        .gt2_cplllock_out(gt2_cplllock_out),
        .gt2_cplllockdetclk_in(gt2_cplllockdetclk_in),
        .gt2_cpllpd_in(gt2_cpllpd_in),
        .gt2_cpllreset_in(gt2_cpllreset_in),
        .gt2_dmonitorout_out(gt2_dmonitorout_out),
        .gt2_drpaddr_in(gt2_drpaddr_in),
        .gt2_drpclk_in(gt2_drpclk_in),
        .gt2_drpdi_in(gt2_drpdi_in),
        .gt2_drpdo_out(gt2_drpdo_out),
        .gt2_drpen_in(gt2_drpen_in),
        .gt2_drprdy_out(gt2_drprdy_out),
        .gt2_drpwe_in(gt2_drpwe_in),
        .gt2_eyescandataerror_out(gt2_eyescandataerror_out),
        .gt2_eyescanreset_in(gt2_eyescanreset_in),
        .gt2_eyescantrigger_in(gt2_eyescantrigger_in),
        .gt2_gtnorthrefclk0_in(gt2_gtnorthrefclk0_in),
        .gt2_gtnorthrefclk1_in(gt2_gtnorthrefclk1_in),
        .gt2_gtrefclk0_in(gt2_gtrefclk0_in),
        .gt2_gtrefclk1_in(gt2_gtrefclk1_in),
        .gt2_gtsouthrefclk0_in(gt2_gtsouthrefclk0_in),
        .gt2_gtsouthrefclk1_in(gt2_gtsouthrefclk1_in),
        .gt2_gttxreset_in15_out(gt2_gttxreset_in15_out),
        .gt2_gtxrxn_in(gt2_gtxrxn_in),
        .gt2_gtxrxp_in(gt2_gtxrxp_in),
        .gt2_gtxtxn_out(gt2_gtxtxn_out),
        .gt2_gtxtxp_out(gt2_gtxtxp_out),
        .gt2_loopback_in(gt2_loopback_in),
        .gt2_rxbufreset_in(gt2_rxbufreset_in),
        .gt2_rxbufstatus_out(gt2_rxbufstatus_out),
        .gt2_rxbyteisaligned_out(gt2_rxbyteisaligned_out),
        .gt2_rxbyterealign_out(gt2_rxbyterealign_out),
        .gt2_rxcdrhold_in(gt2_rxcdrhold_in),
        .gt2_rxchariscomma_out(gt2_rxchariscomma_out),
        .gt2_rxcharisk_out(gt2_rxcharisk_out),
        .gt2_rxcommadet_out(gt2_rxcommadet_out),
        .gt2_rxdata_out(gt2_rxdata_out),
        .gt2_rxdfelpmreset_in(gt2_rxdfelpmreset_in),
        .gt2_rxdisperr_out(gt2_rxdisperr_out),
        .gt2_rxlpmen_in(gt2_rxlpmen_in),
        .gt2_rxmcommaalignen_in(gt2_rxmcommaalignen_in),
        .gt2_rxmonitorout_out(gt2_rxmonitorout_out),
        .gt2_rxmonitorsel_in(gt2_rxmonitorsel_in),
        .gt2_rxnotintable_out(gt2_rxnotintable_out),
        .gt2_rxoutclk_out(gt2_rxoutclk_out),
        .gt2_rxoutclkfabric_out(gt2_rxoutclkfabric_out),
        .gt2_rxpcommaalignen_in(gt2_rxpcommaalignen_in),
        .gt2_rxpcsreset_in(gt2_rxpcsreset_in),
        .gt2_rxpd_in(gt2_rxpd_in),
        .gt2_rxpmareset_in(gt2_rxpmareset_in),
        .gt2_rxpolarity_in(gt2_rxpolarity_in),
        .gt2_rxprbscntreset_in(gt2_rxprbscntreset_in),
        .gt2_rxprbserr_out(gt2_rxprbserr_out),
        .gt2_rxprbssel_in(gt2_rxprbssel_in),
        .gt2_rxresetdone_out(gt2_rxresetdone_out),
        .gt2_rxstatus_out(gt2_rxstatus_out),
        .gt2_rxsysclksel_in(gt2_rxsysclksel_in),
        .gt2_rxuserrdy_in11_out(gt2_rxuserrdy_in11_out),
        .gt2_rxusrclk2_in(gt2_rxusrclk2_in),
        .gt2_rxusrclk_in(gt2_rxusrclk_in),
        .gt2_txbufstatus_out(gt2_txbufstatus_out),
        .gt2_txcharisk_in(gt2_txcharisk_in),
        .gt2_txdata_in(gt2_txdata_in),
        .gt2_txdiffctrl_in(gt2_txdiffctrl_in),
        .gt2_txinhibit_in(gt2_txinhibit_in),
        .gt2_txoutclk_out(gt2_txoutclk_out),
        .gt2_txoutclkfabric_out(gt2_txoutclkfabric_out),
        .gt2_txoutclkpcs_out(gt2_txoutclkpcs_out),
        .gt2_txpcsreset_in(gt2_txpcsreset_in),
        .gt2_txpd_in(gt2_txpd_in),
        .gt2_txpmareset_in(gt2_txpmareset_in),
        .gt2_txpolarity_in(gt2_txpolarity_in),
        .gt2_txpostcursor_in(gt2_txpostcursor_in),
        .gt2_txprbsforceerr_in(gt2_txprbsforceerr_in),
        .gt2_txprbssel_in(gt2_txprbssel_in),
        .gt2_txprecursor_in(gt2_txprecursor_in),
        .gt2_txresetdone_out(gt2_txresetdone_out),
        .gt2_txsysclksel_in(gt2_txsysclksel_in),
        .gt2_txuserrdy_in10_out(gt2_txuserrdy_in10_out),
        .gt2_txusrclk2_in(gt2_txusrclk2_in),
        .gt2_txusrclk_in(gt2_txusrclk_in),
        .gt3_cpllfbclklost_out(gt3_cpllfbclklost_out),
        .gt3_cplllock_out(gt3_cplllock_out),
        .gt3_cplllockdetclk_in(gt3_cplllockdetclk_in),
        .gt3_cpllpd_in(gt3_cpllpd_in),
        .gt3_cpllreset_in(gt3_cpllreset_in),
        .gt3_dmonitorout_out(gt3_dmonitorout_out),
        .gt3_drpaddr_in(gt3_drpaddr_in),
        .gt3_drpclk_in(gt3_drpclk_in),
        .gt3_drpdi_in(gt3_drpdi_in),
        .gt3_drpdo_out(gt3_drpdo_out),
        .gt3_drpen_in(gt3_drpen_in),
        .gt3_drprdy_out(gt3_drprdy_out),
        .gt3_drpwe_in(gt3_drpwe_in),
        .gt3_eyescandataerror_out(gt3_eyescandataerror_out),
        .gt3_eyescanreset_in(gt3_eyescanreset_in),
        .gt3_eyescantrigger_in(gt3_eyescantrigger_in),
        .gt3_gtnorthrefclk0_in(gt3_gtnorthrefclk0_in),
        .gt3_gtnorthrefclk1_in(gt3_gtnorthrefclk1_in),
        .gt3_gtrefclk0_in(gt3_gtrefclk0_in),
        .gt3_gtrefclk1_in(gt3_gtrefclk1_in),
        .gt3_gtsouthrefclk0_in(gt3_gtsouthrefclk0_in),
        .gt3_gtsouthrefclk1_in(gt3_gtsouthrefclk1_in),
        .gt3_gttxreset_in12_out(gt3_gttxreset_in12_out),
        .gt3_gtxrxn_in(gt3_gtxrxn_in),
        .gt3_gtxrxp_in(gt3_gtxrxp_in),
        .gt3_gtxtxn_out(gt3_gtxtxn_out),
        .gt3_gtxtxp_out(gt3_gtxtxp_out),
        .gt3_loopback_in(gt3_loopback_in),
        .gt3_rxbufreset_in(gt3_rxbufreset_in),
        .gt3_rxbufstatus_out(gt3_rxbufstatus_out),
        .gt3_rxbyteisaligned_out(gt3_rxbyteisaligned_out),
        .gt3_rxbyterealign_out(gt3_rxbyterealign_out),
        .gt3_rxcdrhold_in(gt3_rxcdrhold_in),
        .gt3_rxchariscomma_out(gt3_rxchariscomma_out),
        .gt3_rxcharisk_out(gt3_rxcharisk_out),
        .gt3_rxcommadet_out(gt3_rxcommadet_out),
        .gt3_rxdata_out(gt3_rxdata_out),
        .gt3_rxdfelpmreset_in(gt3_rxdfelpmreset_in),
        .gt3_rxdisperr_out(gt3_rxdisperr_out),
        .gt3_rxlpmen_in(gt3_rxlpmen_in),
        .gt3_rxmcommaalignen_in(gt3_rxmcommaalignen_in),
        .gt3_rxmonitorout_out(gt3_rxmonitorout_out),
        .gt3_rxmonitorsel_in(gt3_rxmonitorsel_in),
        .gt3_rxnotintable_out(gt3_rxnotintable_out),
        .gt3_rxoutclk_out(gt3_rxoutclk_out),
        .gt3_rxoutclkfabric_out(gt3_rxoutclkfabric_out),
        .gt3_rxpcommaalignen_in(gt3_rxpcommaalignen_in),
        .gt3_rxpcsreset_in(gt3_rxpcsreset_in),
        .gt3_rxpd_in(gt3_rxpd_in),
        .gt3_rxpmareset_in(gt3_rxpmareset_in),
        .gt3_rxpolarity_in(gt3_rxpolarity_in),
        .gt3_rxprbscntreset_in(gt3_rxprbscntreset_in),
        .gt3_rxprbserr_out(gt3_rxprbserr_out),
        .gt3_rxprbssel_in(gt3_rxprbssel_in),
        .gt3_rxresetdone_out(gt3_rxresetdone_out),
        .gt3_rxstatus_out(gt3_rxstatus_out),
        .gt3_rxsysclksel_in(gt3_rxsysclksel_in),
        .gt3_rxuserrdy_in9_out(gt3_rxuserrdy_in9_out),
        .gt3_rxusrclk2_in(gt3_rxusrclk2_in),
        .gt3_rxusrclk_in(gt3_rxusrclk_in),
        .gt3_txbufstatus_out(gt3_txbufstatus_out),
        .gt3_txcharisk_in(gt3_txcharisk_in),
        .gt3_txdata_in(gt3_txdata_in),
        .gt3_txdiffctrl_in(gt3_txdiffctrl_in),
        .gt3_txinhibit_in(gt3_txinhibit_in),
        .gt3_txoutclk_out(gt3_txoutclk_out),
        .gt3_txoutclkfabric_out(gt3_txoutclkfabric_out),
        .gt3_txoutclkpcs_out(gt3_txoutclkpcs_out),
        .gt3_txpcsreset_in(gt3_txpcsreset_in),
        .gt3_txpd_in(gt3_txpd_in),
        .gt3_txpmareset_in(gt3_txpmareset_in),
        .gt3_txpolarity_in(gt3_txpolarity_in),
        .gt3_txpostcursor_in(gt3_txpostcursor_in),
        .gt3_txprbsforceerr_in(gt3_txprbsforceerr_in),
        .gt3_txprbssel_in(gt3_txprbssel_in),
        .gt3_txprecursor_in(gt3_txprecursor_in),
        .gt3_txresetdone_out(gt3_txresetdone_out),
        .gt3_txsysclksel_in(gt3_txsysclksel_in),
        .gt3_txuserrdy_in8_out(gt3_txuserrdy_in8_out),
        .gt3_txusrclk2_in(gt3_txusrclk2_in),
        .gt3_txusrclk_in(gt3_txusrclk_in),
        .gt4_cpllfbclklost_out(gt4_cpllfbclklost_out),
        .gt4_cplllock_out(gt4_cplllock_out),
        .gt4_cplllockdetclk_in(gt4_cplllockdetclk_in),
        .gt4_cpllpd_in(gt4_cpllpd_in),
        .gt4_cpllreset_in(gt4_cpllreset_in),
        .gt4_dmonitorout_out(gt4_dmonitorout_out),
        .gt4_drpaddr_in(gt4_drpaddr_in),
        .gt4_drpclk_in(gt4_drpclk_in),
        .gt4_drpdi_in(gt4_drpdi_in),
        .gt4_drpdo_out(gt4_drpdo_out),
        .gt4_drpen_in(gt4_drpen_in),
        .gt4_drprdy_out(gt4_drprdy_out),
        .gt4_drpwe_in(gt4_drpwe_in),
        .gt4_eyescandataerror_out(gt4_eyescandataerror_out),
        .gt4_eyescanreset_in(gt4_eyescanreset_in),
        .gt4_eyescantrigger_in(gt4_eyescantrigger_in),
        .gt4_gtnorthrefclk0_in(gt4_gtnorthrefclk0_in),
        .gt4_gtnorthrefclk1_in(gt4_gtnorthrefclk1_in),
        .gt4_gtrefclk0_in(gt4_gtrefclk0_in),
        .gt4_gtrefclk1_in(gt4_gtrefclk1_in),
        .gt4_gtsouthrefclk0_in(gt4_gtsouthrefclk0_in),
        .gt4_gtsouthrefclk1_in(gt4_gtsouthrefclk1_in),
        .gt4_gttxreset_in9_out(gt4_gttxreset_in9_out),
        .gt4_gtxrxn_in(gt4_gtxrxn_in),
        .gt4_gtxrxp_in(gt4_gtxrxp_in),
        .gt4_gtxtxn_out(gt4_gtxtxn_out),
        .gt4_gtxtxp_out(gt4_gtxtxp_out),
        .gt4_loopback_in(gt4_loopback_in),
        .gt4_rxbufreset_in(gt4_rxbufreset_in),
        .gt4_rxbufstatus_out(gt4_rxbufstatus_out),
        .gt4_rxbyteisaligned_out(gt4_rxbyteisaligned_out),
        .gt4_rxbyterealign_out(gt4_rxbyterealign_out),
        .gt4_rxcdrhold_in(gt4_rxcdrhold_in),
        .gt4_rxchariscomma_out(gt4_rxchariscomma_out),
        .gt4_rxcharisk_out(gt4_rxcharisk_out),
        .gt4_rxcommadet_out(gt4_rxcommadet_out),
        .gt4_rxdata_out(gt4_rxdata_out),
        .gt4_rxdfelpmreset_in(gt4_rxdfelpmreset_in),
        .gt4_rxdisperr_out(gt4_rxdisperr_out),
        .gt4_rxlpmen_in(gt4_rxlpmen_in),
        .gt4_rxmcommaalignen_in(gt4_rxmcommaalignen_in),
        .gt4_rxmonitorout_out(gt4_rxmonitorout_out),
        .gt4_rxmonitorsel_in(gt4_rxmonitorsel_in),
        .gt4_rxnotintable_out(gt4_rxnotintable_out),
        .gt4_rxoutclk_out(gt4_rxoutclk_out),
        .gt4_rxoutclkfabric_out(gt4_rxoutclkfabric_out),
        .gt4_rxpcommaalignen_in(gt4_rxpcommaalignen_in),
        .gt4_rxpcsreset_in(gt4_rxpcsreset_in),
        .gt4_rxpd_in(gt4_rxpd_in),
        .gt4_rxpmareset_in(gt4_rxpmareset_in),
        .gt4_rxpolarity_in(gt4_rxpolarity_in),
        .gt4_rxprbscntreset_in(gt4_rxprbscntreset_in),
        .gt4_rxprbserr_out(gt4_rxprbserr_out),
        .gt4_rxprbssel_in(gt4_rxprbssel_in),
        .gt4_rxresetdone_out(gt4_rxresetdone_out),
        .gt4_rxstatus_out(gt4_rxstatus_out),
        .gt4_rxsysclksel_in(gt4_rxsysclksel_in),
        .gt4_rxuserrdy_in7_out(gt4_rxuserrdy_in7_out),
        .gt4_rxusrclk2_in(gt4_rxusrclk2_in),
        .gt4_rxusrclk_in(gt4_rxusrclk_in),
        .gt4_txbufstatus_out(gt4_txbufstatus_out),
        .gt4_txcharisk_in(gt4_txcharisk_in),
        .gt4_txdata_in(gt4_txdata_in),
        .gt4_txdiffctrl_in(gt4_txdiffctrl_in),
        .gt4_txinhibit_in(gt4_txinhibit_in),
        .gt4_txoutclk_out(gt4_txoutclk_out),
        .gt4_txoutclkfabric_out(gt4_txoutclkfabric_out),
        .gt4_txoutclkpcs_out(gt4_txoutclkpcs_out),
        .gt4_txpcsreset_in(gt4_txpcsreset_in),
        .gt4_txpd_in(gt4_txpd_in),
        .gt4_txpmareset_in(gt4_txpmareset_in),
        .gt4_txpolarity_in(gt4_txpolarity_in),
        .gt4_txpostcursor_in(gt4_txpostcursor_in),
        .gt4_txprbsforceerr_in(gt4_txprbsforceerr_in),
        .gt4_txprbssel_in(gt4_txprbssel_in),
        .gt4_txprecursor_in(gt4_txprecursor_in),
        .gt4_txresetdone_out(gt4_txresetdone_out),
        .gt4_txsysclksel_in(gt4_txsysclksel_in),
        .gt4_txuserrdy_in6_out(gt4_txuserrdy_in6_out),
        .gt4_txusrclk2_in(gt4_txusrclk2_in),
        .gt4_txusrclk_in(gt4_txusrclk_in),
        .gt5_cpllfbclklost_out(gt5_cpllfbclklost_out),
        .gt5_cplllock_out(gt5_cplllock_out),
        .gt5_cplllockdetclk_in(gt5_cplllockdetclk_in),
        .gt5_cpllpd_in(gt5_cpllpd_in),
        .gt5_cpllreset_in(gt5_cpllreset_in),
        .gt5_dmonitorout_out(gt5_dmonitorout_out),
        .gt5_drpaddr_in(gt5_drpaddr_in),
        .gt5_drpclk_in(gt5_drpclk_in),
        .gt5_drpdi_in(gt5_drpdi_in),
        .gt5_drpdo_out(gt5_drpdo_out),
        .gt5_drpen_in(gt5_drpen_in),
        .gt5_drprdy_out(gt5_drprdy_out),
        .gt5_drpwe_in(gt5_drpwe_in),
        .gt5_eyescandataerror_out(gt5_eyescandataerror_out),
        .gt5_eyescanreset_in(gt5_eyescanreset_in),
        .gt5_eyescantrigger_in(gt5_eyescantrigger_in),
        .gt5_gtnorthrefclk0_in(gt5_gtnorthrefclk0_in),
        .gt5_gtnorthrefclk1_in(gt5_gtnorthrefclk1_in),
        .gt5_gtrefclk0_in(gt5_gtrefclk0_in),
        .gt5_gtrefclk1_in(gt5_gtrefclk1_in),
        .gt5_gtsouthrefclk0_in(gt5_gtsouthrefclk0_in),
        .gt5_gtsouthrefclk1_in(gt5_gtsouthrefclk1_in),
        .gt5_gttxreset_in6_out(gt5_gttxreset_in6_out),
        .gt5_gtxrxn_in(gt5_gtxrxn_in),
        .gt5_gtxrxp_in(gt5_gtxrxp_in),
        .gt5_gtxtxn_out(gt5_gtxtxn_out),
        .gt5_gtxtxp_out(gt5_gtxtxp_out),
        .gt5_loopback_in(gt5_loopback_in),
        .gt5_rxbufreset_in(gt5_rxbufreset_in),
        .gt5_rxbufstatus_out(gt5_rxbufstatus_out),
        .gt5_rxbyteisaligned_out(gt5_rxbyteisaligned_out),
        .gt5_rxbyterealign_out(gt5_rxbyterealign_out),
        .gt5_rxcdrhold_in(gt5_rxcdrhold_in),
        .gt5_rxchariscomma_out(gt5_rxchariscomma_out),
        .gt5_rxcharisk_out(gt5_rxcharisk_out),
        .gt5_rxcommadet_out(gt5_rxcommadet_out),
        .gt5_rxdata_out(gt5_rxdata_out),
        .gt5_rxdfelpmreset_in(gt5_rxdfelpmreset_in),
        .gt5_rxdisperr_out(gt5_rxdisperr_out),
        .gt5_rxlpmen_in(gt5_rxlpmen_in),
        .gt5_rxmcommaalignen_in(gt5_rxmcommaalignen_in),
        .gt5_rxmonitorout_out(gt5_rxmonitorout_out),
        .gt5_rxmonitorsel_in(gt5_rxmonitorsel_in),
        .gt5_rxnotintable_out(gt5_rxnotintable_out),
        .gt5_rxoutclk_out(gt5_rxoutclk_out),
        .gt5_rxoutclkfabric_out(gt5_rxoutclkfabric_out),
        .gt5_rxpcommaalignen_in(gt5_rxpcommaalignen_in),
        .gt5_rxpcsreset_in(gt5_rxpcsreset_in),
        .gt5_rxpd_in(gt5_rxpd_in),
        .gt5_rxpmareset_in(gt5_rxpmareset_in),
        .gt5_rxpolarity_in(gt5_rxpolarity_in),
        .gt5_rxprbscntreset_in(gt5_rxprbscntreset_in),
        .gt5_rxprbserr_out(gt5_rxprbserr_out),
        .gt5_rxprbssel_in(gt5_rxprbssel_in),
        .gt5_rxresetdone_out(gt5_rxresetdone_out),
        .gt5_rxstatus_out(gt5_rxstatus_out),
        .gt5_rxsysclksel_in(gt5_rxsysclksel_in),
        .gt5_rxuserrdy_in5_out(gt5_rxuserrdy_in5_out),
        .gt5_rxusrclk2_in(gt5_rxusrclk2_in),
        .gt5_rxusrclk_in(gt5_rxusrclk_in),
        .gt5_txbufstatus_out(gt5_txbufstatus_out),
        .gt5_txcharisk_in(gt5_txcharisk_in),
        .gt5_txdata_in(gt5_txdata_in),
        .gt5_txdiffctrl_in(gt5_txdiffctrl_in),
        .gt5_txinhibit_in(gt5_txinhibit_in),
        .gt5_txoutclk_out(gt5_txoutclk_out),
        .gt5_txoutclkfabric_out(gt5_txoutclkfabric_out),
        .gt5_txoutclkpcs_out(gt5_txoutclkpcs_out),
        .gt5_txpcsreset_in(gt5_txpcsreset_in),
        .gt5_txpd_in(gt5_txpd_in),
        .gt5_txpmareset_in(gt5_txpmareset_in),
        .gt5_txpolarity_in(gt5_txpolarity_in),
        .gt5_txpostcursor_in(gt5_txpostcursor_in),
        .gt5_txprbsforceerr_in(gt5_txprbsforceerr_in),
        .gt5_txprbssel_in(gt5_txprbssel_in),
        .gt5_txprecursor_in(gt5_txprecursor_in),
        .gt5_txresetdone_out(gt5_txresetdone_out),
        .gt5_txsysclksel_in(gt5_txsysclksel_in),
        .gt5_txuserrdy_in4_out(gt5_txuserrdy_in4_out),
        .gt5_txusrclk2_in(gt5_txusrclk2_in),
        .gt5_txusrclk_in(gt5_txusrclk_in),
        .gt6_cpllfbclklost_out(gt6_cpllfbclklost_out),
        .gt6_cplllock_out(gt6_cplllock_out),
        .gt6_cplllockdetclk_in(gt6_cplllockdetclk_in),
        .gt6_cpllpd_in(gt6_cpllpd_in),
        .gt6_cpllreset_in(gt6_cpllreset_in),
        .gt6_dmonitorout_out(gt6_dmonitorout_out),
        .gt6_drpaddr_in(gt6_drpaddr_in),
        .gt6_drpclk_in(gt6_drpclk_in),
        .gt6_drpdi_in(gt6_drpdi_in),
        .gt6_drpdo_out(gt6_drpdo_out),
        .gt6_drpen_in(gt6_drpen_in),
        .gt6_drprdy_out(gt6_drprdy_out),
        .gt6_drpwe_in(gt6_drpwe_in),
        .gt6_eyescandataerror_out(gt6_eyescandataerror_out),
        .gt6_eyescanreset_in(gt6_eyescanreset_in),
        .gt6_eyescantrigger_in(gt6_eyescantrigger_in),
        .gt6_gtnorthrefclk0_in(gt6_gtnorthrefclk0_in),
        .gt6_gtnorthrefclk1_in(gt6_gtnorthrefclk1_in),
        .gt6_gtrefclk0_in(gt6_gtrefclk0_in),
        .gt6_gtrefclk1_in(gt6_gtrefclk1_in),
        .gt6_gtsouthrefclk0_in(gt6_gtsouthrefclk0_in),
        .gt6_gtsouthrefclk1_in(gt6_gtsouthrefclk1_in),
        .gt6_gttxreset_in3_out(gt6_gttxreset_in3_out),
        .gt6_gtxrxn_in(gt6_gtxrxn_in),
        .gt6_gtxrxp_in(gt6_gtxrxp_in),
        .gt6_gtxtxn_out(gt6_gtxtxn_out),
        .gt6_gtxtxp_out(gt6_gtxtxp_out),
        .gt6_loopback_in(gt6_loopback_in),
        .gt6_rxbufreset_in(gt6_rxbufreset_in),
        .gt6_rxbufstatus_out(gt6_rxbufstatus_out),
        .gt6_rxbyteisaligned_out(gt6_rxbyteisaligned_out),
        .gt6_rxbyterealign_out(gt6_rxbyterealign_out),
        .gt6_rxcdrhold_in(gt6_rxcdrhold_in),
        .gt6_rxchariscomma_out(gt6_rxchariscomma_out),
        .gt6_rxcharisk_out(gt6_rxcharisk_out),
        .gt6_rxcommadet_out(gt6_rxcommadet_out),
        .gt6_rxdata_out(gt6_rxdata_out),
        .gt6_rxdfelpmreset_in(gt6_rxdfelpmreset_in),
        .gt6_rxdisperr_out(gt6_rxdisperr_out),
        .gt6_rxlpmen_in(gt6_rxlpmen_in),
        .gt6_rxmcommaalignen_in(gt6_rxmcommaalignen_in),
        .gt6_rxmonitorout_out(gt6_rxmonitorout_out),
        .gt6_rxmonitorsel_in(gt6_rxmonitorsel_in),
        .gt6_rxnotintable_out(gt6_rxnotintable_out),
        .gt6_rxoutclk_out(gt6_rxoutclk_out),
        .gt6_rxoutclkfabric_out(gt6_rxoutclkfabric_out),
        .gt6_rxpcommaalignen_in(gt6_rxpcommaalignen_in),
        .gt6_rxpcsreset_in(gt6_rxpcsreset_in),
        .gt6_rxpd_in(gt6_rxpd_in),
        .gt6_rxpmareset_in(gt6_rxpmareset_in),
        .gt6_rxpolarity_in(gt6_rxpolarity_in),
        .gt6_rxprbscntreset_in(gt6_rxprbscntreset_in),
        .gt6_rxprbserr_out(gt6_rxprbserr_out),
        .gt6_rxprbssel_in(gt6_rxprbssel_in),
        .gt6_rxresetdone_out(gt6_rxresetdone_out),
        .gt6_rxstatus_out(gt6_rxstatus_out),
        .gt6_rxsysclksel_in(gt6_rxsysclksel_in),
        .gt6_rxuserrdy_in3_out(gt6_rxuserrdy_in3_out),
        .gt6_rxusrclk2_in(gt6_rxusrclk2_in),
        .gt6_rxusrclk_in(gt6_rxusrclk_in),
        .gt6_txbufstatus_out(gt6_txbufstatus_out),
        .gt6_txcharisk_in(gt6_txcharisk_in),
        .gt6_txdata_in(gt6_txdata_in),
        .gt6_txdiffctrl_in(gt6_txdiffctrl_in),
        .gt6_txinhibit_in(gt6_txinhibit_in),
        .gt6_txoutclk_out(gt6_txoutclk_out),
        .gt6_txoutclkfabric_out(gt6_txoutclkfabric_out),
        .gt6_txoutclkpcs_out(gt6_txoutclkpcs_out),
        .gt6_txpcsreset_in(gt6_txpcsreset_in),
        .gt6_txpd_in(gt6_txpd_in),
        .gt6_txpmareset_in(gt6_txpmareset_in),
        .gt6_txpolarity_in(gt6_txpolarity_in),
        .gt6_txpostcursor_in(gt6_txpostcursor_in),
        .gt6_txprbsforceerr_in(gt6_txprbsforceerr_in),
        .gt6_txprbssel_in(gt6_txprbssel_in),
        .gt6_txprecursor_in(gt6_txprecursor_in),
        .gt6_txresetdone_out(gt6_txresetdone_out),
        .gt6_txsysclksel_in(gt6_txsysclksel_in),
        .gt6_txuserrdy_in2_out(gt6_txuserrdy_in2_out),
        .gt6_txusrclk2_in(gt6_txusrclk2_in),
        .gt6_txusrclk_in(gt6_txusrclk_in),
        .gt7_cpllfbclklost_out(gt7_cpllfbclklost_out),
        .gt7_cplllock_out(gt7_cplllock_out),
        .gt7_cplllockdetclk_in(gt7_cplllockdetclk_in),
        .gt7_cpllpd_in(gt7_cpllpd_in),
        .gt7_cpllreset_in(gt7_cpllreset_in),
        .gt7_dmonitorout_out(gt7_dmonitorout_out),
        .gt7_drpaddr_in(gt7_drpaddr_in),
        .gt7_drpclk_in(gt7_drpclk_in),
        .gt7_drpdi_in(gt7_drpdi_in),
        .gt7_drpdo_out(gt7_drpdo_out),
        .gt7_drpen_in(gt7_drpen_in),
        .gt7_drprdy_out(gt7_drprdy_out),
        .gt7_drpwe_in(gt7_drpwe_in),
        .gt7_eyescandataerror_out(gt7_eyescandataerror_out),
        .gt7_eyescanreset_in(gt7_eyescanreset_in),
        .gt7_eyescantrigger_in(gt7_eyescantrigger_in),
        .gt7_gtnorthrefclk0_in(gt7_gtnorthrefclk0_in),
        .gt7_gtnorthrefclk1_in(gt7_gtnorthrefclk1_in),
        .gt7_gtrefclk0_in(gt7_gtrefclk0_in),
        .gt7_gtrefclk1_in(gt7_gtrefclk1_in),
        .gt7_gtsouthrefclk0_in(gt7_gtsouthrefclk0_in),
        .gt7_gtsouthrefclk1_in(gt7_gtsouthrefclk1_in),
        .gt7_gttxreset_in0_out(gt7_gttxreset_in0_out),
        .gt7_gtxrxn_in(gt7_gtxrxn_in),
        .gt7_gtxrxp_in(gt7_gtxrxp_in),
        .gt7_gtxtxn_out(gt7_gtxtxn_out),
        .gt7_gtxtxp_out(gt7_gtxtxp_out),
        .gt7_loopback_in(gt7_loopback_in),
        .gt7_rxbufreset_in(gt7_rxbufreset_in),
        .gt7_rxbufstatus_out(gt7_rxbufstatus_out),
        .gt7_rxbyteisaligned_out(gt7_rxbyteisaligned_out),
        .gt7_rxbyterealign_out(gt7_rxbyterealign_out),
        .gt7_rxcdrhold_in(gt7_rxcdrhold_in),
        .gt7_rxchariscomma_out(gt7_rxchariscomma_out),
        .gt7_rxcharisk_out(gt7_rxcharisk_out),
        .gt7_rxcommadet_out(gt7_rxcommadet_out),
        .gt7_rxdata_out(gt7_rxdata_out),
        .gt7_rxdfelpmreset_in(gt7_rxdfelpmreset_in),
        .gt7_rxdisperr_out(gt7_rxdisperr_out),
        .gt7_rxlpmen_in(gt7_rxlpmen_in),
        .gt7_rxmcommaalignen_in(gt7_rxmcommaalignen_in),
        .gt7_rxmonitorout_out(gt7_rxmonitorout_out),
        .gt7_rxmonitorsel_in(gt7_rxmonitorsel_in),
        .gt7_rxnotintable_out(gt7_rxnotintable_out),
        .gt7_rxoutclk_out(gt7_rxoutclk_out),
        .gt7_rxoutclkfabric_out(gt7_rxoutclkfabric_out),
        .gt7_rxpcommaalignen_in(gt7_rxpcommaalignen_in),
        .gt7_rxpcsreset_in(gt7_rxpcsreset_in),
        .gt7_rxpd_in(gt7_rxpd_in),
        .gt7_rxpmareset_in(gt7_rxpmareset_in),
        .gt7_rxpolarity_in(gt7_rxpolarity_in),
        .gt7_rxprbscntreset_in(gt7_rxprbscntreset_in),
        .gt7_rxprbserr_out(gt7_rxprbserr_out),
        .gt7_rxprbssel_in(gt7_rxprbssel_in),
        .gt7_rxresetdone_out(gt7_rxresetdone_out),
        .gt7_rxstatus_out(gt7_rxstatus_out),
        .gt7_rxsysclksel_in(gt7_rxsysclksel_in),
        .gt7_rxuserrdy_in1_out(gt7_rxuserrdy_in1_out),
        .gt7_rxusrclk2_in(gt7_rxusrclk2_in),
        .gt7_rxusrclk_in(gt7_rxusrclk_in),
        .gt7_txbufstatus_out(gt7_txbufstatus_out),
        .gt7_txcharisk_in(gt7_txcharisk_in),
        .gt7_txdata_in(gt7_txdata_in),
        .gt7_txdiffctrl_in(gt7_txdiffctrl_in),
        .gt7_txinhibit_in(gt7_txinhibit_in),
        .gt7_txoutclk_out(gt7_txoutclk_out),
        .gt7_txoutclkfabric_out(gt7_txoutclkfabric_out),
        .gt7_txoutclkpcs_out(gt7_txoutclkpcs_out),
        .gt7_txpcsreset_in(gt7_txpcsreset_in),
        .gt7_txpd_in(gt7_txpd_in),
        .gt7_txpmareset_in(gt7_txpmareset_in),
        .gt7_txpolarity_in(gt7_txpolarity_in),
        .gt7_txpostcursor_in(gt7_txpostcursor_in),
        .gt7_txprbsforceerr_in(gt7_txprbsforceerr_in),
        .gt7_txprbssel_in(gt7_txprbssel_in),
        .gt7_txprecursor_in(gt7_txprecursor_in),
        .gt7_txresetdone_out(gt7_txresetdone_out),
        .gt7_txsysclksel_in(gt7_txsysclksel_in),
        .gt7_txuserrdy_in0_out(gt7_txuserrdy_in0_out),
        .gt7_txusrclk2_in(gt7_txusrclk2_in),
        .gt7_txusrclk_in(gt7_txusrclk_in),
        .gt_tx_cpllreset_t(gt_tx_cpllreset_t));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_multi_gt
   (gt0_cpllfbclklost_out,
    gt0_cplllock_out,
    gt0_drprdy_out,
    gt0_eyescandataerror_out,
    gt0_gtxtxn_out,
    gt0_gtxtxp_out,
    gt0_rxbyteisaligned_out,
    gt0_rxbyterealign_out,
    gt0_rxcommadet_out,
    gt0_rxoutclk_out,
    gt0_rxoutclkfabric_out,
    gt0_rxprbserr_out,
    gt0_rxresetdone_out,
    gt0_txoutclk_out,
    gt0_txoutclkfabric_out,
    gt0_txoutclkpcs_out,
    gt0_txresetdone_out,
    gt0_drpdo_out,
    gt0_txbufstatus_out,
    gt0_rxbufstatus_out,
    gt0_rxstatus_out,
    gt0_rxdata_out,
    gt0_rxmonitorout_out,
    gt0_dmonitorout_out,
    gt0_rxchariscomma_out,
    gt0_rxcharisk_out,
    gt0_rxdisperr_out,
    gt0_rxnotintable_out,
    gt1_cpllfbclklost_out,
    gt1_cplllock_out,
    gt1_drprdy_out,
    gt1_eyescandataerror_out,
    gt1_gtxtxn_out,
    gt1_gtxtxp_out,
    gt1_rxbyteisaligned_out,
    gt1_rxbyterealign_out,
    gt1_rxcommadet_out,
    gt1_rxoutclk_out,
    gt1_rxoutclkfabric_out,
    gt1_rxprbserr_out,
    gt1_rxresetdone_out,
    gt1_txoutclk_out,
    gt1_txoutclkfabric_out,
    gt1_txoutclkpcs_out,
    gt1_txresetdone_out,
    gt1_drpdo_out,
    gt1_txbufstatus_out,
    gt1_rxbufstatus_out,
    gt1_rxstatus_out,
    gt1_rxdata_out,
    gt1_rxmonitorout_out,
    gt1_dmonitorout_out,
    gt1_rxchariscomma_out,
    gt1_rxcharisk_out,
    gt1_rxdisperr_out,
    gt1_rxnotintable_out,
    gt2_cpllfbclklost_out,
    gt2_cplllock_out,
    gt2_drprdy_out,
    gt2_eyescandataerror_out,
    gt2_gtxtxn_out,
    gt2_gtxtxp_out,
    gt2_rxbyteisaligned_out,
    gt2_rxbyterealign_out,
    gt2_rxcommadet_out,
    gt2_rxoutclk_out,
    gt2_rxoutclkfabric_out,
    gt2_rxprbserr_out,
    gt2_rxresetdone_out,
    gt2_txoutclk_out,
    gt2_txoutclkfabric_out,
    gt2_txoutclkpcs_out,
    gt2_txresetdone_out,
    gt2_drpdo_out,
    gt2_txbufstatus_out,
    gt2_rxbufstatus_out,
    gt2_rxstatus_out,
    gt2_rxdata_out,
    gt2_rxmonitorout_out,
    gt2_dmonitorout_out,
    gt2_rxchariscomma_out,
    gt2_rxcharisk_out,
    gt2_rxdisperr_out,
    gt2_rxnotintable_out,
    gt3_cpllfbclklost_out,
    gt3_cplllock_out,
    gt3_drprdy_out,
    gt3_eyescandataerror_out,
    gt3_gtxtxn_out,
    gt3_gtxtxp_out,
    gt3_rxbyteisaligned_out,
    gt3_rxbyterealign_out,
    gt3_rxcommadet_out,
    gt3_rxoutclk_out,
    gt3_rxoutclkfabric_out,
    gt3_rxprbserr_out,
    gt3_rxresetdone_out,
    gt3_txoutclk_out,
    gt3_txoutclkfabric_out,
    gt3_txoutclkpcs_out,
    gt3_txresetdone_out,
    gt3_drpdo_out,
    gt3_txbufstatus_out,
    gt3_rxbufstatus_out,
    gt3_rxstatus_out,
    gt3_rxdata_out,
    gt3_rxmonitorout_out,
    gt3_dmonitorout_out,
    gt3_rxchariscomma_out,
    gt3_rxcharisk_out,
    gt3_rxdisperr_out,
    gt3_rxnotintable_out,
    gt4_cpllfbclklost_out,
    gt4_cplllock_out,
    gt4_drprdy_out,
    gt4_eyescandataerror_out,
    gt4_gtxtxn_out,
    gt4_gtxtxp_out,
    gt4_rxbyteisaligned_out,
    gt4_rxbyterealign_out,
    gt4_rxcommadet_out,
    gt4_rxoutclk_out,
    gt4_rxoutclkfabric_out,
    gt4_rxprbserr_out,
    gt4_rxresetdone_out,
    gt4_txoutclk_out,
    gt4_txoutclkfabric_out,
    gt4_txoutclkpcs_out,
    gt4_txresetdone_out,
    gt4_drpdo_out,
    gt4_txbufstatus_out,
    gt4_rxbufstatus_out,
    gt4_rxstatus_out,
    gt4_rxdata_out,
    gt4_rxmonitorout_out,
    gt4_dmonitorout_out,
    gt4_rxchariscomma_out,
    gt4_rxcharisk_out,
    gt4_rxdisperr_out,
    gt4_rxnotintable_out,
    gt5_cpllfbclklost_out,
    gt5_cplllock_out,
    gt5_drprdy_out,
    gt5_eyescandataerror_out,
    gt5_gtxtxn_out,
    gt5_gtxtxp_out,
    gt5_rxbyteisaligned_out,
    gt5_rxbyterealign_out,
    gt5_rxcommadet_out,
    gt5_rxoutclk_out,
    gt5_rxoutclkfabric_out,
    gt5_rxprbserr_out,
    gt5_rxresetdone_out,
    gt5_txoutclk_out,
    gt5_txoutclkfabric_out,
    gt5_txoutclkpcs_out,
    gt5_txresetdone_out,
    gt5_drpdo_out,
    gt5_txbufstatus_out,
    gt5_rxbufstatus_out,
    gt5_rxstatus_out,
    gt5_rxdata_out,
    gt5_rxmonitorout_out,
    gt5_dmonitorout_out,
    gt5_rxchariscomma_out,
    gt5_rxcharisk_out,
    gt5_rxdisperr_out,
    gt5_rxnotintable_out,
    gt6_cpllfbclklost_out,
    gt6_cplllock_out,
    gt6_drprdy_out,
    gt6_eyescandataerror_out,
    gt6_gtxtxn_out,
    gt6_gtxtxp_out,
    gt6_rxbyteisaligned_out,
    gt6_rxbyterealign_out,
    gt6_rxcommadet_out,
    gt6_rxoutclk_out,
    gt6_rxoutclkfabric_out,
    gt6_rxprbserr_out,
    gt6_rxresetdone_out,
    gt6_txoutclk_out,
    gt6_txoutclkfabric_out,
    gt6_txoutclkpcs_out,
    gt6_txresetdone_out,
    gt6_drpdo_out,
    gt6_txbufstatus_out,
    gt6_rxbufstatus_out,
    gt6_rxstatus_out,
    gt6_rxdata_out,
    gt6_rxmonitorout_out,
    gt6_dmonitorout_out,
    gt6_rxchariscomma_out,
    gt6_rxcharisk_out,
    gt6_rxdisperr_out,
    gt6_rxnotintable_out,
    gt7_cpllfbclklost_out,
    gt7_cplllock_out,
    gt7_drprdy_out,
    gt7_eyescandataerror_out,
    gt7_gtxtxn_out,
    gt7_gtxtxp_out,
    gt7_rxbyteisaligned_out,
    gt7_rxbyterealign_out,
    gt7_rxcommadet_out,
    gt7_rxoutclk_out,
    gt7_rxoutclkfabric_out,
    gt7_rxprbserr_out,
    gt7_rxresetdone_out,
    gt7_txoutclk_out,
    gt7_txoutclkfabric_out,
    gt7_txoutclkpcs_out,
    gt7_txresetdone_out,
    gt7_drpdo_out,
    gt7_txbufstatus_out,
    gt7_rxbufstatus_out,
    gt7_rxstatus_out,
    gt7_rxdata_out,
    gt7_rxmonitorout_out,
    gt7_dmonitorout_out,
    gt7_rxchariscomma_out,
    gt7_rxcharisk_out,
    gt7_rxdisperr_out,
    gt7_rxnotintable_out,
    data_sync_reg1,
    data_in,
    data_sync_reg1_0,
    gt0_cplllockdetclk_in,
    gt0_drpclk_in,
    gt0_drpen_in,
    gt0_drpwe_in,
    gt0_eyescanreset_in,
    gt0_eyescantrigger_in,
    gt0_gtnorthrefclk0_in,
    gt0_gtnorthrefclk1_in,
    gt0_gtrefclk0_in,
    gt0_gtrefclk1_in,
    SR,
    gt0_gtsouthrefclk0_in,
    gt0_gtsouthrefclk1_in,
    gt0_gttxreset_in21_out,
    gt0_gtxrxn_in,
    gt0_gtxrxp_in,
    GT0_QPLLOUTCLK_IN,
    GT0_QPLLOUTREFCLK_IN,
    gt0_rxbufreset_in,
    gt0_rxcdrhold_in,
    gt0_rxdfelpmreset_in,
    gt0_rxlpmen_in,
    gt0_rxmcommaalignen_in,
    gt0_rxpcommaalignen_in,
    gt0_rxpcsreset_in,
    gt0_rxpmareset_in,
    gt0_rxpolarity_in,
    gt0_rxprbscntreset_in,
    gt0_rxuserrdy_in15_out,
    gt0_rxusrclk_in,
    gt0_rxusrclk2_in,
    gt0_txinhibit_in,
    gt0_txpcsreset_in,
    gt0_txpmareset_in,
    gt0_txpolarity_in,
    gt0_txprbsforceerr_in,
    gt0_txuserrdy_in14_out,
    gt0_txusrclk_in,
    gt0_txusrclk2_in,
    gt0_drpdi_in,
    gt0_rxmonitorsel_in,
    gt0_rxpd_in,
    gt0_rxsysclksel_in,
    gt0_txpd_in,
    gt0_txsysclksel_in,
    gt0_loopback_in,
    gt0_rxprbssel_in,
    gt0_txprbssel_in,
    gt0_txdiffctrl_in,
    gt0_txpostcursor_in,
    gt0_txprecursor_in,
    gt0_txdata_in,
    gt0_txcharisk_in,
    gt0_drpaddr_in,
    gt1_cplllockdetclk_in,
    gt1_drpclk_in,
    gt1_drpen_in,
    gt1_drpwe_in,
    gt1_eyescanreset_in,
    gt1_eyescantrigger_in,
    gt1_gtnorthrefclk0_in,
    gt1_gtnorthrefclk1_in,
    gt1_gtrefclk0_in,
    gt1_gtrefclk1_in,
    data_sync_reg_gsr,
    gt1_gtsouthrefclk0_in,
    gt1_gtsouthrefclk1_in,
    gt1_gttxreset_in18_out,
    gt1_gtxrxn_in,
    gt1_gtxrxp_in,
    gt1_rxbufreset_in,
    gt1_rxcdrhold_in,
    gt1_rxdfelpmreset_in,
    gt1_rxlpmen_in,
    gt1_rxmcommaalignen_in,
    gt1_rxpcommaalignen_in,
    gt1_rxpcsreset_in,
    gt1_rxpmareset_in,
    gt1_rxpolarity_in,
    gt1_rxprbscntreset_in,
    gt1_rxuserrdy_in13_out,
    gt1_rxusrclk_in,
    gt1_rxusrclk2_in,
    gt1_txinhibit_in,
    gt1_txpcsreset_in,
    gt1_txpmareset_in,
    gt1_txpolarity_in,
    gt1_txprbsforceerr_in,
    gt1_txuserrdy_in12_out,
    gt1_txusrclk_in,
    gt1_txusrclk2_in,
    gt1_drpdi_in,
    gt1_rxmonitorsel_in,
    gt1_rxpd_in,
    gt1_rxsysclksel_in,
    gt1_txpd_in,
    gt1_txsysclksel_in,
    gt1_loopback_in,
    gt1_rxprbssel_in,
    gt1_txprbssel_in,
    gt1_txdiffctrl_in,
    gt1_txpostcursor_in,
    gt1_txprecursor_in,
    gt1_txdata_in,
    gt1_txcharisk_in,
    gt1_drpaddr_in,
    gt2_cplllockdetclk_in,
    gt2_drpclk_in,
    gt2_drpen_in,
    gt2_drpwe_in,
    gt2_eyescanreset_in,
    gt2_eyescantrigger_in,
    gt2_gtnorthrefclk0_in,
    gt2_gtnorthrefclk1_in,
    gt2_gtrefclk0_in,
    gt2_gtrefclk1_in,
    data_sync_reg_gsr_0,
    gt2_gtsouthrefclk0_in,
    gt2_gtsouthrefclk1_in,
    gt2_gttxreset_in15_out,
    gt2_gtxrxn_in,
    gt2_gtxrxp_in,
    gt2_rxbufreset_in,
    gt2_rxcdrhold_in,
    gt2_rxdfelpmreset_in,
    gt2_rxlpmen_in,
    gt2_rxmcommaalignen_in,
    gt2_rxpcommaalignen_in,
    gt2_rxpcsreset_in,
    gt2_rxpmareset_in,
    gt2_rxpolarity_in,
    gt2_rxprbscntreset_in,
    gt2_rxuserrdy_in11_out,
    gt2_rxusrclk_in,
    gt2_rxusrclk2_in,
    gt2_txinhibit_in,
    gt2_txpcsreset_in,
    gt2_txpmareset_in,
    gt2_txpolarity_in,
    gt2_txprbsforceerr_in,
    gt2_txuserrdy_in10_out,
    gt2_txusrclk_in,
    gt2_txusrclk2_in,
    gt2_drpdi_in,
    gt2_rxmonitorsel_in,
    gt2_rxpd_in,
    gt2_rxsysclksel_in,
    gt2_txpd_in,
    gt2_txsysclksel_in,
    gt2_loopback_in,
    gt2_rxprbssel_in,
    gt2_txprbssel_in,
    gt2_txdiffctrl_in,
    gt2_txpostcursor_in,
    gt2_txprecursor_in,
    gt2_txdata_in,
    gt2_txcharisk_in,
    gt2_drpaddr_in,
    gt3_cplllockdetclk_in,
    gt3_drpclk_in,
    gt3_drpen_in,
    gt3_drpwe_in,
    gt3_eyescanreset_in,
    gt3_eyescantrigger_in,
    gt3_gtnorthrefclk0_in,
    gt3_gtnorthrefclk1_in,
    gt3_gtrefclk0_in,
    gt3_gtrefclk1_in,
    data_sync_reg_gsr_1,
    gt3_gtsouthrefclk0_in,
    gt3_gtsouthrefclk1_in,
    gt3_gttxreset_in12_out,
    gt3_gtxrxn_in,
    gt3_gtxrxp_in,
    gt3_rxbufreset_in,
    gt3_rxcdrhold_in,
    gt3_rxdfelpmreset_in,
    gt3_rxlpmen_in,
    gt3_rxmcommaalignen_in,
    gt3_rxpcommaalignen_in,
    gt3_rxpcsreset_in,
    gt3_rxpmareset_in,
    gt3_rxpolarity_in,
    gt3_rxprbscntreset_in,
    gt3_rxuserrdy_in9_out,
    gt3_rxusrclk_in,
    gt3_rxusrclk2_in,
    gt3_txinhibit_in,
    gt3_txpcsreset_in,
    gt3_txpmareset_in,
    gt3_txpolarity_in,
    gt3_txprbsforceerr_in,
    gt3_txuserrdy_in8_out,
    gt3_txusrclk_in,
    gt3_txusrclk2_in,
    gt3_drpdi_in,
    gt3_rxmonitorsel_in,
    gt3_rxpd_in,
    gt3_rxsysclksel_in,
    gt3_txpd_in,
    gt3_txsysclksel_in,
    gt3_loopback_in,
    gt3_rxprbssel_in,
    gt3_txprbssel_in,
    gt3_txdiffctrl_in,
    gt3_txpostcursor_in,
    gt3_txprecursor_in,
    gt3_txdata_in,
    gt3_txcharisk_in,
    gt3_drpaddr_in,
    gt4_cplllockdetclk_in,
    gt4_drpclk_in,
    gt4_drpen_in,
    gt4_drpwe_in,
    gt4_eyescanreset_in,
    gt4_eyescantrigger_in,
    gt4_gtnorthrefclk0_in,
    gt4_gtnorthrefclk1_in,
    gt4_gtrefclk0_in,
    gt4_gtrefclk1_in,
    data_sync_reg_gsr_2,
    gt4_gtsouthrefclk0_in,
    gt4_gtsouthrefclk1_in,
    gt4_gttxreset_in9_out,
    gt4_gtxrxn_in,
    gt4_gtxrxp_in,
    GT1_QPLLOUTCLK_IN,
    GT1_QPLLOUTREFCLK_IN,
    gt4_rxbufreset_in,
    gt4_rxcdrhold_in,
    gt4_rxdfelpmreset_in,
    gt4_rxlpmen_in,
    gt4_rxmcommaalignen_in,
    gt4_rxpcommaalignen_in,
    gt4_rxpcsreset_in,
    gt4_rxpmareset_in,
    gt4_rxpolarity_in,
    gt4_rxprbscntreset_in,
    gt4_rxuserrdy_in7_out,
    gt4_rxusrclk_in,
    gt4_rxusrclk2_in,
    gt4_txinhibit_in,
    gt4_txpcsreset_in,
    gt4_txpmareset_in,
    gt4_txpolarity_in,
    gt4_txprbsforceerr_in,
    gt4_txuserrdy_in6_out,
    gt4_txusrclk_in,
    gt4_txusrclk2_in,
    gt4_drpdi_in,
    gt4_rxmonitorsel_in,
    gt4_rxpd_in,
    gt4_rxsysclksel_in,
    gt4_txpd_in,
    gt4_txsysclksel_in,
    gt4_loopback_in,
    gt4_rxprbssel_in,
    gt4_txprbssel_in,
    gt4_txdiffctrl_in,
    gt4_txpostcursor_in,
    gt4_txprecursor_in,
    gt4_txdata_in,
    gt4_txcharisk_in,
    gt4_drpaddr_in,
    gt5_cplllockdetclk_in,
    gt5_drpclk_in,
    gt5_drpen_in,
    gt5_drpwe_in,
    gt5_eyescanreset_in,
    gt5_eyescantrigger_in,
    gt5_gtnorthrefclk0_in,
    gt5_gtnorthrefclk1_in,
    gt5_gtrefclk0_in,
    gt5_gtrefclk1_in,
    data_sync_reg_gsr_3,
    gt5_gtsouthrefclk0_in,
    gt5_gtsouthrefclk1_in,
    gt5_gttxreset_in6_out,
    gt5_gtxrxn_in,
    gt5_gtxrxp_in,
    gt5_rxbufreset_in,
    gt5_rxcdrhold_in,
    gt5_rxdfelpmreset_in,
    gt5_rxlpmen_in,
    gt5_rxmcommaalignen_in,
    gt5_rxpcommaalignen_in,
    gt5_rxpcsreset_in,
    gt5_rxpmareset_in,
    gt5_rxpolarity_in,
    gt5_rxprbscntreset_in,
    gt5_rxuserrdy_in5_out,
    gt5_rxusrclk_in,
    gt5_rxusrclk2_in,
    gt5_txinhibit_in,
    gt5_txpcsreset_in,
    gt5_txpmareset_in,
    gt5_txpolarity_in,
    gt5_txprbsforceerr_in,
    gt5_txuserrdy_in4_out,
    gt5_txusrclk_in,
    gt5_txusrclk2_in,
    gt5_drpdi_in,
    gt5_rxmonitorsel_in,
    gt5_rxpd_in,
    gt5_rxsysclksel_in,
    gt5_txpd_in,
    gt5_txsysclksel_in,
    gt5_loopback_in,
    gt5_rxprbssel_in,
    gt5_txprbssel_in,
    gt5_txdiffctrl_in,
    gt5_txpostcursor_in,
    gt5_txprecursor_in,
    gt5_txdata_in,
    gt5_txcharisk_in,
    gt5_drpaddr_in,
    gt6_cplllockdetclk_in,
    gt6_drpclk_in,
    gt6_drpen_in,
    gt6_drpwe_in,
    gt6_eyescanreset_in,
    gt6_eyescantrigger_in,
    gt6_gtnorthrefclk0_in,
    gt6_gtnorthrefclk1_in,
    gt6_gtrefclk0_in,
    gt6_gtrefclk1_in,
    data_sync_reg_gsr_4,
    gt6_gtsouthrefclk0_in,
    gt6_gtsouthrefclk1_in,
    gt6_gttxreset_in3_out,
    gt6_gtxrxn_in,
    gt6_gtxrxp_in,
    gt6_rxbufreset_in,
    gt6_rxcdrhold_in,
    gt6_rxdfelpmreset_in,
    gt6_rxlpmen_in,
    gt6_rxmcommaalignen_in,
    gt6_rxpcommaalignen_in,
    gt6_rxpcsreset_in,
    gt6_rxpmareset_in,
    gt6_rxpolarity_in,
    gt6_rxprbscntreset_in,
    gt6_rxuserrdy_in3_out,
    gt6_rxusrclk_in,
    gt6_rxusrclk2_in,
    gt6_txinhibit_in,
    gt6_txpcsreset_in,
    gt6_txpmareset_in,
    gt6_txpolarity_in,
    gt6_txprbsforceerr_in,
    gt6_txuserrdy_in2_out,
    gt6_txusrclk_in,
    gt6_txusrclk2_in,
    gt6_drpdi_in,
    gt6_rxmonitorsel_in,
    gt6_rxpd_in,
    gt6_rxsysclksel_in,
    gt6_txpd_in,
    gt6_txsysclksel_in,
    gt6_loopback_in,
    gt6_rxprbssel_in,
    gt6_txprbssel_in,
    gt6_txdiffctrl_in,
    gt6_txpostcursor_in,
    gt6_txprecursor_in,
    gt6_txdata_in,
    gt6_txcharisk_in,
    gt6_drpaddr_in,
    gt7_cplllockdetclk_in,
    gt7_drpclk_in,
    gt7_drpen_in,
    gt7_drpwe_in,
    gt7_eyescanreset_in,
    gt7_eyescantrigger_in,
    gt7_gtnorthrefclk0_in,
    gt7_gtnorthrefclk1_in,
    gt7_gtrefclk0_in,
    gt7_gtrefclk1_in,
    data_sync_reg_gsr_5,
    gt7_gtsouthrefclk0_in,
    gt7_gtsouthrefclk1_in,
    gt7_gttxreset_in0_out,
    gt7_gtxrxn_in,
    gt7_gtxrxp_in,
    gt7_rxbufreset_in,
    gt7_rxcdrhold_in,
    gt7_rxdfelpmreset_in,
    gt7_rxlpmen_in,
    gt7_rxmcommaalignen_in,
    gt7_rxpcommaalignen_in,
    gt7_rxpcsreset_in,
    gt7_rxpmareset_in,
    gt7_rxpolarity_in,
    gt7_rxprbscntreset_in,
    gt7_rxuserrdy_in1_out,
    gt7_rxusrclk_in,
    gt7_rxusrclk2_in,
    gt7_txinhibit_in,
    gt7_txpcsreset_in,
    gt7_txpmareset_in,
    gt7_txpolarity_in,
    gt7_txprbsforceerr_in,
    gt7_txuserrdy_in0_out,
    gt7_txusrclk_in,
    gt7_txusrclk2_in,
    gt7_drpdi_in,
    gt7_rxmonitorsel_in,
    gt7_rxpd_in,
    gt7_rxsysclksel_in,
    gt7_txpd_in,
    gt7_txsysclksel_in,
    gt7_loopback_in,
    gt7_rxprbssel_in,
    gt7_txprbssel_in,
    gt7_txdiffctrl_in,
    gt7_txpostcursor_in,
    gt7_txprecursor_in,
    gt7_txdata_in,
    gt7_txcharisk_in,
    gt7_drpaddr_in,
    gt0_cpllpd_in,
    gt1_cpllpd_in,
    gt2_cpllpd_in,
    gt3_cpllpd_in,
    gt4_cpllpd_in,
    gt5_cpllpd_in,
    gt6_cpllpd_in,
    gt7_cpllpd_in,
    gt0_cpllreset_in,
    CPLL_RESET,
    gt_tx_cpllreset_t,
    gt1_cpllreset_in,
    gt2_cpllreset_in,
    gt3_cpllreset_in,
    gt4_cpllreset_in,
    gt5_cpllreset_in,
    gt6_cpllreset_in,
    gt7_cpllreset_in);
  output gt0_cpllfbclklost_out;
  output gt0_cplllock_out;
  output gt0_drprdy_out;
  output gt0_eyescandataerror_out;
  output gt0_gtxtxn_out;
  output gt0_gtxtxp_out;
  output gt0_rxbyteisaligned_out;
  output gt0_rxbyterealign_out;
  output gt0_rxcommadet_out;
  output gt0_rxoutclk_out;
  output gt0_rxoutclkfabric_out;
  output gt0_rxprbserr_out;
  output gt0_rxresetdone_out;
  output gt0_txoutclk_out;
  output gt0_txoutclkfabric_out;
  output gt0_txoutclkpcs_out;
  output gt0_txresetdone_out;
  output [15:0]gt0_drpdo_out;
  output [1:0]gt0_txbufstatus_out;
  output [2:0]gt0_rxbufstatus_out;
  output [2:0]gt0_rxstatus_out;
  output [31:0]gt0_rxdata_out;
  output [6:0]gt0_rxmonitorout_out;
  output [7:0]gt0_dmonitorout_out;
  output [3:0]gt0_rxchariscomma_out;
  output [3:0]gt0_rxcharisk_out;
  output [3:0]gt0_rxdisperr_out;
  output [3:0]gt0_rxnotintable_out;
  output gt1_cpllfbclklost_out;
  output gt1_cplllock_out;
  output gt1_drprdy_out;
  output gt1_eyescandataerror_out;
  output gt1_gtxtxn_out;
  output gt1_gtxtxp_out;
  output gt1_rxbyteisaligned_out;
  output gt1_rxbyterealign_out;
  output gt1_rxcommadet_out;
  output gt1_rxoutclk_out;
  output gt1_rxoutclkfabric_out;
  output gt1_rxprbserr_out;
  output gt1_rxresetdone_out;
  output gt1_txoutclk_out;
  output gt1_txoutclkfabric_out;
  output gt1_txoutclkpcs_out;
  output gt1_txresetdone_out;
  output [15:0]gt1_drpdo_out;
  output [1:0]gt1_txbufstatus_out;
  output [2:0]gt1_rxbufstatus_out;
  output [2:0]gt1_rxstatus_out;
  output [31:0]gt1_rxdata_out;
  output [6:0]gt1_rxmonitorout_out;
  output [7:0]gt1_dmonitorout_out;
  output [3:0]gt1_rxchariscomma_out;
  output [3:0]gt1_rxcharisk_out;
  output [3:0]gt1_rxdisperr_out;
  output [3:0]gt1_rxnotintable_out;
  output gt2_cpllfbclklost_out;
  output gt2_cplllock_out;
  output gt2_drprdy_out;
  output gt2_eyescandataerror_out;
  output gt2_gtxtxn_out;
  output gt2_gtxtxp_out;
  output gt2_rxbyteisaligned_out;
  output gt2_rxbyterealign_out;
  output gt2_rxcommadet_out;
  output gt2_rxoutclk_out;
  output gt2_rxoutclkfabric_out;
  output gt2_rxprbserr_out;
  output gt2_rxresetdone_out;
  output gt2_txoutclk_out;
  output gt2_txoutclkfabric_out;
  output gt2_txoutclkpcs_out;
  output gt2_txresetdone_out;
  output [15:0]gt2_drpdo_out;
  output [1:0]gt2_txbufstatus_out;
  output [2:0]gt2_rxbufstatus_out;
  output [2:0]gt2_rxstatus_out;
  output [31:0]gt2_rxdata_out;
  output [6:0]gt2_rxmonitorout_out;
  output [7:0]gt2_dmonitorout_out;
  output [3:0]gt2_rxchariscomma_out;
  output [3:0]gt2_rxcharisk_out;
  output [3:0]gt2_rxdisperr_out;
  output [3:0]gt2_rxnotintable_out;
  output gt3_cpllfbclklost_out;
  output gt3_cplllock_out;
  output gt3_drprdy_out;
  output gt3_eyescandataerror_out;
  output gt3_gtxtxn_out;
  output gt3_gtxtxp_out;
  output gt3_rxbyteisaligned_out;
  output gt3_rxbyterealign_out;
  output gt3_rxcommadet_out;
  output gt3_rxoutclk_out;
  output gt3_rxoutclkfabric_out;
  output gt3_rxprbserr_out;
  output gt3_rxresetdone_out;
  output gt3_txoutclk_out;
  output gt3_txoutclkfabric_out;
  output gt3_txoutclkpcs_out;
  output gt3_txresetdone_out;
  output [15:0]gt3_drpdo_out;
  output [1:0]gt3_txbufstatus_out;
  output [2:0]gt3_rxbufstatus_out;
  output [2:0]gt3_rxstatus_out;
  output [31:0]gt3_rxdata_out;
  output [6:0]gt3_rxmonitorout_out;
  output [7:0]gt3_dmonitorout_out;
  output [3:0]gt3_rxchariscomma_out;
  output [3:0]gt3_rxcharisk_out;
  output [3:0]gt3_rxdisperr_out;
  output [3:0]gt3_rxnotintable_out;
  output gt4_cpllfbclklost_out;
  output gt4_cplllock_out;
  output gt4_drprdy_out;
  output gt4_eyescandataerror_out;
  output gt4_gtxtxn_out;
  output gt4_gtxtxp_out;
  output gt4_rxbyteisaligned_out;
  output gt4_rxbyterealign_out;
  output gt4_rxcommadet_out;
  output gt4_rxoutclk_out;
  output gt4_rxoutclkfabric_out;
  output gt4_rxprbserr_out;
  output gt4_rxresetdone_out;
  output gt4_txoutclk_out;
  output gt4_txoutclkfabric_out;
  output gt4_txoutclkpcs_out;
  output gt4_txresetdone_out;
  output [15:0]gt4_drpdo_out;
  output [1:0]gt4_txbufstatus_out;
  output [2:0]gt4_rxbufstatus_out;
  output [2:0]gt4_rxstatus_out;
  output [31:0]gt4_rxdata_out;
  output [6:0]gt4_rxmonitorout_out;
  output [7:0]gt4_dmonitorout_out;
  output [3:0]gt4_rxchariscomma_out;
  output [3:0]gt4_rxcharisk_out;
  output [3:0]gt4_rxdisperr_out;
  output [3:0]gt4_rxnotintable_out;
  output gt5_cpllfbclklost_out;
  output gt5_cplllock_out;
  output gt5_drprdy_out;
  output gt5_eyescandataerror_out;
  output gt5_gtxtxn_out;
  output gt5_gtxtxp_out;
  output gt5_rxbyteisaligned_out;
  output gt5_rxbyterealign_out;
  output gt5_rxcommadet_out;
  output gt5_rxoutclk_out;
  output gt5_rxoutclkfabric_out;
  output gt5_rxprbserr_out;
  output gt5_rxresetdone_out;
  output gt5_txoutclk_out;
  output gt5_txoutclkfabric_out;
  output gt5_txoutclkpcs_out;
  output gt5_txresetdone_out;
  output [15:0]gt5_drpdo_out;
  output [1:0]gt5_txbufstatus_out;
  output [2:0]gt5_rxbufstatus_out;
  output [2:0]gt5_rxstatus_out;
  output [31:0]gt5_rxdata_out;
  output [6:0]gt5_rxmonitorout_out;
  output [7:0]gt5_dmonitorout_out;
  output [3:0]gt5_rxchariscomma_out;
  output [3:0]gt5_rxcharisk_out;
  output [3:0]gt5_rxdisperr_out;
  output [3:0]gt5_rxnotintable_out;
  output gt6_cpllfbclklost_out;
  output gt6_cplllock_out;
  output gt6_drprdy_out;
  output gt6_eyescandataerror_out;
  output gt6_gtxtxn_out;
  output gt6_gtxtxp_out;
  output gt6_rxbyteisaligned_out;
  output gt6_rxbyterealign_out;
  output gt6_rxcommadet_out;
  output gt6_rxoutclk_out;
  output gt6_rxoutclkfabric_out;
  output gt6_rxprbserr_out;
  output gt6_rxresetdone_out;
  output gt6_txoutclk_out;
  output gt6_txoutclkfabric_out;
  output gt6_txoutclkpcs_out;
  output gt6_txresetdone_out;
  output [15:0]gt6_drpdo_out;
  output [1:0]gt6_txbufstatus_out;
  output [2:0]gt6_rxbufstatus_out;
  output [2:0]gt6_rxstatus_out;
  output [31:0]gt6_rxdata_out;
  output [6:0]gt6_rxmonitorout_out;
  output [7:0]gt6_dmonitorout_out;
  output [3:0]gt6_rxchariscomma_out;
  output [3:0]gt6_rxcharisk_out;
  output [3:0]gt6_rxdisperr_out;
  output [3:0]gt6_rxnotintable_out;
  output gt7_cpllfbclklost_out;
  output gt7_cplllock_out;
  output gt7_drprdy_out;
  output gt7_eyescandataerror_out;
  output gt7_gtxtxn_out;
  output gt7_gtxtxp_out;
  output gt7_rxbyteisaligned_out;
  output gt7_rxbyterealign_out;
  output gt7_rxcommadet_out;
  output gt7_rxoutclk_out;
  output gt7_rxoutclkfabric_out;
  output gt7_rxprbserr_out;
  output gt7_rxresetdone_out;
  output gt7_txoutclk_out;
  output gt7_txoutclkfabric_out;
  output gt7_txoutclkpcs_out;
  output gt7_txresetdone_out;
  output [15:0]gt7_drpdo_out;
  output [1:0]gt7_txbufstatus_out;
  output [2:0]gt7_rxbufstatus_out;
  output [2:0]gt7_rxstatus_out;
  output [31:0]gt7_rxdata_out;
  output [6:0]gt7_rxmonitorout_out;
  output [7:0]gt7_dmonitorout_out;
  output [3:0]gt7_rxchariscomma_out;
  output [3:0]gt7_rxcharisk_out;
  output [3:0]gt7_rxdisperr_out;
  output [3:0]gt7_rxnotintable_out;
  output data_sync_reg1;
  output data_in;
  output data_sync_reg1_0;
  input gt0_cplllockdetclk_in;
  input gt0_drpclk_in;
  input gt0_drpen_in;
  input gt0_drpwe_in;
  input gt0_eyescanreset_in;
  input gt0_eyescantrigger_in;
  input gt0_gtnorthrefclk0_in;
  input gt0_gtnorthrefclk1_in;
  input gt0_gtrefclk0_in;
  input gt0_gtrefclk1_in;
  input [0:0]SR;
  input gt0_gtsouthrefclk0_in;
  input gt0_gtsouthrefclk1_in;
  input gt0_gttxreset_in21_out;
  input gt0_gtxrxn_in;
  input gt0_gtxrxp_in;
  input GT0_QPLLOUTCLK_IN;
  input GT0_QPLLOUTREFCLK_IN;
  input gt0_rxbufreset_in;
  input gt0_rxcdrhold_in;
  input gt0_rxdfelpmreset_in;
  input gt0_rxlpmen_in;
  input gt0_rxmcommaalignen_in;
  input gt0_rxpcommaalignen_in;
  input gt0_rxpcsreset_in;
  input gt0_rxpmareset_in;
  input gt0_rxpolarity_in;
  input gt0_rxprbscntreset_in;
  input gt0_rxuserrdy_in15_out;
  input gt0_rxusrclk_in;
  input gt0_rxusrclk2_in;
  input gt0_txinhibit_in;
  input gt0_txpcsreset_in;
  input gt0_txpmareset_in;
  input gt0_txpolarity_in;
  input gt0_txprbsforceerr_in;
  input gt0_txuserrdy_in14_out;
  input gt0_txusrclk_in;
  input gt0_txusrclk2_in;
  input [15:0]gt0_drpdi_in;
  input [1:0]gt0_rxmonitorsel_in;
  input [1:0]gt0_rxpd_in;
  input [1:0]gt0_rxsysclksel_in;
  input [1:0]gt0_txpd_in;
  input [1:0]gt0_txsysclksel_in;
  input [2:0]gt0_loopback_in;
  input [2:0]gt0_rxprbssel_in;
  input [2:0]gt0_txprbssel_in;
  input [3:0]gt0_txdiffctrl_in;
  input [4:0]gt0_txpostcursor_in;
  input [4:0]gt0_txprecursor_in;
  input [31:0]gt0_txdata_in;
  input [3:0]gt0_txcharisk_in;
  input [8:0]gt0_drpaddr_in;
  input gt1_cplllockdetclk_in;
  input gt1_drpclk_in;
  input gt1_drpen_in;
  input gt1_drpwe_in;
  input gt1_eyescanreset_in;
  input gt1_eyescantrigger_in;
  input gt1_gtnorthrefclk0_in;
  input gt1_gtnorthrefclk1_in;
  input gt1_gtrefclk0_in;
  input gt1_gtrefclk1_in;
  input [0:0]data_sync_reg_gsr;
  input gt1_gtsouthrefclk0_in;
  input gt1_gtsouthrefclk1_in;
  input gt1_gttxreset_in18_out;
  input gt1_gtxrxn_in;
  input gt1_gtxrxp_in;
  input gt1_rxbufreset_in;
  input gt1_rxcdrhold_in;
  input gt1_rxdfelpmreset_in;
  input gt1_rxlpmen_in;
  input gt1_rxmcommaalignen_in;
  input gt1_rxpcommaalignen_in;
  input gt1_rxpcsreset_in;
  input gt1_rxpmareset_in;
  input gt1_rxpolarity_in;
  input gt1_rxprbscntreset_in;
  input gt1_rxuserrdy_in13_out;
  input gt1_rxusrclk_in;
  input gt1_rxusrclk2_in;
  input gt1_txinhibit_in;
  input gt1_txpcsreset_in;
  input gt1_txpmareset_in;
  input gt1_txpolarity_in;
  input gt1_txprbsforceerr_in;
  input gt1_txuserrdy_in12_out;
  input gt1_txusrclk_in;
  input gt1_txusrclk2_in;
  input [15:0]gt1_drpdi_in;
  input [1:0]gt1_rxmonitorsel_in;
  input [1:0]gt1_rxpd_in;
  input [1:0]gt1_rxsysclksel_in;
  input [1:0]gt1_txpd_in;
  input [1:0]gt1_txsysclksel_in;
  input [2:0]gt1_loopback_in;
  input [2:0]gt1_rxprbssel_in;
  input [2:0]gt1_txprbssel_in;
  input [3:0]gt1_txdiffctrl_in;
  input [4:0]gt1_txpostcursor_in;
  input [4:0]gt1_txprecursor_in;
  input [31:0]gt1_txdata_in;
  input [3:0]gt1_txcharisk_in;
  input [8:0]gt1_drpaddr_in;
  input gt2_cplllockdetclk_in;
  input gt2_drpclk_in;
  input gt2_drpen_in;
  input gt2_drpwe_in;
  input gt2_eyescanreset_in;
  input gt2_eyescantrigger_in;
  input gt2_gtnorthrefclk0_in;
  input gt2_gtnorthrefclk1_in;
  input gt2_gtrefclk0_in;
  input gt2_gtrefclk1_in;
  input [0:0]data_sync_reg_gsr_0;
  input gt2_gtsouthrefclk0_in;
  input gt2_gtsouthrefclk1_in;
  input gt2_gttxreset_in15_out;
  input gt2_gtxrxn_in;
  input gt2_gtxrxp_in;
  input gt2_rxbufreset_in;
  input gt2_rxcdrhold_in;
  input gt2_rxdfelpmreset_in;
  input gt2_rxlpmen_in;
  input gt2_rxmcommaalignen_in;
  input gt2_rxpcommaalignen_in;
  input gt2_rxpcsreset_in;
  input gt2_rxpmareset_in;
  input gt2_rxpolarity_in;
  input gt2_rxprbscntreset_in;
  input gt2_rxuserrdy_in11_out;
  input gt2_rxusrclk_in;
  input gt2_rxusrclk2_in;
  input gt2_txinhibit_in;
  input gt2_txpcsreset_in;
  input gt2_txpmareset_in;
  input gt2_txpolarity_in;
  input gt2_txprbsforceerr_in;
  input gt2_txuserrdy_in10_out;
  input gt2_txusrclk_in;
  input gt2_txusrclk2_in;
  input [15:0]gt2_drpdi_in;
  input [1:0]gt2_rxmonitorsel_in;
  input [1:0]gt2_rxpd_in;
  input [1:0]gt2_rxsysclksel_in;
  input [1:0]gt2_txpd_in;
  input [1:0]gt2_txsysclksel_in;
  input [2:0]gt2_loopback_in;
  input [2:0]gt2_rxprbssel_in;
  input [2:0]gt2_txprbssel_in;
  input [3:0]gt2_txdiffctrl_in;
  input [4:0]gt2_txpostcursor_in;
  input [4:0]gt2_txprecursor_in;
  input [31:0]gt2_txdata_in;
  input [3:0]gt2_txcharisk_in;
  input [8:0]gt2_drpaddr_in;
  input gt3_cplllockdetclk_in;
  input gt3_drpclk_in;
  input gt3_drpen_in;
  input gt3_drpwe_in;
  input gt3_eyescanreset_in;
  input gt3_eyescantrigger_in;
  input gt3_gtnorthrefclk0_in;
  input gt3_gtnorthrefclk1_in;
  input gt3_gtrefclk0_in;
  input gt3_gtrefclk1_in;
  input [0:0]data_sync_reg_gsr_1;
  input gt3_gtsouthrefclk0_in;
  input gt3_gtsouthrefclk1_in;
  input gt3_gttxreset_in12_out;
  input gt3_gtxrxn_in;
  input gt3_gtxrxp_in;
  input gt3_rxbufreset_in;
  input gt3_rxcdrhold_in;
  input gt3_rxdfelpmreset_in;
  input gt3_rxlpmen_in;
  input gt3_rxmcommaalignen_in;
  input gt3_rxpcommaalignen_in;
  input gt3_rxpcsreset_in;
  input gt3_rxpmareset_in;
  input gt3_rxpolarity_in;
  input gt3_rxprbscntreset_in;
  input gt3_rxuserrdy_in9_out;
  input gt3_rxusrclk_in;
  input gt3_rxusrclk2_in;
  input gt3_txinhibit_in;
  input gt3_txpcsreset_in;
  input gt3_txpmareset_in;
  input gt3_txpolarity_in;
  input gt3_txprbsforceerr_in;
  input gt3_txuserrdy_in8_out;
  input gt3_txusrclk_in;
  input gt3_txusrclk2_in;
  input [15:0]gt3_drpdi_in;
  input [1:0]gt3_rxmonitorsel_in;
  input [1:0]gt3_rxpd_in;
  input [1:0]gt3_rxsysclksel_in;
  input [1:0]gt3_txpd_in;
  input [1:0]gt3_txsysclksel_in;
  input [2:0]gt3_loopback_in;
  input [2:0]gt3_rxprbssel_in;
  input [2:0]gt3_txprbssel_in;
  input [3:0]gt3_txdiffctrl_in;
  input [4:0]gt3_txpostcursor_in;
  input [4:0]gt3_txprecursor_in;
  input [31:0]gt3_txdata_in;
  input [3:0]gt3_txcharisk_in;
  input [8:0]gt3_drpaddr_in;
  input gt4_cplllockdetclk_in;
  input gt4_drpclk_in;
  input gt4_drpen_in;
  input gt4_drpwe_in;
  input gt4_eyescanreset_in;
  input gt4_eyescantrigger_in;
  input gt4_gtnorthrefclk0_in;
  input gt4_gtnorthrefclk1_in;
  input gt4_gtrefclk0_in;
  input gt4_gtrefclk1_in;
  input [0:0]data_sync_reg_gsr_2;
  input gt4_gtsouthrefclk0_in;
  input gt4_gtsouthrefclk1_in;
  input gt4_gttxreset_in9_out;
  input gt4_gtxrxn_in;
  input gt4_gtxrxp_in;
  input GT1_QPLLOUTCLK_IN;
  input GT1_QPLLOUTREFCLK_IN;
  input gt4_rxbufreset_in;
  input gt4_rxcdrhold_in;
  input gt4_rxdfelpmreset_in;
  input gt4_rxlpmen_in;
  input gt4_rxmcommaalignen_in;
  input gt4_rxpcommaalignen_in;
  input gt4_rxpcsreset_in;
  input gt4_rxpmareset_in;
  input gt4_rxpolarity_in;
  input gt4_rxprbscntreset_in;
  input gt4_rxuserrdy_in7_out;
  input gt4_rxusrclk_in;
  input gt4_rxusrclk2_in;
  input gt4_txinhibit_in;
  input gt4_txpcsreset_in;
  input gt4_txpmareset_in;
  input gt4_txpolarity_in;
  input gt4_txprbsforceerr_in;
  input gt4_txuserrdy_in6_out;
  input gt4_txusrclk_in;
  input gt4_txusrclk2_in;
  input [15:0]gt4_drpdi_in;
  input [1:0]gt4_rxmonitorsel_in;
  input [1:0]gt4_rxpd_in;
  input [1:0]gt4_rxsysclksel_in;
  input [1:0]gt4_txpd_in;
  input [1:0]gt4_txsysclksel_in;
  input [2:0]gt4_loopback_in;
  input [2:0]gt4_rxprbssel_in;
  input [2:0]gt4_txprbssel_in;
  input [3:0]gt4_txdiffctrl_in;
  input [4:0]gt4_txpostcursor_in;
  input [4:0]gt4_txprecursor_in;
  input [31:0]gt4_txdata_in;
  input [3:0]gt4_txcharisk_in;
  input [8:0]gt4_drpaddr_in;
  input gt5_cplllockdetclk_in;
  input gt5_drpclk_in;
  input gt5_drpen_in;
  input gt5_drpwe_in;
  input gt5_eyescanreset_in;
  input gt5_eyescantrigger_in;
  input gt5_gtnorthrefclk0_in;
  input gt5_gtnorthrefclk1_in;
  input gt5_gtrefclk0_in;
  input gt5_gtrefclk1_in;
  input [0:0]data_sync_reg_gsr_3;
  input gt5_gtsouthrefclk0_in;
  input gt5_gtsouthrefclk1_in;
  input gt5_gttxreset_in6_out;
  input gt5_gtxrxn_in;
  input gt5_gtxrxp_in;
  input gt5_rxbufreset_in;
  input gt5_rxcdrhold_in;
  input gt5_rxdfelpmreset_in;
  input gt5_rxlpmen_in;
  input gt5_rxmcommaalignen_in;
  input gt5_rxpcommaalignen_in;
  input gt5_rxpcsreset_in;
  input gt5_rxpmareset_in;
  input gt5_rxpolarity_in;
  input gt5_rxprbscntreset_in;
  input gt5_rxuserrdy_in5_out;
  input gt5_rxusrclk_in;
  input gt5_rxusrclk2_in;
  input gt5_txinhibit_in;
  input gt5_txpcsreset_in;
  input gt5_txpmareset_in;
  input gt5_txpolarity_in;
  input gt5_txprbsforceerr_in;
  input gt5_txuserrdy_in4_out;
  input gt5_txusrclk_in;
  input gt5_txusrclk2_in;
  input [15:0]gt5_drpdi_in;
  input [1:0]gt5_rxmonitorsel_in;
  input [1:0]gt5_rxpd_in;
  input [1:0]gt5_rxsysclksel_in;
  input [1:0]gt5_txpd_in;
  input [1:0]gt5_txsysclksel_in;
  input [2:0]gt5_loopback_in;
  input [2:0]gt5_rxprbssel_in;
  input [2:0]gt5_txprbssel_in;
  input [3:0]gt5_txdiffctrl_in;
  input [4:0]gt5_txpostcursor_in;
  input [4:0]gt5_txprecursor_in;
  input [31:0]gt5_txdata_in;
  input [3:0]gt5_txcharisk_in;
  input [8:0]gt5_drpaddr_in;
  input gt6_cplllockdetclk_in;
  input gt6_drpclk_in;
  input gt6_drpen_in;
  input gt6_drpwe_in;
  input gt6_eyescanreset_in;
  input gt6_eyescantrigger_in;
  input gt6_gtnorthrefclk0_in;
  input gt6_gtnorthrefclk1_in;
  input gt6_gtrefclk0_in;
  input gt6_gtrefclk1_in;
  input [0:0]data_sync_reg_gsr_4;
  input gt6_gtsouthrefclk0_in;
  input gt6_gtsouthrefclk1_in;
  input gt6_gttxreset_in3_out;
  input gt6_gtxrxn_in;
  input gt6_gtxrxp_in;
  input gt6_rxbufreset_in;
  input gt6_rxcdrhold_in;
  input gt6_rxdfelpmreset_in;
  input gt6_rxlpmen_in;
  input gt6_rxmcommaalignen_in;
  input gt6_rxpcommaalignen_in;
  input gt6_rxpcsreset_in;
  input gt6_rxpmareset_in;
  input gt6_rxpolarity_in;
  input gt6_rxprbscntreset_in;
  input gt6_rxuserrdy_in3_out;
  input gt6_rxusrclk_in;
  input gt6_rxusrclk2_in;
  input gt6_txinhibit_in;
  input gt6_txpcsreset_in;
  input gt6_txpmareset_in;
  input gt6_txpolarity_in;
  input gt6_txprbsforceerr_in;
  input gt6_txuserrdy_in2_out;
  input gt6_txusrclk_in;
  input gt6_txusrclk2_in;
  input [15:0]gt6_drpdi_in;
  input [1:0]gt6_rxmonitorsel_in;
  input [1:0]gt6_rxpd_in;
  input [1:0]gt6_rxsysclksel_in;
  input [1:0]gt6_txpd_in;
  input [1:0]gt6_txsysclksel_in;
  input [2:0]gt6_loopback_in;
  input [2:0]gt6_rxprbssel_in;
  input [2:0]gt6_txprbssel_in;
  input [3:0]gt6_txdiffctrl_in;
  input [4:0]gt6_txpostcursor_in;
  input [4:0]gt6_txprecursor_in;
  input [31:0]gt6_txdata_in;
  input [3:0]gt6_txcharisk_in;
  input [8:0]gt6_drpaddr_in;
  input gt7_cplllockdetclk_in;
  input gt7_drpclk_in;
  input gt7_drpen_in;
  input gt7_drpwe_in;
  input gt7_eyescanreset_in;
  input gt7_eyescantrigger_in;
  input gt7_gtnorthrefclk0_in;
  input gt7_gtnorthrefclk1_in;
  input gt7_gtrefclk0_in;
  input gt7_gtrefclk1_in;
  input [0:0]data_sync_reg_gsr_5;
  input gt7_gtsouthrefclk0_in;
  input gt7_gtsouthrefclk1_in;
  input gt7_gttxreset_in0_out;
  input gt7_gtxrxn_in;
  input gt7_gtxrxp_in;
  input gt7_rxbufreset_in;
  input gt7_rxcdrhold_in;
  input gt7_rxdfelpmreset_in;
  input gt7_rxlpmen_in;
  input gt7_rxmcommaalignen_in;
  input gt7_rxpcommaalignen_in;
  input gt7_rxpcsreset_in;
  input gt7_rxpmareset_in;
  input gt7_rxpolarity_in;
  input gt7_rxprbscntreset_in;
  input gt7_rxuserrdy_in1_out;
  input gt7_rxusrclk_in;
  input gt7_rxusrclk2_in;
  input gt7_txinhibit_in;
  input gt7_txpcsreset_in;
  input gt7_txpmareset_in;
  input gt7_txpolarity_in;
  input gt7_txprbsforceerr_in;
  input gt7_txuserrdy_in0_out;
  input gt7_txusrclk_in;
  input gt7_txusrclk2_in;
  input [15:0]gt7_drpdi_in;
  input [1:0]gt7_rxmonitorsel_in;
  input [1:0]gt7_rxpd_in;
  input [1:0]gt7_rxsysclksel_in;
  input [1:0]gt7_txpd_in;
  input [1:0]gt7_txsysclksel_in;
  input [2:0]gt7_loopback_in;
  input [2:0]gt7_rxprbssel_in;
  input [2:0]gt7_txprbssel_in;
  input [3:0]gt7_txdiffctrl_in;
  input [4:0]gt7_txpostcursor_in;
  input [4:0]gt7_txprecursor_in;
  input [31:0]gt7_txdata_in;
  input [3:0]gt7_txcharisk_in;
  input [8:0]gt7_drpaddr_in;
  input gt0_cpllpd_in;
  input gt1_cpllpd_in;
  input gt2_cpllpd_in;
  input gt3_cpllpd_in;
  input gt4_cpllpd_in;
  input gt5_cpllpd_in;
  input gt6_cpllpd_in;
  input gt7_cpllpd_in;
  input gt0_cpllreset_in;
  input CPLL_RESET;
  input gt_tx_cpllreset_t;
  input gt1_cpllreset_in;
  input gt2_cpllreset_in;
  input gt3_cpllreset_in;
  input gt4_cpllreset_in;
  input gt5_cpllreset_in;
  input gt6_cpllreset_in;
  input gt7_cpllreset_in;

  wire CPLL_RESET;
  wire GT0_QPLLOUTCLK_IN;
  wire GT0_QPLLOUTREFCLK_IN;
  wire GT1_QPLLOUTCLK_IN;
  wire GT1_QPLLOUTREFCLK_IN;
  wire [0:0]SR;
  wire cpllpd_in;
  wire cpllpd_in11_out;
  wire cpllpd_in13_out;
  wire cpllpd_in1_out;
  wire cpllpd_in3_out;
  wire cpllpd_in5_out;
  wire cpllpd_in7_out;
  wire cpllpd_in9_out;
  wire cpllreset_in;
  wire cpllreset_in0_out;
  wire cpllreset_in10_out;
  wire cpllreset_in12_out;
  wire cpllreset_in2_out;
  wire cpllreset_in4_out;
  wire cpllreset_in6_out;
  wire cpllreset_in8_out;
  wire data_in;
  wire data_sync_reg1;
  wire data_sync_reg1_0;
  wire [0:0]data_sync_reg_gsr;
  wire [0:0]data_sync_reg_gsr_0;
  wire [0:0]data_sync_reg_gsr_1;
  wire [0:0]data_sync_reg_gsr_2;
  wire [0:0]data_sync_reg_gsr_3;
  wire [0:0]data_sync_reg_gsr_4;
  wire [0:0]data_sync_reg_gsr_5;
  wire gt0_cpllfbclklost_out;
  wire gt0_cplllock_out;
  wire gt0_cplllockdetclk_in;
  wire gt0_cpllpd_in;
  wire gt0_cpllreset_in;
  wire [7:0]gt0_dmonitorout_out;
  wire [8:0]gt0_drpaddr_in;
  wire gt0_drpclk_in;
  wire [15:0]gt0_drpdi_in;
  wire [15:0]gt0_drpdo_out;
  wire gt0_drpen_in;
  wire gt0_drprdy_out;
  wire gt0_drpwe_in;
  wire gt0_eyescandataerror_out;
  wire gt0_eyescanreset_in;
  wire gt0_eyescantrigger_in;
  wire gt0_gtnorthrefclk0_in;
  wire gt0_gtnorthrefclk1_in;
  wire gt0_gtrefclk0_in;
  wire gt0_gtrefclk1_in;
  wire gt0_gtsouthrefclk0_in;
  wire gt0_gtsouthrefclk1_in;
  wire gt0_gttxreset_in21_out;
  wire gt0_gtxrxn_in;
  wire gt0_gtxrxp_in;
  wire gt0_gtxtxn_out;
  wire gt0_gtxtxp_out;
  wire [2:0]gt0_loopback_in;
  wire gt0_rxbufreset_in;
  wire [2:0]gt0_rxbufstatus_out;
  wire gt0_rxbyteisaligned_out;
  wire gt0_rxbyterealign_out;
  wire gt0_rxcdrhold_in;
  wire [3:0]gt0_rxchariscomma_out;
  wire [3:0]gt0_rxcharisk_out;
  wire gt0_rxcommadet_out;
  wire [31:0]gt0_rxdata_out;
  wire gt0_rxdfelpmreset_in;
  wire [3:0]gt0_rxdisperr_out;
  wire gt0_rxlpmen_in;
  wire gt0_rxmcommaalignen_in;
  wire [6:0]gt0_rxmonitorout_out;
  wire [1:0]gt0_rxmonitorsel_in;
  wire [3:0]gt0_rxnotintable_out;
  wire gt0_rxoutclk_out;
  wire gt0_rxoutclkfabric_out;
  wire gt0_rxpcommaalignen_in;
  wire gt0_rxpcsreset_in;
  wire [1:0]gt0_rxpd_in;
  wire gt0_rxpmareset_in;
  wire gt0_rxpolarity_in;
  wire gt0_rxprbscntreset_in;
  wire gt0_rxprbserr_out;
  wire [2:0]gt0_rxprbssel_in;
  wire gt0_rxresetdone_out;
  wire [2:0]gt0_rxstatus_out;
  wire [1:0]gt0_rxsysclksel_in;
  wire gt0_rxuserrdy_in15_out;
  wire gt0_rxusrclk2_in;
  wire gt0_rxusrclk_in;
  wire [1:0]gt0_txbufstatus_out;
  wire [3:0]gt0_txcharisk_in;
  wire [31:0]gt0_txdata_in;
  wire [3:0]gt0_txdiffctrl_in;
  wire gt0_txinhibit_in;
  wire gt0_txoutclk_out;
  wire gt0_txoutclkfabric_out;
  wire gt0_txoutclkpcs_out;
  wire gt0_txpcsreset_in;
  wire [1:0]gt0_txpd_in;
  wire gt0_txpmareset_in;
  wire gt0_txpolarity_in;
  wire [4:0]gt0_txpostcursor_in;
  wire gt0_txprbsforceerr_in;
  wire [2:0]gt0_txprbssel_in;
  wire [4:0]gt0_txprecursor_in;
  wire gt0_txresetdone_out;
  wire [1:0]gt0_txsysclksel_in;
  wire gt0_txuserrdy_in14_out;
  wire gt0_txusrclk2_in;
  wire gt0_txusrclk_in;
  wire gt1_cpllfbclklost_out;
  wire gt1_cplllock_out;
  wire gt1_cplllockdetclk_in;
  wire gt1_cpllpd_in;
  wire gt1_cpllreset_in;
  wire [7:0]gt1_dmonitorout_out;
  wire [8:0]gt1_drpaddr_in;
  wire gt1_drpclk_in;
  wire [15:0]gt1_drpdi_in;
  wire [15:0]gt1_drpdo_out;
  wire gt1_drpen_in;
  wire gt1_drprdy_out;
  wire gt1_drpwe_in;
  wire gt1_eyescandataerror_out;
  wire gt1_eyescanreset_in;
  wire gt1_eyescantrigger_in;
  wire gt1_gtnorthrefclk0_in;
  wire gt1_gtnorthrefclk1_in;
  wire gt1_gtrefclk0_in;
  wire gt1_gtrefclk1_in;
  wire gt1_gtsouthrefclk0_in;
  wire gt1_gtsouthrefclk1_in;
  wire gt1_gttxreset_in18_out;
  wire gt1_gtxrxn_in;
  wire gt1_gtxrxp_in;
  wire gt1_gtxtxn_out;
  wire gt1_gtxtxp_out;
  wire [2:0]gt1_loopback_in;
  wire gt1_rxbufreset_in;
  wire [2:0]gt1_rxbufstatus_out;
  wire gt1_rxbyteisaligned_out;
  wire gt1_rxbyterealign_out;
  wire gt1_rxcdrhold_in;
  wire [3:0]gt1_rxchariscomma_out;
  wire [3:0]gt1_rxcharisk_out;
  wire gt1_rxcommadet_out;
  wire [31:0]gt1_rxdata_out;
  wire gt1_rxdfelpmreset_in;
  wire [3:0]gt1_rxdisperr_out;
  wire gt1_rxlpmen_in;
  wire gt1_rxmcommaalignen_in;
  wire [6:0]gt1_rxmonitorout_out;
  wire [1:0]gt1_rxmonitorsel_in;
  wire [3:0]gt1_rxnotintable_out;
  wire gt1_rxoutclk_out;
  wire gt1_rxoutclkfabric_out;
  wire gt1_rxpcommaalignen_in;
  wire gt1_rxpcsreset_in;
  wire [1:0]gt1_rxpd_in;
  wire gt1_rxpmareset_in;
  wire gt1_rxpolarity_in;
  wire gt1_rxprbscntreset_in;
  wire gt1_rxprbserr_out;
  wire [2:0]gt1_rxprbssel_in;
  wire gt1_rxresetdone_out;
  wire [2:0]gt1_rxstatus_out;
  wire [1:0]gt1_rxsysclksel_in;
  wire gt1_rxuserrdy_in13_out;
  wire gt1_rxusrclk2_in;
  wire gt1_rxusrclk_in;
  wire [1:0]gt1_txbufstatus_out;
  wire [3:0]gt1_txcharisk_in;
  wire [31:0]gt1_txdata_in;
  wire [3:0]gt1_txdiffctrl_in;
  wire gt1_txinhibit_in;
  wire gt1_txoutclk_out;
  wire gt1_txoutclkfabric_out;
  wire gt1_txoutclkpcs_out;
  wire gt1_txpcsreset_in;
  wire [1:0]gt1_txpd_in;
  wire gt1_txpmareset_in;
  wire gt1_txpolarity_in;
  wire [4:0]gt1_txpostcursor_in;
  wire gt1_txprbsforceerr_in;
  wire [2:0]gt1_txprbssel_in;
  wire [4:0]gt1_txprecursor_in;
  wire gt1_txresetdone_out;
  wire [1:0]gt1_txsysclksel_in;
  wire gt1_txuserrdy_in12_out;
  wire gt1_txusrclk2_in;
  wire gt1_txusrclk_in;
  wire gt2_cpllfbclklost_out;
  wire gt2_cplllock_out;
  wire gt2_cplllockdetclk_in;
  wire gt2_cpllpd_in;
  wire gt2_cpllreset_in;
  wire [7:0]gt2_dmonitorout_out;
  wire [8:0]gt2_drpaddr_in;
  wire gt2_drpclk_in;
  wire [15:0]gt2_drpdi_in;
  wire [15:0]gt2_drpdo_out;
  wire gt2_drpen_in;
  wire gt2_drprdy_out;
  wire gt2_drpwe_in;
  wire gt2_eyescandataerror_out;
  wire gt2_eyescanreset_in;
  wire gt2_eyescantrigger_in;
  wire gt2_gtnorthrefclk0_in;
  wire gt2_gtnorthrefclk1_in;
  wire gt2_gtrefclk0_in;
  wire gt2_gtrefclk1_in;
  wire gt2_gtsouthrefclk0_in;
  wire gt2_gtsouthrefclk1_in;
  wire gt2_gttxreset_in15_out;
  wire gt2_gtxrxn_in;
  wire gt2_gtxrxp_in;
  wire gt2_gtxtxn_out;
  wire gt2_gtxtxp_out;
  wire gt2_jesd204_phy_0_gt_i_n_104;
  wire gt2_jesd204_phy_0_gt_i_n_105;
  wire [2:0]gt2_loopback_in;
  wire gt2_rxbufreset_in;
  wire [2:0]gt2_rxbufstatus_out;
  wire gt2_rxbyteisaligned_out;
  wire gt2_rxbyterealign_out;
  wire gt2_rxcdrhold_in;
  wire [3:0]gt2_rxchariscomma_out;
  wire [3:0]gt2_rxcharisk_out;
  wire gt2_rxcommadet_out;
  wire [31:0]gt2_rxdata_out;
  wire gt2_rxdfelpmreset_in;
  wire [3:0]gt2_rxdisperr_out;
  wire gt2_rxlpmen_in;
  wire gt2_rxmcommaalignen_in;
  wire [6:0]gt2_rxmonitorout_out;
  wire [1:0]gt2_rxmonitorsel_in;
  wire [3:0]gt2_rxnotintable_out;
  wire gt2_rxoutclk_out;
  wire gt2_rxoutclkfabric_out;
  wire gt2_rxpcommaalignen_in;
  wire gt2_rxpcsreset_in;
  wire [1:0]gt2_rxpd_in;
  wire gt2_rxpmareset_in;
  wire gt2_rxpolarity_in;
  wire gt2_rxprbscntreset_in;
  wire gt2_rxprbserr_out;
  wire [2:0]gt2_rxprbssel_in;
  wire gt2_rxresetdone_out;
  wire [2:0]gt2_rxstatus_out;
  wire [1:0]gt2_rxsysclksel_in;
  wire gt2_rxuserrdy_in11_out;
  wire gt2_rxusrclk2_in;
  wire gt2_rxusrclk_in;
  wire [1:0]gt2_txbufstatus_out;
  wire [3:0]gt2_txcharisk_in;
  wire [31:0]gt2_txdata_in;
  wire [3:0]gt2_txdiffctrl_in;
  wire gt2_txinhibit_in;
  wire gt2_txoutclk_out;
  wire gt2_txoutclkfabric_out;
  wire gt2_txoutclkpcs_out;
  wire gt2_txpcsreset_in;
  wire [1:0]gt2_txpd_in;
  wire gt2_txpmareset_in;
  wire gt2_txpolarity_in;
  wire [4:0]gt2_txpostcursor_in;
  wire gt2_txprbsforceerr_in;
  wire [2:0]gt2_txprbssel_in;
  wire [4:0]gt2_txprecursor_in;
  wire gt2_txresetdone_out;
  wire [1:0]gt2_txsysclksel_in;
  wire gt2_txuserrdy_in10_out;
  wire gt2_txusrclk2_in;
  wire gt2_txusrclk_in;
  wire gt3_cpllfbclklost_out;
  wire gt3_cplllock_out;
  wire gt3_cplllockdetclk_in;
  wire gt3_cpllpd_in;
  wire gt3_cpllreset_in;
  wire [7:0]gt3_dmonitorout_out;
  wire [8:0]gt3_drpaddr_in;
  wire gt3_drpclk_in;
  wire [15:0]gt3_drpdi_in;
  wire [15:0]gt3_drpdo_out;
  wire gt3_drpen_in;
  wire gt3_drprdy_out;
  wire gt3_drpwe_in;
  wire gt3_eyescandataerror_out;
  wire gt3_eyescanreset_in;
  wire gt3_eyescantrigger_in;
  wire gt3_gtnorthrefclk0_in;
  wire gt3_gtnorthrefclk1_in;
  wire gt3_gtrefclk0_in;
  wire gt3_gtrefclk1_in;
  wire gt3_gtsouthrefclk0_in;
  wire gt3_gtsouthrefclk1_in;
  wire gt3_gttxreset_in12_out;
  wire gt3_gtxrxn_in;
  wire gt3_gtxrxp_in;
  wire gt3_gtxtxn_out;
  wire gt3_gtxtxp_out;
  wire [2:0]gt3_loopback_in;
  wire gt3_rxbufreset_in;
  wire [2:0]gt3_rxbufstatus_out;
  wire gt3_rxbyteisaligned_out;
  wire gt3_rxbyterealign_out;
  wire gt3_rxcdrhold_in;
  wire [3:0]gt3_rxchariscomma_out;
  wire [3:0]gt3_rxcharisk_out;
  wire gt3_rxcommadet_out;
  wire [31:0]gt3_rxdata_out;
  wire gt3_rxdfelpmreset_in;
  wire [3:0]gt3_rxdisperr_out;
  wire gt3_rxlpmen_in;
  wire gt3_rxmcommaalignen_in;
  wire [6:0]gt3_rxmonitorout_out;
  wire [1:0]gt3_rxmonitorsel_in;
  wire [3:0]gt3_rxnotintable_out;
  wire gt3_rxoutclk_out;
  wire gt3_rxoutclkfabric_out;
  wire gt3_rxpcommaalignen_in;
  wire gt3_rxpcsreset_in;
  wire [1:0]gt3_rxpd_in;
  wire gt3_rxpmareset_in;
  wire gt3_rxpolarity_in;
  wire gt3_rxprbscntreset_in;
  wire gt3_rxprbserr_out;
  wire [2:0]gt3_rxprbssel_in;
  wire gt3_rxresetdone_out;
  wire [2:0]gt3_rxstatus_out;
  wire [1:0]gt3_rxsysclksel_in;
  wire gt3_rxuserrdy_in9_out;
  wire gt3_rxusrclk2_in;
  wire gt3_rxusrclk_in;
  wire [1:0]gt3_txbufstatus_out;
  wire [3:0]gt3_txcharisk_in;
  wire [31:0]gt3_txdata_in;
  wire [3:0]gt3_txdiffctrl_in;
  wire gt3_txinhibit_in;
  wire gt3_txoutclk_out;
  wire gt3_txoutclkfabric_out;
  wire gt3_txoutclkpcs_out;
  wire gt3_txpcsreset_in;
  wire [1:0]gt3_txpd_in;
  wire gt3_txpmareset_in;
  wire gt3_txpolarity_in;
  wire [4:0]gt3_txpostcursor_in;
  wire gt3_txprbsforceerr_in;
  wire [2:0]gt3_txprbssel_in;
  wire [4:0]gt3_txprecursor_in;
  wire gt3_txresetdone_out;
  wire [1:0]gt3_txsysclksel_in;
  wire gt3_txuserrdy_in8_out;
  wire gt3_txusrclk2_in;
  wire gt3_txusrclk_in;
  wire gt4_cpllfbclklost_out;
  wire gt4_cplllock_out;
  wire gt4_cplllockdetclk_in;
  wire gt4_cpllpd_in;
  wire gt4_cpllreset_in;
  wire [7:0]gt4_dmonitorout_out;
  wire [8:0]gt4_drpaddr_in;
  wire gt4_drpclk_in;
  wire [15:0]gt4_drpdi_in;
  wire [15:0]gt4_drpdo_out;
  wire gt4_drpen_in;
  wire gt4_drprdy_out;
  wire gt4_drpwe_in;
  wire gt4_eyescandataerror_out;
  wire gt4_eyescanreset_in;
  wire gt4_eyescantrigger_in;
  wire gt4_gtnorthrefclk0_in;
  wire gt4_gtnorthrefclk1_in;
  wire gt4_gtrefclk0_in;
  wire gt4_gtrefclk1_in;
  wire gt4_gtsouthrefclk0_in;
  wire gt4_gtsouthrefclk1_in;
  wire gt4_gttxreset_in9_out;
  wire gt4_gtxrxn_in;
  wire gt4_gtxrxp_in;
  wire gt4_gtxtxn_out;
  wire gt4_gtxtxp_out;
  wire [2:0]gt4_loopback_in;
  wire gt4_rxbufreset_in;
  wire [2:0]gt4_rxbufstatus_out;
  wire gt4_rxbyteisaligned_out;
  wire gt4_rxbyterealign_out;
  wire gt4_rxcdrhold_in;
  wire [3:0]gt4_rxchariscomma_out;
  wire [3:0]gt4_rxcharisk_out;
  wire gt4_rxcommadet_out;
  wire [31:0]gt4_rxdata_out;
  wire gt4_rxdfelpmreset_in;
  wire [3:0]gt4_rxdisperr_out;
  wire gt4_rxlpmen_in;
  wire gt4_rxmcommaalignen_in;
  wire [6:0]gt4_rxmonitorout_out;
  wire [1:0]gt4_rxmonitorsel_in;
  wire [3:0]gt4_rxnotintable_out;
  wire gt4_rxoutclk_out;
  wire gt4_rxoutclkfabric_out;
  wire gt4_rxpcommaalignen_in;
  wire gt4_rxpcsreset_in;
  wire [1:0]gt4_rxpd_in;
  wire gt4_rxpmareset_in;
  wire gt4_rxpolarity_in;
  wire gt4_rxprbscntreset_in;
  wire gt4_rxprbserr_out;
  wire [2:0]gt4_rxprbssel_in;
  wire gt4_rxresetdone_out;
  wire [2:0]gt4_rxstatus_out;
  wire [1:0]gt4_rxsysclksel_in;
  wire gt4_rxuserrdy_in7_out;
  wire gt4_rxusrclk2_in;
  wire gt4_rxusrclk_in;
  wire [1:0]gt4_txbufstatus_out;
  wire [3:0]gt4_txcharisk_in;
  wire [31:0]gt4_txdata_in;
  wire [3:0]gt4_txdiffctrl_in;
  wire gt4_txinhibit_in;
  wire gt4_txoutclk_out;
  wire gt4_txoutclkfabric_out;
  wire gt4_txoutclkpcs_out;
  wire gt4_txpcsreset_in;
  wire [1:0]gt4_txpd_in;
  wire gt4_txpmareset_in;
  wire gt4_txpolarity_in;
  wire [4:0]gt4_txpostcursor_in;
  wire gt4_txprbsforceerr_in;
  wire [2:0]gt4_txprbssel_in;
  wire [4:0]gt4_txprecursor_in;
  wire gt4_txresetdone_out;
  wire [1:0]gt4_txsysclksel_in;
  wire gt4_txuserrdy_in6_out;
  wire gt4_txusrclk2_in;
  wire gt4_txusrclk_in;
  wire gt5_cpllfbclklost_out;
  wire gt5_cplllock_out;
  wire gt5_cplllockdetclk_in;
  wire gt5_cpllpd_in;
  wire gt5_cpllreset_in;
  wire [7:0]gt5_dmonitorout_out;
  wire [8:0]gt5_drpaddr_in;
  wire gt5_drpclk_in;
  wire [15:0]gt5_drpdi_in;
  wire [15:0]gt5_drpdo_out;
  wire gt5_drpen_in;
  wire gt5_drprdy_out;
  wire gt5_drpwe_in;
  wire gt5_eyescandataerror_out;
  wire gt5_eyescanreset_in;
  wire gt5_eyescantrigger_in;
  wire gt5_gtnorthrefclk0_in;
  wire gt5_gtnorthrefclk1_in;
  wire gt5_gtrefclk0_in;
  wire gt5_gtrefclk1_in;
  wire gt5_gtsouthrefclk0_in;
  wire gt5_gtsouthrefclk1_in;
  wire gt5_gttxreset_in6_out;
  wire gt5_gtxrxn_in;
  wire gt5_gtxrxp_in;
  wire gt5_gtxtxn_out;
  wire gt5_gtxtxp_out;
  wire gt5_jesd204_phy_0_gt_i_n_104;
  wire gt5_jesd204_phy_0_gt_i_n_105;
  wire [2:0]gt5_loopback_in;
  wire gt5_rxbufreset_in;
  wire [2:0]gt5_rxbufstatus_out;
  wire gt5_rxbyteisaligned_out;
  wire gt5_rxbyterealign_out;
  wire gt5_rxcdrhold_in;
  wire [3:0]gt5_rxchariscomma_out;
  wire [3:0]gt5_rxcharisk_out;
  wire gt5_rxcommadet_out;
  wire [31:0]gt5_rxdata_out;
  wire gt5_rxdfelpmreset_in;
  wire [3:0]gt5_rxdisperr_out;
  wire gt5_rxlpmen_in;
  wire gt5_rxmcommaalignen_in;
  wire [6:0]gt5_rxmonitorout_out;
  wire [1:0]gt5_rxmonitorsel_in;
  wire [3:0]gt5_rxnotintable_out;
  wire gt5_rxoutclk_out;
  wire gt5_rxoutclkfabric_out;
  wire gt5_rxpcommaalignen_in;
  wire gt5_rxpcsreset_in;
  wire [1:0]gt5_rxpd_in;
  wire gt5_rxpmareset_in;
  wire gt5_rxpolarity_in;
  wire gt5_rxprbscntreset_in;
  wire gt5_rxprbserr_out;
  wire [2:0]gt5_rxprbssel_in;
  wire gt5_rxresetdone_out;
  wire [2:0]gt5_rxstatus_out;
  wire [1:0]gt5_rxsysclksel_in;
  wire gt5_rxuserrdy_in5_out;
  wire gt5_rxusrclk2_in;
  wire gt5_rxusrclk_in;
  wire [1:0]gt5_txbufstatus_out;
  wire [3:0]gt5_txcharisk_in;
  wire [31:0]gt5_txdata_in;
  wire [3:0]gt5_txdiffctrl_in;
  wire gt5_txinhibit_in;
  wire gt5_txoutclk_out;
  wire gt5_txoutclkfabric_out;
  wire gt5_txoutclkpcs_out;
  wire gt5_txpcsreset_in;
  wire [1:0]gt5_txpd_in;
  wire gt5_txpmareset_in;
  wire gt5_txpolarity_in;
  wire [4:0]gt5_txpostcursor_in;
  wire gt5_txprbsforceerr_in;
  wire [2:0]gt5_txprbssel_in;
  wire [4:0]gt5_txprecursor_in;
  wire gt5_txresetdone_out;
  wire [1:0]gt5_txsysclksel_in;
  wire gt5_txuserrdy_in4_out;
  wire gt5_txusrclk2_in;
  wire gt5_txusrclk_in;
  wire gt6_cpllfbclklost_out;
  wire gt6_cplllock_out;
  wire gt6_cplllockdetclk_in;
  wire gt6_cpllpd_in;
  wire gt6_cpllreset_in;
  wire [7:0]gt6_dmonitorout_out;
  wire [8:0]gt6_drpaddr_in;
  wire gt6_drpclk_in;
  wire [15:0]gt6_drpdi_in;
  wire [15:0]gt6_drpdo_out;
  wire gt6_drpen_in;
  wire gt6_drprdy_out;
  wire gt6_drpwe_in;
  wire gt6_eyescandataerror_out;
  wire gt6_eyescanreset_in;
  wire gt6_eyescantrigger_in;
  wire gt6_gtnorthrefclk0_in;
  wire gt6_gtnorthrefclk1_in;
  wire gt6_gtrefclk0_in;
  wire gt6_gtrefclk1_in;
  wire gt6_gtsouthrefclk0_in;
  wire gt6_gtsouthrefclk1_in;
  wire gt6_gttxreset_in3_out;
  wire gt6_gtxrxn_in;
  wire gt6_gtxrxp_in;
  wire gt6_gtxtxn_out;
  wire gt6_gtxtxp_out;
  wire gt6_jesd204_phy_0_gt_i_n_104;
  wire [2:0]gt6_loopback_in;
  wire gt6_rxbufreset_in;
  wire [2:0]gt6_rxbufstatus_out;
  wire gt6_rxbyteisaligned_out;
  wire gt6_rxbyterealign_out;
  wire gt6_rxcdrhold_in;
  wire [3:0]gt6_rxchariscomma_out;
  wire [3:0]gt6_rxcharisk_out;
  wire gt6_rxcommadet_out;
  wire [31:0]gt6_rxdata_out;
  wire gt6_rxdfelpmreset_in;
  wire [3:0]gt6_rxdisperr_out;
  wire gt6_rxlpmen_in;
  wire gt6_rxmcommaalignen_in;
  wire [6:0]gt6_rxmonitorout_out;
  wire [1:0]gt6_rxmonitorsel_in;
  wire [3:0]gt6_rxnotintable_out;
  wire gt6_rxoutclk_out;
  wire gt6_rxoutclkfabric_out;
  wire gt6_rxpcommaalignen_in;
  wire gt6_rxpcsreset_in;
  wire [1:0]gt6_rxpd_in;
  wire gt6_rxpmareset_in;
  wire gt6_rxpolarity_in;
  wire gt6_rxprbscntreset_in;
  wire gt6_rxprbserr_out;
  wire [2:0]gt6_rxprbssel_in;
  wire gt6_rxresetdone_out;
  wire [2:0]gt6_rxstatus_out;
  wire [1:0]gt6_rxsysclksel_in;
  wire gt6_rxuserrdy_in3_out;
  wire gt6_rxusrclk2_in;
  wire gt6_rxusrclk_in;
  wire [1:0]gt6_txbufstatus_out;
  wire [3:0]gt6_txcharisk_in;
  wire [31:0]gt6_txdata_in;
  wire [3:0]gt6_txdiffctrl_in;
  wire gt6_txinhibit_in;
  wire gt6_txoutclk_out;
  wire gt6_txoutclkfabric_out;
  wire gt6_txoutclkpcs_out;
  wire gt6_txpcsreset_in;
  wire [1:0]gt6_txpd_in;
  wire gt6_txpmareset_in;
  wire gt6_txpolarity_in;
  wire [4:0]gt6_txpostcursor_in;
  wire gt6_txprbsforceerr_in;
  wire [2:0]gt6_txprbssel_in;
  wire [4:0]gt6_txprecursor_in;
  wire gt6_txresetdone_out;
  wire [1:0]gt6_txsysclksel_in;
  wire gt6_txuserrdy_in2_out;
  wire gt6_txusrclk2_in;
  wire gt6_txusrclk_in;
  wire gt7_cpllfbclklost_out;
  wire gt7_cplllock_out;
  wire gt7_cplllockdetclk_in;
  wire gt7_cpllpd_in;
  wire gt7_cpllreset_in;
  wire [7:0]gt7_dmonitorout_out;
  wire [8:0]gt7_drpaddr_in;
  wire gt7_drpclk_in;
  wire [15:0]gt7_drpdi_in;
  wire [15:0]gt7_drpdo_out;
  wire gt7_drpen_in;
  wire gt7_drprdy_out;
  wire gt7_drpwe_in;
  wire gt7_eyescandataerror_out;
  wire gt7_eyescanreset_in;
  wire gt7_eyescantrigger_in;
  wire gt7_gtnorthrefclk0_in;
  wire gt7_gtnorthrefclk1_in;
  wire gt7_gtrefclk0_in;
  wire gt7_gtrefclk1_in;
  wire gt7_gtsouthrefclk0_in;
  wire gt7_gtsouthrefclk1_in;
  wire gt7_gttxreset_in0_out;
  wire gt7_gtxrxn_in;
  wire gt7_gtxrxp_in;
  wire gt7_gtxtxn_out;
  wire gt7_gtxtxp_out;
  wire gt7_jesd204_phy_0_gt_i_n_104;
  wire gt7_jesd204_phy_0_gt_i_n_105;
  wire [2:0]gt7_loopback_in;
  wire gt7_rxbufreset_in;
  wire [2:0]gt7_rxbufstatus_out;
  wire gt7_rxbyteisaligned_out;
  wire gt7_rxbyterealign_out;
  wire gt7_rxcdrhold_in;
  wire [3:0]gt7_rxchariscomma_out;
  wire [3:0]gt7_rxcharisk_out;
  wire gt7_rxcommadet_out;
  wire [31:0]gt7_rxdata_out;
  wire gt7_rxdfelpmreset_in;
  wire [3:0]gt7_rxdisperr_out;
  wire gt7_rxlpmen_in;
  wire gt7_rxmcommaalignen_in;
  wire [6:0]gt7_rxmonitorout_out;
  wire [1:0]gt7_rxmonitorsel_in;
  wire [3:0]gt7_rxnotintable_out;
  wire gt7_rxoutclk_out;
  wire gt7_rxoutclkfabric_out;
  wire gt7_rxpcommaalignen_in;
  wire gt7_rxpcsreset_in;
  wire [1:0]gt7_rxpd_in;
  wire gt7_rxpmareset_in;
  wire gt7_rxpolarity_in;
  wire gt7_rxprbscntreset_in;
  wire gt7_rxprbserr_out;
  wire [2:0]gt7_rxprbssel_in;
  wire gt7_rxresetdone_out;
  wire [2:0]gt7_rxstatus_out;
  wire [1:0]gt7_rxsysclksel_in;
  wire gt7_rxuserrdy_in1_out;
  wire gt7_rxusrclk2_in;
  wire gt7_rxusrclk_in;
  wire [1:0]gt7_txbufstatus_out;
  wire [3:0]gt7_txcharisk_in;
  wire [31:0]gt7_txdata_in;
  wire [3:0]gt7_txdiffctrl_in;
  wire gt7_txinhibit_in;
  wire gt7_txoutclk_out;
  wire gt7_txoutclkfabric_out;
  wire gt7_txoutclkpcs_out;
  wire gt7_txpcsreset_in;
  wire [1:0]gt7_txpd_in;
  wire gt7_txpmareset_in;
  wire gt7_txpolarity_in;
  wire [4:0]gt7_txpostcursor_in;
  wire gt7_txprbsforceerr_in;
  wire [2:0]gt7_txprbssel_in;
  wire [4:0]gt7_txprecursor_in;
  wire gt7_txresetdone_out;
  wire [1:0]gt7_txsysclksel_in;
  wire gt7_txuserrdy_in0_out;
  wire gt7_txusrclk2_in;
  wire gt7_txusrclk_in;
  wire gt_tx_cpllreset_t;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_cpll_railing cpll_railing0_i
       (.CPLL_RESET(CPLL_RESET),
        .cpllpd_in(cpllpd_in),
        .cpllpd_in11_out(cpllpd_in11_out),
        .cpllpd_in13_out(cpllpd_in13_out),
        .cpllpd_in1_out(cpllpd_in1_out),
        .cpllpd_in3_out(cpllpd_in3_out),
        .cpllpd_in5_out(cpllpd_in5_out),
        .cpllpd_in7_out(cpllpd_in7_out),
        .cpllpd_in9_out(cpllpd_in9_out),
        .cpllreset_in(cpllreset_in),
        .cpllreset_in0_out(cpllreset_in0_out),
        .cpllreset_in10_out(cpllreset_in10_out),
        .cpllreset_in12_out(cpllreset_in12_out),
        .cpllreset_in2_out(cpllreset_in2_out),
        .cpllreset_in4_out(cpllreset_in4_out),
        .cpllreset_in6_out(cpllreset_in6_out),
        .cpllreset_in8_out(cpllreset_in8_out),
        .gt0_cpllpd_in(gt0_cpllpd_in),
        .gt0_cpllreset_in(gt0_cpllreset_in),
        .gt0_gtrefclk0_in(gt0_gtrefclk0_in),
        .gt1_cpllpd_in(gt1_cpllpd_in),
        .gt1_cpllreset_in(gt1_cpllreset_in),
        .gt2_cpllpd_in(gt2_cpllpd_in),
        .gt2_cpllreset_in(gt2_cpllreset_in),
        .gt3_cpllpd_in(gt3_cpllpd_in),
        .gt3_cpllreset_in(gt3_cpllreset_in),
        .gt4_cpllpd_in(gt4_cpllpd_in),
        .gt4_cpllreset_in(gt4_cpllreset_in),
        .gt5_cpllpd_in(gt5_cpllpd_in),
        .gt5_cpllreset_in(gt5_cpllreset_in),
        .gt6_cpllpd_in(gt6_cpllpd_in),
        .gt6_cpllreset_in(gt6_cpllreset_in),
        .gt7_cpllpd_in(gt7_cpllpd_in),
        .gt7_cpllreset_in(gt7_cpllreset_in),
        .gt_tx_cpllreset_t(gt_tx_cpllreset_t));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_GT gt0_jesd204_phy_0_gt_i
       (.GT0_QPLLOUTCLK_IN(GT0_QPLLOUTCLK_IN),
        .GT0_QPLLOUTREFCLK_IN(GT0_QPLLOUTREFCLK_IN),
        .SR(SR),
        .cpllpd_in13_out(cpllpd_in13_out),
        .cpllreset_in12_out(cpllreset_in12_out),
        .gt0_cpllfbclklost_out(gt0_cpllfbclklost_out),
        .gt0_cplllock_out(gt0_cplllock_out),
        .gt0_cplllockdetclk_in(gt0_cplllockdetclk_in),
        .gt0_dmonitorout_out(gt0_dmonitorout_out),
        .gt0_drpaddr_in(gt0_drpaddr_in),
        .gt0_drpclk_in(gt0_drpclk_in),
        .gt0_drpdi_in(gt0_drpdi_in),
        .gt0_drpdo_out(gt0_drpdo_out),
        .gt0_drpen_in(gt0_drpen_in),
        .gt0_drprdy_out(gt0_drprdy_out),
        .gt0_drpwe_in(gt0_drpwe_in),
        .gt0_eyescandataerror_out(gt0_eyescandataerror_out),
        .gt0_eyescanreset_in(gt0_eyescanreset_in),
        .gt0_eyescantrigger_in(gt0_eyescantrigger_in),
        .gt0_gtnorthrefclk0_in(gt0_gtnorthrefclk0_in),
        .gt0_gtnorthrefclk1_in(gt0_gtnorthrefclk1_in),
        .gt0_gtrefclk0_in(gt0_gtrefclk0_in),
        .gt0_gtrefclk1_in(gt0_gtrefclk1_in),
        .gt0_gtsouthrefclk0_in(gt0_gtsouthrefclk0_in),
        .gt0_gtsouthrefclk1_in(gt0_gtsouthrefclk1_in),
        .gt0_gttxreset_in21_out(gt0_gttxreset_in21_out),
        .gt0_gtxrxn_in(gt0_gtxrxn_in),
        .gt0_gtxrxp_in(gt0_gtxrxp_in),
        .gt0_gtxtxn_out(gt0_gtxtxn_out),
        .gt0_gtxtxp_out(gt0_gtxtxp_out),
        .gt0_loopback_in(gt0_loopback_in),
        .gt0_rxbufreset_in(gt0_rxbufreset_in),
        .gt0_rxbufstatus_out(gt0_rxbufstatus_out),
        .gt0_rxbyteisaligned_out(gt0_rxbyteisaligned_out),
        .gt0_rxbyterealign_out(gt0_rxbyterealign_out),
        .gt0_rxcdrhold_in(gt0_rxcdrhold_in),
        .gt0_rxchariscomma_out(gt0_rxchariscomma_out),
        .gt0_rxcharisk_out(gt0_rxcharisk_out),
        .gt0_rxcommadet_out(gt0_rxcommadet_out),
        .gt0_rxdata_out(gt0_rxdata_out),
        .gt0_rxdfelpmreset_in(gt0_rxdfelpmreset_in),
        .gt0_rxdisperr_out(gt0_rxdisperr_out),
        .gt0_rxlpmen_in(gt0_rxlpmen_in),
        .gt0_rxmcommaalignen_in(gt0_rxmcommaalignen_in),
        .gt0_rxmonitorout_out(gt0_rxmonitorout_out),
        .gt0_rxmonitorsel_in(gt0_rxmonitorsel_in),
        .gt0_rxnotintable_out(gt0_rxnotintable_out),
        .gt0_rxoutclk_out(gt0_rxoutclk_out),
        .gt0_rxoutclkfabric_out(gt0_rxoutclkfabric_out),
        .gt0_rxpcommaalignen_in(gt0_rxpcommaalignen_in),
        .gt0_rxpcsreset_in(gt0_rxpcsreset_in),
        .gt0_rxpd_in(gt0_rxpd_in),
        .gt0_rxpmareset_in(gt0_rxpmareset_in),
        .gt0_rxpolarity_in(gt0_rxpolarity_in),
        .gt0_rxprbscntreset_in(gt0_rxprbscntreset_in),
        .gt0_rxprbserr_out(gt0_rxprbserr_out),
        .gt0_rxprbssel_in(gt0_rxprbssel_in),
        .gt0_rxresetdone_out(gt0_rxresetdone_out),
        .gt0_rxstatus_out(gt0_rxstatus_out),
        .gt0_rxsysclksel_in(gt0_rxsysclksel_in),
        .gt0_rxuserrdy_in15_out(gt0_rxuserrdy_in15_out),
        .gt0_rxusrclk2_in(gt0_rxusrclk2_in),
        .gt0_rxusrclk_in(gt0_rxusrclk_in),
        .gt0_txbufstatus_out(gt0_txbufstatus_out),
        .gt0_txcharisk_in(gt0_txcharisk_in),
        .gt0_txdata_in(gt0_txdata_in),
        .gt0_txdiffctrl_in(gt0_txdiffctrl_in),
        .gt0_txinhibit_in(gt0_txinhibit_in),
        .gt0_txoutclk_out(gt0_txoutclk_out),
        .gt0_txoutclkfabric_out(gt0_txoutclkfabric_out),
        .gt0_txoutclkpcs_out(gt0_txoutclkpcs_out),
        .gt0_txpcsreset_in(gt0_txpcsreset_in),
        .gt0_txpd_in(gt0_txpd_in),
        .gt0_txpmareset_in(gt0_txpmareset_in),
        .gt0_txpolarity_in(gt0_txpolarity_in),
        .gt0_txpostcursor_in(gt0_txpostcursor_in),
        .gt0_txprbsforceerr_in(gt0_txprbsforceerr_in),
        .gt0_txprbssel_in(gt0_txprbssel_in),
        .gt0_txprecursor_in(gt0_txprecursor_in),
        .gt0_txresetdone_out(gt0_txresetdone_out),
        .gt0_txsysclksel_in(gt0_txsysclksel_in),
        .gt0_txuserrdy_in14_out(gt0_txuserrdy_in14_out),
        .gt0_txusrclk2_in(gt0_txusrclk2_in),
        .gt0_txusrclk_in(gt0_txusrclk_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_GT_1 gt1_jesd204_phy_0_gt_i
       (.GT0_QPLLOUTCLK_IN(GT0_QPLLOUTCLK_IN),
        .GT0_QPLLOUTREFCLK_IN(GT0_QPLLOUTREFCLK_IN),
        .cpllpd_in11_out(cpllpd_in11_out),
        .cpllreset_in10_out(cpllreset_in10_out),
        .data_sync_reg_gsr(data_sync_reg_gsr),
        .gt1_cpllfbclklost_out(gt1_cpllfbclklost_out),
        .gt1_cplllock_out(gt1_cplllock_out),
        .gt1_cplllockdetclk_in(gt1_cplllockdetclk_in),
        .gt1_dmonitorout_out(gt1_dmonitorout_out),
        .gt1_drpaddr_in(gt1_drpaddr_in),
        .gt1_drpclk_in(gt1_drpclk_in),
        .gt1_drpdi_in(gt1_drpdi_in),
        .gt1_drpdo_out(gt1_drpdo_out),
        .gt1_drpen_in(gt1_drpen_in),
        .gt1_drprdy_out(gt1_drprdy_out),
        .gt1_drpwe_in(gt1_drpwe_in),
        .gt1_eyescandataerror_out(gt1_eyescandataerror_out),
        .gt1_eyescanreset_in(gt1_eyescanreset_in),
        .gt1_eyescantrigger_in(gt1_eyescantrigger_in),
        .gt1_gtnorthrefclk0_in(gt1_gtnorthrefclk0_in),
        .gt1_gtnorthrefclk1_in(gt1_gtnorthrefclk1_in),
        .gt1_gtrefclk0_in(gt1_gtrefclk0_in),
        .gt1_gtrefclk1_in(gt1_gtrefclk1_in),
        .gt1_gtsouthrefclk0_in(gt1_gtsouthrefclk0_in),
        .gt1_gtsouthrefclk1_in(gt1_gtsouthrefclk1_in),
        .gt1_gttxreset_in18_out(gt1_gttxreset_in18_out),
        .gt1_gtxrxn_in(gt1_gtxrxn_in),
        .gt1_gtxrxp_in(gt1_gtxrxp_in),
        .gt1_gtxtxn_out(gt1_gtxtxn_out),
        .gt1_gtxtxp_out(gt1_gtxtxp_out),
        .gt1_loopback_in(gt1_loopback_in),
        .gt1_rxbufreset_in(gt1_rxbufreset_in),
        .gt1_rxbufstatus_out(gt1_rxbufstatus_out),
        .gt1_rxbyteisaligned_out(gt1_rxbyteisaligned_out),
        .gt1_rxbyterealign_out(gt1_rxbyterealign_out),
        .gt1_rxcdrhold_in(gt1_rxcdrhold_in),
        .gt1_rxchariscomma_out(gt1_rxchariscomma_out),
        .gt1_rxcharisk_out(gt1_rxcharisk_out),
        .gt1_rxcommadet_out(gt1_rxcommadet_out),
        .gt1_rxdata_out(gt1_rxdata_out),
        .gt1_rxdfelpmreset_in(gt1_rxdfelpmreset_in),
        .gt1_rxdisperr_out(gt1_rxdisperr_out),
        .gt1_rxlpmen_in(gt1_rxlpmen_in),
        .gt1_rxmcommaalignen_in(gt1_rxmcommaalignen_in),
        .gt1_rxmonitorout_out(gt1_rxmonitorout_out),
        .gt1_rxmonitorsel_in(gt1_rxmonitorsel_in),
        .gt1_rxnotintable_out(gt1_rxnotintable_out),
        .gt1_rxoutclk_out(gt1_rxoutclk_out),
        .gt1_rxoutclkfabric_out(gt1_rxoutclkfabric_out),
        .gt1_rxpcommaalignen_in(gt1_rxpcommaalignen_in),
        .gt1_rxpcsreset_in(gt1_rxpcsreset_in),
        .gt1_rxpd_in(gt1_rxpd_in),
        .gt1_rxpmareset_in(gt1_rxpmareset_in),
        .gt1_rxpolarity_in(gt1_rxpolarity_in),
        .gt1_rxprbscntreset_in(gt1_rxprbscntreset_in),
        .gt1_rxprbserr_out(gt1_rxprbserr_out),
        .gt1_rxprbssel_in(gt1_rxprbssel_in),
        .gt1_rxresetdone_out(gt1_rxresetdone_out),
        .gt1_rxstatus_out(gt1_rxstatus_out),
        .gt1_rxsysclksel_in(gt1_rxsysclksel_in),
        .gt1_rxuserrdy_in13_out(gt1_rxuserrdy_in13_out),
        .gt1_rxusrclk2_in(gt1_rxusrclk2_in),
        .gt1_rxusrclk_in(gt1_rxusrclk_in),
        .gt1_txbufstatus_out(gt1_txbufstatus_out),
        .gt1_txcharisk_in(gt1_txcharisk_in),
        .gt1_txdata_in(gt1_txdata_in),
        .gt1_txdiffctrl_in(gt1_txdiffctrl_in),
        .gt1_txinhibit_in(gt1_txinhibit_in),
        .gt1_txoutclk_out(gt1_txoutclk_out),
        .gt1_txoutclkfabric_out(gt1_txoutclkfabric_out),
        .gt1_txoutclkpcs_out(gt1_txoutclkpcs_out),
        .gt1_txpcsreset_in(gt1_txpcsreset_in),
        .gt1_txpd_in(gt1_txpd_in),
        .gt1_txpmareset_in(gt1_txpmareset_in),
        .gt1_txpolarity_in(gt1_txpolarity_in),
        .gt1_txpostcursor_in(gt1_txpostcursor_in),
        .gt1_txprbsforceerr_in(gt1_txprbsforceerr_in),
        .gt1_txprbssel_in(gt1_txprbssel_in),
        .gt1_txprecursor_in(gt1_txprecursor_in),
        .gt1_txresetdone_out(gt1_txresetdone_out),
        .gt1_txsysclksel_in(gt1_txsysclksel_in),
        .gt1_txuserrdy_in12_out(gt1_txuserrdy_in12_out),
        .gt1_txusrclk2_in(gt1_txusrclk2_in),
        .gt1_txusrclk_in(gt1_txusrclk_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_GT_2 gt2_jesd204_phy_0_gt_i
       (.GT0_QPLLOUTCLK_IN(GT0_QPLLOUTCLK_IN),
        .GT0_QPLLOUTREFCLK_IN(GT0_QPLLOUTREFCLK_IN),
        .cpllpd_in9_out(cpllpd_in9_out),
        .cpllreset_in8_out(cpllreset_in8_out),
        .data_sync_reg1(gt2_jesd204_phy_0_gt_i_n_104),
        .data_sync_reg1_0(gt2_jesd204_phy_0_gt_i_n_105),
        .data_sync_reg_gsr(data_sync_reg_gsr_0),
        .gt1_rxpd_in(gt1_rxpd_in),
        .gt1_rxresetdone_out(gt1_rxresetdone_out),
        .gt1_txpd_in(gt1_txpd_in),
        .gt1_txresetdone_out(gt1_txresetdone_out),
        .gt2_cpllfbclklost_out(gt2_cpllfbclklost_out),
        .gt2_cplllock_out(gt2_cplllock_out),
        .gt2_cplllockdetclk_in(gt2_cplllockdetclk_in),
        .gt2_dmonitorout_out(gt2_dmonitorout_out),
        .gt2_drpaddr_in(gt2_drpaddr_in),
        .gt2_drpclk_in(gt2_drpclk_in),
        .gt2_drpdi_in(gt2_drpdi_in),
        .gt2_drpdo_out(gt2_drpdo_out),
        .gt2_drpen_in(gt2_drpen_in),
        .gt2_drprdy_out(gt2_drprdy_out),
        .gt2_drpwe_in(gt2_drpwe_in),
        .gt2_eyescandataerror_out(gt2_eyescandataerror_out),
        .gt2_eyescanreset_in(gt2_eyescanreset_in),
        .gt2_eyescantrigger_in(gt2_eyescantrigger_in),
        .gt2_gtnorthrefclk0_in(gt2_gtnorthrefclk0_in),
        .gt2_gtnorthrefclk1_in(gt2_gtnorthrefclk1_in),
        .gt2_gtrefclk0_in(gt2_gtrefclk0_in),
        .gt2_gtrefclk1_in(gt2_gtrefclk1_in),
        .gt2_gtsouthrefclk0_in(gt2_gtsouthrefclk0_in),
        .gt2_gtsouthrefclk1_in(gt2_gtsouthrefclk1_in),
        .gt2_gttxreset_in15_out(gt2_gttxreset_in15_out),
        .gt2_gtxrxn_in(gt2_gtxrxn_in),
        .gt2_gtxrxp_in(gt2_gtxrxp_in),
        .gt2_gtxtxn_out(gt2_gtxtxn_out),
        .gt2_gtxtxp_out(gt2_gtxtxp_out),
        .gt2_loopback_in(gt2_loopback_in),
        .gt2_rxbufreset_in(gt2_rxbufreset_in),
        .gt2_rxbufstatus_out(gt2_rxbufstatus_out),
        .gt2_rxbyteisaligned_out(gt2_rxbyteisaligned_out),
        .gt2_rxbyterealign_out(gt2_rxbyterealign_out),
        .gt2_rxcdrhold_in(gt2_rxcdrhold_in),
        .gt2_rxchariscomma_out(gt2_rxchariscomma_out),
        .gt2_rxcharisk_out(gt2_rxcharisk_out),
        .gt2_rxcommadet_out(gt2_rxcommadet_out),
        .gt2_rxdata_out(gt2_rxdata_out),
        .gt2_rxdfelpmreset_in(gt2_rxdfelpmreset_in),
        .gt2_rxdisperr_out(gt2_rxdisperr_out),
        .gt2_rxlpmen_in(gt2_rxlpmen_in),
        .gt2_rxmcommaalignen_in(gt2_rxmcommaalignen_in),
        .gt2_rxmonitorout_out(gt2_rxmonitorout_out),
        .gt2_rxmonitorsel_in(gt2_rxmonitorsel_in),
        .gt2_rxnotintable_out(gt2_rxnotintable_out),
        .gt2_rxoutclk_out(gt2_rxoutclk_out),
        .gt2_rxoutclkfabric_out(gt2_rxoutclkfabric_out),
        .gt2_rxpcommaalignen_in(gt2_rxpcommaalignen_in),
        .gt2_rxpcsreset_in(gt2_rxpcsreset_in),
        .gt2_rxpd_in(gt2_rxpd_in),
        .gt2_rxpmareset_in(gt2_rxpmareset_in),
        .gt2_rxpolarity_in(gt2_rxpolarity_in),
        .gt2_rxprbscntreset_in(gt2_rxprbscntreset_in),
        .gt2_rxprbserr_out(gt2_rxprbserr_out),
        .gt2_rxprbssel_in(gt2_rxprbssel_in),
        .gt2_rxresetdone_out(gt2_rxresetdone_out),
        .gt2_rxstatus_out(gt2_rxstatus_out),
        .gt2_rxsysclksel_in(gt2_rxsysclksel_in),
        .gt2_rxuserrdy_in11_out(gt2_rxuserrdy_in11_out),
        .gt2_rxusrclk2_in(gt2_rxusrclk2_in),
        .gt2_rxusrclk_in(gt2_rxusrclk_in),
        .gt2_txbufstatus_out(gt2_txbufstatus_out),
        .gt2_txcharisk_in(gt2_txcharisk_in),
        .gt2_txdata_in(gt2_txdata_in),
        .gt2_txdiffctrl_in(gt2_txdiffctrl_in),
        .gt2_txinhibit_in(gt2_txinhibit_in),
        .gt2_txoutclk_out(gt2_txoutclk_out),
        .gt2_txoutclkfabric_out(gt2_txoutclkfabric_out),
        .gt2_txoutclkpcs_out(gt2_txoutclkpcs_out),
        .gt2_txpcsreset_in(gt2_txpcsreset_in),
        .gt2_txpd_in(gt2_txpd_in),
        .gt2_txpmareset_in(gt2_txpmareset_in),
        .gt2_txpolarity_in(gt2_txpolarity_in),
        .gt2_txpostcursor_in(gt2_txpostcursor_in),
        .gt2_txprbsforceerr_in(gt2_txprbsforceerr_in),
        .gt2_txprbssel_in(gt2_txprbssel_in),
        .gt2_txprecursor_in(gt2_txprecursor_in),
        .gt2_txresetdone_out(gt2_txresetdone_out),
        .gt2_txsysclksel_in(gt2_txsysclksel_in),
        .gt2_txuserrdy_in10_out(gt2_txuserrdy_in10_out),
        .gt2_txusrclk2_in(gt2_txusrclk2_in),
        .gt2_txusrclk_in(gt2_txusrclk_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_GT_3 gt3_jesd204_phy_0_gt_i
       (.GT0_QPLLOUTCLK_IN(GT0_QPLLOUTCLK_IN),
        .GT0_QPLLOUTREFCLK_IN(GT0_QPLLOUTREFCLK_IN),
        .cpllpd_in7_out(cpllpd_in7_out),
        .cpllreset_in6_out(cpllreset_in6_out),
        .data_in(data_in),
        .data_sync_reg1(data_sync_reg1),
        .data_sync_reg1_0(data_sync_reg1_0),
        .data_sync_reg_gsr(data_sync_reg_gsr_1),
        .gt1_cplllock_out(gt1_cplllock_out),
        .gt2_cplllock_out(gt2_cplllock_out),
        .gt3_cpllfbclklost_out(gt3_cpllfbclklost_out),
        .gt3_cplllock_out(gt3_cplllock_out),
        .gt3_cplllockdetclk_in(gt3_cplllockdetclk_in),
        .gt3_dmonitorout_out(gt3_dmonitorout_out),
        .gt3_drpaddr_in(gt3_drpaddr_in),
        .gt3_drpclk_in(gt3_drpclk_in),
        .gt3_drpdi_in(gt3_drpdi_in),
        .gt3_drpdo_out(gt3_drpdo_out),
        .gt3_drpen_in(gt3_drpen_in),
        .gt3_drprdy_out(gt3_drprdy_out),
        .gt3_drpwe_in(gt3_drpwe_in),
        .gt3_eyescandataerror_out(gt3_eyescandataerror_out),
        .gt3_eyescanreset_in(gt3_eyescanreset_in),
        .gt3_eyescantrigger_in(gt3_eyescantrigger_in),
        .gt3_gtnorthrefclk0_in(gt3_gtnorthrefclk0_in),
        .gt3_gtnorthrefclk1_in(gt3_gtnorthrefclk1_in),
        .gt3_gtrefclk0_in(gt3_gtrefclk0_in),
        .gt3_gtrefclk1_in(gt3_gtrefclk1_in),
        .gt3_gtsouthrefclk0_in(gt3_gtsouthrefclk0_in),
        .gt3_gtsouthrefclk1_in(gt3_gtsouthrefclk1_in),
        .gt3_gttxreset_in12_out(gt3_gttxreset_in12_out),
        .gt3_gtxrxn_in(gt3_gtxrxn_in),
        .gt3_gtxrxp_in(gt3_gtxrxp_in),
        .gt3_gtxtxn_out(gt3_gtxtxn_out),
        .gt3_gtxtxp_out(gt3_gtxtxp_out),
        .gt3_loopback_in(gt3_loopback_in),
        .gt3_rxbufreset_in(gt3_rxbufreset_in),
        .gt3_rxbufstatus_out(gt3_rxbufstatus_out),
        .gt3_rxbyteisaligned_out(gt3_rxbyteisaligned_out),
        .gt3_rxbyterealign_out(gt3_rxbyterealign_out),
        .gt3_rxcdrhold_in(gt3_rxcdrhold_in),
        .gt3_rxchariscomma_out(gt3_rxchariscomma_out),
        .gt3_rxcharisk_out(gt3_rxcharisk_out),
        .gt3_rxcommadet_out(gt3_rxcommadet_out),
        .gt3_rxdata_out(gt3_rxdata_out),
        .gt3_rxdfelpmreset_in(gt3_rxdfelpmreset_in),
        .gt3_rxdisperr_out(gt3_rxdisperr_out),
        .gt3_rxlpmen_in(gt3_rxlpmen_in),
        .gt3_rxmcommaalignen_in(gt3_rxmcommaalignen_in),
        .gt3_rxmonitorout_out(gt3_rxmonitorout_out),
        .gt3_rxmonitorsel_in(gt3_rxmonitorsel_in),
        .gt3_rxnotintable_out(gt3_rxnotintable_out),
        .gt3_rxoutclk_out(gt3_rxoutclk_out),
        .gt3_rxoutclkfabric_out(gt3_rxoutclkfabric_out),
        .gt3_rxpcommaalignen_in(gt3_rxpcommaalignen_in),
        .gt3_rxpcsreset_in(gt3_rxpcsreset_in),
        .gt3_rxpd_in(gt3_rxpd_in),
        .gt3_rxpmareset_in(gt3_rxpmareset_in),
        .gt3_rxpolarity_in(gt3_rxpolarity_in),
        .gt3_rxprbscntreset_in(gt3_rxprbscntreset_in),
        .gt3_rxprbserr_out(gt3_rxprbserr_out),
        .gt3_rxprbssel_in(gt3_rxprbssel_in),
        .gt3_rxresetdone_out(gt3_rxresetdone_out),
        .gt3_rxstatus_out(gt3_rxstatus_out),
        .gt3_rxsysclksel_in(gt3_rxsysclksel_in),
        .gt3_rxuserrdy_in9_out(gt3_rxuserrdy_in9_out),
        .gt3_rxusrclk2_in(gt3_rxusrclk2_in),
        .gt3_rxusrclk_in(gt3_rxusrclk_in),
        .gt3_txbufstatus_out(gt3_txbufstatus_out),
        .gt3_txcharisk_in(gt3_txcharisk_in),
        .gt3_txdata_in(gt3_txdata_in),
        .gt3_txdiffctrl_in(gt3_txdiffctrl_in),
        .gt3_txinhibit_in(gt3_txinhibit_in),
        .gt3_txoutclk_out(gt3_txoutclk_out),
        .gt3_txoutclkfabric_out(gt3_txoutclkfabric_out),
        .gt3_txoutclkpcs_out(gt3_txoutclkpcs_out),
        .gt3_txpcsreset_in(gt3_txpcsreset_in),
        .gt3_txpd_in(gt3_txpd_in),
        .gt3_txpmareset_in(gt3_txpmareset_in),
        .gt3_txpolarity_in(gt3_txpolarity_in),
        .gt3_txpostcursor_in(gt3_txpostcursor_in),
        .gt3_txprbsforceerr_in(gt3_txprbsforceerr_in),
        .gt3_txprbssel_in(gt3_txprbssel_in),
        .gt3_txprecursor_in(gt3_txprecursor_in),
        .gt3_txresetdone_out(gt3_txresetdone_out),
        .gt3_txsysclksel_in(gt3_txsysclksel_in),
        .gt3_txuserrdy_in8_out(gt3_txuserrdy_in8_out),
        .gt3_txusrclk2_in(gt3_txusrclk2_in),
        .gt3_txusrclk_in(gt3_txusrclk_in),
        .gt4_cplllock_out(gt4_cplllock_out),
        .gt4_rxpd_in(gt4_rxpd_in),
        .gt4_rxresetdone_out(gt4_rxresetdone_out),
        .gt4_txpd_in(gt4_txpd_in),
        .gt4_txresetdone_out(gt4_txresetdone_out),
        .\rx_pd_2_reg[0] (gt2_jesd204_phy_0_gt_i_n_105),
        .\rx_pd_5_reg[0] (gt5_jesd204_phy_0_gt_i_n_105),
        .\rx_pd_7_reg[0] (gt7_jesd204_phy_0_gt_i_n_105),
        .rxdfelpmreset_reg(gt6_jesd204_phy_0_gt_i_n_104),
        .\tx_pd_2_reg[0] (gt2_jesd204_phy_0_gt_i_n_104),
        .\tx_pd_5_reg[0] (gt5_jesd204_phy_0_gt_i_n_104),
        .\tx_pd_7_reg[0] (gt7_jesd204_phy_0_gt_i_n_104));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_GT_4 gt4_jesd204_phy_0_gt_i
       (.GT1_QPLLOUTCLK_IN(GT1_QPLLOUTCLK_IN),
        .GT1_QPLLOUTREFCLK_IN(GT1_QPLLOUTREFCLK_IN),
        .cpllpd_in5_out(cpllpd_in5_out),
        .cpllreset_in4_out(cpllreset_in4_out),
        .data_sync_reg_gsr(data_sync_reg_gsr_2),
        .gt4_cpllfbclklost_out(gt4_cpllfbclklost_out),
        .gt4_cplllock_out(gt4_cplllock_out),
        .gt4_cplllockdetclk_in(gt4_cplllockdetclk_in),
        .gt4_dmonitorout_out(gt4_dmonitorout_out),
        .gt4_drpaddr_in(gt4_drpaddr_in),
        .gt4_drpclk_in(gt4_drpclk_in),
        .gt4_drpdi_in(gt4_drpdi_in),
        .gt4_drpdo_out(gt4_drpdo_out),
        .gt4_drpen_in(gt4_drpen_in),
        .gt4_drprdy_out(gt4_drprdy_out),
        .gt4_drpwe_in(gt4_drpwe_in),
        .gt4_eyescandataerror_out(gt4_eyescandataerror_out),
        .gt4_eyescanreset_in(gt4_eyescanreset_in),
        .gt4_eyescantrigger_in(gt4_eyescantrigger_in),
        .gt4_gtnorthrefclk0_in(gt4_gtnorthrefclk0_in),
        .gt4_gtnorthrefclk1_in(gt4_gtnorthrefclk1_in),
        .gt4_gtrefclk0_in(gt4_gtrefclk0_in),
        .gt4_gtrefclk1_in(gt4_gtrefclk1_in),
        .gt4_gtsouthrefclk0_in(gt4_gtsouthrefclk0_in),
        .gt4_gtsouthrefclk1_in(gt4_gtsouthrefclk1_in),
        .gt4_gttxreset_in9_out(gt4_gttxreset_in9_out),
        .gt4_gtxrxn_in(gt4_gtxrxn_in),
        .gt4_gtxrxp_in(gt4_gtxrxp_in),
        .gt4_gtxtxn_out(gt4_gtxtxn_out),
        .gt4_gtxtxp_out(gt4_gtxtxp_out),
        .gt4_loopback_in(gt4_loopback_in),
        .gt4_rxbufreset_in(gt4_rxbufreset_in),
        .gt4_rxbufstatus_out(gt4_rxbufstatus_out),
        .gt4_rxbyteisaligned_out(gt4_rxbyteisaligned_out),
        .gt4_rxbyterealign_out(gt4_rxbyterealign_out),
        .gt4_rxcdrhold_in(gt4_rxcdrhold_in),
        .gt4_rxchariscomma_out(gt4_rxchariscomma_out),
        .gt4_rxcharisk_out(gt4_rxcharisk_out),
        .gt4_rxcommadet_out(gt4_rxcommadet_out),
        .gt4_rxdata_out(gt4_rxdata_out),
        .gt4_rxdfelpmreset_in(gt4_rxdfelpmreset_in),
        .gt4_rxdisperr_out(gt4_rxdisperr_out),
        .gt4_rxlpmen_in(gt4_rxlpmen_in),
        .gt4_rxmcommaalignen_in(gt4_rxmcommaalignen_in),
        .gt4_rxmonitorout_out(gt4_rxmonitorout_out),
        .gt4_rxmonitorsel_in(gt4_rxmonitorsel_in),
        .gt4_rxnotintable_out(gt4_rxnotintable_out),
        .gt4_rxoutclk_out(gt4_rxoutclk_out),
        .gt4_rxoutclkfabric_out(gt4_rxoutclkfabric_out),
        .gt4_rxpcommaalignen_in(gt4_rxpcommaalignen_in),
        .gt4_rxpcsreset_in(gt4_rxpcsreset_in),
        .gt4_rxpd_in(gt4_rxpd_in),
        .gt4_rxpmareset_in(gt4_rxpmareset_in),
        .gt4_rxpolarity_in(gt4_rxpolarity_in),
        .gt4_rxprbscntreset_in(gt4_rxprbscntreset_in),
        .gt4_rxprbserr_out(gt4_rxprbserr_out),
        .gt4_rxprbssel_in(gt4_rxprbssel_in),
        .gt4_rxresetdone_out(gt4_rxresetdone_out),
        .gt4_rxstatus_out(gt4_rxstatus_out),
        .gt4_rxsysclksel_in(gt4_rxsysclksel_in),
        .gt4_rxuserrdy_in7_out(gt4_rxuserrdy_in7_out),
        .gt4_rxusrclk2_in(gt4_rxusrclk2_in),
        .gt4_rxusrclk_in(gt4_rxusrclk_in),
        .gt4_txbufstatus_out(gt4_txbufstatus_out),
        .gt4_txcharisk_in(gt4_txcharisk_in),
        .gt4_txdata_in(gt4_txdata_in),
        .gt4_txdiffctrl_in(gt4_txdiffctrl_in),
        .gt4_txinhibit_in(gt4_txinhibit_in),
        .gt4_txoutclk_out(gt4_txoutclk_out),
        .gt4_txoutclkfabric_out(gt4_txoutclkfabric_out),
        .gt4_txoutclkpcs_out(gt4_txoutclkpcs_out),
        .gt4_txpcsreset_in(gt4_txpcsreset_in),
        .gt4_txpd_in(gt4_txpd_in),
        .gt4_txpmareset_in(gt4_txpmareset_in),
        .gt4_txpolarity_in(gt4_txpolarity_in),
        .gt4_txpostcursor_in(gt4_txpostcursor_in),
        .gt4_txprbsforceerr_in(gt4_txprbsforceerr_in),
        .gt4_txprbssel_in(gt4_txprbssel_in),
        .gt4_txprecursor_in(gt4_txprecursor_in),
        .gt4_txresetdone_out(gt4_txresetdone_out),
        .gt4_txsysclksel_in(gt4_txsysclksel_in),
        .gt4_txuserrdy_in6_out(gt4_txuserrdy_in6_out),
        .gt4_txusrclk2_in(gt4_txusrclk2_in),
        .gt4_txusrclk_in(gt4_txusrclk_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_GT_5 gt5_jesd204_phy_0_gt_i
       (.GT1_QPLLOUTCLK_IN(GT1_QPLLOUTCLK_IN),
        .GT1_QPLLOUTREFCLK_IN(GT1_QPLLOUTREFCLK_IN),
        .cpllpd_in3_out(cpllpd_in3_out),
        .cpllreset_in2_out(cpllreset_in2_out),
        .data_sync_reg1(gt5_jesd204_phy_0_gt_i_n_104),
        .data_sync_reg1_0(gt5_jesd204_phy_0_gt_i_n_105),
        .data_sync_reg_gsr(data_sync_reg_gsr_3),
        .gt5_cpllfbclklost_out(gt5_cpllfbclklost_out),
        .gt5_cplllock_out(gt5_cplllock_out),
        .gt5_cplllockdetclk_in(gt5_cplllockdetclk_in),
        .gt5_dmonitorout_out(gt5_dmonitorout_out),
        .gt5_drpaddr_in(gt5_drpaddr_in),
        .gt5_drpclk_in(gt5_drpclk_in),
        .gt5_drpdi_in(gt5_drpdi_in),
        .gt5_drpdo_out(gt5_drpdo_out),
        .gt5_drpen_in(gt5_drpen_in),
        .gt5_drprdy_out(gt5_drprdy_out),
        .gt5_drpwe_in(gt5_drpwe_in),
        .gt5_eyescandataerror_out(gt5_eyescandataerror_out),
        .gt5_eyescanreset_in(gt5_eyescanreset_in),
        .gt5_eyescantrigger_in(gt5_eyescantrigger_in),
        .gt5_gtnorthrefclk0_in(gt5_gtnorthrefclk0_in),
        .gt5_gtnorthrefclk1_in(gt5_gtnorthrefclk1_in),
        .gt5_gtrefclk0_in(gt5_gtrefclk0_in),
        .gt5_gtrefclk1_in(gt5_gtrefclk1_in),
        .gt5_gtsouthrefclk0_in(gt5_gtsouthrefclk0_in),
        .gt5_gtsouthrefclk1_in(gt5_gtsouthrefclk1_in),
        .gt5_gttxreset_in6_out(gt5_gttxreset_in6_out),
        .gt5_gtxrxn_in(gt5_gtxrxn_in),
        .gt5_gtxrxp_in(gt5_gtxrxp_in),
        .gt5_gtxtxn_out(gt5_gtxtxn_out),
        .gt5_gtxtxp_out(gt5_gtxtxp_out),
        .gt5_loopback_in(gt5_loopback_in),
        .gt5_rxbufreset_in(gt5_rxbufreset_in),
        .gt5_rxbufstatus_out(gt5_rxbufstatus_out),
        .gt5_rxbyteisaligned_out(gt5_rxbyteisaligned_out),
        .gt5_rxbyterealign_out(gt5_rxbyterealign_out),
        .gt5_rxcdrhold_in(gt5_rxcdrhold_in),
        .gt5_rxchariscomma_out(gt5_rxchariscomma_out),
        .gt5_rxcharisk_out(gt5_rxcharisk_out),
        .gt5_rxcommadet_out(gt5_rxcommadet_out),
        .gt5_rxdata_out(gt5_rxdata_out),
        .gt5_rxdfelpmreset_in(gt5_rxdfelpmreset_in),
        .gt5_rxdisperr_out(gt5_rxdisperr_out),
        .gt5_rxlpmen_in(gt5_rxlpmen_in),
        .gt5_rxmcommaalignen_in(gt5_rxmcommaalignen_in),
        .gt5_rxmonitorout_out(gt5_rxmonitorout_out),
        .gt5_rxmonitorsel_in(gt5_rxmonitorsel_in),
        .gt5_rxnotintable_out(gt5_rxnotintable_out),
        .gt5_rxoutclk_out(gt5_rxoutclk_out),
        .gt5_rxoutclkfabric_out(gt5_rxoutclkfabric_out),
        .gt5_rxpcommaalignen_in(gt5_rxpcommaalignen_in),
        .gt5_rxpcsreset_in(gt5_rxpcsreset_in),
        .gt5_rxpd_in(gt5_rxpd_in),
        .gt5_rxpmareset_in(gt5_rxpmareset_in),
        .gt5_rxpolarity_in(gt5_rxpolarity_in),
        .gt5_rxprbscntreset_in(gt5_rxprbscntreset_in),
        .gt5_rxprbserr_out(gt5_rxprbserr_out),
        .gt5_rxprbssel_in(gt5_rxprbssel_in),
        .gt5_rxresetdone_out(gt5_rxresetdone_out),
        .gt5_rxstatus_out(gt5_rxstatus_out),
        .gt5_rxsysclksel_in(gt5_rxsysclksel_in),
        .gt5_rxuserrdy_in5_out(gt5_rxuserrdy_in5_out),
        .gt5_rxusrclk2_in(gt5_rxusrclk2_in),
        .gt5_rxusrclk_in(gt5_rxusrclk_in),
        .gt5_txbufstatus_out(gt5_txbufstatus_out),
        .gt5_txcharisk_in(gt5_txcharisk_in),
        .gt5_txdata_in(gt5_txdata_in),
        .gt5_txdiffctrl_in(gt5_txdiffctrl_in),
        .gt5_txinhibit_in(gt5_txinhibit_in),
        .gt5_txoutclk_out(gt5_txoutclk_out),
        .gt5_txoutclkfabric_out(gt5_txoutclkfabric_out),
        .gt5_txoutclkpcs_out(gt5_txoutclkpcs_out),
        .gt5_txpcsreset_in(gt5_txpcsreset_in),
        .gt5_txpd_in(gt5_txpd_in),
        .gt5_txpmareset_in(gt5_txpmareset_in),
        .gt5_txpolarity_in(gt5_txpolarity_in),
        .gt5_txpostcursor_in(gt5_txpostcursor_in),
        .gt5_txprbsforceerr_in(gt5_txprbsforceerr_in),
        .gt5_txprbssel_in(gt5_txprbssel_in),
        .gt5_txprecursor_in(gt5_txprecursor_in),
        .gt5_txresetdone_out(gt5_txresetdone_out),
        .gt5_txsysclksel_in(gt5_txsysclksel_in),
        .gt5_txuserrdy_in4_out(gt5_txuserrdy_in4_out),
        .gt5_txusrclk2_in(gt5_txusrclk2_in),
        .gt5_txusrclk_in(gt5_txusrclk_in),
        .gt6_rxpd_in(gt6_rxpd_in),
        .gt6_rxresetdone_out(gt6_rxresetdone_out),
        .gt6_txpd_in(gt6_txpd_in),
        .gt6_txresetdone_out(gt6_txresetdone_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_GT_6 gt6_jesd204_phy_0_gt_i
       (.GT1_QPLLOUTCLK_IN(GT1_QPLLOUTCLK_IN),
        .GT1_QPLLOUTREFCLK_IN(GT1_QPLLOUTREFCLK_IN),
        .cpllpd_in1_out(cpllpd_in1_out),
        .cpllreset_in0_out(cpllreset_in0_out),
        .data_sync_reg1(gt6_jesd204_phy_0_gt_i_n_104),
        .data_sync_reg_gsr(data_sync_reg_gsr_4),
        .gt0_cplllock_out(gt0_cplllock_out),
        .gt5_cplllock_out(gt5_cplllock_out),
        .gt6_cpllfbclklost_out(gt6_cpllfbclklost_out),
        .gt6_cplllock_out(gt6_cplllock_out),
        .gt6_cplllockdetclk_in(gt6_cplllockdetclk_in),
        .gt6_dmonitorout_out(gt6_dmonitorout_out),
        .gt6_drpaddr_in(gt6_drpaddr_in),
        .gt6_drpclk_in(gt6_drpclk_in),
        .gt6_drpdi_in(gt6_drpdi_in),
        .gt6_drpdo_out(gt6_drpdo_out),
        .gt6_drpen_in(gt6_drpen_in),
        .gt6_drprdy_out(gt6_drprdy_out),
        .gt6_drpwe_in(gt6_drpwe_in),
        .gt6_eyescandataerror_out(gt6_eyescandataerror_out),
        .gt6_eyescanreset_in(gt6_eyescanreset_in),
        .gt6_eyescantrigger_in(gt6_eyescantrigger_in),
        .gt6_gtnorthrefclk0_in(gt6_gtnorthrefclk0_in),
        .gt6_gtnorthrefclk1_in(gt6_gtnorthrefclk1_in),
        .gt6_gtrefclk0_in(gt6_gtrefclk0_in),
        .gt6_gtrefclk1_in(gt6_gtrefclk1_in),
        .gt6_gtsouthrefclk0_in(gt6_gtsouthrefclk0_in),
        .gt6_gtsouthrefclk1_in(gt6_gtsouthrefclk1_in),
        .gt6_gttxreset_in3_out(gt6_gttxreset_in3_out),
        .gt6_gtxrxn_in(gt6_gtxrxn_in),
        .gt6_gtxrxp_in(gt6_gtxrxp_in),
        .gt6_gtxtxn_out(gt6_gtxtxn_out),
        .gt6_gtxtxp_out(gt6_gtxtxp_out),
        .gt6_loopback_in(gt6_loopback_in),
        .gt6_rxbufreset_in(gt6_rxbufreset_in),
        .gt6_rxbufstatus_out(gt6_rxbufstatus_out),
        .gt6_rxbyteisaligned_out(gt6_rxbyteisaligned_out),
        .gt6_rxbyterealign_out(gt6_rxbyterealign_out),
        .gt6_rxcdrhold_in(gt6_rxcdrhold_in),
        .gt6_rxchariscomma_out(gt6_rxchariscomma_out),
        .gt6_rxcharisk_out(gt6_rxcharisk_out),
        .gt6_rxcommadet_out(gt6_rxcommadet_out),
        .gt6_rxdata_out(gt6_rxdata_out),
        .gt6_rxdfelpmreset_in(gt6_rxdfelpmreset_in),
        .gt6_rxdisperr_out(gt6_rxdisperr_out),
        .gt6_rxlpmen_in(gt6_rxlpmen_in),
        .gt6_rxmcommaalignen_in(gt6_rxmcommaalignen_in),
        .gt6_rxmonitorout_out(gt6_rxmonitorout_out),
        .gt6_rxmonitorsel_in(gt6_rxmonitorsel_in),
        .gt6_rxnotintable_out(gt6_rxnotintable_out),
        .gt6_rxoutclk_out(gt6_rxoutclk_out),
        .gt6_rxoutclkfabric_out(gt6_rxoutclkfabric_out),
        .gt6_rxpcommaalignen_in(gt6_rxpcommaalignen_in),
        .gt6_rxpcsreset_in(gt6_rxpcsreset_in),
        .gt6_rxpd_in(gt6_rxpd_in),
        .gt6_rxpmareset_in(gt6_rxpmareset_in),
        .gt6_rxpolarity_in(gt6_rxpolarity_in),
        .gt6_rxprbscntreset_in(gt6_rxprbscntreset_in),
        .gt6_rxprbserr_out(gt6_rxprbserr_out),
        .gt6_rxprbssel_in(gt6_rxprbssel_in),
        .gt6_rxresetdone_out(gt6_rxresetdone_out),
        .gt6_rxstatus_out(gt6_rxstatus_out),
        .gt6_rxsysclksel_in(gt6_rxsysclksel_in),
        .gt6_rxuserrdy_in3_out(gt6_rxuserrdy_in3_out),
        .gt6_rxusrclk2_in(gt6_rxusrclk2_in),
        .gt6_rxusrclk_in(gt6_rxusrclk_in),
        .gt6_txbufstatus_out(gt6_txbufstatus_out),
        .gt6_txcharisk_in(gt6_txcharisk_in),
        .gt6_txdata_in(gt6_txdata_in),
        .gt6_txdiffctrl_in(gt6_txdiffctrl_in),
        .gt6_txinhibit_in(gt6_txinhibit_in),
        .gt6_txoutclk_out(gt6_txoutclk_out),
        .gt6_txoutclkfabric_out(gt6_txoutclkfabric_out),
        .gt6_txoutclkpcs_out(gt6_txoutclkpcs_out),
        .gt6_txpcsreset_in(gt6_txpcsreset_in),
        .gt6_txpd_in(gt6_txpd_in),
        .gt6_txpmareset_in(gt6_txpmareset_in),
        .gt6_txpolarity_in(gt6_txpolarity_in),
        .gt6_txpostcursor_in(gt6_txpostcursor_in),
        .gt6_txprbsforceerr_in(gt6_txprbsforceerr_in),
        .gt6_txprbssel_in(gt6_txprbssel_in),
        .gt6_txprecursor_in(gt6_txprecursor_in),
        .gt6_txresetdone_out(gt6_txresetdone_out),
        .gt6_txsysclksel_in(gt6_txsysclksel_in),
        .gt6_txuserrdy_in2_out(gt6_txuserrdy_in2_out),
        .gt6_txusrclk2_in(gt6_txusrclk2_in),
        .gt6_txusrclk_in(gt6_txusrclk_in),
        .gt7_cplllock_out(gt7_cplllock_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_GT_7 gt7_jesd204_phy_0_gt_i
       (.GT1_QPLLOUTCLK_IN(GT1_QPLLOUTCLK_IN),
        .GT1_QPLLOUTREFCLK_IN(GT1_QPLLOUTREFCLK_IN),
        .cpllpd_in(cpllpd_in),
        .cpllreset_in(cpllreset_in),
        .data_sync_reg1(gt7_jesd204_phy_0_gt_i_n_104),
        .data_sync_reg1_0(gt7_jesd204_phy_0_gt_i_n_105),
        .data_sync_reg_gsr(data_sync_reg_gsr_5),
        .gt0_rxpd_in(gt0_rxpd_in),
        .gt0_rxresetdone_out(gt0_rxresetdone_out),
        .gt0_txpd_in(gt0_txpd_in),
        .gt0_txresetdone_out(gt0_txresetdone_out),
        .gt7_cpllfbclklost_out(gt7_cpllfbclklost_out),
        .gt7_cplllock_out(gt7_cplllock_out),
        .gt7_cplllockdetclk_in(gt7_cplllockdetclk_in),
        .gt7_dmonitorout_out(gt7_dmonitorout_out),
        .gt7_drpaddr_in(gt7_drpaddr_in),
        .gt7_drpclk_in(gt7_drpclk_in),
        .gt7_drpdi_in(gt7_drpdi_in),
        .gt7_drpdo_out(gt7_drpdo_out),
        .gt7_drpen_in(gt7_drpen_in),
        .gt7_drprdy_out(gt7_drprdy_out),
        .gt7_drpwe_in(gt7_drpwe_in),
        .gt7_eyescandataerror_out(gt7_eyescandataerror_out),
        .gt7_eyescanreset_in(gt7_eyescanreset_in),
        .gt7_eyescantrigger_in(gt7_eyescantrigger_in),
        .gt7_gtnorthrefclk0_in(gt7_gtnorthrefclk0_in),
        .gt7_gtnorthrefclk1_in(gt7_gtnorthrefclk1_in),
        .gt7_gtrefclk0_in(gt7_gtrefclk0_in),
        .gt7_gtrefclk1_in(gt7_gtrefclk1_in),
        .gt7_gtsouthrefclk0_in(gt7_gtsouthrefclk0_in),
        .gt7_gtsouthrefclk1_in(gt7_gtsouthrefclk1_in),
        .gt7_gttxreset_in0_out(gt7_gttxreset_in0_out),
        .gt7_gtxrxn_in(gt7_gtxrxn_in),
        .gt7_gtxrxp_in(gt7_gtxrxp_in),
        .gt7_gtxtxn_out(gt7_gtxtxn_out),
        .gt7_gtxtxp_out(gt7_gtxtxp_out),
        .gt7_loopback_in(gt7_loopback_in),
        .gt7_rxbufreset_in(gt7_rxbufreset_in),
        .gt7_rxbufstatus_out(gt7_rxbufstatus_out),
        .gt7_rxbyteisaligned_out(gt7_rxbyteisaligned_out),
        .gt7_rxbyterealign_out(gt7_rxbyterealign_out),
        .gt7_rxcdrhold_in(gt7_rxcdrhold_in),
        .gt7_rxchariscomma_out(gt7_rxchariscomma_out),
        .gt7_rxcharisk_out(gt7_rxcharisk_out),
        .gt7_rxcommadet_out(gt7_rxcommadet_out),
        .gt7_rxdata_out(gt7_rxdata_out),
        .gt7_rxdfelpmreset_in(gt7_rxdfelpmreset_in),
        .gt7_rxdisperr_out(gt7_rxdisperr_out),
        .gt7_rxlpmen_in(gt7_rxlpmen_in),
        .gt7_rxmcommaalignen_in(gt7_rxmcommaalignen_in),
        .gt7_rxmonitorout_out(gt7_rxmonitorout_out),
        .gt7_rxmonitorsel_in(gt7_rxmonitorsel_in),
        .gt7_rxnotintable_out(gt7_rxnotintable_out),
        .gt7_rxoutclk_out(gt7_rxoutclk_out),
        .gt7_rxoutclkfabric_out(gt7_rxoutclkfabric_out),
        .gt7_rxpcommaalignen_in(gt7_rxpcommaalignen_in),
        .gt7_rxpcsreset_in(gt7_rxpcsreset_in),
        .gt7_rxpd_in(gt7_rxpd_in),
        .gt7_rxpmareset_in(gt7_rxpmareset_in),
        .gt7_rxpolarity_in(gt7_rxpolarity_in),
        .gt7_rxprbscntreset_in(gt7_rxprbscntreset_in),
        .gt7_rxprbserr_out(gt7_rxprbserr_out),
        .gt7_rxprbssel_in(gt7_rxprbssel_in),
        .gt7_rxresetdone_out(gt7_rxresetdone_out),
        .gt7_rxstatus_out(gt7_rxstatus_out),
        .gt7_rxsysclksel_in(gt7_rxsysclksel_in),
        .gt7_rxuserrdy_in1_out(gt7_rxuserrdy_in1_out),
        .gt7_rxusrclk2_in(gt7_rxusrclk2_in),
        .gt7_rxusrclk_in(gt7_rxusrclk_in),
        .gt7_txbufstatus_out(gt7_txbufstatus_out),
        .gt7_txcharisk_in(gt7_txcharisk_in),
        .gt7_txdata_in(gt7_txdata_in),
        .gt7_txdiffctrl_in(gt7_txdiffctrl_in),
        .gt7_txinhibit_in(gt7_txinhibit_in),
        .gt7_txoutclk_out(gt7_txoutclk_out),
        .gt7_txoutclkfabric_out(gt7_txoutclkfabric_out),
        .gt7_txoutclkpcs_out(gt7_txoutclkpcs_out),
        .gt7_txpcsreset_in(gt7_txpcsreset_in),
        .gt7_txpd_in(gt7_txpd_in),
        .gt7_txpmareset_in(gt7_txpmareset_in),
        .gt7_txpolarity_in(gt7_txpolarity_in),
        .gt7_txpostcursor_in(gt7_txpostcursor_in),
        .gt7_txprbsforceerr_in(gt7_txprbsforceerr_in),
        .gt7_txprbssel_in(gt7_txprbssel_in),
        .gt7_txprecursor_in(gt7_txprecursor_in),
        .gt7_txresetdone_out(gt7_txresetdone_out),
        .gt7_txsysclksel_in(gt7_txsysclksel_in),
        .gt7_txuserrdy_in0_out(gt7_txuserrdy_in0_out),
        .gt7_txusrclk2_in(gt7_txusrclk2_in),
        .gt7_txusrclk_in(gt7_txusrclk_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_sync_block
   (\FSM_sequential_tx_state_reg[0] ,
    data_out,
    pll_reset_asserted_reg,
    gt0_txsysclksel_in,
    data_sync_reg6_0,
    out,
    init_wait_done_reg,
    rxdfelpmreset_reg,
    SYSCLK_IN);
  output \FSM_sequential_tx_state_reg[0] ;
  output data_out;
  input pll_reset_asserted_reg;
  input [0:0]gt0_txsysclksel_in;
  input data_sync_reg6_0;
  input [0:0]out;
  input init_wait_done_reg;
  input rxdfelpmreset_reg;
  input SYSCLK_IN;

  wire \FSM_sequential_tx_state_reg[0] ;
  wire SYSCLK_IN;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync_reg6_0;
  wire [0:0]gt0_txsysclksel_in;
  wire init_wait_done_reg;
  wire [0:0]out;
  wire pll_reset_asserted_reg;
  wire rxdfelpmreset_reg;

  LUT6 #(
    .INIT(64'h02A2FFFF02A20000)) 
    \FSM_sequential_tx_state[3]_i_6 
       (.I0(pll_reset_asserted_reg),
        .I1(data_out),
        .I2(gt0_txsysclksel_in),
        .I3(data_sync_reg6_0),
        .I4(out),
        .I5(init_wait_done_reg),
        .O(\FSM_sequential_tx_state_reg[0] ));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(rxdfelpmreset_reg),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_gt_sync_block" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_sync_block_10
   (SR,
    mmcm_lock_reclocked_reg,
    mmcm_lock_reclocked,
    Q,
    \mmcm_lock_count_reg[4] ,
    SYSCLK_IN);
  output [0:0]SR;
  output mmcm_lock_reclocked_reg;
  input mmcm_lock_reclocked;
  input [1:0]Q;
  input \mmcm_lock_count_reg[4] ;
  input SYSCLK_IN;

  wire [1:0]Q;
  wire [0:0]SR;
  wire SYSCLK_IN;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire \mmcm_lock_count_reg[4] ;
  wire mmcm_lock_i;
  wire mmcm_lock_reclocked;
  wire mmcm_lock_reclocked_reg;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(1'b1),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(mmcm_lock_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mmcm_lock_count[7]_i_1 
       (.I0(mmcm_lock_i),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hAAEA0000)) 
    mmcm_lock_reclocked_i_1
       (.I0(mmcm_lock_reclocked),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mmcm_lock_count_reg[4] ),
        .I4(mmcm_lock_i),
        .O(mmcm_lock_reclocked_reg));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_gt_sync_block" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_sync_block_11
   (data_out,
    data_in,
    gt0_txusrclk_in);
  output data_out;
  input data_in;
  input gt0_txusrclk_in;

  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt0_txusrclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_gt_sync_block" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_sync_block_12
   (data_out,
    data_in,
    SYSCLK_IN);
  output data_out;
  input data_in;
  input SYSCLK_IN;

  wire SYSCLK_IN;
  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_gt_sync_block" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_sync_block_13
   (data_out,
    GT_TX_FSM_RESET_DONE_OUT,
    gt0_txusrclk_in);
  output data_out;
  input GT_TX_FSM_RESET_DONE_OUT;
  input gt0_txusrclk_in;

  wire GT_TX_FSM_RESET_DONE_OUT;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt0_txusrclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(GT_TX_FSM_RESET_DONE_OUT),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_gt_sync_block" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_sync_block_14
   (data_out,
    rxdfelpmreset_reg,
    SYSCLK_IN);
  output data_out;
  input rxdfelpmreset_reg;
  input SYSCLK_IN;

  wire SYSCLK_IN;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire rxdfelpmreset_reg;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(rxdfelpmreset_reg),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_gt_sync_block" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_sync_block_15
   (reset_time_out_reg,
    data_in,
    \FSM_sequential_rx_state_reg[0] ,
    data_out,
    pll_reset_asserted_reg,
    gt0_txsysclksel_in,
    gt0_rxsysclksel_in,
    \FSM_sequential_rx_state_reg[1] ,
    \FSM_sequential_rx_state_reg[0]_0 ,
    out,
    reset_time_out_reg_0,
    GT0_QPLLLOCK_IN,
    GT1_QPLLLOCK_IN,
    time_out_2ms_reg,
    \wait_time_cnt_reg[4] ,
    Q,
    init_wait_done_reg,
    rxresetdone_s3_reg,
    gt6_rx_cdrlocked_reg,
    gt1_rx_cdrlocked_reg,
    SYSCLK_IN);
  output reset_time_out_reg;
  output data_in;
  output \FSM_sequential_rx_state_reg[0] ;
  input data_out;
  input pll_reset_asserted_reg;
  input [0:0]gt0_txsysclksel_in;
  input [0:0]gt0_rxsysclksel_in;
  input \FSM_sequential_rx_state_reg[1] ;
  input \FSM_sequential_rx_state_reg[0]_0 ;
  input [3:0]out;
  input reset_time_out_reg_0;
  input GT0_QPLLLOCK_IN;
  input GT1_QPLLLOCK_IN;
  input time_out_2ms_reg;
  input \wait_time_cnt_reg[4] ;
  input [0:0]Q;
  input init_wait_done_reg;
  input rxresetdone_s3_reg;
  input gt6_rx_cdrlocked_reg;
  input gt1_rx_cdrlocked_reg;
  input SYSCLK_IN;

  wire \FSM_sequential_rx_state[3]_i_10_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_11_n_0 ;
  wire \FSM_sequential_rx_state_reg[0] ;
  wire \FSM_sequential_rx_state_reg[0]_0 ;
  wire \FSM_sequential_rx_state_reg[1] ;
  wire GT0_QPLLLOCK_IN;
  wire GT1_QPLLLOCK_IN;
  wire [0:0]Q;
  wire SYSCLK_IN;
  wire adapt_count_reset;
  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire [0:0]gt0_rxsysclksel_in;
  wire [0:0]gt0_txsysclksel_in;
  wire gt1_rx_cdrlocked_reg;
  wire gt6_rx_cdrlocked_reg;
  wire init_wait_done_reg;
  wire [3:0]out;
  wire pll_reset_asserted_reg;
  wire qplllock_sync;
  wire reset_time_out_i_5_n_0;
  wire reset_time_out_i_6_n_0;
  wire reset_time_out_reg;
  wire reset_time_out_reg_0;
  wire reset_time_out_reg_i_3_n_0;
  wire rx_state01_out;
  wire rxresetdone_s3_reg;
  wire time_out_2ms_reg;
  wire \wait_time_cnt_reg[4] ;

  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_rx_state[3]_i_10 
       (.I0(rx_state01_out),
        .I1(out[0]),
        .I2(init_wait_done_reg),
        .O(\FSM_sequential_rx_state[3]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hE0E0E0EF)) 
    \FSM_sequential_rx_state[3]_i_11 
       (.I0(adapt_count_reset),
        .I1(time_out_2ms_reg),
        .I2(out[0]),
        .I3(\wait_time_cnt_reg[4] ),
        .I4(Q),
        .O(\FSM_sequential_rx_state[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_rx_state[3]_i_12 
       (.I0(qplllock_sync),
        .I1(gt0_rxsysclksel_in),
        .I2(data_out),
        .O(adapt_count_reset));
  MUXF7 \FSM_sequential_rx_state_reg[3]_i_5 
       (.I0(\FSM_sequential_rx_state[3]_i_10_n_0 ),
        .I1(\FSM_sequential_rx_state[3]_i_11_n_0 ),
        .O(\FSM_sequential_rx_state_reg[0] ),
        .S(out[1]));
  LUT2 #(
    .INIT(4'h8)) 
    data_sync1_i_1__3
       (.I0(GT0_QPLLLOCK_IN),
        .I1(GT1_QPLLLOCK_IN),
        .O(data_in));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(qplllock_sync),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFF5030FF)) 
    reset_time_out_i_10
       (.I0(qplllock_sync),
        .I1(data_out),
        .I2(pll_reset_asserted_reg),
        .I3(gt0_txsysclksel_in),
        .I4(gt0_rxsysclksel_in),
        .O(rx_state01_out));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    reset_time_out_i_1__0
       (.I0(\FSM_sequential_rx_state_reg[1] ),
        .I1(reset_time_out_reg_i_3_n_0),
        .I2(\FSM_sequential_rx_state_reg[0]_0 ),
        .I3(out[3]),
        .I4(reset_time_out_i_5_n_0),
        .I5(reset_time_out_reg_0),
        .O(reset_time_out_reg));
  LUT6 #(
    .INIT(64'hFFFFFFF000100010)) 
    reset_time_out_i_5
       (.I0(gt6_rx_cdrlocked_reg),
        .I1(gt1_rx_cdrlocked_reg),
        .I2(out[2]),
        .I3(out[1]),
        .I4(rx_state01_out),
        .I5(out[0]),
        .O(reset_time_out_i_5_n_0));
  LUT6 #(
    .INIT(64'hDDDD9988A5A0F5F5)) 
    reset_time_out_i_6
       (.I0(out[1]),
        .I1(qplllock_sync),
        .I2(data_out),
        .I3(pll_reset_asserted_reg),
        .I4(gt0_txsysclksel_in),
        .I5(gt0_rxsysclksel_in),
        .O(reset_time_out_i_6_n_0));
  MUXF7 reset_time_out_reg_i_3
       (.I0(reset_time_out_i_6_n_0),
        .I1(rxresetdone_s3_reg),
        .O(reset_time_out_reg_i_3_n_0),
        .S(out[2]));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_gt_sync_block" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_sync_block_16
   (data_out,
    \rx_pd_3_reg[0] ,
    SYSCLK_IN);
  output data_out;
  input \rx_pd_3_reg[0] ;
  input SYSCLK_IN;

  wire SYSCLK_IN;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire \rx_pd_3_reg[0] ;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(\rx_pd_3_reg[0] ),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_gt_sync_block" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_sync_block_17
   (rx_fsm_reset_done_int_reg,
    E,
    D,
    reset_time_out_reg,
    DONT_RESET_ON_DATA_ERROR_IN,
    time_out_100us_reg,
    reset_time_out_reg_0,
    out,
    GT_RX_FSM_RESET_DONE_OUT,
    \FSM_sequential_rx_state_reg[1] ,
    \FSM_sequential_rx_state_reg[1]_0 ,
    reset_time_out_reg_1,
    rx_state122_out,
    time_out_1us_reg,
    time_out_wait_bypass_s3,
    rx_state123_out,
    SYSCLK_IN,
    GT3_DATA_VALID_IN,
    GT4_DATA_VALID_IN,
    GT2_DATA_VALID_IN,
    GT1_DATA_VALID_IN,
    GT6_DATA_VALID_IN,
    GT5_DATA_VALID_IN,
    GT0_DATA_VALID_IN,
    GT7_DATA_VALID_IN);
  output rx_fsm_reset_done_int_reg;
  output [0:0]E;
  output [2:0]D;
  output reset_time_out_reg;
  input DONT_RESET_ON_DATA_ERROR_IN;
  input time_out_100us_reg;
  input reset_time_out_reg_0;
  input [3:0]out;
  input GT_RX_FSM_RESET_DONE_OUT;
  input \FSM_sequential_rx_state_reg[1] ;
  input \FSM_sequential_rx_state_reg[1]_0 ;
  input reset_time_out_reg_1;
  input rx_state122_out;
  input time_out_1us_reg;
  input time_out_wait_bypass_s3;
  input rx_state123_out;
  input SYSCLK_IN;
  input GT3_DATA_VALID_IN;
  input GT4_DATA_VALID_IN;
  input GT2_DATA_VALID_IN;
  input GT1_DATA_VALID_IN;
  input GT6_DATA_VALID_IN;
  input GT5_DATA_VALID_IN;
  input GT0_DATA_VALID_IN;
  input GT7_DATA_VALID_IN;

  wire [2:0]D;
  wire DATA_VALID;
  wire DONT_RESET_ON_DATA_ERROR_IN;
  wire [0:0]E;
  wire \FSM_sequential_rx_state[1]_i_2_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_3_n_0 ;
  wire \FSM_sequential_rx_state[3]_i_6_n_0 ;
  wire \FSM_sequential_rx_state_reg[1] ;
  wire \FSM_sequential_rx_state_reg[1]_0 ;
  wire GT0_DATA_VALID_IN;
  wire GT1_DATA_VALID_IN;
  wire GT2_DATA_VALID_IN;
  wire GT3_DATA_VALID_IN;
  wire GT4_DATA_VALID_IN;
  wire GT5_DATA_VALID_IN;
  wire GT6_DATA_VALID_IN;
  wire GT7_DATA_VALID_IN;
  wire GT_RX_FSM_RESET_DONE_OUT;
  wire SYSCLK_IN;
  wire data_sync1;
  wire data_sync1_i_2__0_n_0;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_valid_sync;
  wire [3:0]out;
  wire reset_time_out_reg;
  wire reset_time_out_reg_0;
  wire reset_time_out_reg_1;
  wire rx_fsm_reset_done_int;
  wire rx_fsm_reset_done_int_i_3_n_0;
  wire rx_fsm_reset_done_int_i_4_n_0;
  wire rx_fsm_reset_done_int_reg;
  wire rx_state122_out;
  wire rx_state123_out;
  wire time_out_100us_reg;
  wire time_out_1us_reg;
  wire time_out_wait_bypass_s3;

  LUT6 #(
    .INIT(64'h001DFFFF001D0000)) 
    \FSM_sequential_rx_state[0]_i_1 
       (.I0(\FSM_sequential_rx_state[1]_i_2_n_0 ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .I4(out[3]),
        .I5(reset_time_out_reg_1),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h000003BB33330088)) 
    \FSM_sequential_rx_state[1]_i_1 
       (.I0(\FSM_sequential_rx_state[1]_i_2_n_0 ),
        .I1(out[3]),
        .I2(rx_state123_out),
        .I3(out[2]),
        .I4(out[1]),
        .I5(out[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \FSM_sequential_rx_state[1]_i_2 
       (.I0(out[0]),
        .I1(data_valid_sync),
        .I2(reset_time_out_reg_0),
        .I3(time_out_100us_reg),
        .I4(DONT_RESET_ON_DATA_ERROR_IN),
        .O(\FSM_sequential_rx_state[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \FSM_sequential_rx_state[3]_i_1 
       (.I0(\FSM_sequential_rx_state[3]_i_3_n_0 ),
        .I1(out[3]),
        .I2(\FSM_sequential_rx_state_reg[1] ),
        .I3(out[2]),
        .I4(\FSM_sequential_rx_state_reg[1]_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h0300000000CC8888)) 
    \FSM_sequential_rx_state[3]_i_2 
       (.I0(\FSM_sequential_rx_state[3]_i_6_n_0 ),
        .I1(out[3]),
        .I2(rx_state122_out),
        .I3(out[0]),
        .I4(out[1]),
        .I5(out[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h6666676677777777)) 
    \FSM_sequential_rx_state[3]_i_3 
       (.I0(out[1]),
        .I1(data_valid_sync),
        .I2(reset_time_out_reg_0),
        .I3(time_out_100us_reg),
        .I4(DONT_RESET_ON_DATA_ERROR_IN),
        .I5(out[0]),
        .O(\FSM_sequential_rx_state[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF0000FFEFFFFF)) 
    \FSM_sequential_rx_state[3]_i_6 
       (.I0(data_valid_sync),
        .I1(reset_time_out_reg_0),
        .I2(time_out_100us_reg),
        .I3(DONT_RESET_ON_DATA_ERROR_IN),
        .I4(out[0]),
        .I5(time_out_wait_bypass_s3),
        .O(\FSM_sequential_rx_state[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    data_sync1_i_1__0
       (.I0(GT3_DATA_VALID_IN),
        .I1(GT4_DATA_VALID_IN),
        .I2(GT2_DATA_VALID_IN),
        .I3(GT1_DATA_VALID_IN),
        .I4(data_sync1_i_2__0_n_0),
        .O(DATA_VALID));
  LUT4 #(
    .INIT(16'h7FFF)) 
    data_sync1_i_2__0
       (.I0(GT6_DATA_VALID_IN),
        .I1(GT5_DATA_VALID_IN),
        .I2(GT0_DATA_VALID_IN),
        .I3(GT7_DATA_VALID_IN),
        .O(data_sync1_i_2__0_n_0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(DATA_VALID),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_valid_sync),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h67)) 
    reset_time_out_i_2__0
       (.I0(out[1]),
        .I1(data_valid_sync),
        .I2(out[0]),
        .O(reset_time_out_reg));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    rx_fsm_reset_done_int_i_1
       (.I0(rx_fsm_reset_done_int),
        .I1(out[2]),
        .I2(rx_fsm_reset_done_int_i_3_n_0),
        .I3(out[3]),
        .I4(GT_RX_FSM_RESET_DONE_OUT),
        .O(rx_fsm_reset_done_int_reg));
  LUT5 #(
    .INIT(32'h00001000)) 
    rx_fsm_reset_done_int_i_2
       (.I0(out[2]),
        .I1(out[0]),
        .I2(data_valid_sync),
        .I3(time_out_1us_reg),
        .I4(reset_time_out_reg_0),
        .O(rx_fsm_reset_done_int));
  LUT6 #(
    .INIT(64'h00FF00005D005D00)) 
    rx_fsm_reset_done_int_i_3
       (.I0(data_valid_sync),
        .I1(time_out_1us_reg),
        .I2(reset_time_out_reg_0),
        .I3(out[1]),
        .I4(rx_fsm_reset_done_int_i_4_n_0),
        .I5(out[0]),
        .O(rx_fsm_reset_done_int_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFF04)) 
    rx_fsm_reset_done_int_i_4
       (.I0(DONT_RESET_ON_DATA_ERROR_IN),
        .I1(time_out_100us_reg),
        .I2(reset_time_out_reg_0),
        .I3(data_valid_sync),
        .O(rx_fsm_reset_done_int_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_gt_sync_block" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_sync_block_18
   (SR,
    mmcm_lock_reclocked_reg,
    mmcm_lock_reclocked,
    Q,
    \mmcm_lock_count_reg[4] ,
    SYSCLK_IN);
  output [0:0]SR;
  output mmcm_lock_reclocked_reg;
  input mmcm_lock_reclocked;
  input [1:0]Q;
  input \mmcm_lock_count_reg[4] ;
  input SYSCLK_IN;

  wire [1:0]Q;
  wire [0:0]SR;
  wire SYSCLK_IN;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire \mmcm_lock_count_reg[4] ;
  wire mmcm_lock_i;
  wire mmcm_lock_reclocked;
  wire mmcm_lock_reclocked_reg;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(1'b1),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(mmcm_lock_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mmcm_lock_count[7]_i_1__0 
       (.I0(mmcm_lock_i),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hAAEA0000)) 
    mmcm_lock_reclocked_i_1__0
       (.I0(mmcm_lock_reclocked),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mmcm_lock_count_reg[4] ),
        .I4(mmcm_lock_i),
        .O(mmcm_lock_reclocked_reg));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_gt_sync_block" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_sync_block_19
   (data_out,
    data_in,
    gt0_rxusrclk_in);
  output data_out;
  input data_in;
  input gt0_rxusrclk_in;

  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt0_rxusrclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_gt_sync_block" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_sync_block_20
   (data_out,
    GT_RX_FSM_RESET_DONE_OUT,
    gt0_rxusrclk_in);
  output data_out;
  input GT_RX_FSM_RESET_DONE_OUT;
  input gt0_rxusrclk_in;

  wire GT_RX_FSM_RESET_DONE_OUT;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt0_rxusrclk_in;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(GT_RX_FSM_RESET_DONE_OUT),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_gt_sync_block" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_sync_block_21
   (data_out,
    data_in,
    SYSCLK_IN);
  output data_out;
  input data_in;
  input SYSCLK_IN;

  wire SYSCLK_IN;
  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_gt_sync_block" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_sync_block_8
   (data_out,
    reset_time_out_reg,
    E,
    gt0_txsysclksel_in,
    data_sync_reg6_0,
    reset_time_out,
    out,
    \FSM_sequential_tx_state_reg[1] ,
    \FSM_sequential_tx_state_reg[0] ,
    pll_reset_asserted_reg,
    time_out_2ms_reg,
    \wait_time_cnt_reg[4] ,
    Q,
    txresetdone_s3_reg,
    init_wait_done_reg,
    qpll0_pd_0_reg,
    SYSCLK_IN);
  output data_out;
  output reset_time_out_reg;
  output [0:0]E;
  input [0:0]gt0_txsysclksel_in;
  input data_sync_reg6_0;
  input reset_time_out;
  input [3:0]out;
  input \FSM_sequential_tx_state_reg[1] ;
  input \FSM_sequential_tx_state_reg[0] ;
  input pll_reset_asserted_reg;
  input time_out_2ms_reg;
  input \wait_time_cnt_reg[4] ;
  input [0:0]Q;
  input txresetdone_s3_reg;
  input init_wait_done_reg;
  input qpll0_pd_0_reg;
  input SYSCLK_IN;

  wire [0:0]E;
  wire \FSM_sequential_tx_state[3]_i_5_n_0 ;
  wire \FSM_sequential_tx_state_reg[0] ;
  wire \FSM_sequential_tx_state_reg[1] ;
  wire [0:0]Q;
  wire SYSCLK_IN;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync_reg6_0;
  wire [0:0]gt0_txsysclksel_in;
  wire init_wait_done_reg;
  wire [3:0]out;
  wire pll_reset_asserted_reg;
  wire qpll0_pd_0_reg;
  wire reset_time_out;
  wire reset_time_out_1;
  wire reset_time_out_i_3_n_0;
  wire reset_time_out_reg;
  wire time_out_2ms_reg;
  wire tx_state0;
  wire txresetdone_s3_reg;
  wire \wait_time_cnt_reg[4] ;

  LUT6 #(
    .INIT(64'h4F4A4F4F4F4A4A4A)) 
    \FSM_sequential_tx_state[3]_i_1 
       (.I0(out[3]),
        .I1(\FSM_sequential_tx_state_reg[1] ),
        .I2(\FSM_sequential_tx_state_reg[0] ),
        .I3(\FSM_sequential_tx_state[3]_i_5_n_0 ),
        .I4(out[1]),
        .I5(pll_reset_asserted_reg),
        .O(E));
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_tx_state[3]_i_10 
       (.I0(data_out),
        .I1(gt0_txsysclksel_in),
        .I2(data_sync_reg6_0),
        .O(tx_state0));
  LUT5 #(
    .INIT(32'hE0E0E0EF)) 
    \FSM_sequential_tx_state[3]_i_5 
       (.I0(tx_state0),
        .I1(time_out_2ms_reg),
        .I2(out[0]),
        .I3(\wait_time_cnt_reg[4] ),
        .I4(Q),
        .O(\FSM_sequential_tx_state[3]_i_5_n_0 ));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(qpll0_pd_0_reg),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    reset_time_out_i_1
       (.I0(reset_time_out_1),
        .I1(reset_time_out_i_3_n_0),
        .I2(reset_time_out),
        .O(reset_time_out_reg));
  LUT6 #(
    .INIT(64'h00CFC0EF00C0C0E0)) 
    reset_time_out_i_2
       (.I0(tx_state0),
        .I1(txresetdone_s3_reg),
        .I2(out[0]),
        .I3(out[3]),
        .I4(out[2]),
        .I5(init_wait_done_reg),
        .O(reset_time_out_1));
  LUT6 #(
    .INIT(64'h303030302020FFFC)) 
    reset_time_out_i_3
       (.I0(tx_state0),
        .I1(out[3]),
        .I2(out[0]),
        .I3(init_wait_done_reg),
        .I4(out[1]),
        .I5(out[2]),
        .O(reset_time_out_i_3_n_0));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_gt_sync_block" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_sync_block_9
   (data_out,
    data_in,
    SYSCLK_IN);
  output data_out;
  input data_in;
  input SYSCLK_IN;

  wire SYSCLK_IN;
  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gtwizard_0_common
   (gt0_common_drprdy_out,
    gt0_qplllock_out,
    common0_qpll_clk_out,
    common0_qpll_refclk_out,
    DRPDO,
    E,
    qplllock_i,
    drpclk,
    gt0_common_drpen_in,
    gt0_common_drpwe_in,
    qpll_refclk,
    gt0_qpllpd_in,
    gt0_qpllreset_in,
    gt0_common_drpdi_in,
    gt0_common_drpaddr_in,
    drp_if_select,
    gt1_common_drprdy_out,
    access_type,
    gt1_qplllock_out);
  output gt0_common_drprdy_out;
  output gt0_qplllock_out;
  output common0_qpll_clk_out;
  output common0_qpll_refclk_out;
  output [15:0]DRPDO;
  output [0:0]E;
  output qplllock_i;
  input drpclk;
  input gt0_common_drpen_in;
  input gt0_common_drpwe_in;
  input qpll_refclk;
  input gt0_qpllpd_in;
  input gt0_qpllreset_in;
  input [15:0]gt0_common_drpdi_in;
  input [7:0]gt0_common_drpaddr_in;
  input drp_if_select;
  input gt1_common_drprdy_out;
  input access_type;
  input gt1_qplllock_out;

  wire [15:0]DRPDO;
  wire [0:0]E;
  wire access_type;
  wire common0_qpll_clk_out;
  wire common0_qpll_refclk_out;
  wire drp_if_select;
  wire drpclk;
  wire [7:0]gt0_common_drpaddr_in;
  wire [15:0]gt0_common_drpdi_in;
  wire gt0_common_drpen_in;
  wire gt0_common_drprdy_out;
  wire gt0_common_drpwe_in;
  wire gt0_qplllock_out;
  wire gt0_qpllpd_in;
  wire gt0_qpllreset_in;
  wire gt1_common_drprdy_out;
  wire gt1_qplllock_out;
  wire gtxe2_common_i_n_5;
  wire qpll_refclk;
  wire qplllock_i;
  wire NLW_gtxe2_common_i_QPLLFBCLKLOST_UNCONNECTED;
  wire NLW_gtxe2_common_i_REFCLKOUTMONITOR_UNCONNECTED;
  wire [7:0]NLW_gtxe2_common_i_QPLLDMONITOR_UNCONNECTED;

  LUT4 #(
    .INIT(16'h00E2)) 
    \drp_read_data[15]_i_1 
       (.I0(gt0_common_drprdy_out),
        .I1(drp_if_select),
        .I2(gt1_common_drprdy_out),
        .I3(access_type),
        .O(E));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTXE2_COMMON #(
    .BIAS_CFG(64'h0000040000001000),
    .COMMON_CFG(32'h00000000),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_QPLLLOCKDETCLK_INVERTED(1'b0),
    .QPLL_CFG(27'h0680181),
    .QPLL_CLKOUT_CFG(4'b0000),
    .QPLL_COARSE_FREQ_OVRD(6'b010000),
    .QPLL_COARSE_FREQ_OVRD_EN(1'b0),
    .QPLL_CP(10'b0000011111),
    .QPLL_CP_MONITOR_EN(1'b0),
    .QPLL_DMONITOR_SEL(1'b0),
    .QPLL_FBDIV(10'b0100100000),
    .QPLL_FBDIV_MONITOR_EN(1'b0),
    .QPLL_FBDIV_RATIO(1'b1),
    .QPLL_INIT_CFG(24'h000006),
    .QPLL_LOCK_CFG(16'h21E8),
    .QPLL_LPF(4'b1111),
    .QPLL_REFCLK_DIV(1),
    .SIM_QPLLREFCLK_SEL(3'b001),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_VERSION("4.0")) 
    gtxe2_common_i
       (.BGBYPASSB(1'b1),
        .BGMONITORENB(1'b1),
        .BGPDB(1'b1),
        .BGRCALOVRD({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DRPADDR(gt0_common_drpaddr_in),
        .DRPCLK(drpclk),
        .DRPDI(gt0_common_drpdi_in),
        .DRPDO(DRPDO),
        .DRPEN(gt0_common_drpen_in),
        .DRPRDY(gt0_common_drprdy_out),
        .DRPWE(gt0_common_drpwe_in),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(qpll_refclk),
        .GTREFCLK1(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .PMARSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLDMONITOR(NLW_gtxe2_common_i_QPLLDMONITOR_UNCONNECTED[7:0]),
        .QPLLFBCLKLOST(NLW_gtxe2_common_i_QPLLFBCLKLOST_UNCONNECTED),
        .QPLLLOCK(gt0_qplllock_out),
        .QPLLLOCKDETCLK(1'b0),
        .QPLLLOCKEN(1'b1),
        .QPLLOUTCLK(common0_qpll_clk_out),
        .QPLLOUTREFCLK(common0_qpll_refclk_out),
        .QPLLOUTRESET(1'b0),
        .QPLLPD(gt0_qpllpd_in),
        .QPLLREFCLKLOST(gtxe2_common_i_n_5),
        .QPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .QPLLRESET(gt0_qpllreset_in),
        .QPLLRSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD2({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .RCALENB(1'b1),
        .REFCLKOUTMONITOR(NLW_gtxe2_common_i_REFCLKOUTMONITOR_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    qpll_lock_r_i_1
       (.I0(gt0_qplllock_out),
        .I1(gt1_qplllock_out),
        .O(qplllock_i));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_gtwizard_0_common" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gtwizard_0_common_0
   (gt1_common_drprdy_out,
    gt1_qplllock_out,
    common1_qpll_clk_out,
    common1_qpll_refclk_out,
    D,
    data_in,
    drpclk,
    gt1_common_drpen_in,
    gt1_common_drpwe_in,
    qpll_refclk,
    gt1_qpllpd_in,
    gt0_qpllreset_in,
    gt0_common_drpdi_in,
    gt0_common_drpaddr_in,
    drp_if_select,
    DRPDO,
    gt0_qplllock_out);
  output gt1_common_drprdy_out;
  output gt1_qplllock_out;
  output common1_qpll_clk_out;
  output common1_qpll_refclk_out;
  output [15:0]D;
  output data_in;
  input drpclk;
  input gt1_common_drpen_in;
  input gt1_common_drpwe_in;
  input qpll_refclk;
  input gt1_qpllpd_in;
  input gt0_qpllreset_in;
  input [15:0]gt0_common_drpdi_in;
  input [7:0]gt0_common_drpaddr_in;
  input drp_if_select;
  input [15:0]DRPDO;
  input gt0_qplllock_out;

  wire [15:0]D;
  wire [15:0]DRPDO;
  wire [15:0]common1_drpdo;
  wire common1_qpll_clk_out;
  wire common1_qpll_refclk_out;
  wire data_in;
  wire drp_if_select;
  wire drpclk;
  wire [7:0]gt0_common_drpaddr_in;
  wire [15:0]gt0_common_drpdi_in;
  wire gt0_qplllock_out;
  wire gt0_qpllreset_in;
  wire gt1_common_drpen_in;
  wire gt1_common_drprdy_out;
  wire gt1_common_drpwe_in;
  wire gt1_qplllock_out;
  wire gt1_qpllpd_in;
  wire gtxe2_common_i_n_5;
  wire qpll_refclk;
  wire NLW_gtxe2_common_i_QPLLFBCLKLOST_UNCONNECTED;
  wire NLW_gtxe2_common_i_REFCLKOUTMONITOR_UNCONNECTED;
  wire [7:0]NLW_gtxe2_common_i_QPLLDMONITOR_UNCONNECTED;

  LUT2 #(
    .INIT(4'h7)) 
    cdc_i_i_1__0
       (.I0(gt1_qplllock_out),
        .I1(gt0_qplllock_out),
        .O(data_in));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drp_read_data[0]_i_1 
       (.I0(common1_drpdo[0]),
        .I1(drp_if_select),
        .I2(DRPDO[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drp_read_data[10]_i_1 
       (.I0(common1_drpdo[10]),
        .I1(drp_if_select),
        .I2(DRPDO[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drp_read_data[11]_i_1 
       (.I0(common1_drpdo[11]),
        .I1(drp_if_select),
        .I2(DRPDO[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drp_read_data[12]_i_1 
       (.I0(common1_drpdo[12]),
        .I1(drp_if_select),
        .I2(DRPDO[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drp_read_data[13]_i_1 
       (.I0(common1_drpdo[13]),
        .I1(drp_if_select),
        .I2(DRPDO[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drp_read_data[14]_i_1 
       (.I0(common1_drpdo[14]),
        .I1(drp_if_select),
        .I2(DRPDO[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drp_read_data[15]_i_2 
       (.I0(common1_drpdo[15]),
        .I1(drp_if_select),
        .I2(DRPDO[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drp_read_data[1]_i_1 
       (.I0(common1_drpdo[1]),
        .I1(drp_if_select),
        .I2(DRPDO[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drp_read_data[2]_i_1 
       (.I0(common1_drpdo[2]),
        .I1(drp_if_select),
        .I2(DRPDO[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drp_read_data[3]_i_1 
       (.I0(common1_drpdo[3]),
        .I1(drp_if_select),
        .I2(DRPDO[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drp_read_data[4]_i_1 
       (.I0(common1_drpdo[4]),
        .I1(drp_if_select),
        .I2(DRPDO[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drp_read_data[5]_i_1 
       (.I0(common1_drpdo[5]),
        .I1(drp_if_select),
        .I2(DRPDO[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drp_read_data[6]_i_1 
       (.I0(common1_drpdo[6]),
        .I1(drp_if_select),
        .I2(DRPDO[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drp_read_data[7]_i_1 
       (.I0(common1_drpdo[7]),
        .I1(drp_if_select),
        .I2(DRPDO[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drp_read_data[8]_i_1 
       (.I0(common1_drpdo[8]),
        .I1(drp_if_select),
        .I2(DRPDO[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drp_read_data[9]_i_1 
       (.I0(common1_drpdo[9]),
        .I1(drp_if_select),
        .I2(DRPDO[9]),
        .O(D[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTXE2_COMMON #(
    .BIAS_CFG(64'h0000040000001000),
    .COMMON_CFG(32'h00000000),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_QPLLLOCKDETCLK_INVERTED(1'b0),
    .QPLL_CFG(27'h0680181),
    .QPLL_CLKOUT_CFG(4'b0000),
    .QPLL_COARSE_FREQ_OVRD(6'b010000),
    .QPLL_COARSE_FREQ_OVRD_EN(1'b0),
    .QPLL_CP(10'b0000011111),
    .QPLL_CP_MONITOR_EN(1'b0),
    .QPLL_DMONITOR_SEL(1'b0),
    .QPLL_FBDIV(10'b0100100000),
    .QPLL_FBDIV_MONITOR_EN(1'b0),
    .QPLL_FBDIV_RATIO(1'b1),
    .QPLL_INIT_CFG(24'h000006),
    .QPLL_LOCK_CFG(16'h21E8),
    .QPLL_LPF(4'b1111),
    .QPLL_REFCLK_DIV(1),
    .SIM_QPLLREFCLK_SEL(3'b001),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_VERSION("4.0")) 
    gtxe2_common_i
       (.BGBYPASSB(1'b1),
        .BGMONITORENB(1'b1),
        .BGPDB(1'b1),
        .BGRCALOVRD({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DRPADDR(gt0_common_drpaddr_in),
        .DRPCLK(drpclk),
        .DRPDI(gt0_common_drpdi_in),
        .DRPDO(common1_drpdo),
        .DRPEN(gt1_common_drpen_in),
        .DRPRDY(gt1_common_drprdy_out),
        .DRPWE(gt1_common_drpwe_in),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(qpll_refclk),
        .GTREFCLK1(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .PMARSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLDMONITOR(NLW_gtxe2_common_i_QPLLDMONITOR_UNCONNECTED[7:0]),
        .QPLLFBCLKLOST(NLW_gtxe2_common_i_QPLLFBCLKLOST_UNCONNECTED),
        .QPLLLOCK(gt1_qplllock_out),
        .QPLLLOCKDETCLK(1'b0),
        .QPLLLOCKEN(1'b1),
        .QPLLOUTCLK(common1_qpll_clk_out),
        .QPLLOUTREFCLK(common1_qpll_refclk_out),
        .QPLLOUTRESET(1'b0),
        .QPLLPD(gt1_qpllpd_in),
        .QPLLREFCLKLOST(gtxe2_common_i_n_5),
        .QPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .QPLLRESET(gt0_qpllreset_in),
        .QPLLRSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD2({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .RCALENB(1'b1),
        .REFCLKOUTMONITOR(NLW_gtxe2_common_i_REFCLKOUTMONITOR_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyAxiConfig
   (timeout_enable,
    E,
    Q,
    cpll_pd_0_reg,
    \tx_pd_2_reg[0] ,
    \txpostcursor_2_reg[4] ,
    \txdiffctrl_4_reg[3] ,
    \tx_pd_4_reg[0] ,
    \cpll_cal_tol_reg[17] ,
    \txdiffctrl_7_reg[3] ,
    qpll0_pd_1_reg,
    qpll0_pd_1_reg_0,
    txpolarity_6_reg,
    txpolarity_5_reg,
    \txpostcursor_2_reg[4]_0 ,
    \txprecursor_1_reg[4] ,
    \loopback_3_reg[0] ,
    cpll_pd_0_reg_0,
    txpolarity_0_reg,
    txinihibit_0_reg,
    txinihibit_3_reg,
    txinihibit_7_reg,
    \txdiffctrl_3_reg[3] ,
    \txdiffctrl_2_reg[3] ,
    \txpostcursor_4_reg[4] ,
    \tx_pd_3_reg[0] ,
    txinihibit_7_reg_0,
    txinihibit_4_reg,
    qpll0_pd_1_reg_1,
    cpll_pd_0_reg_1,
    cpll_pd_2_reg,
    cpll_pd_3_reg,
    cpll_pd_5_reg,
    cpll_pd_7_reg,
    \txprecursor_4_reg[0] ,
    \txprecursor_2_reg[0] ,
    txinihibit_6_reg,
    \loopback_4_reg[2] ,
    \loopback_4_reg[1] ,
    \loopback_4_reg[0] ,
    \loopback_5_reg[2] ,
    \loopback_5_reg[1] ,
    \loopback_5_reg[0] ,
    \loopback_6_reg[2] ,
    \loopback_6_reg[1] ,
    \loopback_6_reg[0] ,
    \timeout_timer_count_reg[11] ,
    p_0_in,
    \slv_addr_reg[5] ,
    s_axi_aclk,
    \slv_addr_reg[5]_0 ,
    \slv_addr_reg[6] ,
    \slv_addr_reg[4] ,
    slv_rden_r_reg,
    \slv_addr_reg[3] ,
    \slv_addr_reg[5]_1 ,
    \slv_addr_reg[2] ,
    \slv_addr_reg[3]_0 ,
    cmn_dbg_axi_map_wready,
    s_axi_wvalid,
    chan_async_axi_map_wready_reg,
    chan_async_axi_map_wready,
    \slv_addr_reg[5]_2 ,
    \slv_addr_reg[5]_3 ,
    \slv_addr_reg[4]_0 ,
    \slv_addr_reg[3]_1 ,
    slv_wren_clk2,
    slv_rden_r,
    s_axi_wdata,
    \slv_addr_reg[3]_2 ,
    \slv_addr_reg[5]_4 ,
    gt1_qpllpd_in,
    \slv_addr_reg[3]_3 ,
    gt0_cpllpd_in,
    gt2_cpllpd_in,
    gt3_cpllpd_in,
    gt5_cpllpd_in,
    gt7_cpllpd_in,
    \slv_addr_reg[3]_4 ,
    \slv_addr_reg[4]_1 ,
    gt4_loopback_in,
    gt5_loopback_in,
    gt6_loopback_in,
    phy1_axi_map_wready_reg,
    \slv_addr_reg[3]_5 ,
    phy1_axi_map_wready_reg_0);
  output timeout_enable;
  output [0:0]E;
  output [7:0]Q;
  output cpll_pd_0_reg;
  output \tx_pd_2_reg[0] ;
  output \txpostcursor_2_reg[4] ;
  output [0:0]\txdiffctrl_4_reg[3] ;
  output \tx_pd_4_reg[0] ;
  output \cpll_cal_tol_reg[17] ;
  output [0:0]\txdiffctrl_7_reg[3] ;
  output [7:0]qpll0_pd_1_reg;
  output qpll0_pd_1_reg_0;
  output txpolarity_6_reg;
  output txpolarity_5_reg;
  output [0:0]\txpostcursor_2_reg[4]_0 ;
  output [0:0]\txprecursor_1_reg[4] ;
  output \loopback_3_reg[0] ;
  output cpll_pd_0_reg_0;
  output txpolarity_0_reg;
  output txinihibit_0_reg;
  output txinihibit_3_reg;
  output txinihibit_7_reg;
  output [0:0]\txdiffctrl_3_reg[3] ;
  output [0:0]\txdiffctrl_2_reg[3] ;
  output \txpostcursor_4_reg[4] ;
  output \tx_pd_3_reg[0] ;
  output txinihibit_7_reg_0;
  output txinihibit_4_reg;
  output qpll0_pd_1_reg_1;
  output cpll_pd_0_reg_1;
  output cpll_pd_2_reg;
  output cpll_pd_3_reg;
  output cpll_pd_5_reg;
  output cpll_pd_7_reg;
  output [0:0]\txprecursor_4_reg[0] ;
  output [0:0]\txprecursor_2_reg[0] ;
  output txinihibit_6_reg;
  output \loopback_4_reg[2] ;
  output \loopback_4_reg[1] ;
  output \loopback_4_reg[0] ;
  output \loopback_5_reg[2] ;
  output \loopback_5_reg[1] ;
  output \loopback_5_reg[0] ;
  output \loopback_6_reg[2] ;
  output \loopback_6_reg[1] ;
  output \loopback_6_reg[0] ;
  output [11:0]\timeout_timer_count_reg[11] ;
  input p_0_in;
  input \slv_addr_reg[5] ;
  input s_axi_aclk;
  input \slv_addr_reg[5]_0 ;
  input [4:0]\slv_addr_reg[6] ;
  input \slv_addr_reg[4] ;
  input slv_rden_r_reg;
  input \slv_addr_reg[3] ;
  input \slv_addr_reg[5]_1 ;
  input \slv_addr_reg[2] ;
  input \slv_addr_reg[3]_0 ;
  input cmn_dbg_axi_map_wready;
  input s_axi_wvalid;
  input chan_async_axi_map_wready_reg;
  input chan_async_axi_map_wready;
  input \slv_addr_reg[5]_2 ;
  input \slv_addr_reg[5]_3 ;
  input \slv_addr_reg[4]_0 ;
  input \slv_addr_reg[3]_1 ;
  input slv_wren_clk2;
  input slv_rden_r;
  input [11:0]s_axi_wdata;
  input \slv_addr_reg[3]_2 ;
  input \slv_addr_reg[5]_4 ;
  input gt1_qpllpd_in;
  input \slv_addr_reg[3]_3 ;
  input gt0_cpllpd_in;
  input gt2_cpllpd_in;
  input gt3_cpllpd_in;
  input gt5_cpllpd_in;
  input gt7_cpllpd_in;
  input \slv_addr_reg[3]_4 ;
  input \slv_addr_reg[4]_1 ;
  input [2:0]gt4_loopback_in;
  input [2:0]gt5_loopback_in;
  input [2:0]gt6_loopback_in;
  input [0:0]phy1_axi_map_wready_reg;
  input [0:0]\slv_addr_reg[3]_5 ;
  input [0:0]phy1_axi_map_wready_reg_0;

  wire [0:0]E;
  wire [7:0]Q;
  wire chan_async_axi_map_wready;
  wire chan_async_axi_map_wready_reg;
  wire cmn_dbg_axi_map_wready;
  wire \cpll_cal_tol_reg[17] ;
  wire cpll_pd_0_reg;
  wire cpll_pd_0_reg_0;
  wire cpll_pd_0_reg_1;
  wire cpll_pd_2_reg;
  wire cpll_pd_3_reg;
  wire cpll_pd_5_i_2_n_0;
  wire cpll_pd_5_reg;
  wire cpll_pd_7_i_2_n_0;
  wire cpll_pd_7_reg;
  wire gt0_cpllpd_in;
  wire gt1_qpllpd_in;
  wire gt2_cpllpd_in;
  wire gt3_cpllpd_in;
  wire [2:0]gt4_loopback_in;
  wire gt5_cpllpd_in;
  wire [2:0]gt5_loopback_in;
  wire [2:0]gt6_loopback_in;
  wire gt7_cpllpd_in;
  wire \loopback_3_reg[0] ;
  wire \loopback_4[2]_i_2_n_0 ;
  wire \loopback_4[2]_i_3_n_0 ;
  wire \loopback_4_reg[0] ;
  wire \loopback_4_reg[1] ;
  wire \loopback_4_reg[2] ;
  wire \loopback_5[2]_i_2_n_0 ;
  wire \loopback_5_reg[0] ;
  wire \loopback_5_reg[1] ;
  wire \loopback_5_reg[2] ;
  wire \loopback_6[2]_i_2_n_0 ;
  wire \loopback_6_reg[0] ;
  wire \loopback_6_reg[1] ;
  wire \loopback_6_reg[2] ;
  wire p_0_in;
  wire [0:0]phy1_axi_map_wready_reg;
  wire [0:0]phy1_axi_map_wready_reg_0;
  wire qpll0_pd_0_i_4_n_0;
  wire qpll0_pd_1_i_3_n_0;
  wire [7:0]qpll0_pd_1_reg;
  wire qpll0_pd_1_reg_0;
  wire qpll0_pd_1_reg_1;
  wire \rx_pd_3[1]_i_3_n_0 ;
  wire s_axi_aclk;
  wire [11:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire \slv_addr_reg[2] ;
  wire \slv_addr_reg[3] ;
  wire \slv_addr_reg[3]_0 ;
  wire \slv_addr_reg[3]_1 ;
  wire \slv_addr_reg[3]_2 ;
  wire \slv_addr_reg[3]_3 ;
  wire \slv_addr_reg[3]_4 ;
  wire [0:0]\slv_addr_reg[3]_5 ;
  wire \slv_addr_reg[4] ;
  wire \slv_addr_reg[4]_0 ;
  wire \slv_addr_reg[4]_1 ;
  wire \slv_addr_reg[5] ;
  wire \slv_addr_reg[5]_0 ;
  wire \slv_addr_reg[5]_1 ;
  wire \slv_addr_reg[5]_2 ;
  wire \slv_addr_reg[5]_3 ;
  wire \slv_addr_reg[5]_4 ;
  wire [4:0]\slv_addr_reg[6] ;
  wire slv_rden_r;
  wire slv_rden_r_reg;
  wire slv_wren_clk2;
  wire timeout_enable;
  wire [11:0]\timeout_timer_count_reg[11] ;
  wire \tx_pd_2_reg[0] ;
  wire \tx_pd_3_reg[0] ;
  wire \tx_pd_4_reg[0] ;
  wire \txdiffctrl_2[3]_i_2_n_0 ;
  wire [0:0]\txdiffctrl_2_reg[3] ;
  wire [0:0]\txdiffctrl_3_reg[3] ;
  wire [0:0]\txdiffctrl_4_reg[3] ;
  wire [0:0]\txdiffctrl_7_reg[3] ;
  wire txinihibit_0_reg;
  wire txinihibit_3_reg;
  wire txinihibit_4_reg;
  wire txinihibit_6_reg;
  wire txinihibit_7_reg;
  wire txinihibit_7_reg_0;
  wire txpolarity_0_reg;
  wire txpolarity_5_reg;
  wire txpolarity_6_reg;
  wire \txpostcursor_2_reg[4] ;
  wire [0:0]\txpostcursor_2_reg[4]_0 ;
  wire \txpostcursor_4_reg[4] ;
  wire [0:0]\txprecursor_1_reg[4] ;
  wire [0:0]\txprecursor_2_reg[0] ;
  wire \txprecursor_4[4]_i_2_n_0 ;
  wire [0:0]\txprecursor_4_reg[0] ;

  FDRE #(
    .INIT(1'b0)) 
    \cmm_interface_sel_reg[0] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[3]_5 ),
        .D(s_axi_wdata[0]),
        .Q(qpll0_pd_1_reg[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cmm_interface_sel_reg[1] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[3]_5 ),
        .D(s_axi_wdata[1]),
        .Q(qpll0_pd_1_reg[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cmm_interface_sel_reg[2] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[3]_5 ),
        .D(s_axi_wdata[2]),
        .Q(qpll0_pd_1_reg[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cmm_interface_sel_reg[3] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[3]_5 ),
        .D(s_axi_wdata[3]),
        .Q(qpll0_pd_1_reg[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cmm_interface_sel_reg[4] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[3]_5 ),
        .D(s_axi_wdata[4]),
        .Q(qpll0_pd_1_reg[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cmm_interface_sel_reg[5] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[3]_5 ),
        .D(s_axi_wdata[5]),
        .Q(qpll0_pd_1_reg[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cmm_interface_sel_reg[6] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[3]_5 ),
        .D(s_axi_wdata[6]),
        .Q(qpll0_pd_1_reg[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cmm_interface_sel_reg[7] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[3]_5 ),
        .D(s_axi_wdata[7]),
        .Q(qpll0_pd_1_reg[7]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \cpll_cal_tol[17]_i_2 
       (.I0(\slv_addr_reg[6] [0]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(\cpll_cal_tol_reg[17] ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    cpll_pd_0_i_1
       (.I0(s_axi_wdata[0]),
        .I1(cpll_pd_0_reg_0),
        .I2(\slv_addr_reg[4] ),
        .I3(cpll_pd_0_reg),
        .I4(\slv_addr_reg[3]_3 ),
        .I5(gt0_cpllpd_in),
        .O(cpll_pd_0_reg_1));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    cpll_pd_2_i_1
       (.I0(s_axi_wdata[0]),
        .I1(\txdiffctrl_2[3]_i_2_n_0 ),
        .I2(\slv_addr_reg[6] [1]),
        .I3(Q[0]),
        .I4(chan_async_axi_map_wready_reg),
        .I5(gt2_cpllpd_in),
        .O(cpll_pd_2_reg));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    cpll_pd_3_i_1
       (.I0(s_axi_wdata[0]),
        .I1(\txdiffctrl_2[3]_i_2_n_0 ),
        .I2(\slv_addr_reg[6] [1]),
        .I3(Q[0]),
        .I4(chan_async_axi_map_wready_reg),
        .I5(gt3_cpllpd_in),
        .O(cpll_pd_3_reg));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    cpll_pd_5_i_1
       (.I0(s_axi_wdata[0]),
        .I1(cpll_pd_5_i_2_n_0),
        .I2(chan_async_axi_map_wready),
        .I3(s_axi_wvalid),
        .I4(gt5_cpllpd_in),
        .O(cpll_pd_5_reg));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    cpll_pd_5_i_2
       (.I0(cpll_pd_0_reg),
        .I1(\slv_addr_reg[6] [2]),
        .I2(\slv_addr_reg[6] [0]),
        .I3(Q[2]),
        .I4(\slv_addr_reg[6] [1]),
        .I5(txpolarity_5_reg),
        .O(cpll_pd_5_i_2_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    cpll_pd_7_i_1
       (.I0(s_axi_wdata[0]),
        .I1(cpll_pd_7_i_2_n_0),
        .I2(chan_async_axi_map_wready),
        .I3(s_axi_wvalid),
        .I4(gt7_cpllpd_in),
        .O(cpll_pd_7_reg));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    cpll_pd_7_i_2
       (.I0(Q[1]),
        .I1(cpll_pd_0_reg),
        .I2(Q[2]),
        .I3(\slv_addr_reg[2] ),
        .I4(\slv_addr_reg[4] ),
        .I5(\slv_addr_reg[3]_0 ),
        .O(cpll_pd_7_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_interface_sel_reg[0] 
       (.C(s_axi_aclk),
        .CE(phy1_axi_map_wready_reg_0),
        .D(s_axi_wdata[0]),
        .Q(Q[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \gt_interface_sel_reg[1] 
       (.C(s_axi_aclk),
        .CE(phy1_axi_map_wready_reg_0),
        .D(s_axi_wdata[1]),
        .Q(Q[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \gt_interface_sel_reg[2] 
       (.C(s_axi_aclk),
        .CE(phy1_axi_map_wready_reg_0),
        .D(s_axi_wdata[2]),
        .Q(Q[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \gt_interface_sel_reg[3] 
       (.C(s_axi_aclk),
        .CE(phy1_axi_map_wready_reg_0),
        .D(s_axi_wdata[3]),
        .Q(Q[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \gt_interface_sel_reg[4] 
       (.C(s_axi_aclk),
        .CE(phy1_axi_map_wready_reg_0),
        .D(s_axi_wdata[4]),
        .Q(Q[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \gt_interface_sel_reg[5] 
       (.C(s_axi_aclk),
        .CE(phy1_axi_map_wready_reg_0),
        .D(s_axi_wdata[5]),
        .Q(Q[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \gt_interface_sel_reg[6] 
       (.C(s_axi_aclk),
        .CE(phy1_axi_map_wready_reg_0),
        .D(s_axi_wdata[6]),
        .Q(Q[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \gt_interface_sel_reg[7] 
       (.C(s_axi_aclk),
        .CE(phy1_axi_map_wready_reg_0),
        .D(s_axi_wdata[7]),
        .Q(Q[7]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \loopback_2[2]_i_3 
       (.I0(cpll_pd_0_reg),
        .I1(s_axi_wvalid),
        .I2(chan_async_axi_map_wready),
        .I3(Q[1]),
        .I4(\slv_addr_reg[6] [4]),
        .I5(Q[2]),
        .O(\loopback_3_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loopback_4[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(\loopback_4[2]_i_2_n_0 ),
        .I2(gt4_loopback_in[0]),
        .O(\loopback_4_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loopback_4[1]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(\loopback_4[2]_i_2_n_0 ),
        .I2(gt4_loopback_in[1]),
        .O(\loopback_4_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loopback_4[2]_i_1 
       (.I0(s_axi_wdata[2]),
        .I1(\loopback_4[2]_i_2_n_0 ),
        .I2(gt4_loopback_in[2]),
        .O(\loopback_4_reg[2] ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \loopback_4[2]_i_2 
       (.I0(\loopback_4[2]_i_3_n_0 ),
        .I1(\slv_addr_reg[3]_1 ),
        .I2(Q[1]),
        .I3(\slv_addr_reg[6] [3]),
        .I4(\slv_addr_reg[6] [0]),
        .I5(Q[2]),
        .O(\loopback_4[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \loopback_4[2]_i_3 
       (.I0(cpll_pd_0_reg),
        .I1(s_axi_wvalid),
        .I2(chan_async_axi_map_wready),
        .I3(Q[0]),
        .I4(\slv_addr_reg[6] [4]),
        .O(\loopback_4[2]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loopback_5[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(\loopback_5[2]_i_2_n_0 ),
        .I2(gt5_loopback_in[0]),
        .O(\loopback_5_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loopback_5[1]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(\loopback_5[2]_i_2_n_0 ),
        .I2(gt5_loopback_in[1]),
        .O(\loopback_5_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loopback_5[2]_i_1 
       (.I0(s_axi_wdata[2]),
        .I1(\loopback_5[2]_i_2_n_0 ),
        .I2(gt5_loopback_in[2]),
        .O(\loopback_5_reg[2] ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \loopback_5[2]_i_2 
       (.I0(\cpll_cal_tol_reg[17] ),
        .I1(Q[2]),
        .I2(txpolarity_5_reg),
        .I3(\slv_addr_reg[6] [2]),
        .I4(\slv_addr_reg[6] [1]),
        .I5(chan_async_axi_map_wready_reg),
        .O(\loopback_5[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loopback_6[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(\loopback_6[2]_i_2_n_0 ),
        .I2(gt6_loopback_in[0]),
        .O(\loopback_6_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loopback_6[1]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(\loopback_6[2]_i_2_n_0 ),
        .I2(gt6_loopback_in[1]),
        .O(\loopback_6_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loopback_6[2]_i_1 
       (.I0(s_axi_wdata[2]),
        .I1(\loopback_6[2]_i_2_n_0 ),
        .I2(gt6_loopback_in[2]),
        .O(\loopback_6_reg[2] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \loopback_6[2]_i_2 
       (.I0(\cpll_cal_tol_reg[17] ),
        .I1(Q[2]),
        .I2(txpolarity_6_reg),
        .I3(\slv_addr_reg[6] [2]),
        .I4(\slv_addr_reg[6] [1]),
        .I5(chan_async_axi_map_wready_reg),
        .O(\loopback_6[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    qpll0_pd_0_i_3
       (.I0(qpll0_pd_1_reg[4]),
        .I1(qpll0_pd_1_reg[5]),
        .I2(qpll0_pd_1_reg[7]),
        .I3(qpll0_pd_0_i_4_n_0),
        .O(qpll0_pd_1_reg_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    qpll0_pd_0_i_4
       (.I0(qpll0_pd_1_reg[2]),
        .I1(qpll0_pd_1_reg[1]),
        .I2(qpll0_pd_1_reg[6]),
        .I3(qpll0_pd_1_reg[3]),
        .O(qpll0_pd_0_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    qpll0_pd_1_i_1
       (.I0(s_axi_wdata[0]),
        .I1(qpll0_pd_1_reg_0),
        .I2(\slv_addr_reg[3]_2 ),
        .I3(\slv_addr_reg[5]_4 ),
        .I4(qpll0_pd_1_i_3_n_0),
        .I5(gt1_qpllpd_in),
        .O(qpll0_pd_1_reg_1));
  LUT3 #(
    .INIT(8'h7F)) 
    qpll0_pd_1_i_3
       (.I0(qpll0_pd_1_reg[0]),
        .I1(cmn_dbg_axi_map_wready),
        .I2(s_axi_wvalid),
        .O(qpll0_pd_1_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \rx_pd_2[1]_i_2 
       (.I0(cpll_pd_0_reg),
        .I1(\slv_addr_reg[6] [0]),
        .I2(\slv_addr_reg[6] [3]),
        .I3(\slv_addr_reg[6] [2]),
        .I4(Q[1]),
        .I5(\txpostcursor_2_reg[4] ),
        .O(\tx_pd_2_reg[0] ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \rx_pd_3[1]_i_2 
       (.I0(\cpll_cal_tol_reg[17] ),
        .I1(Q[2]),
        .I2(\slv_addr_reg[6] [2]),
        .I3(\rx_pd_3[1]_i_3_n_0 ),
        .I4(\slv_addr_reg[3] ),
        .I5(Q[0]),
        .O(\tx_pd_3_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \rx_pd_3[1]_i_3 
       (.I0(Q[1]),
        .I1(\slv_addr_reg[6] [3]),
        .O(\rx_pd_3[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \rx_pd_4[1]_i_2 
       (.I0(\slv_addr_reg[4] ),
        .I1(Q[2]),
        .I2(\cpll_cal_tol_reg[17] ),
        .I3(\slv_addr_reg[3] ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\tx_pd_4_reg[0] ));
  FDSE #(
    .INIT(1'b1)) 
    timeout_enable_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\slv_addr_reg[5] ),
        .Q(timeout_enable),
        .S(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_value_reg[0] 
       (.C(s_axi_aclk),
        .CE(phy1_axi_map_wready_reg),
        .D(s_axi_wdata[0]),
        .Q(\timeout_timer_count_reg[11] [0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_value_reg[10] 
       (.C(s_axi_aclk),
        .CE(phy1_axi_map_wready_reg),
        .D(s_axi_wdata[10]),
        .Q(\timeout_timer_count_reg[11] [10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_value_reg[11] 
       (.C(s_axi_aclk),
        .CE(phy1_axi_map_wready_reg),
        .D(s_axi_wdata[11]),
        .Q(\timeout_timer_count_reg[11] [11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_value_reg[1] 
       (.C(s_axi_aclk),
        .CE(phy1_axi_map_wready_reg),
        .D(s_axi_wdata[1]),
        .Q(\timeout_timer_count_reg[11] [1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_value_reg[2] 
       (.C(s_axi_aclk),
        .CE(phy1_axi_map_wready_reg),
        .D(s_axi_wdata[2]),
        .Q(\timeout_timer_count_reg[11] [2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_value_reg[3] 
       (.C(s_axi_aclk),
        .CE(phy1_axi_map_wready_reg),
        .D(s_axi_wdata[3]),
        .Q(\timeout_timer_count_reg[11] [3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_value_reg[4] 
       (.C(s_axi_aclk),
        .CE(phy1_axi_map_wready_reg),
        .D(s_axi_wdata[4]),
        .Q(\timeout_timer_count_reg[11] [4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_value_reg[5] 
       (.C(s_axi_aclk),
        .CE(phy1_axi_map_wready_reg),
        .D(s_axi_wdata[5]),
        .Q(\timeout_timer_count_reg[11] [5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_value_reg[6] 
       (.C(s_axi_aclk),
        .CE(phy1_axi_map_wready_reg),
        .D(s_axi_wdata[6]),
        .Q(\timeout_timer_count_reg[11] [6]),
        .R(p_0_in));
  FDSE #(
    .INIT(1'b1)) 
    \timeout_value_reg[7] 
       (.C(s_axi_aclk),
        .CE(phy1_axi_map_wready_reg),
        .D(s_axi_wdata[7]),
        .Q(\timeout_timer_count_reg[11] [7]),
        .S(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_value_reg[8] 
       (.C(s_axi_aclk),
        .CE(phy1_axi_map_wready_reg),
        .D(s_axi_wdata[8]),
        .Q(\timeout_timer_count_reg[11] [8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_value_reg[9] 
       (.C(s_axi_aclk),
        .CE(phy1_axi_map_wready_reg),
        .D(s_axi_wdata[9]),
        .Q(\timeout_timer_count_reg[11] [9]),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \txdiffctrl_0[3]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\slv_addr_reg[6] [4]),
        .O(txinihibit_0_reg));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \txdiffctrl_2[3]_i_1 
       (.I0(\txdiffctrl_2[3]_i_2_n_0 ),
        .I1(\slv_addr_reg[6] [1]),
        .I2(Q[0]),
        .I3(slv_wren_clk2),
        .I4(slv_rden_r),
        .O(\txdiffctrl_2_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \txdiffctrl_2[3]_i_2 
       (.I0(cpll_pd_0_reg),
        .I1(\slv_addr_reg[6] [2]),
        .I2(Q[2]),
        .I3(\slv_addr_reg[2] ),
        .I4(\slv_addr_reg[6] [3]),
        .I5(Q[1]),
        .O(\txdiffctrl_2[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \txdiffctrl_3[3]_i_1 
       (.I0(\txdiffctrl_2[3]_i_2_n_0 ),
        .I1(\slv_addr_reg[6] [1]),
        .I2(Q[0]),
        .I3(slv_wren_clk2),
        .I4(slv_rden_r),
        .O(\txdiffctrl_3_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \txdiffctrl_4[3]_i_1 
       (.I0(\txprecursor_4[4]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\slv_addr_reg[6] [1]),
        .I3(\slv_addr_reg[4] ),
        .I4(cpll_pd_0_reg),
        .I5(slv_rden_r_reg),
        .O(\txdiffctrl_4_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \txdiffctrl_5[3]_i_2 
       (.I0(Q[1]),
        .I1(\slv_addr_reg[6] [3]),
        .I2(\slv_addr_reg[6] [4]),
        .I3(Q[0]),
        .O(txpolarity_5_reg));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \txdiffctrl_7[3]_i_1 
       (.I0(\slv_addr_reg[5]_1 ),
        .I1(\slv_addr_reg[2] ),
        .I2(Q[2]),
        .I3(cpll_pd_0_reg),
        .I4(Q[1]),
        .I5(slv_rden_r_reg),
        .O(\txdiffctrl_7_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    txinihibit_3_i_2
       (.I0(\slv_addr_reg[6] [4]),
        .I1(Q[2]),
        .I2(cpll_pd_0_reg),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(txinihibit_3_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    txinihibit_4_i_2
       (.I0(Q[0]),
        .I1(\slv_addr_reg[6] [1]),
        .I2(slv_rden_r),
        .I3(slv_wren_clk2),
        .I4(\slv_addr_reg[6] [3]),
        .I5(Q[1]),
        .O(txinihibit_4_reg));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    txinihibit_5_i_3
       (.I0(Q[0]),
        .I1(\slv_addr_reg[6] [1]),
        .I2(Q[2]),
        .I3(\slv_addr_reg[6] [0]),
        .O(txinihibit_7_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    txinihibit_7_i_2
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(txinihibit_7_reg));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    txpolarity_0_i_2
       (.I0(cpll_pd_0_reg),
        .I1(slv_rden_r_reg),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(\slv_addr_reg[6] [4]),
        .O(txpolarity_0_reg));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    txpolarity_6_i_2
       (.I0(Q[0]),
        .I1(\slv_addr_reg[6] [4]),
        .I2(\slv_addr_reg[6] [3]),
        .I3(Q[1]),
        .O(txpolarity_6_reg));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \txpostcursor_0[4]_i_2 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(cpll_pd_0_reg));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \txpostcursor_0[4]_i_3 
       (.I0(chan_async_axi_map_wready),
        .I1(s_axi_wvalid),
        .I2(\slv_addr_reg[6] [4]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(cpll_pd_0_reg_0));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \txpostcursor_2[4]_i_1 
       (.I0(cpll_pd_0_reg),
        .I1(Q[1]),
        .I2(chan_async_axi_map_wready),
        .I3(s_axi_wvalid),
        .I4(\slv_addr_reg[5]_2 ),
        .I5(\txpostcursor_2_reg[4] ),
        .O(\txpostcursor_2_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \txpostcursor_2[4]_i_3 
       (.I0(Q[2]),
        .I1(\slv_addr_reg[6] [1]),
        .I2(Q[0]),
        .I3(\slv_addr_reg[6] [4]),
        .O(\txpostcursor_2_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \txpostcursor_3[4]_i_1 
       (.I0(\slv_addr_reg[5]_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(cpll_pd_0_reg),
        .I4(Q[2]),
        .I5(\slv_addr_reg[6] [4]),
        .O(E));
  LUT3 #(
    .INIT(8'h20)) 
    \txpostcursor_4[4]_i_2 
       (.I0(Q[2]),
        .I1(cpll_pd_0_reg),
        .I2(\slv_addr_reg[6] [0]),
        .O(\txpostcursor_4_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hFFFFFFDF)) 
    \txpostcursor_6[4]_i_2 
       (.I0(Q[1]),
        .I1(cpll_pd_0_reg),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\slv_addr_reg[6] [4]),
        .O(txinihibit_6_reg));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \txprecursor_1[4]_i_1 
       (.I0(cpll_pd_0_reg),
        .I1(\slv_addr_reg[5]_3 ),
        .I2(\slv_addr_reg[4]_0 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\slv_addr_reg[2] ),
        .O(\txprecursor_1_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \txprecursor_2[4]_i_1 
       (.I0(cpll_pd_0_reg),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\slv_addr_reg[2] ),
        .I4(\slv_addr_reg[4]_1 ),
        .I5(\slv_addr_reg[5]_3 ),
        .O(\txprecursor_2_reg[0] ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \txprecursor_4[4]_i_1 
       (.I0(cpll_pd_0_reg),
        .I1(\txprecursor_4[4]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\slv_addr_reg[6] [2]),
        .I4(\slv_addr_reg[3]_4 ),
        .I5(chan_async_axi_map_wready_reg),
        .O(\txprecursor_4_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \txprecursor_4[4]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\slv_addr_reg[6] [4]),
        .I3(\slv_addr_reg[6] [0]),
        .O(\txprecursor_4[4]_i_2_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface
   (s_axi_wready,
    s_axi_arready,
    clk2_ready_reg,
    s_axi_rvalid,
    s_axi_bvalid,
    s_axi_awready,
    s_axi_bresp,
    s_axi_rresp,
    access_type_reg,
    gt0_qpllpd_in,
    gt1_qpllpd_in,
    gt0_cpllpd_in,
    gt1_cpllpd_in,
    gt2_cpllpd_in,
    gt3_cpllpd_in,
    gt4_cpllpd_in,
    gt5_cpllpd_in,
    gt6_cpllpd_in,
    gt7_cpllpd_in,
    gt0_txinhibit_in,
    gt0_txpolarity_in,
    gt1_txinhibit_in,
    gt1_txpolarity_in,
    gt2_txinhibit_in,
    gt2_txpolarity_in,
    gt3_txinhibit_in,
    gt3_txpolarity_in,
    gt4_txinhibit_in,
    gt4_txpolarity_in,
    gt5_txinhibit_in,
    gt5_txpolarity_in,
    gt6_txinhibit_in,
    gt6_txpolarity_in,
    gt7_txinhibit_in,
    gt7_txpolarity_in,
    gt0_rxpolarity_in,
    gt7_rxlpmen_in,
    gt7_rxdfelpmreset_in,
    gt1_rxpolarity_in,
    gt2_rxpolarity_in,
    gt3_rxpolarity_in,
    gt4_rxpolarity_in,
    gt5_rxpolarity_in,
    gt6_rxpolarity_in,
    gt7_rxpolarity_in,
    Q,
    \drp_read_data_reg[15] ,
    data_sync_reg1,
    \drp_read_data_reg[15]_0 ,
    gt0_rxsysclksel_i,
    gt0_common_drpen_in,
    gt1_common_drpen_in,
    gt3_drpwe_in,
    gt3_drpen_in,
    gt2_drpwe_in,
    gt2_drpen_in,
    gt1_drpwe_in,
    gt1_drpen_in,
    gt0_drpwe_in,
    gt0_drpen_in,
    gt4_drpwe_in,
    gt4_drpen_in,
    gt5_drpwe_in,
    gt5_drpen_in,
    gt6_drpwe_in,
    gt6_drpen_in,
    gt7_drpwe_in,
    gt7_drpen_in,
    gt0_txsysclksel_i,
    data_sync_reg1_0,
    data_sync_reg1_1,
    data_sync_reg1_2,
    data_sync_reg1_3,
    data_sync_reg1_4,
    data_sync_reg1_5,
    data_sync_reg1_6,
    data_sync_reg1_7,
    data_sync_reg1_8,
    data_sync_reg1_9,
    data_sync_reg1_10,
    data_sync_reg1_11,
    data_sync_reg1_12,
    data_sync_reg1_13,
    data_sync_reg1_14,
    data_sync_reg1_15,
    gt7_loopback_in,
    gt3_loopback_in,
    gt5_loopback_in,
    gt1_loopback_in,
    gt6_loopback_in,
    gt2_loopback_in,
    gt4_loopback_in,
    gt0_loopback_in,
    gt6_rxpd_in,
    gt2_rxpd_in,
    gt4_rxpd_in,
    gt0_rxpd_in,
    gt7_rxpd_in,
    gt3_rxpd_in,
    gt5_rxpd_in,
    gt1_rxpd_in,
    \slv_rdata_reg[3] ,
    data_sync_reg1_16,
    data_sync_reg1_17,
    \slv_rdata_reg[3]_0 ,
    \slv_rdata_reg[3]_1 ,
    data_sync_reg1_18,
    \slv_rdata_reg[3]_2 ,
    data_sync_reg1_19,
    gt6_txpd_in,
    gt2_txpd_in,
    gt4_txpd_in,
    gt0_txpd_in,
    gt7_txpd_in,
    gt3_txpd_in,
    gt5_txpd_in,
    gt1_txpd_in,
    tx_pll_lock_i_reg,
    rx_pll_lock_i_reg,
    data_in,
    \arststages_ff_reg[4] ,
    gt0_common_drpwe_in,
    gt1_common_drpwe_in,
    s_axi_rdata,
    s_axi_aclk,
    SR,
    drpclk,
    data_sync_reg_gsr,
    tx_core_clk,
    data_sync_reg_gsr_0,
    rx_core_clk,
    s_axi_aresetn,
    s_axi_wdata,
    s_axi_wvalid,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_rready,
    s_axi_bready,
    data_out,
    data_sync_reg_gsr_1,
    data_sync_reg_gsr_2,
    gt7_drprdy_out,
    gt6_drprdy_out,
    gt5_drprdy_out,
    gt4_drprdy_out,
    gt3_drprdy_out,
    gt2_drprdy_out,
    gt1_drprdy_out,
    gt0_drprdy_out,
    data_sync_reg_gsr_3,
    gt7_drpdo_out,
    gt6_drpdo_out,
    gt5_drpdo_out,
    gt4_drpdo_out,
    gt3_drpdo_out,
    gt2_drpdo_out,
    gt1_drpdo_out,
    gt0_drpdo_out,
    data_sync_reg_gsr_4,
    data_sync_reg_gsr_5,
    tx_sys_reset,
    rx_sys_reset,
    gt0_common_drprdy_out,
    gt1_common_drprdy_out,
    E,
    D);
  output s_axi_wready;
  output s_axi_arready;
  output clk2_ready_reg;
  output s_axi_rvalid;
  output s_axi_bvalid;
  output s_axi_awready;
  output [0:0]s_axi_bresp;
  output [0:0]s_axi_rresp;
  output access_type_reg;
  output gt0_qpllpd_in;
  output gt1_qpllpd_in;
  output gt0_cpllpd_in;
  output gt1_cpllpd_in;
  output gt2_cpllpd_in;
  output gt3_cpllpd_in;
  output gt4_cpllpd_in;
  output gt5_cpllpd_in;
  output gt6_cpllpd_in;
  output gt7_cpllpd_in;
  output gt0_txinhibit_in;
  output gt0_txpolarity_in;
  output gt1_txinhibit_in;
  output gt1_txpolarity_in;
  output gt2_txinhibit_in;
  output gt2_txpolarity_in;
  output gt3_txinhibit_in;
  output gt3_txpolarity_in;
  output gt4_txinhibit_in;
  output gt4_txpolarity_in;
  output gt5_txinhibit_in;
  output gt5_txpolarity_in;
  output gt6_txinhibit_in;
  output gt6_txpolarity_in;
  output gt7_txinhibit_in;
  output gt7_txpolarity_in;
  output gt0_rxpolarity_in;
  output gt7_rxlpmen_in;
  output gt7_rxdfelpmreset_in;
  output gt1_rxpolarity_in;
  output gt2_rxpolarity_in;
  output gt3_rxpolarity_in;
  output gt4_rxpolarity_in;
  output gt5_rxpolarity_in;
  output gt6_rxpolarity_in;
  output gt7_rxpolarity_in;
  output [15:0]Q;
  output [15:0]\drp_read_data_reg[15] ;
  output [8:0]data_sync_reg1;
  output [7:0]\drp_read_data_reg[15]_0 ;
  output [1:0]gt0_rxsysclksel_i;
  output gt0_common_drpen_in;
  output gt1_common_drpen_in;
  output gt3_drpwe_in;
  output gt3_drpen_in;
  output gt2_drpwe_in;
  output gt2_drpen_in;
  output gt1_drpwe_in;
  output gt1_drpen_in;
  output gt0_drpwe_in;
  output gt0_drpen_in;
  output gt4_drpwe_in;
  output gt4_drpen_in;
  output gt5_drpwe_in;
  output gt5_drpen_in;
  output gt6_drpwe_in;
  output gt6_drpen_in;
  output gt7_drpwe_in;
  output gt7_drpen_in;
  output [1:0]gt0_txsysclksel_i;
  output [4:0]data_sync_reg1_0;
  output [4:0]data_sync_reg1_1;
  output [4:0]data_sync_reg1_2;
  output [4:0]data_sync_reg1_3;
  output [4:0]data_sync_reg1_4;
  output [4:0]data_sync_reg1_5;
  output [4:0]data_sync_reg1_6;
  output [4:0]data_sync_reg1_7;
  output [4:0]data_sync_reg1_8;
  output [4:0]data_sync_reg1_9;
  output [4:0]data_sync_reg1_10;
  output [4:0]data_sync_reg1_11;
  output [4:0]data_sync_reg1_12;
  output [4:0]data_sync_reg1_13;
  output [4:0]data_sync_reg1_14;
  output [4:0]data_sync_reg1_15;
  output [2:0]gt7_loopback_in;
  output [2:0]gt3_loopback_in;
  output [2:0]gt5_loopback_in;
  output [2:0]gt1_loopback_in;
  output [2:0]gt6_loopback_in;
  output [2:0]gt2_loopback_in;
  output [2:0]gt4_loopback_in;
  output [2:0]gt0_loopback_in;
  output [1:0]gt6_rxpd_in;
  output [1:0]gt2_rxpd_in;
  output [1:0]gt4_rxpd_in;
  output [1:0]gt0_rxpd_in;
  output [1:0]gt7_rxpd_in;
  output [1:0]gt3_rxpd_in;
  output [1:0]gt5_rxpd_in;
  output [1:0]gt1_rxpd_in;
  output [3:0]\slv_rdata_reg[3] ;
  output [3:0]data_sync_reg1_16;
  output [3:0]data_sync_reg1_17;
  output [3:0]\slv_rdata_reg[3]_0 ;
  output [3:0]\slv_rdata_reg[3]_1 ;
  output [3:0]data_sync_reg1_18;
  output [3:0]\slv_rdata_reg[3]_2 ;
  output [3:0]data_sync_reg1_19;
  output [1:0]gt6_txpd_in;
  output [1:0]gt2_txpd_in;
  output [1:0]gt4_txpd_in;
  output [1:0]gt0_txpd_in;
  output [1:0]gt7_txpd_in;
  output [1:0]gt3_txpd_in;
  output [1:0]gt5_txpd_in;
  output [1:0]gt1_txpd_in;
  output tx_pll_lock_i_reg;
  output rx_pll_lock_i_reg;
  output data_in;
  output \arststages_ff_reg[4] ;
  output gt0_common_drpwe_in;
  output gt1_common_drpwe_in;
  output [24:0]s_axi_rdata;
  input s_axi_aclk;
  input [0:0]SR;
  input drpclk;
  input [0:0]data_sync_reg_gsr;
  input tx_core_clk;
  input data_sync_reg_gsr_0;
  input rx_core_clk;
  input s_axi_aresetn;
  input [22:0]s_axi_wdata;
  input s_axi_wvalid;
  input [9:0]s_axi_araddr;
  input s_axi_arvalid;
  input [9:0]s_axi_awaddr;
  input s_axi_awvalid;
  input s_axi_rready;
  input s_axi_bready;
  input data_out;
  input data_sync_reg_gsr_1;
  input data_sync_reg_gsr_2;
  input gt7_drprdy_out;
  input gt6_drprdy_out;
  input gt5_drprdy_out;
  input gt4_drprdy_out;
  input gt3_drprdy_out;
  input gt2_drprdy_out;
  input gt1_drprdy_out;
  input gt0_drprdy_out;
  input data_sync_reg_gsr_3;
  input [15:0]gt7_drpdo_out;
  input [15:0]gt6_drpdo_out;
  input [15:0]gt5_drpdo_out;
  input [15:0]gt4_drpdo_out;
  input [15:0]gt3_drpdo_out;
  input [15:0]gt2_drpdo_out;
  input [15:0]gt1_drpdo_out;
  input [15:0]gt0_drpdo_out;
  input data_sync_reg_gsr_4;
  input data_sync_reg_gsr_5;
  input tx_sys_reset;
  input rx_sys_reset;
  input gt0_common_drprdy_out;
  input gt1_common_drprdy_out;
  input [0:0]E;
  input [15:0]D;

  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire [0:0]SR;
  wire access_type4_out;
  wire access_type4_out_1;
  wire access_type_reg;
  wire \arststages_ff_reg[4] ;
  wire axi_register_if_i_n_100;
  wire axi_register_if_i_n_101;
  wire axi_register_if_i_n_102;
  wire axi_register_if_i_n_103;
  wire axi_register_if_i_n_104;
  wire axi_register_if_i_n_105;
  wire axi_register_if_i_n_106;
  wire axi_register_if_i_n_107;
  wire axi_register_if_i_n_108;
  wire axi_register_if_i_n_109;
  wire axi_register_if_i_n_110;
  wire axi_register_if_i_n_111;
  wire axi_register_if_i_n_112;
  wire axi_register_if_i_n_113;
  wire axi_register_if_i_n_114;
  wire axi_register_if_i_n_115;
  wire axi_register_if_i_n_116;
  wire axi_register_if_i_n_117;
  wire axi_register_if_i_n_118;
  wire axi_register_if_i_n_119;
  wire axi_register_if_i_n_120;
  wire axi_register_if_i_n_121;
  wire axi_register_if_i_n_122;
  wire axi_register_if_i_n_123;
  wire axi_register_if_i_n_124;
  wire axi_register_if_i_n_125;
  wire axi_register_if_i_n_126;
  wire axi_register_if_i_n_127;
  wire axi_register_if_i_n_128;
  wire axi_register_if_i_n_129;
  wire axi_register_if_i_n_130;
  wire axi_register_if_i_n_131;
  wire axi_register_if_i_n_132;
  wire axi_register_if_i_n_133;
  wire axi_register_if_i_n_134;
  wire axi_register_if_i_n_135;
  wire axi_register_if_i_n_136;
  wire axi_register_if_i_n_137;
  wire axi_register_if_i_n_138;
  wire axi_register_if_i_n_139;
  wire axi_register_if_i_n_140;
  wire axi_register_if_i_n_141;
  wire axi_register_if_i_n_142;
  wire axi_register_if_i_n_143;
  wire axi_register_if_i_n_144;
  wire axi_register_if_i_n_145;
  wire axi_register_if_i_n_146;
  wire axi_register_if_i_n_147;
  wire axi_register_if_i_n_148;
  wire axi_register_if_i_n_149;
  wire axi_register_if_i_n_150;
  wire axi_register_if_i_n_151;
  wire axi_register_if_i_n_152;
  wire axi_register_if_i_n_153;
  wire axi_register_if_i_n_154;
  wire axi_register_if_i_n_155;
  wire axi_register_if_i_n_156;
  wire axi_register_if_i_n_157;
  wire axi_register_if_i_n_158;
  wire axi_register_if_i_n_159;
  wire axi_register_if_i_n_160;
  wire axi_register_if_i_n_161;
  wire axi_register_if_i_n_162;
  wire axi_register_if_i_n_163;
  wire axi_register_if_i_n_164;
  wire axi_register_if_i_n_165;
  wire axi_register_if_i_n_166;
  wire axi_register_if_i_n_167;
  wire axi_register_if_i_n_168;
  wire axi_register_if_i_n_169;
  wire axi_register_if_i_n_170;
  wire axi_register_if_i_n_171;
  wire axi_register_if_i_n_172;
  wire axi_register_if_i_n_19;
  wire axi_register_if_i_n_20;
  wire axi_register_if_i_n_21;
  wire axi_register_if_i_n_23;
  wire axi_register_if_i_n_30;
  wire axi_register_if_i_n_32;
  wire axi_register_if_i_n_40;
  wire axi_register_if_i_n_41;
  wire axi_register_if_i_n_42;
  wire axi_register_if_i_n_43;
  wire axi_register_if_i_n_44;
  wire axi_register_if_i_n_45;
  wire axi_register_if_i_n_46;
  wire axi_register_if_i_n_47;
  wire axi_register_if_i_n_48;
  wire axi_register_if_i_n_49;
  wire axi_register_if_i_n_50;
  wire axi_register_if_i_n_51;
  wire axi_register_if_i_n_52;
  wire axi_register_if_i_n_53;
  wire axi_register_if_i_n_54;
  wire axi_register_if_i_n_55;
  wire axi_register_if_i_n_56;
  wire axi_register_if_i_n_57;
  wire axi_register_if_i_n_58;
  wire axi_register_if_i_n_59;
  wire axi_register_if_i_n_60;
  wire axi_register_if_i_n_61;
  wire axi_register_if_i_n_62;
  wire axi_register_if_i_n_63;
  wire axi_register_if_i_n_64;
  wire axi_register_if_i_n_65;
  wire axi_register_if_i_n_66;
  wire axi_register_if_i_n_67;
  wire axi_register_if_i_n_68;
  wire axi_register_if_i_n_69;
  wire axi_register_if_i_n_70;
  wire axi_register_if_i_n_71;
  wire axi_register_if_i_n_72;
  wire axi_register_if_i_n_73;
  wire axi_register_if_i_n_74;
  wire axi_register_if_i_n_75;
  wire axi_register_if_i_n_76;
  wire axi_register_if_i_n_77;
  wire axi_register_if_i_n_78;
  wire axi_register_if_i_n_79;
  wire axi_register_if_i_n_80;
  wire axi_register_if_i_n_81;
  wire axi_register_if_i_n_82;
  wire axi_register_if_i_n_83;
  wire axi_register_if_i_n_84;
  wire axi_register_if_i_n_85;
  wire axi_register_if_i_n_86;
  wire axi_register_if_i_n_87;
  wire axi_register_if_i_n_88;
  wire axi_register_if_i_n_89;
  wire axi_register_if_i_n_90;
  wire axi_register_if_i_n_91;
  wire axi_register_if_i_n_92;
  wire axi_register_if_i_n_93;
  wire axi_register_if_i_n_94;
  wire axi_register_if_i_n_95;
  wire axi_register_if_i_n_96;
  wire axi_register_if_i_n_97;
  wire axi_register_if_i_n_98;
  wire axi_register_if_i_n_99;
  wire chan_async_axi_map_wready;
  wire chan_async_slv_rden;
  wire chan_rx_axi_map_wready;
  wire [20:0]chan_rx_slv_rdata;
  wire chan_rx_slv_rden;
  wire chan_tx_axi_map_wready;
  wire [3:0]chan_tx_slv_rdata;
  wire chan_tx_slv_rden;
  wire clk2_ready_reg;
  wire [7:0]cmm_interface_sel;
  wire cmn_dbg_axi_map_wready;
  wire cmn_dbg_slv_rden;
  wire cmn_slv_rden;
  wire cmn_slv_wren;
  wire data_in;
  wire data_out;
  wire [8:0]data_sync_reg1;
  wire [4:0]data_sync_reg1_0;
  wire [4:0]data_sync_reg1_1;
  wire [4:0]data_sync_reg1_10;
  wire [4:0]data_sync_reg1_11;
  wire [4:0]data_sync_reg1_12;
  wire [4:0]data_sync_reg1_13;
  wire [4:0]data_sync_reg1_14;
  wire [4:0]data_sync_reg1_15;
  wire [3:0]data_sync_reg1_16;
  wire [3:0]data_sync_reg1_17;
  wire [3:0]data_sync_reg1_18;
  wire [3:0]data_sync_reg1_19;
  wire [4:0]data_sync_reg1_2;
  wire [4:0]data_sync_reg1_3;
  wire [4:0]data_sync_reg1_4;
  wire [4:0]data_sync_reg1_5;
  wire [4:0]data_sync_reg1_6;
  wire [4:0]data_sync_reg1_7;
  wire [4:0]data_sync_reg1_8;
  wire [4:0]data_sync_reg1_9;
  wire [0:0]data_sync_reg_gsr;
  wire data_sync_reg_gsr_0;
  wire data_sync_reg_gsr_1;
  wire data_sync_reg_gsr_2;
  wire data_sync_reg_gsr_3;
  wire data_sync_reg_gsr_4;
  wire data_sync_reg_gsr_5;
  wire drp_int_addr;
  wire drp_int_addr_3;
  wire [15:2]drp_read_data;
  wire [15:0]\drp_read_data_reg[15] ;
  wire [7:0]\drp_read_data_reg[15]_0 ;
  wire drp_reset;
  wire drp_reset_5;
  wire drp_write_data;
  wire drp_write_data_2;
  wire drpclk;
  wire gt0_common_drpen_in;
  wire gt0_common_drprdy_out;
  wire gt0_common_drpwe_in;
  wire gt0_cpllpd_in;
  wire [15:0]gt0_drpdo_out;
  wire gt0_drpen_in;
  wire gt0_drprdy_out;
  wire gt0_drpwe_in;
  wire [2:0]gt0_loopback_in;
  wire gt0_qpllpd_in;
  wire [1:0]gt0_rxpd_in;
  wire gt0_rxpolarity_in;
  wire [1:0]gt0_rxsysclksel_i;
  wire gt0_txinhibit_in;
  wire [1:0]gt0_txpd_in;
  wire gt0_txpolarity_in;
  wire [1:0]gt0_txsysclksel_i;
  wire gt1_common_drpen_in;
  wire gt1_common_drprdy_out;
  wire gt1_common_drpwe_in;
  wire gt1_cpllpd_in;
  wire [15:0]gt1_drpdo_out;
  wire gt1_drpen_in;
  wire gt1_drprdy_out;
  wire gt1_drpwe_in;
  wire [2:0]gt1_loopback_in;
  wire gt1_qpllpd_in;
  wire [1:0]gt1_rxpd_in;
  wire gt1_rxpolarity_in;
  wire gt1_txinhibit_in;
  wire [1:0]gt1_txpd_in;
  wire gt1_txpolarity_in;
  wire gt2_cpllpd_in;
  wire [15:0]gt2_drpdo_out;
  wire gt2_drpen_in;
  wire gt2_drprdy_out;
  wire gt2_drpwe_in;
  wire [2:0]gt2_loopback_in;
  wire [1:0]gt2_rxpd_in;
  wire gt2_rxpolarity_in;
  wire gt2_txinhibit_in;
  wire [1:0]gt2_txpd_in;
  wire gt2_txpolarity_in;
  wire gt3_cpllpd_in;
  wire [15:0]gt3_drpdo_out;
  wire gt3_drpen_in;
  wire gt3_drprdy_out;
  wire gt3_drpwe_in;
  wire [2:0]gt3_loopback_in;
  wire [1:0]gt3_rxpd_in;
  wire gt3_rxpolarity_in;
  wire gt3_txinhibit_in;
  wire [1:0]gt3_txpd_in;
  wire gt3_txpolarity_in;
  wire gt4_cpllpd_in;
  wire [15:0]gt4_drpdo_out;
  wire gt4_drpen_in;
  wire gt4_drprdy_out;
  wire gt4_drpwe_in;
  wire [2:0]gt4_loopback_in;
  wire [1:0]gt4_rxpd_in;
  wire gt4_rxpolarity_in;
  wire gt4_txinhibit_in;
  wire [1:0]gt4_txpd_in;
  wire gt4_txpolarity_in;
  wire gt5_cpllpd_in;
  wire [15:0]gt5_drpdo_out;
  wire gt5_drpen_in;
  wire gt5_drprdy_out;
  wire gt5_drpwe_in;
  wire [2:0]gt5_loopback_in;
  wire [1:0]gt5_rxpd_in;
  wire gt5_rxpolarity_in;
  wire gt5_txinhibit_in;
  wire [1:0]gt5_txpd_in;
  wire gt5_txpolarity_in;
  wire gt6_cpllpd_in;
  wire [15:0]gt6_drpdo_out;
  wire gt6_drpen_in;
  wire gt6_drprdy_out;
  wire gt6_drpwe_in;
  wire [2:0]gt6_loopback_in;
  wire [1:0]gt6_rxpd_in;
  wire gt6_rxpolarity_in;
  wire gt6_txinhibit_in;
  wire [1:0]gt6_txpd_in;
  wire gt6_txpolarity_in;
  wire gt7_cpllpd_in;
  wire [15:0]gt7_drpdo_out;
  wire gt7_drpen_in;
  wire gt7_drprdy_out;
  wire gt7_drpwe_in;
  wire [2:0]gt7_loopback_in;
  wire gt7_rxdfelpmreset_in;
  wire gt7_rxlpmen_in;
  wire [1:0]gt7_rxpd_in;
  wire gt7_rxpolarity_in;
  wire gt7_txinhibit_in;
  wire [1:0]gt7_txpd_in;
  wire gt7_txpolarity_in;
  wire [7:0]gt_interface_sel;
  wire gt_slv_rden;
  wire gt_slv_wren;
  wire jesd204_phy_0_commonDbgCtrl_i_n_1;
  wire jesd204_phy_0_commonDbgCtrl_i_n_3;
  wire jesd204_phy_0_commonDbgCtrl_i_n_4;
  wire jesd204_phy_0_drpChannelMailbox_i_n_2;
  wire jesd204_phy_0_drpChannelMailbox_i_n_23;
  wire jesd204_phy_0_drpChannelMailbox_i_n_3;
  wire jesd204_phy_0_drpChannelMailbox_i_n_4;
  wire jesd204_phy_0_drpChannelMailbox_i_n_49;
  wire jesd204_phy_0_drpChannelMailbox_i_n_5;
  wire jesd204_phy_0_drpChannelMailbox_i_n_50;
  wire jesd204_phy_0_drpChannelMailbox_i_n_51;
  wire jesd204_phy_0_drpChannelMailbox_i_n_52;
  wire jesd204_phy_0_drpChannelMailbox_i_n_53;
  wire jesd204_phy_0_drpChannelMailbox_i_n_54;
  wire jesd204_phy_0_drpChannelMailbox_i_n_55;
  wire jesd204_phy_0_drpChannelMailbox_i_n_56;
  wire jesd204_phy_0_drpChannelMailbox_i_n_57;
  wire jesd204_phy_0_drpChannelMailbox_i_n_58;
  wire jesd204_phy_0_drpChannelMailbox_i_n_59;
  wire jesd204_phy_0_drpChannelMailbox_i_n_6;
  wire jesd204_phy_0_drpChannelMailbox_i_n_60;
  wire jesd204_phy_0_drpChannelMailbox_i_n_61;
  wire jesd204_phy_0_drpChannelMailbox_i_n_62;
  wire jesd204_phy_0_drpChannelMailbox_i_n_63;
  wire jesd204_phy_0_drpChannelMailbox_i_n_64;
  wire jesd204_phy_0_drpChannelMailbox_i_n_65;
  wire jesd204_phy_0_drpChannelMailbox_i_n_66;
  wire jesd204_phy_0_drpChannelMailbox_i_n_67;
  wire jesd204_phy_0_drpChannelMailbox_i_n_68;
  wire jesd204_phy_0_drpChannelMailbox_i_n_69;
  wire jesd204_phy_0_drpChannelMailbox_i_n_70;
  wire jesd204_phy_0_drpChannelMailbox_i_n_71;
  wire jesd204_phy_0_drpChannelMailbox_i_n_72;
  wire jesd204_phy_0_drpChannelMailbox_i_n_73;
  wire jesd204_phy_0_drpChannelMailbox_i_n_74;
  wire jesd204_phy_0_drpCommonMailbox_i_n_11;
  wire jesd204_phy_0_drpCommonMailbox_i_n_2;
  wire jesd204_phy_0_drpCommonMailbox_i_n_41;
  wire jesd204_phy_0_drpCommonMailbox_i_n_50;
  wire jesd204_phy_0_drpCommonMailbox_i_n_51;
  wire jesd204_phy_0_drpCommonMailbox_i_n_54;
  wire jesd204_phy_0_drpCommonMailbox_i_n_55;
  wire jesd204_phy_0_drpCommonMailbox_i_n_56;
  wire jesd204_phy_0_drpCommonMailbox_i_n_57;
  wire jesd204_phy_0_drpCommonMailbox_i_n_58;
  wire jesd204_phy_0_drpCommonMailbox_i_n_59;
  wire jesd204_phy_0_drpCommonMailbox_i_n_6;
  wire jesd204_phy_0_drpCommonMailbox_i_n_60;
  wire jesd204_phy_0_drpCommonMailbox_i_n_61;
  wire jesd204_phy_0_drpCommonMailbox_i_n_62;
  wire jesd204_phy_0_drpCommonMailbox_i_n_63;
  wire jesd204_phy_0_drpCommonMailbox_i_n_7;
  wire jesd204_phy_0_drpCommonMailbox_i_n_8;
  wire jesd204_phy_0_phyAxiConfig_i_n_1;
  wire jesd204_phy_0_phyAxiConfig_i_n_10;
  wire jesd204_phy_0_phyAxiConfig_i_n_11;
  wire jesd204_phy_0_phyAxiConfig_i_n_12;
  wire jesd204_phy_0_phyAxiConfig_i_n_13;
  wire jesd204_phy_0_phyAxiConfig_i_n_14;
  wire jesd204_phy_0_phyAxiConfig_i_n_15;
  wire jesd204_phy_0_phyAxiConfig_i_n_16;
  wire jesd204_phy_0_phyAxiConfig_i_n_25;
  wire jesd204_phy_0_phyAxiConfig_i_n_26;
  wire jesd204_phy_0_phyAxiConfig_i_n_27;
  wire jesd204_phy_0_phyAxiConfig_i_n_28;
  wire jesd204_phy_0_phyAxiConfig_i_n_29;
  wire jesd204_phy_0_phyAxiConfig_i_n_30;
  wire jesd204_phy_0_phyAxiConfig_i_n_31;
  wire jesd204_phy_0_phyAxiConfig_i_n_32;
  wire jesd204_phy_0_phyAxiConfig_i_n_33;
  wire jesd204_phy_0_phyAxiConfig_i_n_34;
  wire jesd204_phy_0_phyAxiConfig_i_n_35;
  wire jesd204_phy_0_phyAxiConfig_i_n_36;
  wire jesd204_phy_0_phyAxiConfig_i_n_37;
  wire jesd204_phy_0_phyAxiConfig_i_n_38;
  wire jesd204_phy_0_phyAxiConfig_i_n_39;
  wire jesd204_phy_0_phyAxiConfig_i_n_40;
  wire jesd204_phy_0_phyAxiConfig_i_n_41;
  wire jesd204_phy_0_phyAxiConfig_i_n_42;
  wire jesd204_phy_0_phyAxiConfig_i_n_43;
  wire jesd204_phy_0_phyAxiConfig_i_n_44;
  wire jesd204_phy_0_phyAxiConfig_i_n_45;
  wire jesd204_phy_0_phyAxiConfig_i_n_46;
  wire jesd204_phy_0_phyAxiConfig_i_n_47;
  wire jesd204_phy_0_phyAxiConfig_i_n_48;
  wire jesd204_phy_0_phyAxiConfig_i_n_49;
  wire jesd204_phy_0_phyAxiConfig_i_n_50;
  wire jesd204_phy_0_phyAxiConfig_i_n_51;
  wire jesd204_phy_0_phyAxiConfig_i_n_52;
  wire jesd204_phy_0_phyAxiConfig_i_n_53;
  wire jesd204_phy_0_phyAxiConfig_i_n_54;
  wire jesd204_phy_0_phyAxiConfig_i_n_55;
  wire jesd204_phy_0_phyAxiConfig_i_n_56;
  wire jesd204_phy_0_phyAxiConfig_i_n_57;
  wire jesd204_phy_0_phyAxiConfig_i_n_58;
  wire jesd204_phy_0_phyAxiConfig_i_n_59;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_144;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_145;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_146;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_147;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_148;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_149;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_150;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_151;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_152;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_153;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_158;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_159;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_160;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_161;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_162;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_163;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_164;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_165;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_166;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_167;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_168;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_169;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_170;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_171;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_172;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_173;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_174;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_175;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_176;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_177;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_178;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_179;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_180;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_181;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_55;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_56;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_57;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_58;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_59;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_60;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_61;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_62;
  wire jesd204_phy_0_transDbgCtrl_async_i_n_63;
  wire jesd204_phy_0_transDbgCtrl_rx_i_n_10;
  wire jesd204_phy_0_transDbgCtrl_rx_i_n_11;
  wire jesd204_phy_0_transDbgCtrl_rx_i_n_12;
  wire jesd204_phy_0_transDbgCtrl_rx_i_n_13;
  wire jesd204_phy_0_transDbgCtrl_rx_i_n_14;
  wire jesd204_phy_0_transDbgCtrl_rx_i_n_15;
  wire jesd204_phy_0_transDbgCtrl_rx_i_n_16;
  wire jesd204_phy_0_transDbgCtrl_rx_i_n_17;
  wire jesd204_phy_0_transDbgCtrl_rx_i_n_18;
  wire jesd204_phy_0_transDbgCtrl_rx_i_n_19;
  wire jesd204_phy_0_transDbgCtrl_rx_i_n_2;
  wire jesd204_phy_0_transDbgCtrl_rx_i_n_20;
  wire jesd204_phy_0_transDbgCtrl_rx_i_n_3;
  wire jesd204_phy_0_transDbgCtrl_rx_i_n_31;
  wire jesd204_phy_0_transDbgCtrl_rx_i_n_32;
  wire jesd204_phy_0_transDbgCtrl_rx_i_n_33;
  wire jesd204_phy_0_transDbgCtrl_rx_i_n_34;
  wire jesd204_phy_0_transDbgCtrl_rx_i_n_4;
  wire jesd204_phy_0_transDbgCtrl_rx_i_n_5;
  wire jesd204_phy_0_transDbgCtrl_rx_i_n_6;
  wire jesd204_phy_0_transDbgCtrl_rx_i_n_7;
  wire jesd204_phy_0_transDbgCtrl_rx_i_n_8;
  wire jesd204_phy_0_transDbgCtrl_rx_i_n_9;
  wire jesd204_phy_0_transDbgCtrl_tx_i_n_19;
  wire jesd204_phy_0_transDbgCtrl_tx_i_n_20;
  wire jesd204_phy_0_transDbgCtrl_tx_i_n_21;
  wire jesd204_phy_0_transDbgCtrl_tx_i_n_22;
  wire jesd204_phy_0_transDbgCtrl_tx_i_n_23;
  wire jesd204_phy_0_transDbgCtrl_tx_i_n_56;
  wire jesd204_phy_0_transDbgCtrl_tx_i_n_57;
  wire jesd204_phy_0_transDbgCtrl_tx_i_n_58;
  wire jesd204_phy_0_transDbgCtrl_tx_i_n_75;
  wire p_0_in;
  wire phy1_axi_map_wready;
  wire phy1_slv_rden;
  wire rx_core_clk;
  wire rx_pll_lock_i_reg;
  wire rx_sys_reset;
  wire rx_sys_reset_axi;
  wire s_axi_aclk;
  wire [9:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [9:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [0:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [24:0]s_axi_rdata;
  wire s_axi_rready;
  wire [0:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [22:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [6:2]slv_addr;
  wire [3:0]\slv_rdata_reg[3] ;
  wire [3:0]\slv_rdata_reg[3]_0 ;
  wire [3:0]\slv_rdata_reg[3]_1 ;
  wire [3:0]\slv_rdata_reg[3]_2 ;
  wire slv_rden_r;
  wire slv_rden_r_6;
  wire slv_wren_clk2;
  wire slv_wren_done_pulse;
  wire slv_wren_done_pulse_7;
  wire timeout_enable;
  wire timeout_length;
  wire timeout_length_0;
  wire [11:0]timeout_value;
  wire tx_core_clk;
  wire tx_pll_lock_i_reg;
  wire tx_sys_reset;
  wire tx_sys_reset_axi;
  wire wait_for_drp;
  wire wait_for_drp_4;
  wire wr_req_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_axi axi_register_if_i
       (.D(axi_register_if_i_n_48),
        .E(drp_int_addr_3),
        .Q(axi_register_if_i_n_21),
        .access_type4_out(access_type4_out_1),
        .access_type4_out_0(access_type4_out),
        .access_type_reg(jesd204_phy_0_drpChannelMailbox_i_n_6),
        .access_type_reg_0(jesd204_phy_0_drpCommonMailbox_i_n_8),
        .axi_bvalid_reg_0(jesd204_phy_0_drpChannelMailbox_i_n_3),
        .\axi_rdata_reg[2]_0 (axi_register_if_i_n_101),
        .chan_async_axi_map_wready(chan_async_axi_map_wready),
        .chan_async_axi_map_wready_reg_0(jesd204_phy_0_phyAxiConfig_i_n_31),
        .chan_async_axi_map_wready_reg_1(jesd204_phy_0_phyAxiConfig_i_n_30),
        .chan_async_slv_rden(chan_async_slv_rden),
        .chan_rx_axi_map_wready(chan_rx_axi_map_wready),
        .chan_rx_slv_rdata({chan_rx_slv_rdata[20:2],chan_rx_slv_rdata[0]}),
        .chan_rx_slv_rden(chan_rx_slv_rden),
        .chan_tx_axi_map_wready(chan_tx_axi_map_wready),
        .chan_tx_slv_rden(chan_tx_slv_rden),
        .clk1_ready_pulse_reg(jesd204_phy_0_drpCommonMailbox_i_n_7),
        .clk2_valid_pulse_reg(jesd204_phy_0_transDbgCtrl_rx_i_n_34),
        .\cmm_interface_sel_reg[4] (jesd204_phy_0_phyAxiConfig_i_n_25),
        .\cmm_interface_sel_reg[7] (axi_register_if_i_n_40),
        .\cmm_interface_sel_reg[7]_0 (cmm_interface_sel),
        .cmn_dbg_axi_map_wready(cmn_dbg_axi_map_wready),
        .cmn_dbg_slv_rden(cmn_dbg_slv_rden),
        .cmn_dbg_slv_rden_reg_0(jesd204_phy_0_drpChannelMailbox_i_n_5),
        .cmn_slv_rden(cmn_slv_rden),
        .cmn_slv_wren(cmn_slv_wren),
        .\cpll_cal_per_reg[17] (axi_register_if_i_n_81),
        .\cpll_cal_per_reg[17]_0 ({jesd204_phy_0_transDbgCtrl_async_i_n_158,jesd204_phy_0_transDbgCtrl_async_i_n_159,jesd204_phy_0_transDbgCtrl_async_i_n_160,jesd204_phy_0_transDbgCtrl_async_i_n_161,jesd204_phy_0_transDbgCtrl_async_i_n_162,jesd204_phy_0_transDbgCtrl_async_i_n_163,jesd204_phy_0_transDbgCtrl_async_i_n_164,jesd204_phy_0_transDbgCtrl_async_i_n_165,jesd204_phy_0_transDbgCtrl_async_i_n_166,jesd204_phy_0_transDbgCtrl_async_i_n_167,jesd204_phy_0_transDbgCtrl_async_i_n_168,jesd204_phy_0_transDbgCtrl_async_i_n_169,jesd204_phy_0_transDbgCtrl_async_i_n_170}),
        .\cpll_cal_per_reg[4] (jesd204_phy_0_transDbgCtrl_async_i_n_59),
        .\cpll_cal_tol_reg[0] (jesd204_phy_0_transDbgCtrl_async_i_n_152),
        .\cpll_cal_tol_reg[13] (jesd204_phy_0_transDbgCtrl_async_i_n_62),
        .\cpll_cal_tol_reg[14] (jesd204_phy_0_transDbgCtrl_async_i_n_61),
        .\cpll_cal_tol_reg[17] (axi_register_if_i_n_82),
        .\cpll_cal_tol_reg[17]_0 ({jesd204_phy_0_transDbgCtrl_async_i_n_171,jesd204_phy_0_transDbgCtrl_async_i_n_172,jesd204_phy_0_transDbgCtrl_async_i_n_173,jesd204_phy_0_transDbgCtrl_async_i_n_174,jesd204_phy_0_transDbgCtrl_async_i_n_175,jesd204_phy_0_transDbgCtrl_async_i_n_176,jesd204_phy_0_transDbgCtrl_async_i_n_177,jesd204_phy_0_transDbgCtrl_async_i_n_178,jesd204_phy_0_transDbgCtrl_async_i_n_179,jesd204_phy_0_transDbgCtrl_async_i_n_180,jesd204_phy_0_transDbgCtrl_async_i_n_181}),
        .\cpll_cal_tol_reg[4] (jesd204_phy_0_transDbgCtrl_async_i_n_63),
        .cpll_pd_1_reg(axi_register_if_i_n_66),
        .cpll_pd_1_reg_0(axi_register_if_i_n_110),
        .cpll_pd_4_reg(axi_register_if_i_n_111),
        .cpll_pd_6_reg(axi_register_if_i_n_43),
        .cpll_pd_6_reg_0(axi_register_if_i_n_51),
        .cpll_pd_6_reg_1(axi_register_if_i_n_112),
        .cpll_pd_7_reg(axi_register_if_i_n_94),
        .data_out(data_out),
        .data_sync_reg_gsr(data_sync_reg_gsr_1),
        .data_sync_reg_gsr_0(data_sync_reg_gsr_2),
        .data_sync_reg_gsr_1(data_sync_reg_gsr_3),
        .drp_access_valid_reg(axi_register_if_i_n_32),
        .\drp_int_addr_reg[7] (\drp_read_data_reg[15]_0 [7:2]),
        .\drp_int_addr_reg[8] (drp_int_addr),
        .\drp_int_addr_reg[8]_0 (data_sync_reg1[8:3]),
        .\drp_read_data_reg[0] (jesd204_phy_0_drpChannelMailbox_i_n_50),
        .\drp_read_data_reg[0]_0 (jesd204_phy_0_drpCommonMailbox_i_n_50),
        .\drp_read_data_reg[15] ({drp_read_data[15:9],drp_read_data[7:2]}),
        .\drp_read_data_reg[15]_0 ({jesd204_phy_0_drpChannelMailbox_i_n_52,jesd204_phy_0_drpChannelMailbox_i_n_53,jesd204_phy_0_drpChannelMailbox_i_n_54,jesd204_phy_0_drpChannelMailbox_i_n_55,jesd204_phy_0_drpChannelMailbox_i_n_56,jesd204_phy_0_drpChannelMailbox_i_n_57,jesd204_phy_0_drpChannelMailbox_i_n_58,jesd204_phy_0_drpChannelMailbox_i_n_59,jesd204_phy_0_drpChannelMailbox_i_n_60,jesd204_phy_0_drpChannelMailbox_i_n_61,jesd204_phy_0_drpChannelMailbox_i_n_62,jesd204_phy_0_drpChannelMailbox_i_n_63,jesd204_phy_0_drpChannelMailbox_i_n_64}),
        .\drp_read_data_reg[1] (jesd204_phy_0_drpChannelMailbox_i_n_49),
        .\drp_read_data_reg[1]_0 (jesd204_phy_0_drpCommonMailbox_i_n_41),
        .\drp_read_data_reg[2] (jesd204_phy_0_drpChannelMailbox_i_n_23),
        .\drp_read_data_reg[8] (jesd204_phy_0_drpCommonMailbox_i_n_11),
        .drp_reset(drp_reset_5),
        .drp_reset_1(drp_reset),
        .drp_reset_reg(axi_register_if_i_n_19),
        .drp_reset_reg_0(axi_register_if_i_n_20),
        .\drp_write_data_reg[15] (drp_write_data_2),
        .\drp_write_data_reg[15]_0 (drp_write_data),
        .\drp_write_data_reg[15]_1 (Q[15:3]),
        .\drp_write_data_reg[15]_2 ({\drp_read_data_reg[15] [15:9],\drp_read_data_reg[15] [7:2]}),
        .gt0_loopback_in(gt0_loopback_in),
        .gt0_qpllpd_in(gt0_qpllpd_in),
        .gt0_rxpd_in(gt0_rxpd_in),
        .gt0_txpolarity_in(gt0_txpolarity_in),
        .gt1_cpllpd_in(gt1_cpllpd_in),
        .gt1_loopback_in(gt1_loopback_in),
        .gt1_rxpd_in(gt1_rxpd_in),
        .gt2_loopback_in(gt2_loopback_in),
        .gt2_rxpd_in(gt2_rxpd_in),
        .gt2_txinhibit_in(gt2_txinhibit_in),
        .gt3_loopback_in(gt3_loopback_in),
        .gt3_rxpd_in(gt3_rxpd_in),
        .gt4_cpllpd_in(gt4_cpllpd_in),
        .gt4_rxpd_in(gt4_rxpd_in),
        .gt5_rxpd_in(gt5_rxpd_in),
        .gt6_cpllpd_in(gt6_cpllpd_in),
        .gt6_rxpd_in(gt6_rxpd_in),
        .gt7_loopback_in(gt7_loopback_in),
        .gt7_rxpd_in(gt7_rxpd_in),
        .\gt_interface_sel_reg[0] (jesd204_phy_0_transDbgCtrl_async_i_n_149),
        .\gt_interface_sel_reg[0]_0 (jesd204_phy_0_transDbgCtrl_async_i_n_57),
        .\gt_interface_sel_reg[0]_1 (jesd204_phy_0_transDbgCtrl_tx_i_n_56),
        .\gt_interface_sel_reg[0]_2 (jesd204_phy_0_transDbgCtrl_tx_i_n_23),
        .\gt_interface_sel_reg[0]_3 (jesd204_phy_0_transDbgCtrl_tx_i_n_57),
        .\gt_interface_sel_reg[0]_4 (jesd204_phy_0_transDbgCtrl_tx_i_n_58),
        .\gt_interface_sel_reg[0]_5 (jesd204_phy_0_phyAxiConfig_i_n_26),
        .\gt_interface_sel_reg[0]_6 (jesd204_phy_0_transDbgCtrl_tx_i_n_20),
        .\gt_interface_sel_reg[0]_7 (jesd204_phy_0_transDbgCtrl_tx_i_n_21),
        .\gt_interface_sel_reg[0]_8 (jesd204_phy_0_transDbgCtrl_async_i_n_148),
        .\gt_interface_sel_reg[1] (jesd204_phy_0_phyAxiConfig_i_n_50),
        .\gt_interface_sel_reg[1]_0 (jesd204_phy_0_phyAxiConfig_i_n_33),
        .\gt_interface_sel_reg[1]_1 (jesd204_phy_0_phyAxiConfig_i_n_27),
        .\gt_interface_sel_reg[1]_2 (jesd204_phy_0_phyAxiConfig_i_n_32),
        .\gt_interface_sel_reg[2] (jesd204_phy_0_phyAxiConfig_i_n_38),
        .\gt_interface_sel_reg[2]_0 (jesd204_phy_0_phyAxiConfig_i_n_39),
        .\gt_interface_sel_reg[2]_1 (jesd204_phy_0_phyAxiConfig_i_n_14),
        .\gt_interface_sel_reg[6] (jesd204_phy_0_phyAxiConfig_i_n_10),
        .\gt_interface_sel_reg[7] (axi_register_if_i_n_41),
        .\gt_interface_sel_reg[7]_0 (gt_interface_sel),
        .gt_slv_rden(gt_slv_rden),
        .gt_slv_wren(gt_slv_wren),
        .\loopback_0_reg[0] (axi_register_if_i_n_146),
        .\loopback_0_reg[1] (axi_register_if_i_n_145),
        .\loopback_0_reg[2] (axi_register_if_i_n_144),
        .\loopback_1_reg[0] (axi_register_if_i_n_151),
        .\loopback_1_reg[1] (axi_register_if_i_n_150),
        .\loopback_1_reg[2] (axi_register_if_i_n_149),
        .\loopback_2_reg[0] (axi_register_if_i_n_156),
        .\loopback_2_reg[1] (axi_register_if_i_n_155),
        .\loopback_2_reg[2] (axi_register_if_i_n_154),
        .\loopback_3_reg[0] (axi_register_if_i_n_161),
        .\loopback_3_reg[1] (axi_register_if_i_n_160),
        .\loopback_3_reg[2] (axi_register_if_i_n_159),
        .\loopback_4_reg[0] (axi_register_if_i_n_59),
        .\loopback_6_reg[0] (jesd204_phy_0_transDbgCtrl_async_i_n_150),
        .\loopback_7_reg[0] (axi_register_if_i_n_172),
        .\loopback_7_reg[0]_0 (jesd204_phy_0_transDbgCtrl_async_i_n_151),
        .\loopback_7_reg[1] (axi_register_if_i_n_171),
        .\loopback_7_reg[2] (axi_register_if_i_n_170),
        .p_0_in(p_0_in),
        .phy1_axi_map_wready(phy1_axi_map_wready),
        .phy1_slv_rden(phy1_slv_rden),
        .qpll0_pd_0_reg(axi_register_if_i_n_30),
        .qpll0_pd_0_reg_0(axi_register_if_i_n_105),
        .qpll1_pd_0_reg(slv_addr),
        .qpll1_pd_0_reg_0(axi_register_if_i_n_73),
        .qpll1_pd_0_reg_1(axi_register_if_i_n_106),
        .qpll1_pd_0_reg_2(jesd204_phy_0_commonDbgCtrl_i_n_4),
        .qpll1_pd_0_reg_3(jesd204_phy_0_commonDbgCtrl_i_n_1),
        .qpll1_pd_1_reg(axi_register_if_i_n_107),
        .qpll1_pd_1_reg_0(jesd204_phy_0_commonDbgCtrl_i_n_3),
        .\rx_pd_0_reg[0] (axi_register_if_i_n_139),
        .\rx_pd_0_reg[1] (axi_register_if_i_n_53),
        .\rx_pd_0_reg[1]_0 (axi_register_if_i_n_138),
        .\rx_pd_1_reg[0] (axi_register_if_i_n_148),
        .\rx_pd_1_reg[1] (axi_register_if_i_n_69),
        .\rx_pd_1_reg[1]_0 (axi_register_if_i_n_147),
        .\rx_pd_2_reg[0] (axi_register_if_i_n_153),
        .\rx_pd_2_reg[1] (axi_register_if_i_n_152),
        .\rx_pd_3_reg[0] (axi_register_if_i_n_158),
        .\rx_pd_3_reg[1] (axi_register_if_i_n_157),
        .\rx_pd_4_reg[0] (axi_register_if_i_n_163),
        .\rx_pd_4_reg[1] (axi_register_if_i_n_162),
        .\rx_pd_5_reg[0] (axi_register_if_i_n_165),
        .\rx_pd_5_reg[1] (axi_register_if_i_n_88),
        .\rx_pd_5_reg[1]_0 (axi_register_if_i_n_164),
        .\rx_pd_6_reg[0] (axi_register_if_i_n_167),
        .\rx_pd_6_reg[1] (axi_register_if_i_n_86),
        .\rx_pd_6_reg[1]_0 (axi_register_if_i_n_166),
        .\rx_pd_7_reg[0] (axi_register_if_i_n_169),
        .\rx_pd_7_reg[1] (axi_register_if_i_n_68),
        .\rx_pd_7_reg[1]_0 (axi_register_if_i_n_168),
        .rx_sys_reset_axi(rx_sys_reset_axi),
        .rx_sys_reset_axi_reg(axi_register_if_i_n_109),
        .rx_sys_reset_axi_reg_0(jesd204_phy_0_transDbgCtrl_async_i_n_153),
        .rxdfeagchold_reg(jesd204_phy_0_transDbgCtrl_rx_i_n_17),
        .rxdfelfhold_reg(jesd204_phy_0_transDbgCtrl_rx_i_n_18),
        .rxdfetap10hold_reg(jesd204_phy_0_transDbgCtrl_rx_i_n_10),
        .rxdfetap11hold_reg(jesd204_phy_0_transDbgCtrl_rx_i_n_11),
        .rxdfetap12hold_reg(jesd204_phy_0_transDbgCtrl_rx_i_n_12),
        .rxdfetap13hold_reg(jesd204_phy_0_transDbgCtrl_rx_i_n_13),
        .rxdfetap14hold_reg(jesd204_phy_0_transDbgCtrl_rx_i_n_14),
        .rxdfetap15hold_reg(jesd204_phy_0_transDbgCtrl_rx_i_n_15),
        .rxdfetap2hold_reg(jesd204_phy_0_transDbgCtrl_rx_i_n_2),
        .rxdfetap3hold_reg(jesd204_phy_0_transDbgCtrl_rx_i_n_3),
        .rxdfetap4hold_reg(jesd204_phy_0_transDbgCtrl_rx_i_n_4),
        .rxdfetap5hold_reg(jesd204_phy_0_transDbgCtrl_rx_i_n_5),
        .rxdfetap6hold_reg(jesd204_phy_0_transDbgCtrl_rx_i_n_6),
        .rxdfetap7hold_reg(jesd204_phy_0_transDbgCtrl_rx_i_n_7),
        .rxdfetap8hold_reg(jesd204_phy_0_transDbgCtrl_rx_i_n_8),
        .rxdfetap9hold_reg(jesd204_phy_0_transDbgCtrl_rx_i_n_9),
        .rxdfeuthold_reg(axi_register_if_i_n_49),
        .rxdfeuthold_reg_0(jesd204_phy_0_transDbgCtrl_rx_i_n_19),
        .rxdfevphold_reg(jesd204_phy_0_transDbgCtrl_rx_i_n_20),
        .rxlpmen_reg(axi_register_if_i_n_64),
        .rxoshold_reg(jesd204_phy_0_transDbgCtrl_rx_i_n_16),
        .\rxpllclksel_reg[0] (axi_register_if_i_n_143),
        .\rxpllclksel_reg[0]_0 (jesd204_phy_0_transDbgCtrl_async_i_n_56),
        .\rxpllclksel_reg[0]_1 (gt0_rxsysclksel_i[0]),
        .\rxpllclksel_reg[1] (axi_register_if_i_n_142),
        .\rxpllclksel_reg[1]_0 (gt0_rxsysclksel_i[1]),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata({s_axi_wdata[22:21],s_axi_wdata[2:0]}),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .\slv_addr_reg[2]_0 (jesd204_phy_0_transDbgCtrl_rx_i_n_32),
        .\slv_addr_reg[2]_1 (jesd204_phy_0_phyAxiConfig_i_n_15),
        .\slv_addr_reg[2]_2 (jesd204_phy_0_phyAxiConfig_i_n_11),
        .\slv_addr_reg[3]_0 (jesd204_phy_0_transDbgCtrl_async_i_n_55),
        .\slv_addr_reg[4]_0 (jesd204_phy_0_transDbgCtrl_async_i_n_58),
        .\slv_addr_reg[5]_0 (jesd204_phy_0_transDbgCtrl_async_i_n_60),
        .\slv_rdata_reg[10] (axi_register_if_i_n_126),
        .\slv_rdata_reg[11] (axi_register_if_i_n_127),
        .\slv_rdata_reg[12] (axi_register_if_i_n_128),
        .\slv_rdata_reg[13] (axi_register_if_i_n_129),
        .\slv_rdata_reg[14] (axi_register_if_i_n_130),
        .\slv_rdata_reg[15] (axi_register_if_i_n_131),
        .\slv_rdata_reg[16] (axi_register_if_i_n_132),
        .\slv_rdata_reg[17] (axi_register_if_i_n_133),
        .\slv_rdata_reg[18] (axi_register_if_i_n_134),
        .\slv_rdata_reg[19] (axi_register_if_i_n_135),
        .\slv_rdata_reg[20] (axi_register_if_i_n_136),
        .\slv_rdata_reg[2] (axi_register_if_i_n_117),
        .\slv_rdata_reg[2]_0 (axi_register_if_i_n_118),
        .\slv_rdata_reg[3] ({axi_register_if_i_n_60,axi_register_if_i_n_61,axi_register_if_i_n_62,axi_register_if_i_n_63}),
        .\slv_rdata_reg[3]_0 (axi_register_if_i_n_119),
        .\slv_rdata_reg[3]_1 (chan_tx_slv_rdata),
        .\slv_rdata_reg[4] (axi_register_if_i_n_120),
        .\slv_rdata_reg[5] (axi_register_if_i_n_121),
        .\slv_rdata_reg[6] (axi_register_if_i_n_122),
        .\slv_rdata_reg[7] (axi_register_if_i_n_123),
        .\slv_rdata_reg[8] (axi_register_if_i_n_124),
        .\slv_rdata_reg[9] (axi_register_if_i_n_125),
        .slv_rden_r(slv_rden_r),
        .slv_rden_r_2(slv_rden_r_6),
        .slv_rden_r_reg(jesd204_phy_0_transDbgCtrl_tx_i_n_19),
        .slv_rden_r_reg_0(jesd204_phy_0_transDbgCtrl_tx_i_n_22),
        .slv_rden_r_reg_1(jesd204_phy_0_transDbgCtrl_rx_i_n_31),
        .\slv_wdata_r_internal_reg[0] (axi_register_if_i_n_99),
        .\slv_wdata_r_internal_reg[0]_0 (axi_register_if_i_n_100),
        .\slv_wdata_r_internal_reg[0]_1 (jesd204_phy_0_transDbgCtrl_tx_i_n_75),
        .slv_wren_clk2(slv_wren_clk2),
        .slv_wren_done_pulse(slv_wren_done_pulse),
        .timeout_enable(timeout_enable),
        .timeout_enable_reg(axi_register_if_i_n_23),
        .timeout_enable_reg_0(axi_register_if_i_n_102),
        .\timeout_length_reg[11] (timeout_length_0),
        .\timeout_length_reg[11]_0 (timeout_length),
        .\timeout_length_reg[11]_1 ({jesd204_phy_0_drpCommonMailbox_i_n_54,jesd204_phy_0_drpCommonMailbox_i_n_55,jesd204_phy_0_drpCommonMailbox_i_n_56,jesd204_phy_0_drpCommonMailbox_i_n_57,jesd204_phy_0_drpCommonMailbox_i_n_58,jesd204_phy_0_drpCommonMailbox_i_n_59,jesd204_phy_0_drpCommonMailbox_i_n_60,jesd204_phy_0_drpCommonMailbox_i_n_61,jesd204_phy_0_drpCommonMailbox_i_n_62,jesd204_phy_0_drpCommonMailbox_i_n_63}),
        .\timeout_length_reg[11]_2 ({jesd204_phy_0_drpChannelMailbox_i_n_65,jesd204_phy_0_drpChannelMailbox_i_n_66,jesd204_phy_0_drpChannelMailbox_i_n_67,jesd204_phy_0_drpChannelMailbox_i_n_68,jesd204_phy_0_drpChannelMailbox_i_n_69,jesd204_phy_0_drpChannelMailbox_i_n_70,jesd204_phy_0_drpChannelMailbox_i_n_71,jesd204_phy_0_drpChannelMailbox_i_n_72,jesd204_phy_0_drpChannelMailbox_i_n_73,jesd204_phy_0_drpChannelMailbox_i_n_74}),
        .\timeout_value_reg[11] (axi_register_if_i_n_42),
        .\timeout_value_reg[11]_0 (timeout_value),
        .tx_sys_reset_axi(tx_sys_reset_axi),
        .tx_sys_reset_axi_reg(axi_register_if_i_n_46),
        .tx_sys_reset_axi_reg_0(axi_register_if_i_n_108),
        .\txdiffctrl_0_reg[3] (axi_register_if_i_n_71),
        .\txdiffctrl_5_reg[3] (axi_register_if_i_n_87),
        .\txdiffctrl_6_reg[3] (axi_register_if_i_n_72),
        .\txdiffctrl_7_reg[3] (axi_register_if_i_n_54),
        .\txdiffctrl_7_reg[3]_0 (axi_register_if_i_n_67),
        .txinihibit_0_reg(axi_register_if_i_n_58),
        .txinihibit_2_reg(axi_register_if_i_n_57),
        .txinihibit_2_reg_0(axi_register_if_i_n_114),
        .txinihibit_4_reg(axi_register_if_i_n_74),
        .txinihibit_4_reg_0(axi_register_if_i_n_97),
        .txinihibit_5_reg(axi_register_if_i_n_65),
        .txinihibit_5_reg_0(axi_register_if_i_n_98),
        .txinihibit_6_reg(axi_register_if_i_n_44),
        .txinihibit_7_reg(axi_register_if_i_n_45),
        .\txpllclksel_reg[0] (axi_register_if_i_n_141),
        .\txpllclksel_reg[0]_0 (gt0_txsysclksel_i[0]),
        .\txpllclksel_reg[1] (axi_register_if_i_n_89),
        .\txpllclksel_reg[1]_0 (axi_register_if_i_n_140),
        .\txpllclksel_reg[1]_1 (gt0_txsysclksel_i[1]),
        .txpolarity_0_reg(axi_register_if_i_n_113),
        .txpolarity_1_reg(axi_register_if_i_n_95),
        .txpolarity_3_reg(axi_register_if_i_n_93),
        .txpolarity_4_reg(axi_register_if_i_n_92),
        .txpolarity_7_reg(axi_register_if_i_n_90),
        .\txpostcursor_0_reg[0] (axi_register_if_i_n_115),
        .\txpostcursor_1_reg[4] (axi_register_if_i_n_70),
        .\txpostcursor_1_reg[4]_0 (axi_register_if_i_n_85),
        .\txpostcursor_2_reg[4] (axi_register_if_i_n_137),
        .\txpostcursor_3_reg[4] (axi_register_if_i_n_52),
        .\txpostcursor_4_reg[4] (axi_register_if_i_n_47),
        .\txpostcursor_4_reg[4]_0 (axi_register_if_i_n_55),
        .\txpostcursor_5_reg[4] (axi_register_if_i_n_76),
        .\txpostcursor_6_reg[4] (axi_register_if_i_n_50),
        .\txpostcursor_7_reg[4] (axi_register_if_i_n_75),
        .\txprecursor_0_reg[4] (axi_register_if_i_n_56),
        .\txprecursor_1_reg[4] (axi_register_if_i_n_80),
        .\txprecursor_2_reg[0] (axi_register_if_i_n_96),
        .\txprecursor_3_reg[4] (axi_register_if_i_n_79),
        .\txprecursor_4_reg[0] (axi_register_if_i_n_91),
        .\txprecursor_5_reg[4] (axi_register_if_i_n_77),
        .\txprecursor_5_reg[4]_0 (axi_register_if_i_n_78),
        .\txprecursor_6_reg[1] (jesd204_phy_0_transDbgCtrl_async_i_n_146),
        .\txprecursor_6_reg[2] (jesd204_phy_0_transDbgCtrl_async_i_n_145),
        .\txprecursor_6_reg[4] (axi_register_if_i_n_83),
        .\txprecursor_6_reg[4]_0 (axi_register_if_i_n_84),
        .\txprecursor_7_reg[0] (axi_register_if_i_n_116),
        .\txprecursor_7_reg[1] (jesd204_phy_0_transDbgCtrl_async_i_n_147),
        .\txprecursor_7_reg[2] (jesd204_phy_0_transDbgCtrl_async_i_n_144),
        .wait_for_drp(wait_for_drp_4),
        .wait_for_drp_3(wait_for_drp),
        .wait_for_drp_reg(axi_register_if_i_n_103),
        .wait_for_drp_reg_0(axi_register_if_i_n_104),
        .wait_for_drp_reg_1(jesd204_phy_0_drpChannelMailbox_i_n_51),
        .wait_for_drp_reg_2(jesd204_phy_0_drpCommonMailbox_i_n_51));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_commonDbgCtrl jesd204_phy_0_commonDbgCtrl_i
       (.Q(cmm_interface_sel[0]),
        .\axi_rdata_reg[0] (jesd204_phy_0_commonDbgCtrl_i_n_4),
        .\cmm_interface_sel_reg[0] (axi_register_if_i_n_107),
        .gt0_qpllpd_in(gt0_qpllpd_in),
        .gt1_qpllpd_in(gt1_qpllpd_in),
        .p_0_in(p_0_in),
        .qpll0_pd_0_reg_0(axi_register_if_i_n_105),
        .qpll0_pd_1_reg_0(jesd204_phy_0_phyAxiConfig_i_n_42),
        .qpll1_pd_0_reg_0(jesd204_phy_0_commonDbgCtrl_i_n_1),
        .qpll1_pd_1_reg_0(jesd204_phy_0_commonDbgCtrl_i_n_3),
        .s_axi_aclk(s_axi_aclk),
        .\slv_addr_reg[3] (slv_addr[3:2]),
        .\slv_addr_reg[6] (axi_register_if_i_n_106));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_drpChannelMailbox jesd204_phy_0_drpChannelMailbox_i
       (.E(drp_int_addr),
        .Q(axi_register_if_i_n_21),
        .SR(SR),
        .access_type4_out(access_type4_out),
        .\axi_bresp_reg[1] (jesd204_phy_0_drpChannelMailbox_i_n_3),
        .\axi_bresp_reg[1]_0 (jesd204_phy_0_drpChannelMailbox_i_n_4),
        .axi_bvalid_reg(s_axi_bvalid),
        .\axi_rdata_reg[0] (jesd204_phy_0_drpChannelMailbox_i_n_50),
        .\axi_rdata_reg[0]_0 (jesd204_phy_0_drpChannelMailbox_i_n_51),
        .\axi_rdata_reg[11] ({jesd204_phy_0_drpChannelMailbox_i_n_65,jesd204_phy_0_drpChannelMailbox_i_n_66,jesd204_phy_0_drpChannelMailbox_i_n_67,jesd204_phy_0_drpChannelMailbox_i_n_68,jesd204_phy_0_drpChannelMailbox_i_n_69,jesd204_phy_0_drpChannelMailbox_i_n_70,jesd204_phy_0_drpChannelMailbox_i_n_71,jesd204_phy_0_drpChannelMailbox_i_n_72,jesd204_phy_0_drpChannelMailbox_i_n_73,jesd204_phy_0_drpChannelMailbox_i_n_74}),
        .\axi_rdata_reg[15] ({jesd204_phy_0_drpChannelMailbox_i_n_52,jesd204_phy_0_drpChannelMailbox_i_n_53,jesd204_phy_0_drpChannelMailbox_i_n_54,jesd204_phy_0_drpChannelMailbox_i_n_55,jesd204_phy_0_drpChannelMailbox_i_n_56,jesd204_phy_0_drpChannelMailbox_i_n_57,jesd204_phy_0_drpChannelMailbox_i_n_58,jesd204_phy_0_drpChannelMailbox_i_n_59,jesd204_phy_0_drpChannelMailbox_i_n_60,jesd204_phy_0_drpChannelMailbox_i_n_61,jesd204_phy_0_drpChannelMailbox_i_n_62,jesd204_phy_0_drpChannelMailbox_i_n_63,jesd204_phy_0_drpChannelMailbox_i_n_64}),
        .\axi_rdata_reg[1] (jesd204_phy_0_drpChannelMailbox_i_n_49),
        .\axi_rdata_reg[2] (jesd204_phy_0_drpChannelMailbox_i_n_6),
        .\axi_rdata_reg[2]_0 (jesd204_phy_0_drpChannelMailbox_i_n_23),
        .chan_tx_slv_rden_reg(jesd204_phy_0_drpChannelMailbox_i_n_5),
        .clk1_ready_pulse_reg(jesd204_phy_0_drpCommonMailbox_i_n_6),
        .cmn_dbg_slv_rden(cmn_dbg_slv_rden),
        .data_sync_reg1(Q),
        .data_sync_reg1_0(data_sync_reg1),
        .drp_access_in_progress_reg_0(jesd204_phy_0_drpCommonMailbox_i_n_2),
        .drp_access_valid_reg_0(jesd204_phy_0_drpChannelMailbox_i_n_2),
        .drp_reset(drp_reset),
        .drp_reset_reg_0(axi_register_if_i_n_20),
        .drpclk(drpclk),
        .gt0_drpdo_out(gt0_drpdo_out),
        .gt0_drpen_in(gt0_drpen_in),
        .gt0_drprdy_out(gt0_drprdy_out),
        .gt0_drpwe_in(gt0_drpwe_in),
        .gt1_drpdo_out(gt1_drpdo_out),
        .gt1_drpen_in(gt1_drpen_in),
        .gt1_drprdy_out(gt1_drprdy_out),
        .gt1_drpwe_in(gt1_drpwe_in),
        .gt2_drpdo_out(gt2_drpdo_out),
        .gt2_drpen_in(gt2_drpen_in),
        .gt2_drprdy_out(gt2_drprdy_out),
        .gt2_drpwe_in(gt2_drpwe_in),
        .gt3_drpdo_out(gt3_drpdo_out),
        .gt3_drpen_in(gt3_drpen_in),
        .gt3_drprdy_out(gt3_drprdy_out),
        .gt3_drpwe_in(gt3_drpwe_in),
        .gt4_drpdo_out(gt4_drpdo_out),
        .gt4_drpen_in(gt4_drpen_in),
        .gt4_drprdy_out(gt4_drprdy_out),
        .gt4_drpwe_in(gt4_drpwe_in),
        .gt5_drpdo_out(gt5_drpdo_out),
        .gt5_drpen_in(gt5_drpen_in),
        .gt5_drprdy_out(gt5_drprdy_out),
        .gt5_drpwe_in(gt5_drpwe_in),
        .gt6_drpdo_out(gt6_drpdo_out),
        .gt6_drpen_in(gt6_drpen_in),
        .gt6_drprdy_out(gt6_drprdy_out),
        .gt6_drpwe_in(gt6_drpwe_in),
        .gt7_drpdo_out(gt7_drpdo_out),
        .gt7_drpen_in(gt7_drpen_in),
        .gt7_drprdy_out(gt7_drprdy_out),
        .gt7_drpwe_in(gt7_drpwe_in),
        .gt_axi_map_wready_reg(axi_register_if_i_n_104),
        .gt_axi_map_wready_reg_0(drp_write_data),
        .gt_axi_map_wready_reg_1(timeout_length),
        .\gt_interface_sel_reg[2] (gt_interface_sel[2:0]),
        .gt_slv_rden(gt_slv_rden),
        .gt_slv_wren(gt_slv_wren),
        .p_0_in(p_0_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata({s_axi_wdata[22:21],s_axi_wdata[15:0]}),
        .\slv_addr_reg[3] (slv_addr[3:2]),
        .\slv_addr_reg[6] (axi_register_if_i_n_32),
        .slv_rden_r_reg(jesd204_phy_0_transDbgCtrl_rx_i_n_33),
        .wait_for_drp(wait_for_drp),
        .wait_for_drp_0(wait_for_drp_4),
        .wr_req_reg(wr_req_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_drpCommonMailbox jesd204_phy_0_drpCommonMailbox_i
       (.D(D),
        .E(drp_int_addr_3),
        .Q(cmm_interface_sel[0]),
        .SR(SR),
        .access_type4_out(access_type4_out_1),
        .access_type_reg_0(access_type_reg),
        .axi_bvalid_reg(jesd204_phy_0_drpCommonMailbox_i_n_6),
        .\axi_rdata_reg[0] (jesd204_phy_0_drpCommonMailbox_i_n_50),
        .\axi_rdata_reg[0]_0 (jesd204_phy_0_drpCommonMailbox_i_n_51),
        .\axi_rdata_reg[11] ({jesd204_phy_0_drpCommonMailbox_i_n_54,jesd204_phy_0_drpCommonMailbox_i_n_55,jesd204_phy_0_drpCommonMailbox_i_n_56,jesd204_phy_0_drpCommonMailbox_i_n_57,jesd204_phy_0_drpCommonMailbox_i_n_58,jesd204_phy_0_drpCommonMailbox_i_n_59,jesd204_phy_0_drpCommonMailbox_i_n_60,jesd204_phy_0_drpCommonMailbox_i_n_61,jesd204_phy_0_drpCommonMailbox_i_n_62,jesd204_phy_0_drpCommonMailbox_i_n_63}),
        .\axi_rdata_reg[15] ({drp_read_data[15:9],drp_read_data[7:2]}),
        .\axi_rdata_reg[1] (jesd204_phy_0_drpCommonMailbox_i_n_41),
        .\axi_rdata_reg[2] (jesd204_phy_0_drpCommonMailbox_i_n_8),
        .\axi_rdata_reg[8] (jesd204_phy_0_drpCommonMailbox_i_n_11),
        .chan_tx_slv_rden_reg(jesd204_phy_0_drpCommonMailbox_i_n_7),
        .clk2_ready_reg(clk2_ready_reg),
        .cmn_axi_map_wready_reg(axi_register_if_i_n_103),
        .cmn_axi_map_wready_reg_0(drp_write_data_2),
        .cmn_axi_map_wready_reg_1(timeout_length_0),
        .cmn_slv_rden(cmn_slv_rden),
        .cmn_slv_wren(cmn_slv_wren),
        .drp_access_in_progress_reg_0(jesd204_phy_0_drpCommonMailbox_i_n_2),
        .\drp_if_select_reg[0]_0 (E),
        .\drp_read_data_reg[15]_0 (\drp_read_data_reg[15] ),
        .\drp_read_data_reg[15]_1 (\drp_read_data_reg[15]_0 ),
        .drp_reset(drp_reset_5),
        .drp_reset_reg_0(axi_register_if_i_n_19),
        .drpclk(drpclk),
        .gt0_common_drpen_in(gt0_common_drpen_in),
        .gt0_common_drprdy_out(gt0_common_drprdy_out),
        .gt0_common_drpwe_in(gt0_common_drpwe_in),
        .gt1_common_drpen_in(gt1_common_drpen_in),
        .gt1_common_drprdy_out(gt1_common_drprdy_out),
        .gt1_common_drpwe_in(gt1_common_drpwe_in),
        .p_0_in(p_0_in),
        .phy1_axi_map_wready(phy1_axi_map_wready),
        .phy1_slv_rden(phy1_slv_rden),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata({s_axi_wdata[22],s_axi_wdata[15:0]}),
        .\s_axi_wdata[30] (jesd204_phy_0_drpChannelMailbox_i_n_2),
        .s_axi_wvalid(s_axi_wvalid),
        .\slv_addr_reg[3] (slv_addr[3:2]),
        .\slv_addr_reg[6] (axi_register_if_i_n_32),
        .\slv_rd_addr_reg[0] (axi_register_if_i_n_21),
        .slv_rden_r(slv_rden_r_6),
        .slv_wren_done_pulse(slv_wren_done_pulse_7),
        .wait_for_drp(wait_for_drp_4),
        .wr_req_reg(wr_req_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyAxiConfig jesd204_phy_0_phyAxiConfig_i
       (.E(jesd204_phy_0_phyAxiConfig_i_n_1),
        .Q(gt_interface_sel),
        .chan_async_axi_map_wready(chan_async_axi_map_wready),
        .chan_async_axi_map_wready_reg(axi_register_if_i_n_51),
        .cmn_dbg_axi_map_wready(cmn_dbg_axi_map_wready),
        .\cpll_cal_tol_reg[17] (jesd204_phy_0_phyAxiConfig_i_n_15),
        .cpll_pd_0_reg(jesd204_phy_0_phyAxiConfig_i_n_10),
        .cpll_pd_0_reg_0(jesd204_phy_0_phyAxiConfig_i_n_31),
        .cpll_pd_0_reg_1(jesd204_phy_0_phyAxiConfig_i_n_43),
        .cpll_pd_2_reg(jesd204_phy_0_phyAxiConfig_i_n_44),
        .cpll_pd_3_reg(jesd204_phy_0_phyAxiConfig_i_n_45),
        .cpll_pd_5_reg(jesd204_phy_0_phyAxiConfig_i_n_46),
        .cpll_pd_7_reg(jesd204_phy_0_phyAxiConfig_i_n_47),
        .gt0_cpllpd_in(gt0_cpllpd_in),
        .gt1_qpllpd_in(gt1_qpllpd_in),
        .gt2_cpllpd_in(gt2_cpllpd_in),
        .gt3_cpllpd_in(gt3_cpllpd_in),
        .gt4_loopback_in(gt4_loopback_in),
        .gt5_cpllpd_in(gt5_cpllpd_in),
        .gt5_loopback_in(gt5_loopback_in),
        .gt6_loopback_in(gt6_loopback_in),
        .gt7_cpllpd_in(gt7_cpllpd_in),
        .\loopback_3_reg[0] (jesd204_phy_0_phyAxiConfig_i_n_30),
        .\loopback_4_reg[0] (jesd204_phy_0_phyAxiConfig_i_n_53),
        .\loopback_4_reg[1] (jesd204_phy_0_phyAxiConfig_i_n_52),
        .\loopback_4_reg[2] (jesd204_phy_0_phyAxiConfig_i_n_51),
        .\loopback_5_reg[0] (jesd204_phy_0_phyAxiConfig_i_n_56),
        .\loopback_5_reg[1] (jesd204_phy_0_phyAxiConfig_i_n_55),
        .\loopback_5_reg[2] (jesd204_phy_0_phyAxiConfig_i_n_54),
        .\loopback_6_reg[0] (jesd204_phy_0_phyAxiConfig_i_n_59),
        .\loopback_6_reg[1] (jesd204_phy_0_phyAxiConfig_i_n_58),
        .\loopback_6_reg[2] (jesd204_phy_0_phyAxiConfig_i_n_57),
        .p_0_in(p_0_in),
        .phy1_axi_map_wready_reg(axi_register_if_i_n_42),
        .phy1_axi_map_wready_reg_0(axi_register_if_i_n_41),
        .qpll0_pd_1_reg(cmm_interface_sel),
        .qpll0_pd_1_reg_0(jesd204_phy_0_phyAxiConfig_i_n_25),
        .qpll0_pd_1_reg_1(jesd204_phy_0_phyAxiConfig_i_n_42),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata[11:0]),
        .s_axi_wvalid(s_axi_wvalid),
        .\slv_addr_reg[2] (axi_register_if_i_n_54),
        .\slv_addr_reg[3] (axi_register_if_i_n_47),
        .\slv_addr_reg[3]_0 (axi_register_if_i_n_94),
        .\slv_addr_reg[3]_1 (axi_register_if_i_n_59),
        .\slv_addr_reg[3]_2 (axi_register_if_i_n_23),
        .\slv_addr_reg[3]_3 (axi_register_if_i_n_43),
        .\slv_addr_reg[3]_4 (axi_register_if_i_n_91),
        .\slv_addr_reg[3]_5 (axi_register_if_i_n_40),
        .\slv_addr_reg[4] (axi_register_if_i_n_30),
        .\slv_addr_reg[4]_0 (axi_register_if_i_n_95),
        .\slv_addr_reg[4]_1 (axi_register_if_i_n_96),
        .\slv_addr_reg[5] (axi_register_if_i_n_102),
        .\slv_addr_reg[5]_0 (axi_register_if_i_n_52),
        .\slv_addr_reg[5]_1 (axi_register_if_i_n_67),
        .\slv_addr_reg[5]_2 (axi_register_if_i_n_137),
        .\slv_addr_reg[5]_3 (axi_register_if_i_n_80),
        .\slv_addr_reg[5]_4 (axi_register_if_i_n_45),
        .\slv_addr_reg[6] (slv_addr),
        .slv_rden_r(slv_rden_r_6),
        .slv_rden_r_reg(jesd204_phy_0_transDbgCtrl_tx_i_n_22),
        .slv_wren_clk2(slv_wren_clk2),
        .timeout_enable(timeout_enable),
        .\timeout_timer_count_reg[11] (timeout_value),
        .\tx_pd_2_reg[0] (jesd204_phy_0_phyAxiConfig_i_n_11),
        .\tx_pd_3_reg[0] (jesd204_phy_0_phyAxiConfig_i_n_39),
        .\tx_pd_4_reg[0] (jesd204_phy_0_phyAxiConfig_i_n_14),
        .\txdiffctrl_2_reg[3] (jesd204_phy_0_phyAxiConfig_i_n_37),
        .\txdiffctrl_3_reg[3] (jesd204_phy_0_phyAxiConfig_i_n_36),
        .\txdiffctrl_4_reg[3] (jesd204_phy_0_phyAxiConfig_i_n_13),
        .\txdiffctrl_7_reg[3] (jesd204_phy_0_phyAxiConfig_i_n_16),
        .txinihibit_0_reg(jesd204_phy_0_phyAxiConfig_i_n_33),
        .txinihibit_3_reg(jesd204_phy_0_phyAxiConfig_i_n_34),
        .txinihibit_4_reg(jesd204_phy_0_phyAxiConfig_i_n_41),
        .txinihibit_6_reg(jesd204_phy_0_phyAxiConfig_i_n_50),
        .txinihibit_7_reg(jesd204_phy_0_phyAxiConfig_i_n_35),
        .txinihibit_7_reg_0(jesd204_phy_0_phyAxiConfig_i_n_40),
        .txpolarity_0_reg(jesd204_phy_0_phyAxiConfig_i_n_32),
        .txpolarity_5_reg(jesd204_phy_0_phyAxiConfig_i_n_27),
        .txpolarity_6_reg(jesd204_phy_0_phyAxiConfig_i_n_26),
        .\txpostcursor_2_reg[4] (jesd204_phy_0_phyAxiConfig_i_n_12),
        .\txpostcursor_2_reg[4]_0 (jesd204_phy_0_phyAxiConfig_i_n_28),
        .\txpostcursor_4_reg[4] (jesd204_phy_0_phyAxiConfig_i_n_38),
        .\txprecursor_1_reg[4] (jesd204_phy_0_phyAxiConfig_i_n_29),
        .\txprecursor_2_reg[0] (jesd204_phy_0_phyAxiConfig_i_n_49),
        .\txprecursor_4_reg[0] (jesd204_phy_0_phyAxiConfig_i_n_48));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_transDbgCtrl_async jesd204_phy_0_transDbgCtrl_async_i
       (.E(axi_register_if_i_n_115),
        .Q(gt_interface_sel[2:0]),
        .\arststages_ff_reg[4] (\arststages_ff_reg[4] ),
        .\axi_rdata_reg[0] (jesd204_phy_0_transDbgCtrl_async_i_n_56),
        .\axi_rdata_reg[0]_0 (jesd204_phy_0_transDbgCtrl_async_i_n_57),
        .\axi_rdata_reg[0]_1 (jesd204_phy_0_transDbgCtrl_async_i_n_149),
        .\axi_rdata_reg[0]_2 (jesd204_phy_0_transDbgCtrl_async_i_n_150),
        .\axi_rdata_reg[0]_3 (jesd204_phy_0_transDbgCtrl_async_i_n_151),
        .\axi_rdata_reg[0]_4 (jesd204_phy_0_transDbgCtrl_async_i_n_152),
        .\axi_rdata_reg[0]_5 (jesd204_phy_0_transDbgCtrl_async_i_n_153),
        .\axi_rdata_reg[13] (jesd204_phy_0_transDbgCtrl_async_i_n_62),
        .\axi_rdata_reg[14] (jesd204_phy_0_transDbgCtrl_async_i_n_61),
        .\axi_rdata_reg[17] ({jesd204_phy_0_transDbgCtrl_async_i_n_158,jesd204_phy_0_transDbgCtrl_async_i_n_159,jesd204_phy_0_transDbgCtrl_async_i_n_160,jesd204_phy_0_transDbgCtrl_async_i_n_161,jesd204_phy_0_transDbgCtrl_async_i_n_162,jesd204_phy_0_transDbgCtrl_async_i_n_163,jesd204_phy_0_transDbgCtrl_async_i_n_164,jesd204_phy_0_transDbgCtrl_async_i_n_165,jesd204_phy_0_transDbgCtrl_async_i_n_166,jesd204_phy_0_transDbgCtrl_async_i_n_167,jesd204_phy_0_transDbgCtrl_async_i_n_168,jesd204_phy_0_transDbgCtrl_async_i_n_169,jesd204_phy_0_transDbgCtrl_async_i_n_170}),
        .\axi_rdata_reg[17]_0 ({jesd204_phy_0_transDbgCtrl_async_i_n_171,jesd204_phy_0_transDbgCtrl_async_i_n_172,jesd204_phy_0_transDbgCtrl_async_i_n_173,jesd204_phy_0_transDbgCtrl_async_i_n_174,jesd204_phy_0_transDbgCtrl_async_i_n_175,jesd204_phy_0_transDbgCtrl_async_i_n_176,jesd204_phy_0_transDbgCtrl_async_i_n_177,jesd204_phy_0_transDbgCtrl_async_i_n_178,jesd204_phy_0_transDbgCtrl_async_i_n_179,jesd204_phy_0_transDbgCtrl_async_i_n_180,jesd204_phy_0_transDbgCtrl_async_i_n_181}),
        .\axi_rdata_reg[1] (jesd204_phy_0_transDbgCtrl_async_i_n_58),
        .\axi_rdata_reg[1]_0 (jesd204_phy_0_transDbgCtrl_async_i_n_146),
        .\axi_rdata_reg[1]_1 (jesd204_phy_0_transDbgCtrl_async_i_n_147),
        .\axi_rdata_reg[1]_2 (jesd204_phy_0_transDbgCtrl_async_i_n_148),
        .\axi_rdata_reg[2] (jesd204_phy_0_transDbgCtrl_async_i_n_60),
        .\axi_rdata_reg[2]_0 (jesd204_phy_0_transDbgCtrl_async_i_n_144),
        .\axi_rdata_reg[2]_1 (jesd204_phy_0_transDbgCtrl_async_i_n_145),
        .\axi_rdata_reg[3] (jesd204_phy_0_transDbgCtrl_async_i_n_55),
        .\axi_rdata_reg[4] (jesd204_phy_0_transDbgCtrl_async_i_n_59),
        .\axi_rdata_reg[4]_0 (jesd204_phy_0_transDbgCtrl_async_i_n_63),
        .chan_async_axi_map_wready_reg(axi_register_if_i_n_110),
        .chan_async_axi_map_wready_reg_0(axi_register_if_i_n_111),
        .chan_async_axi_map_wready_reg_1(jesd204_phy_0_phyAxiConfig_i_n_46),
        .chan_async_axi_map_wready_reg_10(axi_register_if_i_n_153),
        .chan_async_axi_map_wready_reg_11(axi_register_if_i_n_157),
        .chan_async_axi_map_wready_reg_12(axi_register_if_i_n_158),
        .chan_async_axi_map_wready_reg_13(axi_register_if_i_n_162),
        .chan_async_axi_map_wready_reg_14(axi_register_if_i_n_163),
        .chan_async_axi_map_wready_reg_15(axi_register_if_i_n_164),
        .chan_async_axi_map_wready_reg_16(axi_register_if_i_n_165),
        .chan_async_axi_map_wready_reg_17(axi_register_if_i_n_166),
        .chan_async_axi_map_wready_reg_18(axi_register_if_i_n_167),
        .chan_async_axi_map_wready_reg_19(axi_register_if_i_n_168),
        .chan_async_axi_map_wready_reg_2(jesd204_phy_0_phyAxiConfig_i_n_47),
        .chan_async_axi_map_wready_reg_20(axi_register_if_i_n_169),
        .chan_async_axi_map_wready_reg_3(axi_register_if_i_n_138),
        .chan_async_axi_map_wready_reg_4(axi_register_if_i_n_139),
        .chan_async_axi_map_wready_reg_5(axi_register_if_i_n_140),
        .chan_async_axi_map_wready_reg_6(axi_register_if_i_n_141),
        .chan_async_axi_map_wready_reg_7(axi_register_if_i_n_147),
        .chan_async_axi_map_wready_reg_8(axi_register_if_i_n_148),
        .chan_async_axi_map_wready_reg_9(axi_register_if_i_n_152),
        .cpll_pd_0_reg_0(jesd204_phy_0_phyAxiConfig_i_n_43),
        .cpll_pd_6_reg_0(axi_register_if_i_n_112),
        .data_in(data_in),
        .data_sync_reg1(data_sync_reg1_0),
        .data_sync_reg1_0(data_sync_reg1_1),
        .data_sync_reg1_1(data_sync_reg1_2),
        .data_sync_reg1_10(data_sync_reg1_11),
        .data_sync_reg1_11(data_sync_reg1_12),
        .data_sync_reg1_12(data_sync_reg1_13),
        .data_sync_reg1_13(data_sync_reg1_14),
        .data_sync_reg1_14(data_sync_reg1_15),
        .data_sync_reg1_2(data_sync_reg1_3),
        .data_sync_reg1_3(data_sync_reg1_4),
        .data_sync_reg1_4(data_sync_reg1_5),
        .data_sync_reg1_5(data_sync_reg1_6),
        .data_sync_reg1_6(data_sync_reg1_7),
        .data_sync_reg1_7(data_sync_reg1_8),
        .data_sync_reg1_8(data_sync_reg1_9),
        .data_sync_reg1_9(data_sync_reg1_10),
        .data_sync_reg_gsr(data_sync_reg_gsr_4),
        .data_sync_reg_gsr_0(data_sync_reg_gsr_5),
        .gt0_cpllpd_in(gt0_cpllpd_in),
        .gt0_loopback_in(gt0_loopback_in),
        .gt0_rxpd_in(gt0_rxpd_in),
        .gt0_rxsysclksel_i(gt0_rxsysclksel_i),
        .gt0_txsysclksel_i(gt0_txsysclksel_i),
        .gt1_cpllpd_in(gt1_cpllpd_in),
        .gt1_loopback_in(gt1_loopback_in),
        .gt1_rxpd_in(gt1_rxpd_in),
        .gt2_cpllpd_in(gt2_cpllpd_in),
        .gt2_loopback_in(gt2_loopback_in),
        .gt2_rxpd_in(gt2_rxpd_in),
        .gt3_cpllpd_in(gt3_cpllpd_in),
        .gt3_loopback_in(gt3_loopback_in),
        .gt3_rxpd_in(gt3_rxpd_in),
        .gt4_cpllpd_in(gt4_cpllpd_in),
        .gt4_loopback_in(gt4_loopback_in),
        .gt4_rxpd_in(gt4_rxpd_in),
        .gt5_cpllpd_in(gt5_cpllpd_in),
        .gt5_loopback_in(gt5_loopback_in),
        .gt5_rxpd_in(gt5_rxpd_in),
        .gt6_cpllpd_in(gt6_cpllpd_in),
        .gt6_loopback_in(gt6_loopback_in),
        .gt6_rxpd_in(gt6_rxpd_in),
        .gt7_cpllpd_in(gt7_cpllpd_in),
        .gt7_loopback_in(gt7_loopback_in),
        .gt7_rxpd_in(gt7_rxpd_in),
        .\gt_interface_sel_reg[0] (jesd204_phy_0_phyAxiConfig_i_n_1),
        .\gt_interface_sel_reg[1] (jesd204_phy_0_phyAxiConfig_i_n_29),
        .\gt_interface_sel_reg[1]_0 (jesd204_phy_0_phyAxiConfig_i_n_28),
        .\gt_interface_sel_reg[1]_1 (axi_register_if_i_n_79),
        .\gt_interface_sel_reg[1]_2 (axi_register_if_i_n_55),
        .\gt_interface_sel_reg[1]_3 (axi_register_if_i_n_76),
        .\gt_interface_sel_reg[2] (jesd204_phy_0_phyAxiConfig_i_n_49),
        .\gt_interface_sel_reg[2]_0 (jesd204_phy_0_phyAxiConfig_i_n_48),
        .\gt_interface_sel_reg[2]_1 (axi_register_if_i_n_77),
        .\loopback_0_reg[0]_0 (axi_register_if_i_n_146),
        .\loopback_0_reg[1]_0 (axi_register_if_i_n_145),
        .\loopback_0_reg[2]_0 (axi_register_if_i_n_144),
        .\loopback_1_reg[0]_0 (axi_register_if_i_n_151),
        .\loopback_1_reg[1]_0 (axi_register_if_i_n_150),
        .\loopback_1_reg[2]_0 (axi_register_if_i_n_149),
        .\loopback_2_reg[0]_0 (axi_register_if_i_n_156),
        .\loopback_2_reg[1]_0 (axi_register_if_i_n_155),
        .\loopback_2_reg[2]_0 (axi_register_if_i_n_154),
        .\loopback_3_reg[0]_0 (axi_register_if_i_n_161),
        .\loopback_3_reg[1]_0 (axi_register_if_i_n_160),
        .\loopback_3_reg[2]_0 (axi_register_if_i_n_159),
        .\loopback_4_reg[0]_0 (jesd204_phy_0_phyAxiConfig_i_n_53),
        .\loopback_4_reg[1]_0 (jesd204_phy_0_phyAxiConfig_i_n_52),
        .\loopback_4_reg[2]_0 (jesd204_phy_0_phyAxiConfig_i_n_51),
        .\loopback_5_reg[0]_0 (jesd204_phy_0_phyAxiConfig_i_n_56),
        .\loopback_5_reg[1]_0 (jesd204_phy_0_phyAxiConfig_i_n_55),
        .\loopback_5_reg[2]_0 (jesd204_phy_0_phyAxiConfig_i_n_54),
        .\loopback_6_reg[0]_0 (jesd204_phy_0_phyAxiConfig_i_n_59),
        .\loopback_6_reg[1]_0 (jesd204_phy_0_phyAxiConfig_i_n_58),
        .\loopback_6_reg[2]_0 (jesd204_phy_0_phyAxiConfig_i_n_57),
        .\loopback_7_reg[0]_0 (axi_register_if_i_n_172),
        .\loopback_7_reg[1]_0 (axi_register_if_i_n_171),
        .\loopback_7_reg[2]_0 (axi_register_if_i_n_170),
        .p_0_in(p_0_in),
        .rx_pll_lock_i_reg(rx_pll_lock_i_reg),
        .rx_sys_reset(rx_sys_reset),
        .rx_sys_reset_axi(rx_sys_reset_axi),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata[17:0]),
        .\slv_addr_reg[2] (axi_register_if_i_n_142),
        .\slv_addr_reg[2]_0 (axi_register_if_i_n_143),
        .\slv_addr_reg[3] (jesd204_phy_0_phyAxiConfig_i_n_44),
        .\slv_addr_reg[3]_0 (jesd204_phy_0_phyAxiConfig_i_n_45),
        .\slv_addr_reg[3]_1 (axi_register_if_i_n_47),
        .\slv_addr_reg[3]_2 (axi_register_if_i_n_82),
        .\slv_addr_reg[3]_3 (axi_register_if_i_n_50),
        .\slv_addr_reg[4] (axi_register_if_i_n_56),
        .\slv_addr_reg[4]_0 (axi_register_if_i_n_81),
        .\slv_addr_reg[4]_1 (axi_register_if_i_n_85),
        .\slv_addr_reg[5] (slv_addr[5:2]),
        .\slv_addr_reg[5]_0 (axi_register_if_i_n_75),
        .\slv_addr_reg[6] (axi_register_if_i_n_108),
        .\slv_addr_reg[6]_0 (axi_register_if_i_n_109),
        .\slv_addr_reg[6]_1 (axi_register_if_i_n_101),
        .\slv_addr_reg[6]_2 (axi_register_if_i_n_83),
        .\slv_addr_reg[6]_3 (axi_register_if_i_n_116),
        .tx_pll_lock_i_reg(tx_pll_lock_i_reg),
        .tx_sys_reset(tx_sys_reset),
        .tx_sys_reset_axi(tx_sys_reset_axi));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_transDbgCtrl_rx jesd204_phy_0_transDbgCtrl_rx_i
       (.D(axi_register_if_i_n_48),
        .E(axi_register_if_i_n_100),
        .Q(gt_interface_sel[2:0]),
        .\axi_bresp_reg[1] (jesd204_phy_0_transDbgCtrl_rx_i_n_33),
        .axi_bvalid_reg(jesd204_phy_0_transDbgCtrl_rx_i_n_31),
        .chan_async_axi_map_wready(chan_async_axi_map_wready),
        .chan_async_axi_map_wready_reg(axi_register_if_i_n_51),
        .chan_rx_axi_map_wready(chan_rx_axi_map_wready),
        .chan_rx_slv_rdata({chan_rx_slv_rdata[20:2],chan_rx_slv_rdata[0]}),
        .chan_rx_slv_rden(chan_rx_slv_rden),
        .clk1_ready_pulse_reg(jesd204_phy_0_drpCommonMailbox_i_n_6),
        .cmn_dbg_axi_map_wready(cmn_dbg_axi_map_wready),
        .cmn_dbg_axi_map_wready_reg(axi_register_if_i_n_73),
        .data_sync_reg_gsr(data_sync_reg_gsr_0),
        .gt0_rxpolarity_in(gt0_rxpolarity_in),
        .gt1_rxpolarity_in(gt1_rxpolarity_in),
        .gt2_rxpolarity_in(gt2_rxpolarity_in),
        .gt3_rxpolarity_in(gt3_rxpolarity_in),
        .gt4_rxpolarity_in(gt4_rxpolarity_in),
        .gt5_rxpolarity_in(gt5_rxpolarity_in),
        .gt6_rxpolarity_in(gt6_rxpolarity_in),
        .gt7_rxdfelpmreset_in(gt7_rxdfelpmreset_in),
        .gt7_rxlpmen_in(gt7_rxlpmen_in),
        .gt7_rxpolarity_in(gt7_rxpolarity_in),
        .\gt_interface_sel_reg[0] (axi_register_if_i_n_69),
        .\gt_interface_sel_reg[2] (jesd204_phy_0_phyAxiConfig_i_n_39),
        .\gt_interface_sel_reg[2]_0 (jesd204_phy_0_phyAxiConfig_i_n_14),
        .\gt_interface_sel_reg[2]_1 (axi_register_if_i_n_68),
        .p_0_in(p_0_in),
        .rx_core_clk(rx_core_clk),
        .rxdfeagchold_reg_0(axi_register_if_i_n_133),
        .rxdfelfhold_reg_0(axi_register_if_i_n_134),
        .rxdfetap10hold_reg_0(axi_register_if_i_n_126),
        .rxdfetap11hold_reg_0(axi_register_if_i_n_127),
        .rxdfetap12hold_reg_0(axi_register_if_i_n_128),
        .rxdfetap13hold_reg_0(axi_register_if_i_n_129),
        .rxdfetap14hold_reg_0(axi_register_if_i_n_130),
        .rxdfetap15hold_reg_0(axi_register_if_i_n_131),
        .rxdfetap2hold_reg_0(axi_register_if_i_n_118),
        .rxdfetap3hold_reg_0(axi_register_if_i_n_119),
        .rxdfetap4hold_reg_0(axi_register_if_i_n_120),
        .rxdfetap5hold_reg_0(axi_register_if_i_n_121),
        .rxdfetap6hold_reg_0(axi_register_if_i_n_122),
        .rxdfetap7hold_reg_0(axi_register_if_i_n_123),
        .rxdfetap8hold_reg_0(axi_register_if_i_n_124),
        .rxdfetap9hold_reg_0(axi_register_if_i_n_125),
        .rxdfeuthold_reg_0(jesd204_phy_0_transDbgCtrl_rx_i_n_34),
        .rxdfeuthold_reg_1(axi_register_if_i_n_135),
        .rxdfevphold_reg_0(axi_register_if_i_n_136),
        .rxoshold_reg_0(axi_register_if_i_n_132),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata({s_axi_wdata[20:2],s_axi_wdata[0]}),
        .s_axi_wvalid(s_axi_wvalid),
        .\slv_addr_reg[2] (axi_register_if_i_n_89),
        .\slv_addr_reg[2]_0 (jesd204_phy_0_phyAxiConfig_i_n_11),
        .\slv_addr_reg[3] (slv_addr[3:2]),
        .\slv_addr_reg[3]_0 (axi_register_if_i_n_88),
        .\slv_addr_reg[3]_1 (axi_register_if_i_n_86),
        .\slv_addr_reg[3]_2 (axi_register_if_i_n_117),
        .\slv_addr_reg[4] (axi_register_if_i_n_53),
        .\slv_addr_reg[6] (axi_register_if_i_n_49),
        .\slv_addr_reg[6]_0 (axi_register_if_i_n_64),
        .\slv_rdata_reg[0]_0 (jesd204_phy_0_transDbgCtrl_rx_i_n_32),
        .\slv_rdata_reg[10]_0 (jesd204_phy_0_transDbgCtrl_rx_i_n_10),
        .\slv_rdata_reg[11]_0 (jesd204_phy_0_transDbgCtrl_rx_i_n_11),
        .\slv_rdata_reg[12]_0 (jesd204_phy_0_transDbgCtrl_rx_i_n_12),
        .\slv_rdata_reg[13]_0 (jesd204_phy_0_transDbgCtrl_rx_i_n_13),
        .\slv_rdata_reg[14]_0 (jesd204_phy_0_transDbgCtrl_rx_i_n_14),
        .\slv_rdata_reg[15]_0 (jesd204_phy_0_transDbgCtrl_rx_i_n_15),
        .\slv_rdata_reg[16]_0 (jesd204_phy_0_transDbgCtrl_rx_i_n_16),
        .\slv_rdata_reg[17]_0 (jesd204_phy_0_transDbgCtrl_rx_i_n_17),
        .\slv_rdata_reg[18]_0 (jesd204_phy_0_transDbgCtrl_rx_i_n_18),
        .\slv_rdata_reg[19]_0 (jesd204_phy_0_transDbgCtrl_rx_i_n_19),
        .\slv_rdata_reg[20]_0 (jesd204_phy_0_transDbgCtrl_rx_i_n_20),
        .\slv_rdata_reg[2]_0 (jesd204_phy_0_transDbgCtrl_rx_i_n_2),
        .\slv_rdata_reg[3]_0 (jesd204_phy_0_transDbgCtrl_rx_i_n_3),
        .\slv_rdata_reg[4]_0 (jesd204_phy_0_transDbgCtrl_rx_i_n_4),
        .\slv_rdata_reg[5]_0 (jesd204_phy_0_transDbgCtrl_rx_i_n_5),
        .\slv_rdata_reg[6]_0 (jesd204_phy_0_transDbgCtrl_rx_i_n_6),
        .\slv_rdata_reg[7]_0 (jesd204_phy_0_transDbgCtrl_rx_i_n_7),
        .\slv_rdata_reg[8]_0 (jesd204_phy_0_transDbgCtrl_rx_i_n_8),
        .\slv_rdata_reg[9]_0 (jesd204_phy_0_transDbgCtrl_rx_i_n_9),
        .slv_rden_r(slv_rden_r),
        .slv_wren_done_pulse(slv_wren_done_pulse),
        .wr_req_reg_reg(jesd204_phy_0_drpChannelMailbox_i_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_transDbgCtrl_tx jesd204_phy_0_transDbgCtrl_tx_i
       (.D({axi_register_if_i_n_60,axi_register_if_i_n_61,axi_register_if_i_n_62,axi_register_if_i_n_63}),
        .E(axi_register_if_i_n_99),
        .Q(axi_register_if_i_n_21),
        .\axi_rdata_reg[3] (chan_tx_slv_rdata),
        .chan_async_slv_rden(chan_async_slv_rden),
        .chan_tx_axi_map_wready(chan_tx_axi_map_wready),
        .chan_tx_slv_rden(chan_tx_slv_rden),
        .chan_tx_slv_rden_reg(jesd204_phy_0_transDbgCtrl_tx_i_n_19),
        .data_sync_reg1(data_sync_reg1_16),
        .data_sync_reg1_0(data_sync_reg1_17),
        .data_sync_reg1_1(data_sync_reg1_18),
        .data_sync_reg1_2(data_sync_reg1_19),
        .data_sync_reg_gsr(data_sync_reg_gsr),
        .gt0_txinhibit_in(gt0_txinhibit_in),
        .gt0_txpd_in(gt0_txpd_in),
        .gt0_txpolarity_in(gt0_txpolarity_in),
        .gt1_txinhibit_in(gt1_txinhibit_in),
        .gt1_txpd_in(gt1_txpd_in),
        .gt1_txpolarity_in(gt1_txpolarity_in),
        .gt2_txinhibit_in(gt2_txinhibit_in),
        .gt2_txpd_in(gt2_txpd_in),
        .gt2_txpolarity_in(gt2_txpolarity_in),
        .gt3_txinhibit_in(gt3_txinhibit_in),
        .gt3_txpd_in(gt3_txpd_in),
        .gt3_txpolarity_in(gt3_txpolarity_in),
        .gt4_txinhibit_in(gt4_txinhibit_in),
        .gt4_txpd_in(gt4_txpd_in),
        .gt4_txpolarity_in(gt4_txpolarity_in),
        .gt5_txinhibit_in(gt5_txinhibit_in),
        .gt5_txpd_in(gt5_txpd_in),
        .gt5_txpolarity_in(gt5_txpolarity_in),
        .gt6_txinhibit_in(gt6_txinhibit_in),
        .gt6_txpd_in(gt6_txpd_in),
        .gt6_txpolarity_in(gt6_txpolarity_in),
        .gt7_txinhibit_in(gt7_txinhibit_in),
        .gt7_txpd_in(gt7_txpd_in),
        .gt7_txpolarity_in(gt7_txpolarity_in),
        .\gt_interface_sel_reg[0] (jesd204_phy_0_phyAxiConfig_i_n_41),
        .\gt_interface_sel_reg[0]_0 (jesd204_phy_0_phyAxiConfig_i_n_40),
        .\gt_interface_sel_reg[0]_1 (jesd204_phy_0_phyAxiConfig_i_n_26),
        .\gt_interface_sel_reg[0]_2 (axi_register_if_i_n_69),
        .\gt_interface_sel_reg[1] (jesd204_phy_0_phyAxiConfig_i_n_33),
        .\gt_interface_sel_reg[1]_0 (jesd204_phy_0_phyAxiConfig_i_n_27),
        .\gt_interface_sel_reg[1]_1 (axi_register_if_i_n_84),
        .\gt_interface_sel_reg[1]_2 (jesd204_phy_0_phyAxiConfig_i_n_50),
        .\gt_interface_sel_reg[1]_3 (jesd204_phy_0_phyAxiConfig_i_n_35),
        .\gt_interface_sel_reg[2] (gt_interface_sel[2:0]),
        .\gt_interface_sel_reg[2]_0 (jesd204_phy_0_phyAxiConfig_i_n_12),
        .\gt_interface_sel_reg[2]_1 (jesd204_phy_0_phyAxiConfig_i_n_39),
        .\gt_interface_sel_reg[2]_2 (jesd204_phy_0_phyAxiConfig_i_n_14),
        .\gt_interface_sel_reg[2]_3 (jesd204_phy_0_phyAxiConfig_i_n_13),
        .\gt_interface_sel_reg[2]_4 (axi_register_if_i_n_68),
        .\gt_interface_sel_reg[2]_5 (jesd204_phy_0_phyAxiConfig_i_n_16),
        .\gt_interface_sel_reg[6] (jesd204_phy_0_phyAxiConfig_i_n_10),
        .p_0_in(p_0_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata[3:0]),
        .s_axi_wvalid(s_axi_wvalid),
        .\slv_addr_reg[2] (axi_register_if_i_n_44),
        .\slv_addr_reg[2]_0 (axi_register_if_i_n_97),
        .\slv_addr_reg[2]_1 (axi_register_if_i_n_46),
        .\slv_addr_reg[2]_2 (jesd204_phy_0_phyAxiConfig_i_n_11),
        .\slv_addr_reg[2]_3 (axi_register_if_i_n_87),
        .\slv_addr_reg[3] (axi_register_if_i_n_66),
        .\slv_addr_reg[3]_0 (axi_register_if_i_n_57),
        .\slv_addr_reg[3]_1 (axi_register_if_i_n_90),
        .\slv_addr_reg[3]_2 (axi_register_if_i_n_71),
        .\slv_addr_reg[3]_3 (jesd204_phy_0_phyAxiConfig_i_n_37),
        .\slv_addr_reg[3]_4 (jesd204_phy_0_phyAxiConfig_i_n_36),
        .\slv_addr_reg[3]_5 (axi_register_if_i_n_88),
        .\slv_addr_reg[3]_6 (axi_register_if_i_n_86),
        .\slv_addr_reg[4] (slv_addr[4:3]),
        .\slv_addr_reg[4]_0 (axi_register_if_i_n_95),
        .\slv_addr_reg[4]_1 (axi_register_if_i_n_30),
        .\slv_addr_reg[4]_2 (axi_register_if_i_n_74),
        .\slv_addr_reg[4]_3 (axi_register_if_i_n_53),
        .\slv_addr_reg[5] (axi_register_if_i_n_58),
        .\slv_addr_reg[5]_0 (axi_register_if_i_n_78),
        .\slv_addr_reg[5]_1 (axi_register_if_i_n_65),
        .\slv_addr_reg[5]_2 (axi_register_if_i_n_45),
        .\slv_addr_reg[5]_3 (axi_register_if_i_n_72),
        .\slv_addr_reg[6] (axi_register_if_i_n_70),
        .\slv_addr_reg[6]_0 (jesd204_phy_0_phyAxiConfig_i_n_34),
        .\slv_addr_reg[6]_1 (axi_register_if_i_n_93),
        .\slv_addr_reg[6]_2 (axi_register_if_i_n_92),
        .\slv_addr_reg[6]_3 (axi_register_if_i_n_98),
        .\slv_rdata_reg[0]_0 (jesd204_phy_0_transDbgCtrl_tx_i_n_20),
        .\slv_rdata_reg[0]_1 (jesd204_phy_0_transDbgCtrl_tx_i_n_21),
        .\slv_rdata_reg[1]_0 (jesd204_phy_0_transDbgCtrl_tx_i_n_57),
        .\slv_rdata_reg[1]_1 (jesd204_phy_0_transDbgCtrl_tx_i_n_58),
        .\slv_rdata_reg[2]_0 (jesd204_phy_0_transDbgCtrl_tx_i_n_56),
        .\slv_rdata_reg[3]_0 (jesd204_phy_0_transDbgCtrl_tx_i_n_23),
        .\slv_rdata_reg[3]_1 (\slv_rdata_reg[3] ),
        .\slv_rdata_reg[3]_2 (\slv_rdata_reg[3]_0 ),
        .\slv_rdata_reg[3]_3 (\slv_rdata_reg[3]_1 ),
        .\slv_rdata_reg[3]_4 (\slv_rdata_reg[3]_2 ),
        .slv_rden_r(slv_rden_r_6),
        .\slv_wdata_r_internal_reg[0]_0 (axi_register_if_i_n_113),
        .\slv_wdata_r_internal_reg[0]_1 (axi_register_if_i_n_114),
        .slv_wren_clk2(slv_wren_clk2),
        .slv_wren_done_pulse(slv_wren_done_pulse_7),
        .tx_core_clk(tx_core_clk),
        .\txdiffctrl_7_reg[0]_0 (jesd204_phy_0_transDbgCtrl_tx_i_n_75),
        .txinihibit_7_reg_0(jesd204_phy_0_transDbgCtrl_tx_i_n_22));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_axi
   (chan_async_axi_map_wready,
    cmn_dbg_axi_map_wready,
    chan_tx_axi_map_wready,
    phy1_axi_map_wready,
    chan_rx_axi_map_wready,
    s_axi_wready,
    s_axi_arready,
    phy1_slv_rden,
    cmn_slv_rden,
    gt_slv_rden,
    cmn_dbg_slv_rden,
    chan_async_slv_rden,
    chan_tx_slv_rden,
    chan_rx_slv_rden,
    s_axi_rvalid,
    s_axi_bvalid,
    s_axi_awready,
    s_axi_bresp,
    s_axi_rresp,
    drp_reset_reg,
    drp_reset_reg_0,
    Q,
    E,
    timeout_enable_reg,
    qpll1_pd_0_reg,
    \drp_write_data_reg[15] ,
    qpll0_pd_0_reg,
    access_type4_out,
    drp_access_valid_reg,
    \timeout_length_reg[11] ,
    cmn_slv_wren,
    \drp_int_addr_reg[8] ,
    \drp_write_data_reg[15]_0 ,
    access_type4_out_0,
    \timeout_length_reg[11]_0 ,
    gt_slv_wren,
    \cmm_interface_sel_reg[7] ,
    \gt_interface_sel_reg[7] ,
    \timeout_value_reg[11] ,
    cpll_pd_6_reg,
    txinihibit_6_reg,
    txinihibit_7_reg,
    tx_sys_reset_axi_reg,
    \txpostcursor_4_reg[4] ,
    D,
    rxdfeuthold_reg,
    \txpostcursor_6_reg[4] ,
    cpll_pd_6_reg_0,
    \txpostcursor_3_reg[4] ,
    \rx_pd_0_reg[1] ,
    \txdiffctrl_7_reg[3] ,
    \txpostcursor_4_reg[4]_0 ,
    \txprecursor_0_reg[4] ,
    txinihibit_2_reg,
    txinihibit_0_reg,
    \loopback_4_reg[0] ,
    \slv_rdata_reg[3] ,
    rxlpmen_reg,
    txinihibit_5_reg,
    cpll_pd_1_reg,
    \txdiffctrl_7_reg[3]_0 ,
    \rx_pd_7_reg[1] ,
    \rx_pd_1_reg[1] ,
    \txpostcursor_1_reg[4] ,
    \txdiffctrl_0_reg[3] ,
    \txdiffctrl_6_reg[3] ,
    qpll1_pd_0_reg_0,
    txinihibit_4_reg,
    \txpostcursor_7_reg[4] ,
    \txpostcursor_5_reg[4] ,
    \txprecursor_5_reg[4] ,
    \txprecursor_5_reg[4]_0 ,
    \txprecursor_3_reg[4] ,
    \txprecursor_1_reg[4] ,
    \cpll_cal_per_reg[17] ,
    \cpll_cal_tol_reg[17] ,
    \txprecursor_6_reg[4] ,
    \txprecursor_6_reg[4]_0 ,
    \txpostcursor_1_reg[4]_0 ,
    \rx_pd_6_reg[1] ,
    \txdiffctrl_5_reg[3] ,
    \rx_pd_5_reg[1] ,
    \txpllclksel_reg[1] ,
    txpolarity_7_reg,
    \txprecursor_4_reg[0] ,
    txpolarity_4_reg,
    txpolarity_3_reg,
    cpll_pd_7_reg,
    txpolarity_1_reg,
    \txprecursor_2_reg[0] ,
    txinihibit_4_reg_0,
    txinihibit_5_reg_0,
    \slv_wdata_r_internal_reg[0] ,
    \slv_wdata_r_internal_reg[0]_0 ,
    \axi_rdata_reg[2]_0 ,
    timeout_enable_reg_0,
    wait_for_drp_reg,
    wait_for_drp_reg_0,
    qpll0_pd_0_reg_0,
    qpll1_pd_0_reg_1,
    qpll1_pd_1_reg,
    tx_sys_reset_axi_reg_0,
    rx_sys_reset_axi_reg,
    cpll_pd_1_reg_0,
    cpll_pd_4_reg,
    cpll_pd_6_reg_1,
    txpolarity_0_reg,
    txinihibit_2_reg_0,
    \txpostcursor_0_reg[0] ,
    \txprecursor_7_reg[0] ,
    \slv_rdata_reg[2] ,
    \slv_rdata_reg[2]_0 ,
    \slv_rdata_reg[3]_0 ,
    \slv_rdata_reg[4] ,
    \slv_rdata_reg[5] ,
    \slv_rdata_reg[6] ,
    \slv_rdata_reg[7] ,
    \slv_rdata_reg[8] ,
    \slv_rdata_reg[9] ,
    \slv_rdata_reg[10] ,
    \slv_rdata_reg[11] ,
    \slv_rdata_reg[12] ,
    \slv_rdata_reg[13] ,
    \slv_rdata_reg[14] ,
    \slv_rdata_reg[15] ,
    \slv_rdata_reg[16] ,
    \slv_rdata_reg[17] ,
    \slv_rdata_reg[18] ,
    \slv_rdata_reg[19] ,
    \slv_rdata_reg[20] ,
    \txpostcursor_2_reg[4] ,
    \rx_pd_0_reg[1]_0 ,
    \rx_pd_0_reg[0] ,
    \txpllclksel_reg[1]_0 ,
    \txpllclksel_reg[0] ,
    \rxpllclksel_reg[1] ,
    \rxpllclksel_reg[0] ,
    \loopback_0_reg[2] ,
    \loopback_0_reg[1] ,
    \loopback_0_reg[0] ,
    \rx_pd_1_reg[1]_0 ,
    \rx_pd_1_reg[0] ,
    \loopback_1_reg[2] ,
    \loopback_1_reg[1] ,
    \loopback_1_reg[0] ,
    \rx_pd_2_reg[1] ,
    \rx_pd_2_reg[0] ,
    \loopback_2_reg[2] ,
    \loopback_2_reg[1] ,
    \loopback_2_reg[0] ,
    \rx_pd_3_reg[1] ,
    \rx_pd_3_reg[0] ,
    \loopback_3_reg[2] ,
    \loopback_3_reg[1] ,
    \loopback_3_reg[0] ,
    \rx_pd_4_reg[1] ,
    \rx_pd_4_reg[0] ,
    \rx_pd_5_reg[1]_0 ,
    \rx_pd_5_reg[0] ,
    \rx_pd_6_reg[1]_0 ,
    \rx_pd_6_reg[0] ,
    \rx_pd_7_reg[1]_0 ,
    \rx_pd_7_reg[0] ,
    \loopback_7_reg[2] ,
    \loopback_7_reg[1] ,
    \loopback_7_reg[0] ,
    s_axi_rdata,
    p_0_in,
    s_axi_aclk,
    drp_reset,
    s_axi_wdata,
    s_axi_wvalid,
    s_axi_aresetn,
    drp_reset_1,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_awaddr,
    s_axi_awvalid,
    clk1_ready_pulse_reg,
    cmn_dbg_slv_rden_reg_0,
    slv_wren_done_pulse,
    slv_rden_r,
    slv_rden_r_reg,
    s_axi_rready,
    s_axi_bready,
    \timeout_value_reg[11]_0 ,
    timeout_enable,
    chan_rx_slv_rdata,
    \timeout_length_reg[11]_1 ,
    \timeout_length_reg[11]_2 ,
    \drp_write_data_reg[15]_1 ,
    \drp_write_data_reg[15]_2 ,
    \drp_read_data_reg[15] ,
    \drp_read_data_reg[15]_0 ,
    \slv_addr_reg[4]_0 ,
    \slv_addr_reg[3]_0 ,
    \drp_read_data_reg[8] ,
    \gt_interface_sel_reg[7]_0 ,
    qpll1_pd_0_reg_2,
    \cmm_interface_sel_reg[4] ,
    wait_for_drp_reg_1,
    wait_for_drp_reg_2,
    \slv_addr_reg[5]_0 ,
    \drp_read_data_reg[2] ,
    access_type_reg,
    access_type_reg_0,
    data_out,
    \cmm_interface_sel_reg[7]_0 ,
    data_sync_reg_gsr,
    \cpll_cal_per_reg[17]_0 ,
    \cpll_cal_tol_reg[17]_0 ,
    \cpll_cal_tol_reg[14] ,
    \cpll_cal_tol_reg[13] ,
    \drp_int_addr_reg[8]_0 ,
    \drp_read_data_reg[1] ,
    \drp_read_data_reg[1]_0 ,
    \drp_read_data_reg[0] ,
    \drp_read_data_reg[0]_0 ,
    \drp_int_addr_reg[7] ,
    \slv_addr_reg[2]_0 ,
    \gt_interface_sel_reg[6] ,
    \cpll_cal_tol_reg[4] ,
    \cpll_cal_per_reg[4] ,
    clk2_valid_pulse_reg,
    \gt_interface_sel_reg[1] ,
    \gt_interface_sel_reg[1]_0 ,
    \gt_interface_sel_reg[0] ,
    \gt_interface_sel_reg[0]_0 ,
    \rxpllclksel_reg[0]_0 ,
    \gt_interface_sel_reg[2] ,
    chan_async_axi_map_wready_reg_0,
    \cpll_cal_tol_reg[0] ,
    rx_sys_reset_axi_reg_0,
    \loopback_7_reg[0]_0 ,
    \loopback_6_reg[0] ,
    slv_rden_r_reg_0,
    slv_rden_r_2,
    slv_wren_clk2,
    chan_async_axi_map_wready_reg_1,
    data_sync_reg_gsr_0,
    \gt_interface_sel_reg[0]_1 ,
    \gt_interface_sel_reg[0]_2 ,
    \gt_interface_sel_reg[0]_3 ,
    \gt_interface_sel_reg[0]_4 ,
    \txpllclksel_reg[0]_0 ,
    \slv_addr_reg[2]_1 ,
    \gt_interface_sel_reg[0]_5 ,
    \gt_interface_sel_reg[0]_6 ,
    \gt_interface_sel_reg[0]_7 ,
    \gt_interface_sel_reg[1]_1 ,
    \txprecursor_6_reg[2] ,
    \txprecursor_7_reg[2] ,
    data_sync_reg_gsr_1,
    \slv_rdata_reg[3]_1 ,
    \rxpllclksel_reg[1]_0 ,
    slv_rden_r_reg_1,
    axi_bvalid_reg_0,
    wait_for_drp,
    wait_for_drp_3,
    gt0_qpllpd_in,
    qpll1_pd_0_reg_3,
    qpll1_pd_1_reg_0,
    tx_sys_reset_axi,
    rx_sys_reset_axi,
    gt1_cpllpd_in,
    gt4_cpllpd_in,
    gt6_cpllpd_in,
    \slv_wdata_r_internal_reg[0]_1 ,
    \gt_interface_sel_reg[1]_2 ,
    gt0_txpolarity_in,
    gt2_txinhibit_in,
    \txpllclksel_reg[1]_1 ,
    \gt_interface_sel_reg[0]_8 ,
    \txprecursor_6_reg[1] ,
    \txprecursor_7_reg[1] ,
    rxdfetap2hold_reg,
    rxdfetap3hold_reg,
    rxdfetap4hold_reg,
    rxdfetap5hold_reg,
    rxdfetap6hold_reg,
    rxdfetap7hold_reg,
    rxdfetap8hold_reg,
    rxdfetap9hold_reg,
    rxdfetap10hold_reg,
    rxdfetap11hold_reg,
    rxdfetap12hold_reg,
    rxdfetap13hold_reg,
    rxdfetap14hold_reg,
    rxdfetap15hold_reg,
    rxoshold_reg,
    rxdfeagchold_reg,
    rxdfelfhold_reg,
    rxdfeuthold_reg_0,
    rxdfevphold_reg,
    gt0_rxpd_in,
    \rxpllclksel_reg[0]_1 ,
    gt0_loopback_in,
    gt1_rxpd_in,
    gt1_loopback_in,
    \slv_addr_reg[2]_2 ,
    gt2_rxpd_in,
    gt2_loopback_in,
    \gt_interface_sel_reg[2]_0 ,
    gt3_rxpd_in,
    gt3_loopback_in,
    \gt_interface_sel_reg[2]_1 ,
    gt4_rxpd_in,
    gt5_rxpd_in,
    gt6_rxpd_in,
    gt7_rxpd_in,
    gt7_loopback_in);
  output chan_async_axi_map_wready;
  output cmn_dbg_axi_map_wready;
  output chan_tx_axi_map_wready;
  output phy1_axi_map_wready;
  output chan_rx_axi_map_wready;
  output s_axi_wready;
  output s_axi_arready;
  output phy1_slv_rden;
  output cmn_slv_rden;
  output gt_slv_rden;
  output cmn_dbg_slv_rden;
  output chan_async_slv_rden;
  output chan_tx_slv_rden;
  output chan_rx_slv_rden;
  output s_axi_rvalid;
  output s_axi_bvalid;
  output s_axi_awready;
  output [0:0]s_axi_bresp;
  output [0:0]s_axi_rresp;
  output drp_reset_reg;
  output drp_reset_reg_0;
  output [0:0]Q;
  output [0:0]E;
  output timeout_enable_reg;
  output [4:0]qpll1_pd_0_reg;
  output [0:0]\drp_write_data_reg[15] ;
  output qpll0_pd_0_reg;
  output access_type4_out;
  output drp_access_valid_reg;
  output [0:0]\timeout_length_reg[11] ;
  output cmn_slv_wren;
  output [0:0]\drp_int_addr_reg[8] ;
  output [0:0]\drp_write_data_reg[15]_0 ;
  output access_type4_out_0;
  output [0:0]\timeout_length_reg[11]_0 ;
  output gt_slv_wren;
  output [0:0]\cmm_interface_sel_reg[7] ;
  output [0:0]\gt_interface_sel_reg[7] ;
  output [0:0]\timeout_value_reg[11] ;
  output cpll_pd_6_reg;
  output txinihibit_6_reg;
  output txinihibit_7_reg;
  output tx_sys_reset_axi_reg;
  output \txpostcursor_4_reg[4] ;
  output [0:0]D;
  output rxdfeuthold_reg;
  output [0:0]\txpostcursor_6_reg[4] ;
  output cpll_pd_6_reg_0;
  output \txpostcursor_3_reg[4] ;
  output \rx_pd_0_reg[1] ;
  output \txdiffctrl_7_reg[3] ;
  output [0:0]\txpostcursor_4_reg[4]_0 ;
  output [0:0]\txprecursor_0_reg[4] ;
  output txinihibit_2_reg;
  output txinihibit_0_reg;
  output \loopback_4_reg[0] ;
  output [3:0]\slv_rdata_reg[3] ;
  output rxlpmen_reg;
  output txinihibit_5_reg;
  output cpll_pd_1_reg;
  output \txdiffctrl_7_reg[3]_0 ;
  output \rx_pd_7_reg[1] ;
  output \rx_pd_1_reg[1] ;
  output \txpostcursor_1_reg[4] ;
  output [0:0]\txdiffctrl_0_reg[3] ;
  output [0:0]\txdiffctrl_6_reg[3] ;
  output qpll1_pd_0_reg_0;
  output txinihibit_4_reg;
  output [0:0]\txpostcursor_7_reg[4] ;
  output [0:0]\txpostcursor_5_reg[4] ;
  output [0:0]\txprecursor_5_reg[4] ;
  output \txprecursor_5_reg[4]_0 ;
  output [0:0]\txprecursor_3_reg[4] ;
  output \txprecursor_1_reg[4] ;
  output [0:0]\cpll_cal_per_reg[17] ;
  output [0:0]\cpll_cal_tol_reg[17] ;
  output [0:0]\txprecursor_6_reg[4] ;
  output \txprecursor_6_reg[4]_0 ;
  output [0:0]\txpostcursor_1_reg[4]_0 ;
  output \rx_pd_6_reg[1] ;
  output [0:0]\txdiffctrl_5_reg[3] ;
  output \rx_pd_5_reg[1] ;
  output \txpllclksel_reg[1] ;
  output txpolarity_7_reg;
  output \txprecursor_4_reg[0] ;
  output txpolarity_4_reg;
  output txpolarity_3_reg;
  output cpll_pd_7_reg;
  output txpolarity_1_reg;
  output \txprecursor_2_reg[0] ;
  output txinihibit_4_reg_0;
  output txinihibit_5_reg_0;
  output [0:0]\slv_wdata_r_internal_reg[0] ;
  output [0:0]\slv_wdata_r_internal_reg[0]_0 ;
  output \axi_rdata_reg[2]_0 ;
  output timeout_enable_reg_0;
  output wait_for_drp_reg;
  output wait_for_drp_reg_0;
  output qpll0_pd_0_reg_0;
  output qpll1_pd_0_reg_1;
  output qpll1_pd_1_reg;
  output tx_sys_reset_axi_reg_0;
  output rx_sys_reset_axi_reg;
  output cpll_pd_1_reg_0;
  output cpll_pd_4_reg;
  output cpll_pd_6_reg_1;
  output txpolarity_0_reg;
  output txinihibit_2_reg_0;
  output [0:0]\txpostcursor_0_reg[0] ;
  output [0:0]\txprecursor_7_reg[0] ;
  output \slv_rdata_reg[2] ;
  output \slv_rdata_reg[2]_0 ;
  output \slv_rdata_reg[3]_0 ;
  output \slv_rdata_reg[4] ;
  output \slv_rdata_reg[5] ;
  output \slv_rdata_reg[6] ;
  output \slv_rdata_reg[7] ;
  output \slv_rdata_reg[8] ;
  output \slv_rdata_reg[9] ;
  output \slv_rdata_reg[10] ;
  output \slv_rdata_reg[11] ;
  output \slv_rdata_reg[12] ;
  output \slv_rdata_reg[13] ;
  output \slv_rdata_reg[14] ;
  output \slv_rdata_reg[15] ;
  output \slv_rdata_reg[16] ;
  output \slv_rdata_reg[17] ;
  output \slv_rdata_reg[18] ;
  output \slv_rdata_reg[19] ;
  output \slv_rdata_reg[20] ;
  output \txpostcursor_2_reg[4] ;
  output \rx_pd_0_reg[1]_0 ;
  output \rx_pd_0_reg[0] ;
  output \txpllclksel_reg[1]_0 ;
  output \txpllclksel_reg[0] ;
  output \rxpllclksel_reg[1] ;
  output \rxpllclksel_reg[0] ;
  output \loopback_0_reg[2] ;
  output \loopback_0_reg[1] ;
  output \loopback_0_reg[0] ;
  output \rx_pd_1_reg[1]_0 ;
  output \rx_pd_1_reg[0] ;
  output \loopback_1_reg[2] ;
  output \loopback_1_reg[1] ;
  output \loopback_1_reg[0] ;
  output \rx_pd_2_reg[1] ;
  output \rx_pd_2_reg[0] ;
  output \loopback_2_reg[2] ;
  output \loopback_2_reg[1] ;
  output \loopback_2_reg[0] ;
  output \rx_pd_3_reg[1] ;
  output \rx_pd_3_reg[0] ;
  output \loopback_3_reg[2] ;
  output \loopback_3_reg[1] ;
  output \loopback_3_reg[0] ;
  output \rx_pd_4_reg[1] ;
  output \rx_pd_4_reg[0] ;
  output \rx_pd_5_reg[1]_0 ;
  output \rx_pd_5_reg[0] ;
  output \rx_pd_6_reg[1]_0 ;
  output \rx_pd_6_reg[0] ;
  output \rx_pd_7_reg[1]_0 ;
  output \rx_pd_7_reg[0] ;
  output \loopback_7_reg[2] ;
  output \loopback_7_reg[1] ;
  output \loopback_7_reg[0] ;
  output [24:0]s_axi_rdata;
  input p_0_in;
  input s_axi_aclk;
  input drp_reset;
  input [4:0]s_axi_wdata;
  input s_axi_wvalid;
  input s_axi_aresetn;
  input drp_reset_1;
  input [9:0]s_axi_araddr;
  input s_axi_arvalid;
  input [9:0]s_axi_awaddr;
  input s_axi_awvalid;
  input clk1_ready_pulse_reg;
  input cmn_dbg_slv_rden_reg_0;
  input slv_wren_done_pulse;
  input slv_rden_r;
  input slv_rden_r_reg;
  input s_axi_rready;
  input s_axi_bready;
  input [11:0]\timeout_value_reg[11]_0 ;
  input timeout_enable;
  input [19:0]chan_rx_slv_rdata;
  input [9:0]\timeout_length_reg[11]_1 ;
  input [9:0]\timeout_length_reg[11]_2 ;
  input [12:0]\drp_write_data_reg[15]_1 ;
  input [12:0]\drp_write_data_reg[15]_2 ;
  input [12:0]\drp_read_data_reg[15] ;
  input [12:0]\drp_read_data_reg[15]_0 ;
  input \slv_addr_reg[4]_0 ;
  input \slv_addr_reg[3]_0 ;
  input \drp_read_data_reg[8] ;
  input [7:0]\gt_interface_sel_reg[7]_0 ;
  input qpll1_pd_0_reg_2;
  input \cmm_interface_sel_reg[4] ;
  input wait_for_drp_reg_1;
  input wait_for_drp_reg_2;
  input \slv_addr_reg[5]_0 ;
  input \drp_read_data_reg[2] ;
  input access_type_reg;
  input access_type_reg_0;
  input data_out;
  input [7:0]\cmm_interface_sel_reg[7]_0 ;
  input data_sync_reg_gsr;
  input [12:0]\cpll_cal_per_reg[17]_0 ;
  input [10:0]\cpll_cal_tol_reg[17]_0 ;
  input \cpll_cal_tol_reg[14] ;
  input \cpll_cal_tol_reg[13] ;
  input [5:0]\drp_int_addr_reg[8]_0 ;
  input \drp_read_data_reg[1] ;
  input \drp_read_data_reg[1]_0 ;
  input \drp_read_data_reg[0] ;
  input \drp_read_data_reg[0]_0 ;
  input [5:0]\drp_int_addr_reg[7] ;
  input \slv_addr_reg[2]_0 ;
  input \gt_interface_sel_reg[6] ;
  input \cpll_cal_tol_reg[4] ;
  input \cpll_cal_per_reg[4] ;
  input clk2_valid_pulse_reg;
  input \gt_interface_sel_reg[1] ;
  input \gt_interface_sel_reg[1]_0 ;
  input \gt_interface_sel_reg[0] ;
  input \gt_interface_sel_reg[0]_0 ;
  input \rxpllclksel_reg[0]_0 ;
  input \gt_interface_sel_reg[2] ;
  input chan_async_axi_map_wready_reg_0;
  input \cpll_cal_tol_reg[0] ;
  input rx_sys_reset_axi_reg_0;
  input \loopback_7_reg[0]_0 ;
  input \loopback_6_reg[0] ;
  input slv_rden_r_reg_0;
  input slv_rden_r_2;
  input slv_wren_clk2;
  input chan_async_axi_map_wready_reg_1;
  input data_sync_reg_gsr_0;
  input \gt_interface_sel_reg[0]_1 ;
  input \gt_interface_sel_reg[0]_2 ;
  input \gt_interface_sel_reg[0]_3 ;
  input \gt_interface_sel_reg[0]_4 ;
  input \txpllclksel_reg[0]_0 ;
  input \slv_addr_reg[2]_1 ;
  input \gt_interface_sel_reg[0]_5 ;
  input \gt_interface_sel_reg[0]_6 ;
  input \gt_interface_sel_reg[0]_7 ;
  input \gt_interface_sel_reg[1]_1 ;
  input \txprecursor_6_reg[2] ;
  input \txprecursor_7_reg[2] ;
  input data_sync_reg_gsr_1;
  input [3:0]\slv_rdata_reg[3]_1 ;
  input \rxpllclksel_reg[1]_0 ;
  input slv_rden_r_reg_1;
  input axi_bvalid_reg_0;
  input wait_for_drp;
  input wait_for_drp_3;
  input gt0_qpllpd_in;
  input qpll1_pd_0_reg_3;
  input qpll1_pd_1_reg_0;
  input tx_sys_reset_axi;
  input rx_sys_reset_axi;
  input gt1_cpllpd_in;
  input gt4_cpllpd_in;
  input gt6_cpllpd_in;
  input [0:0]\slv_wdata_r_internal_reg[0]_1 ;
  input \gt_interface_sel_reg[1]_2 ;
  input gt0_txpolarity_in;
  input gt2_txinhibit_in;
  input \txpllclksel_reg[1]_1 ;
  input \gt_interface_sel_reg[0]_8 ;
  input \txprecursor_6_reg[1] ;
  input \txprecursor_7_reg[1] ;
  input rxdfetap2hold_reg;
  input rxdfetap3hold_reg;
  input rxdfetap4hold_reg;
  input rxdfetap5hold_reg;
  input rxdfetap6hold_reg;
  input rxdfetap7hold_reg;
  input rxdfetap8hold_reg;
  input rxdfetap9hold_reg;
  input rxdfetap10hold_reg;
  input rxdfetap11hold_reg;
  input rxdfetap12hold_reg;
  input rxdfetap13hold_reg;
  input rxdfetap14hold_reg;
  input rxdfetap15hold_reg;
  input rxoshold_reg;
  input rxdfeagchold_reg;
  input rxdfelfhold_reg;
  input rxdfeuthold_reg_0;
  input rxdfevphold_reg;
  input [1:0]gt0_rxpd_in;
  input \rxpllclksel_reg[0]_1 ;
  input [2:0]gt0_loopback_in;
  input [1:0]gt1_rxpd_in;
  input [2:0]gt1_loopback_in;
  input \slv_addr_reg[2]_2 ;
  input [1:0]gt2_rxpd_in;
  input [2:0]gt2_loopback_in;
  input \gt_interface_sel_reg[2]_0 ;
  input [1:0]gt3_rxpd_in;
  input [2:0]gt3_loopback_in;
  input \gt_interface_sel_reg[2]_1 ;
  input [1:0]gt4_rxpd_in;
  input [1:0]gt5_rxpd_in;
  input [1:0]gt6_rxpd_in;
  input [1:0]gt7_rxpd_in;
  input [2:0]gt7_loopback_in;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire access_type4_out;
  wire access_type4_out_0;
  wire access_type_reg;
  wire access_type_reg_0;
  wire axi_arready0;
  wire axi_awready19_in;
  wire axi_awready_i_2_n_0;
  wire \axi_bresp[1]_i_1_n_0 ;
  wire \axi_bresp[1]_i_3_n_0 ;
  wire \axi_bresp[1]_i_4_n_0 ;
  wire \axi_bresp[1]_i_8_n_0 ;
  wire \axi_bresp[1]_i_9_n_0 ;
  wire axi_bvalid_i_1_n_0;
  wire axi_bvalid_i_2_n_0;
  wire axi_bvalid_reg_0;
  wire \axi_rdata[0]_i_12_n_0 ;
  wire \axi_rdata[0]_i_13_n_0 ;
  wire \axi_rdata[0]_i_14_n_0 ;
  wire \axi_rdata[0]_i_15_n_0 ;
  wire \axi_rdata[0]_i_16_n_0 ;
  wire \axi_rdata[0]_i_18_n_0 ;
  wire \axi_rdata[0]_i_1_n_0 ;
  wire \axi_rdata[0]_i_25_n_0 ;
  wire \axi_rdata[0]_i_2_n_0 ;
  wire \axi_rdata[0]_i_30_n_0 ;
  wire \axi_rdata[0]_i_3_n_0 ;
  wire \axi_rdata[0]_i_4_n_0 ;
  wire \axi_rdata[0]_i_5_n_0 ;
  wire \axi_rdata[0]_i_8_n_0 ;
  wire \axi_rdata[10]_i_10_n_0 ;
  wire \axi_rdata[10]_i_11_n_0 ;
  wire \axi_rdata[10]_i_1_n_0 ;
  wire \axi_rdata[10]_i_2_n_0 ;
  wire \axi_rdata[10]_i_3_n_0 ;
  wire \axi_rdata[10]_i_4_n_0 ;
  wire \axi_rdata[10]_i_5_n_0 ;
  wire \axi_rdata[10]_i_6_n_0 ;
  wire \axi_rdata[10]_i_7_n_0 ;
  wire \axi_rdata[10]_i_8_n_0 ;
  wire \axi_rdata[10]_i_9_n_0 ;
  wire \axi_rdata[11]_i_10_n_0 ;
  wire \axi_rdata[11]_i_1_n_0 ;
  wire \axi_rdata[11]_i_2_n_0 ;
  wire \axi_rdata[11]_i_3_n_0 ;
  wire \axi_rdata[11]_i_4_n_0 ;
  wire \axi_rdata[11]_i_5_n_0 ;
  wire \axi_rdata[11]_i_6_n_0 ;
  wire \axi_rdata[11]_i_7_n_0 ;
  wire \axi_rdata[11]_i_8_n_0 ;
  wire \axi_rdata[11]_i_9_n_0 ;
  wire \axi_rdata[12]_i_1_n_0 ;
  wire \axi_rdata[12]_i_2_n_0 ;
  wire \axi_rdata[12]_i_3_n_0 ;
  wire \axi_rdata[12]_i_4_n_0 ;
  wire \axi_rdata[12]_i_5_n_0 ;
  wire \axi_rdata[12]_i_6_n_0 ;
  wire \axi_rdata[13]_i_1_n_0 ;
  wire \axi_rdata[13]_i_2_n_0 ;
  wire \axi_rdata[13]_i_4_n_0 ;
  wire \axi_rdata[13]_i_5_n_0 ;
  wire \axi_rdata[13]_i_6_n_0 ;
  wire \axi_rdata[14]_i_1_n_0 ;
  wire \axi_rdata[14]_i_2_n_0 ;
  wire \axi_rdata[14]_i_4_n_0 ;
  wire \axi_rdata[14]_i_5_n_0 ;
  wire \axi_rdata[14]_i_6_n_0 ;
  wire \axi_rdata[14]_i_7_n_0 ;
  wire \axi_rdata[15]_i_1_n_0 ;
  wire \axi_rdata[15]_i_2_n_0 ;
  wire \axi_rdata[15]_i_3_n_0 ;
  wire \axi_rdata[15]_i_4_n_0 ;
  wire \axi_rdata[15]_i_5_n_0 ;
  wire \axi_rdata[15]_i_6_n_0 ;
  wire \axi_rdata[16]_i_1_n_0 ;
  wire \axi_rdata[16]_i_2_n_0 ;
  wire \axi_rdata[16]_i_3_n_0 ;
  wire \axi_rdata[17]_i_1_n_0 ;
  wire \axi_rdata[17]_i_2_n_0 ;
  wire \axi_rdata[17]_i_3_n_0 ;
  wire \axi_rdata[17]_i_4_n_0 ;
  wire \axi_rdata[17]_i_5_n_0 ;
  wire \axi_rdata[18]_i_1_n_0 ;
  wire \axi_rdata[18]_i_2_n_0 ;
  wire \axi_rdata[19]_i_1_n_0 ;
  wire \axi_rdata[19]_i_2_n_0 ;
  wire \axi_rdata[19]_i_3_n_0 ;
  wire \axi_rdata[19]_i_4_n_0 ;
  wire \axi_rdata[1]_i_10_n_0 ;
  wire \axi_rdata[1]_i_11_n_0 ;
  wire \axi_rdata[1]_i_13_n_0 ;
  wire \axi_rdata[1]_i_1_n_0 ;
  wire \axi_rdata[1]_i_20_n_0 ;
  wire \axi_rdata[1]_i_21_n_0 ;
  wire \axi_rdata[1]_i_2_n_0 ;
  wire \axi_rdata[1]_i_3_n_0 ;
  wire \axi_rdata[1]_i_4_n_0 ;
  wire \axi_rdata[1]_i_5_n_0 ;
  wire \axi_rdata[1]_i_7_n_0 ;
  wire \axi_rdata[1]_i_8_n_0 ;
  wire \axi_rdata[1]_i_9_n_0 ;
  wire \axi_rdata[20]_i_1_n_0 ;
  wire \axi_rdata[20]_i_2_n_0 ;
  wire \axi_rdata[22]_i_1_n_0 ;
  wire \axi_rdata[22]_i_2_n_0 ;
  wire \axi_rdata[22]_i_3_n_0 ;
  wire \axi_rdata[23]_i_1_n_0 ;
  wire \axi_rdata[24]_i_1_n_0 ;
  wire \axi_rdata[24]_i_2_n_0 ;
  wire \axi_rdata[26]_i_1_n_0 ;
  wire \axi_rdata[26]_i_2_n_0 ;
  wire \axi_rdata[26]_i_3_n_0 ;
  wire \axi_rdata[2]_i_11_n_0 ;
  wire \axi_rdata[2]_i_12_n_0 ;
  wire \axi_rdata[2]_i_13_n_0 ;
  wire \axi_rdata[2]_i_14_n_0 ;
  wire \axi_rdata[2]_i_1_n_0 ;
  wire \axi_rdata[2]_i_22_n_0 ;
  wire \axi_rdata[2]_i_23_n_0 ;
  wire \axi_rdata[2]_i_24_n_0 ;
  wire \axi_rdata[2]_i_2_n_0 ;
  wire \axi_rdata[2]_i_4_n_0 ;
  wire \axi_rdata[2]_i_5_n_0 ;
  wire \axi_rdata[2]_i_6_n_0 ;
  wire \axi_rdata[2]_i_7_n_0 ;
  wire \axi_rdata[3]_i_10_n_0 ;
  wire \axi_rdata[3]_i_11_n_0 ;
  wire \axi_rdata[3]_i_12_n_0 ;
  wire \axi_rdata[3]_i_13_n_0 ;
  wire \axi_rdata[3]_i_18_n_0 ;
  wire \axi_rdata[3]_i_1_n_0 ;
  wire \axi_rdata[3]_i_3_n_0 ;
  wire \axi_rdata[3]_i_4_n_0 ;
  wire \axi_rdata[3]_i_5_n_0 ;
  wire \axi_rdata[3]_i_6_n_0 ;
  wire \axi_rdata[3]_i_9_n_0 ;
  wire \axi_rdata[4]_i_11_n_0 ;
  wire \axi_rdata[4]_i_12_n_0 ;
  wire \axi_rdata[4]_i_13_n_0 ;
  wire \axi_rdata[4]_i_1_n_0 ;
  wire \axi_rdata[4]_i_2_n_0 ;
  wire \axi_rdata[4]_i_3_n_0 ;
  wire \axi_rdata[4]_i_4_n_0 ;
  wire \axi_rdata[4]_i_5_n_0 ;
  wire \axi_rdata[4]_i_6_n_0 ;
  wire \axi_rdata[4]_i_7_n_0 ;
  wire \axi_rdata[4]_i_8_n_0 ;
  wire \axi_rdata[5]_i_1_n_0 ;
  wire \axi_rdata[5]_i_2_n_0 ;
  wire \axi_rdata[5]_i_3_n_0 ;
  wire \axi_rdata[5]_i_4_n_0 ;
  wire \axi_rdata[5]_i_5_n_0 ;
  wire \axi_rdata[5]_i_6_n_0 ;
  wire \axi_rdata[5]_i_7_n_0 ;
  wire \axi_rdata[5]_i_8_n_0 ;
  wire \axi_rdata[5]_i_9_n_0 ;
  wire \axi_rdata[6]_i_10_n_0 ;
  wire \axi_rdata[6]_i_1_n_0 ;
  wire \axi_rdata[6]_i_2_n_0 ;
  wire \axi_rdata[6]_i_3_n_0 ;
  wire \axi_rdata[6]_i_4_n_0 ;
  wire \axi_rdata[6]_i_5_n_0 ;
  wire \axi_rdata[6]_i_6_n_0 ;
  wire \axi_rdata[6]_i_7_n_0 ;
  wire \axi_rdata[6]_i_8_n_0 ;
  wire \axi_rdata[6]_i_9_n_0 ;
  wire \axi_rdata[7]_i_10_n_0 ;
  wire \axi_rdata[7]_i_11_n_0 ;
  wire \axi_rdata[7]_i_12_n_0 ;
  wire \axi_rdata[7]_i_1_n_0 ;
  wire \axi_rdata[7]_i_2_n_0 ;
  wire \axi_rdata[7]_i_3_n_0 ;
  wire \axi_rdata[7]_i_4_n_0 ;
  wire \axi_rdata[7]_i_5_n_0 ;
  wire \axi_rdata[7]_i_6_n_0 ;
  wire \axi_rdata[7]_i_7_n_0 ;
  wire \axi_rdata[7]_i_8_n_0 ;
  wire \axi_rdata[7]_i_9_n_0 ;
  wire \axi_rdata[8]_i_1_n_0 ;
  wire \axi_rdata[8]_i_2_n_0 ;
  wire \axi_rdata[8]_i_3_n_0 ;
  wire \axi_rdata[8]_i_4_n_0 ;
  wire \axi_rdata[8]_i_6_n_0 ;
  wire \axi_rdata[8]_i_7_n_0 ;
  wire \axi_rdata[8]_i_8_n_0 ;
  wire \axi_rdata[8]_i_9_n_0 ;
  wire \axi_rdata[9]_i_1_n_0 ;
  wire \axi_rdata[9]_i_2_n_0 ;
  wire \axi_rdata[9]_i_3_n_0 ;
  wire \axi_rdata[9]_i_4_n_0 ;
  wire \axi_rdata[9]_i_5_n_0 ;
  wire \axi_rdata[9]_i_6_n_0 ;
  wire \axi_rdata[9]_i_7_n_0 ;
  wire \axi_rdata[9]_i_8_n_0 ;
  wire \axi_rdata[9]_i_9_n_0 ;
  wire \axi_rdata_reg[2]_0 ;
  wire \axi_rresp[1]_i_1_n_0 ;
  wire \axi_rresp[1]_i_2_n_0 ;
  wire \axi_rresp[1]_i_5_n_0 ;
  wire axi_rvalid_i_1_n_0;
  wire axi_wr_access0;
  wire chan_async_axi_map_wready;
  wire chan_async_axi_map_wready0;
  wire chan_async_axi_map_wready_i_2_n_0;
  wire chan_async_axi_map_wready_reg_0;
  wire chan_async_axi_map_wready_reg_1;
  wire chan_async_slv_rden;
  wire chan_async_slv_rden_i_1_n_0;
  wire chan_rx_axi_map_wready;
  wire chan_rx_axi_map_wready0;
  wire [19:0]chan_rx_slv_rdata;
  wire chan_rx_slv_rden;
  wire chan_rx_slv_rden_i_1_n_0;
  wire chan_tx_axi_map_wready;
  wire chan_tx_axi_map_wready0;
  wire chan_tx_axi_map_wready_i_2_n_0;
  wire chan_tx_slv_rden;
  wire chan_tx_slv_rden_i_1_n_0;
  wire clk1_ready_pulse_reg;
  wire clk2_valid_pulse_reg;
  wire \cmm_interface_sel[7]_i_2_n_0 ;
  wire \cmm_interface_sel_reg[4] ;
  wire [0:0]\cmm_interface_sel_reg[7] ;
  wire [7:0]\cmm_interface_sel_reg[7]_0 ;
  wire cmn_axi_map_wready;
  wire cmn_axi_map_wready0;
  wire cmn_dbg_axi_map_wready;
  wire cmn_dbg_axi_map_wready0;
  wire cmn_dbg_slv_rden;
  wire cmn_dbg_slv_rden_i_1_n_0;
  wire cmn_dbg_slv_rden_reg_0;
  wire cmn_slv_rden;
  wire cmn_slv_rden_i_1_n_0;
  wire cmn_slv_wren;
  wire [0:0]\cpll_cal_per_reg[17] ;
  wire [12:0]\cpll_cal_per_reg[17]_0 ;
  wire \cpll_cal_per_reg[4] ;
  wire \cpll_cal_tol_reg[0] ;
  wire \cpll_cal_tol_reg[13] ;
  wire \cpll_cal_tol_reg[14] ;
  wire [0:0]\cpll_cal_tol_reg[17] ;
  wire [10:0]\cpll_cal_tol_reg[17]_0 ;
  wire \cpll_cal_tol_reg[4] ;
  wire cpll_pd_1_reg;
  wire cpll_pd_1_reg_0;
  wire cpll_pd_4_i_2_n_0;
  wire cpll_pd_4_reg;
  wire cpll_pd_6_reg;
  wire cpll_pd_6_reg_0;
  wire cpll_pd_6_reg_1;
  wire cpll_pd_7_reg;
  wire data_out;
  wire data_sync_reg_gsr;
  wire data_sync_reg_gsr_0;
  wire data_sync_reg_gsr_1;
  wire drp_access_valid_reg;
  wire [5:0]\drp_int_addr_reg[7] ;
  wire [0:0]\drp_int_addr_reg[8] ;
  wire [5:0]\drp_int_addr_reg[8]_0 ;
  wire \drp_read_data_reg[0] ;
  wire \drp_read_data_reg[0]_0 ;
  wire [12:0]\drp_read_data_reg[15] ;
  wire [12:0]\drp_read_data_reg[15]_0 ;
  wire \drp_read_data_reg[1] ;
  wire \drp_read_data_reg[1]_0 ;
  wire \drp_read_data_reg[2] ;
  wire \drp_read_data_reg[8] ;
  wire drp_reset;
  wire drp_reset_1;
  wire drp_reset_i_2_n_0;
  wire drp_reset_reg;
  wire drp_reset_reg_0;
  wire [0:0]\drp_write_data_reg[15] ;
  wire [0:0]\drp_write_data_reg[15]_0 ;
  wire [12:0]\drp_write_data_reg[15]_1 ;
  wire [12:0]\drp_write_data_reg[15]_2 ;
  wire [2:0]gt0_loopback_in;
  wire gt0_qpllpd_in;
  wire [1:0]gt0_rxpd_in;
  wire gt0_txpolarity_in;
  wire gt1_cpllpd_in;
  wire [2:0]gt1_loopback_in;
  wire [1:0]gt1_rxpd_in;
  wire [2:0]gt2_loopback_in;
  wire [1:0]gt2_rxpd_in;
  wire gt2_txinhibit_in;
  wire [2:0]gt3_loopback_in;
  wire [1:0]gt3_rxpd_in;
  wire gt4_cpllpd_in;
  wire [1:0]gt4_rxpd_in;
  wire [1:0]gt5_rxpd_in;
  wire gt6_cpllpd_in;
  wire [1:0]gt6_rxpd_in;
  wire [2:0]gt7_loopback_in;
  wire [1:0]gt7_rxpd_in;
  wire gt_axi_map_wready;
  wire gt_axi_map_wready0;
  wire \gt_interface_sel_reg[0] ;
  wire \gt_interface_sel_reg[0]_0 ;
  wire \gt_interface_sel_reg[0]_1 ;
  wire \gt_interface_sel_reg[0]_2 ;
  wire \gt_interface_sel_reg[0]_3 ;
  wire \gt_interface_sel_reg[0]_4 ;
  wire \gt_interface_sel_reg[0]_5 ;
  wire \gt_interface_sel_reg[0]_6 ;
  wire \gt_interface_sel_reg[0]_7 ;
  wire \gt_interface_sel_reg[0]_8 ;
  wire \gt_interface_sel_reg[1] ;
  wire \gt_interface_sel_reg[1]_0 ;
  wire \gt_interface_sel_reg[1]_1 ;
  wire \gt_interface_sel_reg[1]_2 ;
  wire \gt_interface_sel_reg[2] ;
  wire \gt_interface_sel_reg[2]_0 ;
  wire \gt_interface_sel_reg[2]_1 ;
  wire \gt_interface_sel_reg[6] ;
  wire [0:0]\gt_interface_sel_reg[7] ;
  wire [7:0]\gt_interface_sel_reg[7]_0 ;
  wire gt_slv_rden;
  wire gt_slv_rden_i_1_n_0;
  wire gt_slv_wren;
  wire load_timeout_timer0;
  wire \loopback_0[2]_i_2_n_0 ;
  wire \loopback_0_reg[0] ;
  wire \loopback_0_reg[1] ;
  wire \loopback_0_reg[2] ;
  wire \loopback_1[2]_i_2_n_0 ;
  wire \loopback_1[2]_i_3_n_0 ;
  wire \loopback_1_reg[0] ;
  wire \loopback_1_reg[1] ;
  wire \loopback_1_reg[2] ;
  wire \loopback_2[2]_i_2_n_0 ;
  wire \loopback_2_reg[0] ;
  wire \loopback_2_reg[1] ;
  wire \loopback_2_reg[2] ;
  wire \loopback_3[2]_i_2_n_0 ;
  wire \loopback_3_reg[0] ;
  wire \loopback_3_reg[1] ;
  wire \loopback_3_reg[2] ;
  wire \loopback_4_reg[0] ;
  wire \loopback_6_reg[0] ;
  wire \loopback_7[2]_i_2_n_0 ;
  wire \loopback_7[2]_i_3_n_0 ;
  wire \loopback_7_reg[0] ;
  wire \loopback_7_reg[0]_0 ;
  wire \loopback_7_reg[1] ;
  wire \loopback_7_reg[2] ;
  wire p_0_in;
  wire [12:0]p_2_in;
  wire phy1_axi_map_wready;
  wire phy1_axi_map_wready0;
  wire phy1_slv_rden;
  wire phy1_slv_rden_i_1_n_0;
  wire phy1_slv_rden_i_3_n_0;
  wire qpll0_pd_0_i_2_n_0;
  wire qpll0_pd_0_reg;
  wire qpll0_pd_0_reg_0;
  wire qpll1_pd_0_i_3_n_0;
  wire [4:0]qpll1_pd_0_reg;
  wire qpll1_pd_0_reg_0;
  wire qpll1_pd_0_reg_1;
  wire qpll1_pd_0_reg_2;
  wire qpll1_pd_0_reg_3;
  wire qpll1_pd_1_reg;
  wire qpll1_pd_1_reg_0;
  wire read_in_progress;
  wire read_in_progress_i_1_n_0;
  wire read_in_progress_i_2_n_0;
  wire \rx_pd_0_reg[0] ;
  wire \rx_pd_0_reg[1] ;
  wire \rx_pd_0_reg[1]_0 ;
  wire \rx_pd_1_reg[0] ;
  wire \rx_pd_1_reg[1] ;
  wire \rx_pd_1_reg[1]_0 ;
  wire \rx_pd_2_reg[0] ;
  wire \rx_pd_2_reg[1] ;
  wire \rx_pd_3_reg[0] ;
  wire \rx_pd_3_reg[1] ;
  wire \rx_pd_4_reg[0] ;
  wire \rx_pd_4_reg[1] ;
  wire \rx_pd_5_reg[0] ;
  wire \rx_pd_5_reg[1] ;
  wire \rx_pd_5_reg[1]_0 ;
  wire \rx_pd_6_reg[0] ;
  wire \rx_pd_6_reg[1] ;
  wire \rx_pd_6_reg[1]_0 ;
  wire \rx_pd_7[1]_i_3_n_0 ;
  wire \rx_pd_7_reg[0] ;
  wire \rx_pd_7_reg[1] ;
  wire \rx_pd_7_reg[1]_0 ;
  wire rx_sys_reset_axi;
  wire rx_sys_reset_axi_i_2_n_0;
  wire rx_sys_reset_axi_reg;
  wire rx_sys_reset_axi_reg_0;
  wire rxdfeagchold_reg;
  wire rxdfelfhold_reg;
  wire rxdfetap10hold_reg;
  wire rxdfetap11hold_reg;
  wire rxdfetap12hold_reg;
  wire rxdfetap13hold_reg;
  wire rxdfetap14hold_reg;
  wire rxdfetap15hold_reg;
  wire rxdfetap2hold_reg;
  wire rxdfetap3hold_reg;
  wire rxdfetap4hold_reg;
  wire rxdfetap5hold_reg;
  wire rxdfetap6hold_reg;
  wire rxdfetap7hold_reg;
  wire rxdfetap8hold_reg;
  wire rxdfetap9hold_reg;
  wire rxdfeuthold_reg;
  wire rxdfeuthold_reg_0;
  wire rxdfevphold_reg;
  wire rxlpmen_reg;
  wire rxoshold_reg;
  wire \rxpllclksel[1]_i_2_n_0 ;
  wire \rxpllclksel[1]_i_3_n_0 ;
  wire \rxpllclksel_reg[0] ;
  wire \rxpllclksel_reg[0]_0 ;
  wire \rxpllclksel_reg[0]_1 ;
  wire \rxpllclksel_reg[1] ;
  wire \rxpllclksel_reg[1]_0 ;
  wire s_axi_aclk;
  wire [9:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [9:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [0:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [24:0]s_axi_rdata;
  wire s_axi_rready;
  wire [0:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [4:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [7:7]slv_addr;
  wire \slv_addr[2]_i_1_n_0 ;
  wire \slv_addr[3]_i_1_n_0 ;
  wire \slv_addr[4]_i_1_n_0 ;
  wire \slv_addr[5]_i_1_n_0 ;
  wire \slv_addr[6]_i_1_n_0 ;
  wire \slv_addr[7]_i_1_n_0 ;
  wire \slv_addr_reg[2]_0 ;
  wire \slv_addr_reg[2]_1 ;
  wire \slv_addr_reg[2]_2 ;
  wire \slv_addr_reg[3]_0 ;
  wire \slv_addr_reg[4]_0 ;
  wire \slv_addr_reg[5]_0 ;
  wire \slv_rd_addr[0]_i_1_n_0 ;
  wire \slv_rd_addr[1]_i_1_n_0 ;
  wire \slv_rd_addr[2]_i_1_n_0 ;
  wire \slv_rd_addr[3]_i_1_n_0 ;
  wire \slv_rd_addr[3]_i_2_n_0 ;
  wire \slv_rd_addr_reg_n_0_[1] ;
  wire \slv_rd_addr_reg_n_0_[2] ;
  wire \slv_rd_addr_reg_n_0_[3] ;
  wire \slv_rdata[1]_i_3_n_0 ;
  wire \slv_rdata[1]_i_4_n_0 ;
  wire \slv_rdata[1]_i_5_n_0 ;
  wire \slv_rdata_reg[10] ;
  wire \slv_rdata_reg[11] ;
  wire \slv_rdata_reg[12] ;
  wire \slv_rdata_reg[13] ;
  wire \slv_rdata_reg[14] ;
  wire \slv_rdata_reg[15] ;
  wire \slv_rdata_reg[16] ;
  wire \slv_rdata_reg[17] ;
  wire \slv_rdata_reg[18] ;
  wire \slv_rdata_reg[19] ;
  wire \slv_rdata_reg[20] ;
  wire \slv_rdata_reg[2] ;
  wire \slv_rdata_reg[2]_0 ;
  wire [3:0]\slv_rdata_reg[3] ;
  wire \slv_rdata_reg[3]_0 ;
  wire [3:0]\slv_rdata_reg[3]_1 ;
  wire \slv_rdata_reg[4] ;
  wire \slv_rdata_reg[5] ;
  wire \slv_rdata_reg[6] ;
  wire \slv_rdata_reg[7] ;
  wire \slv_rdata_reg[8] ;
  wire \slv_rdata_reg[9] ;
  wire slv_rden_r;
  wire slv_rden_r_2;
  wire slv_rden_r_reg;
  wire slv_rden_r_reg_0;
  wire slv_rden_r_reg_1;
  wire slv_reg_rden0;
  wire slv_reg_rden_i_1_n_0;
  wire slv_reg_rden_reg_n_0;
  wire [0:0]\slv_wdata_r_internal_reg[0] ;
  wire [0:0]\slv_wdata_r_internal_reg[0]_0 ;
  wire [0:0]\slv_wdata_r_internal_reg[0]_1 ;
  wire slv_wren_clk2;
  wire slv_wren_done_pulse;
  wire timeout;
  wire timeout_enable;
  wire timeout_enable_i_2_n_0;
  wire timeout_enable_reg;
  wire timeout_enable_reg_0;
  wire \timeout_length[11]_i_2_n_0 ;
  wire [0:0]\timeout_length_reg[11] ;
  wire [0:0]\timeout_length_reg[11]_0 ;
  wire [9:0]\timeout_length_reg[11]_1 ;
  wire [9:0]\timeout_length_reg[11]_2 ;
  wire [12:1]timeout_timer_count0;
  wire \timeout_timer_count0_inferred__1/i__carry__0_n_0 ;
  wire \timeout_timer_count0_inferred__1/i__carry__0_n_1 ;
  wire \timeout_timer_count0_inferred__1/i__carry__0_n_2 ;
  wire \timeout_timer_count0_inferred__1/i__carry__0_n_3 ;
  wire \timeout_timer_count0_inferred__1/i__carry__1_n_1 ;
  wire \timeout_timer_count0_inferred__1/i__carry__1_n_2 ;
  wire \timeout_timer_count0_inferred__1/i__carry__1_n_3 ;
  wire \timeout_timer_count0_inferred__1/i__carry_n_0 ;
  wire \timeout_timer_count0_inferred__1/i__carry_n_1 ;
  wire \timeout_timer_count0_inferred__1/i__carry_n_2 ;
  wire \timeout_timer_count0_inferred__1/i__carry_n_3 ;
  wire \timeout_timer_count[12]_i_1_n_0 ;
  wire \timeout_timer_count[12]_i_2_n_0 ;
  wire \timeout_timer_count[12]_i_4_n_0 ;
  wire \timeout_timer_count[12]_i_5_n_0 ;
  wire \timeout_timer_count[12]_i_6_n_0 ;
  wire \timeout_timer_count[12]_i_7_n_0 ;
  wire \timeout_timer_count_reg_n_0_[0] ;
  wire \timeout_timer_count_reg_n_0_[10] ;
  wire \timeout_timer_count_reg_n_0_[11] ;
  wire \timeout_timer_count_reg_n_0_[1] ;
  wire \timeout_timer_count_reg_n_0_[2] ;
  wire \timeout_timer_count_reg_n_0_[3] ;
  wire \timeout_timer_count_reg_n_0_[4] ;
  wire \timeout_timer_count_reg_n_0_[5] ;
  wire \timeout_timer_count_reg_n_0_[6] ;
  wire \timeout_timer_count_reg_n_0_[7] ;
  wire \timeout_timer_count_reg_n_0_[8] ;
  wire \timeout_timer_count_reg_n_0_[9] ;
  wire \timeout_value[11]_i_2_n_0 ;
  wire [0:0]\timeout_value_reg[11] ;
  wire [11:0]\timeout_value_reg[11]_0 ;
  wire tx_sys_reset_axi;
  wire tx_sys_reset_axi_reg;
  wire tx_sys_reset_axi_reg_0;
  wire [0:0]\txdiffctrl_0_reg[3] ;
  wire \txdiffctrl_5[3]_i_3_n_0 ;
  wire [0:0]\txdiffctrl_5_reg[3] ;
  wire [0:0]\txdiffctrl_6_reg[3] ;
  wire \txdiffctrl_7_reg[3] ;
  wire \txdiffctrl_7_reg[3]_0 ;
  wire txinihibit_0_reg;
  wire txinihibit_2_i_2_n_0;
  wire txinihibit_2_reg;
  wire txinihibit_2_reg_0;
  wire txinihibit_4_reg;
  wire txinihibit_4_reg_0;
  wire txinihibit_5_reg;
  wire txinihibit_5_reg_0;
  wire txinihibit_6_reg;
  wire txinihibit_7_reg;
  wire \txpllclksel_reg[0] ;
  wire \txpllclksel_reg[0]_0 ;
  wire \txpllclksel_reg[1] ;
  wire \txpllclksel_reg[1]_0 ;
  wire \txpllclksel_reg[1]_1 ;
  wire txpolarity_0_reg;
  wire txpolarity_1_reg;
  wire txpolarity_3_reg;
  wire txpolarity_4_reg;
  wire txpolarity_7_reg;
  wire [0:0]\txpostcursor_0_reg[0] ;
  wire \txpostcursor_1_reg[4] ;
  wire [0:0]\txpostcursor_1_reg[4]_0 ;
  wire \txpostcursor_2_reg[4] ;
  wire \txpostcursor_3_reg[4] ;
  wire \txpostcursor_4_reg[4] ;
  wire [0:0]\txpostcursor_4_reg[4]_0 ;
  wire \txpostcursor_5[4]_i_2_n_0 ;
  wire [0:0]\txpostcursor_5_reg[4] ;
  wire [0:0]\txpostcursor_6_reg[4] ;
  wire [0:0]\txpostcursor_7_reg[4] ;
  wire [0:0]\txprecursor_0_reg[4] ;
  wire \txprecursor_1_reg[4] ;
  wire \txprecursor_2_reg[0] ;
  wire \txprecursor_3[4]_i_3_n_0 ;
  wire [0:0]\txprecursor_3_reg[4] ;
  wire \txprecursor_4_reg[0] ;
  wire [0:0]\txprecursor_5_reg[4] ;
  wire \txprecursor_5_reg[4]_0 ;
  wire \txprecursor_6_reg[1] ;
  wire \txprecursor_6_reg[2] ;
  wire [0:0]\txprecursor_6_reg[4] ;
  wire \txprecursor_6_reg[4]_0 ;
  wire \txprecursor_7[4]_i_2_n_0 ;
  wire [0:0]\txprecursor_7_reg[0] ;
  wire \txprecursor_7_reg[1] ;
  wire \txprecursor_7_reg[2] ;
  wire valid_waddr_i_1_n_0;
  wire valid_waddr_i_2_n_0;
  wire valid_waddr_i_3_n_0;
  wire valid_waddr_reg_n_0;
  wire wait_for_drp;
  wire wait_for_drp_3;
  wire wait_for_drp_i_2_n_0;
  wire wait_for_drp_reg;
  wire wait_for_drp_reg_0;
  wire wait_for_drp_reg_1;
  wire wait_for_drp_reg_2;
  wire write_in_progress;
  wire write_in_progress_i_1_n_0;
  wire write_in_progress_i_2_n_0;
  wire [3:3]\NLW_timeout_timer_count0_inferred__1/i__carry__1_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h00000880)) 
    access_type_i_2
       (.I0(cmn_axi_map_wready),
        .I1(s_axi_wvalid),
        .I2(s_axi_wdata[4]),
        .I3(s_axi_wdata[3]),
        .I4(drp_access_valid_reg),
        .O(access_type4_out));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h00000880)) 
    access_type_i_2__0
       (.I0(gt_axi_map_wready),
        .I1(s_axi_wvalid),
        .I2(s_axi_wdata[4]),
        .I3(s_axi_wdata[3]),
        .I4(drp_access_valid_reg),
        .O(access_type4_out_0));
  LUT4 #(
    .INIT(16'h0004)) 
    axi_arready_i_1
       (.I0(read_in_progress),
        .I1(s_axi_arvalid),
        .I2(write_in_progress),
        .I3(s_axi_arready),
        .O(axi_arready0));
  FDRE #(
    .INIT(1'b0)) 
    axi_arready_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(s_axi_arready),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hFFF00004)) 
    axi_awready_i_2
       (.I0(valid_waddr_reg_n_0),
        .I1(s_axi_awvalid),
        .I2(read_in_progress),
        .I3(s_axi_arvalid),
        .I4(s_axi_awready),
        .O(axi_awready_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_awready_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_awready_i_2_n_0),
        .Q(s_axi_awready),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hA8AB0000A8A80000)) 
    \axi_bresp[1]_i_1 
       (.I0(timeout),
        .I1(axi_bvalid_reg_0),
        .I2(\axi_bresp[1]_i_3_n_0 ),
        .I3(\axi_bresp[1]_i_4_n_0 ),
        .I4(s_axi_aresetn),
        .I5(s_axi_bresp),
        .O(\axi_bresp[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \axi_bresp[1]_i_3 
       (.I0(write_in_progress),
        .I1(timeout),
        .I2(\axi_bresp[1]_i_8_n_0 ),
        .I3(\axi_bresp[1]_i_9_n_0 ),
        .O(\axi_bresp[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_bresp[1]_i_4 
       (.I0(s_axi_bready),
        .I1(s_axi_bvalid),
        .O(\axi_bresp[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axi_bresp[1]_i_8 
       (.I0(chan_async_axi_map_wready),
        .I1(cmn_dbg_axi_map_wready),
        .I2(chan_tx_axi_map_wready),
        .I3(cmn_axi_map_wready),
        .O(\axi_bresp[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \axi_bresp[1]_i_9 
       (.I0(phy1_axi_map_wready),
        .I1(s_axi_wready),
        .I2(chan_rx_axi_map_wready),
        .I3(gt_axi_map_wready),
        .O(\axi_bresp[1]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_bresp_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\axi_bresp[1]_i_1_n_0 ),
        .Q(s_axi_bresp),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFD5FFD5FFFFFFC0)) 
    axi_bvalid_i_1
       (.I0(s_axi_bready),
        .I1(write_in_progress),
        .I2(timeout),
        .I3(axi_bvalid_i_2_n_0),
        .I4(slv_rden_r_reg_1),
        .I5(s_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    axi_bvalid_i_2
       (.I0(gt_axi_map_wready),
        .I1(chan_rx_axi_map_wready),
        .I2(s_axi_wready),
        .I3(phy1_axi_map_wready),
        .I4(\axi_bresp[1]_i_8_n_0 ),
        .O(axi_bvalid_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_bvalid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s_axi_bvalid),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hFF45FF45FFFFFF45)) 
    \axi_rdata[0]_i_1 
       (.I0(\axi_rdata[1]_i_4_n_0 ),
        .I1(\axi_rdata[0]_i_2_n_0 ),
        .I2(\axi_rdata[0]_i_3_n_0 ),
        .I3(\axi_rdata[0]_i_4_n_0 ),
        .I4(\axi_rdata[22]_i_2_n_0 ),
        .I5(\axi_rdata[0]_i_5_n_0 ),
        .O(\axi_rdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5B7A5B7B7B7B7B7B)) 
    \axi_rdata[0]_i_12 
       (.I0(slv_addr),
        .I1(\axi_rdata[0]_i_30_n_0 ),
        .I2(qpll1_pd_0_reg[4]),
        .I3(qpll1_pd_0_reg[3]),
        .I4(\timeout_value_reg[11]_0 [0]),
        .I5(\loopback_4_reg[0] ),
        .O(\axi_rdata[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5FFFFF1F)) 
    \axi_rdata[0]_i_13 
       (.I0(slv_addr),
        .I1(\cmm_interface_sel_reg[7]_0 [0]),
        .I2(qpll1_pd_0_reg[3]),
        .I3(qpll1_pd_0_reg[2]),
        .I4(qpll1_pd_0_reg[4]),
        .I5(qpll1_pd_0_reg[1]),
        .O(\axi_rdata[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0020300000200000)) 
    \axi_rdata[0]_i_14 
       (.I0(chan_rx_slv_rdata[0]),
        .I1(\slv_rd_addr_reg_n_0_[3] ),
        .I2(\slv_rd_addr_reg_n_0_[2] ),
        .I3(Q),
        .I4(\slv_rd_addr_reg_n_0_[1] ),
        .I5(\slv_rdata_reg[3]_1 [0]),
        .O(\axi_rdata[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD3FFFFFFDFFF)) 
    \axi_rdata[0]_i_15 
       (.I0(wait_for_drp_reg_1),
        .I1(Q),
        .I2(\slv_rd_addr_reg_n_0_[1] ),
        .I3(\axi_rdata[26]_i_3_n_0 ),
        .I4(\timeout_value[11]_i_2_n_0 ),
        .I5(wait_for_drp_reg_2),
        .O(\axi_rdata[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[0]_i_16 
       (.I0(\drp_read_data_reg[0] ),
        .I1(\axi_rdata[2]_i_14_n_0 ),
        .I2(\drp_read_data_reg[0]_0 ),
        .I3(\axi_rdata[10]_i_7_n_0 ),
        .O(\axi_rdata[0]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axi_rdata[0]_i_18 
       (.I0(Q),
        .I1(\slv_rd_addr_reg_n_0_[1] ),
        .O(\axi_rdata[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40444000)) 
    \axi_rdata[0]_i_2 
       (.I0(\txpostcursor_4_reg[4] ),
        .I1(qpll1_pd_0_reg[0]),
        .I2(\cpll_cal_tol_reg[0] ),
        .I3(qpll1_pd_0_reg[2]),
        .I4(rx_sys_reset_axi_reg_0),
        .I5(\axi_rdata[0]_i_8_n_0 ),
        .O(\axi_rdata[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \axi_rdata[0]_i_25 
       (.I0(qpll1_pd_0_reg[2]),
        .I1(qpll1_pd_0_reg[4]),
        .I2(qpll1_pd_0_reg[3]),
        .I3(\txpllclksel_reg[0]_0 ),
        .O(\axi_rdata[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0B00FFFF)) 
    \axi_rdata[0]_i_3 
       (.I0(\timeout_value[11]_i_2_n_0 ),
        .I1(\gt_interface_sel_reg[0] ),
        .I2(\gt_interface_sel_reg[0]_0 ),
        .I3(qpll1_pd_0_reg[1]),
        .I4(\txdiffctrl_7_reg[3] ),
        .I5(\rxpllclksel_reg[0]_0 ),
        .O(\axi_rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000045000000400)) 
    \axi_rdata[0]_i_30 
       (.I0(qpll1_pd_0_reg[1]),
        .I1(\gt_interface_sel_reg[7]_0 [0]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[3]),
        .I4(qpll1_pd_0_reg[4]),
        .I5(timeout_enable),
        .O(\axi_rdata[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004700)) 
    \axi_rdata[0]_i_4 
       (.I0(\axi_rdata[0]_i_12_n_0 ),
        .I1(qpll1_pd_0_reg[0]),
        .I2(\axi_rdata[0]_i_13_n_0 ),
        .I3(\axi_rdata[22]_i_2_n_0 ),
        .I4(chan_async_axi_map_wready_i_2_n_0),
        .I5(\axi_rdata[0]_i_14_n_0 ),
        .O(\axi_rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2222222222222202)) 
    \axi_rdata[0]_i_5 
       (.I0(\axi_rdata[0]_i_15_n_0 ),
        .I1(\axi_rdata[0]_i_16_n_0 ),
        .I2(qpll1_pd_0_reg_2),
        .I3(\axi_rdata[0]_i_18_n_0 ),
        .I4(txinihibit_7_reg),
        .I5(\cmm_interface_sel_reg[4] ),
        .O(\axi_rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000220AAAAAAAAA)) 
    \axi_rdata[0]_i_8 
       (.I0(txinihibit_6_reg),
        .I1(\loopback_7_reg[0]_0 ),
        .I2(\loopback_6_reg[0] ),
        .I3(\gt_interface_sel_reg[7]_0 [0]),
        .I4(\rxpllclksel[1]_i_3_n_0 ),
        .I5(\axi_rdata[0]_i_25_n_0 ),
        .O(\axi_rdata[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000000FD)) 
    \axi_rdata[10]_i_1 
       (.I0(\axi_rdata[10]_i_2_n_0 ),
        .I1(\axi_rdata[10]_i_3_n_0 ),
        .I2(\axi_rdata[10]_i_4_n_0 ),
        .I3(\slv_rd_addr_reg_n_0_[3] ),
        .I4(\slv_rd_addr_reg_n_0_[2] ),
        .I5(\axi_rdata[10]_i_5_n_0 ),
        .O(\axi_rdata[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \axi_rdata[10]_i_10 
       (.I0(chan_rx_slv_rdata[9]),
        .I1(\slv_rd_addr_reg_n_0_[2] ),
        .I2(\slv_rd_addr_reg_n_0_[3] ),
        .I3(\slv_rd_addr_reg_n_0_[1] ),
        .I4(Q),
        .O(\axi_rdata[10]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \axi_rdata[10]_i_11 
       (.I0(qpll1_pd_0_reg[4]),
        .I1(qpll1_pd_0_reg[1]),
        .I2(qpll1_pd_0_reg[3]),
        .I3(qpll1_pd_0_reg[2]),
        .O(\axi_rdata[10]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hEFEEEFEF)) 
    \axi_rdata[10]_i_2 
       (.I0(\slv_rd_addr_reg_n_0_[1] ),
        .I1(Q),
        .I2(\axi_rdata[10]_i_6_n_0 ),
        .I3(wait_for_drp_i_2_n_0),
        .I4(\timeout_value_reg[11]_0 [10]),
        .O(\axi_rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8080000)) 
    \axi_rdata[10]_i_3 
       (.I0(qpll1_pd_0_reg[1]),
        .I1(\drp_write_data_reg[15]_2 [7]),
        .I2(qpll1_pd_0_reg[0]),
        .I3(\drp_read_data_reg[15] [7]),
        .I4(\axi_rdata[10]_i_7_n_0 ),
        .I5(\axi_rdata[10]_i_8_n_0 ),
        .O(\axi_rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4444004000400040)) 
    \axi_rdata[10]_i_4 
       (.I0(Q),
        .I1(\slv_rd_addr_reg_n_0_[1] ),
        .I2(\drp_write_data_reg[15]_1 [7]),
        .I3(\axi_rdata[10]_i_9_n_0 ),
        .I4(\timeout_length_reg[11]_2 [8]),
        .I5(\timeout_length[11]_i_2_n_0 ),
        .O(\axi_rdata[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hABAAABABABAAAAAA)) 
    \axi_rdata[10]_i_5 
       (.I0(\axi_rdata[10]_i_10_n_0 ),
        .I1(\axi_rdata[10]_i_11_n_0 ),
        .I2(\axi_rdata[1]_i_4_n_0 ),
        .I3(\cpll_cal_tol_reg[17]_0 [5]),
        .I4(qpll1_pd_0_reg[0]),
        .I5(\cpll_cal_per_reg[17]_0 [7]),
        .O(\axi_rdata[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8848800C08800000)) 
    \axi_rdata[10]_i_6 
       (.I0(qpll1_pd_0_reg[3]),
        .I1(slv_addr),
        .I2(qpll1_pd_0_reg[0]),
        .I3(qpll1_pd_0_reg[1]),
        .I4(qpll1_pd_0_reg[4]),
        .I5(qpll1_pd_0_reg[2]),
        .O(\axi_rdata[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \axi_rdata[10]_i_7 
       (.I0(qpll1_pd_0_reg[2]),
        .I1(qpll1_pd_0_reg[3]),
        .I2(slv_addr),
        .I3(qpll1_pd_0_reg[4]),
        .I4(Q),
        .I5(\slv_rd_addr_reg_n_0_[1] ),
        .O(\axi_rdata[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF40404040404040)) 
    \axi_rdata[10]_i_8 
       (.I0(chan_tx_axi_map_wready_i_2_n_0),
        .I1(\timeout_length_reg[11]_1 [8]),
        .I2(\timeout_length[11]_i_2_n_0 ),
        .I3(\drp_read_data_reg[15]_0 [7]),
        .I4(txinihibit_6_reg),
        .I5(\axi_rdata[2]_i_14_n_0 ),
        .O(\axi_rdata[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \axi_rdata[10]_i_9 
       (.I0(qpll1_pd_0_reg[0]),
        .I1(qpll1_pd_0_reg[1]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[3]),
        .I4(slv_addr),
        .I5(qpll1_pd_0_reg[4]),
        .O(\axi_rdata[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFD0FFD0FFD0)) 
    \axi_rdata[11]_i_1 
       (.I0(\axi_rdata[11]_i_2_n_0 ),
        .I1(\axi_rdata[11]_i_3_n_0 ),
        .I2(\axi_rdata[22]_i_2_n_0 ),
        .I3(\axi_rdata[11]_i_4_n_0 ),
        .I4(chan_rx_slv_rdata[10]),
        .I5(\axi_rdata[19]_i_2_n_0 ),
        .O(\axi_rdata[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \axi_rdata[11]_i_10 
       (.I0(qpll1_pd_0_reg[1]),
        .I1(\drp_write_data_reg[15]_2 [8]),
        .I2(qpll1_pd_0_reg[0]),
        .I3(\drp_read_data_reg[15] [8]),
        .O(\axi_rdata[11]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    \axi_rdata[11]_i_2 
       (.I0(\slv_rd_addr_reg_n_0_[1] ),
        .I1(Q),
        .I2(\axi_rdata[11]_i_5_n_0 ),
        .I3(\axi_rdata[11]_i_6_n_0 ),
        .O(\axi_rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCFCCCDDDDCCCC)) 
    \axi_rdata[11]_i_3 
       (.I0(\axi_rdata[11]_i_7_n_0 ),
        .I1(\axi_rdata[11]_i_8_n_0 ),
        .I2(\timeout_length[11]_i_2_n_0 ),
        .I3(\timeout_length_reg[11]_1 [9]),
        .I4(\slv_rd_addr_reg_n_0_[1] ),
        .I5(Q),
        .O(\axi_rdata[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \axi_rdata[11]_i_4 
       (.I0(\cpll_cal_per_reg[17]_0 [8]),
        .I1(qpll1_pd_0_reg[0]),
        .I2(\cpll_cal_tol_reg[17]_0 [6]),
        .I3(\axi_rdata[1]_i_4_n_0 ),
        .I4(\txpostcursor_4_reg[4] ),
        .I5(\axi_rdata[11]_i_9_n_0 ),
        .O(\axi_rdata[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000808000E000)) 
    \axi_rdata[11]_i_5 
       (.I0(qpll1_pd_0_reg[4]),
        .I1(qpll1_pd_0_reg[2]),
        .I2(slv_addr),
        .I3(qpll1_pd_0_reg[3]),
        .I4(qpll1_pd_0_reg[1]),
        .I5(qpll1_pd_0_reg[0]),
        .O(\axi_rdata[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3FFF33F7FFFFF3FF)) 
    \axi_rdata[11]_i_6 
       (.I0(\timeout_value_reg[11]_0 [11]),
        .I1(\loopback_4_reg[0] ),
        .I2(qpll1_pd_0_reg[3]),
        .I3(slv_addr),
        .I4(qpll1_pd_0_reg[4]),
        .I5(qpll1_pd_0_reg[0]),
        .O(\axi_rdata[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF73FFFFFF7FFFFF)) 
    \axi_rdata[11]_i_7 
       (.I0(\timeout_length_reg[11]_2 [9]),
        .I1(cpll_pd_6_reg),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[3]),
        .I4(\axi_rdata[26]_i_3_n_0 ),
        .I5(\drp_write_data_reg[15]_1 [8]),
        .O(\axi_rdata[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF444444444444444)) 
    \axi_rdata[11]_i_8 
       (.I0(\axi_rdata[11]_i_10_n_0 ),
        .I1(\axi_rdata[10]_i_7_n_0 ),
        .I2(\drp_read_data_reg[15]_0 [8]),
        .I3(qpll1_pd_0_reg[1]),
        .I4(qpll1_pd_0_reg[0]),
        .I5(\axi_rdata[2]_i_14_n_0 ),
        .O(\axi_rdata[11]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axi_rdata[11]_i_9 
       (.I0(qpll1_pd_0_reg[2]),
        .I1(qpll1_pd_0_reg[3]),
        .O(\axi_rdata[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    \axi_rdata[12]_i_1 
       (.I0(\axi_rdata[12]_i_2_n_0 ),
        .I1(\cpll_cal_per_reg[17]_0 [9]),
        .I2(qpll1_pd_0_reg[0]),
        .I3(\cpll_cal_tol_reg[17]_0 [7]),
        .I4(\axi_rdata[17]_i_3_n_0 ),
        .I5(\axi_rdata[12]_i_3_n_0 ),
        .O(\axi_rdata[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h11101111)) 
    \axi_rdata[12]_i_2 
       (.I0(\slv_rd_addr_reg_n_0_[2] ),
        .I1(\slv_rd_addr_reg_n_0_[3] ),
        .I2(\axi_rdata[12]_i_4_n_0 ),
        .I3(\axi_rdata[12]_i_5_n_0 ),
        .I4(\axi_rdata[12]_i_6_n_0 ),
        .O(\axi_rdata[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \axi_rdata[12]_i_3 
       (.I0(chan_rx_slv_rdata[11]),
        .I1(\slv_rd_addr_reg_n_0_[2] ),
        .I2(\slv_rd_addr_reg_n_0_[3] ),
        .I3(\slv_rd_addr_reg_n_0_[1] ),
        .I4(Q),
        .O(\axi_rdata[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h8A800000)) 
    \axi_rdata[12]_i_4 
       (.I0(\axi_rdata[2]_i_14_n_0 ),
        .I1(\drp_read_data_reg[15]_0 [9]),
        .I2(qpll1_pd_0_reg[0]),
        .I3(\drp_write_data_reg[15]_1 [9]),
        .I4(qpll1_pd_0_reg[1]),
        .O(\axi_rdata[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000081900090)) 
    \axi_rdata[12]_i_5 
       (.I0(qpll1_pd_0_reg[1]),
        .I1(qpll1_pd_0_reg[0]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[4]),
        .I4(qpll1_pd_0_reg[3]),
        .I5(\axi_rdata[22]_i_3_n_0 ),
        .O(\axi_rdata[12]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h7F777FFF)) 
    \axi_rdata[12]_i_6 
       (.I0(\axi_rdata[10]_i_7_n_0 ),
        .I1(qpll1_pd_0_reg[1]),
        .I2(\drp_read_data_reg[15] [9]),
        .I3(qpll1_pd_0_reg[0]),
        .I4(\drp_write_data_reg[15]_2 [9]),
        .O(\axi_rdata[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \axi_rdata[13]_i_1 
       (.I0(\axi_rdata[13]_i_2_n_0 ),
        .I1(\axi_rdata[22]_i_2_n_0 ),
        .I2(\cpll_cal_tol_reg[13] ),
        .I3(\axi_rdata[17]_i_3_n_0 ),
        .I4(chan_rx_slv_rdata[12]),
        .I5(\axi_rdata[19]_i_2_n_0 ),
        .O(\axi_rdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FBFF)) 
    \axi_rdata[13]_i_2 
       (.I0(\axi_rdata[13]_i_4_n_0 ),
        .I1(slv_addr),
        .I2(chan_async_axi_map_wready_i_2_n_0),
        .I3(\txpostcursor_4_reg[4] ),
        .I4(\axi_rdata[13]_i_5_n_0 ),
        .I5(\axi_rdata[13]_i_6_n_0 ),
        .O(\axi_rdata[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h4CA2F3FF)) 
    \axi_rdata[13]_i_4 
       (.I0(qpll1_pd_0_reg[4]),
        .I1(qpll1_pd_0_reg[0]),
        .I2(qpll1_pd_0_reg[1]),
        .I3(qpll1_pd_0_reg[3]),
        .I4(qpll1_pd_0_reg[2]),
        .O(\axi_rdata[13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h8A800000)) 
    \axi_rdata[13]_i_5 
       (.I0(\axi_rdata[10]_i_7_n_0 ),
        .I1(\drp_read_data_reg[15] [10]),
        .I2(qpll1_pd_0_reg[0]),
        .I3(\drp_write_data_reg[15]_2 [10]),
        .I4(qpll1_pd_0_reg[1]),
        .O(\axi_rdata[13]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h8A800000)) 
    \axi_rdata[13]_i_6 
       (.I0(\axi_rdata[2]_i_14_n_0 ),
        .I1(\drp_read_data_reg[15]_0 [10]),
        .I2(qpll1_pd_0_reg[0]),
        .I3(\drp_write_data_reg[15]_1 [10]),
        .I4(qpll1_pd_0_reg[1]),
        .O(\axi_rdata[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h88F8FFFF88F888F8)) 
    \axi_rdata[14]_i_1 
       (.I0(chan_rx_slv_rdata[13]),
        .I1(\axi_rdata[19]_i_2_n_0 ),
        .I2(\axi_rdata[22]_i_2_n_0 ),
        .I3(\axi_rdata[14]_i_2_n_0 ),
        .I4(\axi_rdata[17]_i_3_n_0 ),
        .I5(\cpll_cal_tol_reg[14] ),
        .O(\axi_rdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022A2AAA2)) 
    \axi_rdata[14]_i_2 
       (.I0(\axi_rdata[14]_i_4_n_0 ),
        .I1(\axi_rdata[14]_i_5_n_0 ),
        .I2(\axi_rdata[14]_i_6_n_0 ),
        .I3(qpll1_pd_0_reg[4]),
        .I4(\axi_rdata[24]_i_2_n_0 ),
        .I5(\axi_rdata[14]_i_7_n_0 ),
        .O(\axi_rdata[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7F777FFF)) 
    \axi_rdata[14]_i_4 
       (.I0(\axi_rdata[10]_i_7_n_0 ),
        .I1(qpll1_pd_0_reg[1]),
        .I2(\drp_read_data_reg[15] [11]),
        .I3(qpll1_pd_0_reg[0]),
        .I4(\drp_write_data_reg[15]_2 [11]),
        .O(\axi_rdata[14]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \axi_rdata[14]_i_5 
       (.I0(qpll1_pd_0_reg[2]),
        .I1(slv_addr),
        .I2(Q),
        .I3(\slv_rd_addr_reg_n_0_[1] ),
        .O(\axi_rdata[14]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \axi_rdata[14]_i_6 
       (.I0(qpll1_pd_0_reg[0]),
        .I1(qpll1_pd_0_reg[3]),
        .I2(qpll1_pd_0_reg[1]),
        .O(\axi_rdata[14]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h8A800000)) 
    \axi_rdata[14]_i_7 
       (.I0(\axi_rdata[2]_i_14_n_0 ),
        .I1(\drp_read_data_reg[15]_0 [11]),
        .I2(qpll1_pd_0_reg[0]),
        .I3(\drp_write_data_reg[15]_1 [11]),
        .I4(qpll1_pd_0_reg[1]),
        .O(\axi_rdata[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    \axi_rdata[15]_i_1 
       (.I0(\axi_rdata[15]_i_2_n_0 ),
        .I1(\cpll_cal_per_reg[17]_0 [10]),
        .I2(qpll1_pd_0_reg[0]),
        .I3(\cpll_cal_tol_reg[17]_0 [8]),
        .I4(\axi_rdata[17]_i_3_n_0 ),
        .I5(\axi_rdata[15]_i_3_n_0 ),
        .O(\axi_rdata[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11101111)) 
    \axi_rdata[15]_i_2 
       (.I0(\slv_rd_addr_reg_n_0_[2] ),
        .I1(\slv_rd_addr_reg_n_0_[3] ),
        .I2(\axi_rdata[15]_i_4_n_0 ),
        .I3(\axi_rdata[15]_i_5_n_0 ),
        .I4(\axi_rdata[15]_i_6_n_0 ),
        .O(\axi_rdata[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \axi_rdata[15]_i_3 
       (.I0(chan_rx_slv_rdata[14]),
        .I1(\slv_rd_addr_reg_n_0_[2] ),
        .I2(\slv_rd_addr_reg_n_0_[3] ),
        .I3(\slv_rd_addr_reg_n_0_[1] ),
        .I4(Q),
        .O(\axi_rdata[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h8A800000)) 
    \axi_rdata[15]_i_4 
       (.I0(\axi_rdata[2]_i_14_n_0 ),
        .I1(\drp_read_data_reg[15]_0 [12]),
        .I2(qpll1_pd_0_reg[0]),
        .I3(\drp_write_data_reg[15]_1 [12]),
        .I4(qpll1_pd_0_reg[1]),
        .O(\axi_rdata[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h8A800000)) 
    \axi_rdata[15]_i_5 
       (.I0(\axi_rdata[10]_i_7_n_0 ),
        .I1(\drp_read_data_reg[15] [12]),
        .I2(qpll1_pd_0_reg[0]),
        .I3(\drp_write_data_reg[15]_2 [12]),
        .I4(qpll1_pd_0_reg[1]),
        .O(\axi_rdata[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF1BFFEFFFBFFFEF)) 
    \axi_rdata[15]_i_6 
       (.I0(qpll1_pd_0_reg[0]),
        .I1(qpll1_pd_0_reg[4]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(\axi_rdata[22]_i_3_n_0 ),
        .I4(qpll1_pd_0_reg[3]),
        .I5(qpll1_pd_0_reg[1]),
        .O(\axi_rdata[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \axi_rdata[16]_i_1 
       (.I0(\axi_rdata[16]_i_2_n_0 ),
        .I1(\axi_rdata[17]_i_3_n_0 ),
        .I2(\cpll_cal_tol_reg[17]_0 [9]),
        .I3(qpll1_pd_0_reg[0]),
        .I4(\cpll_cal_per_reg[17]_0 [11]),
        .O(\axi_rdata[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888F888888)) 
    \axi_rdata[16]_i_2 
       (.I0(\axi_rdata[19]_i_2_n_0 ),
        .I1(chan_rx_slv_rdata[15]),
        .I2(\axi_rdata[16]_i_3_n_0 ),
        .I3(\axi_rdata[22]_i_2_n_0 ),
        .I4(slv_addr),
        .I5(chan_async_axi_map_wready_i_2_n_0),
        .O(\axi_rdata[16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hFF3DDFDF)) 
    \axi_rdata[16]_i_3 
       (.I0(qpll1_pd_0_reg[2]),
        .I1(qpll1_pd_0_reg[4]),
        .I2(qpll1_pd_0_reg[1]),
        .I3(qpll1_pd_0_reg[0]),
        .I4(qpll1_pd_0_reg[3]),
        .O(\axi_rdata[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \axi_rdata[17]_i_1 
       (.I0(\axi_rdata[17]_i_2_n_0 ),
        .I1(\axi_rdata[17]_i_3_n_0 ),
        .I2(\cpll_cal_tol_reg[17]_0 [10]),
        .I3(qpll1_pd_0_reg[0]),
        .I4(\cpll_cal_per_reg[17]_0 [12]),
        .O(\axi_rdata[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \axi_rdata[17]_i_2 
       (.I0(\axi_rdata[19]_i_2_n_0 ),
        .I1(chan_rx_slv_rdata[16]),
        .I2(\axi_rdata[26]_i_2_n_0 ),
        .I3(\axi_rdata[17]_i_4_n_0 ),
        .I4(\txdiffctrl_7_reg[3] ),
        .I5(\axi_rdata[17]_i_5_n_0 ),
        .O(\axi_rdata[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \axi_rdata[17]_i_3 
       (.I0(qpll1_pd_0_reg[2]),
        .I1(qpll1_pd_0_reg[3]),
        .I2(qpll1_pd_0_reg[1]),
        .I3(qpll1_pd_0_reg[4]),
        .I4(\axi_rdata[1]_i_4_n_0 ),
        .O(\axi_rdata[17]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[17]_i_4 
       (.I0(qpll1_pd_0_reg[3]),
        .I1(slv_addr),
        .I2(qpll1_pd_0_reg[2]),
        .O(\axi_rdata[17]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_rdata[17]_i_5 
       (.I0(qpll1_pd_0_reg[1]),
        .I1(qpll1_pd_0_reg[4]),
        .O(\axi_rdata[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8888888F8F888888)) 
    \axi_rdata[18]_i_1 
       (.I0(\axi_rdata[19]_i_2_n_0 ),
        .I1(chan_rx_slv_rdata[17]),
        .I2(\axi_rdata[18]_i_2_n_0 ),
        .I3(qpll1_pd_0_reg[2]),
        .I4(qpll1_pd_0_reg[3]),
        .I5(qpll1_pd_0_reg[0]),
        .O(\axi_rdata[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFEFFFF)) 
    \axi_rdata[18]_i_2 
       (.I0(qpll1_pd_0_reg[4]),
        .I1(qpll1_pd_0_reg[1]),
        .I2(qpll1_pd_0_reg[3]),
        .I3(slv_addr),
        .I4(\axi_rdata[22]_i_2_n_0 ),
        .I5(chan_async_axi_map_wready_i_2_n_0),
        .O(\axi_rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F88888888)) 
    \axi_rdata[19]_i_1 
       (.I0(\axi_rdata[19]_i_2_n_0 ),
        .I1(chan_rx_slv_rdata[18]),
        .I2(\axi_rdata[19]_i_3_n_0 ),
        .I3(qpll1_pd_0_reg[3]),
        .I4(qpll1_pd_0_reg[4]),
        .I5(\axi_rdata[19]_i_4_n_0 ),
        .O(\axi_rdata[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \axi_rdata[19]_i_2 
       (.I0(Q),
        .I1(\slv_rd_addr_reg_n_0_[1] ),
        .I2(\slv_rd_addr_reg_n_0_[3] ),
        .I3(\slv_rd_addr_reg_n_0_[2] ),
        .O(\axi_rdata[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \axi_rdata[19]_i_3 
       (.I0(qpll1_pd_0_reg[1]),
        .I1(qpll1_pd_0_reg[2]),
        .O(\axi_rdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[19]_i_4 
       (.I0(\slv_rd_addr_reg_n_0_[1] ),
        .I1(Q),
        .I2(slv_addr),
        .I3(\slv_rd_addr_reg_n_0_[3] ),
        .I4(\slv_rd_addr_reg_n_0_[2] ),
        .I5(qpll1_pd_0_reg[0]),
        .O(\axi_rdata[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEEE)) 
    \axi_rdata[1]_i_1 
       (.I0(\axi_rdata[1]_i_2_n_0 ),
        .I1(\axi_rdata[1]_i_3_n_0 ),
        .I2(\axi_rdata[1]_i_4_n_0 ),
        .I3(\axi_rdata[1]_i_5_n_0 ),
        .I4(\slv_addr_reg[4]_0 ),
        .I5(\axi_rdata[1]_i_7_n_0 ),
        .O(\axi_rdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEE000F)) 
    \axi_rdata[1]_i_10 
       (.I0(\axi_rdata[1]_i_20_n_0 ),
        .I1(\axi_rdata[17]_i_4_n_0 ),
        .I2(\axi_rdata[1]_i_21_n_0 ),
        .I3(qpll1_pd_0_reg[2]),
        .I4(qpll1_pd_0_reg[1]),
        .I5(qpll1_pd_0_reg[0]),
        .O(\axi_rdata[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFC7CFF7C)) 
    \axi_rdata[1]_i_11 
       (.I0(\timeout_value_reg[11]_0 [1]),
        .I1(qpll1_pd_0_reg[2]),
        .I2(qpll1_pd_0_reg[1]),
        .I3(qpll1_pd_0_reg[3]),
        .I4(\gt_interface_sel_reg[7]_0 [1]),
        .I5(\axi_rdata[3]_i_18_n_0 ),
        .O(\axi_rdata[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFF3F3F7FFF3FFF7)) 
    \axi_rdata[1]_i_13 
       (.I0(\rxpllclksel_reg[1]_0 ),
        .I1(qpll1_pd_0_reg[2]),
        .I2(qpll1_pd_0_reg[4]),
        .I3(qpll1_pd_0_reg[3]),
        .I4(qpll1_pd_0_reg[1]),
        .I5(\cpll_cal_per_reg[17]_0 [0]),
        .O(\axi_rdata[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAA8A8A8AAA8AA)) 
    \axi_rdata[1]_i_2 
       (.I0(\axi_rdata[22]_i_2_n_0 ),
        .I1(\axi_rdata[1]_i_8_n_0 ),
        .I2(\axi_rdata[1]_i_9_n_0 ),
        .I3(chan_async_axi_map_wready_i_2_n_0),
        .I4(\axi_rdata[1]_i_10_n_0 ),
        .I5(\axi_rdata[1]_i_11_n_0 ),
        .O(\axi_rdata[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \axi_rdata[1]_i_20 
       (.I0(qpll1_pd_0_reg[4]),
        .I1(slv_addr),
        .I2(qpll1_pd_0_reg[3]),
        .I3(qpll1_pd_0_reg[2]),
        .O(\axi_rdata[1]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h00F5F3FF)) 
    \axi_rdata[1]_i_21 
       (.I0(data_sync_reg_gsr_1),
        .I1(\cmm_interface_sel_reg[7]_0 [1]),
        .I2(qpll1_pd_0_reg[4]),
        .I3(qpll1_pd_0_reg[3]),
        .I4(slv_addr),
        .O(\axi_rdata[1]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \axi_rdata[1]_i_3 
       (.I0(\slv_rdata_reg[3]_1 [1]),
        .I1(\slv_rd_addr_reg_n_0_[1] ),
        .I2(Q),
        .I3(\slv_rd_addr_reg_n_0_[2] ),
        .I4(\slv_rd_addr_reg_n_0_[3] ),
        .O(\axi_rdata[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \axi_rdata[1]_i_4 
       (.I0(\gt_interface_sel_reg[6] ),
        .I1(Q),
        .I2(\slv_rd_addr_reg_n_0_[1] ),
        .I3(\slv_rd_addr_reg_n_0_[3] ),
        .I4(\slv_rd_addr_reg_n_0_[2] ),
        .O(\axi_rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555001055555010)) 
    \axi_rdata[1]_i_5 
       (.I0(qpll1_pd_0_reg[0]),
        .I1(\txprecursor_6_reg[1] ),
        .I2(qpll1_pd_0_reg[1]),
        .I3(\gt_interface_sel_reg[7]_0 [0]),
        .I4(\axi_rdata[1]_i_13_n_0 ),
        .I5(\txprecursor_7_reg[1] ),
        .O(\axi_rdata[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h54040000FFFFFFFF)) 
    \axi_rdata[1]_i_7 
       (.I0(\slv_rdata[1]_i_4_n_0 ),
        .I1(\txpllclksel_reg[1]_1 ),
        .I2(qpll1_pd_0_reg[2]),
        .I3(\gt_interface_sel_reg[0]_8 ),
        .I4(qpll1_pd_0_reg[1]),
        .I5(qpll1_pd_0_reg[0]),
        .O(\axi_rdata[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h2C002000)) 
    \axi_rdata[1]_i_8 
       (.I0(\timeout_length_reg[11]_2 [0]),
        .I1(Q),
        .I2(\slv_rd_addr_reg_n_0_[1] ),
        .I3(\timeout_length[11]_i_2_n_0 ),
        .I4(\timeout_length_reg[11]_1 [0]),
        .O(\axi_rdata[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[1]_i_9 
       (.I0(\drp_read_data_reg[1] ),
        .I1(\axi_rdata[2]_i_14_n_0 ),
        .I2(\drp_read_data_reg[1]_0 ),
        .I3(\axi_rdata[10]_i_7_n_0 ),
        .O(\axi_rdata[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000A00003)) 
    \axi_rdata[20]_i_1 
       (.I0(chan_rx_slv_rdata[19]),
        .I1(\axi_rdata[20]_i_2_n_0 ),
        .I2(\slv_rd_addr_reg_n_0_[2] ),
        .I3(\slv_rd_addr_reg_n_0_[3] ),
        .I4(\slv_rd_addr_reg_n_0_[1] ),
        .I5(Q),
        .O(\axi_rdata[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFBFFFBFBD)) 
    \axi_rdata[20]_i_2 
       (.I0(qpll1_pd_0_reg[0]),
        .I1(slv_addr),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[3]),
        .I4(qpll1_pd_0_reg[4]),
        .I5(qpll1_pd_0_reg[1]),
        .O(\axi_rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \axi_rdata[22]_i_1 
       (.I0(qpll1_pd_0_reg[0]),
        .I1(\axi_rdata[22]_i_2_n_0 ),
        .I2(\axi_rdata[22]_i_3_n_0 ),
        .I3(qpll1_pd_0_reg[2]),
        .I4(qpll1_pd_0_reg[3]),
        .I5(\txpostcursor_4_reg[4] ),
        .O(\axi_rdata[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \axi_rdata[22]_i_2 
       (.I0(\slv_rd_addr_reg_n_0_[3] ),
        .I1(\slv_rd_addr_reg_n_0_[2] ),
        .O(\axi_rdata[22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \axi_rdata[22]_i_3 
       (.I0(\slv_rd_addr_reg_n_0_[1] ),
        .I1(Q),
        .I2(slv_addr),
        .O(\axi_rdata[22]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axi_rdata[22]_i_4 
       (.I0(qpll1_pd_0_reg[1]),
        .I1(qpll1_pd_0_reg[4]),
        .O(\txpostcursor_4_reg[4] ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \axi_rdata[23]_i_1 
       (.I0(qpll1_pd_0_reg[3]),
        .I1(qpll1_pd_0_reg[4]),
        .I2(tx_sys_reset_axi_reg),
        .I3(qpll1_pd_0_reg[2]),
        .I4(slv_addr),
        .I5(\axi_rdata[26]_i_2_n_0 ),
        .O(\axi_rdata[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axi_rdata[23]_i_2 
       (.I0(qpll1_pd_0_reg[0]),
        .I1(qpll1_pd_0_reg[1]),
        .O(tx_sys_reset_axi_reg));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \axi_rdata[24]_i_1 
       (.I0(qpll1_pd_0_reg[2]),
        .I1(slv_addr),
        .I2(\axi_rdata[26]_i_2_n_0 ),
        .I3(qpll1_pd_0_reg[4]),
        .I4(qpll1_pd_0_reg[0]),
        .I5(\axi_rdata[24]_i_2_n_0 ),
        .O(\axi_rdata[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_rdata[24]_i_2 
       (.I0(qpll1_pd_0_reg[1]),
        .I1(qpll1_pd_0_reg[3]),
        .O(\axi_rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \axi_rdata[26]_i_1 
       (.I0(qpll1_pd_0_reg[0]),
        .I1(qpll1_pd_0_reg[1]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(\axi_rdata[26]_i_2_n_0 ),
        .I4(\axi_rdata[26]_i_3_n_0 ),
        .I5(qpll1_pd_0_reg[3]),
        .O(\axi_rdata[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \axi_rdata[26]_i_2 
       (.I0(\slv_rd_addr_reg_n_0_[2] ),
        .I1(\slv_rd_addr_reg_n_0_[3] ),
        .I2(\slv_rd_addr_reg_n_0_[1] ),
        .I3(Q),
        .O(\axi_rdata[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \axi_rdata[26]_i_3 
       (.I0(slv_addr),
        .I1(qpll1_pd_0_reg[4]),
        .O(\axi_rdata[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF510000)) 
    \axi_rdata[2]_i_1 
       (.I0(\axi_rdata[2]_i_2_n_0 ),
        .I1(qpll1_pd_0_reg[0]),
        .I2(\slv_addr_reg[5]_0 ),
        .I3(\axi_rdata[2]_i_4_n_0 ),
        .I4(\axi_rdata[2]_i_5_n_0 ),
        .I5(\axi_rdata[2]_i_6_n_0 ),
        .O(\axi_rdata[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \axi_rdata[2]_i_10 
       (.I0(qpll1_pd_0_reg[4]),
        .I1(qpll1_pd_0_reg[2]),
        .O(\axi_rdata_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF1F11)) 
    \axi_rdata[2]_i_11 
       (.I0(tx_sys_reset_axi_reg),
        .I1(\axi_rdata[2]_i_22_n_0 ),
        .I2(\axi_rdata[2]_i_23_n_0 ),
        .I3(\axi_rdata[4]_i_11_n_0 ),
        .I4(\axi_rdata[2]_i_24_n_0 ),
        .I5(chan_async_axi_map_wready_i_2_n_0),
        .O(\axi_rdata[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h557F5F7FF57FFF7F)) 
    \axi_rdata[2]_i_12 
       (.I0(\axi_rdata[10]_i_7_n_0 ),
        .I1(\drp_int_addr_reg[7] [0]),
        .I2(qpll1_pd_0_reg[0]),
        .I3(qpll1_pd_0_reg[1]),
        .I4(\drp_write_data_reg[15]_2 [0]),
        .I5(\drp_read_data_reg[15] [0]),
        .O(\axi_rdata[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000001C00)) 
    \axi_rdata[2]_i_13 
       (.I0(access_type_reg),
        .I1(Q),
        .I2(\slv_rd_addr_reg_n_0_[1] ),
        .I3(\axi_rdata[26]_i_3_n_0 ),
        .I4(\timeout_value[11]_i_2_n_0 ),
        .I5(access_type_reg_0),
        .O(\axi_rdata[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \axi_rdata[2]_i_14 
       (.I0(qpll1_pd_0_reg[2]),
        .I1(qpll1_pd_0_reg[3]),
        .I2(slv_addr),
        .I3(qpll1_pd_0_reg[4]),
        .I4(Q),
        .I5(\slv_rd_addr_reg_n_0_[1] ),
        .O(\axi_rdata[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFEFEEEEEEEE)) 
    \axi_rdata[2]_i_2 
       (.I0(\gt_interface_sel_reg[6] ),
        .I1(chan_async_axi_map_wready_i_2_n_0),
        .I2(qpll1_pd_0_reg[0]),
        .I3(\axi_rdata[10]_i_11_n_0 ),
        .I4(\cpll_cal_per_reg[17]_0 [1]),
        .I5(\axi_rdata[2]_i_7_n_0 ),
        .O(\axi_rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFDF3FF)) 
    \axi_rdata[2]_i_22 
       (.I0(data_out),
        .I1(qpll1_pd_0_reg[3]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(\cmm_interface_sel_reg[7]_0 [2]),
        .I4(slv_addr),
        .I5(qpll1_pd_0_reg[4]),
        .O(\axi_rdata[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFFFFFFFBFF)) 
    \axi_rdata[2]_i_23 
       (.I0(qpll1_pd_0_reg[4]),
        .I1(qpll1_pd_0_reg[0]),
        .I2(slv_addr),
        .I3(\timeout_value_reg[11]_0 [2]),
        .I4(qpll1_pd_0_reg[3]),
        .I5(\gt_interface_sel_reg[7]_0 [2]),
        .O(\axi_rdata[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \axi_rdata[2]_i_24 
       (.I0(qpll1_pd_0_reg[0]),
        .I1(qpll1_pd_0_reg[1]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[4]),
        .I4(qpll1_pd_0_reg[3]),
        .I5(slv_addr),
        .O(\axi_rdata[2]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \axi_rdata[2]_i_4 
       (.I0(chan_rx_slv_rdata[1]),
        .I1(\slv_rd_addr_reg_n_0_[1] ),
        .I2(Q),
        .I3(\slv_rdata_reg[3]_1 [2]),
        .O(\axi_rdata[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi_rdata[2]_i_5 
       (.I0(\slv_rd_addr_reg_n_0_[2] ),
        .I1(\slv_rd_addr_reg_n_0_[3] ),
        .O(\axi_rdata[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA8AAA8AAA8A)) 
    \axi_rdata[2]_i_6 
       (.I0(\axi_rdata[22]_i_2_n_0 ),
        .I1(\axi_rdata[2]_i_11_n_0 ),
        .I2(\axi_rdata[2]_i_12_n_0 ),
        .I3(\axi_rdata[2]_i_13_n_0 ),
        .I4(\axi_rdata[2]_i_14_n_0 ),
        .I5(\drp_read_data_reg[2] ),
        .O(\axi_rdata[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF1DFFFFFFFFFF)) 
    \axi_rdata[2]_i_7 
       (.I0(\txprecursor_6_reg[2] ),
        .I1(\gt_interface_sel_reg[7]_0 [0]),
        .I2(\txprecursor_7_reg[2] ),
        .I3(qpll1_pd_0_reg[2]),
        .I4(qpll1_pd_0_reg[4]),
        .I5(\txprecursor_4_reg[0] ),
        .O(\axi_rdata[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4FFF4FFF4)) 
    \axi_rdata[3]_i_1 
       (.I0(\slv_addr_reg[3]_0 ),
        .I1(\axi_rdata[3]_i_3_n_0 ),
        .I2(\axi_rdata[3]_i_4_n_0 ),
        .I3(\axi_rdata[22]_i_2_n_0 ),
        .I4(\axi_rdata[3]_i_5_n_0 ),
        .I5(\axi_rdata[3]_i_6_n_0 ),
        .O(\axi_rdata[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \axi_rdata[3]_i_10 
       (.I0(\axi_rdata[10]_i_7_n_0 ),
        .I1(\drp_int_addr_reg[7] [1]),
        .I2(qpll1_pd_0_reg[0]),
        .I3(qpll1_pd_0_reg[1]),
        .I4(\drp_write_data_reg[15]_2 [1]),
        .I5(\drp_read_data_reg[15] [1]),
        .O(\axi_rdata[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040664044)) 
    \axi_rdata[3]_i_11 
       (.I0(qpll1_pd_0_reg[3]),
        .I1(qpll1_pd_0_reg[1]),
        .I2(\timeout_value_reg[11]_0 [3]),
        .I3(qpll1_pd_0_reg[2]),
        .I4(\gt_interface_sel_reg[7]_0 [3]),
        .I5(\axi_rdata[3]_i_18_n_0 ),
        .O(\axi_rdata[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h4044000100000000)) 
    \axi_rdata[3]_i_12 
       (.I0(qpll1_pd_0_reg[0]),
        .I1(slv_addr),
        .I2(qpll1_pd_0_reg[3]),
        .I3(qpll1_pd_0_reg[4]),
        .I4(qpll1_pd_0_reg[1]),
        .I5(qpll1_pd_0_reg[2]),
        .O(\axi_rdata[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hF3FFFCF7F3FFFFF7)) 
    \axi_rdata[3]_i_13 
       (.I0(\cmm_interface_sel_reg[7]_0 [3]),
        .I1(qpll1_pd_0_reg[3]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(slv_addr),
        .I4(qpll1_pd_0_reg[4]),
        .I5(data_sync_reg_gsr_0),
        .O(\axi_rdata[3]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \axi_rdata[3]_i_18 
       (.I0(slv_addr),
        .I1(qpll1_pd_0_reg[0]),
        .I2(qpll1_pd_0_reg[4]),
        .O(\axi_rdata[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \axi_rdata[3]_i_3 
       (.I0(qpll1_pd_0_reg[2]),
        .I1(qpll1_pd_0_reg[4]),
        .I2(\slv_rd_addr_reg_n_0_[2] ),
        .I3(\slv_rd_addr_reg_n_0_[3] ),
        .I4(chan_async_axi_map_wready_i_2_n_0),
        .I5(\gt_interface_sel_reg[6] ),
        .O(\axi_rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0038000000080000)) 
    \axi_rdata[3]_i_4 
       (.I0(\slv_rdata_reg[3]_1 [3]),
        .I1(Q),
        .I2(\slv_rd_addr_reg_n_0_[1] ),
        .I3(\slv_rd_addr_reg_n_0_[3] ),
        .I4(\slv_rd_addr_reg_n_0_[2] ),
        .I5(chan_rx_slv_rdata[2]),
        .O(\axi_rdata[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFF2FFF2FFFFFFF2)) 
    \axi_rdata[3]_i_5 
       (.I0(\timeout_length_reg[11]_1 [1]),
        .I1(\axi_rdata[7]_i_10_n_0 ),
        .I2(\axi_rdata[3]_i_9_n_0 ),
        .I3(\axi_rdata[3]_i_10_n_0 ),
        .I4(\timeout_length_reg[11]_2 [1]),
        .I5(\axi_rdata[8]_i_7_n_0 ),
        .O(\axi_rdata[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hABABABABABABABAA)) 
    \axi_rdata[3]_i_6 
       (.I0(chan_async_axi_map_wready_i_2_n_0),
        .I1(\axi_rdata[3]_i_11_n_0 ),
        .I2(\axi_rdata[3]_i_12_n_0 ),
        .I3(qpll1_pd_0_reg[1]),
        .I4(qpll1_pd_0_reg[0]),
        .I5(\axi_rdata[3]_i_13_n_0 ),
        .O(\axi_rdata[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \axi_rdata[3]_i_9 
       (.I0(\axi_rdata[2]_i_14_n_0 ),
        .I1(\drp_int_addr_reg[8]_0 [0]),
        .I2(qpll1_pd_0_reg[0]),
        .I3(qpll1_pd_0_reg[1]),
        .I4(\drp_write_data_reg[15]_1 [0]),
        .I5(\drp_read_data_reg[15]_0 [0]),
        .O(\axi_rdata[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF8A8A8A)) 
    \axi_rdata[4]_i_1 
       (.I0(\axi_rdata[22]_i_2_n_0 ),
        .I1(\axi_rdata[4]_i_2_n_0 ),
        .I2(\axi_rdata[4]_i_3_n_0 ),
        .I3(chan_rx_slv_rdata[3]),
        .I4(\axi_rdata[19]_i_2_n_0 ),
        .I5(\axi_rdata[4]_i_4_n_0 ),
        .O(\axi_rdata[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \axi_rdata[4]_i_11 
       (.I0(qpll1_pd_0_reg[3]),
        .I1(qpll1_pd_0_reg[2]),
        .I2(qpll1_pd_0_reg[1]),
        .O(\axi_rdata[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \axi_rdata[4]_i_12 
       (.I0(qpll1_pd_0_reg[1]),
        .I1(qpll1_pd_0_reg[3]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(slv_addr),
        .I4(qpll1_pd_0_reg[4]),
        .I5(\cmm_interface_sel_reg[7]_0 [4]),
        .O(\axi_rdata[4]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \axi_rdata[4]_i_13 
       (.I0(qpll1_pd_0_reg[3]),
        .I1(qpll1_pd_0_reg[2]),
        .I2(slv_addr),
        .I3(qpll1_pd_0_reg[4]),
        .O(\axi_rdata[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFF2FFF2FFFFFFF2)) 
    \axi_rdata[4]_i_2 
       (.I0(\timeout_length_reg[11]_1 [2]),
        .I1(\axi_rdata[7]_i_10_n_0 ),
        .I2(\axi_rdata[4]_i_5_n_0 ),
        .I3(\axi_rdata[4]_i_6_n_0 ),
        .I4(\timeout_length_reg[11]_2 [2]),
        .I5(\axi_rdata[8]_i_7_n_0 ),
        .O(\axi_rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFEEFFAEAAEEAA)) 
    \axi_rdata[4]_i_3 
       (.I0(chan_async_axi_map_wready_i_2_n_0),
        .I1(\axi_rdata[4]_i_7_n_0 ),
        .I2(qpll1_pd_0_reg[4]),
        .I3(qpll1_pd_0_reg[0]),
        .I4(qpll1_pd_0_reg[1]),
        .I5(\axi_rdata[4]_i_8_n_0 ),
        .O(\axi_rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A8A00800A800080)) 
    \axi_rdata[4]_i_4 
       (.I0(\axi_rdata[3]_i_3_n_0 ),
        .I1(\cpll_cal_tol_reg[4] ),
        .I2(qpll1_pd_0_reg[0]),
        .I3(qpll1_pd_0_reg[1]),
        .I4(\cpll_cal_per_reg[4] ),
        .I5(qpll1_pd_0_reg[3]),
        .O(\axi_rdata[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \axi_rdata[4]_i_5 
       (.I0(\axi_rdata[2]_i_14_n_0 ),
        .I1(\drp_int_addr_reg[8]_0 [1]),
        .I2(qpll1_pd_0_reg[0]),
        .I3(qpll1_pd_0_reg[1]),
        .I4(\drp_write_data_reg[15]_1 [1]),
        .I5(\drp_read_data_reg[15]_0 [1]),
        .O(\axi_rdata[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \axi_rdata[4]_i_6 
       (.I0(\axi_rdata[10]_i_7_n_0 ),
        .I1(\drp_int_addr_reg[7] [2]),
        .I2(qpll1_pd_0_reg[0]),
        .I3(qpll1_pd_0_reg[1]),
        .I4(\drp_write_data_reg[15]_2 [2]),
        .I5(\drp_read_data_reg[15] [2]),
        .O(\axi_rdata[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h66677767FFFFFFFF)) 
    \axi_rdata[4]_i_7 
       (.I0(slv_addr),
        .I1(qpll1_pd_0_reg[4]),
        .I2(\timeout_value_reg[11]_0 [4]),
        .I3(qpll1_pd_0_reg[3]),
        .I4(\gt_interface_sel_reg[7]_0 [4]),
        .I5(\axi_rdata[4]_i_11_n_0 ),
        .O(\axi_rdata[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h050D050D0500050D)) 
    \axi_rdata[4]_i_8 
       (.I0(\axi_rdata[17]_i_4_n_0 ),
        .I1(qpll1_pd_0_reg[4]),
        .I2(\axi_rdata[4]_i_12_n_0 ),
        .I3(qpll1_pd_0_reg[1]),
        .I4(data_sync_reg_gsr),
        .I5(\axi_rdata[4]_i_13_n_0 ),
        .O(\axi_rdata[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFD0FFD0FFD0)) 
    \axi_rdata[5]_i_1 
       (.I0(\axi_rdata[5]_i_2_n_0 ),
        .I1(\axi_rdata[5]_i_3_n_0 ),
        .I2(\axi_rdata[22]_i_2_n_0 ),
        .I3(\axi_rdata[5]_i_4_n_0 ),
        .I4(chan_rx_slv_rdata[4]),
        .I5(\axi_rdata[19]_i_2_n_0 ),
        .O(\axi_rdata[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFEFEEEEEEEE)) 
    \axi_rdata[5]_i_2 
       (.I0(\slv_rd_addr_reg_n_0_[1] ),
        .I1(Q),
        .I2(\axi_rdata[5]_i_5_n_0 ),
        .I3(wait_for_drp_i_2_n_0),
        .I4(\timeout_value_reg[11]_0 [5]),
        .I5(\axi_rdata[5]_i_6_n_0 ),
        .O(\axi_rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    \axi_rdata[5]_i_3 
       (.I0(\axi_rdata[5]_i_7_n_0 ),
        .I1(\axi_rdata[5]_i_8_n_0 ),
        .I2(\timeout_length_reg[11]_1 [3]),
        .I3(\axi_rdata[7]_i_10_n_0 ),
        .I4(\timeout_length_reg[11]_2 [3]),
        .I5(\axi_rdata[8]_i_7_n_0 ),
        .O(\axi_rdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \axi_rdata[5]_i_4 
       (.I0(\cpll_cal_per_reg[17]_0 [2]),
        .I1(qpll1_pd_0_reg[0]),
        .I2(\cpll_cal_tol_reg[17]_0 [0]),
        .I3(\axi_rdata[1]_i_4_n_0 ),
        .I4(\txpostcursor_4_reg[4] ),
        .I5(\axi_rdata[11]_i_9_n_0 ),
        .O(\axi_rdata[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hC0C000C200000000)) 
    \axi_rdata[5]_i_5 
       (.I0(\cmm_interface_sel_reg[7]_0 [5]),
        .I1(slv_addr),
        .I2(qpll1_pd_0_reg[4]),
        .I3(qpll1_pd_0_reg[2]),
        .I4(qpll1_pd_0_reg[1]),
        .I5(\axi_rdata[5]_i_9_n_0 ),
        .O(\axi_rdata[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFDBFFF)) 
    \axi_rdata[5]_i_6 
       (.I0(qpll1_pd_0_reg[3]),
        .I1(qpll1_pd_0_reg[2]),
        .I2(qpll1_pd_0_reg[4]),
        .I3(slv_addr),
        .I4(\gt_interface_sel_reg[7]_0 [5]),
        .I5(timeout_enable_reg),
        .O(\axi_rdata[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \axi_rdata[5]_i_7 
       (.I0(\axi_rdata[10]_i_7_n_0 ),
        .I1(\drp_int_addr_reg[7] [3]),
        .I2(qpll1_pd_0_reg[0]),
        .I3(qpll1_pd_0_reg[1]),
        .I4(\drp_write_data_reg[15]_2 [3]),
        .I5(\drp_read_data_reg[15] [3]),
        .O(\axi_rdata[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \axi_rdata[5]_i_8 
       (.I0(\axi_rdata[2]_i_14_n_0 ),
        .I1(\drp_int_addr_reg[8]_0 [2]),
        .I2(qpll1_pd_0_reg[0]),
        .I3(qpll1_pd_0_reg[1]),
        .I4(\drp_write_data_reg[15]_1 [2]),
        .I5(\drp_read_data_reg[15]_0 [2]),
        .O(\axi_rdata[5]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \axi_rdata[5]_i_9 
       (.I0(qpll1_pd_0_reg[3]),
        .I1(qpll1_pd_0_reg[0]),
        .O(\axi_rdata[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFD0FFD0FFD0)) 
    \axi_rdata[6]_i_1 
       (.I0(\axi_rdata[6]_i_2_n_0 ),
        .I1(\axi_rdata[6]_i_3_n_0 ),
        .I2(\axi_rdata[22]_i_2_n_0 ),
        .I3(\axi_rdata[6]_i_4_n_0 ),
        .I4(chan_rx_slv_rdata[5]),
        .I5(\axi_rdata[19]_i_2_n_0 ),
        .O(\axi_rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \axi_rdata[6]_i_10 
       (.I0(\axi_rdata[2]_i_14_n_0 ),
        .I1(\drp_int_addr_reg[8]_0 [3]),
        .I2(qpll1_pd_0_reg[0]),
        .I3(qpll1_pd_0_reg[1]),
        .I4(\drp_write_data_reg[15]_1 [3]),
        .I5(\drp_read_data_reg[15]_0 [3]),
        .O(\axi_rdata[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF44F4)) 
    \axi_rdata[6]_i_2 
       (.I0(\axi_rdata[6]_i_5_n_0 ),
        .I1(\axi_rdata[6]_i_6_n_0 ),
        .I2(\axi_rdata[6]_i_7_n_0 ),
        .I3(\axi_rdata[6]_i_8_n_0 ),
        .I4(Q),
        .I5(\slv_rd_addr_reg_n_0_[1] ),
        .O(\axi_rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    \axi_rdata[6]_i_3 
       (.I0(\axi_rdata[6]_i_9_n_0 ),
        .I1(\axi_rdata[6]_i_10_n_0 ),
        .I2(\timeout_length_reg[11]_1 [4]),
        .I3(\axi_rdata[7]_i_10_n_0 ),
        .I4(\timeout_length_reg[11]_2 [4]),
        .I5(\axi_rdata[8]_i_7_n_0 ),
        .O(\axi_rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \axi_rdata[6]_i_4 
       (.I0(\cpll_cal_per_reg[17]_0 [3]),
        .I1(qpll1_pd_0_reg[0]),
        .I2(\cpll_cal_tol_reg[17]_0 [1]),
        .I3(\axi_rdata[1]_i_4_n_0 ),
        .I4(\txpostcursor_4_reg[4] ),
        .I5(\axi_rdata[11]_i_9_n_0 ),
        .O(\axi_rdata[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55F555F55D555555)) 
    \axi_rdata[6]_i_5 
       (.I0(qpll1_pd_0_reg[0]),
        .I1(qpll1_pd_0_reg[2]),
        .I2(qpll1_pd_0_reg[3]),
        .I3(qpll1_pd_0_reg[4]),
        .I4(slv_addr),
        .I5(qpll1_pd_0_reg[1]),
        .O(\axi_rdata[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3F5F3FFFFFFF3FFF)) 
    \axi_rdata[6]_i_6 
       (.I0(\timeout_value_reg[11]_0 [6]),
        .I1(\gt_interface_sel_reg[7]_0 [6]),
        .I2(\axi_rdata[26]_i_3_n_0 ),
        .I3(qpll1_pd_0_reg[3]),
        .I4(qpll1_pd_0_reg[2]),
        .I5(qpll1_pd_0_reg[1]),
        .O(\axi_rdata[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFFFFFFFFFBFF)) 
    \axi_rdata[6]_i_7 
       (.I0(qpll1_pd_0_reg[2]),
        .I1(qpll1_pd_0_reg[3]),
        .I2(qpll1_pd_0_reg[1]),
        .I3(\cmm_interface_sel_reg[7]_0 [6]),
        .I4(qpll1_pd_0_reg[4]),
        .I5(slv_addr),
        .O(\axi_rdata[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF888F0F8F0F0F0F0)) 
    \axi_rdata[6]_i_8 
       (.I0(slv_addr),
        .I1(qpll1_pd_0_reg[2]),
        .I2(qpll1_pd_0_reg[0]),
        .I3(qpll1_pd_0_reg[4]),
        .I4(qpll1_pd_0_reg[3]),
        .I5(qpll1_pd_0_reg[1]),
        .O(\axi_rdata[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \axi_rdata[6]_i_9 
       (.I0(\axi_rdata[10]_i_7_n_0 ),
        .I1(\drp_int_addr_reg[7] [4]),
        .I2(qpll1_pd_0_reg[0]),
        .I3(qpll1_pd_0_reg[1]),
        .I4(\drp_write_data_reg[15]_2 [4]),
        .I5(\drp_read_data_reg[15] [4]),
        .O(\axi_rdata[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFD0FFD0FFD0)) 
    \axi_rdata[7]_i_1 
       (.I0(\axi_rdata[7]_i_2_n_0 ),
        .I1(\axi_rdata[7]_i_3_n_0 ),
        .I2(\axi_rdata[22]_i_2_n_0 ),
        .I3(\axi_rdata[7]_i_4_n_0 ),
        .I4(chan_rx_slv_rdata[6]),
        .I5(\axi_rdata[19]_i_2_n_0 ),
        .O(\axi_rdata[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \axi_rdata[7]_i_10 
       (.I0(Q),
        .I1(\slv_rd_addr_reg_n_0_[1] ),
        .I2(\timeout_length[11]_i_2_n_0 ),
        .O(\axi_rdata[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_rdata[7]_i_11 
       (.I0(slv_addr),
        .I1(qpll1_pd_0_reg[4]),
        .O(\axi_rdata[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFCFFFFFDFFFF)) 
    \axi_rdata[7]_i_12 
       (.I0(\cmm_interface_sel_reg[7]_0 [7]),
        .I1(qpll1_pd_0_reg[1]),
        .I2(qpll1_pd_0_reg[4]),
        .I3(qpll1_pd_0_reg[2]),
        .I4(qpll1_pd_0_reg[3]),
        .I5(slv_addr),
        .O(\axi_rdata[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAB000000)) 
    \axi_rdata[7]_i_2 
       (.I0(\axi_rdata[7]_i_5_n_0 ),
        .I1(slv_addr),
        .I2(\timeout_value_reg[11]_0 [7]),
        .I3(qpll1_pd_0_reg[0]),
        .I4(\axi_rdata[7]_i_6_n_0 ),
        .I5(\axi_rdata[7]_i_7_n_0 ),
        .O(\axi_rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    \axi_rdata[7]_i_3 
       (.I0(\axi_rdata[7]_i_8_n_0 ),
        .I1(\timeout_length_reg[11]_2 [5]),
        .I2(\axi_rdata[8]_i_7_n_0 ),
        .I3(\axi_rdata[7]_i_9_n_0 ),
        .I4(\timeout_length_reg[11]_1 [5]),
        .I5(\axi_rdata[7]_i_10_n_0 ),
        .O(\axi_rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \axi_rdata[7]_i_4 
       (.I0(\cpll_cal_per_reg[17]_0 [4]),
        .I1(qpll1_pd_0_reg[0]),
        .I2(\cpll_cal_tol_reg[17]_0 [2]),
        .I3(\axi_rdata[1]_i_4_n_0 ),
        .I4(\txpostcursor_4_reg[4] ),
        .I5(\axi_rdata[11]_i_9_n_0 ),
        .O(\axi_rdata[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \axi_rdata[7]_i_5 
       (.I0(qpll1_pd_0_reg[2]),
        .I1(qpll1_pd_0_reg[4]),
        .I2(qpll1_pd_0_reg[3]),
        .I3(qpll1_pd_0_reg[1]),
        .O(\axi_rdata[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFDBFFF)) 
    \axi_rdata[7]_i_6 
       (.I0(qpll1_pd_0_reg[3]),
        .I1(qpll1_pd_0_reg[2]),
        .I2(qpll1_pd_0_reg[4]),
        .I3(slv_addr),
        .I4(\gt_interface_sel_reg[7]_0 [7]),
        .I5(qpll1_pd_0_reg[1]),
        .O(\axi_rdata[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABBBBBBBAAAAAAAA)) 
    \axi_rdata[7]_i_7 
       (.I0(chan_async_axi_map_wready_i_2_n_0),
        .I1(qpll1_pd_0_reg[0]),
        .I2(\axi_rdata[7]_i_11_n_0 ),
        .I3(qpll1_pd_0_reg[1]),
        .I4(qpll1_pd_0_reg[3]),
        .I5(\axi_rdata[7]_i_12_n_0 ),
        .O(\axi_rdata[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \axi_rdata[7]_i_8 
       (.I0(\axi_rdata[2]_i_14_n_0 ),
        .I1(\drp_int_addr_reg[8]_0 [4]),
        .I2(qpll1_pd_0_reg[0]),
        .I3(qpll1_pd_0_reg[1]),
        .I4(\drp_write_data_reg[15]_1 [4]),
        .I5(\drp_read_data_reg[15]_0 [4]),
        .O(\axi_rdata[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \axi_rdata[7]_i_9 
       (.I0(\axi_rdata[10]_i_7_n_0 ),
        .I1(\drp_int_addr_reg[7] [5]),
        .I2(qpll1_pd_0_reg[0]),
        .I3(qpll1_pd_0_reg[1]),
        .I4(\drp_write_data_reg[15]_2 [5]),
        .I5(\drp_read_data_reg[15] [5]),
        .O(\axi_rdata[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFD0FFD0FFD0)) 
    \axi_rdata[8]_i_1 
       (.I0(\axi_rdata[8]_i_2_n_0 ),
        .I1(\axi_rdata[8]_i_3_n_0 ),
        .I2(\axi_rdata[22]_i_2_n_0 ),
        .I3(\axi_rdata[8]_i_4_n_0 ),
        .I4(chan_rx_slv_rdata[7]),
        .I5(\axi_rdata[19]_i_2_n_0 ),
        .O(\axi_rdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000F7FFF7FFF7FF)) 
    \axi_rdata[8]_i_2 
       (.I0(\timeout_length_reg[11]_1 [6]),
        .I1(Q),
        .I2(\slv_rd_addr_reg_n_0_[1] ),
        .I3(\timeout_length[11]_i_2_n_0 ),
        .I4(\drp_read_data_reg[8] ),
        .I5(\axi_rdata[10]_i_7_n_0 ),
        .O(\axi_rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEFFAE)) 
    \axi_rdata[8]_i_3 
       (.I0(\axi_rdata[8]_i_6_n_0 ),
        .I1(\timeout_length_reg[11]_2 [6]),
        .I2(\axi_rdata[8]_i_7_n_0 ),
        .I3(\axi_rdata[8]_i_8_n_0 ),
        .I4(qpll1_pd_0_reg[2]),
        .I5(qpll1_pd_0_reg[1]),
        .O(\axi_rdata[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \axi_rdata[8]_i_4 
       (.I0(\cpll_cal_per_reg[17]_0 [5]),
        .I1(qpll1_pd_0_reg[0]),
        .I2(\cpll_cal_tol_reg[17]_0 [3]),
        .I3(\axi_rdata[1]_i_4_n_0 ),
        .I4(\txpostcursor_4_reg[4] ),
        .I5(\axi_rdata[11]_i_9_n_0 ),
        .O(\axi_rdata[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \axi_rdata[8]_i_6 
       (.I0(\axi_rdata[2]_i_14_n_0 ),
        .I1(\drp_int_addr_reg[8]_0 [5]),
        .I2(qpll1_pd_0_reg[0]),
        .I3(qpll1_pd_0_reg[1]),
        .I4(\drp_write_data_reg[15]_1 [5]),
        .I5(\drp_read_data_reg[15]_0 [5]),
        .O(\axi_rdata[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \axi_rdata[8]_i_7 
       (.I0(Q),
        .I1(\slv_rd_addr_reg_n_0_[1] ),
        .I2(\timeout_length[11]_i_2_n_0 ),
        .O(\axi_rdata[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000FB0000)) 
    \axi_rdata[8]_i_8 
       (.I0(qpll1_pd_0_reg[3]),
        .I1(qpll1_pd_0_reg[1]),
        .I2(\timeout_value_reg[11]_0 [8]),
        .I3(chan_async_axi_map_wready_i_2_n_0),
        .I4(qpll1_pd_0_reg[0]),
        .I5(\axi_rdata[8]_i_9_n_0 ),
        .O(\axi_rdata[8]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \axi_rdata[8]_i_9 
       (.I0(qpll1_pd_0_reg[3]),
        .I1(slv_addr),
        .I2(qpll1_pd_0_reg[4]),
        .O(\axi_rdata[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFD0FFD0FFD0)) 
    \axi_rdata[9]_i_1 
       (.I0(\axi_rdata[9]_i_2_n_0 ),
        .I1(\axi_rdata[9]_i_3_n_0 ),
        .I2(\axi_rdata[22]_i_2_n_0 ),
        .I3(\axi_rdata[9]_i_4_n_0 ),
        .I4(chan_rx_slv_rdata[8]),
        .I5(\axi_rdata[19]_i_2_n_0 ),
        .O(\axi_rdata[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFEFEEEEEEEE)) 
    \axi_rdata[9]_i_2 
       (.I0(\slv_rd_addr_reg_n_0_[1] ),
        .I1(Q),
        .I2(\axi_rdata[9]_i_5_n_0 ),
        .I3(wait_for_drp_i_2_n_0),
        .I4(\timeout_value_reg[11]_0 [9]),
        .I5(\axi_rdata[9]_i_6_n_0 ),
        .O(\axi_rdata[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCFCCCDDDDCCCC)) 
    \axi_rdata[9]_i_3 
       (.I0(\axi_rdata[9]_i_7_n_0 ),
        .I1(\axi_rdata[9]_i_8_n_0 ),
        .I2(\timeout_length[11]_i_2_n_0 ),
        .I3(\timeout_length_reg[11]_1 [7]),
        .I4(\slv_rd_addr_reg_n_0_[1] ),
        .I5(Q),
        .O(\axi_rdata[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \axi_rdata[9]_i_4 
       (.I0(\cpll_cal_per_reg[17]_0 [6]),
        .I1(qpll1_pd_0_reg[0]),
        .I2(\cpll_cal_tol_reg[17]_0 [4]),
        .I3(\axi_rdata[1]_i_4_n_0 ),
        .I4(\txpostcursor_4_reg[4] ),
        .I5(\axi_rdata[11]_i_9_n_0 ),
        .O(\axi_rdata[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0400400040004040)) 
    \axi_rdata[9]_i_5 
       (.I0(qpll1_pd_0_reg[0]),
        .I1(slv_addr),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[3]),
        .I4(qpll1_pd_0_reg[4]),
        .I5(qpll1_pd_0_reg[1]),
        .O(\axi_rdata[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFFFFDFFFFFFD)) 
    \axi_rdata[9]_i_6 
       (.I0(qpll1_pd_0_reg[0]),
        .I1(qpll1_pd_0_reg[1]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[4]),
        .I4(slv_addr),
        .I5(qpll1_pd_0_reg[3]),
        .O(\axi_rdata[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF73FFFFFF7FFFFF)) 
    \axi_rdata[9]_i_7 
       (.I0(\timeout_length_reg[11]_2 [7]),
        .I1(cpll_pd_6_reg),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[3]),
        .I4(\axi_rdata[26]_i_3_n_0 ),
        .I5(\drp_write_data_reg[15]_1 [6]),
        .O(\axi_rdata[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF444444444444444)) 
    \axi_rdata[9]_i_8 
       (.I0(\axi_rdata[9]_i_9_n_0 ),
        .I1(\axi_rdata[10]_i_7_n_0 ),
        .I2(\drp_read_data_reg[15]_0 [6]),
        .I3(qpll1_pd_0_reg[1]),
        .I4(qpll1_pd_0_reg[0]),
        .I5(\axi_rdata[2]_i_14_n_0 ),
        .O(\axi_rdata[9]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \axi_rdata[9]_i_9 
       (.I0(qpll1_pd_0_reg[1]),
        .I1(\drp_write_data_reg[15]_2 [6]),
        .I2(qpll1_pd_0_reg[0]),
        .I3(\drp_read_data_reg[15] [6]),
        .O(\axi_rdata[9]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[0]_i_1_n_0 ),
        .Q(s_axi_rdata[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[10]_i_1_n_0 ),
        .Q(s_axi_rdata[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[11]_i_1_n_0 ),
        .Q(s_axi_rdata[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[12]_i_1_n_0 ),
        .Q(s_axi_rdata[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[13]_i_1_n_0 ),
        .Q(s_axi_rdata[13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[14]_i_1_n_0 ),
        .Q(s_axi_rdata[14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[15]_i_1_n_0 ),
        .Q(s_axi_rdata[15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[16] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[16]_i_1_n_0 ),
        .Q(s_axi_rdata[16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[17] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[17]_i_1_n_0 ),
        .Q(s_axi_rdata[17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[18] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[18]_i_1_n_0 ),
        .Q(s_axi_rdata[18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[19] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[19]_i_1_n_0 ),
        .Q(s_axi_rdata[19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[1]_i_1_n_0 ),
        .Q(s_axi_rdata[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[20] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[20]_i_1_n_0 ),
        .Q(s_axi_rdata[20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[22] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[22]_i_1_n_0 ),
        .Q(s_axi_rdata[21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[23] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[23]_i_1_n_0 ),
        .Q(s_axi_rdata[22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[24] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[24]_i_1_n_0 ),
        .Q(s_axi_rdata[23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[26] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[26]_i_1_n_0 ),
        .Q(s_axi_rdata[24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[2]_i_1_n_0 ),
        .Q(s_axi_rdata[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[3]_i_1_n_0 ),
        .Q(s_axi_rdata[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[4]_i_1_n_0 ),
        .Q(s_axi_rdata[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[5]_i_1_n_0 ),
        .Q(s_axi_rdata[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[6]_i_1_n_0 ),
        .Q(s_axi_rdata[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[7]_i_1_n_0 ),
        .Q(s_axi_rdata[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[8]_i_1_n_0 ),
        .Q(s_axi_rdata[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[9]_i_1_n_0 ),
        .Q(s_axi_rdata[9]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'hFFDF00C0)) 
    \axi_rresp[1]_i_1 
       (.I0(\axi_rresp[1]_i_2_n_0 ),
        .I1(timeout),
        .I2(read_in_progress),
        .I3(s_axi_rvalid),
        .I4(s_axi_rresp),
        .O(\axi_rresp[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    \axi_rresp[1]_i_2 
       (.I0(\slv_rd_addr_reg_n_0_[3] ),
        .I1(clk1_ready_pulse_reg),
        .I2(\slv_rd_addr_reg_n_0_[1] ),
        .I3(cmn_dbg_slv_rden_reg_0),
        .I4(\slv_rd_addr_reg_n_0_[2] ),
        .I5(\axi_rresp[1]_i_5_n_0 ),
        .O(\axi_rresp[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \axi_rresp[1]_i_5 
       (.I0(Q),
        .I1(slv_wren_done_pulse),
        .I2(slv_rden_r),
        .I3(\slv_rd_addr_reg_n_0_[1] ),
        .I4(slv_rden_r_reg),
        .O(\axi_rresp[1]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rresp_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\axi_rresp[1]_i_1_n_0 ),
        .Q(s_axi_rresp),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h74747444)) 
    axi_rvalid_i_1
       (.I0(s_axi_rready),
        .I1(s_axi_rvalid),
        .I2(read_in_progress),
        .I3(timeout),
        .I4(\axi_rresp[1]_i_2_n_0 ),
        .O(axi_rvalid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_rvalid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(s_axi_rvalid),
        .R(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    axi_wr_access_i_1
       (.I0(s_axi_arvalid),
        .O(axi_awready19_in));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h40)) 
    axi_wr_access_i_2
       (.I0(s_axi_wready),
        .I1(valid_waddr_reg_n_0),
        .I2(s_axi_wvalid),
        .O(axi_wr_access0));
  FDRE #(
    .INIT(1'b0)) 
    axi_wr_access_reg
       (.C(s_axi_aclk),
        .CE(axi_awready19_in),
        .D(axi_wr_access0),
        .Q(s_axi_wready),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    chan_async_axi_map_wready_i_1
       (.I0(s_axi_wvalid),
        .I1(valid_waddr_reg_n_0),
        .I2(chan_async_axi_map_wready_i_2_n_0),
        .I3(\slv_rd_addr_reg_n_0_[2] ),
        .I4(\slv_rd_addr_reg_n_0_[3] ),
        .I5(chan_async_axi_map_wready),
        .O(chan_async_axi_map_wready0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'hE)) 
    chan_async_axi_map_wready_i_2
       (.I0(Q),
        .I1(\slv_rd_addr_reg_n_0_[1] ),
        .O(chan_async_axi_map_wready_i_2_n_0));
  FDRE chan_async_axi_map_wready_reg
       (.C(s_axi_aclk),
        .CE(axi_awready19_in),
        .D(chan_async_axi_map_wready0),
        .Q(chan_async_axi_map_wready),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h0010)) 
    chan_async_slv_rden_i_1
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_araddr[9]),
        .I2(s_axi_araddr[8]),
        .I3(s_axi_araddr[6]),
        .O(chan_async_slv_rden_i_1_n_0));
  FDRE chan_async_slv_rden_reg
       (.C(s_axi_aclk),
        .CE(slv_reg_rden0),
        .D(chan_async_slv_rden_i_1_n_0),
        .Q(chan_async_slv_rden),
        .R(phy1_slv_rden_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    chan_rx_axi_map_wready_i_1
       (.I0(\axi_rdata[19]_i_2_n_0 ),
        .I1(s_axi_wvalid),
        .I2(valid_waddr_reg_n_0),
        .I3(chan_rx_axi_map_wready),
        .O(chan_rx_axi_map_wready0));
  FDRE chan_rx_axi_map_wready_reg
       (.C(s_axi_aclk),
        .CE(axi_awready19_in),
        .D(chan_rx_axi_map_wready0),
        .Q(chan_rx_axi_map_wready),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    chan_rx_slv_rden_i_1
       (.I0(s_axi_araddr[9]),
        .I1(s_axi_araddr[7]),
        .I2(s_axi_araddr[8]),
        .I3(s_axi_araddr[6]),
        .O(chan_rx_slv_rden_i_1_n_0));
  FDRE chan_rx_slv_rden_reg
       (.C(s_axi_aclk),
        .CE(slv_reg_rden0),
        .D(chan_rx_slv_rden_i_1_n_0),
        .Q(chan_rx_slv_rden),
        .R(phy1_slv_rden_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    chan_tx_axi_map_wready_i_1
       (.I0(chan_tx_axi_map_wready_i_2_n_0),
        .I1(\slv_rd_addr_reg_n_0_[2] ),
        .I2(\slv_rd_addr_reg_n_0_[3] ),
        .I3(s_axi_wvalid),
        .I4(valid_waddr_reg_n_0),
        .I5(chan_tx_axi_map_wready),
        .O(chan_tx_axi_map_wready0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'hB)) 
    chan_tx_axi_map_wready_i_2
       (.I0(\slv_rd_addr_reg_n_0_[1] ),
        .I1(Q),
        .O(chan_tx_axi_map_wready_i_2_n_0));
  FDRE chan_tx_axi_map_wready_reg
       (.C(s_axi_aclk),
        .CE(axi_awready19_in),
        .D(chan_tx_axi_map_wready0),
        .Q(chan_tx_axi_map_wready),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    chan_tx_slv_rden_i_1
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_araddr[9]),
        .I2(s_axi_araddr[6]),
        .I3(s_axi_araddr[8]),
        .O(chan_tx_slv_rden_i_1_n_0));
  FDRE chan_tx_slv_rden_reg
       (.C(s_axi_aclk),
        .CE(slv_reg_rden0),
        .D(chan_tx_slv_rden_i_1_n_0),
        .Q(chan_tx_slv_rden),
        .R(phy1_slv_rden_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \cmm_interface_sel[7]_i_1 
       (.I0(qpll1_pd_0_reg[1]),
        .I1(\cmm_interface_sel[7]_i_2_n_0 ),
        .I2(\axi_rdata[26]_i_3_n_0 ),
        .I3(phy1_axi_map_wready),
        .I4(s_axi_wvalid),
        .I5(qpll1_pd_0_reg[0]),
        .O(\cmm_interface_sel_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \cmm_interface_sel[7]_i_2 
       (.I0(qpll1_pd_0_reg[2]),
        .I1(qpll1_pd_0_reg[3]),
        .O(\cmm_interface_sel[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    cmn_axi_map_wready_i_1
       (.I0(\slv_rd_addr_reg_n_0_[1] ),
        .I1(Q),
        .I2(\axi_rdata[22]_i_2_n_0 ),
        .I3(s_axi_wvalid),
        .I4(valid_waddr_reg_n_0),
        .I5(cmn_axi_map_wready),
        .O(cmn_axi_map_wready0));
  FDRE cmn_axi_map_wready_reg
       (.C(s_axi_aclk),
        .CE(axi_awready19_in),
        .D(cmn_axi_map_wready0),
        .Q(cmn_axi_map_wready),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    cmn_dbg_axi_map_wready_i_1
       (.I0(Q),
        .I1(\slv_rd_addr_reg_n_0_[1] ),
        .I2(\axi_rdata[22]_i_2_n_0 ),
        .I3(s_axi_wvalid),
        .I4(valid_waddr_reg_n_0),
        .I5(cmn_dbg_axi_map_wready),
        .O(cmn_dbg_axi_map_wready0));
  FDRE cmn_dbg_axi_map_wready_reg
       (.C(s_axi_aclk),
        .CE(axi_awready19_in),
        .D(cmn_dbg_axi_map_wready0),
        .Q(cmn_dbg_axi_map_wready),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    cmn_dbg_slv_rden_i_1
       (.I0(s_axi_araddr[8]),
        .I1(s_axi_araddr[6]),
        .I2(s_axi_araddr[9]),
        .I3(s_axi_araddr[7]),
        .O(cmn_dbg_slv_rden_i_1_n_0));
  FDRE cmn_dbg_slv_rden_reg
       (.C(s_axi_aclk),
        .CE(slv_reg_rden0),
        .D(cmn_dbg_slv_rden_i_1_n_0),
        .Q(cmn_dbg_slv_rden),
        .R(phy1_slv_rden_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    cmn_slv_rden_i_1
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_araddr[9]),
        .I2(s_axi_araddr[8]),
        .I3(s_axi_araddr[6]),
        .O(cmn_slv_rden_i_1_n_0));
  FDRE cmn_slv_rden_reg
       (.C(s_axi_aclk),
        .CE(slv_reg_rden0),
        .D(cmn_slv_rden_i_1_n_0),
        .Q(cmn_slv_rden),
        .R(phy1_slv_rden_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \cpll_cal_per[17]_i_1 
       (.I0(\gt_interface_sel_reg[6] ),
        .I1(tx_sys_reset_axi_reg),
        .I2(qpll1_pd_0_reg[2]),
        .I3(cpll_pd_6_reg_0),
        .I4(qpll1_pd_0_reg[4]),
        .I5(qpll1_pd_0_reg[3]),
        .O(\cpll_cal_per_reg[17] ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_per[17]_i_2 
       (.I0(s_axi_wvalid),
        .I1(chan_async_axi_map_wready),
        .O(cpll_pd_6_reg_0));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \cpll_cal_tol[17]_i_1 
       (.I0(\slv_addr_reg[2]_1 ),
        .I1(qpll1_pd_0_reg[1]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(cpll_pd_6_reg_0),
        .I4(qpll1_pd_0_reg[4]),
        .I5(qpll1_pd_0_reg[3]),
        .O(\cpll_cal_tol_reg[17] ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h2)) 
    cpll_pd_0_i_2
       (.I0(qpll1_pd_0_reg[1]),
        .I1(qpll1_pd_0_reg[0]),
        .O(cpll_pd_6_reg));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    cpll_pd_1_i_1
       (.I0(s_axi_wdata[0]),
        .I1(\gt_interface_sel_reg[6] ),
        .I2(s_axi_wvalid),
        .I3(chan_async_axi_map_wready),
        .I4(cpll_pd_1_reg),
        .I5(gt1_cpllpd_in),
        .O(cpll_pd_1_reg_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    cpll_pd_4_i_1
       (.I0(s_axi_wdata[0]),
        .I1(cpll_pd_4_i_2_n_0),
        .I2(chan_async_axi_map_wready),
        .I3(s_axi_wvalid),
        .I4(gt4_cpllpd_in),
        .O(cpll_pd_4_reg));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    cpll_pd_4_i_2
       (.I0(txinihibit_5_reg),
        .I1(qpll1_pd_0_reg[1]),
        .I2(\gt_interface_sel_reg[7]_0 [2]),
        .I3(\gt_interface_sel_reg[7]_0 [1]),
        .I4(\gt_interface_sel_reg[7]_0 [0]),
        .I5(\txdiffctrl_7_reg[3] ),
        .O(cpll_pd_4_i_2_n_0));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    cpll_pd_6_i_1
       (.I0(s_axi_wdata[0]),
        .I1(\gt_interface_sel_reg[1] ),
        .I2(qpll0_pd_0_reg),
        .I3(cpll_pd_6_reg),
        .I4(cpll_pd_6_reg_0),
        .I5(gt6_cpllpd_in),
        .O(cpll_pd_6_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h7)) 
    cpll_pd_7_i_3
       (.I0(qpll1_pd_0_reg[1]),
        .I1(\gt_interface_sel_reg[7]_0 [0]),
        .O(cpll_pd_7_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    drp_access_in_progress_i_2
       (.I0(qpll1_pd_0_reg[4]),
        .I1(slv_addr),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[3]),
        .I4(qpll1_pd_0_reg[1]),
        .I5(qpll1_pd_0_reg[0]),
        .O(drp_access_valid_reg));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \drp_int_addr[8]_i_1 
       (.I0(cmn_axi_map_wready),
        .I1(s_axi_wvalid),
        .I2(timeout_enable_reg),
        .I3(qpll1_pd_0_reg[3]),
        .I4(qpll1_pd_0_reg[2]),
        .I5(\axi_rdata[26]_i_3_n_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \drp_int_addr[8]_i_1__0 
       (.I0(gt_axi_map_wready),
        .I1(s_axi_wvalid),
        .I2(timeout_enable_reg),
        .I3(qpll1_pd_0_reg[3]),
        .I4(qpll1_pd_0_reg[2]),
        .I5(\axi_rdata[26]_i_3_n_0 ),
        .O(\drp_int_addr_reg[8] ));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    drp_reset_i_1
       (.I0(drp_reset),
        .I1(drp_reset_i_2_n_0),
        .I2(s_axi_wdata[0]),
        .I3(s_axi_wvalid),
        .I4(cmn_axi_map_wready),
        .I5(s_axi_aresetn),
        .O(drp_reset_reg));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    drp_reset_i_1__0
       (.I0(drp_reset_1),
        .I1(drp_reset_i_2_n_0),
        .I2(s_axi_wdata[0]),
        .I3(s_axi_wvalid),
        .I4(gt_axi_map_wready),
        .I5(s_axi_aresetn),
        .O(drp_reset_reg_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    drp_reset_i_2
       (.I0(qpll1_pd_0_reg[4]),
        .I1(slv_addr),
        .I2(qpll1_pd_0_reg[0]),
        .I3(qpll1_pd_0_reg[1]),
        .I4(qpll1_pd_0_reg[3]),
        .I5(qpll1_pd_0_reg[2]),
        .O(drp_reset_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \drp_write_data[15]_i_1 
       (.I0(cmn_axi_map_wready),
        .I1(s_axi_wvalid),
        .I2(\axi_rdata[26]_i_3_n_0 ),
        .I3(qpll0_pd_0_reg),
        .I4(qpll1_pd_0_reg[1]),
        .I5(qpll1_pd_0_reg[0]),
        .O(\drp_write_data_reg[15] ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \drp_write_data[15]_i_1__0 
       (.I0(gt_axi_map_wready),
        .I1(s_axi_wvalid),
        .I2(\axi_rdata[26]_i_3_n_0 ),
        .I3(qpll0_pd_0_reg),
        .I4(qpll1_pd_0_reg[1]),
        .I5(qpll1_pd_0_reg[0]),
        .O(\drp_write_data_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \drp_write_data[15]_i_2 
       (.I0(qpll1_pd_0_reg[2]),
        .I1(qpll1_pd_0_reg[3]),
        .O(qpll0_pd_0_reg));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    gt_axi_map_wready_i_1
       (.I0(\axi_rdata[22]_i_2_n_0 ),
        .I1(\slv_rd_addr_reg_n_0_[1] ),
        .I2(Q),
        .I3(s_axi_wvalid),
        .I4(valid_waddr_reg_n_0),
        .I5(gt_axi_map_wready),
        .O(gt_axi_map_wready0));
  FDRE gt_axi_map_wready_reg
       (.C(s_axi_aclk),
        .CE(axi_awready19_in),
        .D(gt_axi_map_wready0),
        .Q(gt_axi_map_wready),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \gt_interface_sel[7]_i_1 
       (.I0(s_axi_wvalid),
        .I1(phy1_axi_map_wready),
        .I2(\axi_rdata[26]_i_3_n_0 ),
        .I3(qpll1_pd_0_reg[2]),
        .I4(qpll1_pd_0_reg[3]),
        .I5(timeout_enable_reg),
        .O(\gt_interface_sel_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gt_interface_sel[7]_i_2 
       (.I0(qpll1_pd_0_reg[1]),
        .I1(qpll1_pd_0_reg[0]),
        .O(timeout_enable_reg));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    gt_slv_rden_i_1
       (.I0(s_axi_araddr[6]),
        .I1(s_axi_araddr[8]),
        .I2(s_axi_araddr[9]),
        .I3(s_axi_araddr[7]),
        .O(gt_slv_rden_i_1_n_0));
  FDRE gt_slv_rden_reg
       (.C(s_axi_aclk),
        .CE(slv_reg_rden0),
        .D(gt_slv_rden_i_1_n_0),
        .Q(gt_slv_rden),
        .R(phy1_slv_rden_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loopback_0[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(\loopback_0[2]_i_2_n_0 ),
        .I2(gt0_loopback_in[0]),
        .O(\loopback_0_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loopback_0[1]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(\loopback_0[2]_i_2_n_0 ),
        .I2(gt0_loopback_in[1]),
        .O(\loopback_0_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loopback_0[2]_i_1 
       (.I0(s_axi_wdata[2]),
        .I1(\loopback_0[2]_i_2_n_0 ),
        .I2(gt0_loopback_in[2]),
        .O(\loopback_0_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \loopback_0[2]_i_2 
       (.I0(qpll1_pd_0_reg[2]),
        .I1(qpll1_pd_0_reg[0]),
        .I2(\gt_interface_sel_reg[6] ),
        .I3(chan_async_axi_map_wready_reg_0),
        .I4(qpll1_pd_0_reg[1]),
        .I5(qpll1_pd_0_reg[3]),
        .O(\loopback_0[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loopback_1[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(\loopback_1[2]_i_2_n_0 ),
        .I2(gt1_loopback_in[0]),
        .O(\loopback_1_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loopback_1[1]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(\loopback_1[2]_i_2_n_0 ),
        .I2(gt1_loopback_in[1]),
        .O(\loopback_1_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loopback_1[2]_i_1 
       (.I0(s_axi_wdata[2]),
        .I1(\loopback_1[2]_i_2_n_0 ),
        .I2(gt1_loopback_in[2]),
        .O(\loopback_1_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \loopback_1[2]_i_2 
       (.I0(\rxpllclksel[1]_i_2_n_0 ),
        .I1(\gt_interface_sel_reg[7]_0 [1]),
        .I2(\gt_interface_sel_reg[7]_0 [2]),
        .I3(qpll1_pd_0_reg[4]),
        .I4(qpll1_pd_0_reg[3]),
        .I5(\loopback_1[2]_i_3_n_0 ),
        .O(\loopback_1[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \loopback_1[2]_i_3 
       (.I0(qpll1_pd_0_reg[1]),
        .I1(qpll1_pd_0_reg[0]),
        .I2(\gt_interface_sel_reg[7]_0 [0]),
        .I3(qpll1_pd_0_reg[2]),
        .O(\loopback_1[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loopback_2[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(\loopback_2[2]_i_2_n_0 ),
        .I2(gt2_loopback_in[0]),
        .O(\loopback_2_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loopback_2[1]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(\loopback_2[2]_i_2_n_0 ),
        .I2(gt2_loopback_in[1]),
        .O(\loopback_2_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loopback_2[2]_i_1 
       (.I0(s_axi_wdata[2]),
        .I1(\loopback_2[2]_i_2_n_0 ),
        .I2(gt2_loopback_in[2]),
        .O(\loopback_2_reg[2] ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \loopback_2[2]_i_2 
       (.I0(chan_async_axi_map_wready_reg_1),
        .I1(qpll1_pd_0_reg[3]),
        .I2(\gt_interface_sel_reg[7]_0 [0]),
        .I3(qpll1_pd_0_reg[2]),
        .I4(qpll1_pd_0_reg[0]),
        .I5(qpll1_pd_0_reg[1]),
        .O(\loopback_2[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loopback_3[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(\loopback_3[2]_i_2_n_0 ),
        .I2(gt3_loopback_in[0]),
        .O(\loopback_3_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loopback_3[1]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(\loopback_3[2]_i_2_n_0 ),
        .I2(gt3_loopback_in[1]),
        .O(\loopback_3_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loopback_3[2]_i_1 
       (.I0(s_axi_wdata[2]),
        .I1(\loopback_3[2]_i_2_n_0 ),
        .I2(gt3_loopback_in[2]),
        .O(\loopback_3_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \loopback_3[2]_i_2 
       (.I0(chan_async_axi_map_wready_reg_1),
        .I1(qpll1_pd_0_reg[1]),
        .I2(qpll1_pd_0_reg[0]),
        .I3(\gt_interface_sel_reg[7]_0 [0]),
        .I4(qpll1_pd_0_reg[2]),
        .I5(qpll1_pd_0_reg[3]),
        .O(\loopback_3[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loopback_4[2]_i_4 
       (.I0(qpll1_pd_0_reg[1]),
        .I1(qpll1_pd_0_reg[2]),
        .O(\loopback_4_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loopback_7[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(\loopback_7[2]_i_2_n_0 ),
        .I2(gt7_loopback_in[0]),
        .O(\loopback_7_reg[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loopback_7[1]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(\loopback_7[2]_i_2_n_0 ),
        .I2(gt7_loopback_in[1]),
        .O(\loopback_7_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loopback_7[2]_i_1 
       (.I0(s_axi_wdata[2]),
        .I1(\loopback_7[2]_i_2_n_0 ),
        .I2(gt7_loopback_in[2]),
        .O(\loopback_7_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \loopback_7[2]_i_2 
       (.I0(\gt_interface_sel_reg[6] ),
        .I1(qpll1_pd_0_reg[3]),
        .I2(qpll1_pd_0_reg[4]),
        .I3(qpll1_pd_0_reg[0]),
        .I4(\gt_interface_sel_reg[7]_0 [2]),
        .I5(\loopback_7[2]_i_3_n_0 ),
        .O(\loopback_7[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \loopback_7[2]_i_3 
       (.I0(\gt_interface_sel_reg[7]_0 [1]),
        .I1(\gt_interface_sel_reg[7]_0 [0]),
        .I2(s_axi_wvalid),
        .I3(chan_async_axi_map_wready),
        .I4(qpll1_pd_0_reg[1]),
        .I5(qpll1_pd_0_reg[2]),
        .O(\loopback_7[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    phy1_axi_map_wready_i_1
       (.I0(s_axi_wvalid),
        .I1(valid_waddr_reg_n_0),
        .I2(Q),
        .I3(\slv_rd_addr_reg_n_0_[1] ),
        .I4(\axi_rdata[22]_i_2_n_0 ),
        .I5(phy1_axi_map_wready),
        .O(phy1_axi_map_wready0));
  FDRE phy1_axi_map_wready_reg
       (.C(s_axi_aclk),
        .CE(axi_awready19_in),
        .D(phy1_axi_map_wready0),
        .Q(phy1_axi_map_wready),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'hF700FFFF)) 
    phy1_slv_rden_i_1
       (.I0(s_axi_arready),
        .I1(s_axi_arvalid),
        .I2(s_axi_rvalid),
        .I3(\axi_rresp[1]_i_2_n_0 ),
        .I4(s_axi_aresetn),
        .O(phy1_slv_rden_i_1_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    phy1_slv_rden_i_2
       (.I0(s_axi_arready),
        .I1(s_axi_arvalid),
        .I2(s_axi_rvalid),
        .O(slv_reg_rden0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    phy1_slv_rden_i_3
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_araddr[9]),
        .I2(s_axi_araddr[6]),
        .I3(s_axi_araddr[8]),
        .O(phy1_slv_rden_i_3_n_0));
  FDRE phy1_slv_rden_reg
       (.C(s_axi_aclk),
        .CE(slv_reg_rden0),
        .D(phy1_slv_rden_i_3_n_0),
        .Q(phy1_slv_rden),
        .R(phy1_slv_rden_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    qpll0_pd_0_i_1
       (.I0(s_axi_wdata[0]),
        .I1(qpll0_pd_0_reg),
        .I2(timeout_enable_reg),
        .I3(qpll0_pd_0_i_2_n_0),
        .I4(\cmm_interface_sel_reg[4] ),
        .I5(gt0_qpllpd_in),
        .O(qpll0_pd_0_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    qpll0_pd_0_i_2
       (.I0(cmn_dbg_axi_map_wready),
        .I1(s_axi_wvalid),
        .I2(\cmm_interface_sel_reg[7]_0 [0]),
        .I3(qpll1_pd_0_reg[4]),
        .O(qpll0_pd_0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    qpll0_pd_1_i_2
       (.I0(qpll1_pd_0_reg[3]),
        .I1(qpll1_pd_0_reg[4]),
        .I2(qpll1_pd_0_reg[2]),
        .O(txinihibit_7_reg));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    qpll1_pd_0_i_1
       (.I0(s_axi_wdata[0]),
        .I1(qpll1_pd_0_reg[4]),
        .I2(\cmm_interface_sel_reg[7]_0 [0]),
        .I3(qpll1_pd_0_reg_0),
        .I4(qpll1_pd_0_i_3_n_0),
        .I5(qpll1_pd_0_reg_3),
        .O(qpll1_pd_0_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    qpll1_pd_0_i_2
       (.I0(s_axi_wvalid),
        .I1(cmn_dbg_axi_map_wready),
        .O(qpll1_pd_0_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    qpll1_pd_0_i_3
       (.I0(\cmm_interface_sel_reg[4] ),
        .I1(qpll1_pd_0_reg[1]),
        .I2(qpll1_pd_0_reg[0]),
        .I3(qpll1_pd_0_reg[2]),
        .I4(qpll1_pd_0_reg[3]),
        .O(qpll1_pd_0_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    qpll1_pd_1_i_1
       (.I0(s_axi_wdata[0]),
        .I1(qpll1_pd_0_i_3_n_0),
        .I2(\cmm_interface_sel_reg[7]_0 [0]),
        .I3(qpll1_pd_0_reg_0),
        .I4(qpll1_pd_0_reg[4]),
        .I5(qpll1_pd_1_reg_0),
        .O(qpll1_pd_1_reg));
  LUT6 #(
    .INIT(64'h0000000044444000)) 
    read_in_progress_i_1
       (.I0(timeout),
        .I1(s_axi_aresetn),
        .I2(s_axi_arready),
        .I3(s_axi_arvalid),
        .I4(read_in_progress),
        .I5(read_in_progress_i_2_n_0),
        .O(read_in_progress_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    read_in_progress_i_2
       (.I0(s_axi_rready),
        .I1(s_axi_rvalid),
        .O(read_in_progress_i_2_n_0));
  FDRE read_in_progress_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_in_progress_i_1_n_0),
        .Q(read_in_progress),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \rx_pd_0[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(\rx_pd_0_reg[1] ),
        .I2(chan_async_axi_map_wready),
        .I3(s_axi_wvalid),
        .I4(gt0_rxpd_in[0]),
        .O(\rx_pd_0_reg[0] ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \rx_pd_0[1]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(\rx_pd_0_reg[1] ),
        .I2(chan_async_axi_map_wready),
        .I3(s_axi_wvalid),
        .I4(gt0_rxpd_in[1]),
        .O(\rx_pd_0_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \rx_pd_0[1]_i_2 
       (.I0(qpll1_pd_0_reg[2]),
        .I1(qpll1_pd_0_reg[3]),
        .I2(qpll1_pd_0_reg[1]),
        .I3(qpll1_pd_0_reg[0]),
        .I4(\gt_interface_sel_reg[1]_0 ),
        .I5(\gt_interface_sel_reg[6] ),
        .O(\rx_pd_0_reg[1] ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \rx_pd_1[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(chan_async_axi_map_wready),
        .I2(s_axi_wvalid),
        .I3(\rx_pd_1_reg[1] ),
        .I4(gt1_rxpd_in[0]),
        .O(\rx_pd_1_reg[0] ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \rx_pd_1[1]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(chan_async_axi_map_wready),
        .I2(s_axi_wvalid),
        .I3(\rx_pd_1_reg[1] ),
        .I4(gt1_rxpd_in[1]),
        .O(\rx_pd_1_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \rx_pd_1[1]_i_2 
       (.I0(\txpostcursor_1_reg[4] ),
        .I1(\gt_interface_sel_reg[7]_0 [0]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[3]),
        .I4(qpll1_pd_0_reg[0]),
        .I5(\gt_interface_sel_reg[6] ),
        .O(\rx_pd_1_reg[1] ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \rx_pd_2[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(chan_async_axi_map_wready),
        .I2(s_axi_wvalid),
        .I3(\slv_addr_reg[2]_2 ),
        .I4(gt2_rxpd_in[0]),
        .O(\rx_pd_2_reg[0] ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \rx_pd_2[1]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(chan_async_axi_map_wready),
        .I2(s_axi_wvalid),
        .I3(\slv_addr_reg[2]_2 ),
        .I4(gt2_rxpd_in[1]),
        .O(\rx_pd_2_reg[1] ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \rx_pd_3[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(chan_async_axi_map_wready),
        .I2(s_axi_wvalid),
        .I3(\gt_interface_sel_reg[2]_0 ),
        .I4(gt3_rxpd_in[0]),
        .O(\rx_pd_3_reg[0] ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \rx_pd_3[1]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(chan_async_axi_map_wready),
        .I2(s_axi_wvalid),
        .I3(\gt_interface_sel_reg[2]_0 ),
        .I4(gt3_rxpd_in[1]),
        .O(\rx_pd_3_reg[1] ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \rx_pd_4[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(chan_async_axi_map_wready),
        .I2(s_axi_wvalid),
        .I3(\gt_interface_sel_reg[2]_1 ),
        .I4(gt4_rxpd_in[0]),
        .O(\rx_pd_4_reg[0] ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \rx_pd_4[1]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(chan_async_axi_map_wready),
        .I2(s_axi_wvalid),
        .I3(\gt_interface_sel_reg[2]_1 ),
        .I4(gt4_rxpd_in[1]),
        .O(\rx_pd_4_reg[1] ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \rx_pd_5[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(chan_async_axi_map_wready),
        .I2(s_axi_wvalid),
        .I3(\rx_pd_5_reg[1] ),
        .I4(gt5_rxpd_in[0]),
        .O(\rx_pd_5_reg[0] ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \rx_pd_5[1]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(chan_async_axi_map_wready),
        .I2(s_axi_wvalid),
        .I3(\rx_pd_5_reg[1] ),
        .I4(gt5_rxpd_in[1]),
        .O(\rx_pd_5_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \rx_pd_5[1]_i_2 
       (.I0(qpll1_pd_0_reg[1]),
        .I1(qpll1_pd_0_reg[2]),
        .I2(\gt_interface_sel_reg[7]_0 [2]),
        .I3(\gt_interface_sel_reg[6] ),
        .I4(qpll1_pd_0_reg[0]),
        .I5(\gt_interface_sel_reg[1]_1 ),
        .O(\rx_pd_5_reg[1] ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \rx_pd_6[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(chan_async_axi_map_wready),
        .I2(s_axi_wvalid),
        .I3(\rx_pd_6_reg[1] ),
        .I4(gt6_rxpd_in[0]),
        .O(\rx_pd_6_reg[0] ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \rx_pd_6[1]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(chan_async_axi_map_wready),
        .I2(s_axi_wvalid),
        .I3(\rx_pd_6_reg[1] ),
        .I4(gt6_rxpd_in[1]),
        .O(\rx_pd_6_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \rx_pd_6[1]_i_2 
       (.I0(qpll1_pd_0_reg[1]),
        .I1(qpll1_pd_0_reg[2]),
        .I2(\gt_interface_sel_reg[7]_0 [2]),
        .I3(\gt_interface_sel_reg[6] ),
        .I4(qpll1_pd_0_reg[0]),
        .I5(\gt_interface_sel_reg[0]_5 ),
        .O(\rx_pd_6_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \rx_pd_7[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(chan_async_axi_map_wready),
        .I2(s_axi_wvalid),
        .I3(\rx_pd_7_reg[1] ),
        .I4(gt7_rxpd_in[0]),
        .O(\rx_pd_7_reg[0] ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \rx_pd_7[1]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(chan_async_axi_map_wready),
        .I2(s_axi_wvalid),
        .I3(\rx_pd_7_reg[1] ),
        .I4(gt7_rxpd_in[1]),
        .O(\rx_pd_7_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \rx_pd_7[1]_i_2 
       (.I0(\rx_pd_7[1]_i_3_n_0 ),
        .I1(\gt_interface_sel_reg[7]_0 [2]),
        .I2(\gt_interface_sel_reg[7]_0 [1]),
        .I3(qpll1_pd_0_reg[1]),
        .I4(qpll1_pd_0_reg[4]),
        .O(\rx_pd_7_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    \rx_pd_7[1]_i_3 
       (.I0(\gt_interface_sel_reg[6] ),
        .I1(qpll1_pd_0_reg[0]),
        .I2(qpll1_pd_0_reg[3]),
        .I3(qpll1_pd_0_reg[2]),
        .I4(\gt_interface_sel_reg[7]_0 [0]),
        .O(\rx_pd_7[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    rx_sys_reset_axi_i_1
       (.I0(s_axi_wdata[0]),
        .I1(\rxpllclksel[1]_i_2_n_0 ),
        .I2(qpll1_pd_0_reg[4]),
        .I3(qpll1_pd_0_reg[0]),
        .I4(rx_sys_reset_axi_i_2_n_0),
        .I5(rx_sys_reset_axi),
        .O(rx_sys_reset_axi_reg));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    rx_sys_reset_axi_i_2
       (.I0(qpll1_pd_0_reg[1]),
        .I1(qpll1_pd_0_reg[3]),
        .I2(qpll1_pd_0_reg[2]),
        .O(rx_sys_reset_axi_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    rxdfetap2hold_i_1
       (.I0(timeout_enable_reg),
        .I1(clk2_valid_pulse_reg),
        .I2(qpll1_pd_0_reg[4]),
        .I3(qpll1_pd_0_reg[3]),
        .I4(qpll1_pd_0_reg[2]),
        .I5(\gt_interface_sel_reg[6] ),
        .O(rxdfeuthold_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    rxlpmen_i_2
       (.I0(qpll1_pd_0_reg[4]),
        .I1(qpll1_pd_0_reg[3]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(\gt_interface_sel_reg[6] ),
        .I4(qpll1_pd_0_reg[1]),
        .I5(qpll1_pd_0_reg[0]),
        .O(rxlpmen_reg));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \rxpllclksel[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(qpll1_pd_0_reg[0]),
        .I2(qpll1_pd_0_reg[1]),
        .I3(\rxpllclksel[1]_i_2_n_0 ),
        .I4(\rxpllclksel[1]_i_3_n_0 ),
        .I5(\rxpllclksel_reg[0]_1 ),
        .O(\rxpllclksel_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \rxpllclksel[1]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(qpll1_pd_0_reg[0]),
        .I2(qpll1_pd_0_reg[1]),
        .I3(\rxpllclksel[1]_i_2_n_0 ),
        .I4(\rxpllclksel[1]_i_3_n_0 ),
        .I5(\rxpllclksel_reg[1]_0 ),
        .O(\rxpllclksel_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rxpllclksel[1]_i_2 
       (.I0(chan_async_axi_map_wready),
        .I1(s_axi_wvalid),
        .I2(\gt_interface_sel_reg[6] ),
        .O(\rxpllclksel[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \rxpllclksel[1]_i_3 
       (.I0(qpll1_pd_0_reg[4]),
        .I1(qpll1_pd_0_reg[3]),
        .I2(qpll1_pd_0_reg[2]),
        .O(\rxpllclksel[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \slv_addr[2]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_arvalid),
        .I2(read_in_progress),
        .I3(s_axi_awaddr[0]),
        .O(\slv_addr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \slv_addr[3]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_arvalid),
        .I2(read_in_progress),
        .I3(s_axi_awaddr[1]),
        .O(\slv_addr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \slv_addr[4]_i_1 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_arvalid),
        .I2(read_in_progress),
        .I3(s_axi_awaddr[2]),
        .O(\slv_addr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \slv_addr[5]_i_1 
       (.I0(s_axi_araddr[3]),
        .I1(s_axi_arvalid),
        .I2(read_in_progress),
        .I3(s_axi_awaddr[3]),
        .O(\slv_addr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \slv_addr[6]_i_1 
       (.I0(s_axi_araddr[4]),
        .I1(s_axi_arvalid),
        .I2(read_in_progress),
        .I3(s_axi_awaddr[4]),
        .O(\slv_addr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \slv_addr[7]_i_1 
       (.I0(s_axi_araddr[5]),
        .I1(s_axi_arvalid),
        .I2(read_in_progress),
        .I3(s_axi_awaddr[5]),
        .O(\slv_addr[7]_i_1_n_0 ));
  FDRE \slv_addr_reg[2] 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[3]_i_1_n_0 ),
        .D(\slv_addr[2]_i_1_n_0 ),
        .Q(qpll1_pd_0_reg[0]),
        .R(p_0_in));
  FDRE \slv_addr_reg[3] 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[3]_i_1_n_0 ),
        .D(\slv_addr[3]_i_1_n_0 ),
        .Q(qpll1_pd_0_reg[1]),
        .R(p_0_in));
  FDRE \slv_addr_reg[4] 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[3]_i_1_n_0 ),
        .D(\slv_addr[4]_i_1_n_0 ),
        .Q(qpll1_pd_0_reg[2]),
        .R(p_0_in));
  FDRE \slv_addr_reg[5] 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[3]_i_1_n_0 ),
        .D(\slv_addr[5]_i_1_n_0 ),
        .Q(qpll1_pd_0_reg[3]),
        .R(p_0_in));
  FDRE \slv_addr_reg[6] 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[3]_i_1_n_0 ),
        .D(\slv_addr[6]_i_1_n_0 ),
        .Q(qpll1_pd_0_reg[4]),
        .R(p_0_in));
  FDRE \slv_addr_reg[7] 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[3]_i_1_n_0 ),
        .D(\slv_addr[7]_i_1_n_0 ),
        .Q(slv_addr),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'hFB08)) 
    \slv_rd_addr[0]_i_1 
       (.I0(s_axi_araddr[6]),
        .I1(s_axi_arvalid),
        .I2(read_in_progress),
        .I3(s_axi_awaddr[6]),
        .O(\slv_rd_addr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \slv_rd_addr[1]_i_1 
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_arvalid),
        .I2(read_in_progress),
        .I3(s_axi_awaddr[7]),
        .O(\slv_rd_addr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \slv_rd_addr[2]_i_1 
       (.I0(s_axi_araddr[8]),
        .I1(s_axi_arvalid),
        .I2(read_in_progress),
        .I3(s_axi_awaddr[8]),
        .O(\slv_rd_addr[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h04550404)) 
    \slv_rd_addr[3]_i_1 
       (.I0(valid_waddr_reg_n_0),
        .I1(s_axi_arvalid),
        .I2(read_in_progress),
        .I3(s_axi_awready),
        .I4(s_axi_awvalid),
        .O(\slv_rd_addr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \slv_rd_addr[3]_i_2 
       (.I0(s_axi_araddr[9]),
        .I1(s_axi_arvalid),
        .I2(read_in_progress),
        .I3(s_axi_awaddr[9]),
        .O(\slv_rd_addr[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rd_addr_reg[0] 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[3]_i_1_n_0 ),
        .D(\slv_rd_addr[0]_i_1_n_0 ),
        .Q(Q),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rd_addr_reg[1] 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[3]_i_1_n_0 ),
        .D(\slv_rd_addr[1]_i_1_n_0 ),
        .Q(\slv_rd_addr_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rd_addr_reg[2] 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[3]_i_1_n_0 ),
        .D(\slv_rd_addr[2]_i_1_n_0 ),
        .Q(\slv_rd_addr_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rd_addr_reg[3] 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[3]_i_1_n_0 ),
        .D(\slv_rd_addr[3]_i_2_n_0 ),
        .Q(\slv_rd_addr_reg_n_0_[3] ),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \slv_rdata[0]_i_1 
       (.I0(\slv_addr_reg[2]_0 ),
        .I1(qpll1_pd_0_reg[3]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(\gt_interface_sel_reg[6] ),
        .I4(qpll1_pd_0_reg[4]),
        .O(D));
  LUT6 #(
    .INIT(64'h0000000101010001)) 
    \slv_rdata[0]_i_1__0 
       (.I0(\gt_interface_sel_reg[6] ),
        .I1(qpll1_pd_0_reg[3]),
        .I2(qpll1_pd_0_reg[4]),
        .I3(\gt_interface_sel_reg[0]_6 ),
        .I4(qpll1_pd_0_reg[0]),
        .I5(\gt_interface_sel_reg[0]_7 ),
        .O(\slv_rdata_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_rdata[10]_i_1 
       (.I0(rxdfetap10hold_reg),
        .I1(qpll1_pd_0_reg[0]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[3]),
        .O(\slv_rdata_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_rdata[11]_i_1 
       (.I0(rxdfetap11hold_reg),
        .I1(qpll1_pd_0_reg[0]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[3]),
        .O(\slv_rdata_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_rdata[12]_i_1 
       (.I0(rxdfetap12hold_reg),
        .I1(qpll1_pd_0_reg[0]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[3]),
        .O(\slv_rdata_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_rdata[13]_i_1 
       (.I0(rxdfetap13hold_reg),
        .I1(qpll1_pd_0_reg[0]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[3]),
        .O(\slv_rdata_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_rdata[14]_i_1 
       (.I0(rxdfetap14hold_reg),
        .I1(qpll1_pd_0_reg[0]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[3]),
        .O(\slv_rdata_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_rdata[15]_i_1 
       (.I0(rxdfetap15hold_reg),
        .I1(qpll1_pd_0_reg[0]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[3]),
        .O(\slv_rdata_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_rdata[16]_i_1 
       (.I0(rxoshold_reg),
        .I1(qpll1_pd_0_reg[0]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[3]),
        .O(\slv_rdata_reg[16] ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_rdata[17]_i_1 
       (.I0(rxdfeagchold_reg),
        .I1(qpll1_pd_0_reg[0]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[3]),
        .O(\slv_rdata_reg[17] ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_rdata[18]_i_1 
       (.I0(rxdfelfhold_reg),
        .I1(qpll1_pd_0_reg[0]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[3]),
        .O(\slv_rdata_reg[18] ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_rdata[19]_i_1 
       (.I0(rxdfeuthold_reg_0),
        .I1(qpll1_pd_0_reg[0]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[3]),
        .O(\slv_rdata_reg[19] ));
  LUT6 #(
    .INIT(64'h0000004055550040)) 
    \slv_rdata[1]_i_1 
       (.I0(\gt_interface_sel_reg[6] ),
        .I1(\gt_interface_sel_reg[0]_3 ),
        .I2(\slv_rdata[1]_i_3_n_0 ),
        .I3(\slv_rdata[1]_i_4_n_0 ),
        .I4(qpll1_pd_0_reg[0]),
        .I5(\slv_rdata[1]_i_5_n_0 ),
        .O(\slv_rdata_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_rdata[1]_i_3 
       (.I0(qpll1_pd_0_reg[1]),
        .I1(qpll1_pd_0_reg[2]),
        .O(\slv_rdata[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \slv_rdata[1]_i_4 
       (.I0(qpll1_pd_0_reg[3]),
        .I1(qpll1_pd_0_reg[4]),
        .O(\slv_rdata[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \slv_rdata[1]_i_5 
       (.I0(qpll1_pd_0_reg[2]),
        .I1(qpll1_pd_0_reg[4]),
        .I2(qpll1_pd_0_reg[1]),
        .I3(qpll1_pd_0_reg[3]),
        .I4(\gt_interface_sel_reg[0]_4 ),
        .O(\slv_rdata[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \slv_rdata[20]_i_1 
       (.I0(s_axi_aresetn),
        .I1(\gt_interface_sel_reg[6] ),
        .I2(qpll1_pd_0_reg[1]),
        .I3(qpll1_pd_0_reg[4]),
        .O(\slv_rdata_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_rdata[20]_i_2 
       (.I0(rxdfevphold_reg),
        .I1(qpll1_pd_0_reg[0]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[3]),
        .O(\slv_rdata_reg[20] ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \slv_rdata[2]_i_1 
       (.I0(\gt_interface_sel_reg[0]_1 ),
        .I1(qpll1_pd_0_reg[0]),
        .I2(qpll1_pd_0_reg[1]),
        .I3(\gt_interface_sel_reg[6] ),
        .I4(qpll0_pd_0_reg),
        .I5(qpll1_pd_0_reg[4]),
        .O(\slv_rdata_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_rdata[2]_i_1__0 
       (.I0(rxdfetap2hold_reg),
        .I1(qpll1_pd_0_reg[0]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[3]),
        .O(\slv_rdata_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \slv_rdata[3]_i_1 
       (.I0(\gt_interface_sel_reg[0]_2 ),
        .I1(qpll1_pd_0_reg[0]),
        .I2(qpll1_pd_0_reg[1]),
        .I3(\gt_interface_sel_reg[6] ),
        .I4(qpll0_pd_0_reg),
        .I5(qpll1_pd_0_reg[4]),
        .O(\slv_rdata_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_rdata[3]_i_1__0 
       (.I0(rxdfetap3hold_reg),
        .I1(qpll1_pd_0_reg[0]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[3]),
        .O(\slv_rdata_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_rdata[4]_i_1 
       (.I0(rxdfetap4hold_reg),
        .I1(qpll1_pd_0_reg[0]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[3]),
        .O(\slv_rdata_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_rdata[5]_i_1 
       (.I0(rxdfetap5hold_reg),
        .I1(qpll1_pd_0_reg[0]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[3]),
        .O(\slv_rdata_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_rdata[6]_i_1 
       (.I0(rxdfetap6hold_reg),
        .I1(qpll1_pd_0_reg[0]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[3]),
        .O(\slv_rdata_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_rdata[7]_i_1 
       (.I0(rxdfetap7hold_reg),
        .I1(qpll1_pd_0_reg[0]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[3]),
        .O(\slv_rdata_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_rdata[8]_i_1 
       (.I0(rxdfetap8hold_reg),
        .I1(qpll1_pd_0_reg[0]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[3]),
        .O(\slv_rdata_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_rdata[9]_i_1 
       (.I0(rxdfetap9hold_reg),
        .I1(qpll1_pd_0_reg[0]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[3]),
        .O(\slv_rdata_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h75553000)) 
    slv_reg_rden_i_1
       (.I0(\axi_rresp[1]_i_2_n_0 ),
        .I1(s_axi_rvalid),
        .I2(s_axi_arvalid),
        .I3(s_axi_arready),
        .I4(slv_reg_rden_reg_n_0),
        .O(slv_reg_rden_i_1_n_0));
  FDRE slv_reg_rden_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(slv_reg_rden_i_1_n_0),
        .Q(slv_reg_rden_reg_n_0),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'hF444)) 
    \slv_wdata_r_internal[20]_i_1 
       (.I0(slv_rden_r),
        .I1(chan_rx_slv_rden),
        .I2(chan_rx_axi_map_wready),
        .I3(s_axi_wvalid),
        .O(\slv_wdata_r_internal_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \slv_wdata_r_internal[3]_i_1 
       (.I0(slv_rden_r_2),
        .I1(chan_tx_slv_rden),
        .I2(chan_tx_axi_map_wready),
        .I3(s_axi_wvalid),
        .O(\slv_wdata_r_internal_reg[0] ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    timeout_enable_i_1
       (.I0(s_axi_wdata[0]),
        .I1(timeout_enable_reg),
        .I2(qpll1_pd_0_reg[3]),
        .I3(qpll1_pd_0_reg[2]),
        .I4(timeout_enable_i_2_n_0),
        .I5(timeout_enable),
        .O(timeout_enable_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    timeout_enable_i_2
       (.I0(qpll1_pd_0_reg[4]),
        .I1(slv_addr),
        .I2(phy1_axi_map_wready),
        .I3(s_axi_wvalid),
        .O(timeout_enable_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \timeout_length[11]_i_1 
       (.I0(cmn_axi_map_wready),
        .I1(s_axi_wvalid),
        .I2(\timeout_length[11]_i_2_n_0 ),
        .O(\timeout_length_reg[11] ));
  LUT3 #(
    .INIT(8'h80)) 
    \timeout_length[11]_i_1__0 
       (.I0(gt_axi_map_wready),
        .I1(s_axi_wvalid),
        .I2(\timeout_length[11]_i_2_n_0 ),
        .O(\timeout_length_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \timeout_length[11]_i_2 
       (.I0(qpll1_pd_0_reg[4]),
        .I1(slv_addr),
        .I2(qpll1_pd_0_reg[1]),
        .I3(qpll1_pd_0_reg[0]),
        .I4(qpll1_pd_0_reg[3]),
        .I5(qpll1_pd_0_reg[2]),
        .O(\timeout_length[11]_i_2_n_0 ));
  CARRY4 \timeout_timer_count0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\timeout_timer_count0_inferred__1/i__carry_n_0 ,\timeout_timer_count0_inferred__1/i__carry_n_1 ,\timeout_timer_count0_inferred__1/i__carry_n_2 ,\timeout_timer_count0_inferred__1/i__carry_n_3 }),
        .CYINIT(\timeout_timer_count_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(timeout_timer_count0[4:1]),
        .S({\timeout_timer_count_reg_n_0_[4] ,\timeout_timer_count_reg_n_0_[3] ,\timeout_timer_count_reg_n_0_[2] ,\timeout_timer_count_reg_n_0_[1] }));
  CARRY4 \timeout_timer_count0_inferred__1/i__carry__0 
       (.CI(\timeout_timer_count0_inferred__1/i__carry_n_0 ),
        .CO({\timeout_timer_count0_inferred__1/i__carry__0_n_0 ,\timeout_timer_count0_inferred__1/i__carry__0_n_1 ,\timeout_timer_count0_inferred__1/i__carry__0_n_2 ,\timeout_timer_count0_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(timeout_timer_count0[8:5]),
        .S({\timeout_timer_count_reg_n_0_[8] ,\timeout_timer_count_reg_n_0_[7] ,\timeout_timer_count_reg_n_0_[6] ,\timeout_timer_count_reg_n_0_[5] }));
  CARRY4 \timeout_timer_count0_inferred__1/i__carry__1 
       (.CI(\timeout_timer_count0_inferred__1/i__carry__0_n_0 ),
        .CO({\NLW_timeout_timer_count0_inferred__1/i__carry__1_CO_UNCONNECTED [3],\timeout_timer_count0_inferred__1/i__carry__1_n_1 ,\timeout_timer_count0_inferred__1/i__carry__1_n_2 ,\timeout_timer_count0_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(timeout_timer_count0[12:9]),
        .S({timeout,\timeout_timer_count_reg_n_0_[11] ,\timeout_timer_count_reg_n_0_[10] ,\timeout_timer_count_reg_n_0_[9] }));
  LUT3 #(
    .INIT(8'h35)) 
    \timeout_timer_count[0]_i_1 
       (.I0(\timeout_timer_count_reg_n_0_[0] ),
        .I1(\timeout_value_reg[11]_0 [0]),
        .I2(\timeout_timer_count[12]_i_5_n_0 ),
        .O(p_2_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \timeout_timer_count[10]_i_1 
       (.I0(\timeout_value_reg[11]_0 [10]),
        .I1(\timeout_timer_count[12]_i_5_n_0 ),
        .I2(timeout_timer_count0[10]),
        .O(p_2_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \timeout_timer_count[11]_i_1 
       (.I0(timeout_timer_count0[11]),
        .I1(\timeout_value_reg[11]_0 [11]),
        .I2(\timeout_timer_count[12]_i_5_n_0 ),
        .O(p_2_in[11]));
  LUT6 #(
    .INIT(64'hFFFFF8FFF8FFF8FF)) 
    \timeout_timer_count[12]_i_1 
       (.I0(s_axi_rvalid),
        .I1(s_axi_rready),
        .I2(timeout),
        .I3(s_axi_aresetn),
        .I4(s_axi_bready),
        .I5(s_axi_bvalid),
        .O(\timeout_timer_count[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \timeout_timer_count[12]_i_2 
       (.I0(\timeout_timer_count[12]_i_4_n_0 ),
        .I1(timeout_enable),
        .I2(\timeout_timer_count[12]_i_5_n_0 ),
        .O(\timeout_timer_count[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timeout_timer_count[12]_i_3 
       (.I0(timeout_timer_count0[12]),
        .I1(\timeout_timer_count[12]_i_5_n_0 ),
        .O(p_2_in[12]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \timeout_timer_count[12]_i_4 
       (.I0(\timeout_timer_count[12]_i_6_n_0 ),
        .I1(\timeout_timer_count_reg_n_0_[1] ),
        .I2(\timeout_timer_count_reg_n_0_[0] ),
        .I3(\timeout_timer_count_reg_n_0_[3] ),
        .I4(\timeout_timer_count_reg_n_0_[2] ),
        .I5(\timeout_timer_count[12]_i_7_n_0 ),
        .O(\timeout_timer_count[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \timeout_timer_count[12]_i_5 
       (.I0(timeout_enable),
        .I1(load_timeout_timer0),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(s_axi_wready),
        .I5(s_axi_wvalid),
        .O(\timeout_timer_count[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \timeout_timer_count[12]_i_6 
       (.I0(\timeout_timer_count_reg_n_0_[5] ),
        .I1(\timeout_timer_count_reg_n_0_[4] ),
        .I2(\timeout_timer_count_reg_n_0_[7] ),
        .I3(\timeout_timer_count_reg_n_0_[6] ),
        .O(\timeout_timer_count[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \timeout_timer_count[12]_i_7 
       (.I0(\timeout_timer_count_reg_n_0_[11] ),
        .I1(\timeout_timer_count_reg_n_0_[8] ),
        .I2(\timeout_timer_count_reg_n_0_[9] ),
        .I3(timeout),
        .I4(\timeout_timer_count_reg_n_0_[10] ),
        .O(\timeout_timer_count[12]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \timeout_timer_count[12]_i_8 
       (.I0(s_axi_arvalid),
        .I1(s_axi_arready),
        .O(load_timeout_timer0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \timeout_timer_count[1]_i_1 
       (.I0(timeout_timer_count0[1]),
        .I1(\timeout_value_reg[11]_0 [1]),
        .I2(\timeout_timer_count[12]_i_5_n_0 ),
        .O(p_2_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \timeout_timer_count[2]_i_1 
       (.I0(timeout_timer_count0[2]),
        .I1(\timeout_value_reg[11]_0 [2]),
        .I2(\timeout_timer_count[12]_i_5_n_0 ),
        .O(p_2_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \timeout_timer_count[3]_i_1 
       (.I0(timeout_timer_count0[3]),
        .I1(\timeout_value_reg[11]_0 [3]),
        .I2(\timeout_timer_count[12]_i_5_n_0 ),
        .O(p_2_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \timeout_timer_count[4]_i_1 
       (.I0(timeout_timer_count0[4]),
        .I1(\timeout_value_reg[11]_0 [4]),
        .I2(\timeout_timer_count[12]_i_5_n_0 ),
        .O(p_2_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \timeout_timer_count[5]_i_1 
       (.I0(timeout_timer_count0[5]),
        .I1(\timeout_value_reg[11]_0 [5]),
        .I2(\timeout_timer_count[12]_i_5_n_0 ),
        .O(p_2_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \timeout_timer_count[6]_i_1 
       (.I0(timeout_timer_count0[6]),
        .I1(\timeout_value_reg[11]_0 [6]),
        .I2(\timeout_timer_count[12]_i_5_n_0 ),
        .O(p_2_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \timeout_timer_count[7]_i_1 
       (.I0(timeout_timer_count0[7]),
        .I1(\timeout_value_reg[11]_0 [7]),
        .I2(\timeout_timer_count[12]_i_5_n_0 ),
        .O(p_2_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \timeout_timer_count[8]_i_1 
       (.I0(\timeout_value_reg[11]_0 [8]),
        .I1(\timeout_timer_count[12]_i_5_n_0 ),
        .I2(timeout_timer_count0[8]),
        .O(p_2_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \timeout_timer_count[9]_i_1 
       (.I0(timeout_timer_count0[9]),
        .I1(\timeout_value_reg[11]_0 [9]),
        .I2(\timeout_timer_count[12]_i_5_n_0 ),
        .O(p_2_in[9]));
  FDRE \timeout_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\timeout_timer_count[12]_i_2_n_0 ),
        .D(p_2_in[0]),
        .Q(\timeout_timer_count_reg_n_0_[0] ),
        .R(\timeout_timer_count[12]_i_1_n_0 ));
  FDRE \timeout_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\timeout_timer_count[12]_i_2_n_0 ),
        .D(p_2_in[10]),
        .Q(\timeout_timer_count_reg_n_0_[10] ),
        .R(\timeout_timer_count[12]_i_1_n_0 ));
  FDRE \timeout_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\timeout_timer_count[12]_i_2_n_0 ),
        .D(p_2_in[11]),
        .Q(\timeout_timer_count_reg_n_0_[11] ),
        .R(\timeout_timer_count[12]_i_1_n_0 ));
  FDRE \timeout_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\timeout_timer_count[12]_i_2_n_0 ),
        .D(p_2_in[12]),
        .Q(timeout),
        .R(\timeout_timer_count[12]_i_1_n_0 ));
  FDRE \timeout_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\timeout_timer_count[12]_i_2_n_0 ),
        .D(p_2_in[1]),
        .Q(\timeout_timer_count_reg_n_0_[1] ),
        .R(\timeout_timer_count[12]_i_1_n_0 ));
  FDRE \timeout_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\timeout_timer_count[12]_i_2_n_0 ),
        .D(p_2_in[2]),
        .Q(\timeout_timer_count_reg_n_0_[2] ),
        .R(\timeout_timer_count[12]_i_1_n_0 ));
  FDRE \timeout_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\timeout_timer_count[12]_i_2_n_0 ),
        .D(p_2_in[3]),
        .Q(\timeout_timer_count_reg_n_0_[3] ),
        .R(\timeout_timer_count[12]_i_1_n_0 ));
  FDRE \timeout_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\timeout_timer_count[12]_i_2_n_0 ),
        .D(p_2_in[4]),
        .Q(\timeout_timer_count_reg_n_0_[4] ),
        .R(\timeout_timer_count[12]_i_1_n_0 ));
  FDRE \timeout_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\timeout_timer_count[12]_i_2_n_0 ),
        .D(p_2_in[5]),
        .Q(\timeout_timer_count_reg_n_0_[5] ),
        .R(\timeout_timer_count[12]_i_1_n_0 ));
  FDRE \timeout_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\timeout_timer_count[12]_i_2_n_0 ),
        .D(p_2_in[6]),
        .Q(\timeout_timer_count_reg_n_0_[6] ),
        .R(\timeout_timer_count[12]_i_1_n_0 ));
  FDRE \timeout_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\timeout_timer_count[12]_i_2_n_0 ),
        .D(p_2_in[7]),
        .Q(\timeout_timer_count_reg_n_0_[7] ),
        .R(\timeout_timer_count[12]_i_1_n_0 ));
  FDRE \timeout_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\timeout_timer_count[12]_i_2_n_0 ),
        .D(p_2_in[8]),
        .Q(\timeout_timer_count_reg_n_0_[8] ),
        .R(\timeout_timer_count[12]_i_1_n_0 ));
  FDRE \timeout_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\timeout_timer_count[12]_i_2_n_0 ),
        .D(p_2_in[9]),
        .Q(\timeout_timer_count_reg_n_0_[9] ),
        .R(\timeout_timer_count[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \timeout_value[11]_i_1 
       (.I0(s_axi_wvalid),
        .I1(phy1_axi_map_wready),
        .I2(\axi_rdata[26]_i_3_n_0 ),
        .I3(qpll1_pd_0_reg[0]),
        .I4(qpll1_pd_0_reg[1]),
        .I5(\timeout_value[11]_i_2_n_0 ),
        .O(\timeout_value_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \timeout_value[11]_i_2 
       (.I0(qpll1_pd_0_reg[3]),
        .I1(qpll1_pd_0_reg[2]),
        .O(\timeout_value[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000020)) 
    tx_sys_reset_axi_i_1
       (.I0(s_axi_wdata[0]),
        .I1(tx_sys_reset_axi_reg),
        .I2(\rxpllclksel[1]_i_2_n_0 ),
        .I3(\cmm_interface_sel[7]_i_2_n_0 ),
        .I4(qpll1_pd_0_reg[4]),
        .I5(tx_sys_reset_axi),
        .O(tx_sys_reset_axi_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \txdiffctrl_0[3]_i_1 
       (.I0(\gt_interface_sel_reg[1]_0 ),
        .I1(slv_rden_r_reg_0),
        .I2(\gt_interface_sel_reg[6] ),
        .I3(qpll1_pd_0_reg[1]),
        .I4(qpll1_pd_0_reg[0]),
        .I5(qpll0_pd_0_reg),
        .O(\txdiffctrl_0_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \txdiffctrl_1[3]_i_2 
       (.I0(qpll1_pd_0_reg[1]),
        .I1(\gt_interface_sel_reg[7]_0 [0]),
        .I2(qpll0_pd_0_reg),
        .I3(\txdiffctrl_7_reg[3] ),
        .I4(\gt_interface_sel_reg[7]_0 [2]),
        .I5(\gt_interface_sel_reg[7]_0 [1]),
        .O(cpll_pd_1_reg));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \txdiffctrl_5[3]_i_1 
       (.I0(\gt_interface_sel_reg[1]_1 ),
        .I1(\txdiffctrl_5[3]_i_3_n_0 ),
        .I2(qpll1_pd_0_reg[0]),
        .I3(qpll1_pd_0_reg[2]),
        .I4(\gt_interface_sel_reg[6] ),
        .I5(slv_rden_r_reg_0),
        .O(\txdiffctrl_5_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \txdiffctrl_5[3]_i_3 
       (.I0(qpll1_pd_0_reg[1]),
        .I1(\gt_interface_sel_reg[7]_0 [2]),
        .O(\txdiffctrl_5[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \txdiffctrl_6[3]_i_1 
       (.I0(\gt_interface_sel_reg[1] ),
        .I1(qpll1_pd_0_reg[3]),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[0]),
        .I4(qpll1_pd_0_reg[1]),
        .I5(slv_rden_r_reg_0),
        .O(\txdiffctrl_6_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \txdiffctrl_7[3]_i_2 
       (.I0(qpll1_pd_0_reg[3]),
        .I1(qpll1_pd_0_reg[2]),
        .I2(\gt_interface_sel_reg[7]_0 [0]),
        .I3(qpll1_pd_0_reg[1]),
        .O(\txdiffctrl_7_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    txinihibit_0_i_2
       (.I0(qpll1_pd_0_reg[3]),
        .I1(qpll1_pd_0_reg[2]),
        .I2(qpll1_pd_0_reg[0]),
        .I3(qpll1_pd_0_reg[1]),
        .I4(slv_rden_r_2),
        .I5(slv_wren_clk2),
        .O(txinihibit_0_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    txinihibit_1_i_2
       (.I0(\gt_interface_sel_reg[6] ),
        .I1(slv_rden_r_reg_0),
        .I2(qpll1_pd_0_reg[1]),
        .I3(qpll1_pd_0_reg[0]),
        .I4(qpll1_pd_0_reg[2]),
        .I5(\gt_interface_sel_reg[7]_0 [2]),
        .O(txinihibit_2_reg));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    txinihibit_2_i_1
       (.I0(\slv_wdata_r_internal_reg[0]_1 ),
        .I1(\gt_interface_sel_reg[7]_0 [1]),
        .I2(qpll1_pd_0_reg[3]),
        .I3(txinihibit_2_i_2_n_0),
        .I4(txinihibit_2_reg),
        .I5(gt2_txinhibit_in),
        .O(txinihibit_2_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h1)) 
    txinihibit_2_i_2
       (.I0(qpll1_pd_0_reg[4]),
        .I1(\gt_interface_sel_reg[7]_0 [0]),
        .O(txinihibit_2_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    txinihibit_3_i_3
       (.I0(qpll1_pd_0_reg[0]),
        .I1(qpll1_pd_0_reg[1]),
        .O(txinihibit_6_reg));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'hE)) 
    txinihibit_4_i_3
       (.I0(qpll1_pd_0_reg[2]),
        .I1(qpll1_pd_0_reg[4]),
        .O(txinihibit_4_reg));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h7)) 
    txinihibit_4_i_4
       (.I0(qpll1_pd_0_reg[0]),
        .I1(\gt_interface_sel_reg[7]_0 [2]),
        .O(txinihibit_4_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h01)) 
    txinihibit_5_i_2
       (.I0(qpll1_pd_0_reg[3]),
        .I1(qpll1_pd_0_reg[2]),
        .I2(\gt_interface_sel_reg[6] ),
        .O(txinihibit_5_reg));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'hE)) 
    txinihibit_5_i_4
       (.I0(qpll1_pd_0_reg[4]),
        .I1(\gt_interface_sel_reg[7]_0 [1]),
        .O(txinihibit_5_reg_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \txpllclksel[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(\txpllclksel_reg[1] ),
        .I2(chan_async_axi_map_wready),
        .I3(s_axi_wvalid),
        .I4(\txpllclksel_reg[0]_0 ),
        .O(\txpllclksel_reg[0] ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \txpllclksel[1]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(\txpllclksel_reg[1] ),
        .I2(chan_async_axi_map_wready),
        .I3(s_axi_wvalid),
        .I4(\txpllclksel_reg[1]_1 ),
        .O(\txpllclksel_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \txpllclksel[1]_i_2 
       (.I0(\gt_interface_sel_reg[6] ),
        .I1(qpll1_pd_0_reg[0]),
        .I2(qpll1_pd_0_reg[3]),
        .I3(qpll1_pd_0_reg[4]),
        .I4(qpll1_pd_0_reg[1]),
        .I5(qpll1_pd_0_reg[2]),
        .O(\txpllclksel_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    txpolarity_0_i_1
       (.I0(\slv_wdata_r_internal_reg[0]_1 ),
        .I1(\gt_interface_sel_reg[1]_2 ),
        .I2(qpll1_pd_0_reg[0]),
        .I3(qpll1_pd_0_reg[1]),
        .I4(\timeout_value[11]_i_2_n_0 ),
        .I5(gt0_txpolarity_in),
        .O(txpolarity_0_reg));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    txpolarity_3_i_3
       (.I0(qpll1_pd_0_reg[4]),
        .I1(qpll1_pd_0_reg[0]),
        .I2(qpll1_pd_0_reg[3]),
        .I3(\gt_interface_sel_reg[7]_0 [1]),
        .O(txpolarity_3_reg));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    txpolarity_4_i_3
       (.I0(qpll1_pd_0_reg[4]),
        .I1(qpll1_pd_0_reg[1]),
        .I2(\gt_interface_sel_reg[7]_0 [1]),
        .I3(\gt_interface_sel_reg[7]_0 [0]),
        .O(txpolarity_4_reg));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    txpolarity_7_i_2
       (.I0(qpll1_pd_0_reg[1]),
        .I1(qpll1_pd_0_reg[0]),
        .I2(qpll1_pd_0_reg[4]),
        .I3(qpll1_pd_0_reg[3]),
        .O(txpolarity_7_reg));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \txpostcursor_0[4]_i_1 
       (.I0(\gt_interface_sel_reg[6] ),
        .I1(chan_async_axi_map_wready_reg_0),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[3]),
        .I4(qpll1_pd_0_reg[0]),
        .I5(qpll1_pd_0_reg[1]),
        .O(\txpostcursor_0_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \txpostcursor_1[4]_i_1 
       (.I0(\rxpllclksel[1]_i_2_n_0 ),
        .I1(qpll1_pd_0_reg[2]),
        .I2(qpll1_pd_0_reg[0]),
        .I3(\gt_interface_sel_reg[7]_0 [0]),
        .I4(qpll1_pd_0_reg[3]),
        .I5(\txpostcursor_1_reg[4] ),
        .O(\txpostcursor_1_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \txpostcursor_1[4]_i_2 
       (.I0(qpll1_pd_0_reg[4]),
        .I1(qpll1_pd_0_reg[1]),
        .I2(\gt_interface_sel_reg[7]_0 [1]),
        .I3(\gt_interface_sel_reg[7]_0 [2]),
        .O(\txpostcursor_1_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \txpostcursor_2[4]_i_2 
       (.I0(qpll1_pd_0_reg[3]),
        .I1(qpll1_pd_0_reg[2]),
        .I2(qpll1_pd_0_reg[0]),
        .O(\txpostcursor_2_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \txpostcursor_3[4]_i_2 
       (.I0(qpll1_pd_0_reg[3]),
        .I1(qpll1_pd_0_reg[2]),
        .I2(s_axi_wvalid),
        .I3(chan_async_axi_map_wready),
        .I4(qpll1_pd_0_reg[0]),
        .I5(qpll1_pd_0_reg[1]),
        .O(\txpostcursor_3_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \txpostcursor_4[4]_i_1 
       (.I0(\timeout_value[11]_i_2_n_0 ),
        .I1(cpll_pd_6_reg_0),
        .I2(\gt_interface_sel_reg[2] ),
        .I3(\txpostcursor_4_reg[4] ),
        .I4(\gt_interface_sel_reg[7]_0 [1]),
        .I5(\gt_interface_sel_reg[7]_0 [0]),
        .O(\txpostcursor_4_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \txpostcursor_5[4]_i_1 
       (.I0(\gt_interface_sel_reg[7]_0 [1]),
        .I1(qpll1_pd_0_reg[3]),
        .I2(\txpostcursor_5[4]_i_2_n_0 ),
        .O(\txpostcursor_5_reg[4] ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \txpostcursor_5[4]_i_2 
       (.I0(qpll1_pd_0_reg[2]),
        .I1(\slv_addr_reg[2]_1 ),
        .I2(\txpostcursor_4_reg[4] ),
        .I3(cpll_pd_6_reg_0),
        .I4(\gt_interface_sel_reg[7]_0 [0]),
        .I5(\gt_interface_sel_reg[7]_0 [2]),
        .O(\txpostcursor_5[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \txpostcursor_6[4]_i_1 
       (.I0(qpll1_pd_0_reg[1]),
        .I1(qpll1_pd_0_reg[0]),
        .I2(cpll_pd_6_reg_0),
        .I3(qpll1_pd_0_reg[2]),
        .I4(qpll1_pd_0_reg[3]),
        .I5(\gt_interface_sel_reg[1] ),
        .O(\txpostcursor_6_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \txpostcursor_7[4]_i_1 
       (.I0(qpll1_pd_0_reg[3]),
        .I1(\gt_interface_sel_reg[7]_0 [1]),
        .I2(\txpostcursor_5[4]_i_2_n_0 ),
        .O(\txpostcursor_7_reg[4] ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \txprecursor_0[4]_i_1 
       (.I0(chan_async_axi_map_wready_reg_0),
        .I1(\gt_interface_sel_reg[6] ),
        .I2(qpll1_pd_0_reg[2]),
        .I3(qpll1_pd_0_reg[3]),
        .I4(qpll1_pd_0_reg[0]),
        .I5(qpll1_pd_0_reg[1]),
        .O(\txprecursor_0_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \txprecursor_1[4]_i_2 
       (.I0(qpll1_pd_0_reg[3]),
        .I1(qpll1_pd_0_reg[1]),
        .I2(chan_async_axi_map_wready),
        .I3(s_axi_wvalid),
        .O(\txprecursor_1_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \txprecursor_1[4]_i_3 
       (.I0(qpll1_pd_0_reg[2]),
        .I1(\gt_interface_sel_reg[7]_0 [0]),
        .O(txpolarity_1_reg));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \txprecursor_1[4]_i_4 
       (.I0(qpll1_pd_0_reg[0]),
        .I1(qpll1_pd_0_reg[4]),
        .O(\txdiffctrl_7_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \txprecursor_2[4]_i_2 
       (.I0(qpll1_pd_0_reg[2]),
        .I1(\gt_interface_sel_reg[7]_0 [1]),
        .O(\txprecursor_2_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \txprecursor_3[4]_i_1 
       (.I0(\txprecursor_5_reg[4]_0 ),
        .I1(\gt_interface_sel_reg[7]_0 [1]),
        .I2(\gt_interface_sel_reg[7]_0 [0]),
        .I3(\txprecursor_3[4]_i_3_n_0 ),
        .I4(qpll1_pd_0_reg[4]),
        .I5(\gt_interface_sel_reg[7]_0 [2]),
        .O(\txprecursor_3_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \txprecursor_3[4]_i_2 
       (.I0(qpll1_pd_0_reg[3]),
        .I1(qpll1_pd_0_reg[0]),
        .I2(\gt_interface_sel_reg[6] ),
        .O(\txprecursor_5_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \txprecursor_3[4]_i_3 
       (.I0(qpll1_pd_0_reg[2]),
        .I1(qpll1_pd_0_reg[1]),
        .I2(chan_async_axi_map_wready),
        .I3(s_axi_wvalid),
        .O(\txprecursor_3[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \txprecursor_4[4]_i_3 
       (.I0(qpll1_pd_0_reg[1]),
        .I1(qpll1_pd_0_reg[3]),
        .O(\txprecursor_4_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \txprecursor_5[4]_i_1 
       (.I0(\txprecursor_5_reg[4]_0 ),
        .I1(\txprecursor_3[4]_i_3_n_0 ),
        .I2(\gt_interface_sel_reg[7]_0 [2]),
        .I3(\gt_interface_sel_reg[7]_0 [0]),
        .I4(qpll1_pd_0_reg[4]),
        .I5(\gt_interface_sel_reg[7]_0 [1]),
        .O(\txprecursor_5_reg[4] ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \txprecursor_6[4]_i_1 
       (.I0(qpll1_pd_0_reg[4]),
        .I1(\gt_interface_sel_reg[7]_0 [0]),
        .I2(\rxpllclksel[1]_i_2_n_0 ),
        .I3(\txprecursor_6_reg[4]_0 ),
        .I4(qpll1_pd_0_reg[1]),
        .I5(\gt_interface_sel_reg[7]_0 [2]),
        .O(\txprecursor_6_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \txprecursor_6[4]_i_2 
       (.I0(\gt_interface_sel_reg[7]_0 [1]),
        .I1(qpll1_pd_0_reg[2]),
        .I2(qpll1_pd_0_reg[3]),
        .I3(qpll1_pd_0_reg[0]),
        .O(\txprecursor_6_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \txprecursor_7[4]_i_1 
       (.I0(\gt_interface_sel_reg[6] ),
        .I1(\txprecursor_7[4]_i_2_n_0 ),
        .I2(qpll1_pd_0_reg[4]),
        .I3(qpll1_pd_0_reg[0]),
        .I4(qpll1_pd_0_reg[3]),
        .I5(\gt_interface_sel_reg[7]_0 [1]),
        .O(\txprecursor_7_reg[0] ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \txprecursor_7[4]_i_2 
       (.I0(s_axi_wvalid),
        .I1(chan_async_axi_map_wready),
        .I2(qpll1_pd_0_reg[1]),
        .I3(qpll1_pd_0_reg[2]),
        .I4(\gt_interface_sel_reg[7]_0 [2]),
        .I5(\gt_interface_sel_reg[7]_0 [0]),
        .O(\txprecursor_7[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF1F1000100000000)) 
    valid_waddr_i_1
       (.I0(timeout),
        .I1(\axi_bresp[1]_i_4_n_0 ),
        .I2(valid_waddr_i_2_n_0),
        .I3(valid_waddr_i_3_n_0),
        .I4(valid_waddr_reg_n_0),
        .I5(s_axi_aresetn),
        .O(valid_waddr_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h54)) 
    valid_waddr_i_2
       (.I0(timeout),
        .I1(s_axi_arvalid),
        .I2(read_in_progress),
        .O(valid_waddr_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'hB)) 
    valid_waddr_i_3
       (.I0(s_axi_awready),
        .I1(s_axi_awvalid),
        .O(valid_waddr_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    valid_waddr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(valid_waddr_i_1_n_0),
        .Q(valid_waddr_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    wait_for_drp_i_1
       (.I0(s_axi_wdata[0]),
        .I1(cmn_axi_map_wready),
        .I2(s_axi_wvalid),
        .I3(wait_for_drp_i_2_n_0),
        .I4(wait_for_drp),
        .O(wait_for_drp_reg));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    wait_for_drp_i_1__0
       (.I0(s_axi_wdata[0]),
        .I1(gt_axi_map_wready),
        .I2(s_axi_wvalid),
        .I3(wait_for_drp_i_2_n_0),
        .I4(wait_for_drp_3),
        .O(wait_for_drp_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    wait_for_drp_i_2
       (.I0(qpll1_pd_0_reg[0]),
        .I1(qpll1_pd_0_reg[1]),
        .I2(qpll1_pd_0_reg[3]),
        .I3(qpll1_pd_0_reg[2]),
        .I4(qpll1_pd_0_reg[4]),
        .I5(slv_addr),
        .O(wait_for_drp_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    wr_req_reg_i_1
       (.I0(s_axi_wvalid),
        .I1(cmn_axi_map_wready),
        .O(cmn_slv_wren));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    wr_req_reg_i_1__0
       (.I0(s_axi_wvalid),
        .I1(gt_axi_map_wready),
        .O(gt_slv_wren));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    write_in_progress_i_1
       (.I0(s_axi_awready),
        .I1(s_axi_awvalid),
        .I2(s_axi_wready),
        .I3(s_axi_wvalid),
        .I4(write_in_progress),
        .I5(write_in_progress_i_2_n_0),
        .O(write_in_progress_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hFF8F)) 
    write_in_progress_i_2
       (.I0(s_axi_bvalid),
        .I1(s_axi_bready),
        .I2(s_axi_aresetn),
        .I3(timeout),
        .O(write_in_progress_i_2_n_0));
  FDRE write_in_progress_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_in_progress_i_1_n_0),
        .Q(write_in_progress),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_hshk_pls_gen
   (slv_wren_done_pulse,
    clk2_ready_reg_0,
    chan_tx_slv_rden_reg,
    E,
    txinihibit_7_reg,
    txpolarity_1_reg,
    txpolarity_2_reg,
    txinihibit_3_reg,
    txpolarity_3_reg,
    txpolarity_4_reg,
    txinihibit_5_reg,
    txpolarity_5_reg,
    txinihibit_6_reg,
    txpolarity_6_reg,
    txinihibit_7_reg_0,
    txpolarity_7_reg,
    slv_access_valid_hold_reg,
    \tx_pd_0_reg[1] ,
    \tx_pd_0_reg[0] ,
    \tx_pd_1_reg[1] ,
    \tx_pd_1_reg[0] ,
    \tx_pd_2_reg[1] ,
    \tx_pd_2_reg[0] ,
    \tx_pd_3_reg[1] ,
    \tx_pd_3_reg[0] ,
    \tx_pd_4_reg[1] ,
    \tx_pd_4_reg[0] ,
    \tx_pd_5_reg[1] ,
    \tx_pd_5_reg[0] ,
    \tx_pd_6_reg[1] ,
    \tx_pd_6_reg[0] ,
    \tx_pd_7_reg[1] ,
    \tx_pd_7_reg[0] ,
    p_0_in,
    s_axi_aclk,
    data_sync_reg_gsr,
    tx_core_clk,
    slv_rden_r_reg,
    Q,
    chan_async_slv_rden,
    \slv_addr_reg[3] ,
    \gt_interface_sel_reg[6] ,
    \gt_interface_sel_reg[2] ,
    \slv_addr_reg[4] ,
    \slv_wdata_r_internal_reg[1] ,
    \slv_addr_reg[5] ,
    \slv_addr_reg[4]_0 ,
    \slv_addr_reg[6] ,
    gt1_txpolarity_in,
    \gt_interface_sel_reg[1] ,
    \gt_interface_sel_reg[2]_0 ,
    gt2_txpolarity_in,
    \slv_addr_reg[6]_0 ,
    \slv_addr_reg[2] ,
    \slv_addr_reg[4]_1 ,
    gt3_txinhibit_in,
    \slv_addr_reg[6]_1 ,
    gt3_txpolarity_in,
    \slv_addr_reg[6]_2 ,
    gt4_txpolarity_in,
    \slv_addr_reg[5]_0 ,
    \gt_interface_sel_reg[0] ,
    \slv_addr_reg[6]_3 ,
    gt5_txinhibit_in,
    \slv_addr_reg[2]_0 ,
    \gt_interface_sel_reg[1]_0 ,
    gt5_txpolarity_in,
    \gt_interface_sel_reg[1]_1 ,
    gt6_txinhibit_in,
    \gt_interface_sel_reg[0]_0 ,
    gt6_txpolarity_in,
    \gt_interface_sel_reg[1]_2 ,
    \slv_addr_reg[5]_1 ,
    gt7_txinhibit_in,
    \slv_addr_reg[3]_0 ,
    gt7_txpolarity_in,
    s_axi_wvalid,
    chan_tx_axi_map_wready,
    chan_tx_slv_rden,
    data_in,
    \slv_addr_reg[4]_2 ,
    gt0_txpd_in,
    \gt_interface_sel_reg[0]_1 ,
    gt1_txpd_in,
    \slv_addr_reg[2]_1 ,
    gt2_txpd_in,
    \gt_interface_sel_reg[2]_1 ,
    gt3_txpd_in,
    \gt_interface_sel_reg[2]_2 ,
    gt4_txpd_in,
    \slv_addr_reg[3]_1 ,
    gt5_txpd_in,
    \slv_addr_reg[3]_2 ,
    gt6_txpd_in,
    \gt_interface_sel_reg[2]_3 ,
    gt7_txpd_in);
  output slv_wren_done_pulse;
  output clk2_ready_reg_0;
  output chan_tx_slv_rden_reg;
  output [0:0]E;
  output txinihibit_7_reg;
  output txpolarity_1_reg;
  output txpolarity_2_reg;
  output txinihibit_3_reg;
  output txpolarity_3_reg;
  output txpolarity_4_reg;
  output txinihibit_5_reg;
  output txpolarity_5_reg;
  output txinihibit_6_reg;
  output txpolarity_6_reg;
  output txinihibit_7_reg_0;
  output txpolarity_7_reg;
  output slv_access_valid_hold_reg;
  output \tx_pd_0_reg[1] ;
  output \tx_pd_0_reg[0] ;
  output \tx_pd_1_reg[1] ;
  output \tx_pd_1_reg[0] ;
  output \tx_pd_2_reg[1] ;
  output \tx_pd_2_reg[0] ;
  output \tx_pd_3_reg[1] ;
  output \tx_pd_3_reg[0] ;
  output \tx_pd_4_reg[1] ;
  output \tx_pd_4_reg[0] ;
  output \tx_pd_5_reg[1] ;
  output \tx_pd_5_reg[0] ;
  output \tx_pd_6_reg[1] ;
  output \tx_pd_6_reg[0] ;
  output \tx_pd_7_reg[1] ;
  output \tx_pd_7_reg[0] ;
  input p_0_in;
  input s_axi_aclk;
  input [0:0]data_sync_reg_gsr;
  input tx_core_clk;
  input slv_rden_r_reg;
  input [0:0]Q;
  input chan_async_slv_rden;
  input \slv_addr_reg[3] ;
  input \gt_interface_sel_reg[6] ;
  input [2:0]\gt_interface_sel_reg[2] ;
  input [1:0]\slv_addr_reg[4] ;
  input [1:0]\slv_wdata_r_internal_reg[1] ;
  input \slv_addr_reg[5] ;
  input \slv_addr_reg[4]_0 ;
  input \slv_addr_reg[6] ;
  input gt1_txpolarity_in;
  input \gt_interface_sel_reg[1] ;
  input \gt_interface_sel_reg[2]_0 ;
  input gt2_txpolarity_in;
  input \slv_addr_reg[6]_0 ;
  input \slv_addr_reg[2] ;
  input \slv_addr_reg[4]_1 ;
  input gt3_txinhibit_in;
  input \slv_addr_reg[6]_1 ;
  input gt3_txpolarity_in;
  input \slv_addr_reg[6]_2 ;
  input gt4_txpolarity_in;
  input \slv_addr_reg[5]_0 ;
  input \gt_interface_sel_reg[0] ;
  input \slv_addr_reg[6]_3 ;
  input gt5_txinhibit_in;
  input \slv_addr_reg[2]_0 ;
  input \gt_interface_sel_reg[1]_0 ;
  input gt5_txpolarity_in;
  input \gt_interface_sel_reg[1]_1 ;
  input gt6_txinhibit_in;
  input \gt_interface_sel_reg[0]_0 ;
  input gt6_txpolarity_in;
  input \gt_interface_sel_reg[1]_2 ;
  input \slv_addr_reg[5]_1 ;
  input gt7_txinhibit_in;
  input \slv_addr_reg[3]_0 ;
  input gt7_txpolarity_in;
  input s_axi_wvalid;
  input chan_tx_axi_map_wready;
  input chan_tx_slv_rden;
  input data_in;
  input \slv_addr_reg[4]_2 ;
  input [1:0]gt0_txpd_in;
  input \gt_interface_sel_reg[0]_1 ;
  input [1:0]gt1_txpd_in;
  input \slv_addr_reg[2]_1 ;
  input [1:0]gt2_txpd_in;
  input \gt_interface_sel_reg[2]_1 ;
  input [1:0]gt3_txpd_in;
  input \gt_interface_sel_reg[2]_2 ;
  input [1:0]gt4_txpd_in;
  input \slv_addr_reg[3]_1 ;
  input [1:0]gt5_txpd_in;
  input \slv_addr_reg[3]_2 ;
  input [1:0]gt6_txpd_in;
  input \gt_interface_sel_reg[2]_3 ;
  input [1:0]gt7_txpd_in;

  wire [0:0]E;
  wire [0:0]Q;
  wire axi_2_drp_valid_i_n_1;
  wire axi_2_drp_valid_i_n_2;
  wire chan_async_slv_rden;
  wire chan_tx_axi_map_wready;
  wire chan_tx_slv_rden;
  wire chan_tx_slv_rden_reg;
  wire clk1_ready_pulse0;
  wire clk1_ready_sync_r;
  wire clk2_ready;
  wire clk2_ready_reg_0;
  wire clk2_valid_pulse0;
  wire clk2_valid_sync_r;
  wire data_in;
  wire [0:0]data_sync_reg_gsr;
  wire [1:0]gt0_txpd_in;
  wire [1:0]gt1_txpd_in;
  wire gt1_txpolarity_in;
  wire [1:0]gt2_txpd_in;
  wire gt2_txpolarity_in;
  wire gt3_txinhibit_in;
  wire [1:0]gt3_txpd_in;
  wire gt3_txpolarity_in;
  wire [1:0]gt4_txpd_in;
  wire gt4_txpolarity_in;
  wire gt5_txinhibit_in;
  wire [1:0]gt5_txpd_in;
  wire gt5_txpolarity_in;
  wire gt6_txinhibit_in;
  wire [1:0]gt6_txpd_in;
  wire gt6_txpolarity_in;
  wire gt7_txinhibit_in;
  wire [1:0]gt7_txpd_in;
  wire gt7_txpolarity_in;
  wire \gt_interface_sel_reg[0] ;
  wire \gt_interface_sel_reg[0]_0 ;
  wire \gt_interface_sel_reg[0]_1 ;
  wire \gt_interface_sel_reg[1] ;
  wire \gt_interface_sel_reg[1]_0 ;
  wire \gt_interface_sel_reg[1]_1 ;
  wire \gt_interface_sel_reg[1]_2 ;
  wire [2:0]\gt_interface_sel_reg[2] ;
  wire \gt_interface_sel_reg[2]_0 ;
  wire \gt_interface_sel_reg[2]_1 ;
  wire \gt_interface_sel_reg[2]_2 ;
  wire \gt_interface_sel_reg[2]_3 ;
  wire \gt_interface_sel_reg[6] ;
  wire p_0_in;
  wire s_axi_aclk;
  wire s_axi_wvalid;
  wire slv_access_valid_hold_reg;
  wire \slv_addr_reg[2] ;
  wire \slv_addr_reg[2]_0 ;
  wire \slv_addr_reg[2]_1 ;
  wire \slv_addr_reg[3] ;
  wire \slv_addr_reg[3]_0 ;
  wire \slv_addr_reg[3]_1 ;
  wire \slv_addr_reg[3]_2 ;
  wire [1:0]\slv_addr_reg[4] ;
  wire \slv_addr_reg[4]_0 ;
  wire \slv_addr_reg[4]_1 ;
  wire \slv_addr_reg[4]_2 ;
  wire \slv_addr_reg[5] ;
  wire \slv_addr_reg[5]_0 ;
  wire \slv_addr_reg[5]_1 ;
  wire \slv_addr_reg[6] ;
  wire \slv_addr_reg[6]_0 ;
  wire \slv_addr_reg[6]_1 ;
  wire \slv_addr_reg[6]_2 ;
  wire \slv_addr_reg[6]_3 ;
  wire slv_rden_r_reg;
  wire [1:0]\slv_wdata_r_internal_reg[1] ;
  wire slv_wren_clear;
  wire slv_wren_done_pulse;
  wire tx_core_clk;
  wire \tx_pd_0_reg[0] ;
  wire \tx_pd_0_reg[1] ;
  wire \tx_pd_1_reg[0] ;
  wire \tx_pd_1_reg[1] ;
  wire \tx_pd_2_reg[0] ;
  wire \tx_pd_2_reg[1] ;
  wire \tx_pd_3_reg[0] ;
  wire \tx_pd_3_reg[1] ;
  wire \tx_pd_4_reg[0] ;
  wire \tx_pd_4_reg[1] ;
  wire \tx_pd_5_reg[0] ;
  wire \tx_pd_5_reg[1] ;
  wire \tx_pd_6_reg[0] ;
  wire \tx_pd_6_reg[1] ;
  wire \tx_pd_7_reg[0] ;
  wire \tx_pd_7_reg[1] ;
  wire txinihibit_3_reg;
  wire txinihibit_5_reg;
  wire txinihibit_6_reg;
  wire txinihibit_7_reg;
  wire txinihibit_7_reg_0;
  wire txpolarity_1_reg;
  wire txpolarity_2_reg;
  wire txpolarity_3_i_2_n_0;
  wire txpolarity_3_reg;
  wire txpolarity_4_i_2_n_0;
  wire txpolarity_4_reg;
  wire txpolarity_5_reg;
  wire txpolarity_6_reg;
  wire txpolarity_7_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_sync__xdcDup__7 axi_2_drp_valid_i
       (.clk2_ready_reg(axi_2_drp_valid_i_n_2),
        .clk2_valid_pulse0(clk2_valid_pulse0),
        .clk2_valid_pulse_reg(clk2_ready_reg_0),
        .clk2_valid_sync_r(clk2_valid_sync_r),
        .data_in(clk2_ready),
        .data_out(axi_2_drp_valid_i_n_1),
        .slv_access_valid_hold_reg(data_in),
        .tx_core_clk(tx_core_clk));
  LUT4 #(
    .INIT(16'h8F80)) 
    \axi_rresp[1]_i_6 
       (.I0(slv_rden_r_reg),
        .I1(slv_wren_done_pulse),
        .I2(Q),
        .I3(chan_async_slv_rden),
        .O(chan_tx_slv_rden_reg));
  FDRE clk1_ready_pulse_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clk1_ready_pulse0),
        .Q(slv_wren_done_pulse),
        .R(p_0_in));
  FDRE clk1_ready_sync_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(slv_wren_clear),
        .Q(clk1_ready_sync_r),
        .R(p_0_in));
  FDRE clk2_ready_reg
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(axi_2_drp_valid_i_n_2),
        .Q(clk2_ready),
        .R(data_sync_reg_gsr));
  FDRE clk2_valid_pulse_reg
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(clk2_valid_pulse0),
        .Q(clk2_ready_reg_0),
        .R(data_sync_reg_gsr));
  FDRE clk2_valid_sync_r_reg
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(axi_2_drp_valid_i_n_1),
        .Q(clk2_valid_sync_r),
        .R(data_sync_reg_gsr));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_sync__xdcDup__8 drp_2_axi_in_progress_i
       (.chan_tx_axi_map_wready(chan_tx_axi_map_wready),
        .chan_tx_slv_rden(chan_tx_slv_rden),
        .clk1_ready_pulse0(clk1_ready_pulse0),
        .clk1_ready_sync_r(clk1_ready_sync_r),
        .clk2_ready_reg(clk2_ready),
        .data_in(data_in),
        .data_out(slv_wren_clear),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wvalid(s_axi_wvalid),
        .slv_access_valid_hold_reg(slv_access_valid_hold_reg),
        .slv_rden_r_reg(slv_rden_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tx_pd_0[0]_i_1 
       (.I0(\slv_wdata_r_internal_reg[1] [0]),
        .I1(\slv_addr_reg[4]_2 ),
        .I2(clk2_ready_reg_0),
        .I3(slv_rden_r_reg),
        .I4(gt0_txpd_in[0]),
        .O(\tx_pd_0_reg[0] ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tx_pd_0[1]_i_1 
       (.I0(\slv_wdata_r_internal_reg[1] [1]),
        .I1(\slv_addr_reg[4]_2 ),
        .I2(clk2_ready_reg_0),
        .I3(slv_rden_r_reg),
        .I4(gt0_txpd_in[1]),
        .O(\tx_pd_0_reg[1] ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tx_pd_1[0]_i_1 
       (.I0(\slv_wdata_r_internal_reg[1] [0]),
        .I1(\gt_interface_sel_reg[0]_1 ),
        .I2(clk2_ready_reg_0),
        .I3(slv_rden_r_reg),
        .I4(gt1_txpd_in[0]),
        .O(\tx_pd_1_reg[0] ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tx_pd_1[1]_i_1 
       (.I0(\slv_wdata_r_internal_reg[1] [1]),
        .I1(\gt_interface_sel_reg[0]_1 ),
        .I2(clk2_ready_reg_0),
        .I3(slv_rden_r_reg),
        .I4(gt1_txpd_in[1]),
        .O(\tx_pd_1_reg[1] ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tx_pd_2[0]_i_1 
       (.I0(\slv_wdata_r_internal_reg[1] [0]),
        .I1(\slv_addr_reg[2]_1 ),
        .I2(clk2_ready_reg_0),
        .I3(slv_rden_r_reg),
        .I4(gt2_txpd_in[0]),
        .O(\tx_pd_2_reg[0] ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tx_pd_2[1]_i_1 
       (.I0(\slv_wdata_r_internal_reg[1] [1]),
        .I1(\slv_addr_reg[2]_1 ),
        .I2(clk2_ready_reg_0),
        .I3(slv_rden_r_reg),
        .I4(gt2_txpd_in[1]),
        .O(\tx_pd_2_reg[1] ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tx_pd_3[0]_i_1 
       (.I0(\slv_wdata_r_internal_reg[1] [0]),
        .I1(\gt_interface_sel_reg[2]_1 ),
        .I2(clk2_ready_reg_0),
        .I3(slv_rden_r_reg),
        .I4(gt3_txpd_in[0]),
        .O(\tx_pd_3_reg[0] ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tx_pd_3[1]_i_1 
       (.I0(\slv_wdata_r_internal_reg[1] [1]),
        .I1(\gt_interface_sel_reg[2]_1 ),
        .I2(clk2_ready_reg_0),
        .I3(slv_rden_r_reg),
        .I4(gt3_txpd_in[1]),
        .O(\tx_pd_3_reg[1] ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tx_pd_4[0]_i_1 
       (.I0(\slv_wdata_r_internal_reg[1] [0]),
        .I1(\gt_interface_sel_reg[2]_2 ),
        .I2(clk2_ready_reg_0),
        .I3(slv_rden_r_reg),
        .I4(gt4_txpd_in[0]),
        .O(\tx_pd_4_reg[0] ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tx_pd_4[1]_i_1 
       (.I0(\slv_wdata_r_internal_reg[1] [1]),
        .I1(\gt_interface_sel_reg[2]_2 ),
        .I2(clk2_ready_reg_0),
        .I3(slv_rden_r_reg),
        .I4(gt4_txpd_in[1]),
        .O(\tx_pd_4_reg[1] ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tx_pd_5[0]_i_1 
       (.I0(\slv_wdata_r_internal_reg[1] [0]),
        .I1(\slv_addr_reg[3]_1 ),
        .I2(clk2_ready_reg_0),
        .I3(slv_rden_r_reg),
        .I4(gt5_txpd_in[0]),
        .O(\tx_pd_5_reg[0] ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tx_pd_5[1]_i_1 
       (.I0(\slv_wdata_r_internal_reg[1] [1]),
        .I1(\slv_addr_reg[3]_1 ),
        .I2(clk2_ready_reg_0),
        .I3(slv_rden_r_reg),
        .I4(gt5_txpd_in[1]),
        .O(\tx_pd_5_reg[1] ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tx_pd_6[0]_i_1 
       (.I0(\slv_wdata_r_internal_reg[1] [0]),
        .I1(\slv_addr_reg[3]_2 ),
        .I2(clk2_ready_reg_0),
        .I3(slv_rden_r_reg),
        .I4(gt6_txpd_in[0]),
        .O(\tx_pd_6_reg[0] ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tx_pd_6[1]_i_1 
       (.I0(\slv_wdata_r_internal_reg[1] [1]),
        .I1(\slv_addr_reg[3]_2 ),
        .I2(clk2_ready_reg_0),
        .I3(slv_rden_r_reg),
        .I4(gt6_txpd_in[1]),
        .O(\tx_pd_6_reg[1] ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tx_pd_7[0]_i_1 
       (.I0(\slv_wdata_r_internal_reg[1] [0]),
        .I1(\gt_interface_sel_reg[2]_3 ),
        .I2(clk2_ready_reg_0),
        .I3(slv_rden_r_reg),
        .I4(gt7_txpd_in[0]),
        .O(\tx_pd_7_reg[0] ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tx_pd_7[1]_i_1 
       (.I0(\slv_wdata_r_internal_reg[1] [1]),
        .I1(\gt_interface_sel_reg[2]_3 ),
        .I2(clk2_ready_reg_0),
        .I3(slv_rden_r_reg),
        .I4(gt7_txpd_in[1]),
        .O(\tx_pd_7_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \txdiffctrl_0[3]_i_3 
       (.I0(slv_rden_r_reg),
        .I1(clk2_ready_reg_0),
        .O(txinihibit_7_reg));
  LUT4 #(
    .INIT(16'h0020)) 
    \txdiffctrl_1[3]_i_1 
       (.I0(\slv_addr_reg[3] ),
        .I1(slv_rden_r_reg),
        .I2(clk2_ready_reg_0),
        .I3(\gt_interface_sel_reg[6] ),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    txinihibit_3_i_1
       (.I0(\slv_wdata_r_internal_reg[1] [0]),
        .I1(\slv_addr_reg[6]_0 ),
        .I2(txinihibit_7_reg),
        .I3(\slv_addr_reg[2] ),
        .I4(\slv_addr_reg[4]_1 ),
        .I5(gt3_txinhibit_in),
        .O(txinihibit_3_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    txinihibit_5_i_1
       (.I0(\slv_wdata_r_internal_reg[1] [0]),
        .I1(\slv_addr_reg[5]_0 ),
        .I2(\gt_interface_sel_reg[0] ),
        .I3(\slv_addr_reg[6]_3 ),
        .I4(txinihibit_7_reg),
        .I5(gt5_txinhibit_in),
        .O(txinihibit_5_reg));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    txinihibit_6_i_1
       (.I0(\slv_wdata_r_internal_reg[1] [0]),
        .I1(\gt_interface_sel_reg[1]_1 ),
        .I2(txinihibit_7_reg),
        .I3(\slv_addr_reg[2] ),
        .I4(\slv_addr_reg[4]_1 ),
        .I5(gt6_txinhibit_in),
        .O(txinihibit_6_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    txinihibit_7_i_1
       (.I0(\slv_wdata_r_internal_reg[1] [0]),
        .I1(\gt_interface_sel_reg[1]_2 ),
        .I2(\slv_addr_reg[5]_1 ),
        .I3(txinihibit_7_reg),
        .I4(\gt_interface_sel_reg[0] ),
        .I5(gt7_txinhibit_in),
        .O(txinihibit_7_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    txpolarity_1_i_1
       (.I0(\slv_wdata_r_internal_reg[1] [0]),
        .I1(\slv_addr_reg[5] ),
        .I2(txinihibit_7_reg),
        .I3(\slv_addr_reg[4]_0 ),
        .I4(\slv_addr_reg[6] ),
        .I5(gt1_txpolarity_in),
        .O(txpolarity_1_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    txpolarity_2_i_1
       (.I0(\slv_wdata_r_internal_reg[1] [0]),
        .I1(txinihibit_7_reg),
        .I2(\gt_interface_sel_reg[6] ),
        .I3(\gt_interface_sel_reg[1] ),
        .I4(\gt_interface_sel_reg[2]_0 ),
        .I5(gt2_txpolarity_in),
        .O(txpolarity_2_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    txpolarity_3_i_1
       (.I0(\slv_wdata_r_internal_reg[1] [0]),
        .I1(txpolarity_3_i_2_n_0),
        .I2(\slv_addr_reg[6]_1 ),
        .I3(\slv_addr_reg[4] [0]),
        .I4(\gt_interface_sel_reg[2] [2]),
        .I5(gt3_txpolarity_in),
        .O(txpolarity_3_reg));
  LUT5 #(
    .INIT(32'h04000000)) 
    txpolarity_3_i_2
       (.I0(slv_rden_r_reg),
        .I1(clk2_ready_reg_0),
        .I2(\gt_interface_sel_reg[6] ),
        .I3(\gt_interface_sel_reg[2] [0]),
        .I4(\slv_addr_reg[4] [1]),
        .O(txpolarity_3_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    txpolarity_4_i_1
       (.I0(\slv_wdata_r_internal_reg[1] [0]),
        .I1(\slv_addr_reg[5] ),
        .I2(txpolarity_4_i_2_n_0),
        .I3(\slv_addr_reg[6]_2 ),
        .I4(gt4_txpolarity_in),
        .O(txpolarity_4_reg));
  LUT4 #(
    .INIT(16'hFF7F)) 
    txpolarity_4_i_2
       (.I0(\gt_interface_sel_reg[2] [2]),
        .I1(\slv_addr_reg[4] [1]),
        .I2(clk2_ready_reg_0),
        .I3(slv_rden_r_reg),
        .O(txpolarity_4_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    txpolarity_5_i_1
       (.I0(\slv_wdata_r_internal_reg[1] [0]),
        .I1(\gt_interface_sel_reg[6] ),
        .I2(\slv_addr_reg[2]_0 ),
        .I3(txpolarity_4_i_2_n_0),
        .I4(\gt_interface_sel_reg[1]_0 ),
        .I5(gt5_txpolarity_in),
        .O(txpolarity_5_reg));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    txpolarity_6_i_1
       (.I0(\slv_wdata_r_internal_reg[1] [0]),
        .I1(\gt_interface_sel_reg[6] ),
        .I2(\slv_addr_reg[2]_0 ),
        .I3(\gt_interface_sel_reg[0]_0 ),
        .I4(txpolarity_4_i_2_n_0),
        .I5(gt6_txpolarity_in),
        .O(txpolarity_6_reg));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    txpolarity_7_i_1
       (.I0(\slv_wdata_r_internal_reg[1] [0]),
        .I1(txpolarity_3_i_2_n_0),
        .I2(\slv_addr_reg[3]_0 ),
        .I3(\gt_interface_sel_reg[2] [2]),
        .I4(\gt_interface_sel_reg[2] [1]),
        .I5(gt7_txpolarity_in),
        .O(txpolarity_7_reg));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_phyCoreCtrlInterface_hshk_pls_gen" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_hshk_pls_gen__xdcDup__1
   (drp_access_in_progress_reg,
    access_type_reg,
    drp_access_valid_reg,
    \axi_bresp_reg[1] ,
    \axi_bresp_reg[1]_0 ,
    chan_tx_slv_rden_reg,
    clk2_ready_reg_0,
    gt3_drpwe_in,
    gt3_drpen_in,
    gt2_drpwe_in,
    gt2_drpen_in,
    gt1_drpwe_in,
    gt1_drpen_in,
    gt0_drpwe_in,
    gt0_drpen_in,
    gt4_drpwe_in,
    gt4_drpen_in,
    gt5_drpwe_in,
    gt5_drpen_in,
    gt6_drpwe_in,
    gt6_drpen_in,
    gt7_drpwe_in,
    gt7_drpen_in,
    p_0_in,
    s_axi_aclk,
    SR,
    drpclk,
    drp_access_in_progress_reg_0,
    \slv_addr_reg[6] ,
    \s_axi_wdata[30] ,
    s_axi_aresetn,
    gt_slv_wren,
    access_type,
    access_type4_out,
    s_axi_wdata,
    data_in,
    slv_rden_r_reg,
    clk1_ready_pulse_reg_0,
    axi_bvalid_reg,
    wr_req_reg_0,
    wr_req_reg,
    wait_for_drp_0,
    drp_access_in_progress_reg_1,
    drp_access_in_progress_reg_2,
    cmn_dbg_slv_rden,
    Q,
    wait_for_drp_reg,
    rd_req_reg,
    \drp_if_select_reg[2] ,
    gt7_drprdy_out,
    gt6_drprdy_out,
    gt5_drprdy_out,
    gt4_drprdy_out,
    gt3_drprdy_out,
    gt2_drprdy_out,
    gt1_drprdy_out,
    gt0_drprdy_out);
  output drp_access_in_progress_reg;
  output access_type_reg;
  output drp_access_valid_reg;
  output \axi_bresp_reg[1] ;
  output \axi_bresp_reg[1]_0 ;
  output chan_tx_slv_rden_reg;
  output clk2_ready_reg_0;
  output gt3_drpwe_in;
  output gt3_drpen_in;
  output gt2_drpwe_in;
  output gt2_drpen_in;
  output gt1_drpwe_in;
  output gt1_drpen_in;
  output gt0_drpwe_in;
  output gt0_drpen_in;
  output gt4_drpwe_in;
  output gt4_drpen_in;
  output gt5_drpwe_in;
  output gt5_drpen_in;
  output gt6_drpwe_in;
  output gt6_drpen_in;
  output gt7_drpwe_in;
  output gt7_drpen_in;
  input p_0_in;
  input s_axi_aclk;
  input [0:0]SR;
  input drpclk;
  input drp_access_in_progress_reg_0;
  input \slv_addr_reg[6] ;
  input \s_axi_wdata[30] ;
  input s_axi_aresetn;
  input gt_slv_wren;
  input access_type;
  input access_type4_out;
  input [0:0]s_axi_wdata;
  input data_in;
  input slv_rden_r_reg;
  input clk1_ready_pulse_reg_0;
  input axi_bvalid_reg;
  input wr_req_reg_0;
  input wr_req_reg;
  input wait_for_drp_0;
  input drp_access_in_progress_reg_1;
  input drp_access_in_progress_reg_2;
  input cmn_dbg_slv_rden;
  input [0:0]Q;
  input wait_for_drp_reg;
  input rd_req_reg;
  input [2:0]\drp_if_select_reg[2] ;
  input gt7_drprdy_out;
  input gt6_drprdy_out;
  input gt5_drprdy_out;
  input gt4_drprdy_out;
  input gt3_drprdy_out;
  input gt2_drprdy_out;
  input gt1_drprdy_out;
  input gt0_drprdy_out;

  wire [0:0]Q;
  wire [0:0]SR;
  wire access_type;
  wire access_type4_out;
  wire access_type_reg;
  wire axi_2_drp_valid_i_n_1;
  wire axi_2_drp_valid_i_n_2;
  wire \axi_bresp_reg[1] ;
  wire \axi_bresp_reg[1]_0 ;
  wire axi_bvalid_reg;
  wire chan_tx_slv_rden_reg;
  wire clk1_ready_pulse;
  wire clk1_ready_pulse0;
  wire clk1_ready_pulse_reg_0;
  wire clk1_ready_sync_r;
  wire clk2_ready;
  wire clk2_ready_reg_0;
  wire clk2_valid_pulse;
  wire clk2_valid_pulse0;
  wire clk2_valid_sync_r;
  wire cmn_dbg_slv_rden;
  wire data_in;
  wire drp_access_in_progress_reg;
  wire drp_access_in_progress_reg_0;
  wire drp_access_in_progress_reg_1;
  wire drp_access_in_progress_reg_2;
  wire drp_access_valid_reg;
  wire [2:0]\drp_if_select_reg[2] ;
  wire \drp_read_data[15]_i_6_n_0 ;
  wire \drp_read_data[15]_i_7_n_0 ;
  wire drpclk;
  wire gt0_drpen_in;
  wire gt0_drprdy_out;
  wire gt0_drpwe_in;
  wire gt1_drpen_in;
  wire gt1_drprdy_out;
  wire gt1_drpwe_in;
  wire gt2_drpen_in;
  wire gt2_drprdy_out;
  wire gt2_drpwe_in;
  wire gt3_drpen_in;
  wire gt3_drprdy_out;
  wire gt3_drpwe_in;
  wire gt4_drpen_in;
  wire gt4_drprdy_out;
  wire gt4_drpwe_in;
  wire gt5_drpen_in;
  wire gt5_drprdy_out;
  wire gt5_drpwe_in;
  wire gt6_drpen_in;
  wire gt6_drprdy_out;
  wire gt6_drpwe_in;
  wire gt7_drpen_in;
  wire gt7_drprdy_out;
  wire gt7_drpwe_in;
  wire gt_slv_wren;
  wire p_0_in;
  wire rd_req_reg;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [0:0]s_axi_wdata;
  wire \s_axi_wdata[30] ;
  wire selected_rdy_axi;
  wire \slv_addr_reg[6] ;
  wire slv_rden_r_reg;
  wire wait_for_drp_0;
  wire wait_for_drp_reg;
  wire wr_req_reg;
  wire wr_req_reg_0;

  LUT6 #(
    .INIT(64'hE200E2000000E200)) 
    access_type_i_1__0
       (.I0(access_type),
        .I1(access_type4_out),
        .I2(s_axi_wdata),
        .I3(s_axi_aresetn),
        .I4(clk1_ready_pulse),
        .I5(gt_slv_wren),
        .O(access_type_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_sync__xdcDup__1 axi_2_drp_valid_i
       (.clk2_ready_reg(axi_2_drp_valid_i_n_2),
        .clk2_valid_pulse0(clk2_valid_pulse0),
        .clk2_valid_sync_r(clk2_valid_sync_r),
        .data_in(clk2_ready),
        .data_out(axi_2_drp_valid_i_n_1),
        .drp_access_valid_reg(data_in),
        .\drp_if_select_reg[2] (clk2_ready_reg_0),
        .drpclk(drpclk));
  LUT4 #(
    .INIT(16'h00FD)) 
    \axi_bresp[1]_i_2 
       (.I0(\axi_bresp_reg[1]_0 ),
        .I1(slv_rden_r_reg),
        .I2(clk1_ready_pulse_reg_0),
        .I3(axi_bvalid_reg),
        .O(\axi_bresp_reg[1] ));
  LUT6 #(
    .INIT(64'h0000F33351115111)) 
    \axi_bresp[1]_i_5 
       (.I0(wr_req_reg_0),
        .I1(wr_req_reg),
        .I2(wait_for_drp_0),
        .I3(drp_access_in_progress_reg_1),
        .I4(clk1_ready_pulse),
        .I5(drp_access_in_progress_reg_2),
        .O(\axi_bresp_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \axi_rresp[1]_i_4 
       (.I0(cmn_dbg_slv_rden),
        .I1(Q),
        .I2(clk1_ready_pulse),
        .I3(drp_access_in_progress_reg_0),
        .I4(wait_for_drp_reg),
        .I5(rd_req_reg),
        .O(chan_tx_slv_rden_reg));
  FDRE clk1_ready_pulse_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clk1_ready_pulse0),
        .Q(clk1_ready_pulse),
        .R(p_0_in));
  FDRE clk1_ready_sync_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(selected_rdy_axi),
        .Q(clk1_ready_sync_r),
        .R(p_0_in));
  FDRE clk2_ready_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(axi_2_drp_valid_i_n_2),
        .Q(clk2_ready),
        .R(SR));
  FDRE clk2_valid_pulse_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(clk2_valid_pulse0),
        .Q(clk2_valid_pulse),
        .R(SR));
  FDRE clk2_valid_sync_r_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(axi_2_drp_valid_i_n_1),
        .Q(clk2_valid_sync_r),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_sync__xdcDup__2 drp_2_axi_in_progress_i
       (.clk1_ready_pulse0(clk1_ready_pulse0),
        .clk1_ready_sync_r(clk1_ready_sync_r),
        .clk2_ready_reg(clk2_ready),
        .data_in(data_in),
        .data_out(selected_rdy_axi),
        .drp_access_valid_reg(drp_access_valid_reg),
        .gt_slv_wren(gt_slv_wren),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\s_axi_wdata[30] (\s_axi_wdata[30] ),
        .\slv_addr_reg[6] (\slv_addr_reg[6] ));
  LUT6 #(
    .INIT(64'hBA00BA000000AA00)) 
    drp_access_in_progress_i_1__0
       (.I0(drp_access_in_progress_reg_0),
        .I1(\slv_addr_reg[6] ),
        .I2(\s_axi_wdata[30] ),
        .I3(s_axi_aresetn),
        .I4(clk1_ready_pulse),
        .I5(gt_slv_wren),
        .O(drp_access_in_progress_reg));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[15]_i_6 
       (.I0(gt3_drprdy_out),
        .I1(gt2_drprdy_out),
        .I2(\drp_if_select_reg[2] [1]),
        .I3(gt1_drprdy_out),
        .I4(\drp_if_select_reg[2] [0]),
        .I5(gt0_drprdy_out),
        .O(\drp_read_data[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \drp_read_data[15]_i_7 
       (.I0(gt7_drprdy_out),
        .I1(gt6_drprdy_out),
        .I2(\drp_if_select_reg[2] [1]),
        .I3(gt5_drprdy_out),
        .I4(\drp_if_select_reg[2] [0]),
        .I5(gt4_drprdy_out),
        .O(\drp_read_data[15]_i_7_n_0 ));
  MUXF7 \drp_read_data_reg[15]_i_3 
       (.I0(\drp_read_data[15]_i_6_n_0 ),
        .I1(\drp_read_data[15]_i_7_n_0 ),
        .O(clk2_ready_reg_0),
        .S(\drp_if_select_reg[2] [2]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    jesd204_phy_0_gt_i_1
       (.I0(\drp_if_select_reg[2] [1]),
        .I1(\drp_if_select_reg[2] [0]),
        .I2(clk2_valid_pulse),
        .I3(\drp_if_select_reg[2] [2]),
        .O(gt0_drpen_in));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    jesd204_phy_0_gt_i_10
       (.I0(access_type),
        .I1(clk2_valid_pulse),
        .I2(\drp_if_select_reg[2] [2]),
        .I3(\drp_if_select_reg[2] [0]),
        .I4(\drp_if_select_reg[2] [1]),
        .O(gt4_drpwe_in));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    jesd204_phy_0_gt_i_11
       (.I0(\drp_if_select_reg[2] [1]),
        .I1(\drp_if_select_reg[2] [0]),
        .I2(\drp_if_select_reg[2] [2]),
        .I3(clk2_valid_pulse),
        .O(gt5_drpen_in));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    jesd204_phy_0_gt_i_12
       (.I0(access_type),
        .I1(clk2_valid_pulse),
        .I2(\drp_if_select_reg[2] [2]),
        .I3(\drp_if_select_reg[2] [0]),
        .I4(\drp_if_select_reg[2] [1]),
        .O(gt5_drpwe_in));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    jesd204_phy_0_gt_i_13
       (.I0(\drp_if_select_reg[2] [0]),
        .I1(\drp_if_select_reg[2] [1]),
        .I2(\drp_if_select_reg[2] [2]),
        .I3(clk2_valid_pulse),
        .O(gt6_drpen_in));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    jesd204_phy_0_gt_i_14
       (.I0(access_type),
        .I1(clk2_valid_pulse),
        .I2(\drp_if_select_reg[2] [2]),
        .I3(\drp_if_select_reg[2] [1]),
        .I4(\drp_if_select_reg[2] [0]),
        .O(gt6_drpwe_in));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    jesd204_phy_0_gt_i_15
       (.I0(\drp_if_select_reg[2] [1]),
        .I1(\drp_if_select_reg[2] [0]),
        .I2(\drp_if_select_reg[2] [2]),
        .I3(clk2_valid_pulse),
        .O(gt7_drpen_in));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    jesd204_phy_0_gt_i_16
       (.I0(access_type),
        .I1(clk2_valid_pulse),
        .I2(\drp_if_select_reg[2] [2]),
        .I3(\drp_if_select_reg[2] [0]),
        .I4(\drp_if_select_reg[2] [1]),
        .O(gt7_drpwe_in));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    jesd204_phy_0_gt_i_2
       (.I0(access_type),
        .I1(\drp_if_select_reg[2] [2]),
        .I2(clk2_valid_pulse),
        .I3(\drp_if_select_reg[2] [0]),
        .I4(\drp_if_select_reg[2] [1]),
        .O(gt0_drpwe_in));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    jesd204_phy_0_gt_i_3
       (.I0(\drp_if_select_reg[2] [1]),
        .I1(\drp_if_select_reg[2] [0]),
        .I2(clk2_valid_pulse),
        .I3(\drp_if_select_reg[2] [2]),
        .O(gt1_drpen_in));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    jesd204_phy_0_gt_i_4
       (.I0(access_type),
        .I1(\drp_if_select_reg[2] [2]),
        .I2(clk2_valid_pulse),
        .I3(\drp_if_select_reg[2] [0]),
        .I4(\drp_if_select_reg[2] [1]),
        .O(gt1_drpwe_in));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    jesd204_phy_0_gt_i_5
       (.I0(\drp_if_select_reg[2] [0]),
        .I1(\drp_if_select_reg[2] [1]),
        .I2(clk2_valid_pulse),
        .I3(\drp_if_select_reg[2] [2]),
        .O(gt2_drpen_in));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    jesd204_phy_0_gt_i_6
       (.I0(access_type),
        .I1(\drp_if_select_reg[2] [2]),
        .I2(clk2_valid_pulse),
        .I3(\drp_if_select_reg[2] [1]),
        .I4(\drp_if_select_reg[2] [0]),
        .O(gt2_drpwe_in));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    jesd204_phy_0_gt_i_7
       (.I0(\drp_if_select_reg[2] [1]),
        .I1(\drp_if_select_reg[2] [0]),
        .I2(clk2_valid_pulse),
        .I3(\drp_if_select_reg[2] [2]),
        .O(gt3_drpen_in));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    jesd204_phy_0_gt_i_8
       (.I0(access_type),
        .I1(\drp_if_select_reg[2] [2]),
        .I2(clk2_valid_pulse),
        .I3(\drp_if_select_reg[2] [0]),
        .I4(\drp_if_select_reg[2] [1]),
        .O(gt3_drpwe_in));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    jesd204_phy_0_gt_i_9
       (.I0(\drp_if_select_reg[2] [1]),
        .I1(\drp_if_select_reg[2] [0]),
        .I2(\drp_if_select_reg[2] [2]),
        .I3(clk2_valid_pulse),
        .O(gt4_drpen_in));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_phyCoreCtrlInterface_hshk_pls_gen" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_hshk_pls_gen__xdcDup__2
   (drp_access_in_progress_reg,
    access_type_reg,
    drp_access_valid_reg,
    axi_bvalid_reg,
    chan_tx_slv_rden_reg,
    gt0_common_drpen_in,
    gt1_common_drpen_in,
    gt0_common_drpwe_in,
    gt1_common_drpwe_in,
    p_0_in,
    s_axi_aclk,
    SR,
    drpclk,
    drp_access_in_progress_reg_0,
    \slv_addr_reg[6] ,
    \s_axi_wdata[30] ,
    s_axi_aresetn,
    cmn_slv_wren,
    access_type_reg_0,
    access_type4_out,
    s_axi_wdata,
    data_in,
    drp_access_in_progress_reg_1,
    slv_wren_done_pulse,
    slv_rden_r,
    s_axi_wvalid,
    phy1_axi_map_wready,
    wait_for_drp_reg,
    rd_req_reg,
    \slv_rd_addr_reg[0] ,
    phy1_slv_rden,
    \drp_if_select_reg[0] ,
    gt0_common_drprdy_out,
    gt1_common_drprdy_out);
  output drp_access_in_progress_reg;
  output access_type_reg;
  output drp_access_valid_reg;
  output axi_bvalid_reg;
  output chan_tx_slv_rden_reg;
  output gt0_common_drpen_in;
  output gt1_common_drpen_in;
  output gt0_common_drpwe_in;
  output gt1_common_drpwe_in;
  input p_0_in;
  input s_axi_aclk;
  input [0:0]SR;
  input drpclk;
  input drp_access_in_progress_reg_0;
  input \slv_addr_reg[6] ;
  input \s_axi_wdata[30] ;
  input s_axi_aresetn;
  input cmn_slv_wren;
  input access_type_reg_0;
  input access_type4_out;
  input [0:0]s_axi_wdata;
  input data_in;
  input drp_access_in_progress_reg_1;
  input slv_wren_done_pulse;
  input slv_rden_r;
  input s_axi_wvalid;
  input phy1_axi_map_wready;
  input wait_for_drp_reg;
  input rd_req_reg;
  input [0:0]\slv_rd_addr_reg[0] ;
  input phy1_slv_rden;
  input \drp_if_select_reg[0] ;
  input gt0_common_drprdy_out;
  input gt1_common_drprdy_out;

  wire [0:0]SR;
  wire access_type4_out;
  wire access_type_reg;
  wire access_type_reg_0;
  wire axi_2_drp_valid_i_n_1;
  wire axi_2_drp_valid_i_n_2;
  wire axi_bvalid_reg;
  wire chan_tx_slv_rden_reg;
  wire clk1_ready_pulse;
  wire clk1_ready_pulse0;
  wire clk1_ready_sync_r;
  wire clk2_ready;
  wire clk2_valid_pulse;
  wire clk2_valid_pulse0;
  wire clk2_valid_sync_r;
  wire cmn_slv_wren;
  wire data_in;
  wire drp_access_in_progress_reg;
  wire drp_access_in_progress_reg_0;
  wire drp_access_in_progress_reg_1;
  wire drp_access_valid_reg;
  wire \drp_if_select_reg[0] ;
  wire drpclk;
  wire gt0_common_drpen_in;
  wire gt0_common_drprdy_out;
  wire gt0_common_drpwe_in;
  wire gt1_common_drpen_in;
  wire gt1_common_drprdy_out;
  wire gt1_common_drpwe_in;
  wire p_0_in;
  wire phy1_axi_map_wready;
  wire phy1_slv_rden;
  wire rd_req_reg;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [0:0]s_axi_wdata;
  wire \s_axi_wdata[30] ;
  wire s_axi_wvalid;
  wire selected_rdy_axi;
  wire \slv_addr_reg[6] ;
  wire [0:0]\slv_rd_addr_reg[0] ;
  wire slv_rden_r;
  wire slv_wren_done_pulse;
  wire wait_for_drp_reg;

  LUT6 #(
    .INIT(64'hE200E2000000E200)) 
    access_type_i_1
       (.I0(access_type_reg_0),
        .I1(access_type4_out),
        .I2(s_axi_wdata),
        .I3(s_axi_aresetn),
        .I4(clk1_ready_pulse),
        .I5(cmn_slv_wren),
        .O(access_type_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_sync__xdcDup__3 axi_2_drp_valid_i
       (.clk2_ready_reg(axi_2_drp_valid_i_n_2),
        .clk2_valid_pulse0(clk2_valid_pulse0),
        .clk2_valid_sync_r(clk2_valid_sync_r),
        .data_in(clk2_ready),
        .data_out(axi_2_drp_valid_i_n_1),
        .drp_access_valid_reg(data_in),
        .\drp_if_select_reg[0] (\drp_if_select_reg[0] ),
        .drpclk(drpclk),
        .gt0_common_drprdy_out(gt0_common_drprdy_out),
        .gt1_common_drprdy_out(gt1_common_drprdy_out));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \axi_bresp[1]_i_7 
       (.I0(drp_access_in_progress_reg_1),
        .I1(clk1_ready_pulse),
        .I2(slv_wren_done_pulse),
        .I3(slv_rden_r),
        .I4(s_axi_wvalid),
        .I5(phy1_axi_map_wready),
        .O(axi_bvalid_reg));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \axi_rresp[1]_i_3 
       (.I0(clk1_ready_pulse),
        .I1(drp_access_in_progress_reg_0),
        .I2(wait_for_drp_reg),
        .I3(rd_req_reg),
        .I4(\slv_rd_addr_reg[0] ),
        .I5(phy1_slv_rden),
        .O(chan_tx_slv_rden_reg));
  FDRE clk1_ready_pulse_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clk1_ready_pulse0),
        .Q(clk1_ready_pulse),
        .R(p_0_in));
  FDRE clk1_ready_sync_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(selected_rdy_axi),
        .Q(clk1_ready_sync_r),
        .R(p_0_in));
  FDRE clk2_ready_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(axi_2_drp_valid_i_n_2),
        .Q(clk2_ready),
        .R(SR));
  FDRE clk2_valid_pulse_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(clk2_valid_pulse0),
        .Q(clk2_valid_pulse),
        .R(SR));
  FDRE clk2_valid_sync_r_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(axi_2_drp_valid_i_n_1),
        .Q(clk2_valid_sync_r),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_sync__xdcDup__4 drp_2_axi_in_progress_i
       (.clk1_ready_pulse0(clk1_ready_pulse0),
        .clk1_ready_sync_r(clk1_ready_sync_r),
        .clk2_ready_reg(clk2_ready),
        .cmn_slv_wren(cmn_slv_wren),
        .data_in(data_in),
        .data_out(selected_rdy_axi),
        .drp_access_valid_reg(drp_access_valid_reg),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\s_axi_wdata[30] (\s_axi_wdata[30] ),
        .\slv_addr_reg[6] (\slv_addr_reg[6] ));
  LUT6 #(
    .INIT(64'hBA00BA000000AA00)) 
    drp_access_in_progress_i_1
       (.I0(drp_access_in_progress_reg_0),
        .I1(\slv_addr_reg[6] ),
        .I2(\s_axi_wdata[30] ),
        .I3(s_axi_aresetn),
        .I4(clk1_ready_pulse),
        .I5(cmn_slv_wren),
        .O(drp_access_in_progress_reg));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h2)) 
    gtxe2_common_i_i_1
       (.I0(clk2_valid_pulse),
        .I1(\drp_if_select_reg[0] ),
        .O(gt0_common_drpen_in));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gtxe2_common_i_i_1__0
       (.I0(\drp_if_select_reg[0] ),
        .I1(clk2_valid_pulse),
        .O(gt1_common_drpen_in));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h40)) 
    gtxe2_common_i_i_2
       (.I0(\drp_if_select_reg[0] ),
        .I1(clk2_valid_pulse),
        .I2(access_type_reg_0),
        .O(gt0_common_drpwe_in));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h80)) 
    gtxe2_common_i_i_2__0
       (.I0(clk2_valid_pulse),
        .I1(\drp_if_select_reg[0] ),
        .I2(access_type_reg_0),
        .O(gt1_common_drpwe_in));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_phyCoreCtrlInterface_hshk_pls_gen" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_hshk_pls_gen__xdcDup__3
   (slv_wren_done_pulse,
    axi_bvalid_reg,
    \axi_bresp_reg[1] ,
    rxdfeuthold_reg,
    rxpolarity_0_reg,
    rxlpmen_reg,
    rxdfelpmreset_reg,
    rxpolarity_1_reg,
    rxpolarity_2_reg,
    rxpolarity_3_reg,
    rxpolarity_4_reg,
    rxpolarity_5_reg,
    rxpolarity_6_reg,
    rxpolarity_7_reg,
    slv_access_valid_hold_reg,
    p_0_in,
    s_axi_aclk,
    data_sync_reg_gsr,
    rx_core_clk,
    clk1_ready_pulse_reg_0,
    slv_rden_r_reg,
    chan_async_axi_map_wready_reg,
    cmn_dbg_axi_map_wready_reg,
    wr_req_reg_reg,
    s_axi_wvalid,
    chan_async_axi_map_wready,
    cmn_dbg_axi_map_wready,
    Q,
    \slv_addr_reg[4] ,
    gt0_rxpolarity_in,
    \slv_addr_reg[6] ,
    gt7_rxlpmen_in,
    \slv_addr_reg[2] ,
    gt7_rxdfelpmreset_in,
    \gt_interface_sel_reg[0] ,
    gt1_rxpolarity_in,
    \slv_addr_reg[2]_0 ,
    gt2_rxpolarity_in,
    \gt_interface_sel_reg[2] ,
    gt3_rxpolarity_in,
    \gt_interface_sel_reg[2]_0 ,
    gt4_rxpolarity_in,
    \slv_addr_reg[3] ,
    gt5_rxpolarity_in,
    \slv_addr_reg[3]_0 ,
    gt6_rxpolarity_in,
    \gt_interface_sel_reg[2]_1 ,
    gt7_rxpolarity_in,
    chan_rx_axi_map_wready,
    chan_rx_slv_rden,
    data_in);
  output slv_wren_done_pulse;
  output axi_bvalid_reg;
  output \axi_bresp_reg[1] ;
  output rxdfeuthold_reg;
  output rxpolarity_0_reg;
  output rxlpmen_reg;
  output rxdfelpmreset_reg;
  output rxpolarity_1_reg;
  output rxpolarity_2_reg;
  output rxpolarity_3_reg;
  output rxpolarity_4_reg;
  output rxpolarity_5_reg;
  output rxpolarity_6_reg;
  output rxpolarity_7_reg;
  output slv_access_valid_hold_reg;
  input p_0_in;
  input s_axi_aclk;
  input data_sync_reg_gsr;
  input rx_core_clk;
  input clk1_ready_pulse_reg_0;
  input slv_rden_r_reg;
  input chan_async_axi_map_wready_reg;
  input cmn_dbg_axi_map_wready_reg;
  input wr_req_reg_reg;
  input s_axi_wvalid;
  input chan_async_axi_map_wready;
  input cmn_dbg_axi_map_wready;
  input [0:0]Q;
  input \slv_addr_reg[4] ;
  input gt0_rxpolarity_in;
  input \slv_addr_reg[6] ;
  input gt7_rxlpmen_in;
  input \slv_addr_reg[2] ;
  input gt7_rxdfelpmreset_in;
  input \gt_interface_sel_reg[0] ;
  input gt1_rxpolarity_in;
  input \slv_addr_reg[2]_0 ;
  input gt2_rxpolarity_in;
  input \gt_interface_sel_reg[2] ;
  input gt3_rxpolarity_in;
  input \gt_interface_sel_reg[2]_0 ;
  input gt4_rxpolarity_in;
  input \slv_addr_reg[3] ;
  input gt5_rxpolarity_in;
  input \slv_addr_reg[3]_0 ;
  input gt6_rxpolarity_in;
  input \gt_interface_sel_reg[2]_1 ;
  input gt7_rxpolarity_in;
  input chan_rx_axi_map_wready;
  input chan_rx_slv_rden;
  input data_in;

  wire [0:0]Q;
  wire axi_2_drp_valid_i_n_1;
  wire axi_2_drp_valid_i_n_2;
  wire \axi_bresp_reg[1] ;
  wire axi_bvalid_reg;
  wire chan_async_axi_map_wready;
  wire chan_async_axi_map_wready_reg;
  wire chan_rx_axi_map_wready;
  wire chan_rx_slv_rden;
  wire clk1_ready_pulse0;
  wire clk1_ready_pulse_reg_0;
  wire clk1_ready_sync_r;
  wire clk2_ready;
  wire clk2_valid_pulse0;
  wire clk2_valid_sync_r;
  wire cmn_dbg_axi_map_wready;
  wire cmn_dbg_axi_map_wready_reg;
  wire data_in;
  wire data_sync_reg_gsr;
  wire gt0_rxpolarity_in;
  wire gt1_rxpolarity_in;
  wire gt2_rxpolarity_in;
  wire gt3_rxpolarity_in;
  wire gt4_rxpolarity_in;
  wire gt5_rxpolarity_in;
  wire gt6_rxpolarity_in;
  wire gt7_rxdfelpmreset_in;
  wire gt7_rxlpmen_in;
  wire gt7_rxpolarity_in;
  wire \gt_interface_sel_reg[0] ;
  wire \gt_interface_sel_reg[2] ;
  wire \gt_interface_sel_reg[2]_0 ;
  wire \gt_interface_sel_reg[2]_1 ;
  wire p_0_in;
  wire rx_core_clk;
  wire rxdfelpmreset_reg;
  wire rxdfeuthold_reg;
  wire rxlpmen_reg;
  wire rxpolarity_0_reg;
  wire rxpolarity_1_reg;
  wire rxpolarity_2_reg;
  wire rxpolarity_3_reg;
  wire rxpolarity_4_reg;
  wire rxpolarity_5_reg;
  wire rxpolarity_6_reg;
  wire rxpolarity_7_reg;
  wire s_axi_aclk;
  wire s_axi_wvalid;
  wire slv_access_valid_hold_reg;
  wire \slv_addr_reg[2] ;
  wire \slv_addr_reg[2]_0 ;
  wire \slv_addr_reg[3] ;
  wire \slv_addr_reg[3]_0 ;
  wire \slv_addr_reg[4] ;
  wire \slv_addr_reg[6] ;
  wire slv_rden_r_reg;
  wire slv_wren_clear;
  wire slv_wren_clk2;
  wire slv_wren_done_pulse;
  wire wr_req_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_sync__xdcDup__5 axi_2_drp_valid_i
       (.clk2_ready_reg(axi_2_drp_valid_i_n_2),
        .clk2_valid_pulse0(clk2_valid_pulse0),
        .clk2_valid_sync_r(clk2_valid_sync_r),
        .data_in(clk2_ready),
        .data_out(axi_2_drp_valid_i_n_1),
        .rx_core_clk(rx_core_clk),
        .slv_access_valid_hold_reg(data_in),
        .slv_wren_clk2(slv_wren_clk2));
  LUT5 #(
    .INIT(32'hF4F4F444)) 
    \axi_bresp[1]_i_6 
       (.I0(slv_rden_r_reg),
        .I1(slv_wren_done_pulse),
        .I2(s_axi_wvalid),
        .I3(chan_async_axi_map_wready),
        .I4(cmn_dbg_axi_map_wready),
        .O(\axi_bresp_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFBAFFFFFFFF)) 
    axi_bvalid_i_3
       (.I0(clk1_ready_pulse_reg_0),
        .I1(slv_rden_r_reg),
        .I2(slv_wren_done_pulse),
        .I3(chan_async_axi_map_wready_reg),
        .I4(cmn_dbg_axi_map_wready_reg),
        .I5(wr_req_reg_reg),
        .O(axi_bvalid_reg));
  FDRE clk1_ready_pulse_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clk1_ready_pulse0),
        .Q(slv_wren_done_pulse),
        .R(p_0_in));
  FDRE clk1_ready_sync_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(slv_wren_clear),
        .Q(clk1_ready_sync_r),
        .R(p_0_in));
  FDRE clk2_ready_reg
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(axi_2_drp_valid_i_n_2),
        .Q(clk2_ready),
        .R(data_sync_reg_gsr));
  FDRE clk2_valid_pulse_reg
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(clk2_valid_pulse0),
        .Q(slv_wren_clk2),
        .R(data_sync_reg_gsr));
  FDRE clk2_valid_sync_r_reg
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(axi_2_drp_valid_i_n_1),
        .Q(clk2_valid_sync_r),
        .R(data_sync_reg_gsr));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_sync__xdcDup__6 drp_2_axi_in_progress_i
       (.chan_rx_axi_map_wready(chan_rx_axi_map_wready),
        .chan_rx_slv_rden(chan_rx_slv_rden),
        .clk1_ready_pulse0(clk1_ready_pulse0),
        .clk1_ready_sync_r(clk1_ready_sync_r),
        .clk2_ready_reg(clk2_ready),
        .data_in(data_in),
        .data_out(slv_wren_clear),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wvalid(s_axi_wvalid),
        .slv_access_valid_hold_reg(slv_access_valid_hold_reg),
        .slv_rden_r_reg(slv_rden_r_reg));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    rxdfelpmreset_i_1
       (.I0(Q),
        .I1(\slv_addr_reg[2] ),
        .I2(slv_rden_r_reg),
        .I3(slv_wren_clk2),
        .I4(gt7_rxdfelpmreset_in),
        .O(rxdfelpmreset_reg));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h2)) 
    rxdfetap2hold_i_2
       (.I0(slv_wren_clk2),
        .I1(slv_rden_r_reg),
        .O(rxdfeuthold_reg));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    rxlpmen_i_1
       (.I0(Q),
        .I1(slv_rden_r_reg),
        .I2(slv_wren_clk2),
        .I3(\slv_addr_reg[6] ),
        .I4(gt7_rxlpmen_in),
        .O(rxlpmen_reg));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    rxpolarity_0_i_1
       (.I0(Q),
        .I1(\slv_addr_reg[4] ),
        .I2(slv_rden_r_reg),
        .I3(slv_wren_clk2),
        .I4(gt0_rxpolarity_in),
        .O(rxpolarity_0_reg));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    rxpolarity_1_i_1
       (.I0(Q),
        .I1(\gt_interface_sel_reg[0] ),
        .I2(slv_rden_r_reg),
        .I3(slv_wren_clk2),
        .I4(gt1_rxpolarity_in),
        .O(rxpolarity_1_reg));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    rxpolarity_2_i_1
       (.I0(Q),
        .I1(\slv_addr_reg[2]_0 ),
        .I2(slv_rden_r_reg),
        .I3(slv_wren_clk2),
        .I4(gt2_rxpolarity_in),
        .O(rxpolarity_2_reg));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    rxpolarity_3_i_1
       (.I0(Q),
        .I1(\gt_interface_sel_reg[2] ),
        .I2(slv_rden_r_reg),
        .I3(slv_wren_clk2),
        .I4(gt3_rxpolarity_in),
        .O(rxpolarity_3_reg));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    rxpolarity_4_i_1
       (.I0(Q),
        .I1(\gt_interface_sel_reg[2]_0 ),
        .I2(slv_rden_r_reg),
        .I3(slv_wren_clk2),
        .I4(gt4_rxpolarity_in),
        .O(rxpolarity_4_reg));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    rxpolarity_5_i_1
       (.I0(Q),
        .I1(\slv_addr_reg[3] ),
        .I2(slv_rden_r_reg),
        .I3(slv_wren_clk2),
        .I4(gt5_rxpolarity_in),
        .O(rxpolarity_5_reg));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    rxpolarity_6_i_1
       (.I0(Q),
        .I1(\slv_addr_reg[3]_0 ),
        .I2(slv_rden_r_reg),
        .I3(slv_wren_clk2),
        .I4(gt6_rxpolarity_in),
        .O(rxpolarity_6_reg));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    rxpolarity_7_i_1
       (.I0(Q),
        .I1(\gt_interface_sel_reg[2]_1 ),
        .I2(slv_rden_r_reg),
        .I3(slv_wren_clk2),
        .I4(gt7_rxpolarity_in),
        .O(rxpolarity_7_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_sync
   (data_out,
    tx_reset_done,
    s_axi_aclk);
  output data_out;
  input tx_reset_done;
  input s_axi_aclk;

  wire cdc_i_i_1__1_n_0;
  wire data_out;
  wire data_tmp;
  wire s_axi_aclk;
  wire tx_reset_done;

  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28 cdc_i
       (.dest_clk(s_axi_aclk),
        .dest_out(data_tmp),
        .src_clk(1'b0),
        .src_in(cdc_i_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cdc_i_i_1__1
       (.I0(tx_reset_done),
        .O(cdc_i_i_1__1_n_0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg_gsr
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(data_tmp),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_phyCoreCtrlInterface_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_sync__xdcDup__1
   (clk2_valid_pulse0,
    data_out,
    clk2_ready_reg,
    clk2_valid_sync_r,
    \drp_if_select_reg[2] ,
    data_in,
    drp_access_valid_reg,
    drpclk);
  output clk2_valid_pulse0;
  output data_out;
  output clk2_ready_reg;
  input clk2_valid_sync_r;
  input \drp_if_select_reg[2] ;
  input data_in;
  input drp_access_valid_reg;
  input drpclk;

  wire clk2_ready_reg;
  wire clk2_valid_pulse0;
  wire clk2_valid_sync_r;
  wire data_in;
  wire data_out;
  wire data_tmp;
  wire drp_access_valid_reg;
  wire \drp_if_select_reg[2] ;
  wire drpclk;

  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__35 cdc_i
       (.dest_clk(drpclk),
        .dest_out(data_tmp),
        .src_clk(1'b0),
        .src_in(drp_access_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    clk2_ready_i_1__0
       (.I0(\drp_if_select_reg[2] ),
        .I1(data_out),
        .I2(data_in),
        .O(clk2_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    clk2_valid_pulse_i_1__0
       (.I0(data_out),
        .I1(clk2_valid_sync_r),
        .O(clk2_valid_pulse0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg_gsr
       (.C(drpclk),
        .CE(1'b1),
        .D(data_tmp),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_phyCoreCtrlInterface_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_sync__xdcDup__10
   (SR,
    s_axi_aresetn,
    drpclk);
  output [0:0]SR;
  input s_axi_aresetn;
  input drpclk;

  wire [0:0]SR;
  wire data_tmp;
  wire drpclk;
  wire s_axi_aresetn;
  wire s_drp_reset;

  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30 cdc_i
       (.dest_clk(drpclk),
        .dest_out(data_tmp),
        .src_clk(1'b0),
        .src_in(s_axi_aresetn));
  LUT1 #(
    .INIT(2'h1)) 
    clk2_valid_sync_r_i_1
       (.I0(s_drp_reset),
        .O(SR));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg_gsr
       (.C(drpclk),
        .CE(1'b1),
        .D(data_tmp),
        .Q(s_drp_reset),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_phyCoreCtrlInterface_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_sync__xdcDup__11
   (data_out,
    data_in,
    s_axi_aclk);
  output data_out;
  input data_in;
  input s_axi_aclk;

  wire data_in;
  wire data_out;
  wire data_tmp;
  wire s_axi_aclk;

  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26 cdc_i
       (.dest_clk(s_axi_aclk),
        .dest_out(data_tmp),
        .src_clk(1'b0),
        .src_in(data_in));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg_gsr
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(data_tmp),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_phyCoreCtrlInterface_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_sync__xdcDup__12
   (clk2_ready_reg,
    s_axi_aresetn,
    rx_core_clk);
  output clk2_ready_reg;
  input s_axi_aresetn;
  input rx_core_clk;

  wire clk2_ready_reg;
  wire data_tmp;
  wire rx_core_clk;
  wire rx_core_reset;
  wire s_axi_aresetn;

  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__32 cdc_i
       (.dest_clk(rx_core_clk),
        .dest_out(data_tmp),
        .src_clk(1'b0),
        .src_in(s_axi_aresetn));
  LUT1 #(
    .INIT(2'h1)) 
    clk2_valid_sync_r_i_1__1
       (.I0(rx_core_reset),
        .O(clk2_ready_reg));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg_gsr
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(data_tmp),
        .Q(rx_core_reset),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_phyCoreCtrlInterface_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_sync__xdcDup__13
   (data_out,
    rx_reset_done,
    s_axi_aclk);
  output data_out;
  input rx_reset_done;
  input s_axi_aclk;

  wire cdc_i_i_1__2_n_0;
  wire data_out;
  wire data_tmp;
  wire rx_reset_done;
  wire s_axi_aclk;

  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29 cdc_i
       (.dest_clk(s_axi_aclk),
        .dest_out(data_tmp),
        .src_clk(1'b0),
        .src_in(cdc_i_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cdc_i_i_1__2
       (.I0(rx_reset_done),
        .O(cdc_i_i_1__2_n_0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg_gsr
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(data_tmp),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_phyCoreCtrlInterface_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_sync__xdcDup__14
   (clk2_valid_pulse_reg,
    s_axi_aresetn,
    tx_core_clk);
  output [0:0]clk2_valid_pulse_reg;
  input s_axi_aresetn;
  input tx_core_clk;

  wire [0:0]clk2_valid_pulse_reg;
  wire data_tmp;
  wire s_axi_aresetn;
  wire tx_core_clk;
  wire tx_core_reset;

  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__31 cdc_i
       (.dest_clk(tx_core_clk),
        .dest_out(data_tmp),
        .src_clk(1'b0),
        .src_in(s_axi_aresetn));
  LUT1 #(
    .INIT(2'h1)) 
    clk2_valid_sync_r_i_1__0
       (.I0(tx_core_reset),
        .O(clk2_valid_pulse_reg));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg_gsr
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(data_tmp),
        .Q(tx_core_reset),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_phyCoreCtrlInterface_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_sync__xdcDup__2
   (drp_access_valid_reg,
    data_out,
    clk1_ready_pulse0,
    gt_slv_wren,
    \s_axi_wdata[30] ,
    \slv_addr_reg[6] ,
    data_in,
    s_axi_aresetn,
    clk1_ready_sync_r,
    clk2_ready_reg,
    s_axi_aclk);
  output drp_access_valid_reg;
  output data_out;
  output clk1_ready_pulse0;
  input gt_slv_wren;
  input \s_axi_wdata[30] ;
  input \slv_addr_reg[6] ;
  input data_in;
  input s_axi_aresetn;
  input clk1_ready_sync_r;
  input clk2_ready_reg;
  input s_axi_aclk;

  wire clk1_ready_pulse0;
  wire clk1_ready_sync_r;
  wire clk2_ready_reg;
  wire data_in;
  wire data_out;
  wire data_tmp;
  wire drp_access_valid_reg;
  wire gt_slv_wren;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire \s_axi_wdata[30] ;
  wire \slv_addr_reg[6] ;

  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__36 cdc_i
       (.dest_clk(s_axi_aclk),
        .dest_out(data_tmp),
        .src_clk(1'b0),
        .src_in(clk2_ready_reg));
  LUT2 #(
    .INIT(4'h2)) 
    clk1_ready_pulse_i_1__0
       (.I0(clk1_ready_sync_r),
        .I1(data_out),
        .O(clk1_ready_pulse0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg_gsr
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(data_tmp),
        .Q(data_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDD00C000000000)) 
    drp_access_valid_i_1__0
       (.I0(data_out),
        .I1(gt_slv_wren),
        .I2(\s_axi_wdata[30] ),
        .I3(\slv_addr_reg[6] ),
        .I4(data_in),
        .I5(s_axi_aresetn),
        .O(drp_access_valid_reg));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_phyCoreCtrlInterface_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_sync__xdcDup__3
   (clk2_valid_pulse0,
    data_out,
    clk2_ready_reg,
    clk2_valid_sync_r,
    gt0_common_drprdy_out,
    \drp_if_select_reg[0] ,
    gt1_common_drprdy_out,
    data_in,
    drp_access_valid_reg,
    drpclk);
  output clk2_valid_pulse0;
  output data_out;
  output clk2_ready_reg;
  input clk2_valid_sync_r;
  input gt0_common_drprdy_out;
  input \drp_if_select_reg[0] ;
  input gt1_common_drprdy_out;
  input data_in;
  input drp_access_valid_reg;
  input drpclk;

  wire clk2_ready_reg;
  wire clk2_valid_pulse0;
  wire clk2_valid_sync_r;
  wire data_in;
  wire data_out;
  wire data_tmp;
  wire drp_access_valid_reg;
  wire \drp_if_select_reg[0] ;
  wire drpclk;
  wire gt0_common_drprdy_out;
  wire gt1_common_drprdy_out;

  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__33 cdc_i
       (.dest_clk(drpclk),
        .dest_out(data_tmp),
        .src_clk(1'b0),
        .src_in(drp_access_valid_reg));
  LUT5 #(
    .INIT(32'hFFE2E2E2)) 
    clk2_ready_i_1
       (.I0(gt0_common_drprdy_out),
        .I1(\drp_if_select_reg[0] ),
        .I2(gt1_common_drprdy_out),
        .I3(data_out),
        .I4(data_in),
        .O(clk2_ready_reg));
  LUT2 #(
    .INIT(4'h2)) 
    clk2_valid_pulse_i_1
       (.I0(data_out),
        .I1(clk2_valid_sync_r),
        .O(clk2_valid_pulse0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg_gsr
       (.C(drpclk),
        .CE(1'b1),
        .D(data_tmp),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_phyCoreCtrlInterface_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_sync__xdcDup__4
   (drp_access_valid_reg,
    data_out,
    clk1_ready_pulse0,
    cmn_slv_wren,
    \s_axi_wdata[30] ,
    \slv_addr_reg[6] ,
    data_in,
    s_axi_aresetn,
    clk1_ready_sync_r,
    clk2_ready_reg,
    s_axi_aclk);
  output drp_access_valid_reg;
  output data_out;
  output clk1_ready_pulse0;
  input cmn_slv_wren;
  input \s_axi_wdata[30] ;
  input \slv_addr_reg[6] ;
  input data_in;
  input s_axi_aresetn;
  input clk1_ready_sync_r;
  input clk2_ready_reg;
  input s_axi_aclk;

  wire clk1_ready_pulse0;
  wire clk1_ready_sync_r;
  wire clk2_ready_reg;
  wire cmn_slv_wren;
  wire data_in;
  wire data_out;
  wire data_tmp;
  wire drp_access_valid_reg;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire \s_axi_wdata[30] ;
  wire \slv_addr_reg[6] ;

  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__34 cdc_i
       (.dest_clk(s_axi_aclk),
        .dest_out(data_tmp),
        .src_clk(1'b0),
        .src_in(clk2_ready_reg));
  LUT2 #(
    .INIT(4'h2)) 
    clk1_ready_pulse_i_1
       (.I0(clk1_ready_sync_r),
        .I1(data_out),
        .O(clk1_ready_pulse0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg_gsr
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(data_tmp),
        .Q(data_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDD00C000000000)) 
    drp_access_valid_i_1
       (.I0(data_out),
        .I1(cmn_slv_wren),
        .I2(\s_axi_wdata[30] ),
        .I3(\slv_addr_reg[6] ),
        .I4(data_in),
        .I5(s_axi_aresetn),
        .O(drp_access_valid_reg));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_phyCoreCtrlInterface_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_sync__xdcDup__5
   (clk2_valid_pulse0,
    data_out,
    clk2_ready_reg,
    clk2_valid_sync_r,
    slv_wren_clk2,
    data_in,
    slv_access_valid_hold_reg,
    rx_core_clk);
  output clk2_valid_pulse0;
  output data_out;
  output clk2_ready_reg;
  input clk2_valid_sync_r;
  input slv_wren_clk2;
  input data_in;
  input slv_access_valid_hold_reg;
  input rx_core_clk;

  wire clk2_ready_reg;
  wire clk2_valid_pulse0;
  wire clk2_valid_sync_r;
  wire data_in;
  wire data_out;
  wire data_tmp;
  wire rx_core_clk;
  wire slv_access_valid_hold_reg;
  wire slv_wren_clk2;

  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__39 cdc_i
       (.dest_clk(rx_core_clk),
        .dest_out(data_tmp),
        .src_clk(1'b0),
        .src_in(slv_access_valid_hold_reg));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    clk2_ready_i_1__2
       (.I0(slv_wren_clk2),
        .I1(data_out),
        .I2(data_in),
        .O(clk2_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h2)) 
    clk2_valid_pulse_i_1__2
       (.I0(data_out),
        .I1(clk2_valid_sync_r),
        .O(clk2_valid_pulse0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg_gsr
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(data_tmp),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_phyCoreCtrlInterface_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_sync__xdcDup__6
   (clk1_ready_pulse0,
    data_out,
    slv_access_valid_hold_reg,
    clk1_ready_sync_r,
    s_axi_wvalid,
    chan_rx_axi_map_wready,
    chan_rx_slv_rden,
    slv_rden_r_reg,
    data_in,
    clk2_ready_reg,
    s_axi_aclk);
  output clk1_ready_pulse0;
  output data_out;
  output slv_access_valid_hold_reg;
  input clk1_ready_sync_r;
  input s_axi_wvalid;
  input chan_rx_axi_map_wready;
  input chan_rx_slv_rden;
  input slv_rden_r_reg;
  input data_in;
  input clk2_ready_reg;
  input s_axi_aclk;

  wire chan_rx_axi_map_wready;
  wire chan_rx_slv_rden;
  wire clk1_ready_pulse0;
  wire clk1_ready_sync_r;
  wire clk2_ready_reg;
  wire data_in;
  wire data_out;
  wire data_tmp;
  wire s_axi_aclk;
  wire s_axi_wvalid;
  wire slv_access_valid_hold_reg;
  wire slv_rden_r_reg;

  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single cdc_i
       (.dest_clk(s_axi_aclk),
        .dest_out(data_tmp),
        .src_clk(1'b0),
        .src_in(clk2_ready_reg));
  LUT2 #(
    .INIT(4'h2)) 
    clk1_ready_pulse_i_1__2
       (.I0(clk1_ready_sync_r),
        .I1(data_out),
        .O(clk1_ready_pulse0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg_gsr
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(data_tmp),
        .Q(data_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5D5FFD5C0C0FFC0)) 
    slv_access_valid_hold_i_1__0
       (.I0(data_out),
        .I1(s_axi_wvalid),
        .I2(chan_rx_axi_map_wready),
        .I3(chan_rx_slv_rden),
        .I4(slv_rden_r_reg),
        .I5(data_in),
        .O(slv_access_valid_hold_reg));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_phyCoreCtrlInterface_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_sync__xdcDup__7
   (clk2_valid_pulse0,
    data_out,
    clk2_ready_reg,
    clk2_valid_sync_r,
    clk2_valid_pulse_reg,
    data_in,
    slv_access_valid_hold_reg,
    tx_core_clk);
  output clk2_valid_pulse0;
  output data_out;
  output clk2_ready_reg;
  input clk2_valid_sync_r;
  input clk2_valid_pulse_reg;
  input data_in;
  input slv_access_valid_hold_reg;
  input tx_core_clk;

  wire clk2_ready_reg;
  wire clk2_valid_pulse0;
  wire clk2_valid_pulse_reg;
  wire clk2_valid_sync_r;
  wire data_in;
  wire data_out;
  wire data_tmp;
  wire slv_access_valid_hold_reg;
  wire tx_core_clk;

  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__37 cdc_i
       (.dest_clk(tx_core_clk),
        .dest_out(data_tmp),
        .src_clk(1'b0),
        .src_in(slv_access_valid_hold_reg));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    clk2_ready_i_1__1
       (.I0(clk2_valid_pulse_reg),
        .I1(data_out),
        .I2(data_in),
        .O(clk2_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h2)) 
    clk2_valid_pulse_i_1__1
       (.I0(data_out),
        .I1(clk2_valid_sync_r),
        .O(clk2_valid_pulse0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg_gsr
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(data_tmp),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_phyCoreCtrlInterface_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_sync__xdcDup__8
   (clk1_ready_pulse0,
    data_out,
    slv_access_valid_hold_reg,
    clk1_ready_sync_r,
    s_axi_wvalid,
    chan_tx_axi_map_wready,
    chan_tx_slv_rden,
    slv_rden_r_reg,
    data_in,
    clk2_ready_reg,
    s_axi_aclk);
  output clk1_ready_pulse0;
  output data_out;
  output slv_access_valid_hold_reg;
  input clk1_ready_sync_r;
  input s_axi_wvalid;
  input chan_tx_axi_map_wready;
  input chan_tx_slv_rden;
  input slv_rden_r_reg;
  input data_in;
  input clk2_ready_reg;
  input s_axi_aclk;

  wire chan_tx_axi_map_wready;
  wire chan_tx_slv_rden;
  wire clk1_ready_pulse0;
  wire clk1_ready_sync_r;
  wire clk2_ready_reg;
  wire data_in;
  wire data_out;
  wire data_tmp;
  wire s_axi_aclk;
  wire s_axi_wvalid;
  wire slv_access_valid_hold_reg;
  wire slv_rden_r_reg;

  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__38 cdc_i
       (.dest_clk(s_axi_aclk),
        .dest_out(data_tmp),
        .src_clk(1'b0),
        .src_in(clk2_ready_reg));
  LUT2 #(
    .INIT(4'h2)) 
    clk1_ready_pulse_i_1__1
       (.I0(clk1_ready_sync_r),
        .I1(data_out),
        .O(clk1_ready_pulse0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg_gsr
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(data_tmp),
        .Q(data_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5D5FFD5C0C0FFC0)) 
    slv_access_valid_hold_i_1
       (.I0(data_out),
        .I1(s_axi_wvalid),
        .I2(chan_tx_axi_map_wready),
        .I3(chan_tx_slv_rden),
        .I4(slv_rden_r_reg),
        .I5(data_in),
        .O(slv_access_valid_hold_reg));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_phyCoreCtrlInterface_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_sync__xdcDup__9
   (\syncstages_ff_reg[0] ,
    data_out,
    gt1_cplllock_out,
    gt2_cplllock_out,
    gt4_cplllock_out,
    gt3_cplllock_out,
    gt6_cplllock_out,
    gt5_cplllock_out,
    gt0_cplllock_out,
    gt7_cplllock_out,
    s_axi_aclk);
  output \syncstages_ff_reg[0] ;
  output data_out;
  input gt1_cplllock_out;
  input gt2_cplllock_out;
  input gt4_cplllock_out;
  input gt3_cplllock_out;
  input gt6_cplllock_out;
  input gt5_cplllock_out;
  input gt0_cplllock_out;
  input gt7_cplllock_out;
  input s_axi_aclk;

  wire cdc_i_i_1_n_0;
  wire data_out;
  wire data_tmp;
  wire gt0_cplllock_out;
  wire gt1_cplllock_out;
  wire gt2_cplllock_out;
  wire gt3_cplllock_out;
  wire gt4_cplllock_out;
  wire gt5_cplllock_out;
  wire gt6_cplllock_out;
  wire gt7_cplllock_out;
  wire s_axi_aclk;
  wire \syncstages_ff_reg[0] ;

  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27 cdc_i
       (.dest_clk(s_axi_aclk),
        .dest_out(data_tmp),
        .src_clk(1'b0),
        .src_in(cdc_i_i_1_n_0));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    cdc_i_i_1
       (.I0(\syncstages_ff_reg[0] ),
        .I1(gt1_cplllock_out),
        .I2(gt2_cplllock_out),
        .I3(gt4_cplllock_out),
        .I4(gt3_cplllock_out),
        .O(cdc_i_i_1_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    cdc_i_i_2
       (.I0(gt6_cplllock_out),
        .I1(gt5_cplllock_out),
        .I2(gt0_cplllock_out),
        .I3(gt7_cplllock_out),
        .O(\syncstages_ff_reg[0] ));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg_gsr
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(data_tmp),
        .Q(data_out),
        .R(1'b0));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_support
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    gt0_txresetdone_out,
    gt0_rxresetdone_out,
    gt0_cplllock_out,
    gt0_eyescandataerror_out,
    gt0_eyescantrigger_in,
    gt0_eyescanreset_in,
    gt0_txprbsforceerr_in,
    gt0_txpcsreset_in,
    gt0_txpmareset_in,
    gt0_txbufstatus_out,
    gt0_rxcdrhold_in,
    gt0_rxprbserr_out,
    gt0_rxprbssel_in,
    gt0_rxprbscntreset_in,
    gt0_rxbufreset_in,
    gt0_rxbufstatus_out,
    gt0_rxstatus_out,
    gt0_rxbyteisaligned_out,
    gt0_rxbyterealign_out,
    gt0_rxcommadet_out,
    gt0_dmonitorout_out,
    gt0_rxpcsreset_in,
    gt0_rxpmareset_in,
    gt0_rxmonitorout_out,
    gt0_rxmonitorsel_in,
    gt1_txresetdone_out,
    gt1_rxresetdone_out,
    gt1_cplllock_out,
    gt1_eyescandataerror_out,
    gt1_eyescantrigger_in,
    gt1_eyescanreset_in,
    gt1_txprbsforceerr_in,
    gt1_txpcsreset_in,
    gt1_txpmareset_in,
    gt1_txbufstatus_out,
    gt1_rxcdrhold_in,
    gt1_rxprbserr_out,
    gt1_rxprbssel_in,
    gt1_rxprbscntreset_in,
    gt1_rxbufreset_in,
    gt1_rxbufstatus_out,
    gt1_rxstatus_out,
    gt1_rxbyteisaligned_out,
    gt1_rxbyterealign_out,
    gt1_rxcommadet_out,
    gt1_dmonitorout_out,
    gt1_rxpcsreset_in,
    gt1_rxpmareset_in,
    gt1_rxmonitorout_out,
    gt1_rxmonitorsel_in,
    gt2_txresetdone_out,
    gt2_rxresetdone_out,
    gt2_cplllock_out,
    gt2_eyescandataerror_out,
    gt2_eyescantrigger_in,
    gt2_eyescanreset_in,
    gt2_txprbsforceerr_in,
    gt2_txpcsreset_in,
    gt2_txpmareset_in,
    gt2_txbufstatus_out,
    gt2_rxcdrhold_in,
    gt2_rxprbserr_out,
    gt2_rxprbssel_in,
    gt2_rxprbscntreset_in,
    gt2_rxbufreset_in,
    gt2_rxbufstatus_out,
    gt2_rxstatus_out,
    gt2_rxbyteisaligned_out,
    gt2_rxbyterealign_out,
    gt2_rxcommadet_out,
    gt2_dmonitorout_out,
    gt2_rxpcsreset_in,
    gt2_rxpmareset_in,
    gt2_rxmonitorout_out,
    gt2_rxmonitorsel_in,
    gt3_txresetdone_out,
    gt3_rxresetdone_out,
    gt3_cplllock_out,
    gt3_eyescandataerror_out,
    gt3_eyescantrigger_in,
    gt3_eyescanreset_in,
    gt3_txprbsforceerr_in,
    gt3_txpcsreset_in,
    gt3_txpmareset_in,
    gt3_txbufstatus_out,
    gt3_rxcdrhold_in,
    gt3_rxprbserr_out,
    gt3_rxprbssel_in,
    gt3_rxprbscntreset_in,
    gt3_rxbufreset_in,
    gt3_rxbufstatus_out,
    gt3_rxstatus_out,
    gt3_rxbyteisaligned_out,
    gt3_rxbyterealign_out,
    gt3_rxcommadet_out,
    gt3_dmonitorout_out,
    gt3_rxpcsreset_in,
    gt3_rxpmareset_in,
    gt3_rxmonitorout_out,
    gt3_rxmonitorsel_in,
    gt4_txresetdone_out,
    gt4_rxresetdone_out,
    gt4_cplllock_out,
    gt4_eyescandataerror_out,
    gt4_eyescantrigger_in,
    gt4_eyescanreset_in,
    gt4_txprbsforceerr_in,
    gt4_txpcsreset_in,
    gt4_txpmareset_in,
    gt4_txbufstatus_out,
    gt4_rxcdrhold_in,
    gt4_rxprbserr_out,
    gt4_rxprbssel_in,
    gt4_rxprbscntreset_in,
    gt4_rxbufreset_in,
    gt4_rxbufstatus_out,
    gt4_rxstatus_out,
    gt4_rxbyteisaligned_out,
    gt4_rxbyterealign_out,
    gt4_rxcommadet_out,
    gt4_dmonitorout_out,
    gt4_rxpcsreset_in,
    gt4_rxpmareset_in,
    gt4_rxmonitorout_out,
    gt4_rxmonitorsel_in,
    gt5_txresetdone_out,
    gt5_rxresetdone_out,
    gt5_cplllock_out,
    gt5_eyescandataerror_out,
    gt5_eyescantrigger_in,
    gt5_eyescanreset_in,
    gt5_txprbsforceerr_in,
    gt5_txpcsreset_in,
    gt5_txpmareset_in,
    gt5_txbufstatus_out,
    gt5_rxcdrhold_in,
    gt5_rxprbserr_out,
    gt5_rxprbssel_in,
    gt5_rxprbscntreset_in,
    gt5_rxbufreset_in,
    gt5_rxbufstatus_out,
    gt5_rxstatus_out,
    gt5_rxbyteisaligned_out,
    gt5_rxbyterealign_out,
    gt5_rxcommadet_out,
    gt5_dmonitorout_out,
    gt5_rxpcsreset_in,
    gt5_rxpmareset_in,
    gt5_rxmonitorout_out,
    gt5_rxmonitorsel_in,
    gt6_txresetdone_out,
    gt6_rxresetdone_out,
    gt6_cplllock_out,
    gt6_eyescandataerror_out,
    gt6_eyescantrigger_in,
    gt6_eyescanreset_in,
    gt6_txprbsforceerr_in,
    gt6_txpcsreset_in,
    gt6_txpmareset_in,
    gt6_txbufstatus_out,
    gt6_rxcdrhold_in,
    gt6_rxprbserr_out,
    gt6_rxprbssel_in,
    gt6_rxprbscntreset_in,
    gt6_rxbufreset_in,
    gt6_rxbufstatus_out,
    gt6_rxstatus_out,
    gt6_rxbyteisaligned_out,
    gt6_rxbyterealign_out,
    gt6_rxcommadet_out,
    gt6_dmonitorout_out,
    gt6_rxpcsreset_in,
    gt6_rxpmareset_in,
    gt6_rxmonitorout_out,
    gt6_rxmonitorsel_in,
    gt7_txresetdone_out,
    gt7_rxresetdone_out,
    gt7_cplllock_out,
    gt7_eyescandataerror_out,
    gt7_eyescantrigger_in,
    gt7_eyescanreset_in,
    gt7_txprbsforceerr_in,
    gt7_txpcsreset_in,
    gt7_txpmareset_in,
    gt7_txbufstatus_out,
    gt7_rxcdrhold_in,
    gt7_rxprbserr_out,
    gt7_rxprbssel_in,
    gt7_rxprbscntreset_in,
    gt7_rxbufreset_in,
    gt7_rxbufstatus_out,
    gt7_rxstatus_out,
    gt7_rxbyteisaligned_out,
    gt7_rxbyterealign_out,
    gt7_rxcommadet_out,
    gt7_dmonitorout_out,
    gt7_rxpcsreset_in,
    gt7_rxpmareset_in,
    gt7_rxmonitorout_out,
    gt7_rxmonitorsel_in,
    tx_sys_reset,
    rx_sys_reset,
    tx_reset_gt,
    rx_reset_gt,
    tx_reset_done,
    rx_reset_done,
    cpll_refclk,
    qpll_refclk,
    common0_qpll_lock_out,
    common0_qpll_refclk_out,
    common0_qpll_clk_out,
    common1_qpll_lock_out,
    common1_qpll_refclk_out,
    common1_qpll_clk_out,
    rxencommaalign,
    tx_core_clk,
    txoutclk,
    rx_core_clk,
    rxoutclk,
    drpclk,
    gt_prbssel,
    gt0_txdata,
    gt0_txcharisk,
    gt1_txdata,
    gt1_txcharisk,
    gt2_txdata,
    gt2_txcharisk,
    gt3_txdata,
    gt3_txcharisk,
    gt4_txdata,
    gt4_txcharisk,
    gt5_txdata,
    gt5_txcharisk,
    gt6_txdata,
    gt6_txcharisk,
    gt7_txdata,
    gt7_txcharisk,
    gt0_rxdata,
    gt0_rxcharisk,
    gt0_rxdisperr,
    gt0_rxnotintable,
    gt1_rxdata,
    gt1_rxcharisk,
    gt1_rxdisperr,
    gt1_rxnotintable,
    gt2_rxdata,
    gt2_rxcharisk,
    gt2_rxdisperr,
    gt2_rxnotintable,
    gt3_rxdata,
    gt3_rxcharisk,
    gt3_rxdisperr,
    gt3_rxnotintable,
    gt4_rxdata,
    gt4_rxcharisk,
    gt4_rxdisperr,
    gt4_rxnotintable,
    gt5_rxdata,
    gt5_rxcharisk,
    gt5_rxdisperr,
    gt5_rxnotintable,
    gt6_rxdata,
    gt6_rxcharisk,
    gt6_rxdisperr,
    gt6_rxnotintable,
    gt7_rxdata,
    gt7_rxcharisk,
    gt7_rxdisperr,
    gt7_rxnotintable,
    rxn_in,
    rxp_in,
    txn_out,
    txp_out);
  input s_axi_aclk;
  input s_axi_aresetn;
  input [11:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [11:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  output gt0_txresetdone_out;
  output gt0_rxresetdone_out;
  output gt0_cplllock_out;
  output gt0_eyescandataerror_out;
  input gt0_eyescantrigger_in;
  input gt0_eyescanreset_in;
  input gt0_txprbsforceerr_in;
  input gt0_txpcsreset_in;
  input gt0_txpmareset_in;
  output [1:0]gt0_txbufstatus_out;
  input gt0_rxcdrhold_in;
  output gt0_rxprbserr_out;
  input [2:0]gt0_rxprbssel_in;
  input gt0_rxprbscntreset_in;
  input gt0_rxbufreset_in;
  output [2:0]gt0_rxbufstatus_out;
  output [2:0]gt0_rxstatus_out;
  output gt0_rxbyteisaligned_out;
  output gt0_rxbyterealign_out;
  output gt0_rxcommadet_out;
  output [7:0]gt0_dmonitorout_out;
  input gt0_rxpcsreset_in;
  input gt0_rxpmareset_in;
  output [6:0]gt0_rxmonitorout_out;
  input [1:0]gt0_rxmonitorsel_in;
  output gt1_txresetdone_out;
  output gt1_rxresetdone_out;
  output gt1_cplllock_out;
  output gt1_eyescandataerror_out;
  input gt1_eyescantrigger_in;
  input gt1_eyescanreset_in;
  input gt1_txprbsforceerr_in;
  input gt1_txpcsreset_in;
  input gt1_txpmareset_in;
  output [1:0]gt1_txbufstatus_out;
  input gt1_rxcdrhold_in;
  output gt1_rxprbserr_out;
  input [2:0]gt1_rxprbssel_in;
  input gt1_rxprbscntreset_in;
  input gt1_rxbufreset_in;
  output [2:0]gt1_rxbufstatus_out;
  output [2:0]gt1_rxstatus_out;
  output gt1_rxbyteisaligned_out;
  output gt1_rxbyterealign_out;
  output gt1_rxcommadet_out;
  output [7:0]gt1_dmonitorout_out;
  input gt1_rxpcsreset_in;
  input gt1_rxpmareset_in;
  output [6:0]gt1_rxmonitorout_out;
  input [1:0]gt1_rxmonitorsel_in;
  output gt2_txresetdone_out;
  output gt2_rxresetdone_out;
  output gt2_cplllock_out;
  output gt2_eyescandataerror_out;
  input gt2_eyescantrigger_in;
  input gt2_eyescanreset_in;
  input gt2_txprbsforceerr_in;
  input gt2_txpcsreset_in;
  input gt2_txpmareset_in;
  output [1:0]gt2_txbufstatus_out;
  input gt2_rxcdrhold_in;
  output gt2_rxprbserr_out;
  input [2:0]gt2_rxprbssel_in;
  input gt2_rxprbscntreset_in;
  input gt2_rxbufreset_in;
  output [2:0]gt2_rxbufstatus_out;
  output [2:0]gt2_rxstatus_out;
  output gt2_rxbyteisaligned_out;
  output gt2_rxbyterealign_out;
  output gt2_rxcommadet_out;
  output [7:0]gt2_dmonitorout_out;
  input gt2_rxpcsreset_in;
  input gt2_rxpmareset_in;
  output [6:0]gt2_rxmonitorout_out;
  input [1:0]gt2_rxmonitorsel_in;
  output gt3_txresetdone_out;
  output gt3_rxresetdone_out;
  output gt3_cplllock_out;
  output gt3_eyescandataerror_out;
  input gt3_eyescantrigger_in;
  input gt3_eyescanreset_in;
  input gt3_txprbsforceerr_in;
  input gt3_txpcsreset_in;
  input gt3_txpmareset_in;
  output [1:0]gt3_txbufstatus_out;
  input gt3_rxcdrhold_in;
  output gt3_rxprbserr_out;
  input [2:0]gt3_rxprbssel_in;
  input gt3_rxprbscntreset_in;
  input gt3_rxbufreset_in;
  output [2:0]gt3_rxbufstatus_out;
  output [2:0]gt3_rxstatus_out;
  output gt3_rxbyteisaligned_out;
  output gt3_rxbyterealign_out;
  output gt3_rxcommadet_out;
  output [7:0]gt3_dmonitorout_out;
  input gt3_rxpcsreset_in;
  input gt3_rxpmareset_in;
  output [6:0]gt3_rxmonitorout_out;
  input [1:0]gt3_rxmonitorsel_in;
  output gt4_txresetdone_out;
  output gt4_rxresetdone_out;
  output gt4_cplllock_out;
  output gt4_eyescandataerror_out;
  input gt4_eyescantrigger_in;
  input gt4_eyescanreset_in;
  input gt4_txprbsforceerr_in;
  input gt4_txpcsreset_in;
  input gt4_txpmareset_in;
  output [1:0]gt4_txbufstatus_out;
  input gt4_rxcdrhold_in;
  output gt4_rxprbserr_out;
  input [2:0]gt4_rxprbssel_in;
  input gt4_rxprbscntreset_in;
  input gt4_rxbufreset_in;
  output [2:0]gt4_rxbufstatus_out;
  output [2:0]gt4_rxstatus_out;
  output gt4_rxbyteisaligned_out;
  output gt4_rxbyterealign_out;
  output gt4_rxcommadet_out;
  output [7:0]gt4_dmonitorout_out;
  input gt4_rxpcsreset_in;
  input gt4_rxpmareset_in;
  output [6:0]gt4_rxmonitorout_out;
  input [1:0]gt4_rxmonitorsel_in;
  output gt5_txresetdone_out;
  output gt5_rxresetdone_out;
  output gt5_cplllock_out;
  output gt5_eyescandataerror_out;
  input gt5_eyescantrigger_in;
  input gt5_eyescanreset_in;
  input gt5_txprbsforceerr_in;
  input gt5_txpcsreset_in;
  input gt5_txpmareset_in;
  output [1:0]gt5_txbufstatus_out;
  input gt5_rxcdrhold_in;
  output gt5_rxprbserr_out;
  input [2:0]gt5_rxprbssel_in;
  input gt5_rxprbscntreset_in;
  input gt5_rxbufreset_in;
  output [2:0]gt5_rxbufstatus_out;
  output [2:0]gt5_rxstatus_out;
  output gt5_rxbyteisaligned_out;
  output gt5_rxbyterealign_out;
  output gt5_rxcommadet_out;
  output [7:0]gt5_dmonitorout_out;
  input gt5_rxpcsreset_in;
  input gt5_rxpmareset_in;
  output [6:0]gt5_rxmonitorout_out;
  input [1:0]gt5_rxmonitorsel_in;
  output gt6_txresetdone_out;
  output gt6_rxresetdone_out;
  output gt6_cplllock_out;
  output gt6_eyescandataerror_out;
  input gt6_eyescantrigger_in;
  input gt6_eyescanreset_in;
  input gt6_txprbsforceerr_in;
  input gt6_txpcsreset_in;
  input gt6_txpmareset_in;
  output [1:0]gt6_txbufstatus_out;
  input gt6_rxcdrhold_in;
  output gt6_rxprbserr_out;
  input [2:0]gt6_rxprbssel_in;
  input gt6_rxprbscntreset_in;
  input gt6_rxbufreset_in;
  output [2:0]gt6_rxbufstatus_out;
  output [2:0]gt6_rxstatus_out;
  output gt6_rxbyteisaligned_out;
  output gt6_rxbyterealign_out;
  output gt6_rxcommadet_out;
  output [7:0]gt6_dmonitorout_out;
  input gt6_rxpcsreset_in;
  input gt6_rxpmareset_in;
  output [6:0]gt6_rxmonitorout_out;
  input [1:0]gt6_rxmonitorsel_in;
  output gt7_txresetdone_out;
  output gt7_rxresetdone_out;
  output gt7_cplllock_out;
  output gt7_eyescandataerror_out;
  input gt7_eyescantrigger_in;
  input gt7_eyescanreset_in;
  input gt7_txprbsforceerr_in;
  input gt7_txpcsreset_in;
  input gt7_txpmareset_in;
  output [1:0]gt7_txbufstatus_out;
  input gt7_rxcdrhold_in;
  output gt7_rxprbserr_out;
  input [2:0]gt7_rxprbssel_in;
  input gt7_rxprbscntreset_in;
  input gt7_rxbufreset_in;
  output [2:0]gt7_rxbufstatus_out;
  output [2:0]gt7_rxstatus_out;
  output gt7_rxbyteisaligned_out;
  output gt7_rxbyterealign_out;
  output gt7_rxcommadet_out;
  output [7:0]gt7_dmonitorout_out;
  input gt7_rxpcsreset_in;
  input gt7_rxpmareset_in;
  output [6:0]gt7_rxmonitorout_out;
  input [1:0]gt7_rxmonitorsel_in;
  input tx_sys_reset;
  input rx_sys_reset;
  input tx_reset_gt;
  input rx_reset_gt;
  output tx_reset_done;
  output rx_reset_done;
  input cpll_refclk;
  input qpll_refclk;
  output common0_qpll_lock_out;
  output common0_qpll_refclk_out;
  output common0_qpll_clk_out;
  output common1_qpll_lock_out;
  output common1_qpll_refclk_out;
  output common1_qpll_clk_out;
  input rxencommaalign;
  input tx_core_clk;
  output txoutclk;
  input rx_core_clk;
  output rxoutclk;
  input drpclk;
  input [2:0]gt_prbssel;
  input [31:0]gt0_txdata;
  input [3:0]gt0_txcharisk;
  input [31:0]gt1_txdata;
  input [3:0]gt1_txcharisk;
  input [31:0]gt2_txdata;
  input [3:0]gt2_txcharisk;
  input [31:0]gt3_txdata;
  input [3:0]gt3_txcharisk;
  input [31:0]gt4_txdata;
  input [3:0]gt4_txcharisk;
  input [31:0]gt5_txdata;
  input [3:0]gt5_txcharisk;
  input [31:0]gt6_txdata;
  input [3:0]gt6_txcharisk;
  input [31:0]gt7_txdata;
  input [3:0]gt7_txcharisk;
  output [31:0]gt0_rxdata;
  output [3:0]gt0_rxcharisk;
  output [3:0]gt0_rxdisperr;
  output [3:0]gt0_rxnotintable;
  output [31:0]gt1_rxdata;
  output [3:0]gt1_rxcharisk;
  output [3:0]gt1_rxdisperr;
  output [3:0]gt1_rxnotintable;
  output [31:0]gt2_rxdata;
  output [3:0]gt2_rxcharisk;
  output [3:0]gt2_rxdisperr;
  output [3:0]gt2_rxnotintable;
  output [31:0]gt3_rxdata;
  output [3:0]gt3_rxcharisk;
  output [3:0]gt3_rxdisperr;
  output [3:0]gt3_rxnotintable;
  output [31:0]gt4_rxdata;
  output [3:0]gt4_rxcharisk;
  output [3:0]gt4_rxdisperr;
  output [3:0]gt4_rxnotintable;
  output [31:0]gt5_rxdata;
  output [3:0]gt5_rxcharisk;
  output [3:0]gt5_rxdisperr;
  output [3:0]gt5_rxnotintable;
  output [31:0]gt6_rxdata;
  output [3:0]gt6_rxcharisk;
  output [3:0]gt6_rxdisperr;
  output [3:0]gt6_rxnotintable;
  output [31:0]gt7_rxdata;
  output [3:0]gt7_rxcharisk;
  output [3:0]gt7_rxdisperr;
  output [3:0]gt7_rxnotintable;
  input [7:0]rxn_in;
  input [7:0]rxp_in;
  output [7:0]txn_out;
  output [7:0]txp_out;

  wire \<const0> ;
  wire common0_drpen;
  wire common0_drprdy;
  wire common0_qpll_clk_out;
  wire common0_qpll_lock_out;
  wire common0_qpll_pd;
  wire common0_qpll_refclk_out;
  wire [7:0]common1_drpaddr;
  wire [15:0]common1_drpdi;
  wire common1_drpen;
  wire common1_drprdy;
  wire common1_qpll_clk_out;
  wire common1_qpll_lock_out;
  wire common1_qpll_pd;
  wire common1_qpll_refclk_out;
  wire cpll_refclk;
  wire drpclk;
  wire gt0_cplllock_out;
  wire [7:0]gt0_dmonitorout_out;
  wire gt0_eyescandataerror_out;
  wire gt0_eyescanreset_in;
  wire gt0_eyescantrigger_in;
  wire gt0_rxbufreset_in;
  wire [2:0]gt0_rxbufstatus_out;
  wire gt0_rxbyteisaligned_out;
  wire gt0_rxbyterealign_out;
  wire gt0_rxcdrhold_in;
  wire [3:0]gt0_rxcharisk;
  wire gt0_rxcommadet_out;
  wire [31:0]gt0_rxdata;
  wire [3:0]gt0_rxdisperr;
  wire [6:0]gt0_rxmonitorout_out;
  wire [1:0]gt0_rxmonitorsel_in;
  wire [3:0]gt0_rxnotintable;
  wire gt0_rxpcsreset_in;
  wire gt0_rxpmareset_in;
  wire gt0_rxprbscntreset_in;
  wire gt0_rxprbserr_out;
  wire [2:0]gt0_rxprbssel_in;
  wire gt0_rxresetdone_out;
  wire [2:0]gt0_rxstatus_out;
  wire [1:0]gt0_txbufstatus_out;
  wire [3:0]gt0_txcharisk;
  wire [31:0]gt0_txdata;
  wire gt0_txpcsreset_in;
  wire gt0_txpmareset_in;
  wire gt0_txprbsforceerr_in;
  wire gt0_txresetdone_out;
  wire gt1_cplllock_out;
  wire [7:0]gt1_dmonitorout_out;
  wire gt1_eyescandataerror_out;
  wire gt1_eyescanreset_in;
  wire gt1_eyescantrigger_in;
  wire gt1_rxbufreset_in;
  wire [2:0]gt1_rxbufstatus_out;
  wire gt1_rxbyteisaligned_out;
  wire gt1_rxbyterealign_out;
  wire gt1_rxcdrhold_in;
  wire [3:0]gt1_rxcharisk;
  wire gt1_rxcommadet_out;
  wire [31:0]gt1_rxdata;
  wire [3:0]gt1_rxdisperr;
  wire [6:0]gt1_rxmonitorout_out;
  wire [1:0]gt1_rxmonitorsel_in;
  wire [3:0]gt1_rxnotintable;
  wire gt1_rxpcsreset_in;
  wire gt1_rxpmareset_in;
  wire gt1_rxprbscntreset_in;
  wire gt1_rxprbserr_out;
  wire [2:0]gt1_rxprbssel_in;
  wire gt1_rxresetdone_out;
  wire [2:0]gt1_rxstatus_out;
  wire [1:0]gt1_txbufstatus_out;
  wire [3:0]gt1_txcharisk;
  wire [31:0]gt1_txdata;
  wire gt1_txpcsreset_in;
  wire gt1_txpmareset_in;
  wire gt1_txprbsforceerr_in;
  wire gt1_txresetdone_out;
  wire gt2_cplllock_out;
  wire [7:0]gt2_dmonitorout_out;
  wire gt2_eyescandataerror_out;
  wire gt2_eyescanreset_in;
  wire gt2_eyescantrigger_in;
  wire gt2_rxbufreset_in;
  wire [2:0]gt2_rxbufstatus_out;
  wire gt2_rxbyteisaligned_out;
  wire gt2_rxbyterealign_out;
  wire gt2_rxcdrhold_in;
  wire [3:0]gt2_rxcharisk;
  wire gt2_rxcommadet_out;
  wire [31:0]gt2_rxdata;
  wire [3:0]gt2_rxdisperr;
  wire [6:0]gt2_rxmonitorout_out;
  wire [1:0]gt2_rxmonitorsel_in;
  wire [3:0]gt2_rxnotintable;
  wire gt2_rxpcsreset_in;
  wire gt2_rxpmareset_in;
  wire gt2_rxprbscntreset_in;
  wire gt2_rxprbserr_out;
  wire [2:0]gt2_rxprbssel_in;
  wire gt2_rxresetdone_out;
  wire [2:0]gt2_rxstatus_out;
  wire [1:0]gt2_txbufstatus_out;
  wire [3:0]gt2_txcharisk;
  wire [31:0]gt2_txdata;
  wire gt2_txpcsreset_in;
  wire gt2_txpmareset_in;
  wire gt2_txprbsforceerr_in;
  wire gt2_txresetdone_out;
  wire gt3_cplllock_out;
  wire [7:0]gt3_dmonitorout_out;
  wire gt3_eyescandataerror_out;
  wire gt3_eyescanreset_in;
  wire gt3_eyescantrigger_in;
  wire gt3_rxbufreset_in;
  wire [2:0]gt3_rxbufstatus_out;
  wire gt3_rxbyteisaligned_out;
  wire gt3_rxbyterealign_out;
  wire gt3_rxcdrhold_in;
  wire [3:0]gt3_rxcharisk;
  wire gt3_rxcommadet_out;
  wire [31:0]gt3_rxdata;
  wire [3:0]gt3_rxdisperr;
  wire [6:0]gt3_rxmonitorout_out;
  wire [1:0]gt3_rxmonitorsel_in;
  wire [3:0]gt3_rxnotintable;
  wire gt3_rxpcsreset_in;
  wire gt3_rxpmareset_in;
  wire gt3_rxprbscntreset_in;
  wire gt3_rxprbserr_out;
  wire [2:0]gt3_rxprbssel_in;
  wire gt3_rxresetdone_out;
  wire [2:0]gt3_rxstatus_out;
  wire [1:0]gt3_txbufstatus_out;
  wire [3:0]gt3_txcharisk;
  wire [31:0]gt3_txdata;
  wire gt3_txpcsreset_in;
  wire gt3_txpmareset_in;
  wire gt3_txprbsforceerr_in;
  wire gt3_txresetdone_out;
  wire gt4_cplllock_out;
  wire [7:0]gt4_dmonitorout_out;
  wire gt4_eyescandataerror_out;
  wire gt4_eyescanreset_in;
  wire gt4_eyescantrigger_in;
  wire gt4_rxbufreset_in;
  wire [2:0]gt4_rxbufstatus_out;
  wire gt4_rxbyteisaligned_out;
  wire gt4_rxbyterealign_out;
  wire gt4_rxcdrhold_in;
  wire [3:0]gt4_rxcharisk;
  wire gt4_rxcommadet_out;
  wire [31:0]gt4_rxdata;
  wire [3:0]gt4_rxdisperr;
  wire [6:0]gt4_rxmonitorout_out;
  wire [1:0]gt4_rxmonitorsel_in;
  wire [3:0]gt4_rxnotintable;
  wire gt4_rxpcsreset_in;
  wire gt4_rxpmareset_in;
  wire gt4_rxprbscntreset_in;
  wire gt4_rxprbserr_out;
  wire [2:0]gt4_rxprbssel_in;
  wire gt4_rxresetdone_out;
  wire [2:0]gt4_rxstatus_out;
  wire [1:0]gt4_txbufstatus_out;
  wire [3:0]gt4_txcharisk;
  wire [31:0]gt4_txdata;
  wire gt4_txpcsreset_in;
  wire gt4_txpmareset_in;
  wire gt4_txprbsforceerr_in;
  wire gt4_txresetdone_out;
  wire gt5_cplllock_out;
  wire [7:0]gt5_dmonitorout_out;
  wire gt5_eyescandataerror_out;
  wire gt5_eyescanreset_in;
  wire gt5_eyescantrigger_in;
  wire gt5_rxbufreset_in;
  wire [2:0]gt5_rxbufstatus_out;
  wire gt5_rxbyteisaligned_out;
  wire gt5_rxbyterealign_out;
  wire gt5_rxcdrhold_in;
  wire [3:0]gt5_rxcharisk;
  wire gt5_rxcommadet_out;
  wire [31:0]gt5_rxdata;
  wire [3:0]gt5_rxdisperr;
  wire [6:0]gt5_rxmonitorout_out;
  wire [1:0]gt5_rxmonitorsel_in;
  wire [3:0]gt5_rxnotintable;
  wire gt5_rxpcsreset_in;
  wire gt5_rxpmareset_in;
  wire gt5_rxprbscntreset_in;
  wire gt5_rxprbserr_out;
  wire [2:0]gt5_rxprbssel_in;
  wire gt5_rxresetdone_out;
  wire [2:0]gt5_rxstatus_out;
  wire [1:0]gt5_txbufstatus_out;
  wire [3:0]gt5_txcharisk;
  wire [31:0]gt5_txdata;
  wire gt5_txpcsreset_in;
  wire gt5_txpmareset_in;
  wire gt5_txprbsforceerr_in;
  wire gt5_txresetdone_out;
  wire gt6_cplllock_out;
  wire [7:0]gt6_dmonitorout_out;
  wire gt6_eyescandataerror_out;
  wire gt6_eyescanreset_in;
  wire gt6_eyescantrigger_in;
  wire gt6_rxbufreset_in;
  wire [2:0]gt6_rxbufstatus_out;
  wire gt6_rxbyteisaligned_out;
  wire gt6_rxbyterealign_out;
  wire gt6_rxcdrhold_in;
  wire [3:0]gt6_rxcharisk;
  wire gt6_rxcommadet_out;
  wire [31:0]gt6_rxdata;
  wire [3:0]gt6_rxdisperr;
  wire [6:0]gt6_rxmonitorout_out;
  wire [1:0]gt6_rxmonitorsel_in;
  wire [3:0]gt6_rxnotintable;
  wire gt6_rxpcsreset_in;
  wire gt6_rxpmareset_in;
  wire gt6_rxprbscntreset_in;
  wire gt6_rxprbserr_out;
  wire [2:0]gt6_rxprbssel_in;
  wire gt6_rxresetdone_out;
  wire [2:0]gt6_rxstatus_out;
  wire [1:0]gt6_txbufstatus_out;
  wire [3:0]gt6_txcharisk;
  wire [31:0]gt6_txdata;
  wire gt6_txpcsreset_in;
  wire gt6_txpmareset_in;
  wire gt6_txprbsforceerr_in;
  wire gt6_txresetdone_out;
  wire gt7_cplllock_out;
  wire [7:0]gt7_dmonitorout_out;
  wire gt7_eyescandataerror_out;
  wire gt7_eyescanreset_in;
  wire gt7_eyescantrigger_in;
  wire gt7_rxbufreset_in;
  wire [2:0]gt7_rxbufstatus_out;
  wire gt7_rxbyteisaligned_out;
  wire gt7_rxbyterealign_out;
  wire gt7_rxcdrhold_in;
  wire [3:0]gt7_rxcharisk;
  wire gt7_rxcommadet_out;
  wire [31:0]gt7_rxdata;
  wire [3:0]gt7_rxdisperr;
  wire [6:0]gt7_rxmonitorout_out;
  wire [1:0]gt7_rxmonitorsel_in;
  wire [3:0]gt7_rxnotintable;
  wire gt7_rxpcsreset_in;
  wire gt7_rxpmareset_in;
  wire gt7_rxprbscntreset_in;
  wire gt7_rxprbserr_out;
  wire [2:0]gt7_rxprbssel_in;
  wire gt7_rxresetdone_out;
  wire [2:0]gt7_rxstatus_out;
  wire [1:0]gt7_txbufstatus_out;
  wire [3:0]gt7_txcharisk;
  wire [31:0]gt7_txdata;
  wire gt7_txpcsreset_in;
  wire gt7_txpmareset_in;
  wire gt7_txprbsforceerr_in;
  wire gt7_txresetdone_out;
  wire [2:0]gt_prbssel;
  wire jesd204_phy_block_i_n_658;
  wire jesd204_phy_block_i_n_659;
  wire jesd204_phy_gt_common_i_n_25;
  wire \phyCoreCtrlInterface_i/jesd204_phy_0_drpCommonMailbox_i/access_type ;
  wire \phyCoreCtrlInterface_i/jesd204_phy_0_drpCommonMailbox_i/drp_if_select ;
  wire \phyCoreCtrlInterface_i/jesd204_phy_0_drpCommonMailbox_i/drp_read_data0 ;
  wire [15:0]\phyCoreCtrlInterface_i/jesd204_phy_0_drpCommonMailbox_i/p_1_in ;
  wire qpll_refclk;
  wire qpll_reset_i;
  wire qplllock_i;
  wire rx_core_clk;
  wire rx_reset_done;
  wire rx_reset_gt;
  wire rx_sys_reset;
  wire rxencommaalign;
  wire [7:0]rxn_in;
  wire rxoutclk;
  wire [7:0]rxp_in;
  wire s_axi_aclk;
  wire [11:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [11:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:1]\^s_axi_bresp ;
  wire s_axi_bvalid;
  wire [26:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire [1:1]\^s_axi_rresp ;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire tx_core_clk;
  wire tx_reset_done;
  wire tx_reset_gt;
  wire tx_sys_reset;
  wire [7:0]txn_out;
  wire txoutclk;
  wire [7:0]txp_out;

  assign s_axi_bresp[1] = \^s_axi_bresp [1];
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \^s_axi_rdata [26];
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \^s_axi_rdata [21];
  assign s_axi_rdata[23:0] = \^s_axi_rdata [23:0];
  assign s_axi_rresp[1] = \^s_axi_rresp [1];
  assign s_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_block jesd204_phy_block_i
       (.D(\phyCoreCtrlInterface_i/jesd204_phy_0_drpCommonMailbox_i/p_1_in ),
        .E(\phyCoreCtrlInterface_i/jesd204_phy_0_drpCommonMailbox_i/drp_read_data0 ),
        .Q(common1_drpdi),
        .access_type(\phyCoreCtrlInterface_i/jesd204_phy_0_drpCommonMailbox_i/access_type ),
        .common0_qpll_clk_out(common0_qpll_clk_out),
        .common0_qpll_lock_out(common0_qpll_lock_out),
        .common0_qpll_refclk_out(common0_qpll_refclk_out),
        .common1_qpll_clk_out(common1_qpll_clk_out),
        .common1_qpll_lock_out(common1_qpll_lock_out),
        .common1_qpll_refclk_out(common1_qpll_refclk_out),
        .cpll_refclk(cpll_refclk),
        .data_in(jesd204_phy_gt_common_i_n_25),
        .drp_if_select(\phyCoreCtrlInterface_i/jesd204_phy_0_drpCommonMailbox_i/drp_if_select ),
        .\drp_read_data_reg[15] (common1_drpaddr),
        .drpclk(drpclk),
        .gt0_common_drpen_in(common0_drpen),
        .gt0_common_drprdy_out(common0_drprdy),
        .gt0_common_drpwe_in(jesd204_phy_block_i_n_658),
        .gt0_cplllock_out(gt0_cplllock_out),
        .gt0_dmonitorout_out(gt0_dmonitorout_out),
        .gt0_eyescandataerror_out(gt0_eyescandataerror_out),
        .gt0_eyescanreset_in(gt0_eyescanreset_in),
        .gt0_eyescantrigger_in(gt0_eyescantrigger_in),
        .gt0_qpllpd_in(common0_qpll_pd),
        .gt0_qpllreset_in(qpll_reset_i),
        .gt0_rxbufreset_in(gt0_rxbufreset_in),
        .gt0_rxbufstatus_out(gt0_rxbufstatus_out),
        .gt0_rxbyteisaligned_out(gt0_rxbyteisaligned_out),
        .gt0_rxbyterealign_out(gt0_rxbyterealign_out),
        .gt0_rxcdrhold_in(gt0_rxcdrhold_in),
        .gt0_rxcharisk(gt0_rxcharisk),
        .gt0_rxcommadet_out(gt0_rxcommadet_out),
        .gt0_rxdata(gt0_rxdata),
        .gt0_rxdisperr(gt0_rxdisperr),
        .gt0_rxmonitorout_out(gt0_rxmonitorout_out),
        .gt0_rxmonitorsel_in(gt0_rxmonitorsel_in),
        .gt0_rxnotintable(gt0_rxnotintable),
        .gt0_rxpcsreset_in(gt0_rxpcsreset_in),
        .gt0_rxpmareset_in(gt0_rxpmareset_in),
        .gt0_rxprbscntreset_in(gt0_rxprbscntreset_in),
        .gt0_rxprbserr_out(gt0_rxprbserr_out),
        .gt0_rxprbssel_in(gt0_rxprbssel_in),
        .gt0_rxresetdone_out(gt0_rxresetdone_out),
        .gt0_rxstatus_out(gt0_rxstatus_out),
        .gt0_txbufstatus_out(gt0_txbufstatus_out),
        .gt0_txcharisk(gt0_txcharisk),
        .gt0_txdata(gt0_txdata),
        .gt0_txpcsreset_in(gt0_txpcsreset_in),
        .gt0_txpmareset_in(gt0_txpmareset_in),
        .gt0_txprbsforceerr_in(gt0_txprbsforceerr_in),
        .gt0_txresetdone_out(gt0_txresetdone_out),
        .gt1_common_drpen_in(common1_drpen),
        .gt1_common_drprdy_out(common1_drprdy),
        .gt1_common_drpwe_in(jesd204_phy_block_i_n_659),
        .gt1_cplllock_out(gt1_cplllock_out),
        .gt1_dmonitorout_out(gt1_dmonitorout_out),
        .gt1_eyescandataerror_out(gt1_eyescandataerror_out),
        .gt1_eyescanreset_in(gt1_eyescanreset_in),
        .gt1_eyescantrigger_in(gt1_eyescantrigger_in),
        .gt1_qpllpd_in(common1_qpll_pd),
        .gt1_rxbufreset_in(gt1_rxbufreset_in),
        .gt1_rxbufstatus_out(gt1_rxbufstatus_out),
        .gt1_rxbyteisaligned_out(gt1_rxbyteisaligned_out),
        .gt1_rxbyterealign_out(gt1_rxbyterealign_out),
        .gt1_rxcdrhold_in(gt1_rxcdrhold_in),
        .gt1_rxcharisk(gt1_rxcharisk),
        .gt1_rxcommadet_out(gt1_rxcommadet_out),
        .gt1_rxdata(gt1_rxdata),
        .gt1_rxdisperr(gt1_rxdisperr),
        .gt1_rxmonitorout_out(gt1_rxmonitorout_out),
        .gt1_rxmonitorsel_in(gt1_rxmonitorsel_in),
        .gt1_rxnotintable(gt1_rxnotintable),
        .gt1_rxpcsreset_in(gt1_rxpcsreset_in),
        .gt1_rxpmareset_in(gt1_rxpmareset_in),
        .gt1_rxprbscntreset_in(gt1_rxprbscntreset_in),
        .gt1_rxprbserr_out(gt1_rxprbserr_out),
        .gt1_rxprbssel_in(gt1_rxprbssel_in),
        .gt1_rxresetdone_out(gt1_rxresetdone_out),
        .gt1_rxstatus_out(gt1_rxstatus_out),
        .gt1_txbufstatus_out(gt1_txbufstatus_out),
        .gt1_txcharisk(gt1_txcharisk),
        .gt1_txdata(gt1_txdata),
        .gt1_txpcsreset_in(gt1_txpcsreset_in),
        .gt1_txpmareset_in(gt1_txpmareset_in),
        .gt1_txprbsforceerr_in(gt1_txprbsforceerr_in),
        .gt1_txresetdone_out(gt1_txresetdone_out),
        .gt2_cplllock_out(gt2_cplllock_out),
        .gt2_dmonitorout_out(gt2_dmonitorout_out),
        .gt2_eyescandataerror_out(gt2_eyescandataerror_out),
        .gt2_eyescanreset_in(gt2_eyescanreset_in),
        .gt2_eyescantrigger_in(gt2_eyescantrigger_in),
        .gt2_rxbufreset_in(gt2_rxbufreset_in),
        .gt2_rxbufstatus_out(gt2_rxbufstatus_out),
        .gt2_rxbyteisaligned_out(gt2_rxbyteisaligned_out),
        .gt2_rxbyterealign_out(gt2_rxbyterealign_out),
        .gt2_rxcdrhold_in(gt2_rxcdrhold_in),
        .gt2_rxcharisk(gt2_rxcharisk),
        .gt2_rxcommadet_out(gt2_rxcommadet_out),
        .gt2_rxdata(gt2_rxdata),
        .gt2_rxdisperr(gt2_rxdisperr),
        .gt2_rxmonitorout_out(gt2_rxmonitorout_out),
        .gt2_rxmonitorsel_in(gt2_rxmonitorsel_in),
        .gt2_rxnotintable(gt2_rxnotintable),
        .gt2_rxpcsreset_in(gt2_rxpcsreset_in),
        .gt2_rxpmareset_in(gt2_rxpmareset_in),
        .gt2_rxprbscntreset_in(gt2_rxprbscntreset_in),
        .gt2_rxprbserr_out(gt2_rxprbserr_out),
        .gt2_rxprbssel_in(gt2_rxprbssel_in),
        .gt2_rxresetdone_out(gt2_rxresetdone_out),
        .gt2_rxstatus_out(gt2_rxstatus_out),
        .gt2_txbufstatus_out(gt2_txbufstatus_out),
        .gt2_txcharisk(gt2_txcharisk),
        .gt2_txdata(gt2_txdata),
        .gt2_txpcsreset_in(gt2_txpcsreset_in),
        .gt2_txpmareset_in(gt2_txpmareset_in),
        .gt2_txprbsforceerr_in(gt2_txprbsforceerr_in),
        .gt2_txresetdone_out(gt2_txresetdone_out),
        .gt3_cplllock_out(gt3_cplllock_out),
        .gt3_dmonitorout_out(gt3_dmonitorout_out),
        .gt3_eyescandataerror_out(gt3_eyescandataerror_out),
        .gt3_eyescanreset_in(gt3_eyescanreset_in),
        .gt3_eyescantrigger_in(gt3_eyescantrigger_in),
        .gt3_rxbufreset_in(gt3_rxbufreset_in),
        .gt3_rxbufstatus_out(gt3_rxbufstatus_out),
        .gt3_rxbyteisaligned_out(gt3_rxbyteisaligned_out),
        .gt3_rxbyterealign_out(gt3_rxbyterealign_out),
        .gt3_rxcdrhold_in(gt3_rxcdrhold_in),
        .gt3_rxcharisk(gt3_rxcharisk),
        .gt3_rxcommadet_out(gt3_rxcommadet_out),
        .gt3_rxdata(gt3_rxdata),
        .gt3_rxdisperr(gt3_rxdisperr),
        .gt3_rxmonitorout_out(gt3_rxmonitorout_out),
        .gt3_rxmonitorsel_in(gt3_rxmonitorsel_in),
        .gt3_rxnotintable(gt3_rxnotintable),
        .gt3_rxpcsreset_in(gt3_rxpcsreset_in),
        .gt3_rxpmareset_in(gt3_rxpmareset_in),
        .gt3_rxprbscntreset_in(gt3_rxprbscntreset_in),
        .gt3_rxprbserr_out(gt3_rxprbserr_out),
        .gt3_rxprbssel_in(gt3_rxprbssel_in),
        .gt3_rxresetdone_out(gt3_rxresetdone_out),
        .gt3_rxstatus_out(gt3_rxstatus_out),
        .gt3_txbufstatus_out(gt3_txbufstatus_out),
        .gt3_txcharisk(gt3_txcharisk),
        .gt3_txdata(gt3_txdata),
        .gt3_txpcsreset_in(gt3_txpcsreset_in),
        .gt3_txpmareset_in(gt3_txpmareset_in),
        .gt3_txprbsforceerr_in(gt3_txprbsforceerr_in),
        .gt3_txresetdone_out(gt3_txresetdone_out),
        .gt4_cplllock_out(gt4_cplllock_out),
        .gt4_dmonitorout_out(gt4_dmonitorout_out),
        .gt4_eyescandataerror_out(gt4_eyescandataerror_out),
        .gt4_eyescanreset_in(gt4_eyescanreset_in),
        .gt4_eyescantrigger_in(gt4_eyescantrigger_in),
        .gt4_rxbufreset_in(gt4_rxbufreset_in),
        .gt4_rxbufstatus_out(gt4_rxbufstatus_out),
        .gt4_rxbyteisaligned_out(gt4_rxbyteisaligned_out),
        .gt4_rxbyterealign_out(gt4_rxbyterealign_out),
        .gt4_rxcdrhold_in(gt4_rxcdrhold_in),
        .gt4_rxcharisk(gt4_rxcharisk),
        .gt4_rxcommadet_out(gt4_rxcommadet_out),
        .gt4_rxdata(gt4_rxdata),
        .gt4_rxdisperr(gt4_rxdisperr),
        .gt4_rxmonitorout_out(gt4_rxmonitorout_out),
        .gt4_rxmonitorsel_in(gt4_rxmonitorsel_in),
        .gt4_rxnotintable(gt4_rxnotintable),
        .gt4_rxpcsreset_in(gt4_rxpcsreset_in),
        .gt4_rxpmareset_in(gt4_rxpmareset_in),
        .gt4_rxprbscntreset_in(gt4_rxprbscntreset_in),
        .gt4_rxprbserr_out(gt4_rxprbserr_out),
        .gt4_rxprbssel_in(gt4_rxprbssel_in),
        .gt4_rxresetdone_out(gt4_rxresetdone_out),
        .gt4_rxstatus_out(gt4_rxstatus_out),
        .gt4_txbufstatus_out(gt4_txbufstatus_out),
        .gt4_txcharisk(gt4_txcharisk),
        .gt4_txdata(gt4_txdata),
        .gt4_txpcsreset_in(gt4_txpcsreset_in),
        .gt4_txpmareset_in(gt4_txpmareset_in),
        .gt4_txprbsforceerr_in(gt4_txprbsforceerr_in),
        .gt4_txresetdone_out(gt4_txresetdone_out),
        .gt5_cplllock_out(gt5_cplllock_out),
        .gt5_dmonitorout_out(gt5_dmonitorout_out),
        .gt5_eyescandataerror_out(gt5_eyescandataerror_out),
        .gt5_eyescanreset_in(gt5_eyescanreset_in),
        .gt5_eyescantrigger_in(gt5_eyescantrigger_in),
        .gt5_rxbufreset_in(gt5_rxbufreset_in),
        .gt5_rxbufstatus_out(gt5_rxbufstatus_out),
        .gt5_rxbyteisaligned_out(gt5_rxbyteisaligned_out),
        .gt5_rxbyterealign_out(gt5_rxbyterealign_out),
        .gt5_rxcdrhold_in(gt5_rxcdrhold_in),
        .gt5_rxcharisk(gt5_rxcharisk),
        .gt5_rxcommadet_out(gt5_rxcommadet_out),
        .gt5_rxdata(gt5_rxdata),
        .gt5_rxdisperr(gt5_rxdisperr),
        .gt5_rxmonitorout_out(gt5_rxmonitorout_out),
        .gt5_rxmonitorsel_in(gt5_rxmonitorsel_in),
        .gt5_rxnotintable(gt5_rxnotintable),
        .gt5_rxpcsreset_in(gt5_rxpcsreset_in),
        .gt5_rxpmareset_in(gt5_rxpmareset_in),
        .gt5_rxprbscntreset_in(gt5_rxprbscntreset_in),
        .gt5_rxprbserr_out(gt5_rxprbserr_out),
        .gt5_rxprbssel_in(gt5_rxprbssel_in),
        .gt5_rxresetdone_out(gt5_rxresetdone_out),
        .gt5_rxstatus_out(gt5_rxstatus_out),
        .gt5_txbufstatus_out(gt5_txbufstatus_out),
        .gt5_txcharisk(gt5_txcharisk),
        .gt5_txdata(gt5_txdata),
        .gt5_txpcsreset_in(gt5_txpcsreset_in),
        .gt5_txpmareset_in(gt5_txpmareset_in),
        .gt5_txprbsforceerr_in(gt5_txprbsforceerr_in),
        .gt5_txresetdone_out(gt5_txresetdone_out),
        .gt6_cplllock_out(gt6_cplllock_out),
        .gt6_dmonitorout_out(gt6_dmonitorout_out),
        .gt6_eyescandataerror_out(gt6_eyescandataerror_out),
        .gt6_eyescanreset_in(gt6_eyescanreset_in),
        .gt6_eyescantrigger_in(gt6_eyescantrigger_in),
        .gt6_rxbufreset_in(gt6_rxbufreset_in),
        .gt6_rxbufstatus_out(gt6_rxbufstatus_out),
        .gt6_rxbyteisaligned_out(gt6_rxbyteisaligned_out),
        .gt6_rxbyterealign_out(gt6_rxbyterealign_out),
        .gt6_rxcdrhold_in(gt6_rxcdrhold_in),
        .gt6_rxcharisk(gt6_rxcharisk),
        .gt6_rxcommadet_out(gt6_rxcommadet_out),
        .gt6_rxdata(gt6_rxdata),
        .gt6_rxdisperr(gt6_rxdisperr),
        .gt6_rxmonitorout_out(gt6_rxmonitorout_out),
        .gt6_rxmonitorsel_in(gt6_rxmonitorsel_in),
        .gt6_rxnotintable(gt6_rxnotintable),
        .gt6_rxpcsreset_in(gt6_rxpcsreset_in),
        .gt6_rxpmareset_in(gt6_rxpmareset_in),
        .gt6_rxprbscntreset_in(gt6_rxprbscntreset_in),
        .gt6_rxprbserr_out(gt6_rxprbserr_out),
        .gt6_rxprbssel_in(gt6_rxprbssel_in),
        .gt6_rxresetdone_out(gt6_rxresetdone_out),
        .gt6_rxstatus_out(gt6_rxstatus_out),
        .gt6_txbufstatus_out(gt6_txbufstatus_out),
        .gt6_txcharisk(gt6_txcharisk),
        .gt6_txdata(gt6_txdata),
        .gt6_txpcsreset_in(gt6_txpcsreset_in),
        .gt6_txpmareset_in(gt6_txpmareset_in),
        .gt6_txprbsforceerr_in(gt6_txprbsforceerr_in),
        .gt6_txresetdone_out(gt6_txresetdone_out),
        .gt7_cplllock_out(gt7_cplllock_out),
        .gt7_dmonitorout_out(gt7_dmonitorout_out),
        .gt7_eyescandataerror_out(gt7_eyescandataerror_out),
        .gt7_eyescanreset_in(gt7_eyescanreset_in),
        .gt7_eyescantrigger_in(gt7_eyescantrigger_in),
        .gt7_rxbufreset_in(gt7_rxbufreset_in),
        .gt7_rxbufstatus_out(gt7_rxbufstatus_out),
        .gt7_rxbyteisaligned_out(gt7_rxbyteisaligned_out),
        .gt7_rxbyterealign_out(gt7_rxbyterealign_out),
        .gt7_rxcdrhold_in(gt7_rxcdrhold_in),
        .gt7_rxcharisk(gt7_rxcharisk),
        .gt7_rxcommadet_out(gt7_rxcommadet_out),
        .gt7_rxdata(gt7_rxdata),
        .gt7_rxdisperr(gt7_rxdisperr),
        .gt7_rxmonitorout_out(gt7_rxmonitorout_out),
        .gt7_rxmonitorsel_in(gt7_rxmonitorsel_in),
        .gt7_rxnotintable(gt7_rxnotintable),
        .gt7_rxpcsreset_in(gt7_rxpcsreset_in),
        .gt7_rxpmareset_in(gt7_rxpmareset_in),
        .gt7_rxprbscntreset_in(gt7_rxprbscntreset_in),
        .gt7_rxprbserr_out(gt7_rxprbserr_out),
        .gt7_rxprbssel_in(gt7_rxprbssel_in),
        .gt7_rxresetdone_out(gt7_rxresetdone_out),
        .gt7_rxstatus_out(gt7_rxstatus_out),
        .gt7_txbufstatus_out(gt7_txbufstatus_out),
        .gt7_txcharisk(gt7_txcharisk),
        .gt7_txdata(gt7_txdata),
        .gt7_txpcsreset_in(gt7_txpcsreset_in),
        .gt7_txpmareset_in(gt7_txpmareset_in),
        .gt7_txprbsforceerr_in(gt7_txprbsforceerr_in),
        .gt7_txresetdone_out(gt7_txresetdone_out),
        .gt_prbssel(gt_prbssel),
        .qplllock_i(qplllock_i),
        .rx_core_clk(rx_core_clk),
        .rx_reset_done(rx_reset_done),
        .rx_reset_gt(rx_reset_gt),
        .rx_sys_reset(rx_sys_reset),
        .rxencommaalign(rxencommaalign),
        .rxn_in(rxn_in),
        .rxoutclk(rxoutclk),
        .rxp_in(rxp_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr[11:2]),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr[11:2]),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(\^s_axi_bresp ),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata({\^s_axi_rdata [26],\^s_axi_rdata [21],\^s_axi_rdata [23:22],\^s_axi_rdata [20:0]}),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(\^s_axi_rresp ),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata({s_axi_wdata[31:30],s_axi_wdata[20:0]}),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .tx_core_clk(tx_core_clk),
        .tx_reset_done(tx_reset_done),
        .tx_reset_gt(tx_reset_gt),
        .tx_sys_reset(tx_sys_reset),
        .txn_out(txn_out),
        .txoutclk(txoutclk),
        .txp_out(txp_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_gt_common_wrapper jesd204_phy_gt_common_i
       (.D(\phyCoreCtrlInterface_i/jesd204_phy_0_drpCommonMailbox_i/p_1_in ),
        .E(\phyCoreCtrlInterface_i/jesd204_phy_0_drpCommonMailbox_i/drp_read_data0 ),
        .access_type(\phyCoreCtrlInterface_i/jesd204_phy_0_drpCommonMailbox_i/access_type ),
        .common0_qpll_clk_out(common0_qpll_clk_out),
        .common0_qpll_refclk_out(common0_qpll_refclk_out),
        .common1_qpll_clk_out(common1_qpll_clk_out),
        .common1_qpll_refclk_out(common1_qpll_refclk_out),
        .data_in(jesd204_phy_gt_common_i_n_25),
        .drp_if_select(\phyCoreCtrlInterface_i/jesd204_phy_0_drpCommonMailbox_i/drp_if_select ),
        .drpclk(drpclk),
        .gt0_common_drpaddr_in(common1_drpaddr),
        .gt0_common_drpdi_in(common1_drpdi),
        .gt0_common_drpen_in(common0_drpen),
        .gt0_common_drprdy_out(common0_drprdy),
        .gt0_common_drpwe_in(jesd204_phy_block_i_n_658),
        .gt0_qplllock_out(common0_qpll_lock_out),
        .gt0_qpllpd_in(common0_qpll_pd),
        .gt0_qpllreset_in(qpll_reset_i),
        .gt1_common_drpen_in(common1_drpen),
        .gt1_common_drprdy_out(common1_drprdy),
        .gt1_common_drpwe_in(jesd204_phy_block_i_n_659),
        .gt1_qplllock_out(common1_qpll_lock_out),
        .gt1_qpllpd_in(common1_qpll_pd),
        .qpll_refclk(qpll_refclk),
        .qplllock_i(qplllock_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_sync_block
   (data_out,
    tx_reset_gt,
    drpclk);
  output data_out;
  input tx_reset_gt;
  input drpclk;

  wire data_out;
  wire data_tmp;
  wire drpclk;
  wire tx_reset_gt;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg_gsr
       (.C(drpclk),
        .CE(1'b1),
        .D(data_tmp),
        .Q(data_out),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__4 xpm_cdc_async_rst_inst
       (.dest_arst(data_tmp),
        .dest_clk(drpclk),
        .src_arst(tx_reset_gt));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_sync_block" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_sync_block__parameterized0
   (data_out,
    data_in,
    drpclk);
  output data_out;
  input data_in;
  input drpclk;

  wire data_in;
  wire data_out;
  wire data_tmp;
  wire drpclk;

  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22 cdc_i
       (.dest_clk(drpclk),
        .dest_out(data_tmp),
        .src_clk(1'b0),
        .src_in(data_in));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg_gsr
       (.C(drpclk),
        .CE(1'b1),
        .D(data_tmp),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_sync_block" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_sync_block__parameterized0__xdcDup__1
   (data_out,
    data_in,
    s_axi_aclk);
  output data_out;
  input data_in;
  input s_axi_aclk;

  wire data_in;
  wire data_out;
  wire data_tmp;
  wire s_axi_aclk;

  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20 cdc_i
       (.dest_clk(s_axi_aclk),
        .dest_out(data_tmp),
        .src_clk(1'b0),
        .src_in(data_in));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg_gsr
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(data_tmp),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_sync_block" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_sync_block__parameterized0__xdcDup__2
   (data_out,
    data_in,
    s_axi_aclk);
  output data_out;
  input data_in;
  input s_axi_aclk;

  wire data_in;
  wire data_out;
  wire data_tmp;
  wire s_axi_aclk;

  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21 cdc_i
       (.dest_clk(s_axi_aclk),
        .dest_out(data_tmp),
        .src_clk(1'b0),
        .src_in(data_in));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg_gsr
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(data_tmp),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_sync_block" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_sync_block__parameterized0__xdcDup__3
   (rx_reset_done_r0,
    GT_RX_FSM_RESET_DONE_OUT,
    data_in,
    drpclk);
  output rx_reset_done_r0;
  input GT_RX_FSM_RESET_DONE_OUT;
  input data_in;
  input drpclk;

  wire GT_RX_FSM_RESET_DONE_OUT;
  wire data_in;
  wire data_tmp;
  wire drpclk;
  wire rx_chan_rst_done_sync;
  wire rx_reset_done_r0;

  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25 cdc_i
       (.dest_clk(drpclk),
        .dest_out(data_tmp),
        .src_clk(1'b0),
        .src_in(data_in));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg_gsr
       (.C(drpclk),
        .CE(1'b1),
        .D(data_tmp),
        .Q(rx_chan_rst_done_sync),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    rx_reset_done_r_i_1
       (.I0(GT_RX_FSM_RESET_DONE_OUT),
        .I1(rx_chan_rst_done_sync),
        .O(rx_reset_done_r0));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_sync_block" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_sync_block__parameterized0__xdcDup__4
   (data_out,
    data_in,
    drpclk);
  output data_out;
  input data_in;
  input drpclk;

  wire data_in;
  wire data_out;
  wire data_tmp;
  wire drpclk;

  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23 cdc_i
       (.dest_clk(drpclk),
        .dest_out(data_tmp),
        .src_clk(1'b0),
        .src_in(data_in));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg_gsr
       (.C(drpclk),
        .CE(1'b1),
        .D(data_tmp),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_sync_block" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_sync_block__parameterized0__xdcDup__5
   (tx_reset_done_r0,
    GT_TX_FSM_RESET_DONE_OUT,
    data_in,
    drpclk);
  output tx_reset_done_r0;
  input GT_TX_FSM_RESET_DONE_OUT;
  input data_in;
  input drpclk;

  wire GT_TX_FSM_RESET_DONE_OUT;
  wire data_in;
  wire data_tmp;
  wire drpclk;
  wire tx_chan_rst_done_sync;
  wire tx_reset_done_r0;

  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24 cdc_i
       (.dest_clk(drpclk),
        .dest_out(data_tmp),
        .src_clk(1'b0),
        .src_in(data_in));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg_gsr
       (.C(drpclk),
        .CE(1'b1),
        .D(data_tmp),
        .Q(tx_chan_rst_done_sync),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    tx_reset_done_r_i_1
       (.I0(GT_TX_FSM_RESET_DONE_OUT),
        .I1(tx_chan_rst_done_sync),
        .O(tx_reset_done_r0));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_sync_block" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_sync_block__xdcDup__1
   (gt_rxreset0,
    data_out,
    GT_RX_FSM_RESET_DONE_OUT,
    data_in,
    drpclk);
  output gt_rxreset0;
  input data_out;
  input GT_RX_FSM_RESET_DONE_OUT;
  input data_in;
  input drpclk;

  wire GT_RX_FSM_RESET_DONE_OUT;
  wire data_in;
  wire data_out;
  wire data_tmp;
  wire drpclk;
  wire gt_rxreset0;
  wire rx_rst_all_sync;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg_gsr
       (.C(drpclk),
        .CE(1'b1),
        .D(data_tmp),
        .Q(rx_rst_all_sync),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    gt_rxreset_i_1
       (.I0(rx_rst_all_sync),
        .I1(data_out),
        .I2(GT_RX_FSM_RESET_DONE_OUT),
        .O(gt_rxreset0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst xpm_cdc_async_rst_inst
       (.dest_arst(data_tmp),
        .dest_clk(drpclk),
        .src_arst(data_in));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_sync_block" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_sync_block__xdcDup__2
   (data_out,
    rx_reset_gt,
    drpclk);
  output data_out;
  input rx_reset_gt;
  input drpclk;

  wire data_out;
  wire data_tmp;
  wire drpclk;
  wire rx_reset_gt;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg_gsr
       (.C(drpclk),
        .CE(1'b1),
        .D(data_tmp),
        .Q(data_out),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__5 xpm_cdc_async_rst_inst
       (.dest_arst(data_tmp),
        .dest_clk(drpclk),
        .src_arst(rx_reset_gt));
endmodule

(* ORIG_REF_NAME = "jesd204_phy_0_sync_block" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_sync_block__xdcDup__3
   (gt_txreset0,
    data_out,
    GT_TX_FSM_RESET_DONE_OUT,
    data_in,
    drpclk);
  output gt_txreset0;
  input data_out;
  input GT_TX_FSM_RESET_DONE_OUT;
  input data_in;
  input drpclk;

  wire GT_TX_FSM_RESET_DONE_OUT;
  wire data_in;
  wire data_out;
  wire data_tmp;
  wire drpclk;
  wire gt_txreset0;
  wire tx_rst_all_sync;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg_gsr
       (.C(drpclk),
        .CE(1'b1),
        .D(data_tmp),
        .Q(tx_rst_all_sync),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    gt_txreset_i_1
       (.I0(tx_rst_all_sync),
        .I1(data_out),
        .I2(GT_TX_FSM_RESET_DONE_OUT),
        .O(gt_txreset0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6 xpm_cdc_async_rst_inst
       (.dest_arst(data_tmp),
        .dest_clk(drpclk),
        .src_arst(data_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_transDbgCtrl_async
   (gt0_cpllpd_in,
    p_0_in,
    tx_sys_reset_axi,
    rx_sys_reset_axi,
    gt1_cpllpd_in,
    gt2_cpllpd_in,
    gt3_cpllpd_in,
    gt4_cpllpd_in,
    gt5_cpllpd_in,
    gt6_cpllpd_in,
    gt7_cpllpd_in,
    gt0_rxpd_in,
    gt0_txsysclksel_i,
    gt0_rxsysclksel_i,
    gt0_loopback_in,
    gt1_rxpd_in,
    gt1_loopback_in,
    gt2_rxpd_in,
    gt2_loopback_in,
    gt3_rxpd_in,
    gt3_loopback_in,
    gt4_rxpd_in,
    gt4_loopback_in,
    gt5_rxpd_in,
    gt5_loopback_in,
    gt6_rxpd_in,
    gt6_loopback_in,
    gt7_rxpd_in,
    gt7_loopback_in,
    \axi_rdata_reg[3] ,
    \axi_rdata_reg[0] ,
    \axi_rdata_reg[0]_0 ,
    \axi_rdata_reg[1] ,
    \axi_rdata_reg[4] ,
    \axi_rdata_reg[2] ,
    \axi_rdata_reg[14] ,
    \axi_rdata_reg[13] ,
    \axi_rdata_reg[4]_0 ,
    data_sync_reg1,
    data_sync_reg1_0,
    data_sync_reg1_1,
    data_sync_reg1_2,
    data_sync_reg1_3,
    data_sync_reg1_4,
    data_sync_reg1_5,
    data_sync_reg1_6,
    data_sync_reg1_7,
    data_sync_reg1_8,
    data_sync_reg1_9,
    data_sync_reg1_10,
    data_sync_reg1_11,
    data_sync_reg1_12,
    data_sync_reg1_13,
    data_sync_reg1_14,
    \axi_rdata_reg[2]_0 ,
    \axi_rdata_reg[2]_1 ,
    \axi_rdata_reg[1]_0 ,
    \axi_rdata_reg[1]_1 ,
    \axi_rdata_reg[1]_2 ,
    \axi_rdata_reg[0]_1 ,
    \axi_rdata_reg[0]_2 ,
    \axi_rdata_reg[0]_3 ,
    \axi_rdata_reg[0]_4 ,
    \axi_rdata_reg[0]_5 ,
    tx_pll_lock_i_reg,
    rx_pll_lock_i_reg,
    data_in,
    \arststages_ff_reg[4] ,
    \axi_rdata_reg[17] ,
    \axi_rdata_reg[17]_0 ,
    cpll_pd_0_reg_0,
    s_axi_aclk,
    \slv_addr_reg[6] ,
    \slv_addr_reg[6]_0 ,
    chan_async_axi_map_wready_reg,
    \slv_addr_reg[3] ,
    \slv_addr_reg[3]_0 ,
    chan_async_axi_map_wready_reg_0,
    chan_async_axi_map_wready_reg_1,
    cpll_pd_6_reg_0,
    chan_async_axi_map_wready_reg_2,
    chan_async_axi_map_wready_reg_3,
    chan_async_axi_map_wready_reg_4,
    chan_async_axi_map_wready_reg_5,
    chan_async_axi_map_wready_reg_6,
    \slv_addr_reg[2] ,
    \slv_addr_reg[2]_0 ,
    \loopback_0_reg[2]_0 ,
    \loopback_0_reg[1]_0 ,
    \loopback_0_reg[0]_0 ,
    chan_async_axi_map_wready_reg_7,
    chan_async_axi_map_wready_reg_8,
    \loopback_1_reg[2]_0 ,
    \loopback_1_reg[1]_0 ,
    \loopback_1_reg[0]_0 ,
    chan_async_axi_map_wready_reg_9,
    chan_async_axi_map_wready_reg_10,
    \loopback_2_reg[2]_0 ,
    \loopback_2_reg[1]_0 ,
    \loopback_2_reg[0]_0 ,
    chan_async_axi_map_wready_reg_11,
    chan_async_axi_map_wready_reg_12,
    \loopback_3_reg[2]_0 ,
    \loopback_3_reg[1]_0 ,
    \loopback_3_reg[0]_0 ,
    chan_async_axi_map_wready_reg_13,
    chan_async_axi_map_wready_reg_14,
    \loopback_4_reg[2]_0 ,
    \loopback_4_reg[1]_0 ,
    \loopback_4_reg[0]_0 ,
    chan_async_axi_map_wready_reg_15,
    chan_async_axi_map_wready_reg_16,
    \loopback_5_reg[2]_0 ,
    \loopback_5_reg[1]_0 ,
    \loopback_5_reg[0]_0 ,
    chan_async_axi_map_wready_reg_17,
    chan_async_axi_map_wready_reg_18,
    \loopback_6_reg[2]_0 ,
    \loopback_6_reg[1]_0 ,
    \loopback_6_reg[0]_0 ,
    chan_async_axi_map_wready_reg_19,
    chan_async_axi_map_wready_reg_20,
    \loopback_7_reg[2]_0 ,
    \loopback_7_reg[1]_0 ,
    \loopback_7_reg[0]_0 ,
    s_axi_aresetn,
    \slv_addr_reg[5] ,
    Q,
    \slv_addr_reg[3]_1 ,
    \slv_addr_reg[6]_1 ,
    data_sync_reg_gsr,
    data_sync_reg_gsr_0,
    tx_sys_reset,
    rx_sys_reset,
    E,
    s_axi_wdata,
    \slv_addr_reg[4] ,
    \slv_addr_reg[4]_0 ,
    \slv_addr_reg[3]_2 ,
    \slv_addr_reg[4]_1 ,
    \gt_interface_sel_reg[1] ,
    \gt_interface_sel_reg[1]_0 ,
    \gt_interface_sel_reg[2] ,
    \gt_interface_sel_reg[0] ,
    \gt_interface_sel_reg[1]_1 ,
    \gt_interface_sel_reg[1]_2 ,
    \gt_interface_sel_reg[2]_0 ,
    \gt_interface_sel_reg[1]_3 ,
    \gt_interface_sel_reg[2]_1 ,
    \slv_addr_reg[3]_3 ,
    \slv_addr_reg[6]_2 ,
    \slv_addr_reg[5]_0 ,
    \slv_addr_reg[6]_3 );
  output gt0_cpllpd_in;
  output p_0_in;
  output tx_sys_reset_axi;
  output rx_sys_reset_axi;
  output gt1_cpllpd_in;
  output gt2_cpllpd_in;
  output gt3_cpllpd_in;
  output gt4_cpllpd_in;
  output gt5_cpllpd_in;
  output gt6_cpllpd_in;
  output gt7_cpllpd_in;
  output [1:0]gt0_rxpd_in;
  output [1:0]gt0_txsysclksel_i;
  output [1:0]gt0_rxsysclksel_i;
  output [2:0]gt0_loopback_in;
  output [1:0]gt1_rxpd_in;
  output [2:0]gt1_loopback_in;
  output [1:0]gt2_rxpd_in;
  output [2:0]gt2_loopback_in;
  output [1:0]gt3_rxpd_in;
  output [2:0]gt3_loopback_in;
  output [1:0]gt4_rxpd_in;
  output [2:0]gt4_loopback_in;
  output [1:0]gt5_rxpd_in;
  output [2:0]gt5_loopback_in;
  output [1:0]gt6_rxpd_in;
  output [2:0]gt6_loopback_in;
  output [1:0]gt7_rxpd_in;
  output [2:0]gt7_loopback_in;
  output \axi_rdata_reg[3] ;
  output \axi_rdata_reg[0] ;
  output \axi_rdata_reg[0]_0 ;
  output \axi_rdata_reg[1] ;
  output \axi_rdata_reg[4] ;
  output \axi_rdata_reg[2] ;
  output \axi_rdata_reg[14] ;
  output \axi_rdata_reg[13] ;
  output \axi_rdata_reg[4]_0 ;
  output [4:0]data_sync_reg1;
  output [4:0]data_sync_reg1_0;
  output [4:0]data_sync_reg1_1;
  output [4:0]data_sync_reg1_2;
  output [4:0]data_sync_reg1_3;
  output [4:0]data_sync_reg1_4;
  output [4:0]data_sync_reg1_5;
  output [4:0]data_sync_reg1_6;
  output [4:0]data_sync_reg1_7;
  output [4:0]data_sync_reg1_8;
  output [4:0]data_sync_reg1_9;
  output [4:0]data_sync_reg1_10;
  output [4:0]data_sync_reg1_11;
  output [4:0]data_sync_reg1_12;
  output [4:0]data_sync_reg1_13;
  output [4:0]data_sync_reg1_14;
  output \axi_rdata_reg[2]_0 ;
  output \axi_rdata_reg[2]_1 ;
  output \axi_rdata_reg[1]_0 ;
  output \axi_rdata_reg[1]_1 ;
  output \axi_rdata_reg[1]_2 ;
  output \axi_rdata_reg[0]_1 ;
  output \axi_rdata_reg[0]_2 ;
  output \axi_rdata_reg[0]_3 ;
  output \axi_rdata_reg[0]_4 ;
  output \axi_rdata_reg[0]_5 ;
  output tx_pll_lock_i_reg;
  output rx_pll_lock_i_reg;
  output data_in;
  output \arststages_ff_reg[4] ;
  output [12:0]\axi_rdata_reg[17] ;
  output [10:0]\axi_rdata_reg[17]_0 ;
  input cpll_pd_0_reg_0;
  input s_axi_aclk;
  input \slv_addr_reg[6] ;
  input \slv_addr_reg[6]_0 ;
  input chan_async_axi_map_wready_reg;
  input \slv_addr_reg[3] ;
  input \slv_addr_reg[3]_0 ;
  input chan_async_axi_map_wready_reg_0;
  input chan_async_axi_map_wready_reg_1;
  input cpll_pd_6_reg_0;
  input chan_async_axi_map_wready_reg_2;
  input chan_async_axi_map_wready_reg_3;
  input chan_async_axi_map_wready_reg_4;
  input chan_async_axi_map_wready_reg_5;
  input chan_async_axi_map_wready_reg_6;
  input \slv_addr_reg[2] ;
  input \slv_addr_reg[2]_0 ;
  input \loopback_0_reg[2]_0 ;
  input \loopback_0_reg[1]_0 ;
  input \loopback_0_reg[0]_0 ;
  input chan_async_axi_map_wready_reg_7;
  input chan_async_axi_map_wready_reg_8;
  input \loopback_1_reg[2]_0 ;
  input \loopback_1_reg[1]_0 ;
  input \loopback_1_reg[0]_0 ;
  input chan_async_axi_map_wready_reg_9;
  input chan_async_axi_map_wready_reg_10;
  input \loopback_2_reg[2]_0 ;
  input \loopback_2_reg[1]_0 ;
  input \loopback_2_reg[0]_0 ;
  input chan_async_axi_map_wready_reg_11;
  input chan_async_axi_map_wready_reg_12;
  input \loopback_3_reg[2]_0 ;
  input \loopback_3_reg[1]_0 ;
  input \loopback_3_reg[0]_0 ;
  input chan_async_axi_map_wready_reg_13;
  input chan_async_axi_map_wready_reg_14;
  input \loopback_4_reg[2]_0 ;
  input \loopback_4_reg[1]_0 ;
  input \loopback_4_reg[0]_0 ;
  input chan_async_axi_map_wready_reg_15;
  input chan_async_axi_map_wready_reg_16;
  input \loopback_5_reg[2]_0 ;
  input \loopback_5_reg[1]_0 ;
  input \loopback_5_reg[0]_0 ;
  input chan_async_axi_map_wready_reg_17;
  input chan_async_axi_map_wready_reg_18;
  input \loopback_6_reg[2]_0 ;
  input \loopback_6_reg[1]_0 ;
  input \loopback_6_reg[0]_0 ;
  input chan_async_axi_map_wready_reg_19;
  input chan_async_axi_map_wready_reg_20;
  input \loopback_7_reg[2]_0 ;
  input \loopback_7_reg[1]_0 ;
  input \loopback_7_reg[0]_0 ;
  input s_axi_aresetn;
  input [3:0]\slv_addr_reg[5] ;
  input [2:0]Q;
  input \slv_addr_reg[3]_1 ;
  input \slv_addr_reg[6]_1 ;
  input data_sync_reg_gsr;
  input data_sync_reg_gsr_0;
  input tx_sys_reset;
  input rx_sys_reset;
  input [0:0]E;
  input [17:0]s_axi_wdata;
  input [0:0]\slv_addr_reg[4] ;
  input [0:0]\slv_addr_reg[4]_0 ;
  input [0:0]\slv_addr_reg[3]_2 ;
  input [0:0]\slv_addr_reg[4]_1 ;
  input [0:0]\gt_interface_sel_reg[1] ;
  input [0:0]\gt_interface_sel_reg[1]_0 ;
  input [0:0]\gt_interface_sel_reg[2] ;
  input [0:0]\gt_interface_sel_reg[0] ;
  input [0:0]\gt_interface_sel_reg[1]_1 ;
  input [0:0]\gt_interface_sel_reg[1]_2 ;
  input [0:0]\gt_interface_sel_reg[2]_0 ;
  input [0:0]\gt_interface_sel_reg[1]_3 ;
  input [0:0]\gt_interface_sel_reg[2]_1 ;
  input [0:0]\slv_addr_reg[3]_3 ;
  input [0:0]\slv_addr_reg[6]_2 ;
  input [0:0]\slv_addr_reg[5]_0 ;
  input [0:0]\slv_addr_reg[6]_3 ;

  wire [0:0]E;
  wire [2:0]Q;
  wire \arststages_ff_reg[4] ;
  wire \axi_rdata[0]_i_19_n_0 ;
  wire \axi_rdata[0]_i_20_n_0 ;
  wire \axi_rdata[0]_i_21_n_0 ;
  wire \axi_rdata[0]_i_22_n_0 ;
  wire \axi_rdata[0]_i_26_n_0 ;
  wire \axi_rdata[0]_i_27_n_0 ;
  wire \axi_rdata[0]_i_28_n_0 ;
  wire \axi_rdata[0]_i_29_n_0 ;
  wire \axi_rdata[1]_i_22_n_0 ;
  wire \axi_rdata[1]_i_23_n_0 ;
  wire \axi_rdata[1]_i_24_n_0 ;
  wire \axi_rdata[1]_i_25_n_0 ;
  wire \axi_rdata[1]_i_26_n_0 ;
  wire \axi_rdata[1]_i_27_n_0 ;
  wire \axi_rdata[2]_i_18_n_0 ;
  wire \axi_rdata[2]_i_19_n_0 ;
  wire \axi_rdata[2]_i_20_n_0 ;
  wire \axi_rdata[2]_i_21_n_0 ;
  wire \axi_rdata[2]_i_8_n_0 ;
  wire \axi_rdata[3]_i_14_n_0 ;
  wire \axi_rdata[3]_i_15_n_0 ;
  wire \axi_rdata[3]_i_16_n_0 ;
  wire \axi_rdata[3]_i_17_n_0 ;
  wire \axi_rdata[3]_i_7_n_0 ;
  wire \axi_rdata[4]_i_14_n_0 ;
  wire \axi_rdata[4]_i_15_n_0 ;
  wire \axi_rdata[4]_i_16_n_0 ;
  wire \axi_rdata[4]_i_17_n_0 ;
  wire \axi_rdata_reg[0] ;
  wire \axi_rdata_reg[0]_0 ;
  wire \axi_rdata_reg[0]_1 ;
  wire \axi_rdata_reg[0]_2 ;
  wire \axi_rdata_reg[0]_3 ;
  wire \axi_rdata_reg[0]_4 ;
  wire \axi_rdata_reg[0]_5 ;
  wire \axi_rdata_reg[13] ;
  wire \axi_rdata_reg[14] ;
  wire [12:0]\axi_rdata_reg[17] ;
  wire [10:0]\axi_rdata_reg[17]_0 ;
  wire \axi_rdata_reg[1] ;
  wire \axi_rdata_reg[1]_0 ;
  wire \axi_rdata_reg[1]_1 ;
  wire \axi_rdata_reg[1]_2 ;
  wire \axi_rdata_reg[1]_i_15_n_0 ;
  wire \axi_rdata_reg[1]_i_16_n_0 ;
  wire \axi_rdata_reg[2] ;
  wire \axi_rdata_reg[2]_0 ;
  wire \axi_rdata_reg[2]_1 ;
  wire \axi_rdata_reg[2]_i_9_n_0 ;
  wire \axi_rdata_reg[3] ;
  wire \axi_rdata_reg[3]_i_8_n_0 ;
  wire \axi_rdata_reg[4] ;
  wire \axi_rdata_reg[4]_0 ;
  wire chan_async_axi_map_wready_reg;
  wire chan_async_axi_map_wready_reg_0;
  wire chan_async_axi_map_wready_reg_1;
  wire chan_async_axi_map_wready_reg_10;
  wire chan_async_axi_map_wready_reg_11;
  wire chan_async_axi_map_wready_reg_12;
  wire chan_async_axi_map_wready_reg_13;
  wire chan_async_axi_map_wready_reg_14;
  wire chan_async_axi_map_wready_reg_15;
  wire chan_async_axi_map_wready_reg_16;
  wire chan_async_axi_map_wready_reg_17;
  wire chan_async_axi_map_wready_reg_18;
  wire chan_async_axi_map_wready_reg_19;
  wire chan_async_axi_map_wready_reg_2;
  wire chan_async_axi_map_wready_reg_20;
  wire chan_async_axi_map_wready_reg_3;
  wire chan_async_axi_map_wready_reg_4;
  wire chan_async_axi_map_wready_reg_5;
  wire chan_async_axi_map_wready_reg_6;
  wire chan_async_axi_map_wready_reg_7;
  wire chan_async_axi_map_wready_reg_8;
  wire chan_async_axi_map_wready_reg_9;
  wire \cpll_cal_per_reg_n_0_[0] ;
  wire \cpll_cal_per_reg_n_0_[13] ;
  wire \cpll_cal_per_reg_n_0_[14] ;
  wire \cpll_cal_per_reg_n_0_[3] ;
  wire \cpll_cal_per_reg_n_0_[4] ;
  wire \cpll_cal_tol_reg_n_0_[0] ;
  wire \cpll_cal_tol_reg_n_0_[13] ;
  wire \cpll_cal_tol_reg_n_0_[14] ;
  wire \cpll_cal_tol_reg_n_0_[1] ;
  wire \cpll_cal_tol_reg_n_0_[2] ;
  wire \cpll_cal_tol_reg_n_0_[3] ;
  wire \cpll_cal_tol_reg_n_0_[4] ;
  wire cpll_pd_0_reg_0;
  wire cpll_pd_6_reg_0;
  wire data_in;
  wire [4:0]data_sync_reg1;
  wire [4:0]data_sync_reg1_0;
  wire [4:0]data_sync_reg1_1;
  wire [4:0]data_sync_reg1_10;
  wire [4:0]data_sync_reg1_11;
  wire [4:0]data_sync_reg1_12;
  wire [4:0]data_sync_reg1_13;
  wire [4:0]data_sync_reg1_14;
  wire [4:0]data_sync_reg1_2;
  wire [4:0]data_sync_reg1_3;
  wire [4:0]data_sync_reg1_4;
  wire [4:0]data_sync_reg1_5;
  wire [4:0]data_sync_reg1_6;
  wire [4:0]data_sync_reg1_7;
  wire [4:0]data_sync_reg1_8;
  wire [4:0]data_sync_reg1_9;
  wire data_sync_reg_gsr;
  wire data_sync_reg_gsr_0;
  wire gt0_cpllpd_in;
  wire [2:0]gt0_loopback_in;
  wire [1:0]gt0_rxpd_in;
  wire [1:0]gt0_rxsysclksel_i;
  wire [1:0]gt0_txsysclksel_i;
  wire gt1_cpllpd_in;
  wire [2:0]gt1_loopback_in;
  wire [1:0]gt1_rxpd_in;
  wire gt2_cpllpd_in;
  wire [2:0]gt2_loopback_in;
  wire [1:0]gt2_rxpd_in;
  wire gt3_cpllpd_in;
  wire [2:0]gt3_loopback_in;
  wire [1:0]gt3_rxpd_in;
  wire gt4_cpllpd_in;
  wire [2:0]gt4_loopback_in;
  wire [1:0]gt4_rxpd_in;
  wire gt5_cpllpd_in;
  wire [2:0]gt5_loopback_in;
  wire [1:0]gt5_rxpd_in;
  wire gt6_cpllpd_in;
  wire [2:0]gt6_loopback_in;
  wire [1:0]gt6_rxpd_in;
  wire gt7_cpllpd_in;
  wire [2:0]gt7_loopback_in;
  wire [1:0]gt7_rxpd_in;
  wire [0:0]\gt_interface_sel_reg[0] ;
  wire [0:0]\gt_interface_sel_reg[1] ;
  wire [0:0]\gt_interface_sel_reg[1]_0 ;
  wire [0:0]\gt_interface_sel_reg[1]_1 ;
  wire [0:0]\gt_interface_sel_reg[1]_2 ;
  wire [0:0]\gt_interface_sel_reg[1]_3 ;
  wire [0:0]\gt_interface_sel_reg[2] ;
  wire [0:0]\gt_interface_sel_reg[2]_0 ;
  wire [0:0]\gt_interface_sel_reg[2]_1 ;
  wire \loopback_0_reg[0]_0 ;
  wire \loopback_0_reg[1]_0 ;
  wire \loopback_0_reg[2]_0 ;
  wire \loopback_1_reg[0]_0 ;
  wire \loopback_1_reg[1]_0 ;
  wire \loopback_1_reg[2]_0 ;
  wire \loopback_2_reg[0]_0 ;
  wire \loopback_2_reg[1]_0 ;
  wire \loopback_2_reg[2]_0 ;
  wire \loopback_3_reg[0]_0 ;
  wire \loopback_3_reg[1]_0 ;
  wire \loopback_3_reg[2]_0 ;
  wire \loopback_4_reg[0]_0 ;
  wire \loopback_4_reg[1]_0 ;
  wire \loopback_4_reg[2]_0 ;
  wire \loopback_5_reg[0]_0 ;
  wire \loopback_5_reg[1]_0 ;
  wire \loopback_5_reg[2]_0 ;
  wire \loopback_6_reg[0]_0 ;
  wire \loopback_6_reg[1]_0 ;
  wire \loopback_6_reg[2]_0 ;
  wire \loopback_7_reg[0]_0 ;
  wire \loopback_7_reg[1]_0 ;
  wire \loopback_7_reg[2]_0 ;
  wire p_0_in;
  wire rx_pll_lock_i_reg;
  wire rx_sys_reset;
  wire rx_sys_reset_axi;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [17:0]s_axi_wdata;
  wire \slv_addr_reg[2] ;
  wire \slv_addr_reg[2]_0 ;
  wire \slv_addr_reg[3] ;
  wire \slv_addr_reg[3]_0 ;
  wire \slv_addr_reg[3]_1 ;
  wire [0:0]\slv_addr_reg[3]_2 ;
  wire [0:0]\slv_addr_reg[3]_3 ;
  wire [0:0]\slv_addr_reg[4] ;
  wire [0:0]\slv_addr_reg[4]_0 ;
  wire [0:0]\slv_addr_reg[4]_1 ;
  wire [3:0]\slv_addr_reg[5] ;
  wire [0:0]\slv_addr_reg[5]_0 ;
  wire \slv_addr_reg[6] ;
  wire \slv_addr_reg[6]_0 ;
  wire \slv_addr_reg[6]_1 ;
  wire [0:0]\slv_addr_reg[6]_2 ;
  wire [0:0]\slv_addr_reg[6]_3 ;
  wire tx_pll_lock_i_reg;
  wire tx_sys_reset;
  wire tx_sys_reset_axi;

  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(s_axi_aresetn),
        .O(p_0_in));
  LUT5 #(
    .INIT(32'h00000053)) 
    \axi_rdata[0]_i_10 
       (.I0(\axi_rdata[0]_i_28_n_0 ),
        .I1(\axi_rdata[0]_i_29_n_0 ),
        .I2(Q[0]),
        .I3(\slv_addr_reg[5] [2]),
        .I4(\slv_addr_reg[5] [3]),
        .O(\axi_rdata_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0311003303113333)) 
    \axi_rdata[0]_i_11 
       (.I0(gt0_rxsysclksel_i[0]),
        .I1(\slv_addr_reg[5] [1]),
        .I2(\cpll_cal_per_reg_n_0_[0] ),
        .I3(\slv_addr_reg[5] [3]),
        .I4(\slv_addr_reg[5] [2]),
        .I5(tx_sys_reset_axi),
        .O(\axi_rdata_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_19 
       (.I0(data_sync_reg1[0]),
        .I1(data_sync_reg1_0[0]),
        .I2(Q[1]),
        .I3(data_sync_reg1_1[0]),
        .I4(Q[2]),
        .I5(data_sync_reg1_2[0]),
        .O(\axi_rdata[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_20 
       (.I0(data_sync_reg1_3[0]),
        .I1(data_sync_reg1_4[0]),
        .I2(Q[1]),
        .I3(data_sync_reg1_5[0]),
        .I4(Q[2]),
        .I5(data_sync_reg1_6[0]),
        .O(\axi_rdata[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_21 
       (.I0(gt7_rxpd_in[0]),
        .I1(gt3_rxpd_in[0]),
        .I2(Q[1]),
        .I3(gt5_rxpd_in[0]),
        .I4(Q[2]),
        .I5(gt1_rxpd_in[0]),
        .O(\axi_rdata[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_22 
       (.I0(gt6_rxpd_in[0]),
        .I1(gt2_rxpd_in[0]),
        .I2(Q[1]),
        .I3(gt4_rxpd_in[0]),
        .I4(Q[2]),
        .I5(gt0_rxpd_in[0]),
        .O(\axi_rdata[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \axi_rdata[0]_i_23 
       (.I0(gt7_loopback_in[0]),
        .I1(gt3_loopback_in[0]),
        .I2(Q[1]),
        .I3(gt5_loopback_in[0]),
        .I4(Q[2]),
        .I5(gt1_loopback_in[0]),
        .O(\axi_rdata_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \axi_rdata[0]_i_24 
       (.I0(gt6_loopback_in[0]),
        .I1(gt2_loopback_in[0]),
        .I2(Q[1]),
        .I3(gt4_loopback_in[0]),
        .I4(Q[2]),
        .I5(gt0_loopback_in[0]),
        .O(\axi_rdata_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_26 
       (.I0(data_sync_reg1_11[0]),
        .I1(data_sync_reg1_12[0]),
        .I2(Q[1]),
        .I3(data_sync_reg1_13[0]),
        .I4(Q[2]),
        .I5(data_sync_reg1_14[0]),
        .O(\axi_rdata[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_27 
       (.I0(data_sync_reg1_7[0]),
        .I1(data_sync_reg1_8[0]),
        .I2(Q[1]),
        .I3(data_sync_reg1_9[0]),
        .I4(Q[2]),
        .I5(data_sync_reg1_10[0]),
        .O(\axi_rdata[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \axi_rdata[0]_i_28 
       (.I0(gt7_cpllpd_in),
        .I1(gt3_cpllpd_in),
        .I2(Q[1]),
        .I3(gt5_cpllpd_in),
        .I4(Q[2]),
        .I5(gt1_cpllpd_in),
        .O(\axi_rdata[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \axi_rdata[0]_i_29 
       (.I0(gt6_cpllpd_in),
        .I1(gt2_cpllpd_in),
        .I2(Q[1]),
        .I3(gt4_cpllpd_in),
        .I4(Q[2]),
        .I5(gt0_cpllpd_in),
        .O(\axi_rdata[0]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_rdata[0]_i_6 
       (.I0(\cpll_cal_tol_reg_n_0_[0] ),
        .I1(\slv_addr_reg[5] [3]),
        .I2(\axi_rdata[0]_i_19_n_0 ),
        .I3(Q[0]),
        .I4(\axi_rdata[0]_i_20_n_0 ),
        .O(\axi_rdata_reg[0]_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_rdata[0]_i_7 
       (.I0(rx_sys_reset_axi),
        .I1(\slv_addr_reg[5] [3]),
        .I2(\axi_rdata[0]_i_21_n_0 ),
        .I3(Q[0]),
        .I4(\axi_rdata[0]_i_22_n_0 ),
        .O(\axi_rdata_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_rdata[13]_i_3 
       (.I0(\cpll_cal_tol_reg_n_0_[13] ),
        .I1(\slv_addr_reg[5] [0]),
        .I2(\cpll_cal_per_reg_n_0_[13] ),
        .O(\axi_rdata_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_rdata[14]_i_3 
       (.I0(\cpll_cal_tol_reg_n_0_[14] ),
        .I1(\slv_addr_reg[5] [0]),
        .I2(\cpll_cal_per_reg_n_0_[14] ),
        .O(\axi_rdata_reg[14] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_12 
       (.I0(data_sync_reg1_11[1]),
        .I1(data_sync_reg1_12[1]),
        .I2(Q[1]),
        .I3(data_sync_reg1_13[1]),
        .I4(Q[2]),
        .I5(data_sync_reg1_14[1]),
        .O(\axi_rdata_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_14 
       (.I0(data_sync_reg1_7[1]),
        .I1(data_sync_reg1_8[1]),
        .I2(Q[1]),
        .I3(data_sync_reg1_9[1]),
        .I4(Q[2]),
        .I5(data_sync_reg1_10[1]),
        .O(\axi_rdata_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_22 
       (.I0(gt6_rxpd_in[1]),
        .I1(gt2_rxpd_in[1]),
        .I2(Q[1]),
        .I3(gt4_rxpd_in[1]),
        .I4(Q[2]),
        .I5(gt0_rxpd_in[1]),
        .O(\axi_rdata[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_23 
       (.I0(gt7_rxpd_in[1]),
        .I1(gt3_rxpd_in[1]),
        .I2(Q[1]),
        .I3(gt5_rxpd_in[1]),
        .I4(Q[2]),
        .I5(gt1_rxpd_in[1]),
        .O(\axi_rdata[1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_24 
       (.I0(data_sync_reg1_3[1]),
        .I1(data_sync_reg1_4[1]),
        .I2(Q[1]),
        .I3(data_sync_reg1_5[1]),
        .I4(Q[2]),
        .I5(data_sync_reg1_6[1]),
        .O(\axi_rdata[1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_25 
       (.I0(data_sync_reg1[1]),
        .I1(data_sync_reg1_0[1]),
        .I2(Q[1]),
        .I3(data_sync_reg1_1[1]),
        .I4(Q[2]),
        .I5(data_sync_reg1_2[1]),
        .O(\axi_rdata[1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_26 
       (.I0(gt6_loopback_in[1]),
        .I1(gt2_loopback_in[1]),
        .I2(Q[1]),
        .I3(gt4_loopback_in[1]),
        .I4(Q[2]),
        .I5(gt0_loopback_in[1]),
        .O(\axi_rdata[1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_27 
       (.I0(gt7_loopback_in[1]),
        .I1(gt3_loopback_in[1]),
        .I2(Q[1]),
        .I3(gt5_loopback_in[1]),
        .I4(Q[2]),
        .I5(gt1_loopback_in[1]),
        .O(\axi_rdata[1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[1]_i_6 
       (.I0(\axi_rdata_reg[1]_i_15_n_0 ),
        .I1(\slv_addr_reg[5] [2]),
        .I2(\axi_rdata_reg[1]_i_16_n_0 ),
        .I3(\slv_addr_reg[5] [3]),
        .I4(\cpll_cal_tol_reg_n_0_[1] ),
        .I5(\slv_addr_reg[3]_1 ),
        .O(\axi_rdata_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_16 
       (.I0(data_sync_reg1_11[2]),
        .I1(data_sync_reg1_12[2]),
        .I2(Q[1]),
        .I3(data_sync_reg1_13[2]),
        .I4(Q[2]),
        .I5(data_sync_reg1_14[2]),
        .O(\axi_rdata_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_17 
       (.I0(data_sync_reg1_7[2]),
        .I1(data_sync_reg1_8[2]),
        .I2(Q[1]),
        .I3(data_sync_reg1_9[2]),
        .I4(Q[2]),
        .I5(data_sync_reg1_10[2]),
        .O(\axi_rdata_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_18 
       (.I0(gt6_loopback_in[2]),
        .I1(gt2_loopback_in[2]),
        .I2(Q[1]),
        .I3(gt4_loopback_in[2]),
        .I4(Q[2]),
        .I5(gt0_loopback_in[2]),
        .O(\axi_rdata[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_19 
       (.I0(gt7_loopback_in[2]),
        .I1(gt3_loopback_in[2]),
        .I2(Q[1]),
        .I3(gt5_loopback_in[2]),
        .I4(Q[2]),
        .I5(gt1_loopback_in[2]),
        .O(\axi_rdata[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_20 
       (.I0(data_sync_reg1_3[2]),
        .I1(data_sync_reg1_4[2]),
        .I2(Q[1]),
        .I3(data_sync_reg1_5[2]),
        .I4(Q[2]),
        .I5(data_sync_reg1_6[2]),
        .O(\axi_rdata[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_21 
       (.I0(data_sync_reg1[2]),
        .I1(data_sync_reg1_0[2]),
        .I2(Q[1]),
        .I3(data_sync_reg1_1[2]),
        .I4(Q[2]),
        .I5(data_sync_reg1_2[2]),
        .O(\axi_rdata[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA800002220)) 
    \axi_rdata[2]_i_3 
       (.I0(\axi_rdata[2]_i_8_n_0 ),
        .I1(\slv_addr_reg[5] [3]),
        .I2(\slv_addr_reg[5] [1]),
        .I3(\axi_rdata_reg[2]_i_9_n_0 ),
        .I4(\slv_addr_reg[6]_1 ),
        .I5(\cpll_cal_tol_reg_n_0_[2] ),
        .O(\axi_rdata_reg[2] ));
  LUT5 #(
    .INIT(32'h3333F3BB)) 
    \axi_rdata[2]_i_8 
       (.I0(\axi_rdata[2]_i_18_n_0 ),
        .I1(\slv_addr_reg[5] [1]),
        .I2(\axi_rdata[2]_i_19_n_0 ),
        .I3(Q[0]),
        .I4(\slv_addr_reg[5] [3]),
        .O(\axi_rdata[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_14 
       (.I0(data_sync_reg1_7[3]),
        .I1(data_sync_reg1_8[3]),
        .I2(Q[1]),
        .I3(data_sync_reg1_9[3]),
        .I4(Q[2]),
        .I5(data_sync_reg1_10[3]),
        .O(\axi_rdata[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_15 
       (.I0(data_sync_reg1_11[3]),
        .I1(data_sync_reg1_12[3]),
        .I2(Q[1]),
        .I3(data_sync_reg1_13[3]),
        .I4(Q[2]),
        .I5(data_sync_reg1_14[3]),
        .O(\axi_rdata[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_16 
       (.I0(data_sync_reg1_3[3]),
        .I1(data_sync_reg1_4[3]),
        .I2(Q[1]),
        .I3(data_sync_reg1_5[3]),
        .I4(Q[2]),
        .I5(data_sync_reg1_6[3]),
        .O(\axi_rdata[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_17 
       (.I0(data_sync_reg1[3]),
        .I1(data_sync_reg1_0[3]),
        .I2(Q[1]),
        .I3(data_sync_reg1_1[3]),
        .I4(Q[2]),
        .I5(data_sync_reg1_2[3]),
        .O(\axi_rdata[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hCAFACBCBCAFAFBFB)) 
    \axi_rdata[3]_i_2 
       (.I0(\axi_rdata[3]_i_7_n_0 ),
        .I1(\slv_addr_reg[5] [1]),
        .I2(\slv_addr_reg[5] [0]),
        .I3(\cpll_cal_tol_reg_n_0_[3] ),
        .I4(\slv_addr_reg[5] [3]),
        .I5(\axi_rdata_reg[3]_i_8_n_0 ),
        .O(\axi_rdata_reg[3] ));
  LUT6 #(
    .INIT(64'hF3F3F3F3515100F3)) 
    \axi_rdata[3]_i_7 
       (.I0(\axi_rdata[3]_i_14_n_0 ),
        .I1(\cpll_cal_per_reg_n_0_[3] ),
        .I2(\slv_addr_reg[5] [1]),
        .I3(\axi_rdata[3]_i_15_n_0 ),
        .I4(Q[0]),
        .I5(\slv_addr_reg[5] [3]),
        .O(\axi_rdata[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h2222FF222222F2F2)) 
    \axi_rdata[4]_i_10 
       (.I0(\cpll_cal_per_reg_n_0_[4] ),
        .I1(\slv_addr_reg[5] [1]),
        .I2(\axi_rdata[4]_i_16_n_0 ),
        .I3(\axi_rdata[4]_i_17_n_0 ),
        .I4(\slv_addr_reg[5] [3]),
        .I5(Q[0]),
        .O(\axi_rdata_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_14 
       (.I0(data_sync_reg1[4]),
        .I1(data_sync_reg1_0[4]),
        .I2(Q[1]),
        .I3(data_sync_reg1_1[4]),
        .I4(Q[2]),
        .I5(data_sync_reg1_2[4]),
        .O(\axi_rdata[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_15 
       (.I0(data_sync_reg1_3[4]),
        .I1(data_sync_reg1_4[4]),
        .I2(Q[1]),
        .I3(data_sync_reg1_5[4]),
        .I4(Q[2]),
        .I5(data_sync_reg1_6[4]),
        .O(\axi_rdata[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_16 
       (.I0(data_sync_reg1_11[4]),
        .I1(data_sync_reg1_12[4]),
        .I2(Q[1]),
        .I3(data_sync_reg1_13[4]),
        .I4(Q[2]),
        .I5(data_sync_reg1_14[4]),
        .O(\axi_rdata[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_17 
       (.I0(data_sync_reg1_7[4]),
        .I1(data_sync_reg1_8[4]),
        .I2(Q[1]),
        .I3(data_sync_reg1_9[4]),
        .I4(Q[2]),
        .I5(data_sync_reg1_10[4]),
        .O(\axi_rdata[4]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_rdata[4]_i_9 
       (.I0(\cpll_cal_tol_reg_n_0_[4] ),
        .I1(\slv_addr_reg[5] [3]),
        .I2(\axi_rdata[4]_i_14_n_0 ),
        .I3(Q[0]),
        .I4(\axi_rdata[4]_i_15_n_0 ),
        .O(\axi_rdata_reg[4]_0 ));
  MUXF7 \axi_rdata_reg[0]_i_9 
       (.I0(\axi_rdata[0]_i_26_n_0 ),
        .I1(\axi_rdata[0]_i_27_n_0 ),
        .O(\axi_rdata_reg[0]_1 ),
        .S(Q[0]));
  MUXF7 \axi_rdata_reg[1]_i_15 
       (.I0(\axi_rdata[1]_i_22_n_0 ),
        .I1(\axi_rdata[1]_i_23_n_0 ),
        .O(\axi_rdata_reg[1]_i_15_n_0 ),
        .S(Q[0]));
  MUXF7 \axi_rdata_reg[1]_i_16 
       (.I0(\axi_rdata[1]_i_24_n_0 ),
        .I1(\axi_rdata[1]_i_25_n_0 ),
        .O(\axi_rdata_reg[1]_i_16_n_0 ),
        .S(Q[0]));
  MUXF7 \axi_rdata_reg[1]_i_17 
       (.I0(\axi_rdata[1]_i_26_n_0 ),
        .I1(\axi_rdata[1]_i_27_n_0 ),
        .O(\axi_rdata_reg[1]_2 ),
        .S(Q[0]));
  MUXF7 \axi_rdata_reg[2]_i_9 
       (.I0(\axi_rdata[2]_i_20_n_0 ),
        .I1(\axi_rdata[2]_i_21_n_0 ),
        .O(\axi_rdata_reg[2]_i_9_n_0 ),
        .S(Q[0]));
  MUXF7 \axi_rdata_reg[3]_i_8 
       (.I0(\axi_rdata[3]_i_16_n_0 ),
        .I1(\axi_rdata[3]_i_17_n_0 ),
        .O(\axi_rdata_reg[3]_i_8_n_0 ),
        .S(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_per_reg[0] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[4]_0 ),
        .D(s_axi_wdata[0]),
        .Q(\cpll_cal_per_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_per_reg[10] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[4]_0 ),
        .D(s_axi_wdata[10]),
        .Q(\axi_rdata_reg[17] [7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_per_reg[11] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[4]_0 ),
        .D(s_axi_wdata[11]),
        .Q(\axi_rdata_reg[17] [8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_per_reg[12] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[4]_0 ),
        .D(s_axi_wdata[12]),
        .Q(\axi_rdata_reg[17] [9]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_per_reg[13] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[4]_0 ),
        .D(s_axi_wdata[13]),
        .Q(\cpll_cal_per_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_per_reg[14] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[4]_0 ),
        .D(s_axi_wdata[14]),
        .Q(\cpll_cal_per_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_per_reg[15] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[4]_0 ),
        .D(s_axi_wdata[15]),
        .Q(\axi_rdata_reg[17] [10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_per_reg[16] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[4]_0 ),
        .D(s_axi_wdata[16]),
        .Q(\axi_rdata_reg[17] [11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_per_reg[17] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[4]_0 ),
        .D(s_axi_wdata[17]),
        .Q(\axi_rdata_reg[17] [12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_per_reg[1] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[4]_0 ),
        .D(s_axi_wdata[1]),
        .Q(\axi_rdata_reg[17] [0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_per_reg[2] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[4]_0 ),
        .D(s_axi_wdata[2]),
        .Q(\axi_rdata_reg[17] [1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_per_reg[3] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[4]_0 ),
        .D(s_axi_wdata[3]),
        .Q(\cpll_cal_per_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_per_reg[4] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[4]_0 ),
        .D(s_axi_wdata[4]),
        .Q(\cpll_cal_per_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_per_reg[5] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[4]_0 ),
        .D(s_axi_wdata[5]),
        .Q(\axi_rdata_reg[17] [2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_per_reg[6] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[4]_0 ),
        .D(s_axi_wdata[6]),
        .Q(\axi_rdata_reg[17] [3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_per_reg[7] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[4]_0 ),
        .D(s_axi_wdata[7]),
        .Q(\axi_rdata_reg[17] [4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_per_reg[8] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[4]_0 ),
        .D(s_axi_wdata[8]),
        .Q(\axi_rdata_reg[17] [5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_per_reg[9] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[4]_0 ),
        .D(s_axi_wdata[9]),
        .Q(\axi_rdata_reg[17] [6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_tol_reg[0] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[3]_2 ),
        .D(s_axi_wdata[0]),
        .Q(\cpll_cal_tol_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_tol_reg[10] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[3]_2 ),
        .D(s_axi_wdata[10]),
        .Q(\axi_rdata_reg[17]_0 [5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_tol_reg[11] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[3]_2 ),
        .D(s_axi_wdata[11]),
        .Q(\axi_rdata_reg[17]_0 [6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_tol_reg[12] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[3]_2 ),
        .D(s_axi_wdata[12]),
        .Q(\axi_rdata_reg[17]_0 [7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_tol_reg[13] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[3]_2 ),
        .D(s_axi_wdata[13]),
        .Q(\cpll_cal_tol_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_tol_reg[14] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[3]_2 ),
        .D(s_axi_wdata[14]),
        .Q(\cpll_cal_tol_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_tol_reg[15] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[3]_2 ),
        .D(s_axi_wdata[15]),
        .Q(\axi_rdata_reg[17]_0 [8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_tol_reg[16] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[3]_2 ),
        .D(s_axi_wdata[16]),
        .Q(\axi_rdata_reg[17]_0 [9]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_tol_reg[17] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[3]_2 ),
        .D(s_axi_wdata[17]),
        .Q(\axi_rdata_reg[17]_0 [10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_tol_reg[1] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[3]_2 ),
        .D(s_axi_wdata[1]),
        .Q(\cpll_cal_tol_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_tol_reg[2] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[3]_2 ),
        .D(s_axi_wdata[2]),
        .Q(\cpll_cal_tol_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_tol_reg[3] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[3]_2 ),
        .D(s_axi_wdata[3]),
        .Q(\cpll_cal_tol_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_tol_reg[4] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[3]_2 ),
        .D(s_axi_wdata[4]),
        .Q(\cpll_cal_tol_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_tol_reg[5] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[3]_2 ),
        .D(s_axi_wdata[5]),
        .Q(\axi_rdata_reg[17]_0 [0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_tol_reg[6] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[3]_2 ),
        .D(s_axi_wdata[6]),
        .Q(\axi_rdata_reg[17]_0 [1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_tol_reg[7] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[3]_2 ),
        .D(s_axi_wdata[7]),
        .Q(\axi_rdata_reg[17]_0 [2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_tol_reg[8] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[3]_2 ),
        .D(s_axi_wdata[8]),
        .Q(\axi_rdata_reg[17]_0 [3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_tol_reg[9] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[3]_2 ),
        .D(s_axi_wdata[9]),
        .Q(\axi_rdata_reg[17]_0 [4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    cpll_pd_0_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(cpll_pd_0_reg_0),
        .Q(gt0_cpllpd_in),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    cpll_pd_1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chan_async_axi_map_wready_reg),
        .Q(gt1_cpllpd_in),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    cpll_pd_2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\slv_addr_reg[3] ),
        .Q(gt2_cpllpd_in),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    cpll_pd_3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\slv_addr_reg[3]_0 ),
        .Q(gt3_cpllpd_in),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    cpll_pd_4_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chan_async_axi_map_wready_reg_0),
        .Q(gt4_cpllpd_in),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    cpll_pd_5_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chan_async_axi_map_wready_reg_1),
        .Q(gt5_cpllpd_in),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    cpll_pd_6_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(cpll_pd_6_reg_0),
        .Q(gt6_cpllpd_in),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    cpll_pd_7_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chan_async_axi_map_wready_reg_2),
        .Q(gt7_cpllpd_in),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \loopback_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\loopback_0_reg[0]_0 ),
        .Q(gt0_loopback_in[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \loopback_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\loopback_0_reg[1]_0 ),
        .Q(gt0_loopback_in[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \loopback_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\loopback_0_reg[2]_0 ),
        .Q(gt0_loopback_in[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \loopback_1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\loopback_1_reg[0]_0 ),
        .Q(gt1_loopback_in[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \loopback_1_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\loopback_1_reg[1]_0 ),
        .Q(gt1_loopback_in[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \loopback_1_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\loopback_1_reg[2]_0 ),
        .Q(gt1_loopback_in[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \loopback_2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\loopback_2_reg[0]_0 ),
        .Q(gt2_loopback_in[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \loopback_2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\loopback_2_reg[1]_0 ),
        .Q(gt2_loopback_in[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \loopback_2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\loopback_2_reg[2]_0 ),
        .Q(gt2_loopback_in[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \loopback_3_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\loopback_3_reg[0]_0 ),
        .Q(gt3_loopback_in[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \loopback_3_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\loopback_3_reg[1]_0 ),
        .Q(gt3_loopback_in[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \loopback_3_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\loopback_3_reg[2]_0 ),
        .Q(gt3_loopback_in[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \loopback_4_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\loopback_4_reg[0]_0 ),
        .Q(gt4_loopback_in[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \loopback_4_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\loopback_4_reg[1]_0 ),
        .Q(gt4_loopback_in[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \loopback_4_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\loopback_4_reg[2]_0 ),
        .Q(gt4_loopback_in[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \loopback_5_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\loopback_5_reg[0]_0 ),
        .Q(gt5_loopback_in[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \loopback_5_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\loopback_5_reg[1]_0 ),
        .Q(gt5_loopback_in[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \loopback_5_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\loopback_5_reg[2]_0 ),
        .Q(gt5_loopback_in[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \loopback_6_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\loopback_6_reg[0]_0 ),
        .Q(gt6_loopback_in[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \loopback_6_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\loopback_6_reg[1]_0 ),
        .Q(gt6_loopback_in[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \loopback_6_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\loopback_6_reg[2]_0 ),
        .Q(gt6_loopback_in[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \loopback_7_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\loopback_7_reg[0]_0 ),
        .Q(gt7_loopback_in[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \loopback_7_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\loopback_7_reg[1]_0 ),
        .Q(gt7_loopback_in[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \loopback_7_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\loopback_7_reg[2]_0 ),
        .Q(gt7_loopback_in[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \rx_pd_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chan_async_axi_map_wready_reg_4),
        .Q(gt0_rxpd_in[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \rx_pd_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chan_async_axi_map_wready_reg_3),
        .Q(gt0_rxpd_in[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \rx_pd_1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chan_async_axi_map_wready_reg_8),
        .Q(gt1_rxpd_in[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \rx_pd_1_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chan_async_axi_map_wready_reg_7),
        .Q(gt1_rxpd_in[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \rx_pd_2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chan_async_axi_map_wready_reg_10),
        .Q(gt2_rxpd_in[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \rx_pd_2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chan_async_axi_map_wready_reg_9),
        .Q(gt2_rxpd_in[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \rx_pd_3_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chan_async_axi_map_wready_reg_12),
        .Q(gt3_rxpd_in[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \rx_pd_3_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chan_async_axi_map_wready_reg_11),
        .Q(gt3_rxpd_in[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \rx_pd_4_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chan_async_axi_map_wready_reg_14),
        .Q(gt4_rxpd_in[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \rx_pd_4_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chan_async_axi_map_wready_reg_13),
        .Q(gt4_rxpd_in[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \rx_pd_5_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chan_async_axi_map_wready_reg_16),
        .Q(gt5_rxpd_in[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \rx_pd_5_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chan_async_axi_map_wready_reg_15),
        .Q(gt5_rxpd_in[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \rx_pd_6_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chan_async_axi_map_wready_reg_18),
        .Q(gt6_rxpd_in[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \rx_pd_6_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chan_async_axi_map_wready_reg_17),
        .Q(gt6_rxpd_in[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \rx_pd_7_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chan_async_axi_map_wready_reg_20),
        .Q(gt7_rxpd_in[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \rx_pd_7_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chan_async_axi_map_wready_reg_19),
        .Q(gt7_rxpd_in[1]),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'hEA2A)) 
    rx_pll_lock_i_i_1
       (.I0(data_sync_reg_gsr),
        .I1(gt0_rxsysclksel_i[0]),
        .I2(gt0_rxsysclksel_i[1]),
        .I3(data_sync_reg_gsr_0),
        .O(rx_pll_lock_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    rx_sys_reset_axi_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\slv_addr_reg[6]_0 ),
        .Q(rx_sys_reset_axi),
        .R(p_0_in));
  FDSE #(
    .INIT(1'b1)) 
    \rxpllclksel_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\slv_addr_reg[2]_0 ),
        .Q(gt0_rxsysclksel_i[0]),
        .S(p_0_in));
  FDSE #(
    .INIT(1'b1)) 
    \rxpllclksel_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\slv_addr_reg[2] ),
        .Q(gt0_rxsysclksel_i[1]),
        .S(p_0_in));
  LUT4 #(
    .INIT(16'hEA2A)) 
    tx_pll_lock_i_i_1
       (.I0(data_sync_reg_gsr),
        .I1(gt0_txsysclksel_i[0]),
        .I2(gt0_txsysclksel_i[1]),
        .I3(data_sync_reg_gsr_0),
        .O(tx_pll_lock_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    tx_sys_reset_axi_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\slv_addr_reg[6] ),
        .Q(tx_sys_reset_axi),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpllclksel_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chan_async_axi_map_wready_reg_6),
        .Q(gt0_txsysclksel_i[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpllclksel_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chan_async_axi_map_wready_reg_5),
        .Q(gt0_txsysclksel_i[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[0]),
        .Q(data_sync_reg1_6[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[1]),
        .Q(data_sync_reg1_6[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[2]),
        .Q(data_sync_reg1_6[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[3]),
        .Q(data_sync_reg1_6[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[4]),
        .Q(data_sync_reg1_6[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_1_reg[0] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[4]_1 ),
        .D(s_axi_wdata[0]),
        .Q(data_sync_reg1_2[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_1_reg[1] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[4]_1 ),
        .D(s_axi_wdata[1]),
        .Q(data_sync_reg1_2[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_1_reg[2] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[4]_1 ),
        .D(s_axi_wdata[2]),
        .Q(data_sync_reg1_2[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_1_reg[3] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[4]_1 ),
        .D(s_axi_wdata[3]),
        .Q(data_sync_reg1_2[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_1_reg[4] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[4]_1 ),
        .D(s_axi_wdata[4]),
        .Q(data_sync_reg1_2[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_2_reg[0] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[1]_0 ),
        .D(s_axi_wdata[0]),
        .Q(data_sync_reg1_4[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_2_reg[1] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[1]_0 ),
        .D(s_axi_wdata[1]),
        .Q(data_sync_reg1_4[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_2_reg[2] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[1]_0 ),
        .D(s_axi_wdata[2]),
        .Q(data_sync_reg1_4[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_2_reg[3] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[1]_0 ),
        .D(s_axi_wdata[3]),
        .Q(data_sync_reg1_4[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_2_reg[4] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[1]_0 ),
        .D(s_axi_wdata[4]),
        .Q(data_sync_reg1_4[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_3_reg[0] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[0] ),
        .D(s_axi_wdata[0]),
        .Q(data_sync_reg1_0[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_3_reg[1] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[0] ),
        .D(s_axi_wdata[1]),
        .Q(data_sync_reg1_0[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_3_reg[2] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[0] ),
        .D(s_axi_wdata[2]),
        .Q(data_sync_reg1_0[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_3_reg[3] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[0] ),
        .D(s_axi_wdata[3]),
        .Q(data_sync_reg1_0[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_3_reg[4] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[0] ),
        .D(s_axi_wdata[4]),
        .Q(data_sync_reg1_0[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_4_reg[0] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[1]_2 ),
        .D(s_axi_wdata[0]),
        .Q(data_sync_reg1_5[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_4_reg[1] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[1]_2 ),
        .D(s_axi_wdata[1]),
        .Q(data_sync_reg1_5[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_4_reg[2] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[1]_2 ),
        .D(s_axi_wdata[2]),
        .Q(data_sync_reg1_5[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_4_reg[3] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[1]_2 ),
        .D(s_axi_wdata[3]),
        .Q(data_sync_reg1_5[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_4_reg[4] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[1]_2 ),
        .D(s_axi_wdata[4]),
        .Q(data_sync_reg1_5[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_5_reg[0] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[1]_3 ),
        .D(s_axi_wdata[0]),
        .Q(data_sync_reg1_1[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_5_reg[1] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[1]_3 ),
        .D(s_axi_wdata[1]),
        .Q(data_sync_reg1_1[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_5_reg[2] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[1]_3 ),
        .D(s_axi_wdata[2]),
        .Q(data_sync_reg1_1[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_5_reg[3] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[1]_3 ),
        .D(s_axi_wdata[3]),
        .Q(data_sync_reg1_1[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_5_reg[4] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[1]_3 ),
        .D(s_axi_wdata[4]),
        .Q(data_sync_reg1_1[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_6_reg[0] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[3]_3 ),
        .D(s_axi_wdata[0]),
        .Q(data_sync_reg1_3[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_6_reg[1] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[3]_3 ),
        .D(s_axi_wdata[1]),
        .Q(data_sync_reg1_3[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_6_reg[2] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[3]_3 ),
        .D(s_axi_wdata[2]),
        .Q(data_sync_reg1_3[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_6_reg[3] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[3]_3 ),
        .D(s_axi_wdata[3]),
        .Q(data_sync_reg1_3[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_6_reg[4] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[3]_3 ),
        .D(s_axi_wdata[4]),
        .Q(data_sync_reg1_3[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_7_reg[0] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[5]_0 ),
        .D(s_axi_wdata[0]),
        .Q(data_sync_reg1[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_7_reg[1] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[5]_0 ),
        .D(s_axi_wdata[1]),
        .Q(data_sync_reg1[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_7_reg[2] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[5]_0 ),
        .D(s_axi_wdata[2]),
        .Q(data_sync_reg1[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_7_reg[3] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[5]_0 ),
        .D(s_axi_wdata[3]),
        .Q(data_sync_reg1[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txpostcursor_7_reg[4] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[5]_0 ),
        .D(s_axi_wdata[4]),
        .Q(data_sync_reg1[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[4] ),
        .D(s_axi_wdata[0]),
        .Q(data_sync_reg1_14[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[4] ),
        .D(s_axi_wdata[1]),
        .Q(data_sync_reg1_14[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[4] ),
        .D(s_axi_wdata[2]),
        .Q(data_sync_reg1_14[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[4] ),
        .D(s_axi_wdata[3]),
        .Q(data_sync_reg1_14[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[4] ),
        .D(s_axi_wdata[4]),
        .Q(data_sync_reg1_14[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_1_reg[0] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[1] ),
        .D(s_axi_wdata[0]),
        .Q(data_sync_reg1_10[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_1_reg[1] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[1] ),
        .D(s_axi_wdata[1]),
        .Q(data_sync_reg1_10[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_1_reg[2] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[1] ),
        .D(s_axi_wdata[2]),
        .Q(data_sync_reg1_10[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_1_reg[3] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[1] ),
        .D(s_axi_wdata[3]),
        .Q(data_sync_reg1_10[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_1_reg[4] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[1] ),
        .D(s_axi_wdata[4]),
        .Q(data_sync_reg1_10[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_2_reg[0] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[2] ),
        .D(s_axi_wdata[0]),
        .Q(data_sync_reg1_12[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_2_reg[1] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[2] ),
        .D(s_axi_wdata[1]),
        .Q(data_sync_reg1_12[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_2_reg[2] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[2] ),
        .D(s_axi_wdata[2]),
        .Q(data_sync_reg1_12[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_2_reg[3] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[2] ),
        .D(s_axi_wdata[3]),
        .Q(data_sync_reg1_12[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_2_reg[4] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[2] ),
        .D(s_axi_wdata[4]),
        .Q(data_sync_reg1_12[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_3_reg[0] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[1]_1 ),
        .D(s_axi_wdata[0]),
        .Q(data_sync_reg1_8[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_3_reg[1] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[1]_1 ),
        .D(s_axi_wdata[1]),
        .Q(data_sync_reg1_8[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_3_reg[2] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[1]_1 ),
        .D(s_axi_wdata[2]),
        .Q(data_sync_reg1_8[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_3_reg[3] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[1]_1 ),
        .D(s_axi_wdata[3]),
        .Q(data_sync_reg1_8[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_3_reg[4] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[1]_1 ),
        .D(s_axi_wdata[4]),
        .Q(data_sync_reg1_8[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_4_reg[0] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[2]_0 ),
        .D(s_axi_wdata[0]),
        .Q(data_sync_reg1_13[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_4_reg[1] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[2]_0 ),
        .D(s_axi_wdata[1]),
        .Q(data_sync_reg1_13[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_4_reg[2] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[2]_0 ),
        .D(s_axi_wdata[2]),
        .Q(data_sync_reg1_13[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_4_reg[3] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[2]_0 ),
        .D(s_axi_wdata[3]),
        .Q(data_sync_reg1_13[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_4_reg[4] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[2]_0 ),
        .D(s_axi_wdata[4]),
        .Q(data_sync_reg1_13[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_5_reg[0] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[2]_1 ),
        .D(s_axi_wdata[0]),
        .Q(data_sync_reg1_9[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_5_reg[1] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[2]_1 ),
        .D(s_axi_wdata[1]),
        .Q(data_sync_reg1_9[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_5_reg[2] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[2]_1 ),
        .D(s_axi_wdata[2]),
        .Q(data_sync_reg1_9[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_5_reg[3] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[2]_1 ),
        .D(s_axi_wdata[3]),
        .Q(data_sync_reg1_9[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_5_reg[4] 
       (.C(s_axi_aclk),
        .CE(\gt_interface_sel_reg[2]_1 ),
        .D(s_axi_wdata[4]),
        .Q(data_sync_reg1_9[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_6_reg[0] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[6]_2 ),
        .D(s_axi_wdata[0]),
        .Q(data_sync_reg1_11[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_6_reg[1] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[6]_2 ),
        .D(s_axi_wdata[1]),
        .Q(data_sync_reg1_11[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_6_reg[2] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[6]_2 ),
        .D(s_axi_wdata[2]),
        .Q(data_sync_reg1_11[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_6_reg[3] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[6]_2 ),
        .D(s_axi_wdata[3]),
        .Q(data_sync_reg1_11[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_6_reg[4] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[6]_2 ),
        .D(s_axi_wdata[4]),
        .Q(data_sync_reg1_11[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_7_reg[0] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[6]_3 ),
        .D(s_axi_wdata[0]),
        .Q(data_sync_reg1_7[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_7_reg[1] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[6]_3 ),
        .D(s_axi_wdata[1]),
        .Q(data_sync_reg1_7[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_7_reg[2] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[6]_3 ),
        .D(s_axi_wdata[2]),
        .Q(data_sync_reg1_7[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_7_reg[3] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[6]_3 ),
        .D(s_axi_wdata[3]),
        .Q(data_sync_reg1_7[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \txprecursor_7_reg[4] 
       (.C(s_axi_aclk),
        .CE(\slv_addr_reg[6]_3 ),
        .D(s_axi_wdata[4]),
        .Q(data_sync_reg1_7[4]),
        .R(p_0_in));
  LUT2 #(
    .INIT(4'hE)) 
    xpm_cdc_async_rst_inst_i_1
       (.I0(tx_sys_reset_axi),
        .I1(tx_sys_reset),
        .O(data_in));
  LUT2 #(
    .INIT(4'hE)) 
    xpm_cdc_async_rst_inst_i_1__0
       (.I0(rx_sys_reset_axi),
        .I1(rx_sys_reset),
        .O(\arststages_ff_reg[4] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_transDbgCtrl_rx
   (slv_wren_done_pulse,
    slv_rden_r,
    \slv_rdata_reg[2]_0 ,
    \slv_rdata_reg[3]_0 ,
    \slv_rdata_reg[4]_0 ,
    \slv_rdata_reg[5]_0 ,
    \slv_rdata_reg[6]_0 ,
    \slv_rdata_reg[7]_0 ,
    \slv_rdata_reg[8]_0 ,
    \slv_rdata_reg[9]_0 ,
    \slv_rdata_reg[10]_0 ,
    \slv_rdata_reg[11]_0 ,
    \slv_rdata_reg[12]_0 ,
    \slv_rdata_reg[13]_0 ,
    \slv_rdata_reg[14]_0 ,
    \slv_rdata_reg[15]_0 ,
    \slv_rdata_reg[16]_0 ,
    \slv_rdata_reg[17]_0 ,
    \slv_rdata_reg[18]_0 ,
    \slv_rdata_reg[19]_0 ,
    \slv_rdata_reg[20]_0 ,
    gt0_rxpolarity_in,
    gt7_rxlpmen_in,
    gt7_rxdfelpmreset_in,
    gt1_rxpolarity_in,
    gt2_rxpolarity_in,
    gt3_rxpolarity_in,
    gt4_rxpolarity_in,
    gt5_rxpolarity_in,
    gt6_rxpolarity_in,
    gt7_rxpolarity_in,
    axi_bvalid_reg,
    \slv_rdata_reg[0]_0 ,
    \axi_bresp_reg[1] ,
    rxdfeuthold_reg_0,
    chan_rx_slv_rdata,
    p_0_in,
    s_axi_aclk,
    data_sync_reg_gsr,
    rx_core_clk,
    chan_rx_slv_rden,
    \slv_addr_reg[6] ,
    clk1_ready_pulse_reg,
    chan_async_axi_map_wready_reg,
    cmn_dbg_axi_map_wready_reg,
    wr_req_reg_reg,
    \slv_addr_reg[3] ,
    Q,
    s_axi_wvalid,
    chan_async_axi_map_wready,
    cmn_dbg_axi_map_wready,
    \slv_addr_reg[4] ,
    \slv_addr_reg[6]_0 ,
    \slv_addr_reg[2] ,
    \gt_interface_sel_reg[0] ,
    \slv_addr_reg[2]_0 ,
    \gt_interface_sel_reg[2] ,
    \gt_interface_sel_reg[2]_0 ,
    \slv_addr_reg[3]_0 ,
    \slv_addr_reg[3]_1 ,
    \gt_interface_sel_reg[2]_1 ,
    chan_rx_axi_map_wready,
    E,
    s_axi_wdata,
    s_axi_aresetn,
    D,
    \slv_addr_reg[3]_2 ,
    rxdfevphold_reg_0,
    rxdfeuthold_reg_1,
    rxdfelfhold_reg_0,
    rxdfeagchold_reg_0,
    rxoshold_reg_0,
    rxdfetap15hold_reg_0,
    rxdfetap14hold_reg_0,
    rxdfetap13hold_reg_0,
    rxdfetap12hold_reg_0,
    rxdfetap11hold_reg_0,
    rxdfetap10hold_reg_0,
    rxdfetap9hold_reg_0,
    rxdfetap8hold_reg_0,
    rxdfetap7hold_reg_0,
    rxdfetap6hold_reg_0,
    rxdfetap5hold_reg_0,
    rxdfetap4hold_reg_0,
    rxdfetap3hold_reg_0,
    rxdfetap2hold_reg_0);
  output slv_wren_done_pulse;
  output slv_rden_r;
  output \slv_rdata_reg[2]_0 ;
  output \slv_rdata_reg[3]_0 ;
  output \slv_rdata_reg[4]_0 ;
  output \slv_rdata_reg[5]_0 ;
  output \slv_rdata_reg[6]_0 ;
  output \slv_rdata_reg[7]_0 ;
  output \slv_rdata_reg[8]_0 ;
  output \slv_rdata_reg[9]_0 ;
  output \slv_rdata_reg[10]_0 ;
  output \slv_rdata_reg[11]_0 ;
  output \slv_rdata_reg[12]_0 ;
  output \slv_rdata_reg[13]_0 ;
  output \slv_rdata_reg[14]_0 ;
  output \slv_rdata_reg[15]_0 ;
  output \slv_rdata_reg[16]_0 ;
  output \slv_rdata_reg[17]_0 ;
  output \slv_rdata_reg[18]_0 ;
  output \slv_rdata_reg[19]_0 ;
  output \slv_rdata_reg[20]_0 ;
  output gt0_rxpolarity_in;
  output gt7_rxlpmen_in;
  output gt7_rxdfelpmreset_in;
  output gt1_rxpolarity_in;
  output gt2_rxpolarity_in;
  output gt3_rxpolarity_in;
  output gt4_rxpolarity_in;
  output gt5_rxpolarity_in;
  output gt6_rxpolarity_in;
  output gt7_rxpolarity_in;
  output axi_bvalid_reg;
  output \slv_rdata_reg[0]_0 ;
  output \axi_bresp_reg[1] ;
  output rxdfeuthold_reg_0;
  output [19:0]chan_rx_slv_rdata;
  input p_0_in;
  input s_axi_aclk;
  input data_sync_reg_gsr;
  input rx_core_clk;
  input chan_rx_slv_rden;
  input \slv_addr_reg[6] ;
  input clk1_ready_pulse_reg;
  input chan_async_axi_map_wready_reg;
  input cmn_dbg_axi_map_wready_reg;
  input wr_req_reg_reg;
  input [1:0]\slv_addr_reg[3] ;
  input [2:0]Q;
  input s_axi_wvalid;
  input chan_async_axi_map_wready;
  input cmn_dbg_axi_map_wready;
  input \slv_addr_reg[4] ;
  input \slv_addr_reg[6]_0 ;
  input \slv_addr_reg[2] ;
  input \gt_interface_sel_reg[0] ;
  input \slv_addr_reg[2]_0 ;
  input \gt_interface_sel_reg[2] ;
  input \gt_interface_sel_reg[2]_0 ;
  input \slv_addr_reg[3]_0 ;
  input \slv_addr_reg[3]_1 ;
  input \gt_interface_sel_reg[2]_1 ;
  input chan_rx_axi_map_wready;
  input [0:0]E;
  input [19:0]s_axi_wdata;
  input s_axi_aresetn;
  input [0:0]D;
  input \slv_addr_reg[3]_2 ;
  input rxdfevphold_reg_0;
  input rxdfeuthold_reg_1;
  input rxdfelfhold_reg_0;
  input rxdfeagchold_reg_0;
  input rxoshold_reg_0;
  input rxdfetap15hold_reg_0;
  input rxdfetap14hold_reg_0;
  input rxdfetap13hold_reg_0;
  input rxdfetap12hold_reg_0;
  input rxdfetap11hold_reg_0;
  input rxdfetap10hold_reg_0;
  input rxdfetap9hold_reg_0;
  input rxdfetap8hold_reg_0;
  input rxdfetap7hold_reg_0;
  input rxdfetap6hold_reg_0;
  input rxdfetap5hold_reg_0;
  input rxdfetap4hold_reg_0;
  input rxdfetap3hold_reg_0;
  input rxdfetap2hold_reg_0;

  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \axi_bresp_reg[1] ;
  wire axi_bvalid_reg;
  wire chan_async_axi_map_wready;
  wire chan_async_axi_map_wready_reg;
  wire chan_rx_axi_map_wready;
  wire [19:0]chan_rx_slv_rdata;
  wire chan_rx_slv_rden;
  wire clk1_ready_pulse_reg;
  wire clk2clk_handshake_pulse_gen_i_n_10;
  wire clk2clk_handshake_pulse_gen_i_n_11;
  wire clk2clk_handshake_pulse_gen_i_n_12;
  wire clk2clk_handshake_pulse_gen_i_n_13;
  wire clk2clk_handshake_pulse_gen_i_n_14;
  wire clk2clk_handshake_pulse_gen_i_n_4;
  wire clk2clk_handshake_pulse_gen_i_n_5;
  wire clk2clk_handshake_pulse_gen_i_n_6;
  wire clk2clk_handshake_pulse_gen_i_n_7;
  wire clk2clk_handshake_pulse_gen_i_n_8;
  wire clk2clk_handshake_pulse_gen_i_n_9;
  wire cmn_dbg_axi_map_wready;
  wire cmn_dbg_axi_map_wready_reg;
  wire data_sync_reg_gsr;
  wire gt0_rxpolarity_in;
  wire gt1_rxpolarity_in;
  wire gt2_rxpolarity_in;
  wire gt3_rxpolarity_in;
  wire gt4_rxpolarity_in;
  wire gt5_rxpolarity_in;
  wire gt6_rxpolarity_in;
  wire gt7_rxdfelpmreset_in;
  wire gt7_rxlpmen_in;
  wire gt7_rxpolarity_in;
  wire \gt_interface_sel_reg[0] ;
  wire \gt_interface_sel_reg[2] ;
  wire \gt_interface_sel_reg[2]_0 ;
  wire \gt_interface_sel_reg[2]_1 ;
  wire p_0_in;
  wire p_1_in;
  wire rx_core_clk;
  wire rxdfeagchold_reg_0;
  wire rxdfelfhold_reg_0;
  wire rxdfetap10hold_reg_0;
  wire rxdfetap11hold_reg_0;
  wire rxdfetap12hold_reg_0;
  wire rxdfetap13hold_reg_0;
  wire rxdfetap14hold_reg_0;
  wire rxdfetap15hold_reg_0;
  wire rxdfetap2hold_reg_0;
  wire rxdfetap3hold_reg_0;
  wire rxdfetap4hold_reg_0;
  wire rxdfetap5hold_reg_0;
  wire rxdfetap6hold_reg_0;
  wire rxdfetap7hold_reg_0;
  wire rxdfetap8hold_reg_0;
  wire rxdfetap9hold_reg_0;
  wire rxdfeuthold_reg_0;
  wire rxdfeuthold_reg_1;
  wire rxdfevphold_reg_0;
  wire rxoshold_reg_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [19:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire slv_access_valid_hold;
  wire \slv_addr_reg[2] ;
  wire \slv_addr_reg[2]_0 ;
  wire [1:0]\slv_addr_reg[3] ;
  wire \slv_addr_reg[3]_0 ;
  wire \slv_addr_reg[3]_1 ;
  wire \slv_addr_reg[3]_2 ;
  wire \slv_addr_reg[4] ;
  wire \slv_addr_reg[6] ;
  wire \slv_addr_reg[6]_0 ;
  wire \slv_rdata[0]_i_3__0_n_0 ;
  wire \slv_rdata[0]_i_4__0_n_0 ;
  wire \slv_rdata[0]_i_5_n_0 ;
  wire \slv_rdata_reg[0]_0 ;
  wire \slv_rdata_reg[10]_0 ;
  wire \slv_rdata_reg[11]_0 ;
  wire \slv_rdata_reg[12]_0 ;
  wire \slv_rdata_reg[13]_0 ;
  wire \slv_rdata_reg[14]_0 ;
  wire \slv_rdata_reg[15]_0 ;
  wire \slv_rdata_reg[16]_0 ;
  wire \slv_rdata_reg[17]_0 ;
  wire \slv_rdata_reg[18]_0 ;
  wire \slv_rdata_reg[19]_0 ;
  wire \slv_rdata_reg[20]_0 ;
  wire \slv_rdata_reg[2]_0 ;
  wire \slv_rdata_reg[3]_0 ;
  wire \slv_rdata_reg[4]_0 ;
  wire \slv_rdata_reg[5]_0 ;
  wire \slv_rdata_reg[6]_0 ;
  wire \slv_rdata_reg[7]_0 ;
  wire \slv_rdata_reg[8]_0 ;
  wire \slv_rdata_reg[9]_0 ;
  wire slv_rden_r;
  wire \slv_wdata_r_internal_reg_n_0_[0] ;
  wire \slv_wdata_r_internal_reg_n_0_[10] ;
  wire \slv_wdata_r_internal_reg_n_0_[11] ;
  wire \slv_wdata_r_internal_reg_n_0_[12] ;
  wire \slv_wdata_r_internal_reg_n_0_[13] ;
  wire \slv_wdata_r_internal_reg_n_0_[14] ;
  wire \slv_wdata_r_internal_reg_n_0_[15] ;
  wire \slv_wdata_r_internal_reg_n_0_[16] ;
  wire \slv_wdata_r_internal_reg_n_0_[17] ;
  wire \slv_wdata_r_internal_reg_n_0_[18] ;
  wire \slv_wdata_r_internal_reg_n_0_[19] ;
  wire \slv_wdata_r_internal_reg_n_0_[20] ;
  wire \slv_wdata_r_internal_reg_n_0_[3] ;
  wire \slv_wdata_r_internal_reg_n_0_[4] ;
  wire \slv_wdata_r_internal_reg_n_0_[5] ;
  wire \slv_wdata_r_internal_reg_n_0_[6] ;
  wire \slv_wdata_r_internal_reg_n_0_[7] ;
  wire \slv_wdata_r_internal_reg_n_0_[8] ;
  wire \slv_wdata_r_internal_reg_n_0_[9] ;
  wire slv_wren_done_pulse;
  wire wr_req_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_hshk_pls_gen__xdcDup__3 clk2clk_handshake_pulse_gen_i
       (.Q(\slv_wdata_r_internal_reg_n_0_[0] ),
        .\axi_bresp_reg[1] (\axi_bresp_reg[1] ),
        .axi_bvalid_reg(axi_bvalid_reg),
        .chan_async_axi_map_wready(chan_async_axi_map_wready),
        .chan_async_axi_map_wready_reg(chan_async_axi_map_wready_reg),
        .chan_rx_axi_map_wready(chan_rx_axi_map_wready),
        .chan_rx_slv_rden(chan_rx_slv_rden),
        .clk1_ready_pulse_reg_0(clk1_ready_pulse_reg),
        .cmn_dbg_axi_map_wready(cmn_dbg_axi_map_wready),
        .cmn_dbg_axi_map_wready_reg(cmn_dbg_axi_map_wready_reg),
        .data_in(slv_access_valid_hold),
        .data_sync_reg_gsr(data_sync_reg_gsr),
        .gt0_rxpolarity_in(gt0_rxpolarity_in),
        .gt1_rxpolarity_in(gt1_rxpolarity_in),
        .gt2_rxpolarity_in(gt2_rxpolarity_in),
        .gt3_rxpolarity_in(gt3_rxpolarity_in),
        .gt4_rxpolarity_in(gt4_rxpolarity_in),
        .gt5_rxpolarity_in(gt5_rxpolarity_in),
        .gt6_rxpolarity_in(gt6_rxpolarity_in),
        .gt7_rxdfelpmreset_in(gt7_rxdfelpmreset_in),
        .gt7_rxlpmen_in(gt7_rxlpmen_in),
        .gt7_rxpolarity_in(gt7_rxpolarity_in),
        .\gt_interface_sel_reg[0] (\gt_interface_sel_reg[0] ),
        .\gt_interface_sel_reg[2] (\gt_interface_sel_reg[2] ),
        .\gt_interface_sel_reg[2]_0 (\gt_interface_sel_reg[2]_0 ),
        .\gt_interface_sel_reg[2]_1 (\gt_interface_sel_reg[2]_1 ),
        .p_0_in(p_0_in),
        .rx_core_clk(rx_core_clk),
        .rxdfelpmreset_reg(clk2clk_handshake_pulse_gen_i_n_6),
        .rxdfeuthold_reg(rxdfeuthold_reg_0),
        .rxlpmen_reg(clk2clk_handshake_pulse_gen_i_n_5),
        .rxpolarity_0_reg(clk2clk_handshake_pulse_gen_i_n_4),
        .rxpolarity_1_reg(clk2clk_handshake_pulse_gen_i_n_7),
        .rxpolarity_2_reg(clk2clk_handshake_pulse_gen_i_n_8),
        .rxpolarity_3_reg(clk2clk_handshake_pulse_gen_i_n_9),
        .rxpolarity_4_reg(clk2clk_handshake_pulse_gen_i_n_10),
        .rxpolarity_5_reg(clk2clk_handshake_pulse_gen_i_n_11),
        .rxpolarity_6_reg(clk2clk_handshake_pulse_gen_i_n_12),
        .rxpolarity_7_reg(clk2clk_handshake_pulse_gen_i_n_13),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wvalid(s_axi_wvalid),
        .slv_access_valid_hold_reg(clk2clk_handshake_pulse_gen_i_n_14),
        .\slv_addr_reg[2] (\slv_addr_reg[2] ),
        .\slv_addr_reg[2]_0 (\slv_addr_reg[2]_0 ),
        .\slv_addr_reg[3] (\slv_addr_reg[3]_0 ),
        .\slv_addr_reg[3]_0 (\slv_addr_reg[3]_1 ),
        .\slv_addr_reg[4] (\slv_addr_reg[4] ),
        .\slv_addr_reg[6] (\slv_addr_reg[6]_0 ),
        .slv_rden_r_reg(slv_rden_r),
        .slv_wren_done_pulse(slv_wren_done_pulse),
        .wr_req_reg_reg(wr_req_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    rxdfeagchold_reg
       (.C(rx_core_clk),
        .CE(\slv_addr_reg[6] ),
        .D(\slv_wdata_r_internal_reg_n_0_[17] ),
        .Q(\slv_rdata_reg[17]_0 ),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    rxdfelfhold_reg
       (.C(rx_core_clk),
        .CE(\slv_addr_reg[6] ),
        .D(\slv_wdata_r_internal_reg_n_0_[18] ),
        .Q(\slv_rdata_reg[18]_0 ),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    rxdfelpmreset_reg
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_6),
        .Q(gt7_rxdfelpmreset_in),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    rxdfetap10hold_reg
       (.C(rx_core_clk),
        .CE(\slv_addr_reg[6] ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\slv_rdata_reg[10]_0 ),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    rxdfetap11hold_reg
       (.C(rx_core_clk),
        .CE(\slv_addr_reg[6] ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\slv_rdata_reg[11]_0 ),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    rxdfetap12hold_reg
       (.C(rx_core_clk),
        .CE(\slv_addr_reg[6] ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\slv_rdata_reg[12]_0 ),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    rxdfetap13hold_reg
       (.C(rx_core_clk),
        .CE(\slv_addr_reg[6] ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\slv_rdata_reg[13]_0 ),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    rxdfetap14hold_reg
       (.C(rx_core_clk),
        .CE(\slv_addr_reg[6] ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\slv_rdata_reg[14]_0 ),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    rxdfetap15hold_reg
       (.C(rx_core_clk),
        .CE(\slv_addr_reg[6] ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\slv_rdata_reg[15]_0 ),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    rxdfetap2hold_reg
       (.C(rx_core_clk),
        .CE(\slv_addr_reg[6] ),
        .D(p_1_in),
        .Q(\slv_rdata_reg[2]_0 ),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    rxdfetap3hold_reg
       (.C(rx_core_clk),
        .CE(\slv_addr_reg[6] ),
        .D(\slv_wdata_r_internal_reg_n_0_[3] ),
        .Q(\slv_rdata_reg[3]_0 ),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    rxdfetap4hold_reg
       (.C(rx_core_clk),
        .CE(\slv_addr_reg[6] ),
        .D(\slv_wdata_r_internal_reg_n_0_[4] ),
        .Q(\slv_rdata_reg[4]_0 ),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    rxdfetap5hold_reg
       (.C(rx_core_clk),
        .CE(\slv_addr_reg[6] ),
        .D(\slv_wdata_r_internal_reg_n_0_[5] ),
        .Q(\slv_rdata_reg[5]_0 ),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    rxdfetap6hold_reg
       (.C(rx_core_clk),
        .CE(\slv_addr_reg[6] ),
        .D(\slv_wdata_r_internal_reg_n_0_[6] ),
        .Q(\slv_rdata_reg[6]_0 ),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    rxdfetap7hold_reg
       (.C(rx_core_clk),
        .CE(\slv_addr_reg[6] ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\slv_rdata_reg[7]_0 ),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    rxdfetap8hold_reg
       (.C(rx_core_clk),
        .CE(\slv_addr_reg[6] ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\slv_rdata_reg[8]_0 ),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    rxdfetap9hold_reg
       (.C(rx_core_clk),
        .CE(\slv_addr_reg[6] ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\slv_rdata_reg[9]_0 ),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    rxdfeuthold_reg
       (.C(rx_core_clk),
        .CE(\slv_addr_reg[6] ),
        .D(\slv_wdata_r_internal_reg_n_0_[19] ),
        .Q(\slv_rdata_reg[19]_0 ),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    rxdfevphold_reg
       (.C(rx_core_clk),
        .CE(\slv_addr_reg[6] ),
        .D(\slv_wdata_r_internal_reg_n_0_[20] ),
        .Q(\slv_rdata_reg[20]_0 ),
        .R(data_sync_reg_gsr));
  FDSE #(
    .INIT(1'b1)) 
    rxlpmen_reg
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_5),
        .Q(gt7_rxlpmen_in),
        .S(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    rxoshold_reg
       (.C(rx_core_clk),
        .CE(\slv_addr_reg[6] ),
        .D(\slv_wdata_r_internal_reg_n_0_[16] ),
        .Q(\slv_rdata_reg[16]_0 ),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    rxpolarity_0_reg
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_4),
        .Q(gt0_rxpolarity_in),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    rxpolarity_1_reg
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_7),
        .Q(gt1_rxpolarity_in),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    rxpolarity_2_reg
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_8),
        .Q(gt2_rxpolarity_in),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    rxpolarity_3_reg
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_9),
        .Q(gt3_rxpolarity_in),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    rxpolarity_4_reg
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_10),
        .Q(gt4_rxpolarity_in),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    rxpolarity_5_reg
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_11),
        .Q(gt5_rxpolarity_in),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    rxpolarity_6_reg
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_12),
        .Q(gt6_rxpolarity_in),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    rxpolarity_7_reg
       (.C(rx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_13),
        .Q(gt7_rxpolarity_in),
        .R(data_sync_reg_gsr));
  FDRE slv_access_valid_hold_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_14),
        .Q(slv_access_valid_hold),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF20222000)) 
    \slv_rdata[0]_i_2 
       (.I0(\slv_addr_reg[3] [0]),
        .I1(\slv_addr_reg[3] [1]),
        .I2(\slv_rdata[0]_i_3__0_n_0 ),
        .I3(Q[0]),
        .I4(\slv_rdata[0]_i_4__0_n_0 ),
        .I5(\slv_rdata[0]_i_5_n_0 ),
        .O(\slv_rdata_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_3__0 
       (.I0(gt7_rxpolarity_in),
        .I1(gt3_rxpolarity_in),
        .I2(Q[1]),
        .I3(gt5_rxpolarity_in),
        .I4(Q[2]),
        .I5(gt1_rxpolarity_in),
        .O(\slv_rdata[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_4__0 
       (.I0(gt6_rxpolarity_in),
        .I1(gt2_rxpolarity_in),
        .I2(Q[1]),
        .I3(gt4_rxpolarity_in),
        .I4(Q[2]),
        .I5(gt0_rxpolarity_in),
        .O(\slv_rdata[0]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hE020)) 
    \slv_rdata[0]_i_5 
       (.I0(gt7_rxlpmen_in),
        .I1(\slv_addr_reg[3] [0]),
        .I2(\slv_addr_reg[3] [1]),
        .I3(gt7_rxdfelpmreset_in),
        .O(\slv_rdata[0]_i_5_n_0 ));
  FDRE \slv_rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(D),
        .Q(chan_rx_slv_rdata[0]),
        .R(1'b0));
  FDRE \slv_rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(rxdfetap10hold_reg_0),
        .Q(chan_rx_slv_rdata[9]),
        .R(\slv_addr_reg[3]_2 ));
  FDRE \slv_rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(rxdfetap11hold_reg_0),
        .Q(chan_rx_slv_rdata[10]),
        .R(\slv_addr_reg[3]_2 ));
  FDRE \slv_rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(rxdfetap12hold_reg_0),
        .Q(chan_rx_slv_rdata[11]),
        .R(\slv_addr_reg[3]_2 ));
  FDRE \slv_rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(rxdfetap13hold_reg_0),
        .Q(chan_rx_slv_rdata[12]),
        .R(\slv_addr_reg[3]_2 ));
  FDRE \slv_rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(rxdfetap14hold_reg_0),
        .Q(chan_rx_slv_rdata[13]),
        .R(\slv_addr_reg[3]_2 ));
  FDRE \slv_rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(rxdfetap15hold_reg_0),
        .Q(chan_rx_slv_rdata[14]),
        .R(\slv_addr_reg[3]_2 ));
  FDRE \slv_rdata_reg[16] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(rxoshold_reg_0),
        .Q(chan_rx_slv_rdata[15]),
        .R(\slv_addr_reg[3]_2 ));
  FDRE \slv_rdata_reg[17] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(rxdfeagchold_reg_0),
        .Q(chan_rx_slv_rdata[16]),
        .R(\slv_addr_reg[3]_2 ));
  FDRE \slv_rdata_reg[18] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(rxdfelfhold_reg_0),
        .Q(chan_rx_slv_rdata[17]),
        .R(\slv_addr_reg[3]_2 ));
  FDRE \slv_rdata_reg[19] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(rxdfeuthold_reg_1),
        .Q(chan_rx_slv_rdata[18]),
        .R(\slv_addr_reg[3]_2 ));
  FDRE \slv_rdata_reg[20] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(rxdfevphold_reg_0),
        .Q(chan_rx_slv_rdata[19]),
        .R(\slv_addr_reg[3]_2 ));
  FDRE \slv_rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(rxdfetap2hold_reg_0),
        .Q(chan_rx_slv_rdata[1]),
        .R(\slv_addr_reg[3]_2 ));
  FDRE \slv_rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(rxdfetap3hold_reg_0),
        .Q(chan_rx_slv_rdata[2]),
        .R(\slv_addr_reg[3]_2 ));
  FDRE \slv_rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(rxdfetap4hold_reg_0),
        .Q(chan_rx_slv_rdata[3]),
        .R(\slv_addr_reg[3]_2 ));
  FDRE \slv_rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(rxdfetap5hold_reg_0),
        .Q(chan_rx_slv_rdata[4]),
        .R(\slv_addr_reg[3]_2 ));
  FDRE \slv_rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(rxdfetap6hold_reg_0),
        .Q(chan_rx_slv_rdata[5]),
        .R(\slv_addr_reg[3]_2 ));
  FDRE \slv_rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(rxdfetap7hold_reg_0),
        .Q(chan_rx_slv_rdata[6]),
        .R(\slv_addr_reg[3]_2 ));
  FDRE \slv_rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(rxdfetap8hold_reg_0),
        .Q(chan_rx_slv_rdata[7]),
        .R(\slv_addr_reg[3]_2 ));
  FDRE \slv_rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(rxdfetap9hold_reg_0),
        .Q(chan_rx_slv_rdata[8]),
        .R(\slv_addr_reg[3]_2 ));
  FDRE slv_rden_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chan_rx_slv_rden),
        .Q(slv_rden_r),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[0]),
        .Q(\slv_wdata_r_internal_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[9]),
        .Q(\slv_wdata_r_internal_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[10]),
        .Q(\slv_wdata_r_internal_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[11]),
        .Q(\slv_wdata_r_internal_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[12]),
        .Q(\slv_wdata_r_internal_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[13]),
        .Q(\slv_wdata_r_internal_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[14]),
        .Q(\slv_wdata_r_internal_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[16] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[15]),
        .Q(\slv_wdata_r_internal_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[17] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[16]),
        .Q(\slv_wdata_r_internal_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[18] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[17]),
        .Q(\slv_wdata_r_internal_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[19] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[18]),
        .Q(\slv_wdata_r_internal_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[20] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[19]),
        .Q(\slv_wdata_r_internal_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[1]),
        .Q(p_1_in),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[2]),
        .Q(\slv_wdata_r_internal_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[3]),
        .Q(\slv_wdata_r_internal_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[4]),
        .Q(\slv_wdata_r_internal_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[5]),
        .Q(\slv_wdata_r_internal_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[6]),
        .Q(\slv_wdata_r_internal_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[7]),
        .Q(\slv_wdata_r_internal_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[8]),
        .Q(\slv_wdata_r_internal_reg_n_0_[9] ),
        .R(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_transDbgCtrl_tx
   (slv_wren_done_pulse,
    slv_wren_clk2,
    slv_rden_r,
    gt0_txinhibit_in,
    gt0_txpolarity_in,
    gt1_txinhibit_in,
    gt1_txpolarity_in,
    gt2_txinhibit_in,
    gt2_txpolarity_in,
    gt3_txinhibit_in,
    gt3_txpolarity_in,
    gt4_txinhibit_in,
    gt4_txpolarity_in,
    gt5_txinhibit_in,
    gt5_txpolarity_in,
    gt6_txinhibit_in,
    gt6_txpolarity_in,
    gt7_txinhibit_in,
    gt7_txpolarity_in,
    chan_tx_slv_rden_reg,
    \slv_rdata_reg[0]_0 ,
    \slv_rdata_reg[0]_1 ,
    txinihibit_7_reg_0,
    \slv_rdata_reg[3]_0 ,
    \slv_rdata_reg[3]_1 ,
    data_sync_reg1,
    data_sync_reg1_0,
    \slv_rdata_reg[3]_2 ,
    \slv_rdata_reg[3]_3 ,
    data_sync_reg1_1,
    \slv_rdata_reg[3]_4 ,
    data_sync_reg1_2,
    \slv_rdata_reg[2]_0 ,
    \slv_rdata_reg[1]_0 ,
    \slv_rdata_reg[1]_1 ,
    gt6_txpd_in,
    gt2_txpd_in,
    gt4_txpd_in,
    gt0_txpd_in,
    gt7_txpd_in,
    gt3_txpd_in,
    gt5_txpd_in,
    gt1_txpd_in,
    \txdiffctrl_7_reg[0]_0 ,
    \axi_rdata_reg[3] ,
    p_0_in,
    s_axi_aclk,
    data_sync_reg_gsr,
    tx_core_clk,
    chan_tx_slv_rden,
    \slv_wdata_r_internal_reg[0]_0 ,
    \slv_wdata_r_internal_reg[0]_1 ,
    Q,
    chan_async_slv_rden,
    \slv_addr_reg[3] ,
    \gt_interface_sel_reg[6] ,
    \gt_interface_sel_reg[2] ,
    \slv_addr_reg[4] ,
    \gt_interface_sel_reg[1] ,
    \slv_addr_reg[5] ,
    \gt_interface_sel_reg[1]_0 ,
    \slv_addr_reg[3]_0 ,
    \slv_addr_reg[5]_0 ,
    \slv_addr_reg[4]_0 ,
    \slv_addr_reg[6] ,
    \gt_interface_sel_reg[1]_1 ,
    \gt_interface_sel_reg[2]_0 ,
    \slv_addr_reg[6]_0 ,
    \slv_addr_reg[2] ,
    \slv_addr_reg[4]_1 ,
    \slv_addr_reg[6]_1 ,
    \gt_interface_sel_reg[0] ,
    \slv_addr_reg[4]_2 ,
    \slv_addr_reg[2]_0 ,
    \slv_addr_reg[6]_2 ,
    \slv_addr_reg[5]_1 ,
    \gt_interface_sel_reg[0]_0 ,
    \slv_addr_reg[6]_3 ,
    \slv_addr_reg[2]_1 ,
    \gt_interface_sel_reg[1]_2 ,
    \gt_interface_sel_reg[0]_1 ,
    \gt_interface_sel_reg[1]_3 ,
    \slv_addr_reg[5]_2 ,
    \slv_addr_reg[3]_1 ,
    s_axi_wvalid,
    chan_tx_axi_map_wready,
    E,
    s_axi_wdata,
    \slv_addr_reg[4]_3 ,
    \slv_addr_reg[3]_2 ,
    \gt_interface_sel_reg[0]_2 ,
    \slv_addr_reg[2]_2 ,
    \slv_addr_reg[3]_3 ,
    \gt_interface_sel_reg[2]_1 ,
    \slv_addr_reg[3]_4 ,
    \gt_interface_sel_reg[2]_2 ,
    \gt_interface_sel_reg[2]_3 ,
    \slv_addr_reg[3]_5 ,
    \slv_addr_reg[2]_3 ,
    \slv_addr_reg[3]_6 ,
    \slv_addr_reg[5]_3 ,
    \gt_interface_sel_reg[2]_4 ,
    \gt_interface_sel_reg[2]_5 ,
    s_axi_aresetn,
    D);
  output slv_wren_done_pulse;
  output slv_wren_clk2;
  output slv_rden_r;
  output gt0_txinhibit_in;
  output gt0_txpolarity_in;
  output gt1_txinhibit_in;
  output gt1_txpolarity_in;
  output gt2_txinhibit_in;
  output gt2_txpolarity_in;
  output gt3_txinhibit_in;
  output gt3_txpolarity_in;
  output gt4_txinhibit_in;
  output gt4_txpolarity_in;
  output gt5_txinhibit_in;
  output gt5_txpolarity_in;
  output gt6_txinhibit_in;
  output gt6_txpolarity_in;
  output gt7_txinhibit_in;
  output gt7_txpolarity_in;
  output chan_tx_slv_rden_reg;
  output \slv_rdata_reg[0]_0 ;
  output \slv_rdata_reg[0]_1 ;
  output txinihibit_7_reg_0;
  output \slv_rdata_reg[3]_0 ;
  output [3:0]\slv_rdata_reg[3]_1 ;
  output [3:0]data_sync_reg1;
  output [3:0]data_sync_reg1_0;
  output [3:0]\slv_rdata_reg[3]_2 ;
  output [3:0]\slv_rdata_reg[3]_3 ;
  output [3:0]data_sync_reg1_1;
  output [3:0]\slv_rdata_reg[3]_4 ;
  output [3:0]data_sync_reg1_2;
  output \slv_rdata_reg[2]_0 ;
  output \slv_rdata_reg[1]_0 ;
  output \slv_rdata_reg[1]_1 ;
  output [1:0]gt6_txpd_in;
  output [1:0]gt2_txpd_in;
  output [1:0]gt4_txpd_in;
  output [1:0]gt0_txpd_in;
  output [1:0]gt7_txpd_in;
  output [1:0]gt3_txpd_in;
  output [1:0]gt5_txpd_in;
  output [1:0]gt1_txpd_in;
  output [0:0]\txdiffctrl_7_reg[0]_0 ;
  output [3:0]\axi_rdata_reg[3] ;
  input p_0_in;
  input s_axi_aclk;
  input [0:0]data_sync_reg_gsr;
  input tx_core_clk;
  input chan_tx_slv_rden;
  input \slv_wdata_r_internal_reg[0]_0 ;
  input \slv_wdata_r_internal_reg[0]_1 ;
  input [0:0]Q;
  input chan_async_slv_rden;
  input \slv_addr_reg[3] ;
  input \gt_interface_sel_reg[6] ;
  input [2:0]\gt_interface_sel_reg[2] ;
  input [1:0]\slv_addr_reg[4] ;
  input \gt_interface_sel_reg[1] ;
  input \slv_addr_reg[5] ;
  input \gt_interface_sel_reg[1]_0 ;
  input \slv_addr_reg[3]_0 ;
  input \slv_addr_reg[5]_0 ;
  input \slv_addr_reg[4]_0 ;
  input \slv_addr_reg[6] ;
  input \gt_interface_sel_reg[1]_1 ;
  input \gt_interface_sel_reg[2]_0 ;
  input \slv_addr_reg[6]_0 ;
  input \slv_addr_reg[2] ;
  input \slv_addr_reg[4]_1 ;
  input \slv_addr_reg[6]_1 ;
  input \gt_interface_sel_reg[0] ;
  input \slv_addr_reg[4]_2 ;
  input \slv_addr_reg[2]_0 ;
  input \slv_addr_reg[6]_2 ;
  input \slv_addr_reg[5]_1 ;
  input \gt_interface_sel_reg[0]_0 ;
  input \slv_addr_reg[6]_3 ;
  input \slv_addr_reg[2]_1 ;
  input \gt_interface_sel_reg[1]_2 ;
  input \gt_interface_sel_reg[0]_1 ;
  input \gt_interface_sel_reg[1]_3 ;
  input \slv_addr_reg[5]_2 ;
  input \slv_addr_reg[3]_1 ;
  input s_axi_wvalid;
  input chan_tx_axi_map_wready;
  input [0:0]E;
  input [3:0]s_axi_wdata;
  input \slv_addr_reg[4]_3 ;
  input [0:0]\slv_addr_reg[3]_2 ;
  input \gt_interface_sel_reg[0]_2 ;
  input \slv_addr_reg[2]_2 ;
  input [0:0]\slv_addr_reg[3]_3 ;
  input \gt_interface_sel_reg[2]_1 ;
  input [0:0]\slv_addr_reg[3]_4 ;
  input \gt_interface_sel_reg[2]_2 ;
  input [0:0]\gt_interface_sel_reg[2]_3 ;
  input \slv_addr_reg[3]_5 ;
  input [0:0]\slv_addr_reg[2]_3 ;
  input \slv_addr_reg[3]_6 ;
  input [0:0]\slv_addr_reg[5]_3 ;
  input \gt_interface_sel_reg[2]_4 ;
  input [0:0]\gt_interface_sel_reg[2]_5 ;
  input s_axi_aresetn;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]\axi_rdata_reg[3] ;
  wire chan_async_slv_rden;
  wire chan_tx_axi_map_wready;
  wire chan_tx_slv_rden;
  wire chan_tx_slv_rden_reg;
  wire clk2clk_handshake_pulse_gen_i_n_10;
  wire clk2clk_handshake_pulse_gen_i_n_11;
  wire clk2clk_handshake_pulse_gen_i_n_12;
  wire clk2clk_handshake_pulse_gen_i_n_13;
  wire clk2clk_handshake_pulse_gen_i_n_14;
  wire clk2clk_handshake_pulse_gen_i_n_15;
  wire clk2clk_handshake_pulse_gen_i_n_16;
  wire clk2clk_handshake_pulse_gen_i_n_17;
  wire clk2clk_handshake_pulse_gen_i_n_18;
  wire clk2clk_handshake_pulse_gen_i_n_19;
  wire clk2clk_handshake_pulse_gen_i_n_20;
  wire clk2clk_handshake_pulse_gen_i_n_21;
  wire clk2clk_handshake_pulse_gen_i_n_22;
  wire clk2clk_handshake_pulse_gen_i_n_23;
  wire clk2clk_handshake_pulse_gen_i_n_24;
  wire clk2clk_handshake_pulse_gen_i_n_25;
  wire clk2clk_handshake_pulse_gen_i_n_26;
  wire clk2clk_handshake_pulse_gen_i_n_27;
  wire clk2clk_handshake_pulse_gen_i_n_28;
  wire clk2clk_handshake_pulse_gen_i_n_29;
  wire clk2clk_handshake_pulse_gen_i_n_3;
  wire clk2clk_handshake_pulse_gen_i_n_30;
  wire clk2clk_handshake_pulse_gen_i_n_31;
  wire clk2clk_handshake_pulse_gen_i_n_32;
  wire clk2clk_handshake_pulse_gen_i_n_5;
  wire clk2clk_handshake_pulse_gen_i_n_6;
  wire clk2clk_handshake_pulse_gen_i_n_7;
  wire clk2clk_handshake_pulse_gen_i_n_8;
  wire clk2clk_handshake_pulse_gen_i_n_9;
  wire [3:0]data_sync_reg1;
  wire [3:0]data_sync_reg1_0;
  wire [3:0]data_sync_reg1_1;
  wire [3:0]data_sync_reg1_2;
  wire [0:0]data_sync_reg_gsr;
  wire gt0_txinhibit_in;
  wire [1:0]gt0_txpd_in;
  wire gt0_txpolarity_in;
  wire gt1_txinhibit_in;
  wire [1:0]gt1_txpd_in;
  wire gt1_txpolarity_in;
  wire gt2_txinhibit_in;
  wire [1:0]gt2_txpd_in;
  wire gt2_txpolarity_in;
  wire gt3_txinhibit_in;
  wire [1:0]gt3_txpd_in;
  wire gt3_txpolarity_in;
  wire gt4_txinhibit_in;
  wire [1:0]gt4_txpd_in;
  wire gt4_txpolarity_in;
  wire gt5_txinhibit_in;
  wire [1:0]gt5_txpd_in;
  wire gt5_txpolarity_in;
  wire gt6_txinhibit_in;
  wire [1:0]gt6_txpd_in;
  wire gt6_txpolarity_in;
  wire gt7_txinhibit_in;
  wire [1:0]gt7_txpd_in;
  wire gt7_txpolarity_in;
  wire \gt_interface_sel_reg[0] ;
  wire \gt_interface_sel_reg[0]_0 ;
  wire \gt_interface_sel_reg[0]_1 ;
  wire \gt_interface_sel_reg[0]_2 ;
  wire \gt_interface_sel_reg[1] ;
  wire \gt_interface_sel_reg[1]_0 ;
  wire \gt_interface_sel_reg[1]_1 ;
  wire \gt_interface_sel_reg[1]_2 ;
  wire \gt_interface_sel_reg[1]_3 ;
  wire [2:0]\gt_interface_sel_reg[2] ;
  wire \gt_interface_sel_reg[2]_0 ;
  wire \gt_interface_sel_reg[2]_1 ;
  wire \gt_interface_sel_reg[2]_2 ;
  wire [0:0]\gt_interface_sel_reg[2]_3 ;
  wire \gt_interface_sel_reg[2]_4 ;
  wire [0:0]\gt_interface_sel_reg[2]_5 ;
  wire \gt_interface_sel_reg[6] ;
  wire p_0_in;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [3:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire slv_access_valid_hold;
  wire \slv_addr_reg[2] ;
  wire \slv_addr_reg[2]_0 ;
  wire \slv_addr_reg[2]_1 ;
  wire \slv_addr_reg[2]_2 ;
  wire [0:0]\slv_addr_reg[2]_3 ;
  wire \slv_addr_reg[3] ;
  wire \slv_addr_reg[3]_0 ;
  wire \slv_addr_reg[3]_1 ;
  wire [0:0]\slv_addr_reg[3]_2 ;
  wire [0:0]\slv_addr_reg[3]_3 ;
  wire [0:0]\slv_addr_reg[3]_4 ;
  wire \slv_addr_reg[3]_5 ;
  wire \slv_addr_reg[3]_6 ;
  wire [1:0]\slv_addr_reg[4] ;
  wire \slv_addr_reg[4]_0 ;
  wire \slv_addr_reg[4]_1 ;
  wire \slv_addr_reg[4]_2 ;
  wire \slv_addr_reg[4]_3 ;
  wire \slv_addr_reg[5] ;
  wire \slv_addr_reg[5]_0 ;
  wire \slv_addr_reg[5]_1 ;
  wire \slv_addr_reg[5]_2 ;
  wire [0:0]\slv_addr_reg[5]_3 ;
  wire \slv_addr_reg[6] ;
  wire \slv_addr_reg[6]_0 ;
  wire \slv_addr_reg[6]_1 ;
  wire \slv_addr_reg[6]_2 ;
  wire \slv_addr_reg[6]_3 ;
  wire \slv_rdata[0]_i_10_n_0 ;
  wire \slv_rdata[0]_i_11_n_0 ;
  wire \slv_rdata[0]_i_12_n_0 ;
  wire \slv_rdata[0]_i_13_n_0 ;
  wire \slv_rdata[0]_i_4_n_0 ;
  wire \slv_rdata[0]_i_5__0_n_0 ;
  wire \slv_rdata[0]_i_7_n_0 ;
  wire \slv_rdata[0]_i_8_n_0 ;
  wire \slv_rdata[1]_i_10_n_0 ;
  wire \slv_rdata[1]_i_6_n_0 ;
  wire \slv_rdata[1]_i_7_n_0 ;
  wire \slv_rdata[1]_i_9_n_0 ;
  wire \slv_rdata[2]_i_3_n_0 ;
  wire \slv_rdata[2]_i_4_n_0 ;
  wire \slv_rdata[3]_i_3_n_0 ;
  wire \slv_rdata[3]_i_4_n_0 ;
  wire \slv_rdata_reg[0]_0 ;
  wire \slv_rdata_reg[0]_1 ;
  wire \slv_rdata_reg[0]_i_6_n_0 ;
  wire \slv_rdata_reg[0]_i_9_n_0 ;
  wire \slv_rdata_reg[1]_0 ;
  wire \slv_rdata_reg[1]_1 ;
  wire \slv_rdata_reg[2]_0 ;
  wire \slv_rdata_reg[3]_0 ;
  wire [3:0]\slv_rdata_reg[3]_1 ;
  wire [3:0]\slv_rdata_reg[3]_2 ;
  wire [3:0]\slv_rdata_reg[3]_3 ;
  wire [3:0]\slv_rdata_reg[3]_4 ;
  wire slv_rden_r;
  wire \slv_wdata_r_internal_reg[0]_0 ;
  wire \slv_wdata_r_internal_reg[0]_1 ;
  wire \slv_wdata_r_internal_reg_n_0_[1] ;
  wire \slv_wdata_r_internal_reg_n_0_[2] ;
  wire \slv_wdata_r_internal_reg_n_0_[3] ;
  wire slv_wren_clk2;
  wire slv_wren_done_pulse;
  wire tx_core_clk;
  wire [0:0]\txdiffctrl_7_reg[0]_0 ;
  wire txinihibit_0_i_1_n_0;
  wire txinihibit_1_i_1_n_0;
  wire txinihibit_4_i_1_n_0;
  wire txinihibit_7_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_phy_0_phyCoreCtrlInterface_hshk_pls_gen clk2clk_handshake_pulse_gen_i
       (.E(clk2clk_handshake_pulse_gen_i_n_3),
        .Q(Q),
        .chan_async_slv_rden(chan_async_slv_rden),
        .chan_tx_axi_map_wready(chan_tx_axi_map_wready),
        .chan_tx_slv_rden(chan_tx_slv_rden),
        .chan_tx_slv_rden_reg(chan_tx_slv_rden_reg),
        .clk2_ready_reg_0(slv_wren_clk2),
        .data_in(slv_access_valid_hold),
        .data_sync_reg_gsr(data_sync_reg_gsr),
        .gt0_txpd_in(gt0_txpd_in),
        .gt1_txpd_in(gt1_txpd_in),
        .gt1_txpolarity_in(gt1_txpolarity_in),
        .gt2_txpd_in(gt2_txpd_in),
        .gt2_txpolarity_in(gt2_txpolarity_in),
        .gt3_txinhibit_in(gt3_txinhibit_in),
        .gt3_txpd_in(gt3_txpd_in),
        .gt3_txpolarity_in(gt3_txpolarity_in),
        .gt4_txpd_in(gt4_txpd_in),
        .gt4_txpolarity_in(gt4_txpolarity_in),
        .gt5_txinhibit_in(gt5_txinhibit_in),
        .gt5_txpd_in(gt5_txpd_in),
        .gt5_txpolarity_in(gt5_txpolarity_in),
        .gt6_txinhibit_in(gt6_txinhibit_in),
        .gt6_txpd_in(gt6_txpd_in),
        .gt6_txpolarity_in(gt6_txpolarity_in),
        .gt7_txinhibit_in(gt7_txinhibit_in),
        .gt7_txpd_in(gt7_txpd_in),
        .gt7_txpolarity_in(gt7_txpolarity_in),
        .\gt_interface_sel_reg[0] (\gt_interface_sel_reg[0]_0 ),
        .\gt_interface_sel_reg[0]_0 (\gt_interface_sel_reg[0]_1 ),
        .\gt_interface_sel_reg[0]_1 (\gt_interface_sel_reg[0]_2 ),
        .\gt_interface_sel_reg[1] (\gt_interface_sel_reg[1]_1 ),
        .\gt_interface_sel_reg[1]_0 (\gt_interface_sel_reg[1]_0 ),
        .\gt_interface_sel_reg[1]_1 (\gt_interface_sel_reg[1]_2 ),
        .\gt_interface_sel_reg[1]_2 (\gt_interface_sel_reg[1]_3 ),
        .\gt_interface_sel_reg[2] (\gt_interface_sel_reg[2] ),
        .\gt_interface_sel_reg[2]_0 (\gt_interface_sel_reg[2]_0 ),
        .\gt_interface_sel_reg[2]_1 (\gt_interface_sel_reg[2]_1 ),
        .\gt_interface_sel_reg[2]_2 (\gt_interface_sel_reg[2]_2 ),
        .\gt_interface_sel_reg[2]_3 (\gt_interface_sel_reg[2]_4 ),
        .\gt_interface_sel_reg[6] (\gt_interface_sel_reg[6] ),
        .p_0_in(p_0_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wvalid(s_axi_wvalid),
        .slv_access_valid_hold_reg(clk2clk_handshake_pulse_gen_i_n_16),
        .\slv_addr_reg[2] (\slv_addr_reg[2] ),
        .\slv_addr_reg[2]_0 (\slv_addr_reg[2]_1 ),
        .\slv_addr_reg[2]_1 (\slv_addr_reg[2]_2 ),
        .\slv_addr_reg[3] (\slv_addr_reg[3] ),
        .\slv_addr_reg[3]_0 (\slv_addr_reg[3]_1 ),
        .\slv_addr_reg[3]_1 (\slv_addr_reg[3]_5 ),
        .\slv_addr_reg[3]_2 (\slv_addr_reg[3]_6 ),
        .\slv_addr_reg[4] (\slv_addr_reg[4] ),
        .\slv_addr_reg[4]_0 (\slv_addr_reg[4]_0 ),
        .\slv_addr_reg[4]_1 (\slv_addr_reg[4]_1 ),
        .\slv_addr_reg[4]_2 (\slv_addr_reg[4]_3 ),
        .\slv_addr_reg[5] (\slv_addr_reg[5]_0 ),
        .\slv_addr_reg[5]_0 (\slv_addr_reg[5]_1 ),
        .\slv_addr_reg[5]_1 (\slv_addr_reg[5]_2 ),
        .\slv_addr_reg[6] (\slv_addr_reg[6] ),
        .\slv_addr_reg[6]_0 (\slv_addr_reg[6]_0 ),
        .\slv_addr_reg[6]_1 (\slv_addr_reg[6]_1 ),
        .\slv_addr_reg[6]_2 (\slv_addr_reg[6]_2 ),
        .\slv_addr_reg[6]_3 (\slv_addr_reg[6]_3 ),
        .slv_rden_r_reg(slv_rden_r),
        .\slv_wdata_r_internal_reg[1] ({\slv_wdata_r_internal_reg_n_0_[1] ,\txdiffctrl_7_reg[0]_0 }),
        .slv_wren_done_pulse(slv_wren_done_pulse),
        .tx_core_clk(tx_core_clk),
        .\tx_pd_0_reg[0] (clk2clk_handshake_pulse_gen_i_n_18),
        .\tx_pd_0_reg[1] (clk2clk_handshake_pulse_gen_i_n_17),
        .\tx_pd_1_reg[0] (clk2clk_handshake_pulse_gen_i_n_20),
        .\tx_pd_1_reg[1] (clk2clk_handshake_pulse_gen_i_n_19),
        .\tx_pd_2_reg[0] (clk2clk_handshake_pulse_gen_i_n_22),
        .\tx_pd_2_reg[1] (clk2clk_handshake_pulse_gen_i_n_21),
        .\tx_pd_3_reg[0] (clk2clk_handshake_pulse_gen_i_n_24),
        .\tx_pd_3_reg[1] (clk2clk_handshake_pulse_gen_i_n_23),
        .\tx_pd_4_reg[0] (clk2clk_handshake_pulse_gen_i_n_26),
        .\tx_pd_4_reg[1] (clk2clk_handshake_pulse_gen_i_n_25),
        .\tx_pd_5_reg[0] (clk2clk_handshake_pulse_gen_i_n_28),
        .\tx_pd_5_reg[1] (clk2clk_handshake_pulse_gen_i_n_27),
        .\tx_pd_6_reg[0] (clk2clk_handshake_pulse_gen_i_n_30),
        .\tx_pd_6_reg[1] (clk2clk_handshake_pulse_gen_i_n_29),
        .\tx_pd_7_reg[0] (clk2clk_handshake_pulse_gen_i_n_32),
        .\tx_pd_7_reg[1] (clk2clk_handshake_pulse_gen_i_n_31),
        .txinihibit_3_reg(clk2clk_handshake_pulse_gen_i_n_7),
        .txinihibit_5_reg(clk2clk_handshake_pulse_gen_i_n_10),
        .txinihibit_6_reg(clk2clk_handshake_pulse_gen_i_n_12),
        .txinihibit_7_reg(txinihibit_7_reg_0),
        .txinihibit_7_reg_0(clk2clk_handshake_pulse_gen_i_n_14),
        .txpolarity_1_reg(clk2clk_handshake_pulse_gen_i_n_5),
        .txpolarity_2_reg(clk2clk_handshake_pulse_gen_i_n_6),
        .txpolarity_3_reg(clk2clk_handshake_pulse_gen_i_n_8),
        .txpolarity_4_reg(clk2clk_handshake_pulse_gen_i_n_9),
        .txpolarity_5_reg(clk2clk_handshake_pulse_gen_i_n_11),
        .txpolarity_6_reg(clk2clk_handshake_pulse_gen_i_n_13),
        .txpolarity_7_reg(clk2clk_handshake_pulse_gen_i_n_15));
  FDRE slv_access_valid_hold_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_16),
        .Q(slv_access_valid_hold),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_10 
       (.I0(gt6_txpolarity_in),
        .I1(gt2_txpolarity_in),
        .I2(\gt_interface_sel_reg[2] [1]),
        .I3(gt4_txpolarity_in),
        .I4(\gt_interface_sel_reg[2] [2]),
        .I5(gt0_txpolarity_in),
        .O(\slv_rdata[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_11 
       (.I0(gt7_txpolarity_in),
        .I1(gt3_txpolarity_in),
        .I2(\gt_interface_sel_reg[2] [1]),
        .I3(gt5_txpolarity_in),
        .I4(\gt_interface_sel_reg[2] [2]),
        .I5(gt1_txpolarity_in),
        .O(\slv_rdata[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_12 
       (.I0(gt6_txinhibit_in),
        .I1(gt2_txinhibit_in),
        .I2(\gt_interface_sel_reg[2] [1]),
        .I3(gt4_txinhibit_in),
        .I4(\gt_interface_sel_reg[2] [2]),
        .I5(gt0_txinhibit_in),
        .O(\slv_rdata[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_13 
       (.I0(gt7_txinhibit_in),
        .I1(gt3_txinhibit_in),
        .I2(\gt_interface_sel_reg[2] [1]),
        .I3(gt5_txinhibit_in),
        .I4(\gt_interface_sel_reg[2] [2]),
        .I5(gt1_txinhibit_in),
        .O(\slv_rdata[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFF0047FFFFFF47FF)) 
    \slv_rdata[0]_i_2__0 
       (.I0(\slv_rdata[0]_i_4_n_0 ),
        .I1(\gt_interface_sel_reg[2] [0]),
        .I2(\slv_rdata[0]_i_5__0_n_0 ),
        .I3(\slv_addr_reg[4] [0]),
        .I4(\slv_addr_reg[4] [1]),
        .I5(\slv_rdata_reg[0]_i_6_n_0 ),
        .O(\slv_rdata_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00FFE4E4)) 
    \slv_rdata[0]_i_3 
       (.I0(\gt_interface_sel_reg[2] [0]),
        .I1(\slv_rdata[0]_i_7_n_0 ),
        .I2(\slv_rdata[0]_i_8_n_0 ),
        .I3(\slv_rdata_reg[0]_i_9_n_0 ),
        .I4(\slv_addr_reg[4] [0]),
        .I5(\slv_addr_reg[4] [1]),
        .O(\slv_rdata_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_4 
       (.I0(\slv_rdata_reg[3]_3 [0]),
        .I1(data_sync_reg1_1[0]),
        .I2(\gt_interface_sel_reg[2] [1]),
        .I3(\slv_rdata_reg[3]_4 [0]),
        .I4(\gt_interface_sel_reg[2] [2]),
        .I5(data_sync_reg1_2[0]),
        .O(\slv_rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_5__0 
       (.I0(\slv_rdata_reg[3]_1 [0]),
        .I1(data_sync_reg1[0]),
        .I2(\gt_interface_sel_reg[2] [1]),
        .I3(data_sync_reg1_0[0]),
        .I4(\gt_interface_sel_reg[2] [2]),
        .I5(\slv_rdata_reg[3]_2 [0]),
        .O(\slv_rdata[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \slv_rdata[0]_i_7 
       (.I0(gt6_txpd_in[0]),
        .I1(gt2_txpd_in[0]),
        .I2(\gt_interface_sel_reg[2] [1]),
        .I3(gt4_txpd_in[0]),
        .I4(\gt_interface_sel_reg[2] [2]),
        .I5(gt0_txpd_in[0]),
        .O(\slv_rdata[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \slv_rdata[0]_i_8 
       (.I0(gt7_txpd_in[0]),
        .I1(gt3_txpd_in[0]),
        .I2(\gt_interface_sel_reg[2] [1]),
        .I3(gt5_txpd_in[0]),
        .I4(\gt_interface_sel_reg[2] [2]),
        .I5(gt1_txpd_in[0]),
        .O(\slv_rdata[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_10 
       (.I0(gt7_txpd_in[1]),
        .I1(gt3_txpd_in[1]),
        .I2(\gt_interface_sel_reg[2] [1]),
        .I3(gt5_txpd_in[1]),
        .I4(\gt_interface_sel_reg[2] [2]),
        .I5(gt1_txpd_in[1]),
        .O(\slv_rdata[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_6 
       (.I0(\slv_rdata_reg[3]_1 [1]),
        .I1(data_sync_reg1[1]),
        .I2(\gt_interface_sel_reg[2] [1]),
        .I3(data_sync_reg1_0[1]),
        .I4(\gt_interface_sel_reg[2] [2]),
        .I5(\slv_rdata_reg[3]_2 [1]),
        .O(\slv_rdata[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_7 
       (.I0(\slv_rdata_reg[3]_3 [1]),
        .I1(data_sync_reg1_1[1]),
        .I2(\gt_interface_sel_reg[2] [1]),
        .I3(\slv_rdata_reg[3]_4 [1]),
        .I4(\gt_interface_sel_reg[2] [2]),
        .I5(data_sync_reg1_2[1]),
        .O(\slv_rdata[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_9 
       (.I0(gt6_txpd_in[1]),
        .I1(gt2_txpd_in[1]),
        .I2(\gt_interface_sel_reg[2] [1]),
        .I3(gt4_txpd_in[1]),
        .I4(\gt_interface_sel_reg[2] [2]),
        .I5(gt0_txpd_in[1]),
        .O(\slv_rdata[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_3 
       (.I0(\slv_rdata_reg[3]_1 [2]),
        .I1(data_sync_reg1[2]),
        .I2(\gt_interface_sel_reg[2] [1]),
        .I3(data_sync_reg1_0[2]),
        .I4(\gt_interface_sel_reg[2] [2]),
        .I5(\slv_rdata_reg[3]_2 [2]),
        .O(\slv_rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_4 
       (.I0(\slv_rdata_reg[3]_3 [2]),
        .I1(data_sync_reg1_1[2]),
        .I2(\gt_interface_sel_reg[2] [1]),
        .I3(\slv_rdata_reg[3]_4 [2]),
        .I4(\gt_interface_sel_reg[2] [2]),
        .I5(data_sync_reg1_2[2]),
        .O(\slv_rdata[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_3 
       (.I0(\slv_rdata_reg[3]_1 [3]),
        .I1(data_sync_reg1[3]),
        .I2(\gt_interface_sel_reg[2] [1]),
        .I3(data_sync_reg1_0[3]),
        .I4(\gt_interface_sel_reg[2] [2]),
        .I5(\slv_rdata_reg[3]_2 [3]),
        .O(\slv_rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_4 
       (.I0(\slv_rdata_reg[3]_3 [3]),
        .I1(data_sync_reg1_1[3]),
        .I2(\gt_interface_sel_reg[2] [1]),
        .I3(\slv_rdata_reg[3]_4 [3]),
        .I4(\gt_interface_sel_reg[2] [2]),
        .I5(data_sync_reg1_2[3]),
        .O(\slv_rdata[3]_i_4_n_0 ));
  FDRE \slv_rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(D[0]),
        .Q(\axi_rdata_reg[3] [0]),
        .R(1'b0));
  MUXF7 \slv_rdata_reg[0]_i_6 
       (.I0(\slv_rdata[0]_i_10_n_0 ),
        .I1(\slv_rdata[0]_i_11_n_0 ),
        .O(\slv_rdata_reg[0]_i_6_n_0 ),
        .S(\gt_interface_sel_reg[2] [0]));
  MUXF7 \slv_rdata_reg[0]_i_9 
       (.I0(\slv_rdata[0]_i_12_n_0 ),
        .I1(\slv_rdata[0]_i_13_n_0 ),
        .O(\slv_rdata_reg[0]_i_9_n_0 ),
        .S(\gt_interface_sel_reg[2] [0]));
  FDRE \slv_rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(D[1]),
        .Q(\axi_rdata_reg[3] [1]),
        .R(1'b0));
  MUXF7 \slv_rdata_reg[1]_i_2 
       (.I0(\slv_rdata[1]_i_6_n_0 ),
        .I1(\slv_rdata[1]_i_7_n_0 ),
        .O(\slv_rdata_reg[1]_0 ),
        .S(\gt_interface_sel_reg[2] [0]));
  MUXF7 \slv_rdata_reg[1]_i_8 
       (.I0(\slv_rdata[1]_i_9_n_0 ),
        .I1(\slv_rdata[1]_i_10_n_0 ),
        .O(\slv_rdata_reg[1]_1 ),
        .S(\gt_interface_sel_reg[2] [0]));
  FDRE \slv_rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(D[2]),
        .Q(\axi_rdata_reg[3] [2]),
        .R(1'b0));
  MUXF7 \slv_rdata_reg[2]_i_2 
       (.I0(\slv_rdata[2]_i_3_n_0 ),
        .I1(\slv_rdata[2]_i_4_n_0 ),
        .O(\slv_rdata_reg[2]_0 ),
        .S(\gt_interface_sel_reg[2] [0]));
  FDRE \slv_rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(D[3]),
        .Q(\axi_rdata_reg[3] [3]),
        .R(1'b0));
  MUXF7 \slv_rdata_reg[3]_i_2 
       (.I0(\slv_rdata[3]_i_3_n_0 ),
        .I1(\slv_rdata[3]_i_4_n_0 ),
        .O(\slv_rdata_reg[3]_0 ),
        .S(\gt_interface_sel_reg[2] [0]));
  FDRE slv_rden_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chan_tx_slv_rden),
        .Q(slv_rden_r),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[0]),
        .Q(\txdiffctrl_7_reg[0]_0 ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[1]),
        .Q(\slv_wdata_r_internal_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[2]),
        .Q(\slv_wdata_r_internal_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[3]),
        .Q(\slv_wdata_r_internal_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \tx_pd_0_reg[0] 
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_18),
        .Q(gt0_txpd_in[0]),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \tx_pd_0_reg[1] 
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_17),
        .Q(gt0_txpd_in[1]),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \tx_pd_1_reg[0] 
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_20),
        .Q(gt1_txpd_in[0]),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \tx_pd_1_reg[1] 
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_19),
        .Q(gt1_txpd_in[1]),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \tx_pd_2_reg[0] 
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_22),
        .Q(gt2_txpd_in[0]),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \tx_pd_2_reg[1] 
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_21),
        .Q(gt2_txpd_in[1]),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \tx_pd_3_reg[0] 
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_24),
        .Q(gt3_txpd_in[0]),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \tx_pd_3_reg[1] 
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_23),
        .Q(gt3_txpd_in[1]),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \tx_pd_4_reg[0] 
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_26),
        .Q(gt4_txpd_in[0]),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \tx_pd_4_reg[1] 
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_25),
        .Q(gt4_txpd_in[1]),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \tx_pd_5_reg[0] 
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_28),
        .Q(gt5_txpd_in[0]),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \tx_pd_5_reg[1] 
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_27),
        .Q(gt5_txpd_in[1]),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \tx_pd_6_reg[0] 
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_30),
        .Q(gt6_txpd_in[0]),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \tx_pd_6_reg[1] 
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_29),
        .Q(gt6_txpd_in[1]),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \tx_pd_7_reg[0] 
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_32),
        .Q(gt7_txpd_in[0]),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \tx_pd_7_reg[1] 
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_31),
        .Q(gt7_txpd_in[1]),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \txdiffctrl_0_reg[0] 
       (.C(tx_core_clk),
        .CE(\slv_addr_reg[3]_2 ),
        .D(\txdiffctrl_7_reg[0]_0 ),
        .Q(\slv_rdata_reg[3]_2 [0]),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \txdiffctrl_0_reg[1] 
       (.C(tx_core_clk),
        .CE(\slv_addr_reg[3]_2 ),
        .D(\slv_wdata_r_internal_reg_n_0_[1] ),
        .Q(\slv_rdata_reg[3]_2 [1]),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \txdiffctrl_0_reg[2] 
       (.C(tx_core_clk),
        .CE(\slv_addr_reg[3]_2 ),
        .D(\slv_wdata_r_internal_reg_n_0_[2] ),
        .Q(\slv_rdata_reg[3]_2 [2]),
        .R(data_sync_reg_gsr));
  FDSE #(
    .INIT(1'b1)) 
    \txdiffctrl_0_reg[3] 
       (.C(tx_core_clk),
        .CE(\slv_addr_reg[3]_2 ),
        .D(\slv_wdata_r_internal_reg_n_0_[3] ),
        .Q(\slv_rdata_reg[3]_2 [3]),
        .S(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \txdiffctrl_1_reg[0] 
       (.C(tx_core_clk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(\txdiffctrl_7_reg[0]_0 ),
        .Q(data_sync_reg1_2[0]),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \txdiffctrl_1_reg[1] 
       (.C(tx_core_clk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(\slv_wdata_r_internal_reg_n_0_[1] ),
        .Q(data_sync_reg1_2[1]),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \txdiffctrl_1_reg[2] 
       (.C(tx_core_clk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(\slv_wdata_r_internal_reg_n_0_[2] ),
        .Q(data_sync_reg1_2[2]),
        .R(data_sync_reg_gsr));
  FDSE #(
    .INIT(1'b1)) 
    \txdiffctrl_1_reg[3] 
       (.C(tx_core_clk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(\slv_wdata_r_internal_reg_n_0_[3] ),
        .Q(data_sync_reg1_2[3]),
        .S(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \txdiffctrl_2_reg[0] 
       (.C(tx_core_clk),
        .CE(\slv_addr_reg[3]_3 ),
        .D(\txdiffctrl_7_reg[0]_0 ),
        .Q(data_sync_reg1[0]),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \txdiffctrl_2_reg[1] 
       (.C(tx_core_clk),
        .CE(\slv_addr_reg[3]_3 ),
        .D(\slv_wdata_r_internal_reg_n_0_[1] ),
        .Q(data_sync_reg1[1]),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \txdiffctrl_2_reg[2] 
       (.C(tx_core_clk),
        .CE(\slv_addr_reg[3]_3 ),
        .D(\slv_wdata_r_internal_reg_n_0_[2] ),
        .Q(data_sync_reg1[2]),
        .R(data_sync_reg_gsr));
  FDSE #(
    .INIT(1'b1)) 
    \txdiffctrl_2_reg[3] 
       (.C(tx_core_clk),
        .CE(\slv_addr_reg[3]_3 ),
        .D(\slv_wdata_r_internal_reg_n_0_[3] ),
        .Q(data_sync_reg1[3]),
        .S(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \txdiffctrl_3_reg[0] 
       (.C(tx_core_clk),
        .CE(\slv_addr_reg[3]_4 ),
        .D(\txdiffctrl_7_reg[0]_0 ),
        .Q(data_sync_reg1_1[0]),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \txdiffctrl_3_reg[1] 
       (.C(tx_core_clk),
        .CE(\slv_addr_reg[3]_4 ),
        .D(\slv_wdata_r_internal_reg_n_0_[1] ),
        .Q(data_sync_reg1_1[1]),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \txdiffctrl_3_reg[2] 
       (.C(tx_core_clk),
        .CE(\slv_addr_reg[3]_4 ),
        .D(\slv_wdata_r_internal_reg_n_0_[2] ),
        .Q(data_sync_reg1_1[2]),
        .R(data_sync_reg_gsr));
  FDSE #(
    .INIT(1'b1)) 
    \txdiffctrl_3_reg[3] 
       (.C(tx_core_clk),
        .CE(\slv_addr_reg[3]_4 ),
        .D(\slv_wdata_r_internal_reg_n_0_[3] ),
        .Q(data_sync_reg1_1[3]),
        .S(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \txdiffctrl_4_reg[0] 
       (.C(tx_core_clk),
        .CE(\gt_interface_sel_reg[2]_3 ),
        .D(\txdiffctrl_7_reg[0]_0 ),
        .Q(data_sync_reg1_0[0]),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \txdiffctrl_4_reg[1] 
       (.C(tx_core_clk),
        .CE(\gt_interface_sel_reg[2]_3 ),
        .D(\slv_wdata_r_internal_reg_n_0_[1] ),
        .Q(data_sync_reg1_0[1]),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \txdiffctrl_4_reg[2] 
       (.C(tx_core_clk),
        .CE(\gt_interface_sel_reg[2]_3 ),
        .D(\slv_wdata_r_internal_reg_n_0_[2] ),
        .Q(data_sync_reg1_0[2]),
        .R(data_sync_reg_gsr));
  FDSE #(
    .INIT(1'b1)) 
    \txdiffctrl_4_reg[3] 
       (.C(tx_core_clk),
        .CE(\gt_interface_sel_reg[2]_3 ),
        .D(\slv_wdata_r_internal_reg_n_0_[3] ),
        .Q(data_sync_reg1_0[3]),
        .S(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \txdiffctrl_5_reg[0] 
       (.C(tx_core_clk),
        .CE(\slv_addr_reg[2]_3 ),
        .D(\txdiffctrl_7_reg[0]_0 ),
        .Q(\slv_rdata_reg[3]_4 [0]),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \txdiffctrl_5_reg[1] 
       (.C(tx_core_clk),
        .CE(\slv_addr_reg[2]_3 ),
        .D(\slv_wdata_r_internal_reg_n_0_[1] ),
        .Q(\slv_rdata_reg[3]_4 [1]),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \txdiffctrl_5_reg[2] 
       (.C(tx_core_clk),
        .CE(\slv_addr_reg[2]_3 ),
        .D(\slv_wdata_r_internal_reg_n_0_[2] ),
        .Q(\slv_rdata_reg[3]_4 [2]),
        .R(data_sync_reg_gsr));
  FDSE #(
    .INIT(1'b1)) 
    \txdiffctrl_5_reg[3] 
       (.C(tx_core_clk),
        .CE(\slv_addr_reg[2]_3 ),
        .D(\slv_wdata_r_internal_reg_n_0_[3] ),
        .Q(\slv_rdata_reg[3]_4 [3]),
        .S(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \txdiffctrl_6_reg[0] 
       (.C(tx_core_clk),
        .CE(\slv_addr_reg[5]_3 ),
        .D(\txdiffctrl_7_reg[0]_0 ),
        .Q(\slv_rdata_reg[3]_1 [0]),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \txdiffctrl_6_reg[1] 
       (.C(tx_core_clk),
        .CE(\slv_addr_reg[5]_3 ),
        .D(\slv_wdata_r_internal_reg_n_0_[1] ),
        .Q(\slv_rdata_reg[3]_1 [1]),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \txdiffctrl_6_reg[2] 
       (.C(tx_core_clk),
        .CE(\slv_addr_reg[5]_3 ),
        .D(\slv_wdata_r_internal_reg_n_0_[2] ),
        .Q(\slv_rdata_reg[3]_1 [2]),
        .R(data_sync_reg_gsr));
  FDSE #(
    .INIT(1'b1)) 
    \txdiffctrl_6_reg[3] 
       (.C(tx_core_clk),
        .CE(\slv_addr_reg[5]_3 ),
        .D(\slv_wdata_r_internal_reg_n_0_[3] ),
        .Q(\slv_rdata_reg[3]_1 [3]),
        .S(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \txdiffctrl_7_reg[0] 
       (.C(tx_core_clk),
        .CE(\gt_interface_sel_reg[2]_5 ),
        .D(\txdiffctrl_7_reg[0]_0 ),
        .Q(\slv_rdata_reg[3]_3 [0]),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \txdiffctrl_7_reg[1] 
       (.C(tx_core_clk),
        .CE(\gt_interface_sel_reg[2]_5 ),
        .D(\slv_wdata_r_internal_reg_n_0_[1] ),
        .Q(\slv_rdata_reg[3]_3 [1]),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    \txdiffctrl_7_reg[2] 
       (.C(tx_core_clk),
        .CE(\gt_interface_sel_reg[2]_5 ),
        .D(\slv_wdata_r_internal_reg_n_0_[2] ),
        .Q(\slv_rdata_reg[3]_3 [2]),
        .R(data_sync_reg_gsr));
  FDSE #(
    .INIT(1'b1)) 
    \txdiffctrl_7_reg[3] 
       (.C(tx_core_clk),
        .CE(\gt_interface_sel_reg[2]_5 ),
        .D(\slv_wdata_r_internal_reg_n_0_[3] ),
        .Q(\slv_rdata_reg[3]_3 [3]),
        .S(data_sync_reg_gsr));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    txinihibit_0_i_1
       (.I0(\txdiffctrl_7_reg[0]_0 ),
        .I1(\gt_interface_sel_reg[1] ),
        .I2(\gt_interface_sel_reg[6] ),
        .I3(\slv_addr_reg[5] ),
        .I4(gt0_txinhibit_in),
        .O(txinihibit_0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    txinihibit_0_reg
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(txinihibit_0_i_1_n_0),
        .Q(gt0_txinhibit_in),
        .R(data_sync_reg_gsr));
  LUT4 #(
    .INIT(16'hFE02)) 
    txinihibit_1_i_1
       (.I0(\txdiffctrl_7_reg[0]_0 ),
        .I1(\gt_interface_sel_reg[1]_0 ),
        .I2(\slv_addr_reg[3]_0 ),
        .I3(gt1_txinhibit_in),
        .O(txinihibit_1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    txinihibit_1_reg
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(txinihibit_1_i_1_n_0),
        .Q(gt1_txinhibit_in),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    txinihibit_2_reg
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(\slv_wdata_r_internal_reg[0]_1 ),
        .Q(gt2_txinhibit_in),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    txinihibit_3_reg
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_7),
        .Q(gt3_txinhibit_in),
        .R(data_sync_reg_gsr));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    txinihibit_4_i_1
       (.I0(\txdiffctrl_7_reg[0]_0 ),
        .I1(\gt_interface_sel_reg[6] ),
        .I2(\gt_interface_sel_reg[0] ),
        .I3(\slv_addr_reg[4]_2 ),
        .I4(\slv_addr_reg[2]_0 ),
        .I5(gt4_txinhibit_in),
        .O(txinihibit_4_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    txinihibit_4_reg
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(txinihibit_4_i_1_n_0),
        .Q(gt4_txinhibit_in),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    txinihibit_5_reg
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_10),
        .Q(gt5_txinhibit_in),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    txinihibit_6_reg
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_12),
        .Q(gt6_txinhibit_in),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    txinihibit_7_reg
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_14),
        .Q(gt7_txinhibit_in),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    txpolarity_0_reg
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(\slv_wdata_r_internal_reg[0]_0 ),
        .Q(gt0_txpolarity_in),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    txpolarity_1_reg
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_5),
        .Q(gt1_txpolarity_in),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    txpolarity_2_reg
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_6),
        .Q(gt2_txpolarity_in),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    txpolarity_3_reg
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_8),
        .Q(gt3_txpolarity_in),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    txpolarity_4_reg
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_9),
        .Q(gt4_txpolarity_in),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    txpolarity_5_reg
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_11),
        .Q(gt5_txpolarity_in),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    txpolarity_6_reg
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_13),
        .Q(gt6_txpolarity_in),
        .R(data_sync_reg_gsr));
  FDRE #(
    .INIT(1'b0)) 
    txpolarity_7_reg
       (.C(tx_core_clk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_15),
        .Q(gt7_txpolarity_in),
        .R(data_sync_reg_gsr));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* RST_ACTIVE_HIGH = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [4:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[4];
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[1]),
        .PRE(src_arst),
        .Q(arststages_ff[2]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[2]),
        .PRE(src_arst),
        .Q(arststages_ff[3]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[3]),
        .PRE(src_arst),
        .Q(arststages_ff[4]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__4
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [4:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[4];
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[1]),
        .PRE(src_arst),
        .Q(arststages_ff[2]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[2]),
        .PRE(src_arst),
        .Q(arststages_ff[3]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[3]),
        .PRE(src_arst),
        .Q(arststages_ff[4]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__5
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [4:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[4];
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[1]),
        .PRE(src_arst),
        .Q(arststages_ff[2]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[2]),
        .PRE(src_arst),
        .Q(arststages_ff[3]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[3]),
        .PRE(src_arst),
        .Q(arststages_ff[4]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [4:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[4];
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[1]),
        .PRE(src_arst),
        .Q(arststages_ff[2]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[2]),
        .PRE(src_arst),
        .Q(arststages_ff[3]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[3]),
        .PRE(src_arst),
        .Q(arststages_ff[4]));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__31
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__32
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__33
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__34
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__35
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__36
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__37
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__38
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__39
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
