
senoidal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004908  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000218  08004a90  08004a90  00005a90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ca8  08004ca8  0000600c  2**0
                  CONTENTS
  4 .ARM          00000000  08004ca8  08004ca8  0000600c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004ca8  08004ca8  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ca8  08004ca8  00005ca8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004cac  08004cac  00005cac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004cb0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002ac  2000000c  08004cbc  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002b8  08004cbc  000062b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a272  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a18  00000000  00000000  000102ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bb8  00000000  00000000  00011cc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000909  00000000  00000000  00012880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025d6a  00000000  00000000  00013189  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c8e2  00000000  00000000  00038ef3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eca97  00000000  00000000  000457d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013226c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000342c  00000000  00000000  001322b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  001356dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004a78 	.word	0x08004a78

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08004a78 	.word	0x08004a78

080001c8 <__aeabi_dmul>:
 80001c8:	b570      	push	{r4, r5, r6, lr}
 80001ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80001ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80001d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001d6:	bf1d      	ittte	ne
 80001d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001dc:	ea94 0f0c 	teqne	r4, ip
 80001e0:	ea95 0f0c 	teqne	r5, ip
 80001e4:	f000 f8de 	bleq	80003a4 <__aeabi_dmul+0x1dc>
 80001e8:	442c      	add	r4, r5
 80001ea:	ea81 0603 	eor.w	r6, r1, r3
 80001ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80001f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80001fa:	bf18      	it	ne
 80001fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000200:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000204:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000208:	d038      	beq.n	800027c <__aeabi_dmul+0xb4>
 800020a:	fba0 ce02 	umull	ip, lr, r0, r2
 800020e:	f04f 0500 	mov.w	r5, #0
 8000212:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000216:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800021a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800021e:	f04f 0600 	mov.w	r6, #0
 8000222:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000226:	f09c 0f00 	teq	ip, #0
 800022a:	bf18      	it	ne
 800022c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000230:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000234:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000238:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800023c:	d204      	bcs.n	8000248 <__aeabi_dmul+0x80>
 800023e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000242:	416d      	adcs	r5, r5
 8000244:	eb46 0606 	adc.w	r6, r6, r6
 8000248:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800024c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000250:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000254:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000258:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800025c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000260:	bf88      	it	hi
 8000262:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000266:	d81e      	bhi.n	80002a6 <__aeabi_dmul+0xde>
 8000268:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	bd70      	pop	{r4, r5, r6, pc}
 800027c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000280:	ea46 0101 	orr.w	r1, r6, r1
 8000284:	ea40 0002 	orr.w	r0, r0, r2
 8000288:	ea81 0103 	eor.w	r1, r1, r3
 800028c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000290:	bfc2      	ittt	gt
 8000292:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000296:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800029a:	bd70      	popgt	{r4, r5, r6, pc}
 800029c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002a0:	f04f 0e00 	mov.w	lr, #0
 80002a4:	3c01      	subs	r4, #1
 80002a6:	f300 80ab 	bgt.w	8000400 <__aeabi_dmul+0x238>
 80002aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002ae:	bfde      	ittt	le
 80002b0:	2000      	movle	r0, #0
 80002b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80002b6:	bd70      	pople	{r4, r5, r6, pc}
 80002b8:	f1c4 0400 	rsb	r4, r4, #0
 80002bc:	3c20      	subs	r4, #32
 80002be:	da35      	bge.n	800032c <__aeabi_dmul+0x164>
 80002c0:	340c      	adds	r4, #12
 80002c2:	dc1b      	bgt.n	80002fc <__aeabi_dmul+0x134>
 80002c4:	f104 0414 	add.w	r4, r4, #20
 80002c8:	f1c4 0520 	rsb	r5, r4, #32
 80002cc:	fa00 f305 	lsl.w	r3, r0, r5
 80002d0:	fa20 f004 	lsr.w	r0, r0, r4
 80002d4:	fa01 f205 	lsl.w	r2, r1, r5
 80002d8:	ea40 0002 	orr.w	r0, r0, r2
 80002dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80002e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002e8:	fa21 f604 	lsr.w	r6, r1, r4
 80002ec:	eb42 0106 	adc.w	r1, r2, r6
 80002f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002f4:	bf08      	it	eq
 80002f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002fa:	bd70      	pop	{r4, r5, r6, pc}
 80002fc:	f1c4 040c 	rsb	r4, r4, #12
 8000300:	f1c4 0520 	rsb	r5, r4, #32
 8000304:	fa00 f304 	lsl.w	r3, r0, r4
 8000308:	fa20 f005 	lsr.w	r0, r0, r5
 800030c:	fa01 f204 	lsl.w	r2, r1, r4
 8000310:	ea40 0002 	orr.w	r0, r0, r2
 8000314:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000318:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000324:	bf08      	it	eq
 8000326:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800032a:	bd70      	pop	{r4, r5, r6, pc}
 800032c:	f1c4 0520 	rsb	r5, r4, #32
 8000330:	fa00 f205 	lsl.w	r2, r0, r5
 8000334:	ea4e 0e02 	orr.w	lr, lr, r2
 8000338:	fa20 f304 	lsr.w	r3, r0, r4
 800033c:	fa01 f205 	lsl.w	r2, r1, r5
 8000340:	ea43 0302 	orr.w	r3, r3, r2
 8000344:	fa21 f004 	lsr.w	r0, r1, r4
 8000348:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800034c:	fa21 f204 	lsr.w	r2, r1, r4
 8000350:	ea20 0002 	bic.w	r0, r0, r2
 8000354:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000358:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800035c:	bf08      	it	eq
 800035e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f094 0f00 	teq	r4, #0
 8000368:	d10f      	bne.n	800038a <__aeabi_dmul+0x1c2>
 800036a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800036e:	0040      	lsls	r0, r0, #1
 8000370:	eb41 0101 	adc.w	r1, r1, r1
 8000374:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000378:	bf08      	it	eq
 800037a:	3c01      	subeq	r4, #1
 800037c:	d0f7      	beq.n	800036e <__aeabi_dmul+0x1a6>
 800037e:	ea41 0106 	orr.w	r1, r1, r6
 8000382:	f095 0f00 	teq	r5, #0
 8000386:	bf18      	it	ne
 8000388:	4770      	bxne	lr
 800038a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800038e:	0052      	lsls	r2, r2, #1
 8000390:	eb43 0303 	adc.w	r3, r3, r3
 8000394:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000398:	bf08      	it	eq
 800039a:	3d01      	subeq	r5, #1
 800039c:	d0f7      	beq.n	800038e <__aeabi_dmul+0x1c6>
 800039e:	ea43 0306 	orr.w	r3, r3, r6
 80003a2:	4770      	bx	lr
 80003a4:	ea94 0f0c 	teq	r4, ip
 80003a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003ac:	bf18      	it	ne
 80003ae:	ea95 0f0c 	teqne	r5, ip
 80003b2:	d00c      	beq.n	80003ce <__aeabi_dmul+0x206>
 80003b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003b8:	bf18      	it	ne
 80003ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003be:	d1d1      	bne.n	8000364 <__aeabi_dmul+0x19c>
 80003c0:	ea81 0103 	eor.w	r1, r1, r3
 80003c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd70      	pop	{r4, r5, r6, pc}
 80003ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003d2:	bf06      	itte	eq
 80003d4:	4610      	moveq	r0, r2
 80003d6:	4619      	moveq	r1, r3
 80003d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003dc:	d019      	beq.n	8000412 <__aeabi_dmul+0x24a>
 80003de:	ea94 0f0c 	teq	r4, ip
 80003e2:	d102      	bne.n	80003ea <__aeabi_dmul+0x222>
 80003e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003e8:	d113      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003ea:	ea95 0f0c 	teq	r5, ip
 80003ee:	d105      	bne.n	80003fc <__aeabi_dmul+0x234>
 80003f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80003f4:	bf1c      	itt	ne
 80003f6:	4610      	movne	r0, r2
 80003f8:	4619      	movne	r1, r3
 80003fa:	d10a      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003fc:	ea81 0103 	eor.w	r1, r1, r3
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000404:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000408:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800040c:	f04f 0000 	mov.w	r0, #0
 8000410:	bd70      	pop	{r4, r5, r6, pc}
 8000412:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000416:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800041a:	bd70      	pop	{r4, r5, r6, pc}

0800041c <__aeabi_drsub>:
 800041c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000420:	e002      	b.n	8000428 <__adddf3>
 8000422:	bf00      	nop

08000424 <__aeabi_dsub>:
 8000424:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000428 <__adddf3>:
 8000428:	b530      	push	{r4, r5, lr}
 800042a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800042e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000432:	ea94 0f05 	teq	r4, r5
 8000436:	bf08      	it	eq
 8000438:	ea90 0f02 	teqeq	r0, r2
 800043c:	bf1f      	itttt	ne
 800043e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000442:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000446:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800044a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800044e:	f000 80e2 	beq.w	8000616 <__adddf3+0x1ee>
 8000452:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000456:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800045a:	bfb8      	it	lt
 800045c:	426d      	neglt	r5, r5
 800045e:	dd0c      	ble.n	800047a <__adddf3+0x52>
 8000460:	442c      	add	r4, r5
 8000462:	ea80 0202 	eor.w	r2, r0, r2
 8000466:	ea81 0303 	eor.w	r3, r1, r3
 800046a:	ea82 0000 	eor.w	r0, r2, r0
 800046e:	ea83 0101 	eor.w	r1, r3, r1
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	2d36      	cmp	r5, #54	@ 0x36
 800047c:	bf88      	it	hi
 800047e:	bd30      	pophi	{r4, r5, pc}
 8000480:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000484:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000488:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800048c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000490:	d002      	beq.n	8000498 <__adddf3+0x70>
 8000492:	4240      	negs	r0, r0
 8000494:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000498:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800049c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004a0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004a4:	d002      	beq.n	80004ac <__adddf3+0x84>
 80004a6:	4252      	negs	r2, r2
 80004a8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004ac:	ea94 0f05 	teq	r4, r5
 80004b0:	f000 80a7 	beq.w	8000602 <__adddf3+0x1da>
 80004b4:	f1a4 0401 	sub.w	r4, r4, #1
 80004b8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004bc:	db0d      	blt.n	80004da <__adddf3+0xb2>
 80004be:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004c2:	fa22 f205 	lsr.w	r2, r2, r5
 80004c6:	1880      	adds	r0, r0, r2
 80004c8:	f141 0100 	adc.w	r1, r1, #0
 80004cc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004d0:	1880      	adds	r0, r0, r2
 80004d2:	fa43 f305 	asr.w	r3, r3, r5
 80004d6:	4159      	adcs	r1, r3
 80004d8:	e00e      	b.n	80004f8 <__adddf3+0xd0>
 80004da:	f1a5 0520 	sub.w	r5, r5, #32
 80004de:	f10e 0e20 	add.w	lr, lr, #32
 80004e2:	2a01      	cmp	r2, #1
 80004e4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004e8:	bf28      	it	cs
 80004ea:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004ee:	fa43 f305 	asr.w	r3, r3, r5
 80004f2:	18c0      	adds	r0, r0, r3
 80004f4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	d507      	bpl.n	800050e <__adddf3+0xe6>
 80004fe:	f04f 0e00 	mov.w	lr, #0
 8000502:	f1dc 0c00 	rsbs	ip, ip, #0
 8000506:	eb7e 0000 	sbcs.w	r0, lr, r0
 800050a:	eb6e 0101 	sbc.w	r1, lr, r1
 800050e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000512:	d31b      	bcc.n	800054c <__adddf3+0x124>
 8000514:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000518:	d30c      	bcc.n	8000534 <__adddf3+0x10c>
 800051a:	0849      	lsrs	r1, r1, #1
 800051c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000520:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000524:	f104 0401 	add.w	r4, r4, #1
 8000528:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800052c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000530:	f080 809a 	bcs.w	8000668 <__adddf3+0x240>
 8000534:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000538:	bf08      	it	eq
 800053a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800053e:	f150 0000 	adcs.w	r0, r0, #0
 8000542:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000546:	ea41 0105 	orr.w	r1, r1, r5
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000550:	4140      	adcs	r0, r0
 8000552:	eb41 0101 	adc.w	r1, r1, r1
 8000556:	3c01      	subs	r4, #1
 8000558:	bf28      	it	cs
 800055a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800055e:	d2e9      	bcs.n	8000534 <__adddf3+0x10c>
 8000560:	f091 0f00 	teq	r1, #0
 8000564:	bf04      	itt	eq
 8000566:	4601      	moveq	r1, r0
 8000568:	2000      	moveq	r0, #0
 800056a:	fab1 f381 	clz	r3, r1
 800056e:	bf08      	it	eq
 8000570:	3320      	addeq	r3, #32
 8000572:	f1a3 030b 	sub.w	r3, r3, #11
 8000576:	f1b3 0220 	subs.w	r2, r3, #32
 800057a:	da0c      	bge.n	8000596 <__adddf3+0x16e>
 800057c:	320c      	adds	r2, #12
 800057e:	dd08      	ble.n	8000592 <__adddf3+0x16a>
 8000580:	f102 0c14 	add.w	ip, r2, #20
 8000584:	f1c2 020c 	rsb	r2, r2, #12
 8000588:	fa01 f00c 	lsl.w	r0, r1, ip
 800058c:	fa21 f102 	lsr.w	r1, r1, r2
 8000590:	e00c      	b.n	80005ac <__adddf3+0x184>
 8000592:	f102 0214 	add.w	r2, r2, #20
 8000596:	bfd8      	it	le
 8000598:	f1c2 0c20 	rsble	ip, r2, #32
 800059c:	fa01 f102 	lsl.w	r1, r1, r2
 80005a0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005a4:	bfdc      	itt	le
 80005a6:	ea41 010c 	orrle.w	r1, r1, ip
 80005aa:	4090      	lslle	r0, r2
 80005ac:	1ae4      	subs	r4, r4, r3
 80005ae:	bfa2      	ittt	ge
 80005b0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005b4:	4329      	orrge	r1, r5
 80005b6:	bd30      	popge	{r4, r5, pc}
 80005b8:	ea6f 0404 	mvn.w	r4, r4
 80005bc:	3c1f      	subs	r4, #31
 80005be:	da1c      	bge.n	80005fa <__adddf3+0x1d2>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc0e      	bgt.n	80005e2 <__adddf3+0x1ba>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0220 	rsb	r2, r4, #32
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f302 	lsl.w	r3, r1, r2
 80005d4:	ea40 0003 	orr.w	r0, r0, r3
 80005d8:	fa21 f304 	lsr.w	r3, r1, r4
 80005dc:	ea45 0103 	orr.w	r1, r5, r3
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	f1c4 040c 	rsb	r4, r4, #12
 80005e6:	f1c4 0220 	rsb	r2, r4, #32
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 f304 	lsl.w	r3, r1, r4
 80005f2:	ea40 0003 	orr.w	r0, r0, r3
 80005f6:	4629      	mov	r1, r5
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	fa21 f004 	lsr.w	r0, r1, r4
 80005fe:	4629      	mov	r1, r5
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	f094 0f00 	teq	r4, #0
 8000606:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800060a:	bf06      	itte	eq
 800060c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000610:	3401      	addeq	r4, #1
 8000612:	3d01      	subne	r5, #1
 8000614:	e74e      	b.n	80004b4 <__adddf3+0x8c>
 8000616:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061a:	bf18      	it	ne
 800061c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000620:	d029      	beq.n	8000676 <__adddf3+0x24e>
 8000622:	ea94 0f05 	teq	r4, r5
 8000626:	bf08      	it	eq
 8000628:	ea90 0f02 	teqeq	r0, r2
 800062c:	d005      	beq.n	800063a <__adddf3+0x212>
 800062e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000632:	bf04      	itt	eq
 8000634:	4619      	moveq	r1, r3
 8000636:	4610      	moveq	r0, r2
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea91 0f03 	teq	r1, r3
 800063e:	bf1e      	ittt	ne
 8000640:	2100      	movne	r1, #0
 8000642:	2000      	movne	r0, #0
 8000644:	bd30      	popne	{r4, r5, pc}
 8000646:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800064a:	d105      	bne.n	8000658 <__adddf3+0x230>
 800064c:	0040      	lsls	r0, r0, #1
 800064e:	4149      	adcs	r1, r1
 8000650:	bf28      	it	cs
 8000652:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000656:	bd30      	pop	{r4, r5, pc}
 8000658:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800065c:	bf3c      	itt	cc
 800065e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000662:	bd30      	popcc	{r4, r5, pc}
 8000664:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000668:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800066c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000670:	f04f 0000 	mov.w	r0, #0
 8000674:	bd30      	pop	{r4, r5, pc}
 8000676:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800067a:	bf1a      	itte	ne
 800067c:	4619      	movne	r1, r3
 800067e:	4610      	movne	r0, r2
 8000680:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000684:	bf1c      	itt	ne
 8000686:	460b      	movne	r3, r1
 8000688:	4602      	movne	r2, r0
 800068a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800068e:	bf06      	itte	eq
 8000690:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000694:	ea91 0f03 	teqeq	r1, r3
 8000698:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800069c:	bd30      	pop	{r4, r5, pc}
 800069e:	bf00      	nop

080006a0 <__aeabi_ui2d>:
 80006a0:	f090 0f00 	teq	r0, #0
 80006a4:	bf04      	itt	eq
 80006a6:	2100      	moveq	r1, #0
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006b0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006b4:	f04f 0500 	mov.w	r5, #0
 80006b8:	f04f 0100 	mov.w	r1, #0
 80006bc:	e750      	b.n	8000560 <__adddf3+0x138>
 80006be:	bf00      	nop

080006c0 <__aeabi_i2d>:
 80006c0:	f090 0f00 	teq	r0, #0
 80006c4:	bf04      	itt	eq
 80006c6:	2100      	moveq	r1, #0
 80006c8:	4770      	bxeq	lr
 80006ca:	b530      	push	{r4, r5, lr}
 80006cc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006d0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006d4:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80006d8:	bf48      	it	mi
 80006da:	4240      	negmi	r0, r0
 80006dc:	f04f 0100 	mov.w	r1, #0
 80006e0:	e73e      	b.n	8000560 <__adddf3+0x138>
 80006e2:	bf00      	nop

080006e4 <__aeabi_f2d>:
 80006e4:	0042      	lsls	r2, r0, #1
 80006e6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ea:	ea4f 0131 	mov.w	r1, r1, rrx
 80006ee:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006f2:	bf1f      	itttt	ne
 80006f4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80006f8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006fc:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000700:	4770      	bxne	lr
 8000702:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000706:	bf08      	it	eq
 8000708:	4770      	bxeq	lr
 800070a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800070e:	bf04      	itt	eq
 8000710:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000714:	4770      	bxeq	lr
 8000716:	b530      	push	{r4, r5, lr}
 8000718:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	e71c      	b.n	8000560 <__adddf3+0x138>
 8000726:	bf00      	nop

08000728 <__aeabi_ul2d>:
 8000728:	ea50 0201 	orrs.w	r2, r0, r1
 800072c:	bf08      	it	eq
 800072e:	4770      	bxeq	lr
 8000730:	b530      	push	{r4, r5, lr}
 8000732:	f04f 0500 	mov.w	r5, #0
 8000736:	e00a      	b.n	800074e <__aeabi_l2d+0x16>

08000738 <__aeabi_l2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000746:	d502      	bpl.n	800074e <__aeabi_l2d+0x16>
 8000748:	4240      	negs	r0, r0
 800074a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800074e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000752:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000756:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800075a:	f43f aed8 	beq.w	800050e <__adddf3+0xe6>
 800075e:	f04f 0203 	mov.w	r2, #3
 8000762:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000766:	bf18      	it	ne
 8000768:	3203      	addne	r2, #3
 800076a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800076e:	bf18      	it	ne
 8000770:	3203      	addne	r2, #3
 8000772:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000776:	f1c2 0320 	rsb	r3, r2, #32
 800077a:	fa00 fc03 	lsl.w	ip, r0, r3
 800077e:	fa20 f002 	lsr.w	r0, r0, r2
 8000782:	fa01 fe03 	lsl.w	lr, r1, r3
 8000786:	ea40 000e 	orr.w	r0, r0, lr
 800078a:	fa21 f102 	lsr.w	r1, r1, r2
 800078e:	4414      	add	r4, r2
 8000790:	e6bd      	b.n	800050e <__adddf3+0xe6>
 8000792:	bf00      	nop

08000794 <__gedf2>:
 8000794:	f04f 3cff 	mov.w	ip, #4294967295
 8000798:	e006      	b.n	80007a8 <__cmpdf2+0x4>
 800079a:	bf00      	nop

0800079c <__ledf2>:
 800079c:	f04f 0c01 	mov.w	ip, #1
 80007a0:	e002      	b.n	80007a8 <__cmpdf2+0x4>
 80007a2:	bf00      	nop

080007a4 <__cmpdf2>:
 80007a4:	f04f 0c01 	mov.w	ip, #1
 80007a8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80007ac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80007b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80007b4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80007b8:	bf18      	it	ne
 80007ba:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80007be:	d01b      	beq.n	80007f8 <__cmpdf2+0x54>
 80007c0:	b001      	add	sp, #4
 80007c2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80007c6:	bf0c      	ite	eq
 80007c8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80007cc:	ea91 0f03 	teqne	r1, r3
 80007d0:	bf02      	ittt	eq
 80007d2:	ea90 0f02 	teqeq	r0, r2
 80007d6:	2000      	moveq	r0, #0
 80007d8:	4770      	bxeq	lr
 80007da:	f110 0f00 	cmn.w	r0, #0
 80007de:	ea91 0f03 	teq	r1, r3
 80007e2:	bf58      	it	pl
 80007e4:	4299      	cmppl	r1, r3
 80007e6:	bf08      	it	eq
 80007e8:	4290      	cmpeq	r0, r2
 80007ea:	bf2c      	ite	cs
 80007ec:	17d8      	asrcs	r0, r3, #31
 80007ee:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80007f2:	f040 0001 	orr.w	r0, r0, #1
 80007f6:	4770      	bx	lr
 80007f8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80007fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000800:	d102      	bne.n	8000808 <__cmpdf2+0x64>
 8000802:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000806:	d107      	bne.n	8000818 <__cmpdf2+0x74>
 8000808:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800080c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000810:	d1d6      	bne.n	80007c0 <__cmpdf2+0x1c>
 8000812:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000816:	d0d3      	beq.n	80007c0 <__cmpdf2+0x1c>
 8000818:	f85d 0b04 	ldr.w	r0, [sp], #4
 800081c:	4770      	bx	lr
 800081e:	bf00      	nop

08000820 <__aeabi_cdrcmple>:
 8000820:	4684      	mov	ip, r0
 8000822:	4610      	mov	r0, r2
 8000824:	4662      	mov	r2, ip
 8000826:	468c      	mov	ip, r1
 8000828:	4619      	mov	r1, r3
 800082a:	4663      	mov	r3, ip
 800082c:	e000      	b.n	8000830 <__aeabi_cdcmpeq>
 800082e:	bf00      	nop

08000830 <__aeabi_cdcmpeq>:
 8000830:	b501      	push	{r0, lr}
 8000832:	f7ff ffb7 	bl	80007a4 <__cmpdf2>
 8000836:	2800      	cmp	r0, #0
 8000838:	bf48      	it	mi
 800083a:	f110 0f00 	cmnmi.w	r0, #0
 800083e:	bd01      	pop	{r0, pc}

08000840 <__aeabi_dcmpeq>:
 8000840:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000844:	f7ff fff4 	bl	8000830 <__aeabi_cdcmpeq>
 8000848:	bf0c      	ite	eq
 800084a:	2001      	moveq	r0, #1
 800084c:	2000      	movne	r0, #0
 800084e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000852:	bf00      	nop

08000854 <__aeabi_dcmplt>:
 8000854:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000858:	f7ff ffea 	bl	8000830 <__aeabi_cdcmpeq>
 800085c:	bf34      	ite	cc
 800085e:	2001      	movcc	r0, #1
 8000860:	2000      	movcs	r0, #0
 8000862:	f85d fb08 	ldr.w	pc, [sp], #8
 8000866:	bf00      	nop

08000868 <__aeabi_dcmple>:
 8000868:	f84d ed08 	str.w	lr, [sp, #-8]!
 800086c:	f7ff ffe0 	bl	8000830 <__aeabi_cdcmpeq>
 8000870:	bf94      	ite	ls
 8000872:	2001      	movls	r0, #1
 8000874:	2000      	movhi	r0, #0
 8000876:	f85d fb08 	ldr.w	pc, [sp], #8
 800087a:	bf00      	nop

0800087c <__aeabi_dcmpge>:
 800087c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000880:	f7ff ffce 	bl	8000820 <__aeabi_cdrcmple>
 8000884:	bf94      	ite	ls
 8000886:	2001      	movls	r0, #1
 8000888:	2000      	movhi	r0, #0
 800088a:	f85d fb08 	ldr.w	pc, [sp], #8
 800088e:	bf00      	nop

08000890 <__aeabi_dcmpgt>:
 8000890:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000894:	f7ff ffc4 	bl	8000820 <__aeabi_cdrcmple>
 8000898:	bf34      	ite	cc
 800089a:	2001      	movcc	r0, #1
 800089c:	2000      	movcs	r0, #0
 800089e:	f85d fb08 	ldr.w	pc, [sp], #8
 80008a2:	bf00      	nop

080008a4 <__aeabi_d2iz>:
 80008a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008a8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008ac:	d215      	bcs.n	80008da <__aeabi_d2iz+0x36>
 80008ae:	d511      	bpl.n	80008d4 <__aeabi_d2iz+0x30>
 80008b0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80008b4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80008b8:	d912      	bls.n	80008e0 <__aeabi_d2iz+0x3c>
 80008ba:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008be:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80008c2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80008c6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80008ca:	fa23 f002 	lsr.w	r0, r3, r2
 80008ce:	bf18      	it	ne
 80008d0:	4240      	negne	r0, r0
 80008d2:	4770      	bx	lr
 80008d4:	f04f 0000 	mov.w	r0, #0
 80008d8:	4770      	bx	lr
 80008da:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80008de:	d105      	bne.n	80008ec <__aeabi_d2iz+0x48>
 80008e0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80008e4:	bf08      	it	eq
 80008e6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80008ea:	4770      	bx	lr
 80008ec:	f04f 0000 	mov.w	r0, #0
 80008f0:	4770      	bx	lr
 80008f2:	bf00      	nop

080008f4 <__aeabi_d2uiz>:
 80008f4:	004a      	lsls	r2, r1, #1
 80008f6:	d211      	bcs.n	800091c <__aeabi_d2uiz+0x28>
 80008f8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008fc:	d211      	bcs.n	8000922 <__aeabi_d2uiz+0x2e>
 80008fe:	d50d      	bpl.n	800091c <__aeabi_d2uiz+0x28>
 8000900:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000904:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000908:	d40e      	bmi.n	8000928 <__aeabi_d2uiz+0x34>
 800090a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800090e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000912:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000916:	fa23 f002 	lsr.w	r0, r3, r2
 800091a:	4770      	bx	lr
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	4770      	bx	lr
 8000922:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000926:	d102      	bne.n	800092e <__aeabi_d2uiz+0x3a>
 8000928:	f04f 30ff 	mov.w	r0, #4294967295
 800092c:	4770      	bx	lr
 800092e:	f04f 0000 	mov.w	r0, #0
 8000932:	4770      	bx	lr
 8000934:	0000      	movs	r0, r0
	...

08000938 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000938:	b598      	push	{r3, r4, r7, lr}
 800093a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800093c:	f000 fa83 	bl	8000e46 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000940:	f000 f85c 	bl	80009fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000944:	f000 f940 	bl	8000bc8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000948:	f000 f920 	bl	8000b8c <MX_DMA_Init>
  MX_TIM3_Init();
 800094c:	f000 f8a8 	bl	8000aa0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_1, seno, 250);
 8000950:	23fa      	movs	r3, #250	@ 0xfa
 8000952:	4a25      	ldr	r2, [pc, #148]	@ (80009e8 <main+0xb0>)
 8000954:	2100      	movs	r1, #0
 8000956:	4825      	ldr	r0, [pc, #148]	@ (80009ec <main+0xb4>)
 8000958:	f001 fe82 	bl	8002660 <HAL_TIM_PWM_Start_DMA>

  for (i=0; i<250; i++){
 800095c:	4b24      	ldr	r3, [pc, #144]	@ (80009f0 <main+0xb8>)
 800095e:	2200      	movs	r2, #0
 8000960:	701a      	strb	r2, [r3, #0]
 8000962:	e037      	b.n	80009d4 <main+0x9c>
	  seno[i] = ((sin(i*(doispi/250)))+1) * ((200+1)/2);
 8000964:	4b22      	ldr	r3, [pc, #136]	@ (80009f0 <main+0xb8>)
 8000966:	781b      	ldrb	r3, [r3, #0]
 8000968:	4618      	mov	r0, r3
 800096a:	f7ff fea9 	bl	80006c0 <__aeabi_i2d>
 800096e:	a31c      	add	r3, pc, #112	@ (adr r3, 80009e0 <main+0xa8>)
 8000970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000974:	f7ff fc28 	bl	80001c8 <__aeabi_dmul>
 8000978:	4602      	mov	r2, r0
 800097a:	460b      	mov	r3, r1
 800097c:	ec43 2b17 	vmov	d7, r2, r3
 8000980:	eeb0 0a47 	vmov.f32	s0, s14
 8000984:	eef0 0a67 	vmov.f32	s1, s15
 8000988:	f003 f846 	bl	8003a18 <sin>
 800098c:	ec51 0b10 	vmov	r0, r1, d0
 8000990:	f04f 0200 	mov.w	r2, #0
 8000994:	4b17      	ldr	r3, [pc, #92]	@ (80009f4 <main+0xbc>)
 8000996:	f7ff fd47 	bl	8000428 <__adddf3>
 800099a:	4602      	mov	r2, r0
 800099c:	460b      	mov	r3, r1
 800099e:	4610      	mov	r0, r2
 80009a0:	4619      	mov	r1, r3
 80009a2:	f04f 0200 	mov.w	r2, #0
 80009a6:	4b14      	ldr	r3, [pc, #80]	@ (80009f8 <main+0xc0>)
 80009a8:	f7ff fc0e 	bl	80001c8 <__aeabi_dmul>
 80009ac:	4602      	mov	r2, r0
 80009ae:	460b      	mov	r3, r1
 80009b0:	490f      	ldr	r1, [pc, #60]	@ (80009f0 <main+0xb8>)
 80009b2:	7809      	ldrb	r1, [r1, #0]
 80009b4:	460c      	mov	r4, r1
 80009b6:	4610      	mov	r0, r2
 80009b8:	4619      	mov	r1, r3
 80009ba:	f7ff ff9b 	bl	80008f4 <__aeabi_d2uiz>
 80009be:	4603      	mov	r3, r0
 80009c0:	b29a      	uxth	r2, r3
 80009c2:	4b09      	ldr	r3, [pc, #36]	@ (80009e8 <main+0xb0>)
 80009c4:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
  for (i=0; i<250; i++){
 80009c8:	4b09      	ldr	r3, [pc, #36]	@ (80009f0 <main+0xb8>)
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	3301      	adds	r3, #1
 80009ce:	b2da      	uxtb	r2, r3
 80009d0:	4b07      	ldr	r3, [pc, #28]	@ (80009f0 <main+0xb8>)
 80009d2:	701a      	strb	r2, [r3, #0]
 80009d4:	4b06      	ldr	r3, [pc, #24]	@ (80009f0 <main+0xb8>)
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	2bf9      	cmp	r3, #249	@ 0xf9
 80009da:	d9c3      	bls.n	8000964 <main+0x2c>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80009dc:	bf00      	nop
 80009de:	e7fd      	b.n	80009dc <main+0xa4>
 80009e0:	a9e6eeb7 	.word	0xa9e6eeb7
 80009e4:	3f99b90e 	.word	0x3f99b90e
 80009e8:	20000028 	.word	0x20000028
 80009ec:	20000220 	.word	0x20000220
 80009f0:	2000021c 	.word	0x2000021c
 80009f4:	3ff00000 	.word	0x3ff00000
 80009f8:	40590000 	.word	0x40590000

080009fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b096      	sub	sp, #88	@ 0x58
 8000a00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a02:	f107 0314 	add.w	r3, r7, #20
 8000a06:	2244      	movs	r2, #68	@ 0x44
 8000a08:	2100      	movs	r1, #0
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f002 ffd8 	bl	80039c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a10:	463b      	mov	r3, r7
 8000a12:	2200      	movs	r2, #0
 8000a14:	601a      	str	r2, [r3, #0]
 8000a16:	605a      	str	r2, [r3, #4]
 8000a18:	609a      	str	r2, [r3, #8]
 8000a1a:	60da      	str	r2, [r3, #12]
 8000a1c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000a1e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000a22:	f000 ff47 	bl	80018b4 <HAL_PWREx_ControlVoltageScaling>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d001      	beq.n	8000a30 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000a2c:	f000 f8e4 	bl	8000bf8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a30:	2302      	movs	r3, #2
 8000a32:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a34:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a38:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a3a:	2310      	movs	r3, #16
 8000a3c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a3e:	2302      	movs	r3, #2
 8000a40:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a42:	2302      	movs	r3, #2
 8000a44:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000a46:	2301      	movs	r3, #1
 8000a48:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 15;
 8000a4a:	230f      	movs	r3, #15
 8000a4c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000a4e:	2307      	movs	r3, #7
 8000a50:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000a52:	2302      	movs	r3, #2
 8000a54:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 8000a56:	2304      	movs	r3, #4
 8000a58:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a5a:	f107 0314 	add.w	r3, r7, #20
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f000 ff7e 	bl	8001960 <HAL_RCC_OscConfig>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d001      	beq.n	8000a6e <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000a6a:	f000 f8c5 	bl	8000bf8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a6e:	230f      	movs	r3, #15
 8000a70:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a72:	2303      	movs	r3, #3
 8000a74:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000a76:	2380      	movs	r3, #128	@ 0x80
 8000a78:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000a82:	463b      	mov	r3, r7
 8000a84:	2101      	movs	r1, #1
 8000a86:	4618      	mov	r0, r3
 8000a88:	f001 fb46 	bl	8002118 <HAL_RCC_ClockConfig>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d001      	beq.n	8000a96 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000a92:	f000 f8b1 	bl	8000bf8 <Error_Handler>
  }
}
 8000a96:	bf00      	nop
 8000a98:	3758      	adds	r7, #88	@ 0x58
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
	...

08000aa0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b08e      	sub	sp, #56	@ 0x38
 8000aa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000aa6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000aaa:	2200      	movs	r2, #0
 8000aac:	601a      	str	r2, [r3, #0]
 8000aae:	605a      	str	r2, [r3, #4]
 8000ab0:	609a      	str	r2, [r3, #8]
 8000ab2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ab4:	f107 031c 	add.w	r3, r7, #28
 8000ab8:	2200      	movs	r2, #0
 8000aba:	601a      	str	r2, [r3, #0]
 8000abc:	605a      	str	r2, [r3, #4]
 8000abe:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ac0:	463b      	mov	r3, r7
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	601a      	str	r2, [r3, #0]
 8000ac6:	605a      	str	r2, [r3, #4]
 8000ac8:	609a      	str	r2, [r3, #8]
 8000aca:	60da      	str	r2, [r3, #12]
 8000acc:	611a      	str	r2, [r3, #16]
 8000ace:	615a      	str	r2, [r3, #20]
 8000ad0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000ad2:	4b2c      	ldr	r3, [pc, #176]	@ (8000b84 <MX_TIM3_Init+0xe4>)
 8000ad4:	4a2c      	ldr	r2, [pc, #176]	@ (8000b88 <MX_TIM3_Init+0xe8>)
 8000ad6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10-1;
 8000ad8:	4b2a      	ldr	r3, [pc, #168]	@ (8000b84 <MX_TIM3_Init+0xe4>)
 8000ada:	2209      	movs	r2, #9
 8000adc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ade:	4b29      	ldr	r3, [pc, #164]	@ (8000b84 <MX_TIM3_Init+0xe4>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 200-1;
 8000ae4:	4b27      	ldr	r3, [pc, #156]	@ (8000b84 <MX_TIM3_Init+0xe4>)
 8000ae6:	22c7      	movs	r2, #199	@ 0xc7
 8000ae8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000aea:	4b26      	ldr	r3, [pc, #152]	@ (8000b84 <MX_TIM3_Init+0xe4>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000af0:	4b24      	ldr	r3, [pc, #144]	@ (8000b84 <MX_TIM3_Init+0xe4>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000af6:	4823      	ldr	r0, [pc, #140]	@ (8000b84 <MX_TIM3_Init+0xe4>)
 8000af8:	f001 fcfa 	bl	80024f0 <HAL_TIM_Base_Init>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d001      	beq.n	8000b06 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000b02:	f000 f879 	bl	8000bf8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b06:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000b0c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000b10:	4619      	mov	r1, r3
 8000b12:	481c      	ldr	r0, [pc, #112]	@ (8000b84 <MX_TIM3_Init+0xe4>)
 8000b14:	f002 f8d8 	bl	8002cc8 <HAL_TIM_ConfigClockSource>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d001      	beq.n	8000b22 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000b1e:	f000 f86b 	bl	8000bf8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000b22:	4818      	ldr	r0, [pc, #96]	@ (8000b84 <MX_TIM3_Init+0xe4>)
 8000b24:	f001 fd3b 	bl	800259e <HAL_TIM_PWM_Init>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d001      	beq.n	8000b32 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000b2e:	f000 f863 	bl	8000bf8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b32:	2300      	movs	r3, #0
 8000b34:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b36:	2300      	movs	r3, #0
 8000b38:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000b3a:	f107 031c 	add.w	r3, r7, #28
 8000b3e:	4619      	mov	r1, r3
 8000b40:	4810      	ldr	r0, [pc, #64]	@ (8000b84 <MX_TIM3_Init+0xe4>)
 8000b42:	f002 feb5 	bl	80038b0 <HAL_TIMEx_MasterConfigSynchronization>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d001      	beq.n	8000b50 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000b4c:	f000 f854 	bl	8000bf8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b50:	2360      	movs	r3, #96	@ 0x60
 8000b52:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000b54:	2300      	movs	r3, #0
 8000b56:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b60:	463b      	mov	r3, r7
 8000b62:	2200      	movs	r2, #0
 8000b64:	4619      	mov	r1, r3
 8000b66:	4807      	ldr	r0, [pc, #28]	@ (8000b84 <MX_TIM3_Init+0xe4>)
 8000b68:	f001 ff9a 	bl	8002aa0 <HAL_TIM_PWM_ConfigChannel>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d001      	beq.n	8000b76 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000b72:	f000 f841 	bl	8000bf8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000b76:	4803      	ldr	r0, [pc, #12]	@ (8000b84 <MX_TIM3_Init+0xe4>)
 8000b78:	f000 f8ba 	bl	8000cf0 <HAL_TIM_MspPostInit>

}
 8000b7c:	bf00      	nop
 8000b7e:	3738      	adds	r7, #56	@ 0x38
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	20000220 	.word	0x20000220
 8000b88:	40000400 	.word	0x40000400

08000b8c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b92:	4b0c      	ldr	r3, [pc, #48]	@ (8000bc4 <MX_DMA_Init+0x38>)
 8000b94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000b96:	4a0b      	ldr	r2, [pc, #44]	@ (8000bc4 <MX_DMA_Init+0x38>)
 8000b98:	f043 0301 	orr.w	r3, r3, #1
 8000b9c:	6493      	str	r3, [r2, #72]	@ 0x48
 8000b9e:	4b09      	ldr	r3, [pc, #36]	@ (8000bc4 <MX_DMA_Init+0x38>)
 8000ba0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ba2:	f003 0301 	and.w	r3, r3, #1
 8000ba6:	607b      	str	r3, [r7, #4]
 8000ba8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000baa:	2200      	movs	r2, #0
 8000bac:	2100      	movs	r1, #0
 8000bae:	2010      	movs	r0, #16
 8000bb0:	f000 fa99 	bl	80010e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000bb4:	2010      	movs	r0, #16
 8000bb6:	f000 fab2 	bl	800111e <HAL_NVIC_EnableIRQ>

}
 8000bba:	bf00      	nop
 8000bbc:	3708      	adds	r7, #8
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	40021000 	.word	0x40021000

08000bc8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b083      	sub	sp, #12
 8000bcc:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bce:	4b09      	ldr	r3, [pc, #36]	@ (8000bf4 <MX_GPIO_Init+0x2c>)
 8000bd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bd2:	4a08      	ldr	r2, [pc, #32]	@ (8000bf4 <MX_GPIO_Init+0x2c>)
 8000bd4:	f043 0301 	orr.w	r3, r3, #1
 8000bd8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bda:	4b06      	ldr	r3, [pc, #24]	@ (8000bf4 <MX_GPIO_Init+0x2c>)
 8000bdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bde:	f003 0301 	and.w	r3, r3, #1
 8000be2:	607b      	str	r3, [r7, #4]
 8000be4:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000be6:	bf00      	nop
 8000be8:	370c      	adds	r7, #12
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop
 8000bf4:	40021000 	.word	0x40021000

08000bf8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bfc:	b672      	cpsid	i
}
 8000bfe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c00:	bf00      	nop
 8000c02:	e7fd      	b.n	8000c00 <Error_Handler+0x8>

08000c04 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	b083      	sub	sp, #12
 8000c08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c0a:	4b0f      	ldr	r3, [pc, #60]	@ (8000c48 <HAL_MspInit+0x44>)
 8000c0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c0e:	4a0e      	ldr	r2, [pc, #56]	@ (8000c48 <HAL_MspInit+0x44>)
 8000c10:	f043 0301 	orr.w	r3, r3, #1
 8000c14:	6613      	str	r3, [r2, #96]	@ 0x60
 8000c16:	4b0c      	ldr	r3, [pc, #48]	@ (8000c48 <HAL_MspInit+0x44>)
 8000c18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c1a:	f003 0301 	and.w	r3, r3, #1
 8000c1e:	607b      	str	r3, [r7, #4]
 8000c20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c22:	4b09      	ldr	r3, [pc, #36]	@ (8000c48 <HAL_MspInit+0x44>)
 8000c24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c26:	4a08      	ldr	r2, [pc, #32]	@ (8000c48 <HAL_MspInit+0x44>)
 8000c28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c2c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c2e:	4b06      	ldr	r3, [pc, #24]	@ (8000c48 <HAL_MspInit+0x44>)
 8000c30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c36:	603b      	str	r3, [r7, #0]
 8000c38:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c3a:	bf00      	nop
 8000c3c:	370c      	adds	r7, #12
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop
 8000c48:	40021000 	.word	0x40021000

08000c4c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b084      	sub	sp, #16
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	4a21      	ldr	r2, [pc, #132]	@ (8000ce0 <HAL_TIM_Base_MspInit+0x94>)
 8000c5a:	4293      	cmp	r3, r2
 8000c5c:	d13c      	bne.n	8000cd8 <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000c5e:	4b21      	ldr	r3, [pc, #132]	@ (8000ce4 <HAL_TIM_Base_MspInit+0x98>)
 8000c60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c62:	4a20      	ldr	r2, [pc, #128]	@ (8000ce4 <HAL_TIM_Base_MspInit+0x98>)
 8000c64:	f043 0302 	orr.w	r3, r3, #2
 8000c68:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c6a:	4b1e      	ldr	r3, [pc, #120]	@ (8000ce4 <HAL_TIM_Base_MspInit+0x98>)
 8000c6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c6e:	f003 0302 	and.w	r3, r3, #2
 8000c72:	60fb      	str	r3, [r7, #12]
 8000c74:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* TIM3_CH1_TRIG Init */
    hdma_tim3_ch1_trig.Instance = DMA1_Channel6;
 8000c76:	4b1c      	ldr	r3, [pc, #112]	@ (8000ce8 <HAL_TIM_Base_MspInit+0x9c>)
 8000c78:	4a1c      	ldr	r2, [pc, #112]	@ (8000cec <HAL_TIM_Base_MspInit+0xa0>)
 8000c7a:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Request = DMA_REQUEST_5;
 8000c7c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ce8 <HAL_TIM_Base_MspInit+0x9c>)
 8000c7e:	2205      	movs	r2, #5
 8000c80:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c82:	4b19      	ldr	r3, [pc, #100]	@ (8000ce8 <HAL_TIM_Base_MspInit+0x9c>)
 8000c84:	2210      	movs	r2, #16
 8000c86:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c88:	4b17      	ldr	r3, [pc, #92]	@ (8000ce8 <HAL_TIM_Base_MspInit+0x9c>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 8000c8e:	4b16      	ldr	r3, [pc, #88]	@ (8000ce8 <HAL_TIM_Base_MspInit+0x9c>)
 8000c90:	2280      	movs	r2, #128	@ 0x80
 8000c92:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000c94:	4b14      	ldr	r3, [pc, #80]	@ (8000ce8 <HAL_TIM_Base_MspInit+0x9c>)
 8000c96:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000c9a:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000c9c:	4b12      	ldr	r3, [pc, #72]	@ (8000ce8 <HAL_TIM_Base_MspInit+0x9c>)
 8000c9e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ca2:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Mode = DMA_CIRCULAR;
 8000ca4:	4b10      	ldr	r3, [pc, #64]	@ (8000ce8 <HAL_TIM_Base_MspInit+0x9c>)
 8000ca6:	2220      	movs	r2, #32
 8000ca8:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 8000caa:	4b0f      	ldr	r3, [pc, #60]	@ (8000ce8 <HAL_TIM_Base_MspInit+0x9c>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 8000cb0:	480d      	ldr	r0, [pc, #52]	@ (8000ce8 <HAL_TIM_Base_MspInit+0x9c>)
 8000cb2:	f000 fa4f 	bl	8001154 <HAL_DMA_Init>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d001      	beq.n	8000cc0 <HAL_TIM_Base_MspInit+0x74>
    {
      Error_Handler();
 8000cbc:	f7ff ff9c 	bl	8000bf8 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	4a09      	ldr	r2, [pc, #36]	@ (8000ce8 <HAL_TIM_Base_MspInit+0x9c>)
 8000cc4:	625a      	str	r2, [r3, #36]	@ 0x24
 8000cc6:	4a08      	ldr	r2, [pc, #32]	@ (8000ce8 <HAL_TIM_Base_MspInit+0x9c>)
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	4a06      	ldr	r2, [pc, #24]	@ (8000ce8 <HAL_TIM_Base_MspInit+0x9c>)
 8000cd0:	639a      	str	r2, [r3, #56]	@ 0x38
 8000cd2:	4a05      	ldr	r2, [pc, #20]	@ (8000ce8 <HAL_TIM_Base_MspInit+0x9c>)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000cd8:	bf00      	nop
 8000cda:	3710      	adds	r7, #16
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	40000400 	.word	0x40000400
 8000ce4:	40021000 	.word	0x40021000
 8000ce8:	2000026c 	.word	0x2000026c
 8000cec:	4002006c 	.word	0x4002006c

08000cf0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b088      	sub	sp, #32
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cf8:	f107 030c 	add.w	r3, r7, #12
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	601a      	str	r2, [r3, #0]
 8000d00:	605a      	str	r2, [r3, #4]
 8000d02:	609a      	str	r2, [r3, #8]
 8000d04:	60da      	str	r2, [r3, #12]
 8000d06:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	4a11      	ldr	r2, [pc, #68]	@ (8000d54 <HAL_TIM_MspPostInit+0x64>)
 8000d0e:	4293      	cmp	r3, r2
 8000d10:	d11c      	bne.n	8000d4c <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d12:	4b11      	ldr	r3, [pc, #68]	@ (8000d58 <HAL_TIM_MspPostInit+0x68>)
 8000d14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d16:	4a10      	ldr	r2, [pc, #64]	@ (8000d58 <HAL_TIM_MspPostInit+0x68>)
 8000d18:	f043 0301 	orr.w	r3, r3, #1
 8000d1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d1e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d58 <HAL_TIM_MspPostInit+0x68>)
 8000d20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d22:	f003 0301 	and.w	r3, r3, #1
 8000d26:	60bb      	str	r3, [r7, #8]
 8000d28:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000d2a:	2340      	movs	r3, #64	@ 0x40
 8000d2c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d2e:	2302      	movs	r3, #2
 8000d30:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d32:	2300      	movs	r3, #0
 8000d34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d36:	2300      	movs	r3, #0
 8000d38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000d3a:	2302      	movs	r3, #2
 8000d3c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d3e:	f107 030c 	add.w	r3, r7, #12
 8000d42:	4619      	mov	r1, r3
 8000d44:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d48:	f000 fbfc 	bl	8001544 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000d4c:	bf00      	nop
 8000d4e:	3720      	adds	r7, #32
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	40000400 	.word	0x40000400
 8000d58:	40021000 	.word	0x40021000

08000d5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d60:	bf00      	nop
 8000d62:	e7fd      	b.n	8000d60 <NMI_Handler+0x4>

08000d64 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d68:	bf00      	nop
 8000d6a:	e7fd      	b.n	8000d68 <HardFault_Handler+0x4>

08000d6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d70:	bf00      	nop
 8000d72:	e7fd      	b.n	8000d70 <MemManage_Handler+0x4>

08000d74 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d78:	bf00      	nop
 8000d7a:	e7fd      	b.n	8000d78 <BusFault_Handler+0x4>

08000d7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d80:	bf00      	nop
 8000d82:	e7fd      	b.n	8000d80 <UsageFault_Handler+0x4>

08000d84 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d88:	bf00      	nop
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr

08000d92 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d92:	b480      	push	{r7}
 8000d94:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d96:	bf00      	nop
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9e:	4770      	bx	lr

08000da0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000da4:	bf00      	nop
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr

08000dae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dae:	b580      	push	{r7, lr}
 8000db0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000db2:	f000 f89d 	bl	8000ef0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000db6:	bf00      	nop
 8000db8:	bd80      	pop	{r7, pc}
	...

08000dbc <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 8000dc0:	4802      	ldr	r0, [pc, #8]	@ (8000dcc <DMA1_Channel6_IRQHandler+0x10>)
 8000dc2:	f000 fadf 	bl	8001384 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8000dc6:	bf00      	nop
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	2000026c 	.word	0x2000026c

08000dd0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000dd4:	4b06      	ldr	r3, [pc, #24]	@ (8000df0 <SystemInit+0x20>)
 8000dd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000dda:	4a05      	ldr	r2, [pc, #20]	@ (8000df0 <SystemInit+0x20>)
 8000ddc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000de0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000de4:	bf00      	nop
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	e000ed00 	.word	0xe000ed00

08000df4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000df4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e2c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000df8:	f7ff ffea 	bl	8000dd0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000dfc:	480c      	ldr	r0, [pc, #48]	@ (8000e30 <LoopForever+0x6>)
  ldr r1, =_edata
 8000dfe:	490d      	ldr	r1, [pc, #52]	@ (8000e34 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e00:	4a0d      	ldr	r2, [pc, #52]	@ (8000e38 <LoopForever+0xe>)
  movs r3, #0
 8000e02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e04:	e002      	b.n	8000e0c <LoopCopyDataInit>

08000e06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e0a:	3304      	adds	r3, #4

08000e0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e10:	d3f9      	bcc.n	8000e06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e12:	4a0a      	ldr	r2, [pc, #40]	@ (8000e3c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e14:	4c0a      	ldr	r4, [pc, #40]	@ (8000e40 <LoopForever+0x16>)
  movs r3, #0
 8000e16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e18:	e001      	b.n	8000e1e <LoopFillZerobss>

08000e1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e1c:	3204      	adds	r2, #4

08000e1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e20:	d3fb      	bcc.n	8000e1a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e22:	f002 fdd5 	bl	80039d0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e26:	f7ff fd87 	bl	8000938 <main>

08000e2a <LoopForever>:

LoopForever:
    b LoopForever
 8000e2a:	e7fe      	b.n	8000e2a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000e2c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000e30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e34:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000e38:	08004cb0 	.word	0x08004cb0
  ldr r2, =_sbss
 8000e3c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000e40:	200002b8 	.word	0x200002b8

08000e44 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e44:	e7fe      	b.n	8000e44 <ADC1_2_IRQHandler>

08000e46 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e46:	b580      	push	{r7, lr}
 8000e48:	b082      	sub	sp, #8
 8000e4a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e50:	2003      	movs	r0, #3
 8000e52:	f000 f93d 	bl	80010d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e56:	200f      	movs	r0, #15
 8000e58:	f000 f80e 	bl	8000e78 <HAL_InitTick>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d002      	beq.n	8000e68 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000e62:	2301      	movs	r3, #1
 8000e64:	71fb      	strb	r3, [r7, #7]
 8000e66:	e001      	b.n	8000e6c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e68:	f7ff fecc 	bl	8000c04 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e6c:	79fb      	ldrb	r3, [r7, #7]
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	3708      	adds	r7, #8
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
	...

08000e78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b084      	sub	sp, #16
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e80:	2300      	movs	r3, #0
 8000e82:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000e84:	4b17      	ldr	r3, [pc, #92]	@ (8000ee4 <HAL_InitTick+0x6c>)
 8000e86:	781b      	ldrb	r3, [r3, #0]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d023      	beq.n	8000ed4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000e8c:	4b16      	ldr	r3, [pc, #88]	@ (8000ee8 <HAL_InitTick+0x70>)
 8000e8e:	681a      	ldr	r2, [r3, #0]
 8000e90:	4b14      	ldr	r3, [pc, #80]	@ (8000ee4 <HAL_InitTick+0x6c>)
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	4619      	mov	r1, r3
 8000e96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f000 f949 	bl	800113a <HAL_SYSTICK_Config>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d10f      	bne.n	8000ece <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	2b0f      	cmp	r3, #15
 8000eb2:	d809      	bhi.n	8000ec8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	6879      	ldr	r1, [r7, #4]
 8000eb8:	f04f 30ff 	mov.w	r0, #4294967295
 8000ebc:	f000 f913 	bl	80010e6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ec0:	4a0a      	ldr	r2, [pc, #40]	@ (8000eec <HAL_InitTick+0x74>)
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	6013      	str	r3, [r2, #0]
 8000ec6:	e007      	b.n	8000ed8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000ec8:	2301      	movs	r3, #1
 8000eca:	73fb      	strb	r3, [r7, #15]
 8000ecc:	e004      	b.n	8000ed8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000ece:	2301      	movs	r3, #1
 8000ed0:	73fb      	strb	r3, [r7, #15]
 8000ed2:	e001      	b.n	8000ed8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000ed8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000eda:	4618      	mov	r0, r3
 8000edc:	3710      	adds	r7, #16
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	20000008 	.word	0x20000008
 8000ee8:	20000000 	.word	0x20000000
 8000eec:	20000004 	.word	0x20000004

08000ef0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ef4:	4b06      	ldr	r3, [pc, #24]	@ (8000f10 <HAL_IncTick+0x20>)
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	461a      	mov	r2, r3
 8000efa:	4b06      	ldr	r3, [pc, #24]	@ (8000f14 <HAL_IncTick+0x24>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	4413      	add	r3, r2
 8000f00:	4a04      	ldr	r2, [pc, #16]	@ (8000f14 <HAL_IncTick+0x24>)
 8000f02:	6013      	str	r3, [r2, #0]
}
 8000f04:	bf00      	nop
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	20000008 	.word	0x20000008
 8000f14:	200002b4 	.word	0x200002b4

08000f18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f1c:	4b03      	ldr	r3, [pc, #12]	@ (8000f2c <HAL_GetTick+0x14>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop
 8000f2c:	200002b4 	.word	0x200002b4

08000f30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b085      	sub	sp, #20
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	f003 0307 	and.w	r3, r3, #7
 8000f3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f40:	4b0c      	ldr	r3, [pc, #48]	@ (8000f74 <__NVIC_SetPriorityGrouping+0x44>)
 8000f42:	68db      	ldr	r3, [r3, #12]
 8000f44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f46:	68ba      	ldr	r2, [r7, #8]
 8000f48:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f54:	68bb      	ldr	r3, [r7, #8]
 8000f56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f58:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f62:	4a04      	ldr	r2, [pc, #16]	@ (8000f74 <__NVIC_SetPriorityGrouping+0x44>)
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	60d3      	str	r3, [r2, #12]
}
 8000f68:	bf00      	nop
 8000f6a:	3714      	adds	r7, #20
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr
 8000f74:	e000ed00 	.word	0xe000ed00

08000f78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f7c:	4b04      	ldr	r3, [pc, #16]	@ (8000f90 <__NVIC_GetPriorityGrouping+0x18>)
 8000f7e:	68db      	ldr	r3, [r3, #12]
 8000f80:	0a1b      	lsrs	r3, r3, #8
 8000f82:	f003 0307 	and.w	r3, r3, #7
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8e:	4770      	bx	lr
 8000f90:	e000ed00 	.word	0xe000ed00

08000f94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	db0b      	blt.n	8000fbe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fa6:	79fb      	ldrb	r3, [r7, #7]
 8000fa8:	f003 021f 	and.w	r2, r3, #31
 8000fac:	4907      	ldr	r1, [pc, #28]	@ (8000fcc <__NVIC_EnableIRQ+0x38>)
 8000fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb2:	095b      	lsrs	r3, r3, #5
 8000fb4:	2001      	movs	r0, #1
 8000fb6:	fa00 f202 	lsl.w	r2, r0, r2
 8000fba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000fbe:	bf00      	nop
 8000fc0:	370c      	adds	r7, #12
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop
 8000fcc:	e000e100 	.word	0xe000e100

08000fd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	6039      	str	r1, [r7, #0]
 8000fda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	db0a      	blt.n	8000ffa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	b2da      	uxtb	r2, r3
 8000fe8:	490c      	ldr	r1, [pc, #48]	@ (800101c <__NVIC_SetPriority+0x4c>)
 8000fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fee:	0112      	lsls	r2, r2, #4
 8000ff0:	b2d2      	uxtb	r2, r2
 8000ff2:	440b      	add	r3, r1
 8000ff4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ff8:	e00a      	b.n	8001010 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	b2da      	uxtb	r2, r3
 8000ffe:	4908      	ldr	r1, [pc, #32]	@ (8001020 <__NVIC_SetPriority+0x50>)
 8001000:	79fb      	ldrb	r3, [r7, #7]
 8001002:	f003 030f 	and.w	r3, r3, #15
 8001006:	3b04      	subs	r3, #4
 8001008:	0112      	lsls	r2, r2, #4
 800100a:	b2d2      	uxtb	r2, r2
 800100c:	440b      	add	r3, r1
 800100e:	761a      	strb	r2, [r3, #24]
}
 8001010:	bf00      	nop
 8001012:	370c      	adds	r7, #12
 8001014:	46bd      	mov	sp, r7
 8001016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101a:	4770      	bx	lr
 800101c:	e000e100 	.word	0xe000e100
 8001020:	e000ed00 	.word	0xe000ed00

08001024 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001024:	b480      	push	{r7}
 8001026:	b089      	sub	sp, #36	@ 0x24
 8001028:	af00      	add	r7, sp, #0
 800102a:	60f8      	str	r0, [r7, #12]
 800102c:	60b9      	str	r1, [r7, #8]
 800102e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	f003 0307 	and.w	r3, r3, #7
 8001036:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001038:	69fb      	ldr	r3, [r7, #28]
 800103a:	f1c3 0307 	rsb	r3, r3, #7
 800103e:	2b04      	cmp	r3, #4
 8001040:	bf28      	it	cs
 8001042:	2304      	movcs	r3, #4
 8001044:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001046:	69fb      	ldr	r3, [r7, #28]
 8001048:	3304      	adds	r3, #4
 800104a:	2b06      	cmp	r3, #6
 800104c:	d902      	bls.n	8001054 <NVIC_EncodePriority+0x30>
 800104e:	69fb      	ldr	r3, [r7, #28]
 8001050:	3b03      	subs	r3, #3
 8001052:	e000      	b.n	8001056 <NVIC_EncodePriority+0x32>
 8001054:	2300      	movs	r3, #0
 8001056:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001058:	f04f 32ff 	mov.w	r2, #4294967295
 800105c:	69bb      	ldr	r3, [r7, #24]
 800105e:	fa02 f303 	lsl.w	r3, r2, r3
 8001062:	43da      	mvns	r2, r3
 8001064:	68bb      	ldr	r3, [r7, #8]
 8001066:	401a      	ands	r2, r3
 8001068:	697b      	ldr	r3, [r7, #20]
 800106a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800106c:	f04f 31ff 	mov.w	r1, #4294967295
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	fa01 f303 	lsl.w	r3, r1, r3
 8001076:	43d9      	mvns	r1, r3
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800107c:	4313      	orrs	r3, r2
         );
}
 800107e:	4618      	mov	r0, r3
 8001080:	3724      	adds	r7, #36	@ 0x24
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
	...

0800108c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	3b01      	subs	r3, #1
 8001098:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800109c:	d301      	bcc.n	80010a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800109e:	2301      	movs	r3, #1
 80010a0:	e00f      	b.n	80010c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010a2:	4a0a      	ldr	r2, [pc, #40]	@ (80010cc <SysTick_Config+0x40>)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	3b01      	subs	r3, #1
 80010a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010aa:	210f      	movs	r1, #15
 80010ac:	f04f 30ff 	mov.w	r0, #4294967295
 80010b0:	f7ff ff8e 	bl	8000fd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010b4:	4b05      	ldr	r3, [pc, #20]	@ (80010cc <SysTick_Config+0x40>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010ba:	4b04      	ldr	r3, [pc, #16]	@ (80010cc <SysTick_Config+0x40>)
 80010bc:	2207      	movs	r2, #7
 80010be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010c0:	2300      	movs	r3, #0
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	e000e010 	.word	0xe000e010

080010d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	f7ff ff29 	bl	8000f30 <__NVIC_SetPriorityGrouping>
}
 80010de:	bf00      	nop
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}

080010e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010e6:	b580      	push	{r7, lr}
 80010e8:	b086      	sub	sp, #24
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	4603      	mov	r3, r0
 80010ee:	60b9      	str	r1, [r7, #8]
 80010f0:	607a      	str	r2, [r7, #4]
 80010f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80010f4:	2300      	movs	r3, #0
 80010f6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80010f8:	f7ff ff3e 	bl	8000f78 <__NVIC_GetPriorityGrouping>
 80010fc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010fe:	687a      	ldr	r2, [r7, #4]
 8001100:	68b9      	ldr	r1, [r7, #8]
 8001102:	6978      	ldr	r0, [r7, #20]
 8001104:	f7ff ff8e 	bl	8001024 <NVIC_EncodePriority>
 8001108:	4602      	mov	r2, r0
 800110a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800110e:	4611      	mov	r1, r2
 8001110:	4618      	mov	r0, r3
 8001112:	f7ff ff5d 	bl	8000fd0 <__NVIC_SetPriority>
}
 8001116:	bf00      	nop
 8001118:	3718      	adds	r7, #24
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}

0800111e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800111e:	b580      	push	{r7, lr}
 8001120:	b082      	sub	sp, #8
 8001122:	af00      	add	r7, sp, #0
 8001124:	4603      	mov	r3, r0
 8001126:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001128:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800112c:	4618      	mov	r0, r3
 800112e:	f7ff ff31 	bl	8000f94 <__NVIC_EnableIRQ>
}
 8001132:	bf00      	nop
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}

0800113a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800113a:	b580      	push	{r7, lr}
 800113c:	b082      	sub	sp, #8
 800113e:	af00      	add	r7, sp, #0
 8001140:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001142:	6878      	ldr	r0, [r7, #4]
 8001144:	f7ff ffa2 	bl	800108c <SysTick_Config>
 8001148:	4603      	mov	r3, r0
}
 800114a:	4618      	mov	r0, r3
 800114c:	3708      	adds	r7, #8
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
	...

08001154 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001154:	b480      	push	{r7}
 8001156:	b085      	sub	sp, #20
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d101      	bne.n	8001166 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001162:	2301      	movs	r3, #1
 8001164:	e098      	b.n	8001298 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	461a      	mov	r2, r3
 800116c:	4b4d      	ldr	r3, [pc, #308]	@ (80012a4 <HAL_DMA_Init+0x150>)
 800116e:	429a      	cmp	r2, r3
 8001170:	d80f      	bhi.n	8001192 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	461a      	mov	r2, r3
 8001178:	4b4b      	ldr	r3, [pc, #300]	@ (80012a8 <HAL_DMA_Init+0x154>)
 800117a:	4413      	add	r3, r2
 800117c:	4a4b      	ldr	r2, [pc, #300]	@ (80012ac <HAL_DMA_Init+0x158>)
 800117e:	fba2 2303 	umull	r2, r3, r2, r3
 8001182:	091b      	lsrs	r3, r3, #4
 8001184:	009a      	lsls	r2, r3, #2
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	4a48      	ldr	r2, [pc, #288]	@ (80012b0 <HAL_DMA_Init+0x15c>)
 800118e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001190:	e00e      	b.n	80011b0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	461a      	mov	r2, r3
 8001198:	4b46      	ldr	r3, [pc, #280]	@ (80012b4 <HAL_DMA_Init+0x160>)
 800119a:	4413      	add	r3, r2
 800119c:	4a43      	ldr	r2, [pc, #268]	@ (80012ac <HAL_DMA_Init+0x158>)
 800119e:	fba2 2303 	umull	r2, r3, r2, r3
 80011a2:	091b      	lsrs	r3, r3, #4
 80011a4:	009a      	lsls	r2, r3, #2
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	4a42      	ldr	r2, [pc, #264]	@ (80012b8 <HAL_DMA_Init+0x164>)
 80011ae:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	2202      	movs	r2, #2
 80011b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80011c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80011ca:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80011d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	691b      	ldr	r3, [r3, #16]
 80011da:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	699b      	ldr	r3, [r3, #24]
 80011e6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6a1b      	ldr	r3, [r3, #32]
 80011f2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80011f4:	68fa      	ldr	r2, [r7, #12]
 80011f6:	4313      	orrs	r3, r2
 80011f8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	68fa      	ldr	r2, [r7, #12]
 8001200:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	689b      	ldr	r3, [r3, #8]
 8001206:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800120a:	d039      	beq.n	8001280 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001210:	4a27      	ldr	r2, [pc, #156]	@ (80012b0 <HAL_DMA_Init+0x15c>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d11a      	bne.n	800124c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001216:	4b29      	ldr	r3, [pc, #164]	@ (80012bc <HAL_DMA_Init+0x168>)
 8001218:	681a      	ldr	r2, [r3, #0]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800121e:	f003 031c 	and.w	r3, r3, #28
 8001222:	210f      	movs	r1, #15
 8001224:	fa01 f303 	lsl.w	r3, r1, r3
 8001228:	43db      	mvns	r3, r3
 800122a:	4924      	ldr	r1, [pc, #144]	@ (80012bc <HAL_DMA_Init+0x168>)
 800122c:	4013      	ands	r3, r2
 800122e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001230:	4b22      	ldr	r3, [pc, #136]	@ (80012bc <HAL_DMA_Init+0x168>)
 8001232:	681a      	ldr	r2, [r3, #0]
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	6859      	ldr	r1, [r3, #4]
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800123c:	f003 031c 	and.w	r3, r3, #28
 8001240:	fa01 f303 	lsl.w	r3, r1, r3
 8001244:	491d      	ldr	r1, [pc, #116]	@ (80012bc <HAL_DMA_Init+0x168>)
 8001246:	4313      	orrs	r3, r2
 8001248:	600b      	str	r3, [r1, #0]
 800124a:	e019      	b.n	8001280 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800124c:	4b1c      	ldr	r3, [pc, #112]	@ (80012c0 <HAL_DMA_Init+0x16c>)
 800124e:	681a      	ldr	r2, [r3, #0]
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001254:	f003 031c 	and.w	r3, r3, #28
 8001258:	210f      	movs	r1, #15
 800125a:	fa01 f303 	lsl.w	r3, r1, r3
 800125e:	43db      	mvns	r3, r3
 8001260:	4917      	ldr	r1, [pc, #92]	@ (80012c0 <HAL_DMA_Init+0x16c>)
 8001262:	4013      	ands	r3, r2
 8001264:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001266:	4b16      	ldr	r3, [pc, #88]	@ (80012c0 <HAL_DMA_Init+0x16c>)
 8001268:	681a      	ldr	r2, [r3, #0]
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	6859      	ldr	r1, [r3, #4]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001272:	f003 031c 	and.w	r3, r3, #28
 8001276:	fa01 f303 	lsl.w	r3, r1, r3
 800127a:	4911      	ldr	r1, [pc, #68]	@ (80012c0 <HAL_DMA_Init+0x16c>)
 800127c:	4313      	orrs	r3, r2
 800127e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	2200      	movs	r2, #0
 8001284:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	2201      	movs	r2, #1
 800128a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2200      	movs	r2, #0
 8001292:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001296:	2300      	movs	r3, #0
}
 8001298:	4618      	mov	r0, r3
 800129a:	3714      	adds	r7, #20
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr
 80012a4:	40020407 	.word	0x40020407
 80012a8:	bffdfff8 	.word	0xbffdfff8
 80012ac:	cccccccd 	.word	0xcccccccd
 80012b0:	40020000 	.word	0x40020000
 80012b4:	bffdfbf8 	.word	0xbffdfbf8
 80012b8:	40020400 	.word	0x40020400
 80012bc:	400200a8 	.word	0x400200a8
 80012c0:	400204a8 	.word	0x400204a8

080012c4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b086      	sub	sp, #24
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	60f8      	str	r0, [r7, #12]
 80012cc:	60b9      	str	r1, [r7, #8]
 80012ce:	607a      	str	r2, [r7, #4]
 80012d0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80012d2:	2300      	movs	r3, #0
 80012d4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80012dc:	2b01      	cmp	r3, #1
 80012de:	d101      	bne.n	80012e4 <HAL_DMA_Start_IT+0x20>
 80012e0:	2302      	movs	r3, #2
 80012e2:	e04b      	b.n	800137c <HAL_DMA_Start_IT+0xb8>
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	2201      	movs	r2, #1
 80012e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	2b01      	cmp	r3, #1
 80012f6:	d13a      	bne.n	800136e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	2202      	movs	r2, #2
 80012fc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	2200      	movs	r2, #0
 8001304:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	681a      	ldr	r2, [r3, #0]
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f022 0201 	bic.w	r2, r2, #1
 8001314:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	687a      	ldr	r2, [r7, #4]
 800131a:	68b9      	ldr	r1, [r7, #8]
 800131c:	68f8      	ldr	r0, [r7, #12]
 800131e:	f000 f8e0 	bl	80014e2 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001326:	2b00      	cmp	r3, #0
 8001328:	d008      	beq.n	800133c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	681a      	ldr	r2, [r3, #0]
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f042 020e 	orr.w	r2, r2, #14
 8001338:	601a      	str	r2, [r3, #0]
 800133a:	e00f      	b.n	800135c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	681a      	ldr	r2, [r3, #0]
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f022 0204 	bic.w	r2, r2, #4
 800134a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f042 020a 	orr.w	r2, r2, #10
 800135a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	681a      	ldr	r2, [r3, #0]
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f042 0201 	orr.w	r2, r2, #1
 800136a:	601a      	str	r2, [r3, #0]
 800136c:	e005      	b.n	800137a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	2200      	movs	r2, #0
 8001372:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001376:	2302      	movs	r3, #2
 8001378:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800137a:	7dfb      	ldrb	r3, [r7, #23]
}
 800137c:	4618      	mov	r0, r3
 800137e:	3718      	adds	r7, #24
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}

08001384 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013a0:	f003 031c 	and.w	r3, r3, #28
 80013a4:	2204      	movs	r2, #4
 80013a6:	409a      	lsls	r2, r3
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	4013      	ands	r3, r2
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d026      	beq.n	80013fe <HAL_DMA_IRQHandler+0x7a>
 80013b0:	68bb      	ldr	r3, [r7, #8]
 80013b2:	f003 0304 	and.w	r3, r3, #4
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d021      	beq.n	80013fe <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	f003 0320 	and.w	r3, r3, #32
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d107      	bne.n	80013d8 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	681a      	ldr	r2, [r3, #0]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f022 0204 	bic.w	r2, r2, #4
 80013d6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013dc:	f003 021c 	and.w	r2, r3, #28
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e4:	2104      	movs	r1, #4
 80013e6:	fa01 f202 	lsl.w	r2, r1, r2
 80013ea:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d071      	beq.n	80014d8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f8:	6878      	ldr	r0, [r7, #4]
 80013fa:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80013fc:	e06c      	b.n	80014d8 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001402:	f003 031c 	and.w	r3, r3, #28
 8001406:	2202      	movs	r2, #2
 8001408:	409a      	lsls	r2, r3
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	4013      	ands	r3, r2
 800140e:	2b00      	cmp	r3, #0
 8001410:	d02e      	beq.n	8001470 <HAL_DMA_IRQHandler+0xec>
 8001412:	68bb      	ldr	r3, [r7, #8]
 8001414:	f003 0302 	and.w	r3, r3, #2
 8001418:	2b00      	cmp	r3, #0
 800141a:	d029      	beq.n	8001470 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f003 0320 	and.w	r3, r3, #32
 8001426:	2b00      	cmp	r3, #0
 8001428:	d10b      	bne.n	8001442 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f022 020a 	bic.w	r2, r2, #10
 8001438:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2201      	movs	r2, #1
 800143e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001446:	f003 021c 	and.w	r2, r3, #28
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800144e:	2102      	movs	r1, #2
 8001450:	fa01 f202 	lsl.w	r2, r1, r2
 8001454:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	2200      	movs	r2, #0
 800145a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001462:	2b00      	cmp	r3, #0
 8001464:	d038      	beq.n	80014d8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800146a:	6878      	ldr	r0, [r7, #4]
 800146c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800146e:	e033      	b.n	80014d8 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001474:	f003 031c 	and.w	r3, r3, #28
 8001478:	2208      	movs	r2, #8
 800147a:	409a      	lsls	r2, r3
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	4013      	ands	r3, r2
 8001480:	2b00      	cmp	r3, #0
 8001482:	d02a      	beq.n	80014da <HAL_DMA_IRQHandler+0x156>
 8001484:	68bb      	ldr	r3, [r7, #8]
 8001486:	f003 0308 	and.w	r3, r3, #8
 800148a:	2b00      	cmp	r3, #0
 800148c:	d025      	beq.n	80014da <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	681a      	ldr	r2, [r3, #0]
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f022 020e 	bic.w	r2, r2, #14
 800149c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014a2:	f003 021c 	and.w	r2, r3, #28
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014aa:	2101      	movs	r1, #1
 80014ac:	fa01 f202 	lsl.w	r2, r1, r2
 80014b0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2201      	movs	r2, #1
 80014b6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2201      	movs	r2, #1
 80014bc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	2200      	movs	r2, #0
 80014c4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d004      	beq.n	80014da <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014d4:	6878      	ldr	r0, [r7, #4]
 80014d6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80014d8:	bf00      	nop
 80014da:	bf00      	nop
}
 80014dc:	3710      	adds	r7, #16
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}

080014e2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80014e2:	b480      	push	{r7}
 80014e4:	b085      	sub	sp, #20
 80014e6:	af00      	add	r7, sp, #0
 80014e8:	60f8      	str	r0, [r7, #12]
 80014ea:	60b9      	str	r1, [r7, #8]
 80014ec:	607a      	str	r2, [r7, #4]
 80014ee:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014f4:	f003 021c 	and.w	r2, r3, #28
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014fc:	2101      	movs	r1, #1
 80014fe:	fa01 f202 	lsl.w	r2, r1, r2
 8001502:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	683a      	ldr	r2, [r7, #0]
 800150a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	689b      	ldr	r3, [r3, #8]
 8001510:	2b10      	cmp	r3, #16
 8001512:	d108      	bne.n	8001526 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	687a      	ldr	r2, [r7, #4]
 800151a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	68ba      	ldr	r2, [r7, #8]
 8001522:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001524:	e007      	b.n	8001536 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	68ba      	ldr	r2, [r7, #8]
 800152c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	687a      	ldr	r2, [r7, #4]
 8001534:	60da      	str	r2, [r3, #12]
}
 8001536:	bf00      	nop
 8001538:	3714      	adds	r7, #20
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr
	...

08001544 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001544:	b480      	push	{r7}
 8001546:	b087      	sub	sp, #28
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
 800154c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800154e:	2300      	movs	r3, #0
 8001550:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001552:	e17f      	b.n	8001854 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	681a      	ldr	r2, [r3, #0]
 8001558:	2101      	movs	r1, #1
 800155a:	697b      	ldr	r3, [r7, #20]
 800155c:	fa01 f303 	lsl.w	r3, r1, r3
 8001560:	4013      	ands	r3, r2
 8001562:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	2b00      	cmp	r3, #0
 8001568:	f000 8171 	beq.w	800184e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	f003 0303 	and.w	r3, r3, #3
 8001574:	2b01      	cmp	r3, #1
 8001576:	d005      	beq.n	8001584 <HAL_GPIO_Init+0x40>
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	f003 0303 	and.w	r3, r3, #3
 8001580:	2b02      	cmp	r3, #2
 8001582:	d130      	bne.n	80015e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	005b      	lsls	r3, r3, #1
 800158e:	2203      	movs	r2, #3
 8001590:	fa02 f303 	lsl.w	r3, r2, r3
 8001594:	43db      	mvns	r3, r3
 8001596:	693a      	ldr	r2, [r7, #16]
 8001598:	4013      	ands	r3, r2
 800159a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	68da      	ldr	r2, [r3, #12]
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	005b      	lsls	r3, r3, #1
 80015a4:	fa02 f303 	lsl.w	r3, r2, r3
 80015a8:	693a      	ldr	r2, [r7, #16]
 80015aa:	4313      	orrs	r3, r2
 80015ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	693a      	ldr	r2, [r7, #16]
 80015b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80015ba:	2201      	movs	r2, #1
 80015bc:	697b      	ldr	r3, [r7, #20]
 80015be:	fa02 f303 	lsl.w	r3, r2, r3
 80015c2:	43db      	mvns	r3, r3
 80015c4:	693a      	ldr	r2, [r7, #16]
 80015c6:	4013      	ands	r3, r2
 80015c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	091b      	lsrs	r3, r3, #4
 80015d0:	f003 0201 	and.w	r2, r3, #1
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	fa02 f303 	lsl.w	r3, r2, r3
 80015da:	693a      	ldr	r2, [r7, #16]
 80015dc:	4313      	orrs	r3, r2
 80015de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	693a      	ldr	r2, [r7, #16]
 80015e4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	f003 0303 	and.w	r3, r3, #3
 80015ee:	2b03      	cmp	r3, #3
 80015f0:	d118      	bne.n	8001624 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80015f8:	2201      	movs	r2, #1
 80015fa:	697b      	ldr	r3, [r7, #20]
 80015fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001600:	43db      	mvns	r3, r3
 8001602:	693a      	ldr	r2, [r7, #16]
 8001604:	4013      	ands	r3, r2
 8001606:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	08db      	lsrs	r3, r3, #3
 800160e:	f003 0201 	and.w	r2, r3, #1
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	fa02 f303 	lsl.w	r3, r2, r3
 8001618:	693a      	ldr	r2, [r7, #16]
 800161a:	4313      	orrs	r3, r2
 800161c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	693a      	ldr	r2, [r7, #16]
 8001622:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	f003 0303 	and.w	r3, r3, #3
 800162c:	2b03      	cmp	r3, #3
 800162e:	d017      	beq.n	8001660 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	68db      	ldr	r3, [r3, #12]
 8001634:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	005b      	lsls	r3, r3, #1
 800163a:	2203      	movs	r2, #3
 800163c:	fa02 f303 	lsl.w	r3, r2, r3
 8001640:	43db      	mvns	r3, r3
 8001642:	693a      	ldr	r2, [r7, #16]
 8001644:	4013      	ands	r3, r2
 8001646:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	689a      	ldr	r2, [r3, #8]
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	005b      	lsls	r3, r3, #1
 8001650:	fa02 f303 	lsl.w	r3, r2, r3
 8001654:	693a      	ldr	r2, [r7, #16]
 8001656:	4313      	orrs	r3, r2
 8001658:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	693a      	ldr	r2, [r7, #16]
 800165e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	f003 0303 	and.w	r3, r3, #3
 8001668:	2b02      	cmp	r3, #2
 800166a:	d123      	bne.n	80016b4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	08da      	lsrs	r2, r3, #3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	3208      	adds	r2, #8
 8001674:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001678:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	f003 0307 	and.w	r3, r3, #7
 8001680:	009b      	lsls	r3, r3, #2
 8001682:	220f      	movs	r2, #15
 8001684:	fa02 f303 	lsl.w	r3, r2, r3
 8001688:	43db      	mvns	r3, r3
 800168a:	693a      	ldr	r2, [r7, #16]
 800168c:	4013      	ands	r3, r2
 800168e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	691a      	ldr	r2, [r3, #16]
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	f003 0307 	and.w	r3, r3, #7
 800169a:	009b      	lsls	r3, r3, #2
 800169c:	fa02 f303 	lsl.w	r3, r2, r3
 80016a0:	693a      	ldr	r2, [r7, #16]
 80016a2:	4313      	orrs	r3, r2
 80016a4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	08da      	lsrs	r2, r3, #3
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	3208      	adds	r2, #8
 80016ae:	6939      	ldr	r1, [r7, #16]
 80016b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	005b      	lsls	r3, r3, #1
 80016be:	2203      	movs	r2, #3
 80016c0:	fa02 f303 	lsl.w	r3, r2, r3
 80016c4:	43db      	mvns	r3, r3
 80016c6:	693a      	ldr	r2, [r7, #16]
 80016c8:	4013      	ands	r3, r2
 80016ca:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	f003 0203 	and.w	r2, r3, #3
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	005b      	lsls	r3, r3, #1
 80016d8:	fa02 f303 	lsl.w	r3, r2, r3
 80016dc:	693a      	ldr	r2, [r7, #16]
 80016de:	4313      	orrs	r3, r2
 80016e0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	693a      	ldr	r2, [r7, #16]
 80016e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	f000 80ac 	beq.w	800184e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016f6:	4b5f      	ldr	r3, [pc, #380]	@ (8001874 <HAL_GPIO_Init+0x330>)
 80016f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016fa:	4a5e      	ldr	r2, [pc, #376]	@ (8001874 <HAL_GPIO_Init+0x330>)
 80016fc:	f043 0301 	orr.w	r3, r3, #1
 8001700:	6613      	str	r3, [r2, #96]	@ 0x60
 8001702:	4b5c      	ldr	r3, [pc, #368]	@ (8001874 <HAL_GPIO_Init+0x330>)
 8001704:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001706:	f003 0301 	and.w	r3, r3, #1
 800170a:	60bb      	str	r3, [r7, #8]
 800170c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800170e:	4a5a      	ldr	r2, [pc, #360]	@ (8001878 <HAL_GPIO_Init+0x334>)
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	089b      	lsrs	r3, r3, #2
 8001714:	3302      	adds	r3, #2
 8001716:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800171a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	f003 0303 	and.w	r3, r3, #3
 8001722:	009b      	lsls	r3, r3, #2
 8001724:	220f      	movs	r2, #15
 8001726:	fa02 f303 	lsl.w	r3, r2, r3
 800172a:	43db      	mvns	r3, r3
 800172c:	693a      	ldr	r2, [r7, #16]
 800172e:	4013      	ands	r3, r2
 8001730:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001738:	d025      	beq.n	8001786 <HAL_GPIO_Init+0x242>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4a4f      	ldr	r2, [pc, #316]	@ (800187c <HAL_GPIO_Init+0x338>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d01f      	beq.n	8001782 <HAL_GPIO_Init+0x23e>
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	4a4e      	ldr	r2, [pc, #312]	@ (8001880 <HAL_GPIO_Init+0x33c>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d019      	beq.n	800177e <HAL_GPIO_Init+0x23a>
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	4a4d      	ldr	r2, [pc, #308]	@ (8001884 <HAL_GPIO_Init+0x340>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d013      	beq.n	800177a <HAL_GPIO_Init+0x236>
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	4a4c      	ldr	r2, [pc, #304]	@ (8001888 <HAL_GPIO_Init+0x344>)
 8001756:	4293      	cmp	r3, r2
 8001758:	d00d      	beq.n	8001776 <HAL_GPIO_Init+0x232>
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	4a4b      	ldr	r2, [pc, #300]	@ (800188c <HAL_GPIO_Init+0x348>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d007      	beq.n	8001772 <HAL_GPIO_Init+0x22e>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	4a4a      	ldr	r2, [pc, #296]	@ (8001890 <HAL_GPIO_Init+0x34c>)
 8001766:	4293      	cmp	r3, r2
 8001768:	d101      	bne.n	800176e <HAL_GPIO_Init+0x22a>
 800176a:	2306      	movs	r3, #6
 800176c:	e00c      	b.n	8001788 <HAL_GPIO_Init+0x244>
 800176e:	2307      	movs	r3, #7
 8001770:	e00a      	b.n	8001788 <HAL_GPIO_Init+0x244>
 8001772:	2305      	movs	r3, #5
 8001774:	e008      	b.n	8001788 <HAL_GPIO_Init+0x244>
 8001776:	2304      	movs	r3, #4
 8001778:	e006      	b.n	8001788 <HAL_GPIO_Init+0x244>
 800177a:	2303      	movs	r3, #3
 800177c:	e004      	b.n	8001788 <HAL_GPIO_Init+0x244>
 800177e:	2302      	movs	r3, #2
 8001780:	e002      	b.n	8001788 <HAL_GPIO_Init+0x244>
 8001782:	2301      	movs	r3, #1
 8001784:	e000      	b.n	8001788 <HAL_GPIO_Init+0x244>
 8001786:	2300      	movs	r3, #0
 8001788:	697a      	ldr	r2, [r7, #20]
 800178a:	f002 0203 	and.w	r2, r2, #3
 800178e:	0092      	lsls	r2, r2, #2
 8001790:	4093      	lsls	r3, r2
 8001792:	693a      	ldr	r2, [r7, #16]
 8001794:	4313      	orrs	r3, r2
 8001796:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001798:	4937      	ldr	r1, [pc, #220]	@ (8001878 <HAL_GPIO_Init+0x334>)
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	089b      	lsrs	r3, r3, #2
 800179e:	3302      	adds	r3, #2
 80017a0:	693a      	ldr	r2, [r7, #16]
 80017a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80017a6:	4b3b      	ldr	r3, [pc, #236]	@ (8001894 <HAL_GPIO_Init+0x350>)
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	43db      	mvns	r3, r3
 80017b0:	693a      	ldr	r2, [r7, #16]
 80017b2:	4013      	ands	r3, r2
 80017b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d003      	beq.n	80017ca <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80017c2:	693a      	ldr	r2, [r7, #16]
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	4313      	orrs	r3, r2
 80017c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80017ca:	4a32      	ldr	r2, [pc, #200]	@ (8001894 <HAL_GPIO_Init+0x350>)
 80017cc:	693b      	ldr	r3, [r7, #16]
 80017ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80017d0:	4b30      	ldr	r3, [pc, #192]	@ (8001894 <HAL_GPIO_Init+0x350>)
 80017d2:	68db      	ldr	r3, [r3, #12]
 80017d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	43db      	mvns	r3, r3
 80017da:	693a      	ldr	r2, [r7, #16]
 80017dc:	4013      	ands	r3, r2
 80017de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d003      	beq.n	80017f4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80017ec:	693a      	ldr	r2, [r7, #16]
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	4313      	orrs	r3, r2
 80017f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80017f4:	4a27      	ldr	r2, [pc, #156]	@ (8001894 <HAL_GPIO_Init+0x350>)
 80017f6:	693b      	ldr	r3, [r7, #16]
 80017f8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80017fa:	4b26      	ldr	r3, [pc, #152]	@ (8001894 <HAL_GPIO_Init+0x350>)
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	43db      	mvns	r3, r3
 8001804:	693a      	ldr	r2, [r7, #16]
 8001806:	4013      	ands	r3, r2
 8001808:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001812:	2b00      	cmp	r3, #0
 8001814:	d003      	beq.n	800181e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001816:	693a      	ldr	r2, [r7, #16]
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	4313      	orrs	r3, r2
 800181c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800181e:	4a1d      	ldr	r2, [pc, #116]	@ (8001894 <HAL_GPIO_Init+0x350>)
 8001820:	693b      	ldr	r3, [r7, #16]
 8001822:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001824:	4b1b      	ldr	r3, [pc, #108]	@ (8001894 <HAL_GPIO_Init+0x350>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	43db      	mvns	r3, r3
 800182e:	693a      	ldr	r2, [r7, #16]
 8001830:	4013      	ands	r3, r2
 8001832:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800183c:	2b00      	cmp	r3, #0
 800183e:	d003      	beq.n	8001848 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001840:	693a      	ldr	r2, [r7, #16]
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	4313      	orrs	r3, r2
 8001846:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001848:	4a12      	ldr	r2, [pc, #72]	@ (8001894 <HAL_GPIO_Init+0x350>)
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	3301      	adds	r3, #1
 8001852:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	fa22 f303 	lsr.w	r3, r2, r3
 800185e:	2b00      	cmp	r3, #0
 8001860:	f47f ae78 	bne.w	8001554 <HAL_GPIO_Init+0x10>
  }
}
 8001864:	bf00      	nop
 8001866:	bf00      	nop
 8001868:	371c      	adds	r7, #28
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr
 8001872:	bf00      	nop
 8001874:	40021000 	.word	0x40021000
 8001878:	40010000 	.word	0x40010000
 800187c:	48000400 	.word	0x48000400
 8001880:	48000800 	.word	0x48000800
 8001884:	48000c00 	.word	0x48000c00
 8001888:	48001000 	.word	0x48001000
 800188c:	48001400 	.word	0x48001400
 8001890:	48001800 	.word	0x48001800
 8001894:	40010400 	.word	0x40010400

08001898 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800189c:	4b04      	ldr	r3, [pc, #16]	@ (80018b0 <HAL_PWREx_GetVoltageRange+0x18>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr
 80018ae:	bf00      	nop
 80018b0:	40007000 	.word	0x40007000

080018b4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b085      	sub	sp, #20
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80018c2:	d130      	bne.n	8001926 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80018c4:	4b23      	ldr	r3, [pc, #140]	@ (8001954 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80018cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80018d0:	d038      	beq.n	8001944 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80018d2:	4b20      	ldr	r3, [pc, #128]	@ (8001954 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80018da:	4a1e      	ldr	r2, [pc, #120]	@ (8001954 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80018dc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80018e0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80018e2:	4b1d      	ldr	r3, [pc, #116]	@ (8001958 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	2232      	movs	r2, #50	@ 0x32
 80018e8:	fb02 f303 	mul.w	r3, r2, r3
 80018ec:	4a1b      	ldr	r2, [pc, #108]	@ (800195c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80018ee:	fba2 2303 	umull	r2, r3, r2, r3
 80018f2:	0c9b      	lsrs	r3, r3, #18
 80018f4:	3301      	adds	r3, #1
 80018f6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80018f8:	e002      	b.n	8001900 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	3b01      	subs	r3, #1
 80018fe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001900:	4b14      	ldr	r3, [pc, #80]	@ (8001954 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001902:	695b      	ldr	r3, [r3, #20]
 8001904:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001908:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800190c:	d102      	bne.n	8001914 <HAL_PWREx_ControlVoltageScaling+0x60>
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d1f2      	bne.n	80018fa <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001914:	4b0f      	ldr	r3, [pc, #60]	@ (8001954 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001916:	695b      	ldr	r3, [r3, #20]
 8001918:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800191c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001920:	d110      	bne.n	8001944 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001922:	2303      	movs	r3, #3
 8001924:	e00f      	b.n	8001946 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001926:	4b0b      	ldr	r3, [pc, #44]	@ (8001954 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800192e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001932:	d007      	beq.n	8001944 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001934:	4b07      	ldr	r3, [pc, #28]	@ (8001954 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800193c:	4a05      	ldr	r2, [pc, #20]	@ (8001954 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800193e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001942:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001944:	2300      	movs	r3, #0
}
 8001946:	4618      	mov	r0, r3
 8001948:	3714      	adds	r7, #20
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr
 8001952:	bf00      	nop
 8001954:	40007000 	.word	0x40007000
 8001958:	20000000 	.word	0x20000000
 800195c:	431bde83 	.word	0x431bde83

08001960 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b088      	sub	sp, #32
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d101      	bne.n	8001972 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800196e:	2301      	movs	r3, #1
 8001970:	e3ca      	b.n	8002108 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001972:	4b97      	ldr	r3, [pc, #604]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001974:	689b      	ldr	r3, [r3, #8]
 8001976:	f003 030c 	and.w	r3, r3, #12
 800197a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800197c:	4b94      	ldr	r3, [pc, #592]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 800197e:	68db      	ldr	r3, [r3, #12]
 8001980:	f003 0303 	and.w	r3, r3, #3
 8001984:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f003 0310 	and.w	r3, r3, #16
 800198e:	2b00      	cmp	r3, #0
 8001990:	f000 80e4 	beq.w	8001b5c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001994:	69bb      	ldr	r3, [r7, #24]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d007      	beq.n	80019aa <HAL_RCC_OscConfig+0x4a>
 800199a:	69bb      	ldr	r3, [r7, #24]
 800199c:	2b0c      	cmp	r3, #12
 800199e:	f040 808b 	bne.w	8001ab8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80019a2:	697b      	ldr	r3, [r7, #20]
 80019a4:	2b01      	cmp	r3, #1
 80019a6:	f040 8087 	bne.w	8001ab8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80019aa:	4b89      	ldr	r3, [pc, #548]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f003 0302 	and.w	r3, r3, #2
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d005      	beq.n	80019c2 <HAL_RCC_OscConfig+0x62>
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	699b      	ldr	r3, [r3, #24]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d101      	bne.n	80019c2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80019be:	2301      	movs	r3, #1
 80019c0:	e3a2      	b.n	8002108 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6a1a      	ldr	r2, [r3, #32]
 80019c6:	4b82      	ldr	r3, [pc, #520]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f003 0308 	and.w	r3, r3, #8
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d004      	beq.n	80019dc <HAL_RCC_OscConfig+0x7c>
 80019d2:	4b7f      	ldr	r3, [pc, #508]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80019da:	e005      	b.n	80019e8 <HAL_RCC_OscConfig+0x88>
 80019dc:	4b7c      	ldr	r3, [pc, #496]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 80019de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019e2:	091b      	lsrs	r3, r3, #4
 80019e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d223      	bcs.n	8001a34 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6a1b      	ldr	r3, [r3, #32]
 80019f0:	4618      	mov	r0, r3
 80019f2:	f000 fd1d 	bl	8002430 <RCC_SetFlashLatencyFromMSIRange>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d001      	beq.n	8001a00 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80019fc:	2301      	movs	r3, #1
 80019fe:	e383      	b.n	8002108 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a00:	4b73      	ldr	r3, [pc, #460]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a72      	ldr	r2, [pc, #456]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001a06:	f043 0308 	orr.w	r3, r3, #8
 8001a0a:	6013      	str	r3, [r2, #0]
 8001a0c:	4b70      	ldr	r3, [pc, #448]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6a1b      	ldr	r3, [r3, #32]
 8001a18:	496d      	ldr	r1, [pc, #436]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a1e:	4b6c      	ldr	r3, [pc, #432]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	69db      	ldr	r3, [r3, #28]
 8001a2a:	021b      	lsls	r3, r3, #8
 8001a2c:	4968      	ldr	r1, [pc, #416]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	604b      	str	r3, [r1, #4]
 8001a32:	e025      	b.n	8001a80 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a34:	4b66      	ldr	r3, [pc, #408]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a65      	ldr	r2, [pc, #404]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001a3a:	f043 0308 	orr.w	r3, r3, #8
 8001a3e:	6013      	str	r3, [r2, #0]
 8001a40:	4b63      	ldr	r3, [pc, #396]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6a1b      	ldr	r3, [r3, #32]
 8001a4c:	4960      	ldr	r1, [pc, #384]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a52:	4b5f      	ldr	r3, [pc, #380]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	69db      	ldr	r3, [r3, #28]
 8001a5e:	021b      	lsls	r3, r3, #8
 8001a60:	495b      	ldr	r1, [pc, #364]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001a62:	4313      	orrs	r3, r2
 8001a64:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001a66:	69bb      	ldr	r3, [r7, #24]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d109      	bne.n	8001a80 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6a1b      	ldr	r3, [r3, #32]
 8001a70:	4618      	mov	r0, r3
 8001a72:	f000 fcdd 	bl	8002430 <RCC_SetFlashLatencyFromMSIRange>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d001      	beq.n	8001a80 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	e343      	b.n	8002108 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001a80:	f000 fc4a 	bl	8002318 <HAL_RCC_GetSysClockFreq>
 8001a84:	4602      	mov	r2, r0
 8001a86:	4b52      	ldr	r3, [pc, #328]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	091b      	lsrs	r3, r3, #4
 8001a8c:	f003 030f 	and.w	r3, r3, #15
 8001a90:	4950      	ldr	r1, [pc, #320]	@ (8001bd4 <HAL_RCC_OscConfig+0x274>)
 8001a92:	5ccb      	ldrb	r3, [r1, r3]
 8001a94:	f003 031f 	and.w	r3, r3, #31
 8001a98:	fa22 f303 	lsr.w	r3, r2, r3
 8001a9c:	4a4e      	ldr	r2, [pc, #312]	@ (8001bd8 <HAL_RCC_OscConfig+0x278>)
 8001a9e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001aa0:	4b4e      	ldr	r3, [pc, #312]	@ (8001bdc <HAL_RCC_OscConfig+0x27c>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f7ff f9e7 	bl	8000e78 <HAL_InitTick>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001aae:	7bfb      	ldrb	r3, [r7, #15]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d052      	beq.n	8001b5a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001ab4:	7bfb      	ldrb	r3, [r7, #15]
 8001ab6:	e327      	b.n	8002108 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	699b      	ldr	r3, [r3, #24]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d032      	beq.n	8001b26 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001ac0:	4b43      	ldr	r3, [pc, #268]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a42      	ldr	r2, [pc, #264]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001ac6:	f043 0301 	orr.w	r3, r3, #1
 8001aca:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001acc:	f7ff fa24 	bl	8000f18 <HAL_GetTick>
 8001ad0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001ad2:	e008      	b.n	8001ae6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001ad4:	f7ff fa20 	bl	8000f18 <HAL_GetTick>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	693b      	ldr	r3, [r7, #16]
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	2b02      	cmp	r3, #2
 8001ae0:	d901      	bls.n	8001ae6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001ae2:	2303      	movs	r3, #3
 8001ae4:	e310      	b.n	8002108 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001ae6:	4b3a      	ldr	r3, [pc, #232]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f003 0302 	and.w	r3, r3, #2
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d0f0      	beq.n	8001ad4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001af2:	4b37      	ldr	r3, [pc, #220]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4a36      	ldr	r2, [pc, #216]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001af8:	f043 0308 	orr.w	r3, r3, #8
 8001afc:	6013      	str	r3, [r2, #0]
 8001afe:	4b34      	ldr	r3, [pc, #208]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6a1b      	ldr	r3, [r3, #32]
 8001b0a:	4931      	ldr	r1, [pc, #196]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b10:	4b2f      	ldr	r3, [pc, #188]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	69db      	ldr	r3, [r3, #28]
 8001b1c:	021b      	lsls	r3, r3, #8
 8001b1e:	492c      	ldr	r1, [pc, #176]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001b20:	4313      	orrs	r3, r2
 8001b22:	604b      	str	r3, [r1, #4]
 8001b24:	e01a      	b.n	8001b5c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001b26:	4b2a      	ldr	r3, [pc, #168]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a29      	ldr	r2, [pc, #164]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001b2c:	f023 0301 	bic.w	r3, r3, #1
 8001b30:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001b32:	f7ff f9f1 	bl	8000f18 <HAL_GetTick>
 8001b36:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001b38:	e008      	b.n	8001b4c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001b3a:	f7ff f9ed 	bl	8000f18 <HAL_GetTick>
 8001b3e:	4602      	mov	r2, r0
 8001b40:	693b      	ldr	r3, [r7, #16]
 8001b42:	1ad3      	subs	r3, r2, r3
 8001b44:	2b02      	cmp	r3, #2
 8001b46:	d901      	bls.n	8001b4c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001b48:	2303      	movs	r3, #3
 8001b4a:	e2dd      	b.n	8002108 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001b4c:	4b20      	ldr	r3, [pc, #128]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f003 0302 	and.w	r3, r3, #2
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d1f0      	bne.n	8001b3a <HAL_RCC_OscConfig+0x1da>
 8001b58:	e000      	b.n	8001b5c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001b5a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f003 0301 	and.w	r3, r3, #1
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d074      	beq.n	8001c52 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001b68:	69bb      	ldr	r3, [r7, #24]
 8001b6a:	2b08      	cmp	r3, #8
 8001b6c:	d005      	beq.n	8001b7a <HAL_RCC_OscConfig+0x21a>
 8001b6e:	69bb      	ldr	r3, [r7, #24]
 8001b70:	2b0c      	cmp	r3, #12
 8001b72:	d10e      	bne.n	8001b92 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	2b03      	cmp	r3, #3
 8001b78:	d10b      	bne.n	8001b92 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b7a:	4b15      	ldr	r3, [pc, #84]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d064      	beq.n	8001c50 <HAL_RCC_OscConfig+0x2f0>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d160      	bne.n	8001c50 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e2ba      	b.n	8002108 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b9a:	d106      	bne.n	8001baa <HAL_RCC_OscConfig+0x24a>
 8001b9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a0b      	ldr	r2, [pc, #44]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001ba2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ba6:	6013      	str	r3, [r2, #0]
 8001ba8:	e026      	b.n	8001bf8 <HAL_RCC_OscConfig+0x298>
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001bb2:	d115      	bne.n	8001be0 <HAL_RCC_OscConfig+0x280>
 8001bb4:	4b06      	ldr	r3, [pc, #24]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a05      	ldr	r2, [pc, #20]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001bba:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bbe:	6013      	str	r3, [r2, #0]
 8001bc0:	4b03      	ldr	r3, [pc, #12]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a02      	ldr	r2, [pc, #8]	@ (8001bd0 <HAL_RCC_OscConfig+0x270>)
 8001bc6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bca:	6013      	str	r3, [r2, #0]
 8001bcc:	e014      	b.n	8001bf8 <HAL_RCC_OscConfig+0x298>
 8001bce:	bf00      	nop
 8001bd0:	40021000 	.word	0x40021000
 8001bd4:	08004a90 	.word	0x08004a90
 8001bd8:	20000000 	.word	0x20000000
 8001bdc:	20000004 	.word	0x20000004
 8001be0:	4ba0      	ldr	r3, [pc, #640]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a9f      	ldr	r2, [pc, #636]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001be6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bea:	6013      	str	r3, [r2, #0]
 8001bec:	4b9d      	ldr	r3, [pc, #628]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a9c      	ldr	r2, [pc, #624]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001bf2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001bf6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d013      	beq.n	8001c28 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c00:	f7ff f98a 	bl	8000f18 <HAL_GetTick>
 8001c04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c06:	e008      	b.n	8001c1a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c08:	f7ff f986 	bl	8000f18 <HAL_GetTick>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	1ad3      	subs	r3, r2, r3
 8001c12:	2b64      	cmp	r3, #100	@ 0x64
 8001c14:	d901      	bls.n	8001c1a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001c16:	2303      	movs	r3, #3
 8001c18:	e276      	b.n	8002108 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c1a:	4b92      	ldr	r3, [pc, #584]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d0f0      	beq.n	8001c08 <HAL_RCC_OscConfig+0x2a8>
 8001c26:	e014      	b.n	8001c52 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c28:	f7ff f976 	bl	8000f18 <HAL_GetTick>
 8001c2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c2e:	e008      	b.n	8001c42 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c30:	f7ff f972 	bl	8000f18 <HAL_GetTick>
 8001c34:	4602      	mov	r2, r0
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	1ad3      	subs	r3, r2, r3
 8001c3a:	2b64      	cmp	r3, #100	@ 0x64
 8001c3c:	d901      	bls.n	8001c42 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001c3e:	2303      	movs	r3, #3
 8001c40:	e262      	b.n	8002108 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c42:	4b88      	ldr	r3, [pc, #544]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d1f0      	bne.n	8001c30 <HAL_RCC_OscConfig+0x2d0>
 8001c4e:	e000      	b.n	8001c52 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f003 0302 	and.w	r3, r3, #2
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d060      	beq.n	8001d20 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001c5e:	69bb      	ldr	r3, [r7, #24]
 8001c60:	2b04      	cmp	r3, #4
 8001c62:	d005      	beq.n	8001c70 <HAL_RCC_OscConfig+0x310>
 8001c64:	69bb      	ldr	r3, [r7, #24]
 8001c66:	2b0c      	cmp	r3, #12
 8001c68:	d119      	bne.n	8001c9e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001c6a:	697b      	ldr	r3, [r7, #20]
 8001c6c:	2b02      	cmp	r3, #2
 8001c6e:	d116      	bne.n	8001c9e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c70:	4b7c      	ldr	r3, [pc, #496]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d005      	beq.n	8001c88 <HAL_RCC_OscConfig+0x328>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	68db      	ldr	r3, [r3, #12]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d101      	bne.n	8001c88 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
 8001c86:	e23f      	b.n	8002108 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c88:	4b76      	ldr	r3, [pc, #472]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	691b      	ldr	r3, [r3, #16]
 8001c94:	061b      	lsls	r3, r3, #24
 8001c96:	4973      	ldr	r1, [pc, #460]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c9c:	e040      	b.n	8001d20 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	68db      	ldr	r3, [r3, #12]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d023      	beq.n	8001cee <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ca6:	4b6f      	ldr	r3, [pc, #444]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4a6e      	ldr	r2, [pc, #440]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001cac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001cb0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cb2:	f7ff f931 	bl	8000f18 <HAL_GetTick>
 8001cb6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cb8:	e008      	b.n	8001ccc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cba:	f7ff f92d 	bl	8000f18 <HAL_GetTick>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	693b      	ldr	r3, [r7, #16]
 8001cc2:	1ad3      	subs	r3, r2, r3
 8001cc4:	2b02      	cmp	r3, #2
 8001cc6:	d901      	bls.n	8001ccc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001cc8:	2303      	movs	r3, #3
 8001cca:	e21d      	b.n	8002108 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ccc:	4b65      	ldr	r3, [pc, #404]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d0f0      	beq.n	8001cba <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cd8:	4b62      	ldr	r3, [pc, #392]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	691b      	ldr	r3, [r3, #16]
 8001ce4:	061b      	lsls	r3, r3, #24
 8001ce6:	495f      	ldr	r1, [pc, #380]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001ce8:	4313      	orrs	r3, r2
 8001cea:	604b      	str	r3, [r1, #4]
 8001cec:	e018      	b.n	8001d20 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cee:	4b5d      	ldr	r3, [pc, #372]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a5c      	ldr	r2, [pc, #368]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001cf4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001cf8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cfa:	f7ff f90d 	bl	8000f18 <HAL_GetTick>
 8001cfe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d00:	e008      	b.n	8001d14 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d02:	f7ff f909 	bl	8000f18 <HAL_GetTick>
 8001d06:	4602      	mov	r2, r0
 8001d08:	693b      	ldr	r3, [r7, #16]
 8001d0a:	1ad3      	subs	r3, r2, r3
 8001d0c:	2b02      	cmp	r3, #2
 8001d0e:	d901      	bls.n	8001d14 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001d10:	2303      	movs	r3, #3
 8001d12:	e1f9      	b.n	8002108 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d14:	4b53      	ldr	r3, [pc, #332]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d1f0      	bne.n	8001d02 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f003 0308 	and.w	r3, r3, #8
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d03c      	beq.n	8001da6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	695b      	ldr	r3, [r3, #20]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d01c      	beq.n	8001d6e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d34:	4b4b      	ldr	r3, [pc, #300]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001d36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d3a:	4a4a      	ldr	r2, [pc, #296]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001d3c:	f043 0301 	orr.w	r3, r3, #1
 8001d40:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d44:	f7ff f8e8 	bl	8000f18 <HAL_GetTick>
 8001d48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001d4a:	e008      	b.n	8001d5e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d4c:	f7ff f8e4 	bl	8000f18 <HAL_GetTick>
 8001d50:	4602      	mov	r2, r0
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	1ad3      	subs	r3, r2, r3
 8001d56:	2b02      	cmp	r3, #2
 8001d58:	d901      	bls.n	8001d5e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001d5a:	2303      	movs	r3, #3
 8001d5c:	e1d4      	b.n	8002108 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001d5e:	4b41      	ldr	r3, [pc, #260]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001d60:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d64:	f003 0302 	and.w	r3, r3, #2
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d0ef      	beq.n	8001d4c <HAL_RCC_OscConfig+0x3ec>
 8001d6c:	e01b      	b.n	8001da6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d6e:	4b3d      	ldr	r3, [pc, #244]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001d70:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d74:	4a3b      	ldr	r2, [pc, #236]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001d76:	f023 0301 	bic.w	r3, r3, #1
 8001d7a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d7e:	f7ff f8cb 	bl	8000f18 <HAL_GetTick>
 8001d82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001d84:	e008      	b.n	8001d98 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d86:	f7ff f8c7 	bl	8000f18 <HAL_GetTick>
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	693b      	ldr	r3, [r7, #16]
 8001d8e:	1ad3      	subs	r3, r2, r3
 8001d90:	2b02      	cmp	r3, #2
 8001d92:	d901      	bls.n	8001d98 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001d94:	2303      	movs	r3, #3
 8001d96:	e1b7      	b.n	8002108 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001d98:	4b32      	ldr	r3, [pc, #200]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001d9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d9e:	f003 0302 	and.w	r3, r3, #2
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d1ef      	bne.n	8001d86 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f003 0304 	and.w	r3, r3, #4
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	f000 80a6 	beq.w	8001f00 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001db4:	2300      	movs	r3, #0
 8001db6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001db8:	4b2a      	ldr	r3, [pc, #168]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001dba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dbc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d10d      	bne.n	8001de0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dc4:	4b27      	ldr	r3, [pc, #156]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001dc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dc8:	4a26      	ldr	r2, [pc, #152]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001dca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dce:	6593      	str	r3, [r2, #88]	@ 0x58
 8001dd0:	4b24      	ldr	r3, [pc, #144]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001dd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dd4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dd8:	60bb      	str	r3, [r7, #8]
 8001dda:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001de0:	4b21      	ldr	r3, [pc, #132]	@ (8001e68 <HAL_RCC_OscConfig+0x508>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d118      	bne.n	8001e1e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001dec:	4b1e      	ldr	r3, [pc, #120]	@ (8001e68 <HAL_RCC_OscConfig+0x508>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a1d      	ldr	r2, [pc, #116]	@ (8001e68 <HAL_RCC_OscConfig+0x508>)
 8001df2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001df6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001df8:	f7ff f88e 	bl	8000f18 <HAL_GetTick>
 8001dfc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001dfe:	e008      	b.n	8001e12 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e00:	f7ff f88a 	bl	8000f18 <HAL_GetTick>
 8001e04:	4602      	mov	r2, r0
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	2b02      	cmp	r3, #2
 8001e0c:	d901      	bls.n	8001e12 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001e0e:	2303      	movs	r3, #3
 8001e10:	e17a      	b.n	8002108 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e12:	4b15      	ldr	r3, [pc, #84]	@ (8001e68 <HAL_RCC_OscConfig+0x508>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d0f0      	beq.n	8001e00 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	2b01      	cmp	r3, #1
 8001e24:	d108      	bne.n	8001e38 <HAL_RCC_OscConfig+0x4d8>
 8001e26:	4b0f      	ldr	r3, [pc, #60]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001e28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e2c:	4a0d      	ldr	r2, [pc, #52]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001e2e:	f043 0301 	orr.w	r3, r3, #1
 8001e32:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001e36:	e029      	b.n	8001e8c <HAL_RCC_OscConfig+0x52c>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	2b05      	cmp	r3, #5
 8001e3e:	d115      	bne.n	8001e6c <HAL_RCC_OscConfig+0x50c>
 8001e40:	4b08      	ldr	r3, [pc, #32]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001e42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e46:	4a07      	ldr	r2, [pc, #28]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001e48:	f043 0304 	orr.w	r3, r3, #4
 8001e4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001e50:	4b04      	ldr	r3, [pc, #16]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001e52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e56:	4a03      	ldr	r2, [pc, #12]	@ (8001e64 <HAL_RCC_OscConfig+0x504>)
 8001e58:	f043 0301 	orr.w	r3, r3, #1
 8001e5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001e60:	e014      	b.n	8001e8c <HAL_RCC_OscConfig+0x52c>
 8001e62:	bf00      	nop
 8001e64:	40021000 	.word	0x40021000
 8001e68:	40007000 	.word	0x40007000
 8001e6c:	4b9c      	ldr	r3, [pc, #624]	@ (80020e0 <HAL_RCC_OscConfig+0x780>)
 8001e6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e72:	4a9b      	ldr	r2, [pc, #620]	@ (80020e0 <HAL_RCC_OscConfig+0x780>)
 8001e74:	f023 0301 	bic.w	r3, r3, #1
 8001e78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001e7c:	4b98      	ldr	r3, [pc, #608]	@ (80020e0 <HAL_RCC_OscConfig+0x780>)
 8001e7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e82:	4a97      	ldr	r2, [pc, #604]	@ (80020e0 <HAL_RCC_OscConfig+0x780>)
 8001e84:	f023 0304 	bic.w	r3, r3, #4
 8001e88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d016      	beq.n	8001ec2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e94:	f7ff f840 	bl	8000f18 <HAL_GetTick>
 8001e98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e9a:	e00a      	b.n	8001eb2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e9c:	f7ff f83c 	bl	8000f18 <HAL_GetTick>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d901      	bls.n	8001eb2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	e12a      	b.n	8002108 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001eb2:	4b8b      	ldr	r3, [pc, #556]	@ (80020e0 <HAL_RCC_OscConfig+0x780>)
 8001eb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001eb8:	f003 0302 	and.w	r3, r3, #2
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d0ed      	beq.n	8001e9c <HAL_RCC_OscConfig+0x53c>
 8001ec0:	e015      	b.n	8001eee <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ec2:	f7ff f829 	bl	8000f18 <HAL_GetTick>
 8001ec6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001ec8:	e00a      	b.n	8001ee0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eca:	f7ff f825 	bl	8000f18 <HAL_GetTick>
 8001ece:	4602      	mov	r2, r0
 8001ed0:	693b      	ldr	r3, [r7, #16]
 8001ed2:	1ad3      	subs	r3, r2, r3
 8001ed4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d901      	bls.n	8001ee0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001edc:	2303      	movs	r3, #3
 8001ede:	e113      	b.n	8002108 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001ee0:	4b7f      	ldr	r3, [pc, #508]	@ (80020e0 <HAL_RCC_OscConfig+0x780>)
 8001ee2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ee6:	f003 0302 	and.w	r3, r3, #2
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d1ed      	bne.n	8001eca <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001eee:	7ffb      	ldrb	r3, [r7, #31]
 8001ef0:	2b01      	cmp	r3, #1
 8001ef2:	d105      	bne.n	8001f00 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ef4:	4b7a      	ldr	r3, [pc, #488]	@ (80020e0 <HAL_RCC_OscConfig+0x780>)
 8001ef6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ef8:	4a79      	ldr	r2, [pc, #484]	@ (80020e0 <HAL_RCC_OscConfig+0x780>)
 8001efa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001efe:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	f000 80fe 	beq.w	8002106 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f0e:	2b02      	cmp	r3, #2
 8001f10:	f040 80d0 	bne.w	80020b4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001f14:	4b72      	ldr	r3, [pc, #456]	@ (80020e0 <HAL_RCC_OscConfig+0x780>)
 8001f16:	68db      	ldr	r3, [r3, #12]
 8001f18:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	f003 0203 	and.w	r2, r3, #3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f24:	429a      	cmp	r2, r3
 8001f26:	d130      	bne.n	8001f8a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f32:	3b01      	subs	r3, #1
 8001f34:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f36:	429a      	cmp	r2, r3
 8001f38:	d127      	bne.n	8001f8a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f44:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001f46:	429a      	cmp	r2, r3
 8001f48:	d11f      	bne.n	8001f8a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f50:	687a      	ldr	r2, [r7, #4]
 8001f52:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001f54:	2a07      	cmp	r2, #7
 8001f56:	bf14      	ite	ne
 8001f58:	2201      	movne	r2, #1
 8001f5a:	2200      	moveq	r2, #0
 8001f5c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d113      	bne.n	8001f8a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f62:	697b      	ldr	r3, [r7, #20]
 8001f64:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f6c:	085b      	lsrs	r3, r3, #1
 8001f6e:	3b01      	subs	r3, #1
 8001f70:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001f72:	429a      	cmp	r2, r3
 8001f74:	d109      	bne.n	8001f8a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001f76:	697b      	ldr	r3, [r7, #20]
 8001f78:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f80:	085b      	lsrs	r3, r3, #1
 8001f82:	3b01      	subs	r3, #1
 8001f84:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f86:	429a      	cmp	r2, r3
 8001f88:	d06e      	beq.n	8002068 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001f8a:	69bb      	ldr	r3, [r7, #24]
 8001f8c:	2b0c      	cmp	r3, #12
 8001f8e:	d069      	beq.n	8002064 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001f90:	4b53      	ldr	r3, [pc, #332]	@ (80020e0 <HAL_RCC_OscConfig+0x780>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d105      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001f9c:	4b50      	ldr	r3, [pc, #320]	@ (80020e0 <HAL_RCC_OscConfig+0x780>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d001      	beq.n	8001fac <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e0ad      	b.n	8002108 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001fac:	4b4c      	ldr	r3, [pc, #304]	@ (80020e0 <HAL_RCC_OscConfig+0x780>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a4b      	ldr	r2, [pc, #300]	@ (80020e0 <HAL_RCC_OscConfig+0x780>)
 8001fb2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001fb6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001fb8:	f7fe ffae 	bl	8000f18 <HAL_GetTick>
 8001fbc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fbe:	e008      	b.n	8001fd2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fc0:	f7fe ffaa 	bl	8000f18 <HAL_GetTick>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	693b      	ldr	r3, [r7, #16]
 8001fc8:	1ad3      	subs	r3, r2, r3
 8001fca:	2b02      	cmp	r3, #2
 8001fcc:	d901      	bls.n	8001fd2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001fce:	2303      	movs	r3, #3
 8001fd0:	e09a      	b.n	8002108 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fd2:	4b43      	ldr	r3, [pc, #268]	@ (80020e0 <HAL_RCC_OscConfig+0x780>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d1f0      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001fde:	4b40      	ldr	r3, [pc, #256]	@ (80020e0 <HAL_RCC_OscConfig+0x780>)
 8001fe0:	68da      	ldr	r2, [r3, #12]
 8001fe2:	4b40      	ldr	r3, [pc, #256]	@ (80020e4 <HAL_RCC_OscConfig+0x784>)
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001fea:	687a      	ldr	r2, [r7, #4]
 8001fec:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001fee:	3a01      	subs	r2, #1
 8001ff0:	0112      	lsls	r2, r2, #4
 8001ff2:	4311      	orrs	r1, r2
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001ff8:	0212      	lsls	r2, r2, #8
 8001ffa:	4311      	orrs	r1, r2
 8001ffc:	687a      	ldr	r2, [r7, #4]
 8001ffe:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002000:	0852      	lsrs	r2, r2, #1
 8002002:	3a01      	subs	r2, #1
 8002004:	0552      	lsls	r2, r2, #21
 8002006:	4311      	orrs	r1, r2
 8002008:	687a      	ldr	r2, [r7, #4]
 800200a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800200c:	0852      	lsrs	r2, r2, #1
 800200e:	3a01      	subs	r2, #1
 8002010:	0652      	lsls	r2, r2, #25
 8002012:	4311      	orrs	r1, r2
 8002014:	687a      	ldr	r2, [r7, #4]
 8002016:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002018:	0912      	lsrs	r2, r2, #4
 800201a:	0452      	lsls	r2, r2, #17
 800201c:	430a      	orrs	r2, r1
 800201e:	4930      	ldr	r1, [pc, #192]	@ (80020e0 <HAL_RCC_OscConfig+0x780>)
 8002020:	4313      	orrs	r3, r2
 8002022:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002024:	4b2e      	ldr	r3, [pc, #184]	@ (80020e0 <HAL_RCC_OscConfig+0x780>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a2d      	ldr	r2, [pc, #180]	@ (80020e0 <HAL_RCC_OscConfig+0x780>)
 800202a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800202e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002030:	4b2b      	ldr	r3, [pc, #172]	@ (80020e0 <HAL_RCC_OscConfig+0x780>)
 8002032:	68db      	ldr	r3, [r3, #12]
 8002034:	4a2a      	ldr	r2, [pc, #168]	@ (80020e0 <HAL_RCC_OscConfig+0x780>)
 8002036:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800203a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800203c:	f7fe ff6c 	bl	8000f18 <HAL_GetTick>
 8002040:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002042:	e008      	b.n	8002056 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002044:	f7fe ff68 	bl	8000f18 <HAL_GetTick>
 8002048:	4602      	mov	r2, r0
 800204a:	693b      	ldr	r3, [r7, #16]
 800204c:	1ad3      	subs	r3, r2, r3
 800204e:	2b02      	cmp	r3, #2
 8002050:	d901      	bls.n	8002056 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002052:	2303      	movs	r3, #3
 8002054:	e058      	b.n	8002108 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002056:	4b22      	ldr	r3, [pc, #136]	@ (80020e0 <HAL_RCC_OscConfig+0x780>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800205e:	2b00      	cmp	r3, #0
 8002060:	d0f0      	beq.n	8002044 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002062:	e050      	b.n	8002106 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002064:	2301      	movs	r3, #1
 8002066:	e04f      	b.n	8002108 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002068:	4b1d      	ldr	r3, [pc, #116]	@ (80020e0 <HAL_RCC_OscConfig+0x780>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002070:	2b00      	cmp	r3, #0
 8002072:	d148      	bne.n	8002106 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002074:	4b1a      	ldr	r3, [pc, #104]	@ (80020e0 <HAL_RCC_OscConfig+0x780>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a19      	ldr	r2, [pc, #100]	@ (80020e0 <HAL_RCC_OscConfig+0x780>)
 800207a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800207e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002080:	4b17      	ldr	r3, [pc, #92]	@ (80020e0 <HAL_RCC_OscConfig+0x780>)
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	4a16      	ldr	r2, [pc, #88]	@ (80020e0 <HAL_RCC_OscConfig+0x780>)
 8002086:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800208a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800208c:	f7fe ff44 	bl	8000f18 <HAL_GetTick>
 8002090:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002092:	e008      	b.n	80020a6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002094:	f7fe ff40 	bl	8000f18 <HAL_GetTick>
 8002098:	4602      	mov	r2, r0
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	2b02      	cmp	r3, #2
 80020a0:	d901      	bls.n	80020a6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80020a2:	2303      	movs	r3, #3
 80020a4:	e030      	b.n	8002108 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020a6:	4b0e      	ldr	r3, [pc, #56]	@ (80020e0 <HAL_RCC_OscConfig+0x780>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d0f0      	beq.n	8002094 <HAL_RCC_OscConfig+0x734>
 80020b2:	e028      	b.n	8002106 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80020b4:	69bb      	ldr	r3, [r7, #24]
 80020b6:	2b0c      	cmp	r3, #12
 80020b8:	d023      	beq.n	8002102 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020ba:	4b09      	ldr	r3, [pc, #36]	@ (80020e0 <HAL_RCC_OscConfig+0x780>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4a08      	ldr	r2, [pc, #32]	@ (80020e0 <HAL_RCC_OscConfig+0x780>)
 80020c0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80020c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020c6:	f7fe ff27 	bl	8000f18 <HAL_GetTick>
 80020ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020cc:	e00c      	b.n	80020e8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020ce:	f7fe ff23 	bl	8000f18 <HAL_GetTick>
 80020d2:	4602      	mov	r2, r0
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	1ad3      	subs	r3, r2, r3
 80020d8:	2b02      	cmp	r3, #2
 80020da:	d905      	bls.n	80020e8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80020dc:	2303      	movs	r3, #3
 80020de:	e013      	b.n	8002108 <HAL_RCC_OscConfig+0x7a8>
 80020e0:	40021000 	.word	0x40021000
 80020e4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020e8:	4b09      	ldr	r3, [pc, #36]	@ (8002110 <HAL_RCC_OscConfig+0x7b0>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d1ec      	bne.n	80020ce <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80020f4:	4b06      	ldr	r3, [pc, #24]	@ (8002110 <HAL_RCC_OscConfig+0x7b0>)
 80020f6:	68da      	ldr	r2, [r3, #12]
 80020f8:	4905      	ldr	r1, [pc, #20]	@ (8002110 <HAL_RCC_OscConfig+0x7b0>)
 80020fa:	4b06      	ldr	r3, [pc, #24]	@ (8002114 <HAL_RCC_OscConfig+0x7b4>)
 80020fc:	4013      	ands	r3, r2
 80020fe:	60cb      	str	r3, [r1, #12]
 8002100:	e001      	b.n	8002106 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e000      	b.n	8002108 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002106:	2300      	movs	r3, #0
}
 8002108:	4618      	mov	r0, r3
 800210a:	3720      	adds	r7, #32
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}
 8002110:	40021000 	.word	0x40021000
 8002114:	feeefffc 	.word	0xfeeefffc

08002118 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b084      	sub	sp, #16
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
 8002120:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d101      	bne.n	800212c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002128:	2301      	movs	r3, #1
 800212a:	e0e7      	b.n	80022fc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800212c:	4b75      	ldr	r3, [pc, #468]	@ (8002304 <HAL_RCC_ClockConfig+0x1ec>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f003 0307 	and.w	r3, r3, #7
 8002134:	683a      	ldr	r2, [r7, #0]
 8002136:	429a      	cmp	r2, r3
 8002138:	d910      	bls.n	800215c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800213a:	4b72      	ldr	r3, [pc, #456]	@ (8002304 <HAL_RCC_ClockConfig+0x1ec>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f023 0207 	bic.w	r2, r3, #7
 8002142:	4970      	ldr	r1, [pc, #448]	@ (8002304 <HAL_RCC_ClockConfig+0x1ec>)
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	4313      	orrs	r3, r2
 8002148:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800214a:	4b6e      	ldr	r3, [pc, #440]	@ (8002304 <HAL_RCC_ClockConfig+0x1ec>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f003 0307 	and.w	r3, r3, #7
 8002152:	683a      	ldr	r2, [r7, #0]
 8002154:	429a      	cmp	r2, r3
 8002156:	d001      	beq.n	800215c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002158:	2301      	movs	r3, #1
 800215a:	e0cf      	b.n	80022fc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0302 	and.w	r3, r3, #2
 8002164:	2b00      	cmp	r3, #0
 8002166:	d010      	beq.n	800218a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	689a      	ldr	r2, [r3, #8]
 800216c:	4b66      	ldr	r3, [pc, #408]	@ (8002308 <HAL_RCC_ClockConfig+0x1f0>)
 800216e:	689b      	ldr	r3, [r3, #8]
 8002170:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002174:	429a      	cmp	r2, r3
 8002176:	d908      	bls.n	800218a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002178:	4b63      	ldr	r3, [pc, #396]	@ (8002308 <HAL_RCC_ClockConfig+0x1f0>)
 800217a:	689b      	ldr	r3, [r3, #8]
 800217c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	4960      	ldr	r1, [pc, #384]	@ (8002308 <HAL_RCC_ClockConfig+0x1f0>)
 8002186:	4313      	orrs	r3, r2
 8002188:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 0301 	and.w	r3, r3, #1
 8002192:	2b00      	cmp	r3, #0
 8002194:	d04c      	beq.n	8002230 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	2b03      	cmp	r3, #3
 800219c:	d107      	bne.n	80021ae <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800219e:	4b5a      	ldr	r3, [pc, #360]	@ (8002308 <HAL_RCC_ClockConfig+0x1f0>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d121      	bne.n	80021ee <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e0a6      	b.n	80022fc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	2b02      	cmp	r3, #2
 80021b4:	d107      	bne.n	80021c6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80021b6:	4b54      	ldr	r3, [pc, #336]	@ (8002308 <HAL_RCC_ClockConfig+0x1f0>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d115      	bne.n	80021ee <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	e09a      	b.n	80022fc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d107      	bne.n	80021de <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80021ce:	4b4e      	ldr	r3, [pc, #312]	@ (8002308 <HAL_RCC_ClockConfig+0x1f0>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f003 0302 	and.w	r3, r3, #2
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d109      	bne.n	80021ee <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e08e      	b.n	80022fc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021de:	4b4a      	ldr	r3, [pc, #296]	@ (8002308 <HAL_RCC_ClockConfig+0x1f0>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d101      	bne.n	80021ee <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	e086      	b.n	80022fc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80021ee:	4b46      	ldr	r3, [pc, #280]	@ (8002308 <HAL_RCC_ClockConfig+0x1f0>)
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	f023 0203 	bic.w	r2, r3, #3
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	4943      	ldr	r1, [pc, #268]	@ (8002308 <HAL_RCC_ClockConfig+0x1f0>)
 80021fc:	4313      	orrs	r3, r2
 80021fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002200:	f7fe fe8a 	bl	8000f18 <HAL_GetTick>
 8002204:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002206:	e00a      	b.n	800221e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002208:	f7fe fe86 	bl	8000f18 <HAL_GetTick>
 800220c:	4602      	mov	r2, r0
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	1ad3      	subs	r3, r2, r3
 8002212:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002216:	4293      	cmp	r3, r2
 8002218:	d901      	bls.n	800221e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800221a:	2303      	movs	r3, #3
 800221c:	e06e      	b.n	80022fc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800221e:	4b3a      	ldr	r3, [pc, #232]	@ (8002308 <HAL_RCC_ClockConfig+0x1f0>)
 8002220:	689b      	ldr	r3, [r3, #8]
 8002222:	f003 020c 	and.w	r2, r3, #12
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	429a      	cmp	r2, r3
 800222e:	d1eb      	bne.n	8002208 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f003 0302 	and.w	r3, r3, #2
 8002238:	2b00      	cmp	r3, #0
 800223a:	d010      	beq.n	800225e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	689a      	ldr	r2, [r3, #8]
 8002240:	4b31      	ldr	r3, [pc, #196]	@ (8002308 <HAL_RCC_ClockConfig+0x1f0>)
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002248:	429a      	cmp	r2, r3
 800224a:	d208      	bcs.n	800225e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800224c:	4b2e      	ldr	r3, [pc, #184]	@ (8002308 <HAL_RCC_ClockConfig+0x1f0>)
 800224e:	689b      	ldr	r3, [r3, #8]
 8002250:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	492b      	ldr	r1, [pc, #172]	@ (8002308 <HAL_RCC_ClockConfig+0x1f0>)
 800225a:	4313      	orrs	r3, r2
 800225c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800225e:	4b29      	ldr	r3, [pc, #164]	@ (8002304 <HAL_RCC_ClockConfig+0x1ec>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f003 0307 	and.w	r3, r3, #7
 8002266:	683a      	ldr	r2, [r7, #0]
 8002268:	429a      	cmp	r2, r3
 800226a:	d210      	bcs.n	800228e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800226c:	4b25      	ldr	r3, [pc, #148]	@ (8002304 <HAL_RCC_ClockConfig+0x1ec>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f023 0207 	bic.w	r2, r3, #7
 8002274:	4923      	ldr	r1, [pc, #140]	@ (8002304 <HAL_RCC_ClockConfig+0x1ec>)
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	4313      	orrs	r3, r2
 800227a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800227c:	4b21      	ldr	r3, [pc, #132]	@ (8002304 <HAL_RCC_ClockConfig+0x1ec>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f003 0307 	and.w	r3, r3, #7
 8002284:	683a      	ldr	r2, [r7, #0]
 8002286:	429a      	cmp	r2, r3
 8002288:	d001      	beq.n	800228e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e036      	b.n	80022fc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f003 0304 	and.w	r3, r3, #4
 8002296:	2b00      	cmp	r3, #0
 8002298:	d008      	beq.n	80022ac <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800229a:	4b1b      	ldr	r3, [pc, #108]	@ (8002308 <HAL_RCC_ClockConfig+0x1f0>)
 800229c:	689b      	ldr	r3, [r3, #8]
 800229e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	68db      	ldr	r3, [r3, #12]
 80022a6:	4918      	ldr	r1, [pc, #96]	@ (8002308 <HAL_RCC_ClockConfig+0x1f0>)
 80022a8:	4313      	orrs	r3, r2
 80022aa:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f003 0308 	and.w	r3, r3, #8
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d009      	beq.n	80022cc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80022b8:	4b13      	ldr	r3, [pc, #76]	@ (8002308 <HAL_RCC_ClockConfig+0x1f0>)
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	691b      	ldr	r3, [r3, #16]
 80022c4:	00db      	lsls	r3, r3, #3
 80022c6:	4910      	ldr	r1, [pc, #64]	@ (8002308 <HAL_RCC_ClockConfig+0x1f0>)
 80022c8:	4313      	orrs	r3, r2
 80022ca:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80022cc:	f000 f824 	bl	8002318 <HAL_RCC_GetSysClockFreq>
 80022d0:	4602      	mov	r2, r0
 80022d2:	4b0d      	ldr	r3, [pc, #52]	@ (8002308 <HAL_RCC_ClockConfig+0x1f0>)
 80022d4:	689b      	ldr	r3, [r3, #8]
 80022d6:	091b      	lsrs	r3, r3, #4
 80022d8:	f003 030f 	and.w	r3, r3, #15
 80022dc:	490b      	ldr	r1, [pc, #44]	@ (800230c <HAL_RCC_ClockConfig+0x1f4>)
 80022de:	5ccb      	ldrb	r3, [r1, r3]
 80022e0:	f003 031f 	and.w	r3, r3, #31
 80022e4:	fa22 f303 	lsr.w	r3, r2, r3
 80022e8:	4a09      	ldr	r2, [pc, #36]	@ (8002310 <HAL_RCC_ClockConfig+0x1f8>)
 80022ea:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80022ec:	4b09      	ldr	r3, [pc, #36]	@ (8002314 <HAL_RCC_ClockConfig+0x1fc>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4618      	mov	r0, r3
 80022f2:	f7fe fdc1 	bl	8000e78 <HAL_InitTick>
 80022f6:	4603      	mov	r3, r0
 80022f8:	72fb      	strb	r3, [r7, #11]

  return status;
 80022fa:	7afb      	ldrb	r3, [r7, #11]
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	3710      	adds	r7, #16
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}
 8002304:	40022000 	.word	0x40022000
 8002308:	40021000 	.word	0x40021000
 800230c:	08004a90 	.word	0x08004a90
 8002310:	20000000 	.word	0x20000000
 8002314:	20000004 	.word	0x20000004

08002318 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002318:	b480      	push	{r7}
 800231a:	b089      	sub	sp, #36	@ 0x24
 800231c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800231e:	2300      	movs	r3, #0
 8002320:	61fb      	str	r3, [r7, #28]
 8002322:	2300      	movs	r3, #0
 8002324:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002326:	4b3e      	ldr	r3, [pc, #248]	@ (8002420 <HAL_RCC_GetSysClockFreq+0x108>)
 8002328:	689b      	ldr	r3, [r3, #8]
 800232a:	f003 030c 	and.w	r3, r3, #12
 800232e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002330:	4b3b      	ldr	r3, [pc, #236]	@ (8002420 <HAL_RCC_GetSysClockFreq+0x108>)
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	f003 0303 	and.w	r3, r3, #3
 8002338:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d005      	beq.n	800234c <HAL_RCC_GetSysClockFreq+0x34>
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	2b0c      	cmp	r3, #12
 8002344:	d121      	bne.n	800238a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	2b01      	cmp	r3, #1
 800234a:	d11e      	bne.n	800238a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800234c:	4b34      	ldr	r3, [pc, #208]	@ (8002420 <HAL_RCC_GetSysClockFreq+0x108>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f003 0308 	and.w	r3, r3, #8
 8002354:	2b00      	cmp	r3, #0
 8002356:	d107      	bne.n	8002368 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002358:	4b31      	ldr	r3, [pc, #196]	@ (8002420 <HAL_RCC_GetSysClockFreq+0x108>)
 800235a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800235e:	0a1b      	lsrs	r3, r3, #8
 8002360:	f003 030f 	and.w	r3, r3, #15
 8002364:	61fb      	str	r3, [r7, #28]
 8002366:	e005      	b.n	8002374 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002368:	4b2d      	ldr	r3, [pc, #180]	@ (8002420 <HAL_RCC_GetSysClockFreq+0x108>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	091b      	lsrs	r3, r3, #4
 800236e:	f003 030f 	and.w	r3, r3, #15
 8002372:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002374:	4a2b      	ldr	r2, [pc, #172]	@ (8002424 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002376:	69fb      	ldr	r3, [r7, #28]
 8002378:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800237c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d10d      	bne.n	80023a0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002384:	69fb      	ldr	r3, [r7, #28]
 8002386:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002388:	e00a      	b.n	80023a0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	2b04      	cmp	r3, #4
 800238e:	d102      	bne.n	8002396 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002390:	4b25      	ldr	r3, [pc, #148]	@ (8002428 <HAL_RCC_GetSysClockFreq+0x110>)
 8002392:	61bb      	str	r3, [r7, #24]
 8002394:	e004      	b.n	80023a0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	2b08      	cmp	r3, #8
 800239a:	d101      	bne.n	80023a0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800239c:	4b23      	ldr	r3, [pc, #140]	@ (800242c <HAL_RCC_GetSysClockFreq+0x114>)
 800239e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80023a0:	693b      	ldr	r3, [r7, #16]
 80023a2:	2b0c      	cmp	r3, #12
 80023a4:	d134      	bne.n	8002410 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80023a6:	4b1e      	ldr	r3, [pc, #120]	@ (8002420 <HAL_RCC_GetSysClockFreq+0x108>)
 80023a8:	68db      	ldr	r3, [r3, #12]
 80023aa:	f003 0303 	and.w	r3, r3, #3
 80023ae:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	2b02      	cmp	r3, #2
 80023b4:	d003      	beq.n	80023be <HAL_RCC_GetSysClockFreq+0xa6>
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	2b03      	cmp	r3, #3
 80023ba:	d003      	beq.n	80023c4 <HAL_RCC_GetSysClockFreq+0xac>
 80023bc:	e005      	b.n	80023ca <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80023be:	4b1a      	ldr	r3, [pc, #104]	@ (8002428 <HAL_RCC_GetSysClockFreq+0x110>)
 80023c0:	617b      	str	r3, [r7, #20]
      break;
 80023c2:	e005      	b.n	80023d0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80023c4:	4b19      	ldr	r3, [pc, #100]	@ (800242c <HAL_RCC_GetSysClockFreq+0x114>)
 80023c6:	617b      	str	r3, [r7, #20]
      break;
 80023c8:	e002      	b.n	80023d0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	617b      	str	r3, [r7, #20]
      break;
 80023ce:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80023d0:	4b13      	ldr	r3, [pc, #76]	@ (8002420 <HAL_RCC_GetSysClockFreq+0x108>)
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	091b      	lsrs	r3, r3, #4
 80023d6:	f003 0307 	and.w	r3, r3, #7
 80023da:	3301      	adds	r3, #1
 80023dc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80023de:	4b10      	ldr	r3, [pc, #64]	@ (8002420 <HAL_RCC_GetSysClockFreq+0x108>)
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	0a1b      	lsrs	r3, r3, #8
 80023e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80023e8:	697a      	ldr	r2, [r7, #20]
 80023ea:	fb03 f202 	mul.w	r2, r3, r2
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80023f4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80023f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002420 <HAL_RCC_GetSysClockFreq+0x108>)
 80023f8:	68db      	ldr	r3, [r3, #12]
 80023fa:	0e5b      	lsrs	r3, r3, #25
 80023fc:	f003 0303 	and.w	r3, r3, #3
 8002400:	3301      	adds	r3, #1
 8002402:	005b      	lsls	r3, r3, #1
 8002404:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002406:	697a      	ldr	r2, [r7, #20]
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	fbb2 f3f3 	udiv	r3, r2, r3
 800240e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002410:	69bb      	ldr	r3, [r7, #24]
}
 8002412:	4618      	mov	r0, r3
 8002414:	3724      	adds	r7, #36	@ 0x24
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr
 800241e:	bf00      	nop
 8002420:	40021000 	.word	0x40021000
 8002424:	08004aa0 	.word	0x08004aa0
 8002428:	00f42400 	.word	0x00f42400
 800242c:	007a1200 	.word	0x007a1200

08002430 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b086      	sub	sp, #24
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002438:	2300      	movs	r3, #0
 800243a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800243c:	4b2a      	ldr	r3, [pc, #168]	@ (80024e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800243e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002440:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002444:	2b00      	cmp	r3, #0
 8002446:	d003      	beq.n	8002450 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002448:	f7ff fa26 	bl	8001898 <HAL_PWREx_GetVoltageRange>
 800244c:	6178      	str	r0, [r7, #20]
 800244e:	e014      	b.n	800247a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002450:	4b25      	ldr	r3, [pc, #148]	@ (80024e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002452:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002454:	4a24      	ldr	r2, [pc, #144]	@ (80024e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002456:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800245a:	6593      	str	r3, [r2, #88]	@ 0x58
 800245c:	4b22      	ldr	r3, [pc, #136]	@ (80024e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800245e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002460:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002464:	60fb      	str	r3, [r7, #12]
 8002466:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002468:	f7ff fa16 	bl	8001898 <HAL_PWREx_GetVoltageRange>
 800246c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800246e:	4b1e      	ldr	r3, [pc, #120]	@ (80024e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002470:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002472:	4a1d      	ldr	r2, [pc, #116]	@ (80024e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002474:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002478:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002480:	d10b      	bne.n	800249a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2b80      	cmp	r3, #128	@ 0x80
 8002486:	d919      	bls.n	80024bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2ba0      	cmp	r3, #160	@ 0xa0
 800248c:	d902      	bls.n	8002494 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800248e:	2302      	movs	r3, #2
 8002490:	613b      	str	r3, [r7, #16]
 8002492:	e013      	b.n	80024bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002494:	2301      	movs	r3, #1
 8002496:	613b      	str	r3, [r7, #16]
 8002498:	e010      	b.n	80024bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2b80      	cmp	r3, #128	@ 0x80
 800249e:	d902      	bls.n	80024a6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80024a0:	2303      	movs	r3, #3
 80024a2:	613b      	str	r3, [r7, #16]
 80024a4:	e00a      	b.n	80024bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2b80      	cmp	r3, #128	@ 0x80
 80024aa:	d102      	bne.n	80024b2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80024ac:	2302      	movs	r3, #2
 80024ae:	613b      	str	r3, [r7, #16]
 80024b0:	e004      	b.n	80024bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2b70      	cmp	r3, #112	@ 0x70
 80024b6:	d101      	bne.n	80024bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80024b8:	2301      	movs	r3, #1
 80024ba:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80024bc:	4b0b      	ldr	r3, [pc, #44]	@ (80024ec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f023 0207 	bic.w	r2, r3, #7
 80024c4:	4909      	ldr	r1, [pc, #36]	@ (80024ec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	4313      	orrs	r3, r2
 80024ca:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80024cc:	4b07      	ldr	r3, [pc, #28]	@ (80024ec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f003 0307 	and.w	r3, r3, #7
 80024d4:	693a      	ldr	r2, [r7, #16]
 80024d6:	429a      	cmp	r2, r3
 80024d8:	d001      	beq.n	80024de <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80024da:	2301      	movs	r3, #1
 80024dc:	e000      	b.n	80024e0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80024de:	2300      	movs	r3, #0
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	3718      	adds	r7, #24
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	40021000 	.word	0x40021000
 80024ec:	40022000 	.word	0x40022000

080024f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d101      	bne.n	8002502 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e049      	b.n	8002596 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002508:	b2db      	uxtb	r3, r3
 800250a:	2b00      	cmp	r3, #0
 800250c:	d106      	bne.n	800251c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2200      	movs	r2, #0
 8002512:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f7fe fb98 	bl	8000c4c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2202      	movs	r2, #2
 8002520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	3304      	adds	r3, #4
 800252c:	4619      	mov	r1, r3
 800252e:	4610      	mov	r0, r2
 8002530:	f000 fd82 	bl	8003038 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2201      	movs	r2, #1
 8002538:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2201      	movs	r2, #1
 8002540:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2201      	movs	r2, #1
 8002548:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2201      	movs	r2, #1
 8002550:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2201      	movs	r2, #1
 8002558:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2201      	movs	r2, #1
 8002560:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2201      	movs	r2, #1
 8002568:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2201      	movs	r2, #1
 8002570:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2201      	movs	r2, #1
 8002578:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2201      	movs	r2, #1
 8002580:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2201      	movs	r2, #1
 8002588:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2201      	movs	r2, #1
 8002590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002594:	2300      	movs	r3, #0
}
 8002596:	4618      	mov	r0, r3
 8002598:	3708      	adds	r7, #8
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}

0800259e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800259e:	b580      	push	{r7, lr}
 80025a0:	b082      	sub	sp, #8
 80025a2:	af00      	add	r7, sp, #0
 80025a4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d101      	bne.n	80025b0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	e049      	b.n	8002644 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80025b6:	b2db      	uxtb	r3, r3
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d106      	bne.n	80025ca <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2200      	movs	r2, #0
 80025c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80025c4:	6878      	ldr	r0, [r7, #4]
 80025c6:	f000 f841 	bl	800264c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2202      	movs	r2, #2
 80025ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	3304      	adds	r3, #4
 80025da:	4619      	mov	r1, r3
 80025dc:	4610      	mov	r0, r2
 80025de:	f000 fd2b 	bl	8003038 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2201      	movs	r2, #1
 80025e6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2201      	movs	r2, #1
 80025ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2201      	movs	r2, #1
 80025f6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2201      	movs	r2, #1
 80025fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2201      	movs	r2, #1
 8002606:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2201      	movs	r2, #1
 800260e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2201      	movs	r2, #1
 8002616:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2201      	movs	r2, #1
 800261e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2201      	movs	r2, #1
 8002626:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2201      	movs	r2, #1
 800262e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2201      	movs	r2, #1
 8002636:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2201      	movs	r2, #1
 800263e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002642:	2300      	movs	r3, #0
}
 8002644:	4618      	mov	r0, r3
 8002646:	3708      	adds	r7, #8
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}

0800264c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800264c:	b480      	push	{r7}
 800264e:	b083      	sub	sp, #12
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002654:	bf00      	nop
 8002656:	370c      	adds	r7, #12
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr

08002660 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b086      	sub	sp, #24
 8002664:	af00      	add	r7, sp, #0
 8002666:	60f8      	str	r0, [r7, #12]
 8002668:	60b9      	str	r1, [r7, #8]
 800266a:	607a      	str	r2, [r7, #4]
 800266c:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800266e:	2300      	movs	r3, #0
 8002670:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8002672:	68bb      	ldr	r3, [r7, #8]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d109      	bne.n	800268c <HAL_TIM_PWM_Start_DMA+0x2c>
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800267e:	b2db      	uxtb	r3, r3
 8002680:	2b02      	cmp	r3, #2
 8002682:	bf0c      	ite	eq
 8002684:	2301      	moveq	r3, #1
 8002686:	2300      	movne	r3, #0
 8002688:	b2db      	uxtb	r3, r3
 800268a:	e03c      	b.n	8002706 <HAL_TIM_PWM_Start_DMA+0xa6>
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	2b04      	cmp	r3, #4
 8002690:	d109      	bne.n	80026a6 <HAL_TIM_PWM_Start_DMA+0x46>
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002698:	b2db      	uxtb	r3, r3
 800269a:	2b02      	cmp	r3, #2
 800269c:	bf0c      	ite	eq
 800269e:	2301      	moveq	r3, #1
 80026a0:	2300      	movne	r3, #0
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	e02f      	b.n	8002706 <HAL_TIM_PWM_Start_DMA+0xa6>
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	2b08      	cmp	r3, #8
 80026aa:	d109      	bne.n	80026c0 <HAL_TIM_PWM_Start_DMA+0x60>
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80026b2:	b2db      	uxtb	r3, r3
 80026b4:	2b02      	cmp	r3, #2
 80026b6:	bf0c      	ite	eq
 80026b8:	2301      	moveq	r3, #1
 80026ba:	2300      	movne	r3, #0
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	e022      	b.n	8002706 <HAL_TIM_PWM_Start_DMA+0xa6>
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	2b0c      	cmp	r3, #12
 80026c4:	d109      	bne.n	80026da <HAL_TIM_PWM_Start_DMA+0x7a>
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	2b02      	cmp	r3, #2
 80026d0:	bf0c      	ite	eq
 80026d2:	2301      	moveq	r3, #1
 80026d4:	2300      	movne	r3, #0
 80026d6:	b2db      	uxtb	r3, r3
 80026d8:	e015      	b.n	8002706 <HAL_TIM_PWM_Start_DMA+0xa6>
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	2b10      	cmp	r3, #16
 80026de:	d109      	bne.n	80026f4 <HAL_TIM_PWM_Start_DMA+0x94>
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	2b02      	cmp	r3, #2
 80026ea:	bf0c      	ite	eq
 80026ec:	2301      	moveq	r3, #1
 80026ee:	2300      	movne	r3, #0
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	e008      	b.n	8002706 <HAL_TIM_PWM_Start_DMA+0xa6>
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80026fa:	b2db      	uxtb	r3, r3
 80026fc:	2b02      	cmp	r3, #2
 80026fe:	bf0c      	ite	eq
 8002700:	2301      	moveq	r3, #1
 8002702:	2300      	movne	r3, #0
 8002704:	b2db      	uxtb	r3, r3
 8002706:	2b00      	cmp	r3, #0
 8002708:	d001      	beq.n	800270e <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 800270a:	2302      	movs	r3, #2
 800270c:	e1ab      	b.n	8002a66 <HAL_TIM_PWM_Start_DMA+0x406>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d109      	bne.n	8002728 <HAL_TIM_PWM_Start_DMA+0xc8>
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800271a:	b2db      	uxtb	r3, r3
 800271c:	2b01      	cmp	r3, #1
 800271e:	bf0c      	ite	eq
 8002720:	2301      	moveq	r3, #1
 8002722:	2300      	movne	r3, #0
 8002724:	b2db      	uxtb	r3, r3
 8002726:	e03c      	b.n	80027a2 <HAL_TIM_PWM_Start_DMA+0x142>
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	2b04      	cmp	r3, #4
 800272c:	d109      	bne.n	8002742 <HAL_TIM_PWM_Start_DMA+0xe2>
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002734:	b2db      	uxtb	r3, r3
 8002736:	2b01      	cmp	r3, #1
 8002738:	bf0c      	ite	eq
 800273a:	2301      	moveq	r3, #1
 800273c:	2300      	movne	r3, #0
 800273e:	b2db      	uxtb	r3, r3
 8002740:	e02f      	b.n	80027a2 <HAL_TIM_PWM_Start_DMA+0x142>
 8002742:	68bb      	ldr	r3, [r7, #8]
 8002744:	2b08      	cmp	r3, #8
 8002746:	d109      	bne.n	800275c <HAL_TIM_PWM_Start_DMA+0xfc>
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800274e:	b2db      	uxtb	r3, r3
 8002750:	2b01      	cmp	r3, #1
 8002752:	bf0c      	ite	eq
 8002754:	2301      	moveq	r3, #1
 8002756:	2300      	movne	r3, #0
 8002758:	b2db      	uxtb	r3, r3
 800275a:	e022      	b.n	80027a2 <HAL_TIM_PWM_Start_DMA+0x142>
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	2b0c      	cmp	r3, #12
 8002760:	d109      	bne.n	8002776 <HAL_TIM_PWM_Start_DMA+0x116>
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002768:	b2db      	uxtb	r3, r3
 800276a:	2b01      	cmp	r3, #1
 800276c:	bf0c      	ite	eq
 800276e:	2301      	moveq	r3, #1
 8002770:	2300      	movne	r3, #0
 8002772:	b2db      	uxtb	r3, r3
 8002774:	e015      	b.n	80027a2 <HAL_TIM_PWM_Start_DMA+0x142>
 8002776:	68bb      	ldr	r3, [r7, #8]
 8002778:	2b10      	cmp	r3, #16
 800277a:	d109      	bne.n	8002790 <HAL_TIM_PWM_Start_DMA+0x130>
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002782:	b2db      	uxtb	r3, r3
 8002784:	2b01      	cmp	r3, #1
 8002786:	bf0c      	ite	eq
 8002788:	2301      	moveq	r3, #1
 800278a:	2300      	movne	r3, #0
 800278c:	b2db      	uxtb	r3, r3
 800278e:	e008      	b.n	80027a2 <HAL_TIM_PWM_Start_DMA+0x142>
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002796:	b2db      	uxtb	r3, r3
 8002798:	2b01      	cmp	r3, #1
 800279a:	bf0c      	ite	eq
 800279c:	2301      	moveq	r3, #1
 800279e:	2300      	movne	r3, #0
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d034      	beq.n	8002810 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d002      	beq.n	80027b2 <HAL_TIM_PWM_Start_DMA+0x152>
 80027ac:	887b      	ldrh	r3, [r7, #2]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d101      	bne.n	80027b6 <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e157      	b.n	8002a66 <HAL_TIM_PWM_Start_DMA+0x406>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d104      	bne.n	80027c6 <HAL_TIM_PWM_Start_DMA+0x166>
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2202      	movs	r2, #2
 80027c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80027c4:	e026      	b.n	8002814 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	2b04      	cmp	r3, #4
 80027ca:	d104      	bne.n	80027d6 <HAL_TIM_PWM_Start_DMA+0x176>
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	2202      	movs	r2, #2
 80027d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80027d4:	e01e      	b.n	8002814 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	2b08      	cmp	r3, #8
 80027da:	d104      	bne.n	80027e6 <HAL_TIM_PWM_Start_DMA+0x186>
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	2202      	movs	r2, #2
 80027e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80027e4:	e016      	b.n	8002814 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80027e6:	68bb      	ldr	r3, [r7, #8]
 80027e8:	2b0c      	cmp	r3, #12
 80027ea:	d104      	bne.n	80027f6 <HAL_TIM_PWM_Start_DMA+0x196>
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	2202      	movs	r2, #2
 80027f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80027f4:	e00e      	b.n	8002814 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	2b10      	cmp	r3, #16
 80027fa:	d104      	bne.n	8002806 <HAL_TIM_PWM_Start_DMA+0x1a6>
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	2202      	movs	r2, #2
 8002800:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002804:	e006      	b.n	8002814 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	2202      	movs	r2, #2
 800280a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800280e:	e001      	b.n	8002814 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	e128      	b.n	8002a66 <HAL_TIM_PWM_Start_DMA+0x406>
  }

  switch (Channel)
 8002814:	68bb      	ldr	r3, [r7, #8]
 8002816:	2b0c      	cmp	r3, #12
 8002818:	f200 80ae 	bhi.w	8002978 <HAL_TIM_PWM_Start_DMA+0x318>
 800281c:	a201      	add	r2, pc, #4	@ (adr r2, 8002824 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 800281e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002822:	bf00      	nop
 8002824:	08002859 	.word	0x08002859
 8002828:	08002979 	.word	0x08002979
 800282c:	08002979 	.word	0x08002979
 8002830:	08002979 	.word	0x08002979
 8002834:	080028a1 	.word	0x080028a1
 8002838:	08002979 	.word	0x08002979
 800283c:	08002979 	.word	0x08002979
 8002840:	08002979 	.word	0x08002979
 8002844:	080028e9 	.word	0x080028e9
 8002848:	08002979 	.word	0x08002979
 800284c:	08002979 	.word	0x08002979
 8002850:	08002979 	.word	0x08002979
 8002854:	08002931 	.word	0x08002931
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800285c:	4a84      	ldr	r2, [pc, #528]	@ (8002a70 <HAL_TIM_PWM_Start_DMA+0x410>)
 800285e:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002864:	4a83      	ldr	r2, [pc, #524]	@ (8002a74 <HAL_TIM_PWM_Start_DMA+0x414>)
 8002866:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800286c:	4a82      	ldr	r2, [pc, #520]	@ (8002a78 <HAL_TIM_PWM_Start_DMA+0x418>)
 800286e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8002874:	6879      	ldr	r1, [r7, #4]
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	3334      	adds	r3, #52	@ 0x34
 800287c:	461a      	mov	r2, r3
 800287e:	887b      	ldrh	r3, [r7, #2]
 8002880:	f7fe fd20 	bl	80012c4 <HAL_DMA_Start_IT>
 8002884:	4603      	mov	r3, r0
 8002886:	2b00      	cmp	r3, #0
 8002888:	d001      	beq.n	800288e <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800288a:	2301      	movs	r3, #1
 800288c:	e0eb      	b.n	8002a66 <HAL_TIM_PWM_Start_DMA+0x406>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	68da      	ldr	r2, [r3, #12]
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800289c:	60da      	str	r2, [r3, #12]
      break;
 800289e:	e06e      	b.n	800297e <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028a4:	4a72      	ldr	r2, [pc, #456]	@ (8002a70 <HAL_TIM_PWM_Start_DMA+0x410>)
 80028a6:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028ac:	4a71      	ldr	r2, [pc, #452]	@ (8002a74 <HAL_TIM_PWM_Start_DMA+0x414>)
 80028ae:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028b4:	4a70      	ldr	r2, [pc, #448]	@ (8002a78 <HAL_TIM_PWM_Start_DMA+0x418>)
 80028b6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80028bc:	6879      	ldr	r1, [r7, #4]
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	3338      	adds	r3, #56	@ 0x38
 80028c4:	461a      	mov	r2, r3
 80028c6:	887b      	ldrh	r3, [r7, #2]
 80028c8:	f7fe fcfc 	bl	80012c4 <HAL_DMA_Start_IT>
 80028cc:	4603      	mov	r3, r0
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d001      	beq.n	80028d6 <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80028d2:	2301      	movs	r3, #1
 80028d4:	e0c7      	b.n	8002a66 <HAL_TIM_PWM_Start_DMA+0x406>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	68da      	ldr	r2, [r3, #12]
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80028e4:	60da      	str	r2, [r3, #12]
      break;
 80028e6:	e04a      	b.n	800297e <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028ec:	4a60      	ldr	r2, [pc, #384]	@ (8002a70 <HAL_TIM_PWM_Start_DMA+0x410>)
 80028ee:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028f4:	4a5f      	ldr	r2, [pc, #380]	@ (8002a74 <HAL_TIM_PWM_Start_DMA+0x414>)
 80028f6:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028fc:	4a5e      	ldr	r2, [pc, #376]	@ (8002a78 <HAL_TIM_PWM_Start_DMA+0x418>)
 80028fe:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8002904:	6879      	ldr	r1, [r7, #4]
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	333c      	adds	r3, #60	@ 0x3c
 800290c:	461a      	mov	r2, r3
 800290e:	887b      	ldrh	r3, [r7, #2]
 8002910:	f7fe fcd8 	bl	80012c4 <HAL_DMA_Start_IT>
 8002914:	4603      	mov	r3, r0
 8002916:	2b00      	cmp	r3, #0
 8002918:	d001      	beq.n	800291e <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e0a3      	b.n	8002a66 <HAL_TIM_PWM_Start_DMA+0x406>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	68da      	ldr	r2, [r3, #12]
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800292c:	60da      	str	r2, [r3, #12]
      break;
 800292e:	e026      	b.n	800297e <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002934:	4a4e      	ldr	r2, [pc, #312]	@ (8002a70 <HAL_TIM_PWM_Start_DMA+0x410>)
 8002936:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800293c:	4a4d      	ldr	r2, [pc, #308]	@ (8002a74 <HAL_TIM_PWM_Start_DMA+0x414>)
 800293e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002944:	4a4c      	ldr	r2, [pc, #304]	@ (8002a78 <HAL_TIM_PWM_Start_DMA+0x418>)
 8002946:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800294c:	6879      	ldr	r1, [r7, #4]
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	3340      	adds	r3, #64	@ 0x40
 8002954:	461a      	mov	r2, r3
 8002956:	887b      	ldrh	r3, [r7, #2]
 8002958:	f7fe fcb4 	bl	80012c4 <HAL_DMA_Start_IT>
 800295c:	4603      	mov	r3, r0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d001      	beq.n	8002966 <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	e07f      	b.n	8002a66 <HAL_TIM_PWM_Start_DMA+0x406>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	68da      	ldr	r2, [r3, #12]
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002974:	60da      	str	r2, [r3, #12]
      break;
 8002976:	e002      	b.n	800297e <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	75fb      	strb	r3, [r7, #23]
      break;
 800297c:	bf00      	nop
  }

  if (status == HAL_OK)
 800297e:	7dfb      	ldrb	r3, [r7, #23]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d16f      	bne.n	8002a64 <HAL_TIM_PWM_Start_DMA+0x404>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	2201      	movs	r2, #1
 800298a:	68b9      	ldr	r1, [r7, #8]
 800298c:	4618      	mov	r0, r3
 800298e:	f000 ff69 	bl	8003864 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a39      	ldr	r2, [pc, #228]	@ (8002a7c <HAL_TIM_PWM_Start_DMA+0x41c>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d013      	beq.n	80029c4 <HAL_TIM_PWM_Start_DMA+0x364>
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a37      	ldr	r2, [pc, #220]	@ (8002a80 <HAL_TIM_PWM_Start_DMA+0x420>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d00e      	beq.n	80029c4 <HAL_TIM_PWM_Start_DMA+0x364>
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a36      	ldr	r2, [pc, #216]	@ (8002a84 <HAL_TIM_PWM_Start_DMA+0x424>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d009      	beq.n	80029c4 <HAL_TIM_PWM_Start_DMA+0x364>
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a34      	ldr	r2, [pc, #208]	@ (8002a88 <HAL_TIM_PWM_Start_DMA+0x428>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d004      	beq.n	80029c4 <HAL_TIM_PWM_Start_DMA+0x364>
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a33      	ldr	r2, [pc, #204]	@ (8002a8c <HAL_TIM_PWM_Start_DMA+0x42c>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d101      	bne.n	80029c8 <HAL_TIM_PWM_Start_DMA+0x368>
 80029c4:	2301      	movs	r3, #1
 80029c6:	e000      	b.n	80029ca <HAL_TIM_PWM_Start_DMA+0x36a>
 80029c8:	2300      	movs	r3, #0
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d007      	beq.n	80029de <HAL_TIM_PWM_Start_DMA+0x37e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80029dc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4a26      	ldr	r2, [pc, #152]	@ (8002a7c <HAL_TIM_PWM_Start_DMA+0x41c>)
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d01d      	beq.n	8002a24 <HAL_TIM_PWM_Start_DMA+0x3c4>
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029f0:	d018      	beq.n	8002a24 <HAL_TIM_PWM_Start_DMA+0x3c4>
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a26      	ldr	r2, [pc, #152]	@ (8002a90 <HAL_TIM_PWM_Start_DMA+0x430>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d013      	beq.n	8002a24 <HAL_TIM_PWM_Start_DMA+0x3c4>
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a24      	ldr	r2, [pc, #144]	@ (8002a94 <HAL_TIM_PWM_Start_DMA+0x434>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d00e      	beq.n	8002a24 <HAL_TIM_PWM_Start_DMA+0x3c4>
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a23      	ldr	r2, [pc, #140]	@ (8002a98 <HAL_TIM_PWM_Start_DMA+0x438>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d009      	beq.n	8002a24 <HAL_TIM_PWM_Start_DMA+0x3c4>
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a1a      	ldr	r2, [pc, #104]	@ (8002a80 <HAL_TIM_PWM_Start_DMA+0x420>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d004      	beq.n	8002a24 <HAL_TIM_PWM_Start_DMA+0x3c4>
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a19      	ldr	r2, [pc, #100]	@ (8002a84 <HAL_TIM_PWM_Start_DMA+0x424>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d115      	bne.n	8002a50 <HAL_TIM_PWM_Start_DMA+0x3f0>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	689a      	ldr	r2, [r3, #8]
 8002a2a:	4b1c      	ldr	r3, [pc, #112]	@ (8002a9c <HAL_TIM_PWM_Start_DMA+0x43c>)
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	2b06      	cmp	r3, #6
 8002a34:	d015      	beq.n	8002a62 <HAL_TIM_PWM_Start_DMA+0x402>
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a3c:	d011      	beq.n	8002a62 <HAL_TIM_PWM_Start_DMA+0x402>
      {
        __HAL_TIM_ENABLE(htim);
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	681a      	ldr	r2, [r3, #0]
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f042 0201 	orr.w	r2, r2, #1
 8002a4c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a4e:	e008      	b.n	8002a62 <HAL_TIM_PWM_Start_DMA+0x402>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f042 0201 	orr.w	r2, r2, #1
 8002a5e:	601a      	str	r2, [r3, #0]
 8002a60:	e000      	b.n	8002a64 <HAL_TIM_PWM_Start_DMA+0x404>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a62:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8002a64:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3718      	adds	r7, #24
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	bf00      	nop
 8002a70:	08002f29 	.word	0x08002f29
 8002a74:	08002fd1 	.word	0x08002fd1
 8002a78:	08002e97 	.word	0x08002e97
 8002a7c:	40012c00 	.word	0x40012c00
 8002a80:	40013400 	.word	0x40013400
 8002a84:	40014000 	.word	0x40014000
 8002a88:	40014400 	.word	0x40014400
 8002a8c:	40014800 	.word	0x40014800
 8002a90:	40000400 	.word	0x40000400
 8002a94:	40000800 	.word	0x40000800
 8002a98:	40000c00 	.word	0x40000c00
 8002a9c:	00010007 	.word	0x00010007

08002aa0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b086      	sub	sp, #24
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	60f8      	str	r0, [r7, #12]
 8002aa8:	60b9      	str	r1, [r7, #8]
 8002aaa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002aac:	2300      	movs	r3, #0
 8002aae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ab6:	2b01      	cmp	r3, #1
 8002ab8:	d101      	bne.n	8002abe <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002aba:	2302      	movs	r3, #2
 8002abc:	e0ff      	b.n	8002cbe <HAL_TIM_PWM_ConfigChannel+0x21e>
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2b14      	cmp	r3, #20
 8002aca:	f200 80f0 	bhi.w	8002cae <HAL_TIM_PWM_ConfigChannel+0x20e>
 8002ace:	a201      	add	r2, pc, #4	@ (adr r2, 8002ad4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ad4:	08002b29 	.word	0x08002b29
 8002ad8:	08002caf 	.word	0x08002caf
 8002adc:	08002caf 	.word	0x08002caf
 8002ae0:	08002caf 	.word	0x08002caf
 8002ae4:	08002b69 	.word	0x08002b69
 8002ae8:	08002caf 	.word	0x08002caf
 8002aec:	08002caf 	.word	0x08002caf
 8002af0:	08002caf 	.word	0x08002caf
 8002af4:	08002bab 	.word	0x08002bab
 8002af8:	08002caf 	.word	0x08002caf
 8002afc:	08002caf 	.word	0x08002caf
 8002b00:	08002caf 	.word	0x08002caf
 8002b04:	08002beb 	.word	0x08002beb
 8002b08:	08002caf 	.word	0x08002caf
 8002b0c:	08002caf 	.word	0x08002caf
 8002b10:	08002caf 	.word	0x08002caf
 8002b14:	08002c2d 	.word	0x08002c2d
 8002b18:	08002caf 	.word	0x08002caf
 8002b1c:	08002caf 	.word	0x08002caf
 8002b20:	08002caf 	.word	0x08002caf
 8002b24:	08002c6d 	.word	0x08002c6d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	68b9      	ldr	r1, [r7, #8]
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f000 fb28 	bl	8003184 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	699a      	ldr	r2, [r3, #24]
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f042 0208 	orr.w	r2, r2, #8
 8002b42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	699a      	ldr	r2, [r3, #24]
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f022 0204 	bic.w	r2, r2, #4
 8002b52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	6999      	ldr	r1, [r3, #24]
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	691a      	ldr	r2, [r3, #16]
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	430a      	orrs	r2, r1
 8002b64:	619a      	str	r2, [r3, #24]
      break;
 8002b66:	e0a5      	b.n	8002cb4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	68b9      	ldr	r1, [r7, #8]
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f000 fb98 	bl	80032a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	699a      	ldr	r2, [r3, #24]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002b82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	699a      	ldr	r2, [r3, #24]
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	6999      	ldr	r1, [r3, #24]
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	691b      	ldr	r3, [r3, #16]
 8002b9e:	021a      	lsls	r2, r3, #8
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	430a      	orrs	r2, r1
 8002ba6:	619a      	str	r2, [r3, #24]
      break;
 8002ba8:	e084      	b.n	8002cb4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	68b9      	ldr	r1, [r7, #8]
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	f000 fc01 	bl	80033b8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	69da      	ldr	r2, [r3, #28]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f042 0208 	orr.w	r2, r2, #8
 8002bc4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	69da      	ldr	r2, [r3, #28]
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f022 0204 	bic.w	r2, r2, #4
 8002bd4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	69d9      	ldr	r1, [r3, #28]
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	691a      	ldr	r2, [r3, #16]
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	430a      	orrs	r2, r1
 8002be6:	61da      	str	r2, [r3, #28]
      break;
 8002be8:	e064      	b.n	8002cb4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	68b9      	ldr	r1, [r7, #8]
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f000 fc69 	bl	80034c8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	69da      	ldr	r2, [r3, #28]
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002c04:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	69da      	ldr	r2, [r3, #28]
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	69d9      	ldr	r1, [r3, #28]
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	691b      	ldr	r3, [r3, #16]
 8002c20:	021a      	lsls	r2, r3, #8
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	430a      	orrs	r2, r1
 8002c28:	61da      	str	r2, [r3, #28]
      break;
 8002c2a:	e043      	b.n	8002cb4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	68b9      	ldr	r1, [r7, #8]
 8002c32:	4618      	mov	r0, r3
 8002c34:	f000 fcb2 	bl	800359c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f042 0208 	orr.w	r2, r2, #8
 8002c46:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f022 0204 	bic.w	r2, r2, #4
 8002c56:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	691a      	ldr	r2, [r3, #16]
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	430a      	orrs	r2, r1
 8002c68:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002c6a:	e023      	b.n	8002cb4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	68b9      	ldr	r1, [r7, #8]
 8002c72:	4618      	mov	r0, r3
 8002c74:	f000 fcf6 	bl	8003664 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002c86:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c96:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	691b      	ldr	r3, [r3, #16]
 8002ca2:	021a      	lsls	r2, r3, #8
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	430a      	orrs	r2, r1
 8002caa:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002cac:	e002      	b.n	8002cb4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	75fb      	strb	r3, [r7, #23]
      break;
 8002cb2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002cbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	3718      	adds	r7, #24
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	bf00      	nop

08002cc8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b084      	sub	sp, #16
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
 8002cd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002cdc:	2b01      	cmp	r3, #1
 8002cde:	d101      	bne.n	8002ce4 <HAL_TIM_ConfigClockSource+0x1c>
 8002ce0:	2302      	movs	r3, #2
 8002ce2:	e0b6      	b.n	8002e52 <HAL_TIM_ConfigClockSource+0x18a>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2202      	movs	r2, #2
 8002cf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d02:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002d06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002d0e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	68ba      	ldr	r2, [r7, #8]
 8002d16:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d20:	d03e      	beq.n	8002da0 <HAL_TIM_ConfigClockSource+0xd8>
 8002d22:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d26:	f200 8087 	bhi.w	8002e38 <HAL_TIM_ConfigClockSource+0x170>
 8002d2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d2e:	f000 8086 	beq.w	8002e3e <HAL_TIM_ConfigClockSource+0x176>
 8002d32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d36:	d87f      	bhi.n	8002e38 <HAL_TIM_ConfigClockSource+0x170>
 8002d38:	2b70      	cmp	r3, #112	@ 0x70
 8002d3a:	d01a      	beq.n	8002d72 <HAL_TIM_ConfigClockSource+0xaa>
 8002d3c:	2b70      	cmp	r3, #112	@ 0x70
 8002d3e:	d87b      	bhi.n	8002e38 <HAL_TIM_ConfigClockSource+0x170>
 8002d40:	2b60      	cmp	r3, #96	@ 0x60
 8002d42:	d050      	beq.n	8002de6 <HAL_TIM_ConfigClockSource+0x11e>
 8002d44:	2b60      	cmp	r3, #96	@ 0x60
 8002d46:	d877      	bhi.n	8002e38 <HAL_TIM_ConfigClockSource+0x170>
 8002d48:	2b50      	cmp	r3, #80	@ 0x50
 8002d4a:	d03c      	beq.n	8002dc6 <HAL_TIM_ConfigClockSource+0xfe>
 8002d4c:	2b50      	cmp	r3, #80	@ 0x50
 8002d4e:	d873      	bhi.n	8002e38 <HAL_TIM_ConfigClockSource+0x170>
 8002d50:	2b40      	cmp	r3, #64	@ 0x40
 8002d52:	d058      	beq.n	8002e06 <HAL_TIM_ConfigClockSource+0x13e>
 8002d54:	2b40      	cmp	r3, #64	@ 0x40
 8002d56:	d86f      	bhi.n	8002e38 <HAL_TIM_ConfigClockSource+0x170>
 8002d58:	2b30      	cmp	r3, #48	@ 0x30
 8002d5a:	d064      	beq.n	8002e26 <HAL_TIM_ConfigClockSource+0x15e>
 8002d5c:	2b30      	cmp	r3, #48	@ 0x30
 8002d5e:	d86b      	bhi.n	8002e38 <HAL_TIM_ConfigClockSource+0x170>
 8002d60:	2b20      	cmp	r3, #32
 8002d62:	d060      	beq.n	8002e26 <HAL_TIM_ConfigClockSource+0x15e>
 8002d64:	2b20      	cmp	r3, #32
 8002d66:	d867      	bhi.n	8002e38 <HAL_TIM_ConfigClockSource+0x170>
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d05c      	beq.n	8002e26 <HAL_TIM_ConfigClockSource+0x15e>
 8002d6c:	2b10      	cmp	r3, #16
 8002d6e:	d05a      	beq.n	8002e26 <HAL_TIM_ConfigClockSource+0x15e>
 8002d70:	e062      	b.n	8002e38 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002d82:	f000 fd4f 	bl	8003824 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002d94:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	68ba      	ldr	r2, [r7, #8]
 8002d9c:	609a      	str	r2, [r3, #8]
      break;
 8002d9e:	e04f      	b.n	8002e40 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002db0:	f000 fd38 	bl	8003824 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	689a      	ldr	r2, [r3, #8]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002dc2:	609a      	str	r2, [r3, #8]
      break;
 8002dc4:	e03c      	b.n	8002e40 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002dd2:	461a      	mov	r2, r3
 8002dd4:	f000 fcac 	bl	8003730 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	2150      	movs	r1, #80	@ 0x50
 8002dde:	4618      	mov	r0, r3
 8002de0:	f000 fd05 	bl	80037ee <TIM_ITRx_SetConfig>
      break;
 8002de4:	e02c      	b.n	8002e40 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002df2:	461a      	mov	r2, r3
 8002df4:	f000 fccb 	bl	800378e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	2160      	movs	r1, #96	@ 0x60
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f000 fcf5 	bl	80037ee <TIM_ITRx_SetConfig>
      break;
 8002e04:	e01c      	b.n	8002e40 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e12:	461a      	mov	r2, r3
 8002e14:	f000 fc8c 	bl	8003730 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	2140      	movs	r1, #64	@ 0x40
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f000 fce5 	bl	80037ee <TIM_ITRx_SetConfig>
      break;
 8002e24:	e00c      	b.n	8002e40 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4619      	mov	r1, r3
 8002e30:	4610      	mov	r0, r2
 8002e32:	f000 fcdc 	bl	80037ee <TIM_ITRx_SetConfig>
      break;
 8002e36:	e003      	b.n	8002e40 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	73fb      	strb	r3, [r7, #15]
      break;
 8002e3c:	e000      	b.n	8002e40 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8002e3e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2201      	movs	r2, #1
 8002e44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002e50:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	3710      	adds	r7, #16
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}

08002e5a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002e5a:	b480      	push	{r7}
 8002e5c:	b083      	sub	sp, #12
 8002e5e:	af00      	add	r7, sp, #0
 8002e60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002e62:	bf00      	nop
 8002e64:	370c      	adds	r7, #12
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr

08002e6e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8002e6e:	b480      	push	{r7}
 8002e70:	b083      	sub	sp, #12
 8002e72:	af00      	add	r7, sp, #0
 8002e74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8002e76:	bf00      	nop
 8002e78:	370c      	adds	r7, #12
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e80:	4770      	bx	lr

08002e82 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8002e82:	b480      	push	{r7}
 8002e84:	b083      	sub	sp, #12
 8002e86:	af00      	add	r7, sp, #0
 8002e88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8002e8a:	bf00      	nop
 8002e8c:	370c      	adds	r7, #12
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr

08002e96 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8002e96:	b580      	push	{r7, lr}
 8002e98:	b084      	sub	sp, #16
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ea2:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ea8:	687a      	ldr	r2, [r7, #4]
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	d107      	bne.n	8002ebe <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002ebc:	e02a      	b.n	8002f14 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ec2:	687a      	ldr	r2, [r7, #4]
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d107      	bne.n	8002ed8 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2202      	movs	r2, #2
 8002ecc:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002ed6:	e01d      	b.n	8002f14 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002edc:	687a      	ldr	r2, [r7, #4]
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	d107      	bne.n	8002ef2 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	2204      	movs	r2, #4
 8002ee6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2201      	movs	r2, #1
 8002eec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002ef0:	e010      	b.n	8002f14 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ef6:	687a      	ldr	r2, [r7, #4]
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	d107      	bne.n	8002f0c <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2208      	movs	r2, #8
 8002f00:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	2201      	movs	r2, #1
 8002f06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002f0a:	e003      	b.n	8002f14 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	2201      	movs	r2, #1
 8002f10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8002f14:	68f8      	ldr	r0, [r7, #12]
 8002f16:	f7ff ffb4 	bl	8002e82 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	771a      	strb	r2, [r3, #28]
}
 8002f20:	bf00      	nop
 8002f22:	3710      	adds	r7, #16
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}

08002f28 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b084      	sub	sp, #16
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f34:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f3a:	687a      	ldr	r2, [r7, #4]
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	d10b      	bne.n	8002f58 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2201      	movs	r2, #1
 8002f44:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	69db      	ldr	r3, [r3, #28]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d136      	bne.n	8002fbc <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	2201      	movs	r2, #1
 8002f52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002f56:	e031      	b.n	8002fbc <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f5c:	687a      	ldr	r2, [r7, #4]
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	d10b      	bne.n	8002f7a <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2202      	movs	r2, #2
 8002f66:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	69db      	ldr	r3, [r3, #28]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d125      	bne.n	8002fbc <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2201      	movs	r2, #1
 8002f74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002f78:	e020      	b.n	8002fbc <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f7e:	687a      	ldr	r2, [r7, #4]
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d10b      	bne.n	8002f9c <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	2204      	movs	r2, #4
 8002f88:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	69db      	ldr	r3, [r3, #28]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d114      	bne.n	8002fbc <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2201      	movs	r2, #1
 8002f96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002f9a:	e00f      	b.n	8002fbc <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fa0:	687a      	ldr	r2, [r7, #4]
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	d10a      	bne.n	8002fbc <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2208      	movs	r2, #8
 8002faa:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	69db      	ldr	r3, [r3, #28]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d103      	bne.n	8002fbc <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fbc:	68f8      	ldr	r0, [r7, #12]
 8002fbe:	f7ff ff4c 	bl	8002e5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	771a      	strb	r2, [r3, #28]
}
 8002fc8:	bf00      	nop
 8002fca:	3710      	adds	r7, #16
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bd80      	pop	{r7, pc}

08002fd0 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b084      	sub	sp, #16
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fdc:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fe2:	687a      	ldr	r2, [r7, #4]
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	d103      	bne.n	8002ff0 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	2201      	movs	r2, #1
 8002fec:	771a      	strb	r2, [r3, #28]
 8002fee:	e019      	b.n	8003024 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ff4:	687a      	ldr	r2, [r7, #4]
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d103      	bne.n	8003002 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	2202      	movs	r2, #2
 8002ffe:	771a      	strb	r2, [r3, #28]
 8003000:	e010      	b.n	8003024 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	429a      	cmp	r2, r3
 800300a:	d103      	bne.n	8003014 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2204      	movs	r2, #4
 8003010:	771a      	strb	r2, [r3, #28]
 8003012:	e007      	b.n	8003024 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003018:	687a      	ldr	r2, [r7, #4]
 800301a:	429a      	cmp	r2, r3
 800301c:	d102      	bne.n	8003024 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	2208      	movs	r2, #8
 8003022:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8003024:	68f8      	ldr	r0, [r7, #12]
 8003026:	f7ff ff22 	bl	8002e6e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2200      	movs	r2, #0
 800302e:	771a      	strb	r2, [r3, #28]
}
 8003030:	bf00      	nop
 8003032:	3710      	adds	r7, #16
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}

08003038 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003038:	b480      	push	{r7}
 800303a:	b085      	sub	sp, #20
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
 8003040:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	4a46      	ldr	r2, [pc, #280]	@ (8003164 <TIM_Base_SetConfig+0x12c>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d013      	beq.n	8003078 <TIM_Base_SetConfig+0x40>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003056:	d00f      	beq.n	8003078 <TIM_Base_SetConfig+0x40>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	4a43      	ldr	r2, [pc, #268]	@ (8003168 <TIM_Base_SetConfig+0x130>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d00b      	beq.n	8003078 <TIM_Base_SetConfig+0x40>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	4a42      	ldr	r2, [pc, #264]	@ (800316c <TIM_Base_SetConfig+0x134>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d007      	beq.n	8003078 <TIM_Base_SetConfig+0x40>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	4a41      	ldr	r2, [pc, #260]	@ (8003170 <TIM_Base_SetConfig+0x138>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d003      	beq.n	8003078 <TIM_Base_SetConfig+0x40>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	4a40      	ldr	r2, [pc, #256]	@ (8003174 <TIM_Base_SetConfig+0x13c>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d108      	bne.n	800308a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800307e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	68fa      	ldr	r2, [r7, #12]
 8003086:	4313      	orrs	r3, r2
 8003088:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	4a35      	ldr	r2, [pc, #212]	@ (8003164 <TIM_Base_SetConfig+0x12c>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d01f      	beq.n	80030d2 <TIM_Base_SetConfig+0x9a>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003098:	d01b      	beq.n	80030d2 <TIM_Base_SetConfig+0x9a>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	4a32      	ldr	r2, [pc, #200]	@ (8003168 <TIM_Base_SetConfig+0x130>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d017      	beq.n	80030d2 <TIM_Base_SetConfig+0x9a>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	4a31      	ldr	r2, [pc, #196]	@ (800316c <TIM_Base_SetConfig+0x134>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d013      	beq.n	80030d2 <TIM_Base_SetConfig+0x9a>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	4a30      	ldr	r2, [pc, #192]	@ (8003170 <TIM_Base_SetConfig+0x138>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d00f      	beq.n	80030d2 <TIM_Base_SetConfig+0x9a>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	4a2f      	ldr	r2, [pc, #188]	@ (8003174 <TIM_Base_SetConfig+0x13c>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d00b      	beq.n	80030d2 <TIM_Base_SetConfig+0x9a>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	4a2e      	ldr	r2, [pc, #184]	@ (8003178 <TIM_Base_SetConfig+0x140>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d007      	beq.n	80030d2 <TIM_Base_SetConfig+0x9a>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	4a2d      	ldr	r2, [pc, #180]	@ (800317c <TIM_Base_SetConfig+0x144>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d003      	beq.n	80030d2 <TIM_Base_SetConfig+0x9a>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	4a2c      	ldr	r2, [pc, #176]	@ (8003180 <TIM_Base_SetConfig+0x148>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d108      	bne.n	80030e4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	68db      	ldr	r3, [r3, #12]
 80030de:	68fa      	ldr	r2, [r7, #12]
 80030e0:	4313      	orrs	r3, r2
 80030e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	695b      	ldr	r3, [r3, #20]
 80030ee:	4313      	orrs	r3, r2
 80030f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	68fa      	ldr	r2, [r7, #12]
 80030f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	689a      	ldr	r2, [r3, #8]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	4a16      	ldr	r2, [pc, #88]	@ (8003164 <TIM_Base_SetConfig+0x12c>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d00f      	beq.n	8003130 <TIM_Base_SetConfig+0xf8>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	4a18      	ldr	r2, [pc, #96]	@ (8003174 <TIM_Base_SetConfig+0x13c>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d00b      	beq.n	8003130 <TIM_Base_SetConfig+0xf8>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	4a17      	ldr	r2, [pc, #92]	@ (8003178 <TIM_Base_SetConfig+0x140>)
 800311c:	4293      	cmp	r3, r2
 800311e:	d007      	beq.n	8003130 <TIM_Base_SetConfig+0xf8>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	4a16      	ldr	r2, [pc, #88]	@ (800317c <TIM_Base_SetConfig+0x144>)
 8003124:	4293      	cmp	r3, r2
 8003126:	d003      	beq.n	8003130 <TIM_Base_SetConfig+0xf8>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	4a15      	ldr	r2, [pc, #84]	@ (8003180 <TIM_Base_SetConfig+0x148>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d103      	bne.n	8003138 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	691a      	ldr	r2, [r3, #16]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2201      	movs	r2, #1
 800313c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	691b      	ldr	r3, [r3, #16]
 8003142:	f003 0301 	and.w	r3, r3, #1
 8003146:	2b01      	cmp	r3, #1
 8003148:	d105      	bne.n	8003156 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	691b      	ldr	r3, [r3, #16]
 800314e:	f023 0201 	bic.w	r2, r3, #1
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	611a      	str	r2, [r3, #16]
  }
}
 8003156:	bf00      	nop
 8003158:	3714      	adds	r7, #20
 800315a:	46bd      	mov	sp, r7
 800315c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003160:	4770      	bx	lr
 8003162:	bf00      	nop
 8003164:	40012c00 	.word	0x40012c00
 8003168:	40000400 	.word	0x40000400
 800316c:	40000800 	.word	0x40000800
 8003170:	40000c00 	.word	0x40000c00
 8003174:	40013400 	.word	0x40013400
 8003178:	40014000 	.word	0x40014000
 800317c:	40014400 	.word	0x40014400
 8003180:	40014800 	.word	0x40014800

08003184 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003184:	b480      	push	{r7}
 8003186:	b087      	sub	sp, #28
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
 800318c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6a1b      	ldr	r3, [r3, #32]
 8003192:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6a1b      	ldr	r3, [r3, #32]
 8003198:	f023 0201 	bic.w	r2, r3, #1
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	699b      	ldr	r3, [r3, #24]
 80031aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	f023 0303 	bic.w	r3, r3, #3
 80031be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	68fa      	ldr	r2, [r7, #12]
 80031c6:	4313      	orrs	r3, r2
 80031c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80031ca:	697b      	ldr	r3, [r7, #20]
 80031cc:	f023 0302 	bic.w	r3, r3, #2
 80031d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	697a      	ldr	r2, [r7, #20]
 80031d8:	4313      	orrs	r3, r2
 80031da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	4a2c      	ldr	r2, [pc, #176]	@ (8003290 <TIM_OC1_SetConfig+0x10c>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d00f      	beq.n	8003204 <TIM_OC1_SetConfig+0x80>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	4a2b      	ldr	r2, [pc, #172]	@ (8003294 <TIM_OC1_SetConfig+0x110>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d00b      	beq.n	8003204 <TIM_OC1_SetConfig+0x80>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	4a2a      	ldr	r2, [pc, #168]	@ (8003298 <TIM_OC1_SetConfig+0x114>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d007      	beq.n	8003204 <TIM_OC1_SetConfig+0x80>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	4a29      	ldr	r2, [pc, #164]	@ (800329c <TIM_OC1_SetConfig+0x118>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d003      	beq.n	8003204 <TIM_OC1_SetConfig+0x80>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	4a28      	ldr	r2, [pc, #160]	@ (80032a0 <TIM_OC1_SetConfig+0x11c>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d10c      	bne.n	800321e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	f023 0308 	bic.w	r3, r3, #8
 800320a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	68db      	ldr	r3, [r3, #12]
 8003210:	697a      	ldr	r2, [r7, #20]
 8003212:	4313      	orrs	r3, r2
 8003214:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	f023 0304 	bic.w	r3, r3, #4
 800321c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	4a1b      	ldr	r2, [pc, #108]	@ (8003290 <TIM_OC1_SetConfig+0x10c>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d00f      	beq.n	8003246 <TIM_OC1_SetConfig+0xc2>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	4a1a      	ldr	r2, [pc, #104]	@ (8003294 <TIM_OC1_SetConfig+0x110>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d00b      	beq.n	8003246 <TIM_OC1_SetConfig+0xc2>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	4a19      	ldr	r2, [pc, #100]	@ (8003298 <TIM_OC1_SetConfig+0x114>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d007      	beq.n	8003246 <TIM_OC1_SetConfig+0xc2>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	4a18      	ldr	r2, [pc, #96]	@ (800329c <TIM_OC1_SetConfig+0x118>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d003      	beq.n	8003246 <TIM_OC1_SetConfig+0xc2>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	4a17      	ldr	r2, [pc, #92]	@ (80032a0 <TIM_OC1_SetConfig+0x11c>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d111      	bne.n	800326a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800324c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003254:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	695b      	ldr	r3, [r3, #20]
 800325a:	693a      	ldr	r2, [r7, #16]
 800325c:	4313      	orrs	r3, r2
 800325e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	699b      	ldr	r3, [r3, #24]
 8003264:	693a      	ldr	r2, [r7, #16]
 8003266:	4313      	orrs	r3, r2
 8003268:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	693a      	ldr	r2, [r7, #16]
 800326e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	68fa      	ldr	r2, [r7, #12]
 8003274:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	685a      	ldr	r2, [r3, #4]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	697a      	ldr	r2, [r7, #20]
 8003282:	621a      	str	r2, [r3, #32]
}
 8003284:	bf00      	nop
 8003286:	371c      	adds	r7, #28
 8003288:	46bd      	mov	sp, r7
 800328a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328e:	4770      	bx	lr
 8003290:	40012c00 	.word	0x40012c00
 8003294:	40013400 	.word	0x40013400
 8003298:	40014000 	.word	0x40014000
 800329c:	40014400 	.word	0x40014400
 80032a0:	40014800 	.word	0x40014800

080032a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b087      	sub	sp, #28
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
 80032ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6a1b      	ldr	r3, [r3, #32]
 80032b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6a1b      	ldr	r3, [r3, #32]
 80032b8:	f023 0210 	bic.w	r2, r3, #16
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	699b      	ldr	r3, [r3, #24]
 80032ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80032d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80032d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	021b      	lsls	r3, r3, #8
 80032e6:	68fa      	ldr	r2, [r7, #12]
 80032e8:	4313      	orrs	r3, r2
 80032ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	f023 0320 	bic.w	r3, r3, #32
 80032f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	011b      	lsls	r3, r3, #4
 80032fa:	697a      	ldr	r2, [r7, #20]
 80032fc:	4313      	orrs	r3, r2
 80032fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	4a28      	ldr	r2, [pc, #160]	@ (80033a4 <TIM_OC2_SetConfig+0x100>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d003      	beq.n	8003310 <TIM_OC2_SetConfig+0x6c>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	4a27      	ldr	r2, [pc, #156]	@ (80033a8 <TIM_OC2_SetConfig+0x104>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d10d      	bne.n	800332c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003316:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	011b      	lsls	r3, r3, #4
 800331e:	697a      	ldr	r2, [r7, #20]
 8003320:	4313      	orrs	r3, r2
 8003322:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800332a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	4a1d      	ldr	r2, [pc, #116]	@ (80033a4 <TIM_OC2_SetConfig+0x100>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d00f      	beq.n	8003354 <TIM_OC2_SetConfig+0xb0>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	4a1c      	ldr	r2, [pc, #112]	@ (80033a8 <TIM_OC2_SetConfig+0x104>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d00b      	beq.n	8003354 <TIM_OC2_SetConfig+0xb0>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	4a1b      	ldr	r2, [pc, #108]	@ (80033ac <TIM_OC2_SetConfig+0x108>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d007      	beq.n	8003354 <TIM_OC2_SetConfig+0xb0>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	4a1a      	ldr	r2, [pc, #104]	@ (80033b0 <TIM_OC2_SetConfig+0x10c>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d003      	beq.n	8003354 <TIM_OC2_SetConfig+0xb0>
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	4a19      	ldr	r2, [pc, #100]	@ (80033b4 <TIM_OC2_SetConfig+0x110>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d113      	bne.n	800337c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800335a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800335c:	693b      	ldr	r3, [r7, #16]
 800335e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003362:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	695b      	ldr	r3, [r3, #20]
 8003368:	009b      	lsls	r3, r3, #2
 800336a:	693a      	ldr	r2, [r7, #16]
 800336c:	4313      	orrs	r3, r2
 800336e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	699b      	ldr	r3, [r3, #24]
 8003374:	009b      	lsls	r3, r3, #2
 8003376:	693a      	ldr	r2, [r7, #16]
 8003378:	4313      	orrs	r3, r2
 800337a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	693a      	ldr	r2, [r7, #16]
 8003380:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	68fa      	ldr	r2, [r7, #12]
 8003386:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	685a      	ldr	r2, [r3, #4]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	697a      	ldr	r2, [r7, #20]
 8003394:	621a      	str	r2, [r3, #32]
}
 8003396:	bf00      	nop
 8003398:	371c      	adds	r7, #28
 800339a:	46bd      	mov	sp, r7
 800339c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a0:	4770      	bx	lr
 80033a2:	bf00      	nop
 80033a4:	40012c00 	.word	0x40012c00
 80033a8:	40013400 	.word	0x40013400
 80033ac:	40014000 	.word	0x40014000
 80033b0:	40014400 	.word	0x40014400
 80033b4:	40014800 	.word	0x40014800

080033b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80033b8:	b480      	push	{r7}
 80033ba:	b087      	sub	sp, #28
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
 80033c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6a1b      	ldr	r3, [r3, #32]
 80033c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6a1b      	ldr	r3, [r3, #32]
 80033cc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	69db      	ldr	r3, [r3, #28]
 80033de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	f023 0303 	bic.w	r3, r3, #3
 80033f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	68fa      	ldr	r2, [r7, #12]
 80033fa:	4313      	orrs	r3, r2
 80033fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003404:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	021b      	lsls	r3, r3, #8
 800340c:	697a      	ldr	r2, [r7, #20]
 800340e:	4313      	orrs	r3, r2
 8003410:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4a27      	ldr	r2, [pc, #156]	@ (80034b4 <TIM_OC3_SetConfig+0xfc>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d003      	beq.n	8003422 <TIM_OC3_SetConfig+0x6a>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	4a26      	ldr	r2, [pc, #152]	@ (80034b8 <TIM_OC3_SetConfig+0x100>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d10d      	bne.n	800343e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003428:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	68db      	ldr	r3, [r3, #12]
 800342e:	021b      	lsls	r3, r3, #8
 8003430:	697a      	ldr	r2, [r7, #20]
 8003432:	4313      	orrs	r3, r2
 8003434:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003436:	697b      	ldr	r3, [r7, #20]
 8003438:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800343c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	4a1c      	ldr	r2, [pc, #112]	@ (80034b4 <TIM_OC3_SetConfig+0xfc>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d00f      	beq.n	8003466 <TIM_OC3_SetConfig+0xae>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	4a1b      	ldr	r2, [pc, #108]	@ (80034b8 <TIM_OC3_SetConfig+0x100>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d00b      	beq.n	8003466 <TIM_OC3_SetConfig+0xae>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4a1a      	ldr	r2, [pc, #104]	@ (80034bc <TIM_OC3_SetConfig+0x104>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d007      	beq.n	8003466 <TIM_OC3_SetConfig+0xae>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4a19      	ldr	r2, [pc, #100]	@ (80034c0 <TIM_OC3_SetConfig+0x108>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d003      	beq.n	8003466 <TIM_OC3_SetConfig+0xae>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	4a18      	ldr	r2, [pc, #96]	@ (80034c4 <TIM_OC3_SetConfig+0x10c>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d113      	bne.n	800348e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003466:	693b      	ldr	r3, [r7, #16]
 8003468:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800346c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003474:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	695b      	ldr	r3, [r3, #20]
 800347a:	011b      	lsls	r3, r3, #4
 800347c:	693a      	ldr	r2, [r7, #16]
 800347e:	4313      	orrs	r3, r2
 8003480:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	699b      	ldr	r3, [r3, #24]
 8003486:	011b      	lsls	r3, r3, #4
 8003488:	693a      	ldr	r2, [r7, #16]
 800348a:	4313      	orrs	r3, r2
 800348c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	693a      	ldr	r2, [r7, #16]
 8003492:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	68fa      	ldr	r2, [r7, #12]
 8003498:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	685a      	ldr	r2, [r3, #4]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	697a      	ldr	r2, [r7, #20]
 80034a6:	621a      	str	r2, [r3, #32]
}
 80034a8:	bf00      	nop
 80034aa:	371c      	adds	r7, #28
 80034ac:	46bd      	mov	sp, r7
 80034ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b2:	4770      	bx	lr
 80034b4:	40012c00 	.word	0x40012c00
 80034b8:	40013400 	.word	0x40013400
 80034bc:	40014000 	.word	0x40014000
 80034c0:	40014400 	.word	0x40014400
 80034c4:	40014800 	.word	0x40014800

080034c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b087      	sub	sp, #28
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
 80034d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6a1b      	ldr	r3, [r3, #32]
 80034d6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6a1b      	ldr	r3, [r3, #32]
 80034dc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	69db      	ldr	r3, [r3, #28]
 80034ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80034f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80034fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003502:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	021b      	lsls	r3, r3, #8
 800350a:	68fa      	ldr	r2, [r7, #12]
 800350c:	4313      	orrs	r3, r2
 800350e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003510:	693b      	ldr	r3, [r7, #16]
 8003512:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003516:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	031b      	lsls	r3, r3, #12
 800351e:	693a      	ldr	r2, [r7, #16]
 8003520:	4313      	orrs	r3, r2
 8003522:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	4a18      	ldr	r2, [pc, #96]	@ (8003588 <TIM_OC4_SetConfig+0xc0>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d00f      	beq.n	800354c <TIM_OC4_SetConfig+0x84>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	4a17      	ldr	r2, [pc, #92]	@ (800358c <TIM_OC4_SetConfig+0xc4>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d00b      	beq.n	800354c <TIM_OC4_SetConfig+0x84>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	4a16      	ldr	r2, [pc, #88]	@ (8003590 <TIM_OC4_SetConfig+0xc8>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d007      	beq.n	800354c <TIM_OC4_SetConfig+0x84>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	4a15      	ldr	r2, [pc, #84]	@ (8003594 <TIM_OC4_SetConfig+0xcc>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d003      	beq.n	800354c <TIM_OC4_SetConfig+0x84>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	4a14      	ldr	r2, [pc, #80]	@ (8003598 <TIM_OC4_SetConfig+0xd0>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d109      	bne.n	8003560 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003552:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	695b      	ldr	r3, [r3, #20]
 8003558:	019b      	lsls	r3, r3, #6
 800355a:	697a      	ldr	r2, [r7, #20]
 800355c:	4313      	orrs	r3, r2
 800355e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	697a      	ldr	r2, [r7, #20]
 8003564:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	68fa      	ldr	r2, [r7, #12]
 800356a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	685a      	ldr	r2, [r3, #4]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	693a      	ldr	r2, [r7, #16]
 8003578:	621a      	str	r2, [r3, #32]
}
 800357a:	bf00      	nop
 800357c:	371c      	adds	r7, #28
 800357e:	46bd      	mov	sp, r7
 8003580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003584:	4770      	bx	lr
 8003586:	bf00      	nop
 8003588:	40012c00 	.word	0x40012c00
 800358c:	40013400 	.word	0x40013400
 8003590:	40014000 	.word	0x40014000
 8003594:	40014400 	.word	0x40014400
 8003598:	40014800 	.word	0x40014800

0800359c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800359c:	b480      	push	{r7}
 800359e:	b087      	sub	sp, #28
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
 80035a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6a1b      	ldr	r3, [r3, #32]
 80035aa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6a1b      	ldr	r3, [r3, #32]
 80035b0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80035ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	68fa      	ldr	r2, [r7, #12]
 80035d6:	4313      	orrs	r3, r2
 80035d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80035da:	693b      	ldr	r3, [r7, #16]
 80035dc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80035e0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	041b      	lsls	r3, r3, #16
 80035e8:	693a      	ldr	r2, [r7, #16]
 80035ea:	4313      	orrs	r3, r2
 80035ec:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	4a17      	ldr	r2, [pc, #92]	@ (8003650 <TIM_OC5_SetConfig+0xb4>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d00f      	beq.n	8003616 <TIM_OC5_SetConfig+0x7a>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	4a16      	ldr	r2, [pc, #88]	@ (8003654 <TIM_OC5_SetConfig+0xb8>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d00b      	beq.n	8003616 <TIM_OC5_SetConfig+0x7a>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	4a15      	ldr	r2, [pc, #84]	@ (8003658 <TIM_OC5_SetConfig+0xbc>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d007      	beq.n	8003616 <TIM_OC5_SetConfig+0x7a>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	4a14      	ldr	r2, [pc, #80]	@ (800365c <TIM_OC5_SetConfig+0xc0>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d003      	beq.n	8003616 <TIM_OC5_SetConfig+0x7a>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	4a13      	ldr	r2, [pc, #76]	@ (8003660 <TIM_OC5_SetConfig+0xc4>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d109      	bne.n	800362a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800361c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	695b      	ldr	r3, [r3, #20]
 8003622:	021b      	lsls	r3, r3, #8
 8003624:	697a      	ldr	r2, [r7, #20]
 8003626:	4313      	orrs	r3, r2
 8003628:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	697a      	ldr	r2, [r7, #20]
 800362e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	68fa      	ldr	r2, [r7, #12]
 8003634:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	685a      	ldr	r2, [r3, #4]
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	693a      	ldr	r2, [r7, #16]
 8003642:	621a      	str	r2, [r3, #32]
}
 8003644:	bf00      	nop
 8003646:	371c      	adds	r7, #28
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr
 8003650:	40012c00 	.word	0x40012c00
 8003654:	40013400 	.word	0x40013400
 8003658:	40014000 	.word	0x40014000
 800365c:	40014400 	.word	0x40014400
 8003660:	40014800 	.word	0x40014800

08003664 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003664:	b480      	push	{r7}
 8003666:	b087      	sub	sp, #28
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
 800366c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6a1b      	ldr	r3, [r3, #32]
 8003672:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6a1b      	ldr	r3, [r3, #32]
 8003678:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800368a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003692:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003696:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	021b      	lsls	r3, r3, #8
 800369e:	68fa      	ldr	r2, [r7, #12]
 80036a0:	4313      	orrs	r3, r2
 80036a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80036aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	051b      	lsls	r3, r3, #20
 80036b2:	693a      	ldr	r2, [r7, #16]
 80036b4:	4313      	orrs	r3, r2
 80036b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	4a18      	ldr	r2, [pc, #96]	@ (800371c <TIM_OC6_SetConfig+0xb8>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d00f      	beq.n	80036e0 <TIM_OC6_SetConfig+0x7c>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	4a17      	ldr	r2, [pc, #92]	@ (8003720 <TIM_OC6_SetConfig+0xbc>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d00b      	beq.n	80036e0 <TIM_OC6_SetConfig+0x7c>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	4a16      	ldr	r2, [pc, #88]	@ (8003724 <TIM_OC6_SetConfig+0xc0>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d007      	beq.n	80036e0 <TIM_OC6_SetConfig+0x7c>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	4a15      	ldr	r2, [pc, #84]	@ (8003728 <TIM_OC6_SetConfig+0xc4>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d003      	beq.n	80036e0 <TIM_OC6_SetConfig+0x7c>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	4a14      	ldr	r2, [pc, #80]	@ (800372c <TIM_OC6_SetConfig+0xc8>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d109      	bne.n	80036f4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80036e0:	697b      	ldr	r3, [r7, #20]
 80036e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036e6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	695b      	ldr	r3, [r3, #20]
 80036ec:	029b      	lsls	r3, r3, #10
 80036ee:	697a      	ldr	r2, [r7, #20]
 80036f0:	4313      	orrs	r3, r2
 80036f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	697a      	ldr	r2, [r7, #20]
 80036f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	68fa      	ldr	r2, [r7, #12]
 80036fe:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	685a      	ldr	r2, [r3, #4]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	693a      	ldr	r2, [r7, #16]
 800370c:	621a      	str	r2, [r3, #32]
}
 800370e:	bf00      	nop
 8003710:	371c      	adds	r7, #28
 8003712:	46bd      	mov	sp, r7
 8003714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003718:	4770      	bx	lr
 800371a:	bf00      	nop
 800371c:	40012c00 	.word	0x40012c00
 8003720:	40013400 	.word	0x40013400
 8003724:	40014000 	.word	0x40014000
 8003728:	40014400 	.word	0x40014400
 800372c:	40014800 	.word	0x40014800

08003730 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003730:	b480      	push	{r7}
 8003732:	b087      	sub	sp, #28
 8003734:	af00      	add	r7, sp, #0
 8003736:	60f8      	str	r0, [r7, #12]
 8003738:	60b9      	str	r1, [r7, #8]
 800373a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	6a1b      	ldr	r3, [r3, #32]
 8003740:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	6a1b      	ldr	r3, [r3, #32]
 8003746:	f023 0201 	bic.w	r2, r3, #1
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	699b      	ldr	r3, [r3, #24]
 8003752:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003754:	693b      	ldr	r3, [r7, #16]
 8003756:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800375a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	011b      	lsls	r3, r3, #4
 8003760:	693a      	ldr	r2, [r7, #16]
 8003762:	4313      	orrs	r3, r2
 8003764:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	f023 030a 	bic.w	r3, r3, #10
 800376c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800376e:	697a      	ldr	r2, [r7, #20]
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	4313      	orrs	r3, r2
 8003774:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	693a      	ldr	r2, [r7, #16]
 800377a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	697a      	ldr	r2, [r7, #20]
 8003780:	621a      	str	r2, [r3, #32]
}
 8003782:	bf00      	nop
 8003784:	371c      	adds	r7, #28
 8003786:	46bd      	mov	sp, r7
 8003788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378c:	4770      	bx	lr

0800378e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800378e:	b480      	push	{r7}
 8003790:	b087      	sub	sp, #28
 8003792:	af00      	add	r7, sp, #0
 8003794:	60f8      	str	r0, [r7, #12]
 8003796:	60b9      	str	r1, [r7, #8]
 8003798:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	6a1b      	ldr	r3, [r3, #32]
 800379e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	6a1b      	ldr	r3, [r3, #32]
 80037a4:	f023 0210 	bic.w	r2, r3, #16
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	699b      	ldr	r3, [r3, #24]
 80037b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80037b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	031b      	lsls	r3, r3, #12
 80037be:	693a      	ldr	r2, [r7, #16]
 80037c0:	4313      	orrs	r3, r2
 80037c2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80037ca:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	011b      	lsls	r3, r3, #4
 80037d0:	697a      	ldr	r2, [r7, #20]
 80037d2:	4313      	orrs	r3, r2
 80037d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	693a      	ldr	r2, [r7, #16]
 80037da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	697a      	ldr	r2, [r7, #20]
 80037e0:	621a      	str	r2, [r3, #32]
}
 80037e2:	bf00      	nop
 80037e4:	371c      	adds	r7, #28
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr

080037ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80037ee:	b480      	push	{r7}
 80037f0:	b085      	sub	sp, #20
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	6078      	str	r0, [r7, #4]
 80037f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003804:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003806:	683a      	ldr	r2, [r7, #0]
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	4313      	orrs	r3, r2
 800380c:	f043 0307 	orr.w	r3, r3, #7
 8003810:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	68fa      	ldr	r2, [r7, #12]
 8003816:	609a      	str	r2, [r3, #8]
}
 8003818:	bf00      	nop
 800381a:	3714      	adds	r7, #20
 800381c:	46bd      	mov	sp, r7
 800381e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003822:	4770      	bx	lr

08003824 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003824:	b480      	push	{r7}
 8003826:	b087      	sub	sp, #28
 8003828:	af00      	add	r7, sp, #0
 800382a:	60f8      	str	r0, [r7, #12]
 800382c:	60b9      	str	r1, [r7, #8]
 800382e:	607a      	str	r2, [r7, #4]
 8003830:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800383e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	021a      	lsls	r2, r3, #8
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	431a      	orrs	r2, r3
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	4313      	orrs	r3, r2
 800384c:	697a      	ldr	r2, [r7, #20]
 800384e:	4313      	orrs	r3, r2
 8003850:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	697a      	ldr	r2, [r7, #20]
 8003856:	609a      	str	r2, [r3, #8]
}
 8003858:	bf00      	nop
 800385a:	371c      	adds	r7, #28
 800385c:	46bd      	mov	sp, r7
 800385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003862:	4770      	bx	lr

08003864 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003864:	b480      	push	{r7}
 8003866:	b087      	sub	sp, #28
 8003868:	af00      	add	r7, sp, #0
 800386a:	60f8      	str	r0, [r7, #12]
 800386c:	60b9      	str	r1, [r7, #8]
 800386e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	f003 031f 	and.w	r3, r3, #31
 8003876:	2201      	movs	r2, #1
 8003878:	fa02 f303 	lsl.w	r3, r2, r3
 800387c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	6a1a      	ldr	r2, [r3, #32]
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	43db      	mvns	r3, r3
 8003886:	401a      	ands	r2, r3
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	6a1a      	ldr	r2, [r3, #32]
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	f003 031f 	and.w	r3, r3, #31
 8003896:	6879      	ldr	r1, [r7, #4]
 8003898:	fa01 f303 	lsl.w	r3, r1, r3
 800389c:	431a      	orrs	r2, r3
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	621a      	str	r2, [r3, #32]
}
 80038a2:	bf00      	nop
 80038a4:	371c      	adds	r7, #28
 80038a6:	46bd      	mov	sp, r7
 80038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ac:	4770      	bx	lr
	...

080038b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b085      	sub	sp, #20
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
 80038b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038c0:	2b01      	cmp	r3, #1
 80038c2:	d101      	bne.n	80038c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80038c4:	2302      	movs	r3, #2
 80038c6:	e068      	b.n	800399a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2201      	movs	r2, #1
 80038cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2202      	movs	r2, #2
 80038d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	689b      	ldr	r3, [r3, #8]
 80038e6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a2e      	ldr	r2, [pc, #184]	@ (80039a8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d004      	beq.n	80038fc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a2d      	ldr	r2, [pc, #180]	@ (80039ac <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d108      	bne.n	800390e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003902:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	68fa      	ldr	r2, [r7, #12]
 800390a:	4313      	orrs	r3, r2
 800390c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003914:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	68fa      	ldr	r2, [r7, #12]
 800391c:	4313      	orrs	r3, r2
 800391e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	68fa      	ldr	r2, [r7, #12]
 8003926:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a1e      	ldr	r2, [pc, #120]	@ (80039a8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d01d      	beq.n	800396e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800393a:	d018      	beq.n	800396e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a1b      	ldr	r2, [pc, #108]	@ (80039b0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d013      	beq.n	800396e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a1a      	ldr	r2, [pc, #104]	@ (80039b4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d00e      	beq.n	800396e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a18      	ldr	r2, [pc, #96]	@ (80039b8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d009      	beq.n	800396e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a13      	ldr	r2, [pc, #76]	@ (80039ac <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d004      	beq.n	800396e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a14      	ldr	r2, [pc, #80]	@ (80039bc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d10c      	bne.n	8003988 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003974:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	68ba      	ldr	r2, [r7, #8]
 800397c:	4313      	orrs	r3, r2
 800397e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	68ba      	ldr	r2, [r7, #8]
 8003986:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2201      	movs	r2, #1
 800398c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2200      	movs	r2, #0
 8003994:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003998:	2300      	movs	r3, #0
}
 800399a:	4618      	mov	r0, r3
 800399c:	3714      	adds	r7, #20
 800399e:	46bd      	mov	sp, r7
 80039a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a4:	4770      	bx	lr
 80039a6:	bf00      	nop
 80039a8:	40012c00 	.word	0x40012c00
 80039ac:	40013400 	.word	0x40013400
 80039b0:	40000400 	.word	0x40000400
 80039b4:	40000800 	.word	0x40000800
 80039b8:	40000c00 	.word	0x40000c00
 80039bc:	40014000 	.word	0x40014000

080039c0 <memset>:
 80039c0:	4402      	add	r2, r0
 80039c2:	4603      	mov	r3, r0
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d100      	bne.n	80039ca <memset+0xa>
 80039c8:	4770      	bx	lr
 80039ca:	f803 1b01 	strb.w	r1, [r3], #1
 80039ce:	e7f9      	b.n	80039c4 <memset+0x4>

080039d0 <__libc_init_array>:
 80039d0:	b570      	push	{r4, r5, r6, lr}
 80039d2:	4d0d      	ldr	r5, [pc, #52]	@ (8003a08 <__libc_init_array+0x38>)
 80039d4:	4c0d      	ldr	r4, [pc, #52]	@ (8003a0c <__libc_init_array+0x3c>)
 80039d6:	1b64      	subs	r4, r4, r5
 80039d8:	10a4      	asrs	r4, r4, #2
 80039da:	2600      	movs	r6, #0
 80039dc:	42a6      	cmp	r6, r4
 80039de:	d109      	bne.n	80039f4 <__libc_init_array+0x24>
 80039e0:	4d0b      	ldr	r5, [pc, #44]	@ (8003a10 <__libc_init_array+0x40>)
 80039e2:	4c0c      	ldr	r4, [pc, #48]	@ (8003a14 <__libc_init_array+0x44>)
 80039e4:	f001 f848 	bl	8004a78 <_init>
 80039e8:	1b64      	subs	r4, r4, r5
 80039ea:	10a4      	asrs	r4, r4, #2
 80039ec:	2600      	movs	r6, #0
 80039ee:	42a6      	cmp	r6, r4
 80039f0:	d105      	bne.n	80039fe <__libc_init_array+0x2e>
 80039f2:	bd70      	pop	{r4, r5, r6, pc}
 80039f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80039f8:	4798      	blx	r3
 80039fa:	3601      	adds	r6, #1
 80039fc:	e7ee      	b.n	80039dc <__libc_init_array+0xc>
 80039fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a02:	4798      	blx	r3
 8003a04:	3601      	adds	r6, #1
 8003a06:	e7f2      	b.n	80039ee <__libc_init_array+0x1e>
 8003a08:	08004ca8 	.word	0x08004ca8
 8003a0c:	08004ca8 	.word	0x08004ca8
 8003a10:	08004ca8 	.word	0x08004ca8
 8003a14:	08004cac 	.word	0x08004cac

08003a18 <sin>:
 8003a18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003a1a:	ec53 2b10 	vmov	r2, r3, d0
 8003a1e:	4826      	ldr	r0, [pc, #152]	@ (8003ab8 <sin+0xa0>)
 8003a20:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003a24:	4281      	cmp	r1, r0
 8003a26:	d807      	bhi.n	8003a38 <sin+0x20>
 8003a28:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8003ab0 <sin+0x98>
 8003a2c:	2000      	movs	r0, #0
 8003a2e:	b005      	add	sp, #20
 8003a30:	f85d eb04 	ldr.w	lr, [sp], #4
 8003a34:	f000 b90c 	b.w	8003c50 <__kernel_sin>
 8003a38:	4820      	ldr	r0, [pc, #128]	@ (8003abc <sin+0xa4>)
 8003a3a:	4281      	cmp	r1, r0
 8003a3c:	d908      	bls.n	8003a50 <sin+0x38>
 8003a3e:	4610      	mov	r0, r2
 8003a40:	4619      	mov	r1, r3
 8003a42:	f7fc fcef 	bl	8000424 <__aeabi_dsub>
 8003a46:	ec41 0b10 	vmov	d0, r0, r1
 8003a4a:	b005      	add	sp, #20
 8003a4c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003a50:	4668      	mov	r0, sp
 8003a52:	f000 f9b9 	bl	8003dc8 <__ieee754_rem_pio2>
 8003a56:	f000 0003 	and.w	r0, r0, #3
 8003a5a:	2801      	cmp	r0, #1
 8003a5c:	d00c      	beq.n	8003a78 <sin+0x60>
 8003a5e:	2802      	cmp	r0, #2
 8003a60:	d011      	beq.n	8003a86 <sin+0x6e>
 8003a62:	b9e8      	cbnz	r0, 8003aa0 <sin+0x88>
 8003a64:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003a68:	ed9d 0b00 	vldr	d0, [sp]
 8003a6c:	2001      	movs	r0, #1
 8003a6e:	f000 f8ef 	bl	8003c50 <__kernel_sin>
 8003a72:	ec51 0b10 	vmov	r0, r1, d0
 8003a76:	e7e6      	b.n	8003a46 <sin+0x2e>
 8003a78:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003a7c:	ed9d 0b00 	vldr	d0, [sp]
 8003a80:	f000 f81e 	bl	8003ac0 <__kernel_cos>
 8003a84:	e7f5      	b.n	8003a72 <sin+0x5a>
 8003a86:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003a8a:	ed9d 0b00 	vldr	d0, [sp]
 8003a8e:	2001      	movs	r0, #1
 8003a90:	f000 f8de 	bl	8003c50 <__kernel_sin>
 8003a94:	ec53 2b10 	vmov	r2, r3, d0
 8003a98:	4610      	mov	r0, r2
 8003a9a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8003a9e:	e7d2      	b.n	8003a46 <sin+0x2e>
 8003aa0:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003aa4:	ed9d 0b00 	vldr	d0, [sp]
 8003aa8:	f000 f80a 	bl	8003ac0 <__kernel_cos>
 8003aac:	e7f2      	b.n	8003a94 <sin+0x7c>
 8003aae:	bf00      	nop
	...
 8003ab8:	3fe921fb 	.word	0x3fe921fb
 8003abc:	7fefffff 	.word	0x7fefffff

08003ac0 <__kernel_cos>:
 8003ac0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ac4:	ec57 6b10 	vmov	r6, r7, d0
 8003ac8:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8003acc:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8003ad0:	ed8d 1b00 	vstr	d1, [sp]
 8003ad4:	d206      	bcs.n	8003ae4 <__kernel_cos+0x24>
 8003ad6:	4630      	mov	r0, r6
 8003ad8:	4639      	mov	r1, r7
 8003ada:	f7fc fee3 	bl	80008a4 <__aeabi_d2iz>
 8003ade:	2800      	cmp	r0, #0
 8003ae0:	f000 8088 	beq.w	8003bf4 <__kernel_cos+0x134>
 8003ae4:	4632      	mov	r2, r6
 8003ae6:	463b      	mov	r3, r7
 8003ae8:	4630      	mov	r0, r6
 8003aea:	4639      	mov	r1, r7
 8003aec:	f7fc fb6c 	bl	80001c8 <__aeabi_dmul>
 8003af0:	4b51      	ldr	r3, [pc, #324]	@ (8003c38 <__kernel_cos+0x178>)
 8003af2:	2200      	movs	r2, #0
 8003af4:	4604      	mov	r4, r0
 8003af6:	460d      	mov	r5, r1
 8003af8:	f7fc fb66 	bl	80001c8 <__aeabi_dmul>
 8003afc:	a340      	add	r3, pc, #256	@ (adr r3, 8003c00 <__kernel_cos+0x140>)
 8003afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b02:	4682      	mov	sl, r0
 8003b04:	468b      	mov	fp, r1
 8003b06:	4620      	mov	r0, r4
 8003b08:	4629      	mov	r1, r5
 8003b0a:	f7fc fb5d 	bl	80001c8 <__aeabi_dmul>
 8003b0e:	a33e      	add	r3, pc, #248	@ (adr r3, 8003c08 <__kernel_cos+0x148>)
 8003b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b14:	f7fc fc88 	bl	8000428 <__adddf3>
 8003b18:	4622      	mov	r2, r4
 8003b1a:	462b      	mov	r3, r5
 8003b1c:	f7fc fb54 	bl	80001c8 <__aeabi_dmul>
 8003b20:	a33b      	add	r3, pc, #236	@ (adr r3, 8003c10 <__kernel_cos+0x150>)
 8003b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b26:	f7fc fc7d 	bl	8000424 <__aeabi_dsub>
 8003b2a:	4622      	mov	r2, r4
 8003b2c:	462b      	mov	r3, r5
 8003b2e:	f7fc fb4b 	bl	80001c8 <__aeabi_dmul>
 8003b32:	a339      	add	r3, pc, #228	@ (adr r3, 8003c18 <__kernel_cos+0x158>)
 8003b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b38:	f7fc fc76 	bl	8000428 <__adddf3>
 8003b3c:	4622      	mov	r2, r4
 8003b3e:	462b      	mov	r3, r5
 8003b40:	f7fc fb42 	bl	80001c8 <__aeabi_dmul>
 8003b44:	a336      	add	r3, pc, #216	@ (adr r3, 8003c20 <__kernel_cos+0x160>)
 8003b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b4a:	f7fc fc6b 	bl	8000424 <__aeabi_dsub>
 8003b4e:	4622      	mov	r2, r4
 8003b50:	462b      	mov	r3, r5
 8003b52:	f7fc fb39 	bl	80001c8 <__aeabi_dmul>
 8003b56:	a334      	add	r3, pc, #208	@ (adr r3, 8003c28 <__kernel_cos+0x168>)
 8003b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b5c:	f7fc fc64 	bl	8000428 <__adddf3>
 8003b60:	4622      	mov	r2, r4
 8003b62:	462b      	mov	r3, r5
 8003b64:	f7fc fb30 	bl	80001c8 <__aeabi_dmul>
 8003b68:	4622      	mov	r2, r4
 8003b6a:	462b      	mov	r3, r5
 8003b6c:	f7fc fb2c 	bl	80001c8 <__aeabi_dmul>
 8003b70:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003b74:	4604      	mov	r4, r0
 8003b76:	460d      	mov	r5, r1
 8003b78:	4630      	mov	r0, r6
 8003b7a:	4639      	mov	r1, r7
 8003b7c:	f7fc fb24 	bl	80001c8 <__aeabi_dmul>
 8003b80:	460b      	mov	r3, r1
 8003b82:	4602      	mov	r2, r0
 8003b84:	4629      	mov	r1, r5
 8003b86:	4620      	mov	r0, r4
 8003b88:	f7fc fc4c 	bl	8000424 <__aeabi_dsub>
 8003b8c:	4b2b      	ldr	r3, [pc, #172]	@ (8003c3c <__kernel_cos+0x17c>)
 8003b8e:	4598      	cmp	r8, r3
 8003b90:	4606      	mov	r6, r0
 8003b92:	460f      	mov	r7, r1
 8003b94:	d810      	bhi.n	8003bb8 <__kernel_cos+0xf8>
 8003b96:	4602      	mov	r2, r0
 8003b98:	460b      	mov	r3, r1
 8003b9a:	4650      	mov	r0, sl
 8003b9c:	4659      	mov	r1, fp
 8003b9e:	f7fc fc41 	bl	8000424 <__aeabi_dsub>
 8003ba2:	460b      	mov	r3, r1
 8003ba4:	4926      	ldr	r1, [pc, #152]	@ (8003c40 <__kernel_cos+0x180>)
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	2000      	movs	r0, #0
 8003baa:	f7fc fc3b 	bl	8000424 <__aeabi_dsub>
 8003bae:	ec41 0b10 	vmov	d0, r0, r1
 8003bb2:	b003      	add	sp, #12
 8003bb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bb8:	4b22      	ldr	r3, [pc, #136]	@ (8003c44 <__kernel_cos+0x184>)
 8003bba:	4921      	ldr	r1, [pc, #132]	@ (8003c40 <__kernel_cos+0x180>)
 8003bbc:	4598      	cmp	r8, r3
 8003bbe:	bf8c      	ite	hi
 8003bc0:	4d21      	ldrhi	r5, [pc, #132]	@ (8003c48 <__kernel_cos+0x188>)
 8003bc2:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8003bc6:	2400      	movs	r4, #0
 8003bc8:	4622      	mov	r2, r4
 8003bca:	462b      	mov	r3, r5
 8003bcc:	2000      	movs	r0, #0
 8003bce:	f7fc fc29 	bl	8000424 <__aeabi_dsub>
 8003bd2:	4622      	mov	r2, r4
 8003bd4:	4680      	mov	r8, r0
 8003bd6:	4689      	mov	r9, r1
 8003bd8:	462b      	mov	r3, r5
 8003bda:	4650      	mov	r0, sl
 8003bdc:	4659      	mov	r1, fp
 8003bde:	f7fc fc21 	bl	8000424 <__aeabi_dsub>
 8003be2:	4632      	mov	r2, r6
 8003be4:	463b      	mov	r3, r7
 8003be6:	f7fc fc1d 	bl	8000424 <__aeabi_dsub>
 8003bea:	4602      	mov	r2, r0
 8003bec:	460b      	mov	r3, r1
 8003bee:	4640      	mov	r0, r8
 8003bf0:	4649      	mov	r1, r9
 8003bf2:	e7da      	b.n	8003baa <__kernel_cos+0xea>
 8003bf4:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8003c30 <__kernel_cos+0x170>
 8003bf8:	e7db      	b.n	8003bb2 <__kernel_cos+0xf2>
 8003bfa:	bf00      	nop
 8003bfc:	f3af 8000 	nop.w
 8003c00:	be8838d4 	.word	0xbe8838d4
 8003c04:	bda8fae9 	.word	0xbda8fae9
 8003c08:	bdb4b1c4 	.word	0xbdb4b1c4
 8003c0c:	3e21ee9e 	.word	0x3e21ee9e
 8003c10:	809c52ad 	.word	0x809c52ad
 8003c14:	3e927e4f 	.word	0x3e927e4f
 8003c18:	19cb1590 	.word	0x19cb1590
 8003c1c:	3efa01a0 	.word	0x3efa01a0
 8003c20:	16c15177 	.word	0x16c15177
 8003c24:	3f56c16c 	.word	0x3f56c16c
 8003c28:	5555554c 	.word	0x5555554c
 8003c2c:	3fa55555 	.word	0x3fa55555
 8003c30:	00000000 	.word	0x00000000
 8003c34:	3ff00000 	.word	0x3ff00000
 8003c38:	3fe00000 	.word	0x3fe00000
 8003c3c:	3fd33332 	.word	0x3fd33332
 8003c40:	3ff00000 	.word	0x3ff00000
 8003c44:	3fe90000 	.word	0x3fe90000
 8003c48:	3fd20000 	.word	0x3fd20000
 8003c4c:	00000000 	.word	0x00000000

08003c50 <__kernel_sin>:
 8003c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c54:	ec55 4b10 	vmov	r4, r5, d0
 8003c58:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8003c5c:	b085      	sub	sp, #20
 8003c5e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8003c62:	ed8d 1b02 	vstr	d1, [sp, #8]
 8003c66:	4680      	mov	r8, r0
 8003c68:	d205      	bcs.n	8003c76 <__kernel_sin+0x26>
 8003c6a:	4620      	mov	r0, r4
 8003c6c:	4629      	mov	r1, r5
 8003c6e:	f7fc fe19 	bl	80008a4 <__aeabi_d2iz>
 8003c72:	2800      	cmp	r0, #0
 8003c74:	d052      	beq.n	8003d1c <__kernel_sin+0xcc>
 8003c76:	4622      	mov	r2, r4
 8003c78:	462b      	mov	r3, r5
 8003c7a:	4620      	mov	r0, r4
 8003c7c:	4629      	mov	r1, r5
 8003c7e:	f7fc faa3 	bl	80001c8 <__aeabi_dmul>
 8003c82:	4682      	mov	sl, r0
 8003c84:	468b      	mov	fp, r1
 8003c86:	4602      	mov	r2, r0
 8003c88:	460b      	mov	r3, r1
 8003c8a:	4620      	mov	r0, r4
 8003c8c:	4629      	mov	r1, r5
 8003c8e:	f7fc fa9b 	bl	80001c8 <__aeabi_dmul>
 8003c92:	a342      	add	r3, pc, #264	@ (adr r3, 8003d9c <__kernel_sin+0x14c>)
 8003c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c98:	e9cd 0100 	strd	r0, r1, [sp]
 8003c9c:	4650      	mov	r0, sl
 8003c9e:	4659      	mov	r1, fp
 8003ca0:	f7fc fa92 	bl	80001c8 <__aeabi_dmul>
 8003ca4:	a33f      	add	r3, pc, #252	@ (adr r3, 8003da4 <__kernel_sin+0x154>)
 8003ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003caa:	f7fc fbbb 	bl	8000424 <__aeabi_dsub>
 8003cae:	4652      	mov	r2, sl
 8003cb0:	465b      	mov	r3, fp
 8003cb2:	f7fc fa89 	bl	80001c8 <__aeabi_dmul>
 8003cb6:	a33d      	add	r3, pc, #244	@ (adr r3, 8003dac <__kernel_sin+0x15c>)
 8003cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cbc:	f7fc fbb4 	bl	8000428 <__adddf3>
 8003cc0:	4652      	mov	r2, sl
 8003cc2:	465b      	mov	r3, fp
 8003cc4:	f7fc fa80 	bl	80001c8 <__aeabi_dmul>
 8003cc8:	a33a      	add	r3, pc, #232	@ (adr r3, 8003db4 <__kernel_sin+0x164>)
 8003cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cce:	f7fc fba9 	bl	8000424 <__aeabi_dsub>
 8003cd2:	4652      	mov	r2, sl
 8003cd4:	465b      	mov	r3, fp
 8003cd6:	f7fc fa77 	bl	80001c8 <__aeabi_dmul>
 8003cda:	a338      	add	r3, pc, #224	@ (adr r3, 8003dbc <__kernel_sin+0x16c>)
 8003cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ce0:	f7fc fba2 	bl	8000428 <__adddf3>
 8003ce4:	4606      	mov	r6, r0
 8003ce6:	460f      	mov	r7, r1
 8003ce8:	f1b8 0f00 	cmp.w	r8, #0
 8003cec:	d11b      	bne.n	8003d26 <__kernel_sin+0xd6>
 8003cee:	4602      	mov	r2, r0
 8003cf0:	460b      	mov	r3, r1
 8003cf2:	4650      	mov	r0, sl
 8003cf4:	4659      	mov	r1, fp
 8003cf6:	f7fc fa67 	bl	80001c8 <__aeabi_dmul>
 8003cfa:	a325      	add	r3, pc, #148	@ (adr r3, 8003d90 <__kernel_sin+0x140>)
 8003cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d00:	f7fc fb90 	bl	8000424 <__aeabi_dsub>
 8003d04:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003d08:	f7fc fa5e 	bl	80001c8 <__aeabi_dmul>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	460b      	mov	r3, r1
 8003d10:	4620      	mov	r0, r4
 8003d12:	4629      	mov	r1, r5
 8003d14:	f7fc fb88 	bl	8000428 <__adddf3>
 8003d18:	4604      	mov	r4, r0
 8003d1a:	460d      	mov	r5, r1
 8003d1c:	ec45 4b10 	vmov	d0, r4, r5
 8003d20:	b005      	add	sp, #20
 8003d22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003d2a:	4b1b      	ldr	r3, [pc, #108]	@ (8003d98 <__kernel_sin+0x148>)
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	f7fc fa4b 	bl	80001c8 <__aeabi_dmul>
 8003d32:	4632      	mov	r2, r6
 8003d34:	4680      	mov	r8, r0
 8003d36:	4689      	mov	r9, r1
 8003d38:	463b      	mov	r3, r7
 8003d3a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003d3e:	f7fc fa43 	bl	80001c8 <__aeabi_dmul>
 8003d42:	4602      	mov	r2, r0
 8003d44:	460b      	mov	r3, r1
 8003d46:	4640      	mov	r0, r8
 8003d48:	4649      	mov	r1, r9
 8003d4a:	f7fc fb6b 	bl	8000424 <__aeabi_dsub>
 8003d4e:	4652      	mov	r2, sl
 8003d50:	465b      	mov	r3, fp
 8003d52:	f7fc fa39 	bl	80001c8 <__aeabi_dmul>
 8003d56:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003d5a:	f7fc fb63 	bl	8000424 <__aeabi_dsub>
 8003d5e:	a30c      	add	r3, pc, #48	@ (adr r3, 8003d90 <__kernel_sin+0x140>)
 8003d60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d64:	4606      	mov	r6, r0
 8003d66:	460f      	mov	r7, r1
 8003d68:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003d6c:	f7fc fa2c 	bl	80001c8 <__aeabi_dmul>
 8003d70:	4602      	mov	r2, r0
 8003d72:	460b      	mov	r3, r1
 8003d74:	4630      	mov	r0, r6
 8003d76:	4639      	mov	r1, r7
 8003d78:	f7fc fb56 	bl	8000428 <__adddf3>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	460b      	mov	r3, r1
 8003d80:	4620      	mov	r0, r4
 8003d82:	4629      	mov	r1, r5
 8003d84:	f7fc fb4e 	bl	8000424 <__aeabi_dsub>
 8003d88:	e7c6      	b.n	8003d18 <__kernel_sin+0xc8>
 8003d8a:	bf00      	nop
 8003d8c:	f3af 8000 	nop.w
 8003d90:	55555549 	.word	0x55555549
 8003d94:	3fc55555 	.word	0x3fc55555
 8003d98:	3fe00000 	.word	0x3fe00000
 8003d9c:	5acfd57c 	.word	0x5acfd57c
 8003da0:	3de5d93a 	.word	0x3de5d93a
 8003da4:	8a2b9ceb 	.word	0x8a2b9ceb
 8003da8:	3e5ae5e6 	.word	0x3e5ae5e6
 8003dac:	57b1fe7d 	.word	0x57b1fe7d
 8003db0:	3ec71de3 	.word	0x3ec71de3
 8003db4:	19c161d5 	.word	0x19c161d5
 8003db8:	3f2a01a0 	.word	0x3f2a01a0
 8003dbc:	1110f8a6 	.word	0x1110f8a6
 8003dc0:	3f811111 	.word	0x3f811111
 8003dc4:	00000000 	.word	0x00000000

08003dc8 <__ieee754_rem_pio2>:
 8003dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003dcc:	ec57 6b10 	vmov	r6, r7, d0
 8003dd0:	4bc5      	ldr	r3, [pc, #788]	@ (80040e8 <__ieee754_rem_pio2+0x320>)
 8003dd2:	b08d      	sub	sp, #52	@ 0x34
 8003dd4:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8003dd8:	4598      	cmp	r8, r3
 8003dda:	4604      	mov	r4, r0
 8003ddc:	9704      	str	r7, [sp, #16]
 8003dde:	d807      	bhi.n	8003df0 <__ieee754_rem_pio2+0x28>
 8003de0:	2200      	movs	r2, #0
 8003de2:	2300      	movs	r3, #0
 8003de4:	ed80 0b00 	vstr	d0, [r0]
 8003de8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8003dec:	2500      	movs	r5, #0
 8003dee:	e028      	b.n	8003e42 <__ieee754_rem_pio2+0x7a>
 8003df0:	4bbe      	ldr	r3, [pc, #760]	@ (80040ec <__ieee754_rem_pio2+0x324>)
 8003df2:	4598      	cmp	r8, r3
 8003df4:	d878      	bhi.n	8003ee8 <__ieee754_rem_pio2+0x120>
 8003df6:	9b04      	ldr	r3, [sp, #16]
 8003df8:	4dbd      	ldr	r5, [pc, #756]	@ (80040f0 <__ieee754_rem_pio2+0x328>)
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	4630      	mov	r0, r6
 8003dfe:	a3ac      	add	r3, pc, #688	@ (adr r3, 80040b0 <__ieee754_rem_pio2+0x2e8>)
 8003e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e04:	4639      	mov	r1, r7
 8003e06:	dd38      	ble.n	8003e7a <__ieee754_rem_pio2+0xb2>
 8003e08:	f7fc fb0c 	bl	8000424 <__aeabi_dsub>
 8003e0c:	45a8      	cmp	r8, r5
 8003e0e:	4606      	mov	r6, r0
 8003e10:	460f      	mov	r7, r1
 8003e12:	d01a      	beq.n	8003e4a <__ieee754_rem_pio2+0x82>
 8003e14:	a3a8      	add	r3, pc, #672	@ (adr r3, 80040b8 <__ieee754_rem_pio2+0x2f0>)
 8003e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e1a:	f7fc fb03 	bl	8000424 <__aeabi_dsub>
 8003e1e:	4602      	mov	r2, r0
 8003e20:	460b      	mov	r3, r1
 8003e22:	4680      	mov	r8, r0
 8003e24:	4689      	mov	r9, r1
 8003e26:	4630      	mov	r0, r6
 8003e28:	4639      	mov	r1, r7
 8003e2a:	f7fc fafb 	bl	8000424 <__aeabi_dsub>
 8003e2e:	a3a2      	add	r3, pc, #648	@ (adr r3, 80040b8 <__ieee754_rem_pio2+0x2f0>)
 8003e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e34:	f7fc faf6 	bl	8000424 <__aeabi_dsub>
 8003e38:	e9c4 8900 	strd	r8, r9, [r4]
 8003e3c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003e40:	2501      	movs	r5, #1
 8003e42:	4628      	mov	r0, r5
 8003e44:	b00d      	add	sp, #52	@ 0x34
 8003e46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e4a:	a39d      	add	r3, pc, #628	@ (adr r3, 80040c0 <__ieee754_rem_pio2+0x2f8>)
 8003e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e50:	f7fc fae8 	bl	8000424 <__aeabi_dsub>
 8003e54:	a39c      	add	r3, pc, #624	@ (adr r3, 80040c8 <__ieee754_rem_pio2+0x300>)
 8003e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e5a:	4606      	mov	r6, r0
 8003e5c:	460f      	mov	r7, r1
 8003e5e:	f7fc fae1 	bl	8000424 <__aeabi_dsub>
 8003e62:	4602      	mov	r2, r0
 8003e64:	460b      	mov	r3, r1
 8003e66:	4680      	mov	r8, r0
 8003e68:	4689      	mov	r9, r1
 8003e6a:	4630      	mov	r0, r6
 8003e6c:	4639      	mov	r1, r7
 8003e6e:	f7fc fad9 	bl	8000424 <__aeabi_dsub>
 8003e72:	a395      	add	r3, pc, #596	@ (adr r3, 80040c8 <__ieee754_rem_pio2+0x300>)
 8003e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e78:	e7dc      	b.n	8003e34 <__ieee754_rem_pio2+0x6c>
 8003e7a:	f7fc fad5 	bl	8000428 <__adddf3>
 8003e7e:	45a8      	cmp	r8, r5
 8003e80:	4606      	mov	r6, r0
 8003e82:	460f      	mov	r7, r1
 8003e84:	d018      	beq.n	8003eb8 <__ieee754_rem_pio2+0xf0>
 8003e86:	a38c      	add	r3, pc, #560	@ (adr r3, 80040b8 <__ieee754_rem_pio2+0x2f0>)
 8003e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e8c:	f7fc facc 	bl	8000428 <__adddf3>
 8003e90:	4602      	mov	r2, r0
 8003e92:	460b      	mov	r3, r1
 8003e94:	4680      	mov	r8, r0
 8003e96:	4689      	mov	r9, r1
 8003e98:	4630      	mov	r0, r6
 8003e9a:	4639      	mov	r1, r7
 8003e9c:	f7fc fac2 	bl	8000424 <__aeabi_dsub>
 8003ea0:	a385      	add	r3, pc, #532	@ (adr r3, 80040b8 <__ieee754_rem_pio2+0x2f0>)
 8003ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ea6:	f7fc fabf 	bl	8000428 <__adddf3>
 8003eaa:	f04f 35ff 	mov.w	r5, #4294967295
 8003eae:	e9c4 8900 	strd	r8, r9, [r4]
 8003eb2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003eb6:	e7c4      	b.n	8003e42 <__ieee754_rem_pio2+0x7a>
 8003eb8:	a381      	add	r3, pc, #516	@ (adr r3, 80040c0 <__ieee754_rem_pio2+0x2f8>)
 8003eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ebe:	f7fc fab3 	bl	8000428 <__adddf3>
 8003ec2:	a381      	add	r3, pc, #516	@ (adr r3, 80040c8 <__ieee754_rem_pio2+0x300>)
 8003ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ec8:	4606      	mov	r6, r0
 8003eca:	460f      	mov	r7, r1
 8003ecc:	f7fc faac 	bl	8000428 <__adddf3>
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	460b      	mov	r3, r1
 8003ed4:	4680      	mov	r8, r0
 8003ed6:	4689      	mov	r9, r1
 8003ed8:	4630      	mov	r0, r6
 8003eda:	4639      	mov	r1, r7
 8003edc:	f7fc faa2 	bl	8000424 <__aeabi_dsub>
 8003ee0:	a379      	add	r3, pc, #484	@ (adr r3, 80040c8 <__ieee754_rem_pio2+0x300>)
 8003ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ee6:	e7de      	b.n	8003ea6 <__ieee754_rem_pio2+0xde>
 8003ee8:	4b82      	ldr	r3, [pc, #520]	@ (80040f4 <__ieee754_rem_pio2+0x32c>)
 8003eea:	4598      	cmp	r8, r3
 8003eec:	f200 80d1 	bhi.w	8004092 <__ieee754_rem_pio2+0x2ca>
 8003ef0:	f000 f966 	bl	80041c0 <fabs>
 8003ef4:	ec57 6b10 	vmov	r6, r7, d0
 8003ef8:	a375      	add	r3, pc, #468	@ (adr r3, 80040d0 <__ieee754_rem_pio2+0x308>)
 8003efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003efe:	4630      	mov	r0, r6
 8003f00:	4639      	mov	r1, r7
 8003f02:	f7fc f961 	bl	80001c8 <__aeabi_dmul>
 8003f06:	4b7c      	ldr	r3, [pc, #496]	@ (80040f8 <__ieee754_rem_pio2+0x330>)
 8003f08:	2200      	movs	r2, #0
 8003f0a:	f7fc fa8d 	bl	8000428 <__adddf3>
 8003f0e:	f7fc fcc9 	bl	80008a4 <__aeabi_d2iz>
 8003f12:	4605      	mov	r5, r0
 8003f14:	f7fc fbd4 	bl	80006c0 <__aeabi_i2d>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	460b      	mov	r3, r1
 8003f1c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003f20:	a363      	add	r3, pc, #396	@ (adr r3, 80040b0 <__ieee754_rem_pio2+0x2e8>)
 8003f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f26:	f7fc f94f 	bl	80001c8 <__aeabi_dmul>
 8003f2a:	4602      	mov	r2, r0
 8003f2c:	460b      	mov	r3, r1
 8003f2e:	4630      	mov	r0, r6
 8003f30:	4639      	mov	r1, r7
 8003f32:	f7fc fa77 	bl	8000424 <__aeabi_dsub>
 8003f36:	a360      	add	r3, pc, #384	@ (adr r3, 80040b8 <__ieee754_rem_pio2+0x2f0>)
 8003f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f3c:	4682      	mov	sl, r0
 8003f3e:	468b      	mov	fp, r1
 8003f40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003f44:	f7fc f940 	bl	80001c8 <__aeabi_dmul>
 8003f48:	2d1f      	cmp	r5, #31
 8003f4a:	4606      	mov	r6, r0
 8003f4c:	460f      	mov	r7, r1
 8003f4e:	dc0c      	bgt.n	8003f6a <__ieee754_rem_pio2+0x1a2>
 8003f50:	4b6a      	ldr	r3, [pc, #424]	@ (80040fc <__ieee754_rem_pio2+0x334>)
 8003f52:	1e6a      	subs	r2, r5, #1
 8003f54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f58:	4543      	cmp	r3, r8
 8003f5a:	d006      	beq.n	8003f6a <__ieee754_rem_pio2+0x1a2>
 8003f5c:	4632      	mov	r2, r6
 8003f5e:	463b      	mov	r3, r7
 8003f60:	4650      	mov	r0, sl
 8003f62:	4659      	mov	r1, fp
 8003f64:	f7fc fa5e 	bl	8000424 <__aeabi_dsub>
 8003f68:	e00e      	b.n	8003f88 <__ieee754_rem_pio2+0x1c0>
 8003f6a:	463b      	mov	r3, r7
 8003f6c:	4632      	mov	r2, r6
 8003f6e:	4650      	mov	r0, sl
 8003f70:	4659      	mov	r1, fp
 8003f72:	f7fc fa57 	bl	8000424 <__aeabi_dsub>
 8003f76:	ea4f 5328 	mov.w	r3, r8, asr #20
 8003f7a:	9305      	str	r3, [sp, #20]
 8003f7c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003f80:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8003f84:	2b10      	cmp	r3, #16
 8003f86:	dc02      	bgt.n	8003f8e <__ieee754_rem_pio2+0x1c6>
 8003f88:	e9c4 0100 	strd	r0, r1, [r4]
 8003f8c:	e039      	b.n	8004002 <__ieee754_rem_pio2+0x23a>
 8003f8e:	a34c      	add	r3, pc, #304	@ (adr r3, 80040c0 <__ieee754_rem_pio2+0x2f8>)
 8003f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003f98:	f7fc f916 	bl	80001c8 <__aeabi_dmul>
 8003f9c:	4606      	mov	r6, r0
 8003f9e:	460f      	mov	r7, r1
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	460b      	mov	r3, r1
 8003fa4:	4650      	mov	r0, sl
 8003fa6:	4659      	mov	r1, fp
 8003fa8:	f7fc fa3c 	bl	8000424 <__aeabi_dsub>
 8003fac:	4602      	mov	r2, r0
 8003fae:	460b      	mov	r3, r1
 8003fb0:	4680      	mov	r8, r0
 8003fb2:	4689      	mov	r9, r1
 8003fb4:	4650      	mov	r0, sl
 8003fb6:	4659      	mov	r1, fp
 8003fb8:	f7fc fa34 	bl	8000424 <__aeabi_dsub>
 8003fbc:	4632      	mov	r2, r6
 8003fbe:	463b      	mov	r3, r7
 8003fc0:	f7fc fa30 	bl	8000424 <__aeabi_dsub>
 8003fc4:	a340      	add	r3, pc, #256	@ (adr r3, 80040c8 <__ieee754_rem_pio2+0x300>)
 8003fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fca:	4606      	mov	r6, r0
 8003fcc:	460f      	mov	r7, r1
 8003fce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003fd2:	f7fc f8f9 	bl	80001c8 <__aeabi_dmul>
 8003fd6:	4632      	mov	r2, r6
 8003fd8:	463b      	mov	r3, r7
 8003fda:	f7fc fa23 	bl	8000424 <__aeabi_dsub>
 8003fde:	4602      	mov	r2, r0
 8003fe0:	460b      	mov	r3, r1
 8003fe2:	4606      	mov	r6, r0
 8003fe4:	460f      	mov	r7, r1
 8003fe6:	4640      	mov	r0, r8
 8003fe8:	4649      	mov	r1, r9
 8003fea:	f7fc fa1b 	bl	8000424 <__aeabi_dsub>
 8003fee:	9a05      	ldr	r2, [sp, #20]
 8003ff0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003ff4:	1ad3      	subs	r3, r2, r3
 8003ff6:	2b31      	cmp	r3, #49	@ 0x31
 8003ff8:	dc20      	bgt.n	800403c <__ieee754_rem_pio2+0x274>
 8003ffa:	e9c4 0100 	strd	r0, r1, [r4]
 8003ffe:	46c2      	mov	sl, r8
 8004000:	46cb      	mov	fp, r9
 8004002:	e9d4 8900 	ldrd	r8, r9, [r4]
 8004006:	4650      	mov	r0, sl
 8004008:	4642      	mov	r2, r8
 800400a:	464b      	mov	r3, r9
 800400c:	4659      	mov	r1, fp
 800400e:	f7fc fa09 	bl	8000424 <__aeabi_dsub>
 8004012:	463b      	mov	r3, r7
 8004014:	4632      	mov	r2, r6
 8004016:	f7fc fa05 	bl	8000424 <__aeabi_dsub>
 800401a:	9b04      	ldr	r3, [sp, #16]
 800401c:	2b00      	cmp	r3, #0
 800401e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004022:	f6bf af0e 	bge.w	8003e42 <__ieee754_rem_pio2+0x7a>
 8004026:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800402a:	6063      	str	r3, [r4, #4]
 800402c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004030:	f8c4 8000 	str.w	r8, [r4]
 8004034:	60a0      	str	r0, [r4, #8]
 8004036:	60e3      	str	r3, [r4, #12]
 8004038:	426d      	negs	r5, r5
 800403a:	e702      	b.n	8003e42 <__ieee754_rem_pio2+0x7a>
 800403c:	a326      	add	r3, pc, #152	@ (adr r3, 80040d8 <__ieee754_rem_pio2+0x310>)
 800403e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004042:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004046:	f7fc f8bf 	bl	80001c8 <__aeabi_dmul>
 800404a:	4606      	mov	r6, r0
 800404c:	460f      	mov	r7, r1
 800404e:	4602      	mov	r2, r0
 8004050:	460b      	mov	r3, r1
 8004052:	4640      	mov	r0, r8
 8004054:	4649      	mov	r1, r9
 8004056:	f7fc f9e5 	bl	8000424 <__aeabi_dsub>
 800405a:	4602      	mov	r2, r0
 800405c:	460b      	mov	r3, r1
 800405e:	4682      	mov	sl, r0
 8004060:	468b      	mov	fp, r1
 8004062:	4640      	mov	r0, r8
 8004064:	4649      	mov	r1, r9
 8004066:	f7fc f9dd 	bl	8000424 <__aeabi_dsub>
 800406a:	4632      	mov	r2, r6
 800406c:	463b      	mov	r3, r7
 800406e:	f7fc f9d9 	bl	8000424 <__aeabi_dsub>
 8004072:	a31b      	add	r3, pc, #108	@ (adr r3, 80040e0 <__ieee754_rem_pio2+0x318>)
 8004074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004078:	4606      	mov	r6, r0
 800407a:	460f      	mov	r7, r1
 800407c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004080:	f7fc f8a2 	bl	80001c8 <__aeabi_dmul>
 8004084:	4632      	mov	r2, r6
 8004086:	463b      	mov	r3, r7
 8004088:	f7fc f9cc 	bl	8000424 <__aeabi_dsub>
 800408c:	4606      	mov	r6, r0
 800408e:	460f      	mov	r7, r1
 8004090:	e764      	b.n	8003f5c <__ieee754_rem_pio2+0x194>
 8004092:	4b1b      	ldr	r3, [pc, #108]	@ (8004100 <__ieee754_rem_pio2+0x338>)
 8004094:	4598      	cmp	r8, r3
 8004096:	d935      	bls.n	8004104 <__ieee754_rem_pio2+0x33c>
 8004098:	4632      	mov	r2, r6
 800409a:	463b      	mov	r3, r7
 800409c:	4630      	mov	r0, r6
 800409e:	4639      	mov	r1, r7
 80040a0:	f7fc f9c0 	bl	8000424 <__aeabi_dsub>
 80040a4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80040a8:	e9c4 0100 	strd	r0, r1, [r4]
 80040ac:	e69e      	b.n	8003dec <__ieee754_rem_pio2+0x24>
 80040ae:	bf00      	nop
 80040b0:	54400000 	.word	0x54400000
 80040b4:	3ff921fb 	.word	0x3ff921fb
 80040b8:	1a626331 	.word	0x1a626331
 80040bc:	3dd0b461 	.word	0x3dd0b461
 80040c0:	1a600000 	.word	0x1a600000
 80040c4:	3dd0b461 	.word	0x3dd0b461
 80040c8:	2e037073 	.word	0x2e037073
 80040cc:	3ba3198a 	.word	0x3ba3198a
 80040d0:	6dc9c883 	.word	0x6dc9c883
 80040d4:	3fe45f30 	.word	0x3fe45f30
 80040d8:	2e000000 	.word	0x2e000000
 80040dc:	3ba3198a 	.word	0x3ba3198a
 80040e0:	252049c1 	.word	0x252049c1
 80040e4:	397b839a 	.word	0x397b839a
 80040e8:	3fe921fb 	.word	0x3fe921fb
 80040ec:	4002d97b 	.word	0x4002d97b
 80040f0:	3ff921fb 	.word	0x3ff921fb
 80040f4:	413921fb 	.word	0x413921fb
 80040f8:	3fe00000 	.word	0x3fe00000
 80040fc:	08004ad0 	.word	0x08004ad0
 8004100:	7fefffff 	.word	0x7fefffff
 8004104:	ea4f 5528 	mov.w	r5, r8, asr #20
 8004108:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800410c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8004110:	4630      	mov	r0, r6
 8004112:	460f      	mov	r7, r1
 8004114:	f7fc fbc6 	bl	80008a4 <__aeabi_d2iz>
 8004118:	f7fc fad2 	bl	80006c0 <__aeabi_i2d>
 800411c:	4602      	mov	r2, r0
 800411e:	460b      	mov	r3, r1
 8004120:	4630      	mov	r0, r6
 8004122:	4639      	mov	r1, r7
 8004124:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004128:	f7fc f97c 	bl	8000424 <__aeabi_dsub>
 800412c:	4b22      	ldr	r3, [pc, #136]	@ (80041b8 <__ieee754_rem_pio2+0x3f0>)
 800412e:	2200      	movs	r2, #0
 8004130:	f7fc f84a 	bl	80001c8 <__aeabi_dmul>
 8004134:	460f      	mov	r7, r1
 8004136:	4606      	mov	r6, r0
 8004138:	f7fc fbb4 	bl	80008a4 <__aeabi_d2iz>
 800413c:	f7fc fac0 	bl	80006c0 <__aeabi_i2d>
 8004140:	4602      	mov	r2, r0
 8004142:	460b      	mov	r3, r1
 8004144:	4630      	mov	r0, r6
 8004146:	4639      	mov	r1, r7
 8004148:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800414c:	f7fc f96a 	bl	8000424 <__aeabi_dsub>
 8004150:	4b19      	ldr	r3, [pc, #100]	@ (80041b8 <__ieee754_rem_pio2+0x3f0>)
 8004152:	2200      	movs	r2, #0
 8004154:	f7fc f838 	bl	80001c8 <__aeabi_dmul>
 8004158:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800415c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8004160:	f04f 0803 	mov.w	r8, #3
 8004164:	2600      	movs	r6, #0
 8004166:	2700      	movs	r7, #0
 8004168:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800416c:	4632      	mov	r2, r6
 800416e:	463b      	mov	r3, r7
 8004170:	46c2      	mov	sl, r8
 8004172:	f108 38ff 	add.w	r8, r8, #4294967295
 8004176:	f7fc fb63 	bl	8000840 <__aeabi_dcmpeq>
 800417a:	2800      	cmp	r0, #0
 800417c:	d1f4      	bne.n	8004168 <__ieee754_rem_pio2+0x3a0>
 800417e:	4b0f      	ldr	r3, [pc, #60]	@ (80041bc <__ieee754_rem_pio2+0x3f4>)
 8004180:	9301      	str	r3, [sp, #4]
 8004182:	2302      	movs	r3, #2
 8004184:	9300      	str	r3, [sp, #0]
 8004186:	462a      	mov	r2, r5
 8004188:	4653      	mov	r3, sl
 800418a:	4621      	mov	r1, r4
 800418c:	a806      	add	r0, sp, #24
 800418e:	f000 f81f 	bl	80041d0 <__kernel_rem_pio2>
 8004192:	9b04      	ldr	r3, [sp, #16]
 8004194:	2b00      	cmp	r3, #0
 8004196:	4605      	mov	r5, r0
 8004198:	f6bf ae53 	bge.w	8003e42 <__ieee754_rem_pio2+0x7a>
 800419c:	e9d4 2100 	ldrd	r2, r1, [r4]
 80041a0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80041a4:	e9c4 2300 	strd	r2, r3, [r4]
 80041a8:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 80041ac:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80041b0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80041b4:	e740      	b.n	8004038 <__ieee754_rem_pio2+0x270>
 80041b6:	bf00      	nop
 80041b8:	41700000 	.word	0x41700000
 80041bc:	08004b50 	.word	0x08004b50

080041c0 <fabs>:
 80041c0:	ec51 0b10 	vmov	r0, r1, d0
 80041c4:	4602      	mov	r2, r0
 80041c6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80041ca:	ec43 2b10 	vmov	d0, r2, r3
 80041ce:	4770      	bx	lr

080041d0 <__kernel_rem_pio2>:
 80041d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041d4:	ed2d 8b02 	vpush	{d8}
 80041d8:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 80041dc:	f112 0f14 	cmn.w	r2, #20
 80041e0:	9306      	str	r3, [sp, #24]
 80041e2:	9104      	str	r1, [sp, #16]
 80041e4:	4bbe      	ldr	r3, [pc, #760]	@ (80044e0 <__kernel_rem_pio2+0x310>)
 80041e6:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 80041e8:	9008      	str	r0, [sp, #32]
 80041ea:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80041ee:	9300      	str	r3, [sp, #0]
 80041f0:	9b06      	ldr	r3, [sp, #24]
 80041f2:	f103 33ff 	add.w	r3, r3, #4294967295
 80041f6:	bfa8      	it	ge
 80041f8:	1ed4      	subge	r4, r2, #3
 80041fa:	9305      	str	r3, [sp, #20]
 80041fc:	bfb2      	itee	lt
 80041fe:	2400      	movlt	r4, #0
 8004200:	2318      	movge	r3, #24
 8004202:	fb94 f4f3 	sdivge	r4, r4, r3
 8004206:	f06f 0317 	mvn.w	r3, #23
 800420a:	fb04 3303 	mla	r3, r4, r3, r3
 800420e:	eb03 0b02 	add.w	fp, r3, r2
 8004212:	9b00      	ldr	r3, [sp, #0]
 8004214:	9a05      	ldr	r2, [sp, #20]
 8004216:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 80044d0 <__kernel_rem_pio2+0x300>
 800421a:	eb03 0802 	add.w	r8, r3, r2
 800421e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8004220:	1aa7      	subs	r7, r4, r2
 8004222:	ae20      	add	r6, sp, #128	@ 0x80
 8004224:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8004228:	2500      	movs	r5, #0
 800422a:	4545      	cmp	r5, r8
 800422c:	dd13      	ble.n	8004256 <__kernel_rem_pio2+0x86>
 800422e:	9b06      	ldr	r3, [sp, #24]
 8004230:	aa20      	add	r2, sp, #128	@ 0x80
 8004232:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8004236:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800423a:	f04f 0800 	mov.w	r8, #0
 800423e:	9b00      	ldr	r3, [sp, #0]
 8004240:	4598      	cmp	r8, r3
 8004242:	dc31      	bgt.n	80042a8 <__kernel_rem_pio2+0xd8>
 8004244:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 80044d0 <__kernel_rem_pio2+0x300>
 8004248:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800424c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004250:	462f      	mov	r7, r5
 8004252:	2600      	movs	r6, #0
 8004254:	e01b      	b.n	800428e <__kernel_rem_pio2+0xbe>
 8004256:	42ef      	cmn	r7, r5
 8004258:	d407      	bmi.n	800426a <__kernel_rem_pio2+0x9a>
 800425a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800425e:	f7fc fa2f 	bl	80006c0 <__aeabi_i2d>
 8004262:	e8e6 0102 	strd	r0, r1, [r6], #8
 8004266:	3501      	adds	r5, #1
 8004268:	e7df      	b.n	800422a <__kernel_rem_pio2+0x5a>
 800426a:	ec51 0b18 	vmov	r0, r1, d8
 800426e:	e7f8      	b.n	8004262 <__kernel_rem_pio2+0x92>
 8004270:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004274:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8004278:	f7fb ffa6 	bl	80001c8 <__aeabi_dmul>
 800427c:	4602      	mov	r2, r0
 800427e:	460b      	mov	r3, r1
 8004280:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004284:	f7fc f8d0 	bl	8000428 <__adddf3>
 8004288:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800428c:	3601      	adds	r6, #1
 800428e:	9b05      	ldr	r3, [sp, #20]
 8004290:	429e      	cmp	r6, r3
 8004292:	f1a7 0708 	sub.w	r7, r7, #8
 8004296:	ddeb      	ble.n	8004270 <__kernel_rem_pio2+0xa0>
 8004298:	ed9d 7b02 	vldr	d7, [sp, #8]
 800429c:	f108 0801 	add.w	r8, r8, #1
 80042a0:	ecaa 7b02 	vstmia	sl!, {d7}
 80042a4:	3508      	adds	r5, #8
 80042a6:	e7ca      	b.n	800423e <__kernel_rem_pio2+0x6e>
 80042a8:	9b00      	ldr	r3, [sp, #0]
 80042aa:	f8dd 8000 	ldr.w	r8, [sp]
 80042ae:	aa0c      	add	r2, sp, #48	@ 0x30
 80042b0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80042b4:	930a      	str	r3, [sp, #40]	@ 0x28
 80042b6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80042b8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80042bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80042be:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 80042c2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80042c4:	ab98      	add	r3, sp, #608	@ 0x260
 80042c6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80042ca:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 80042ce:	ed8d 7b02 	vstr	d7, [sp, #8]
 80042d2:	ac0c      	add	r4, sp, #48	@ 0x30
 80042d4:	ab70      	add	r3, sp, #448	@ 0x1c0
 80042d6:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 80042da:	46a1      	mov	r9, r4
 80042dc:	46c2      	mov	sl, r8
 80042de:	f1ba 0f00 	cmp.w	sl, #0
 80042e2:	f1a5 0508 	sub.w	r5, r5, #8
 80042e6:	dc77      	bgt.n	80043d8 <__kernel_rem_pio2+0x208>
 80042e8:	4658      	mov	r0, fp
 80042ea:	ed9d 0b02 	vldr	d0, [sp, #8]
 80042ee:	f000 fac7 	bl	8004880 <scalbn>
 80042f2:	ec57 6b10 	vmov	r6, r7, d0
 80042f6:	2200      	movs	r2, #0
 80042f8:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 80042fc:	4630      	mov	r0, r6
 80042fe:	4639      	mov	r1, r7
 8004300:	f7fb ff62 	bl	80001c8 <__aeabi_dmul>
 8004304:	ec41 0b10 	vmov	d0, r0, r1
 8004308:	f000 fb3a 	bl	8004980 <floor>
 800430c:	4b75      	ldr	r3, [pc, #468]	@ (80044e4 <__kernel_rem_pio2+0x314>)
 800430e:	ec51 0b10 	vmov	r0, r1, d0
 8004312:	2200      	movs	r2, #0
 8004314:	f7fb ff58 	bl	80001c8 <__aeabi_dmul>
 8004318:	4602      	mov	r2, r0
 800431a:	460b      	mov	r3, r1
 800431c:	4630      	mov	r0, r6
 800431e:	4639      	mov	r1, r7
 8004320:	f7fc f880 	bl	8000424 <__aeabi_dsub>
 8004324:	460f      	mov	r7, r1
 8004326:	4606      	mov	r6, r0
 8004328:	f7fc fabc 	bl	80008a4 <__aeabi_d2iz>
 800432c:	9002      	str	r0, [sp, #8]
 800432e:	f7fc f9c7 	bl	80006c0 <__aeabi_i2d>
 8004332:	4602      	mov	r2, r0
 8004334:	460b      	mov	r3, r1
 8004336:	4630      	mov	r0, r6
 8004338:	4639      	mov	r1, r7
 800433a:	f7fc f873 	bl	8000424 <__aeabi_dsub>
 800433e:	f1bb 0f00 	cmp.w	fp, #0
 8004342:	4606      	mov	r6, r0
 8004344:	460f      	mov	r7, r1
 8004346:	dd6c      	ble.n	8004422 <__kernel_rem_pio2+0x252>
 8004348:	f108 31ff 	add.w	r1, r8, #4294967295
 800434c:	ab0c      	add	r3, sp, #48	@ 0x30
 800434e:	9d02      	ldr	r5, [sp, #8]
 8004350:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004354:	f1cb 0018 	rsb	r0, fp, #24
 8004358:	fa43 f200 	asr.w	r2, r3, r0
 800435c:	4415      	add	r5, r2
 800435e:	4082      	lsls	r2, r0
 8004360:	1a9b      	subs	r3, r3, r2
 8004362:	aa0c      	add	r2, sp, #48	@ 0x30
 8004364:	9502      	str	r5, [sp, #8]
 8004366:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800436a:	f1cb 0217 	rsb	r2, fp, #23
 800436e:	fa43 f902 	asr.w	r9, r3, r2
 8004372:	f1b9 0f00 	cmp.w	r9, #0
 8004376:	dd64      	ble.n	8004442 <__kernel_rem_pio2+0x272>
 8004378:	9b02      	ldr	r3, [sp, #8]
 800437a:	2200      	movs	r2, #0
 800437c:	3301      	adds	r3, #1
 800437e:	9302      	str	r3, [sp, #8]
 8004380:	4615      	mov	r5, r2
 8004382:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8004386:	4590      	cmp	r8, r2
 8004388:	f300 80b8 	bgt.w	80044fc <__kernel_rem_pio2+0x32c>
 800438c:	f1bb 0f00 	cmp.w	fp, #0
 8004390:	dd07      	ble.n	80043a2 <__kernel_rem_pio2+0x1d2>
 8004392:	f1bb 0f01 	cmp.w	fp, #1
 8004396:	f000 80bf 	beq.w	8004518 <__kernel_rem_pio2+0x348>
 800439a:	f1bb 0f02 	cmp.w	fp, #2
 800439e:	f000 80c6 	beq.w	800452e <__kernel_rem_pio2+0x35e>
 80043a2:	f1b9 0f02 	cmp.w	r9, #2
 80043a6:	d14c      	bne.n	8004442 <__kernel_rem_pio2+0x272>
 80043a8:	4632      	mov	r2, r6
 80043aa:	463b      	mov	r3, r7
 80043ac:	494e      	ldr	r1, [pc, #312]	@ (80044e8 <__kernel_rem_pio2+0x318>)
 80043ae:	2000      	movs	r0, #0
 80043b0:	f7fc f838 	bl	8000424 <__aeabi_dsub>
 80043b4:	4606      	mov	r6, r0
 80043b6:	460f      	mov	r7, r1
 80043b8:	2d00      	cmp	r5, #0
 80043ba:	d042      	beq.n	8004442 <__kernel_rem_pio2+0x272>
 80043bc:	4658      	mov	r0, fp
 80043be:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 80044d8 <__kernel_rem_pio2+0x308>
 80043c2:	f000 fa5d 	bl	8004880 <scalbn>
 80043c6:	4630      	mov	r0, r6
 80043c8:	4639      	mov	r1, r7
 80043ca:	ec53 2b10 	vmov	r2, r3, d0
 80043ce:	f7fc f829 	bl	8000424 <__aeabi_dsub>
 80043d2:	4606      	mov	r6, r0
 80043d4:	460f      	mov	r7, r1
 80043d6:	e034      	b.n	8004442 <__kernel_rem_pio2+0x272>
 80043d8:	4b44      	ldr	r3, [pc, #272]	@ (80044ec <__kernel_rem_pio2+0x31c>)
 80043da:	2200      	movs	r2, #0
 80043dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80043e0:	f7fb fef2 	bl	80001c8 <__aeabi_dmul>
 80043e4:	f7fc fa5e 	bl	80008a4 <__aeabi_d2iz>
 80043e8:	f7fc f96a 	bl	80006c0 <__aeabi_i2d>
 80043ec:	4b40      	ldr	r3, [pc, #256]	@ (80044f0 <__kernel_rem_pio2+0x320>)
 80043ee:	2200      	movs	r2, #0
 80043f0:	4606      	mov	r6, r0
 80043f2:	460f      	mov	r7, r1
 80043f4:	f7fb fee8 	bl	80001c8 <__aeabi_dmul>
 80043f8:	4602      	mov	r2, r0
 80043fa:	460b      	mov	r3, r1
 80043fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004400:	f7fc f810 	bl	8000424 <__aeabi_dsub>
 8004404:	f7fc fa4e 	bl	80008a4 <__aeabi_d2iz>
 8004408:	e9d5 2300 	ldrd	r2, r3, [r5]
 800440c:	f849 0b04 	str.w	r0, [r9], #4
 8004410:	4639      	mov	r1, r7
 8004412:	4630      	mov	r0, r6
 8004414:	f7fc f808 	bl	8000428 <__adddf3>
 8004418:	f10a 3aff 	add.w	sl, sl, #4294967295
 800441c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004420:	e75d      	b.n	80042de <__kernel_rem_pio2+0x10e>
 8004422:	d107      	bne.n	8004434 <__kernel_rem_pio2+0x264>
 8004424:	f108 33ff 	add.w	r3, r8, #4294967295
 8004428:	aa0c      	add	r2, sp, #48	@ 0x30
 800442a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800442e:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8004432:	e79e      	b.n	8004372 <__kernel_rem_pio2+0x1a2>
 8004434:	4b2f      	ldr	r3, [pc, #188]	@ (80044f4 <__kernel_rem_pio2+0x324>)
 8004436:	2200      	movs	r2, #0
 8004438:	f7fc fa20 	bl	800087c <__aeabi_dcmpge>
 800443c:	2800      	cmp	r0, #0
 800443e:	d143      	bne.n	80044c8 <__kernel_rem_pio2+0x2f8>
 8004440:	4681      	mov	r9, r0
 8004442:	2200      	movs	r2, #0
 8004444:	2300      	movs	r3, #0
 8004446:	4630      	mov	r0, r6
 8004448:	4639      	mov	r1, r7
 800444a:	f7fc f9f9 	bl	8000840 <__aeabi_dcmpeq>
 800444e:	2800      	cmp	r0, #0
 8004450:	f000 80bf 	beq.w	80045d2 <__kernel_rem_pio2+0x402>
 8004454:	f108 33ff 	add.w	r3, r8, #4294967295
 8004458:	2200      	movs	r2, #0
 800445a:	9900      	ldr	r1, [sp, #0]
 800445c:	428b      	cmp	r3, r1
 800445e:	da6e      	bge.n	800453e <__kernel_rem_pio2+0x36e>
 8004460:	2a00      	cmp	r2, #0
 8004462:	f000 8089 	beq.w	8004578 <__kernel_rem_pio2+0x3a8>
 8004466:	f108 38ff 	add.w	r8, r8, #4294967295
 800446a:	ab0c      	add	r3, sp, #48	@ 0x30
 800446c:	f1ab 0b18 	sub.w	fp, fp, #24
 8004470:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d0f6      	beq.n	8004466 <__kernel_rem_pio2+0x296>
 8004478:	4658      	mov	r0, fp
 800447a:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 80044d8 <__kernel_rem_pio2+0x308>
 800447e:	f000 f9ff 	bl	8004880 <scalbn>
 8004482:	f108 0301 	add.w	r3, r8, #1
 8004486:	00da      	lsls	r2, r3, #3
 8004488:	9205      	str	r2, [sp, #20]
 800448a:	ec55 4b10 	vmov	r4, r5, d0
 800448e:	aa70      	add	r2, sp, #448	@ 0x1c0
 8004490:	f8df b058 	ldr.w	fp, [pc, #88]	@ 80044ec <__kernel_rem_pio2+0x31c>
 8004494:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8004498:	4646      	mov	r6, r8
 800449a:	f04f 0a00 	mov.w	sl, #0
 800449e:	2e00      	cmp	r6, #0
 80044a0:	f280 80cf 	bge.w	8004642 <__kernel_rem_pio2+0x472>
 80044a4:	4644      	mov	r4, r8
 80044a6:	2c00      	cmp	r4, #0
 80044a8:	f2c0 80fd 	blt.w	80046a6 <__kernel_rem_pio2+0x4d6>
 80044ac:	4b12      	ldr	r3, [pc, #72]	@ (80044f8 <__kernel_rem_pio2+0x328>)
 80044ae:	461f      	mov	r7, r3
 80044b0:	ab70      	add	r3, sp, #448	@ 0x1c0
 80044b2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80044b6:	9306      	str	r3, [sp, #24]
 80044b8:	f04f 0a00 	mov.w	sl, #0
 80044bc:	f04f 0b00 	mov.w	fp, #0
 80044c0:	2600      	movs	r6, #0
 80044c2:	eba8 0504 	sub.w	r5, r8, r4
 80044c6:	e0e2      	b.n	800468e <__kernel_rem_pio2+0x4be>
 80044c8:	f04f 0902 	mov.w	r9, #2
 80044cc:	e754      	b.n	8004378 <__kernel_rem_pio2+0x1a8>
 80044ce:	bf00      	nop
	...
 80044dc:	3ff00000 	.word	0x3ff00000
 80044e0:	08004c98 	.word	0x08004c98
 80044e4:	40200000 	.word	0x40200000
 80044e8:	3ff00000 	.word	0x3ff00000
 80044ec:	3e700000 	.word	0x3e700000
 80044f0:	41700000 	.word	0x41700000
 80044f4:	3fe00000 	.word	0x3fe00000
 80044f8:	08004c58 	.word	0x08004c58
 80044fc:	f854 3b04 	ldr.w	r3, [r4], #4
 8004500:	b945      	cbnz	r5, 8004514 <__kernel_rem_pio2+0x344>
 8004502:	b123      	cbz	r3, 800450e <__kernel_rem_pio2+0x33e>
 8004504:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8004508:	f844 3c04 	str.w	r3, [r4, #-4]
 800450c:	2301      	movs	r3, #1
 800450e:	3201      	adds	r2, #1
 8004510:	461d      	mov	r5, r3
 8004512:	e738      	b.n	8004386 <__kernel_rem_pio2+0x1b6>
 8004514:	1acb      	subs	r3, r1, r3
 8004516:	e7f7      	b.n	8004508 <__kernel_rem_pio2+0x338>
 8004518:	f108 32ff 	add.w	r2, r8, #4294967295
 800451c:	ab0c      	add	r3, sp, #48	@ 0x30
 800451e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004522:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8004526:	a90c      	add	r1, sp, #48	@ 0x30
 8004528:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800452c:	e739      	b.n	80043a2 <__kernel_rem_pio2+0x1d2>
 800452e:	f108 32ff 	add.w	r2, r8, #4294967295
 8004532:	ab0c      	add	r3, sp, #48	@ 0x30
 8004534:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004538:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800453c:	e7f3      	b.n	8004526 <__kernel_rem_pio2+0x356>
 800453e:	a90c      	add	r1, sp, #48	@ 0x30
 8004540:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8004544:	3b01      	subs	r3, #1
 8004546:	430a      	orrs	r2, r1
 8004548:	e787      	b.n	800445a <__kernel_rem_pio2+0x28a>
 800454a:	3401      	adds	r4, #1
 800454c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8004550:	2a00      	cmp	r2, #0
 8004552:	d0fa      	beq.n	800454a <__kernel_rem_pio2+0x37a>
 8004554:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004556:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800455a:	eb0d 0503 	add.w	r5, sp, r3
 800455e:	9b06      	ldr	r3, [sp, #24]
 8004560:	aa20      	add	r2, sp, #128	@ 0x80
 8004562:	4443      	add	r3, r8
 8004564:	f108 0701 	add.w	r7, r8, #1
 8004568:	3d98      	subs	r5, #152	@ 0x98
 800456a:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800456e:	4444      	add	r4, r8
 8004570:	42bc      	cmp	r4, r7
 8004572:	da04      	bge.n	800457e <__kernel_rem_pio2+0x3ae>
 8004574:	46a0      	mov	r8, r4
 8004576:	e6a2      	b.n	80042be <__kernel_rem_pio2+0xee>
 8004578:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800457a:	2401      	movs	r4, #1
 800457c:	e7e6      	b.n	800454c <__kernel_rem_pio2+0x37c>
 800457e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004580:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8004584:	f7fc f89c 	bl	80006c0 <__aeabi_i2d>
 8004588:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 8004850 <__kernel_rem_pio2+0x680>
 800458c:	e8e6 0102 	strd	r0, r1, [r6], #8
 8004590:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004594:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004598:	46b2      	mov	sl, r6
 800459a:	f04f 0800 	mov.w	r8, #0
 800459e:	9b05      	ldr	r3, [sp, #20]
 80045a0:	4598      	cmp	r8, r3
 80045a2:	dd05      	ble.n	80045b0 <__kernel_rem_pio2+0x3e0>
 80045a4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80045a8:	3701      	adds	r7, #1
 80045aa:	eca5 7b02 	vstmia	r5!, {d7}
 80045ae:	e7df      	b.n	8004570 <__kernel_rem_pio2+0x3a0>
 80045b0:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 80045b4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80045b8:	f7fb fe06 	bl	80001c8 <__aeabi_dmul>
 80045bc:	4602      	mov	r2, r0
 80045be:	460b      	mov	r3, r1
 80045c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80045c4:	f7fb ff30 	bl	8000428 <__adddf3>
 80045c8:	f108 0801 	add.w	r8, r8, #1
 80045cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80045d0:	e7e5      	b.n	800459e <__kernel_rem_pio2+0x3ce>
 80045d2:	f1cb 0000 	rsb	r0, fp, #0
 80045d6:	ec47 6b10 	vmov	d0, r6, r7
 80045da:	f000 f951 	bl	8004880 <scalbn>
 80045de:	ec55 4b10 	vmov	r4, r5, d0
 80045e2:	4b9d      	ldr	r3, [pc, #628]	@ (8004858 <__kernel_rem_pio2+0x688>)
 80045e4:	2200      	movs	r2, #0
 80045e6:	4620      	mov	r0, r4
 80045e8:	4629      	mov	r1, r5
 80045ea:	f7fc f947 	bl	800087c <__aeabi_dcmpge>
 80045ee:	b300      	cbz	r0, 8004632 <__kernel_rem_pio2+0x462>
 80045f0:	4b9a      	ldr	r3, [pc, #616]	@ (800485c <__kernel_rem_pio2+0x68c>)
 80045f2:	2200      	movs	r2, #0
 80045f4:	4620      	mov	r0, r4
 80045f6:	4629      	mov	r1, r5
 80045f8:	f7fb fde6 	bl	80001c8 <__aeabi_dmul>
 80045fc:	f7fc f952 	bl	80008a4 <__aeabi_d2iz>
 8004600:	4606      	mov	r6, r0
 8004602:	f7fc f85d 	bl	80006c0 <__aeabi_i2d>
 8004606:	4b94      	ldr	r3, [pc, #592]	@ (8004858 <__kernel_rem_pio2+0x688>)
 8004608:	2200      	movs	r2, #0
 800460a:	f7fb fddd 	bl	80001c8 <__aeabi_dmul>
 800460e:	460b      	mov	r3, r1
 8004610:	4602      	mov	r2, r0
 8004612:	4629      	mov	r1, r5
 8004614:	4620      	mov	r0, r4
 8004616:	f7fb ff05 	bl	8000424 <__aeabi_dsub>
 800461a:	f7fc f943 	bl	80008a4 <__aeabi_d2iz>
 800461e:	ab0c      	add	r3, sp, #48	@ 0x30
 8004620:	f10b 0b18 	add.w	fp, fp, #24
 8004624:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8004628:	f108 0801 	add.w	r8, r8, #1
 800462c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8004630:	e722      	b.n	8004478 <__kernel_rem_pio2+0x2a8>
 8004632:	4620      	mov	r0, r4
 8004634:	4629      	mov	r1, r5
 8004636:	f7fc f935 	bl	80008a4 <__aeabi_d2iz>
 800463a:	ab0c      	add	r3, sp, #48	@ 0x30
 800463c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8004640:	e71a      	b.n	8004478 <__kernel_rem_pio2+0x2a8>
 8004642:	ab0c      	add	r3, sp, #48	@ 0x30
 8004644:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8004648:	f7fc f83a 	bl	80006c0 <__aeabi_i2d>
 800464c:	4622      	mov	r2, r4
 800464e:	462b      	mov	r3, r5
 8004650:	f7fb fdba 	bl	80001c8 <__aeabi_dmul>
 8004654:	4652      	mov	r2, sl
 8004656:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800465a:	465b      	mov	r3, fp
 800465c:	4620      	mov	r0, r4
 800465e:	4629      	mov	r1, r5
 8004660:	f7fb fdb2 	bl	80001c8 <__aeabi_dmul>
 8004664:	3e01      	subs	r6, #1
 8004666:	4604      	mov	r4, r0
 8004668:	460d      	mov	r5, r1
 800466a:	e718      	b.n	800449e <__kernel_rem_pio2+0x2ce>
 800466c:	9906      	ldr	r1, [sp, #24]
 800466e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8004672:	9106      	str	r1, [sp, #24]
 8004674:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8004678:	f7fb fda6 	bl	80001c8 <__aeabi_dmul>
 800467c:	4602      	mov	r2, r0
 800467e:	460b      	mov	r3, r1
 8004680:	4650      	mov	r0, sl
 8004682:	4659      	mov	r1, fp
 8004684:	f7fb fed0 	bl	8000428 <__adddf3>
 8004688:	3601      	adds	r6, #1
 800468a:	4682      	mov	sl, r0
 800468c:	468b      	mov	fp, r1
 800468e:	9b00      	ldr	r3, [sp, #0]
 8004690:	429e      	cmp	r6, r3
 8004692:	dc01      	bgt.n	8004698 <__kernel_rem_pio2+0x4c8>
 8004694:	42b5      	cmp	r5, r6
 8004696:	dae9      	bge.n	800466c <__kernel_rem_pio2+0x49c>
 8004698:	ab48      	add	r3, sp, #288	@ 0x120
 800469a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800469e:	e9c5 ab00 	strd	sl, fp, [r5]
 80046a2:	3c01      	subs	r4, #1
 80046a4:	e6ff      	b.n	80044a6 <__kernel_rem_pio2+0x2d6>
 80046a6:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 80046a8:	2b02      	cmp	r3, #2
 80046aa:	dc0b      	bgt.n	80046c4 <__kernel_rem_pio2+0x4f4>
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	dc39      	bgt.n	8004724 <__kernel_rem_pio2+0x554>
 80046b0:	d05d      	beq.n	800476e <__kernel_rem_pio2+0x59e>
 80046b2:	9b02      	ldr	r3, [sp, #8]
 80046b4:	f003 0007 	and.w	r0, r3, #7
 80046b8:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 80046bc:	ecbd 8b02 	vpop	{d8}
 80046c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046c4:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 80046c6:	2b03      	cmp	r3, #3
 80046c8:	d1f3      	bne.n	80046b2 <__kernel_rem_pio2+0x4e2>
 80046ca:	9b05      	ldr	r3, [sp, #20]
 80046cc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80046d0:	eb0d 0403 	add.w	r4, sp, r3
 80046d4:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 80046d8:	4625      	mov	r5, r4
 80046da:	46c2      	mov	sl, r8
 80046dc:	f1ba 0f00 	cmp.w	sl, #0
 80046e0:	f1a5 0508 	sub.w	r5, r5, #8
 80046e4:	dc6b      	bgt.n	80047be <__kernel_rem_pio2+0x5ee>
 80046e6:	4645      	mov	r5, r8
 80046e8:	2d01      	cmp	r5, #1
 80046ea:	f1a4 0408 	sub.w	r4, r4, #8
 80046ee:	f300 8087 	bgt.w	8004800 <__kernel_rem_pio2+0x630>
 80046f2:	9c05      	ldr	r4, [sp, #20]
 80046f4:	ab48      	add	r3, sp, #288	@ 0x120
 80046f6:	441c      	add	r4, r3
 80046f8:	2000      	movs	r0, #0
 80046fa:	2100      	movs	r1, #0
 80046fc:	f1b8 0f01 	cmp.w	r8, #1
 8004700:	f300 809c 	bgt.w	800483c <__kernel_rem_pio2+0x66c>
 8004704:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 8004708:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 800470c:	f1b9 0f00 	cmp.w	r9, #0
 8004710:	f040 80a6 	bne.w	8004860 <__kernel_rem_pio2+0x690>
 8004714:	9b04      	ldr	r3, [sp, #16]
 8004716:	e9c3 7800 	strd	r7, r8, [r3]
 800471a:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800471e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8004722:	e7c6      	b.n	80046b2 <__kernel_rem_pio2+0x4e2>
 8004724:	9d05      	ldr	r5, [sp, #20]
 8004726:	ab48      	add	r3, sp, #288	@ 0x120
 8004728:	441d      	add	r5, r3
 800472a:	4644      	mov	r4, r8
 800472c:	2000      	movs	r0, #0
 800472e:	2100      	movs	r1, #0
 8004730:	2c00      	cmp	r4, #0
 8004732:	da35      	bge.n	80047a0 <__kernel_rem_pio2+0x5d0>
 8004734:	f1b9 0f00 	cmp.w	r9, #0
 8004738:	d038      	beq.n	80047ac <__kernel_rem_pio2+0x5dc>
 800473a:	4602      	mov	r2, r0
 800473c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004740:	9c04      	ldr	r4, [sp, #16]
 8004742:	e9c4 2300 	strd	r2, r3, [r4]
 8004746:	4602      	mov	r2, r0
 8004748:	460b      	mov	r3, r1
 800474a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800474e:	f7fb fe69 	bl	8000424 <__aeabi_dsub>
 8004752:	ad4a      	add	r5, sp, #296	@ 0x128
 8004754:	2401      	movs	r4, #1
 8004756:	45a0      	cmp	r8, r4
 8004758:	da2b      	bge.n	80047b2 <__kernel_rem_pio2+0x5e2>
 800475a:	f1b9 0f00 	cmp.w	r9, #0
 800475e:	d002      	beq.n	8004766 <__kernel_rem_pio2+0x596>
 8004760:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004764:	4619      	mov	r1, r3
 8004766:	9b04      	ldr	r3, [sp, #16]
 8004768:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800476c:	e7a1      	b.n	80046b2 <__kernel_rem_pio2+0x4e2>
 800476e:	9c05      	ldr	r4, [sp, #20]
 8004770:	ab48      	add	r3, sp, #288	@ 0x120
 8004772:	441c      	add	r4, r3
 8004774:	2000      	movs	r0, #0
 8004776:	2100      	movs	r1, #0
 8004778:	f1b8 0f00 	cmp.w	r8, #0
 800477c:	da09      	bge.n	8004792 <__kernel_rem_pio2+0x5c2>
 800477e:	f1b9 0f00 	cmp.w	r9, #0
 8004782:	d002      	beq.n	800478a <__kernel_rem_pio2+0x5ba>
 8004784:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004788:	4619      	mov	r1, r3
 800478a:	9b04      	ldr	r3, [sp, #16]
 800478c:	e9c3 0100 	strd	r0, r1, [r3]
 8004790:	e78f      	b.n	80046b2 <__kernel_rem_pio2+0x4e2>
 8004792:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8004796:	f7fb fe47 	bl	8000428 <__adddf3>
 800479a:	f108 38ff 	add.w	r8, r8, #4294967295
 800479e:	e7eb      	b.n	8004778 <__kernel_rem_pio2+0x5a8>
 80047a0:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80047a4:	f7fb fe40 	bl	8000428 <__adddf3>
 80047a8:	3c01      	subs	r4, #1
 80047aa:	e7c1      	b.n	8004730 <__kernel_rem_pio2+0x560>
 80047ac:	4602      	mov	r2, r0
 80047ae:	460b      	mov	r3, r1
 80047b0:	e7c6      	b.n	8004740 <__kernel_rem_pio2+0x570>
 80047b2:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 80047b6:	f7fb fe37 	bl	8000428 <__adddf3>
 80047ba:	3401      	adds	r4, #1
 80047bc:	e7cb      	b.n	8004756 <__kernel_rem_pio2+0x586>
 80047be:	ed95 7b00 	vldr	d7, [r5]
 80047c2:	ed8d 7b00 	vstr	d7, [sp]
 80047c6:	ed95 7b02 	vldr	d7, [r5, #8]
 80047ca:	e9dd 0100 	ldrd	r0, r1, [sp]
 80047ce:	ec53 2b17 	vmov	r2, r3, d7
 80047d2:	ed8d 7b06 	vstr	d7, [sp, #24]
 80047d6:	f7fb fe27 	bl	8000428 <__adddf3>
 80047da:	4602      	mov	r2, r0
 80047dc:	460b      	mov	r3, r1
 80047de:	4606      	mov	r6, r0
 80047e0:	460f      	mov	r7, r1
 80047e2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80047e6:	f7fb fe1d 	bl	8000424 <__aeabi_dsub>
 80047ea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80047ee:	f7fb fe1b 	bl	8000428 <__adddf3>
 80047f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80047f6:	e9c5 0102 	strd	r0, r1, [r5, #8]
 80047fa:	e9c5 6700 	strd	r6, r7, [r5]
 80047fe:	e76d      	b.n	80046dc <__kernel_rem_pio2+0x50c>
 8004800:	ed94 7b00 	vldr	d7, [r4]
 8004804:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8004808:	ec51 0b17 	vmov	r0, r1, d7
 800480c:	4652      	mov	r2, sl
 800480e:	465b      	mov	r3, fp
 8004810:	ed8d 7b00 	vstr	d7, [sp]
 8004814:	f7fb fe08 	bl	8000428 <__adddf3>
 8004818:	4602      	mov	r2, r0
 800481a:	460b      	mov	r3, r1
 800481c:	4606      	mov	r6, r0
 800481e:	460f      	mov	r7, r1
 8004820:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004824:	f7fb fdfe 	bl	8000424 <__aeabi_dsub>
 8004828:	4652      	mov	r2, sl
 800482a:	465b      	mov	r3, fp
 800482c:	f7fb fdfc 	bl	8000428 <__adddf3>
 8004830:	3d01      	subs	r5, #1
 8004832:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004836:	e9c4 6700 	strd	r6, r7, [r4]
 800483a:	e755      	b.n	80046e8 <__kernel_rem_pio2+0x518>
 800483c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8004840:	f7fb fdf2 	bl	8000428 <__adddf3>
 8004844:	f108 38ff 	add.w	r8, r8, #4294967295
 8004848:	e758      	b.n	80046fc <__kernel_rem_pio2+0x52c>
 800484a:	bf00      	nop
 800484c:	f3af 8000 	nop.w
	...
 8004858:	41700000 	.word	0x41700000
 800485c:	3e700000 	.word	0x3e700000
 8004860:	9b04      	ldr	r3, [sp, #16]
 8004862:	9a04      	ldr	r2, [sp, #16]
 8004864:	601f      	str	r7, [r3, #0]
 8004866:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 800486a:	605c      	str	r4, [r3, #4]
 800486c:	609d      	str	r5, [r3, #8]
 800486e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004872:	60d3      	str	r3, [r2, #12]
 8004874:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004878:	6110      	str	r0, [r2, #16]
 800487a:	6153      	str	r3, [r2, #20]
 800487c:	e719      	b.n	80046b2 <__kernel_rem_pio2+0x4e2>
 800487e:	bf00      	nop

08004880 <scalbn>:
 8004880:	b570      	push	{r4, r5, r6, lr}
 8004882:	ec55 4b10 	vmov	r4, r5, d0
 8004886:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800488a:	4606      	mov	r6, r0
 800488c:	462b      	mov	r3, r5
 800488e:	b991      	cbnz	r1, 80048b6 <scalbn+0x36>
 8004890:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8004894:	4323      	orrs	r3, r4
 8004896:	d03d      	beq.n	8004914 <scalbn+0x94>
 8004898:	4b35      	ldr	r3, [pc, #212]	@ (8004970 <scalbn+0xf0>)
 800489a:	4620      	mov	r0, r4
 800489c:	4629      	mov	r1, r5
 800489e:	2200      	movs	r2, #0
 80048a0:	f7fb fc92 	bl	80001c8 <__aeabi_dmul>
 80048a4:	4b33      	ldr	r3, [pc, #204]	@ (8004974 <scalbn+0xf4>)
 80048a6:	429e      	cmp	r6, r3
 80048a8:	4604      	mov	r4, r0
 80048aa:	460d      	mov	r5, r1
 80048ac:	da0f      	bge.n	80048ce <scalbn+0x4e>
 80048ae:	a328      	add	r3, pc, #160	@ (adr r3, 8004950 <scalbn+0xd0>)
 80048b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048b4:	e01e      	b.n	80048f4 <scalbn+0x74>
 80048b6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80048ba:	4291      	cmp	r1, r2
 80048bc:	d10b      	bne.n	80048d6 <scalbn+0x56>
 80048be:	4622      	mov	r2, r4
 80048c0:	4620      	mov	r0, r4
 80048c2:	4629      	mov	r1, r5
 80048c4:	f7fb fdb0 	bl	8000428 <__adddf3>
 80048c8:	4604      	mov	r4, r0
 80048ca:	460d      	mov	r5, r1
 80048cc:	e022      	b.n	8004914 <scalbn+0x94>
 80048ce:	460b      	mov	r3, r1
 80048d0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80048d4:	3936      	subs	r1, #54	@ 0x36
 80048d6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80048da:	4296      	cmp	r6, r2
 80048dc:	dd0d      	ble.n	80048fa <scalbn+0x7a>
 80048de:	2d00      	cmp	r5, #0
 80048e0:	a11d      	add	r1, pc, #116	@ (adr r1, 8004958 <scalbn+0xd8>)
 80048e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80048e6:	da02      	bge.n	80048ee <scalbn+0x6e>
 80048e8:	a11d      	add	r1, pc, #116	@ (adr r1, 8004960 <scalbn+0xe0>)
 80048ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 80048ee:	a31a      	add	r3, pc, #104	@ (adr r3, 8004958 <scalbn+0xd8>)
 80048f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048f4:	f7fb fc68 	bl	80001c8 <__aeabi_dmul>
 80048f8:	e7e6      	b.n	80048c8 <scalbn+0x48>
 80048fa:	1872      	adds	r2, r6, r1
 80048fc:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8004900:	428a      	cmp	r2, r1
 8004902:	dcec      	bgt.n	80048de <scalbn+0x5e>
 8004904:	2a00      	cmp	r2, #0
 8004906:	dd08      	ble.n	800491a <scalbn+0x9a>
 8004908:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800490c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8004910:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004914:	ec45 4b10 	vmov	d0, r4, r5
 8004918:	bd70      	pop	{r4, r5, r6, pc}
 800491a:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800491e:	da08      	bge.n	8004932 <scalbn+0xb2>
 8004920:	2d00      	cmp	r5, #0
 8004922:	a10b      	add	r1, pc, #44	@ (adr r1, 8004950 <scalbn+0xd0>)
 8004924:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004928:	dac1      	bge.n	80048ae <scalbn+0x2e>
 800492a:	a10f      	add	r1, pc, #60	@ (adr r1, 8004968 <scalbn+0xe8>)
 800492c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004930:	e7bd      	b.n	80048ae <scalbn+0x2e>
 8004932:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8004936:	3236      	adds	r2, #54	@ 0x36
 8004938:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800493c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004940:	4620      	mov	r0, r4
 8004942:	4b0d      	ldr	r3, [pc, #52]	@ (8004978 <scalbn+0xf8>)
 8004944:	4629      	mov	r1, r5
 8004946:	2200      	movs	r2, #0
 8004948:	e7d4      	b.n	80048f4 <scalbn+0x74>
 800494a:	bf00      	nop
 800494c:	f3af 8000 	nop.w
 8004950:	c2f8f359 	.word	0xc2f8f359
 8004954:	01a56e1f 	.word	0x01a56e1f
 8004958:	8800759c 	.word	0x8800759c
 800495c:	7e37e43c 	.word	0x7e37e43c
 8004960:	8800759c 	.word	0x8800759c
 8004964:	fe37e43c 	.word	0xfe37e43c
 8004968:	c2f8f359 	.word	0xc2f8f359
 800496c:	81a56e1f 	.word	0x81a56e1f
 8004970:	43500000 	.word	0x43500000
 8004974:	ffff3cb0 	.word	0xffff3cb0
 8004978:	3c900000 	.word	0x3c900000
 800497c:	00000000 	.word	0x00000000

08004980 <floor>:
 8004980:	ec51 0b10 	vmov	r0, r1, d0
 8004984:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004988:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800498c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8004990:	2e13      	cmp	r6, #19
 8004992:	460c      	mov	r4, r1
 8004994:	4605      	mov	r5, r0
 8004996:	4680      	mov	r8, r0
 8004998:	dc34      	bgt.n	8004a04 <floor+0x84>
 800499a:	2e00      	cmp	r6, #0
 800499c:	da17      	bge.n	80049ce <floor+0x4e>
 800499e:	a332      	add	r3, pc, #200	@ (adr r3, 8004a68 <floor+0xe8>)
 80049a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049a4:	f7fb fd40 	bl	8000428 <__adddf3>
 80049a8:	2200      	movs	r2, #0
 80049aa:	2300      	movs	r3, #0
 80049ac:	f7fb ff70 	bl	8000890 <__aeabi_dcmpgt>
 80049b0:	b150      	cbz	r0, 80049c8 <floor+0x48>
 80049b2:	2c00      	cmp	r4, #0
 80049b4:	da55      	bge.n	8004a62 <floor+0xe2>
 80049b6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80049ba:	432c      	orrs	r4, r5
 80049bc:	2500      	movs	r5, #0
 80049be:	42ac      	cmp	r4, r5
 80049c0:	4c2b      	ldr	r4, [pc, #172]	@ (8004a70 <floor+0xf0>)
 80049c2:	bf08      	it	eq
 80049c4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 80049c8:	4621      	mov	r1, r4
 80049ca:	4628      	mov	r0, r5
 80049cc:	e023      	b.n	8004a16 <floor+0x96>
 80049ce:	4f29      	ldr	r7, [pc, #164]	@ (8004a74 <floor+0xf4>)
 80049d0:	4137      	asrs	r7, r6
 80049d2:	ea01 0307 	and.w	r3, r1, r7
 80049d6:	4303      	orrs	r3, r0
 80049d8:	d01d      	beq.n	8004a16 <floor+0x96>
 80049da:	a323      	add	r3, pc, #140	@ (adr r3, 8004a68 <floor+0xe8>)
 80049dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049e0:	f7fb fd22 	bl	8000428 <__adddf3>
 80049e4:	2200      	movs	r2, #0
 80049e6:	2300      	movs	r3, #0
 80049e8:	f7fb ff52 	bl	8000890 <__aeabi_dcmpgt>
 80049ec:	2800      	cmp	r0, #0
 80049ee:	d0eb      	beq.n	80049c8 <floor+0x48>
 80049f0:	2c00      	cmp	r4, #0
 80049f2:	bfbe      	ittt	lt
 80049f4:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 80049f8:	4133      	asrlt	r3, r6
 80049fa:	18e4      	addlt	r4, r4, r3
 80049fc:	ea24 0407 	bic.w	r4, r4, r7
 8004a00:	2500      	movs	r5, #0
 8004a02:	e7e1      	b.n	80049c8 <floor+0x48>
 8004a04:	2e33      	cmp	r6, #51	@ 0x33
 8004a06:	dd0a      	ble.n	8004a1e <floor+0x9e>
 8004a08:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8004a0c:	d103      	bne.n	8004a16 <floor+0x96>
 8004a0e:	4602      	mov	r2, r0
 8004a10:	460b      	mov	r3, r1
 8004a12:	f7fb fd09 	bl	8000428 <__adddf3>
 8004a16:	ec41 0b10 	vmov	d0, r0, r1
 8004a1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a1e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8004a22:	f04f 37ff 	mov.w	r7, #4294967295
 8004a26:	40df      	lsrs	r7, r3
 8004a28:	4207      	tst	r7, r0
 8004a2a:	d0f4      	beq.n	8004a16 <floor+0x96>
 8004a2c:	a30e      	add	r3, pc, #56	@ (adr r3, 8004a68 <floor+0xe8>)
 8004a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a32:	f7fb fcf9 	bl	8000428 <__adddf3>
 8004a36:	2200      	movs	r2, #0
 8004a38:	2300      	movs	r3, #0
 8004a3a:	f7fb ff29 	bl	8000890 <__aeabi_dcmpgt>
 8004a3e:	2800      	cmp	r0, #0
 8004a40:	d0c2      	beq.n	80049c8 <floor+0x48>
 8004a42:	2c00      	cmp	r4, #0
 8004a44:	da0a      	bge.n	8004a5c <floor+0xdc>
 8004a46:	2e14      	cmp	r6, #20
 8004a48:	d101      	bne.n	8004a4e <floor+0xce>
 8004a4a:	3401      	adds	r4, #1
 8004a4c:	e006      	b.n	8004a5c <floor+0xdc>
 8004a4e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8004a52:	2301      	movs	r3, #1
 8004a54:	40b3      	lsls	r3, r6
 8004a56:	441d      	add	r5, r3
 8004a58:	4545      	cmp	r5, r8
 8004a5a:	d3f6      	bcc.n	8004a4a <floor+0xca>
 8004a5c:	ea25 0507 	bic.w	r5, r5, r7
 8004a60:	e7b2      	b.n	80049c8 <floor+0x48>
 8004a62:	2500      	movs	r5, #0
 8004a64:	462c      	mov	r4, r5
 8004a66:	e7af      	b.n	80049c8 <floor+0x48>
 8004a68:	8800759c 	.word	0x8800759c
 8004a6c:	7e37e43c 	.word	0x7e37e43c
 8004a70:	bff00000 	.word	0xbff00000
 8004a74:	000fffff 	.word	0x000fffff

08004a78 <_init>:
 8004a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a7a:	bf00      	nop
 8004a7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a7e:	bc08      	pop	{r3}
 8004a80:	469e      	mov	lr, r3
 8004a82:	4770      	bx	lr

08004a84 <_fini>:
 8004a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a86:	bf00      	nop
 8004a88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a8a:	bc08      	pop	{r3}
 8004a8c:	469e      	mov	lr, r3
 8004a8e:	4770      	bx	lr
