# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1960 0.000128 2048 4.58813e-41 2650 190784 17.7657 889.193 524.275 1431.28 1431.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1960 0.000128 2048 4.56893e-41 2650 190728 17.7403 1057.41 523.852 1599.05 1599.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1960 0.000128 2048 4.58715e-41 2650 190720 17.7364 1100.44 523.793 1642.02 1642.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1960 0.000128 2048 4.55548e-41 2650 190752 17.7947 1024.68 524.403 1566.93 1566.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1960 0.000128 2048 4.55758e-41 2650 190700 17.7295 1040.85 523.784 1582.42 1582.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1960 0.000128 2048 4.56109e-41 2650 190736 17.7538 1069.02 523.875 1610.7 1610.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1960 0.000128 2048 4.58813e-41 2650 190680 17.748 1072.44 523.867 1614.11 1614.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1960 0.000128 2048 4.58771e-41 2650 190720 17.7377 1039.63 523.995 1581.42 1581.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1960 0.000128 2048 4.56319e-41 2650 190656 17.7766 1045.66 523.903 1587.38 1587.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1960 0.000128 2048 4.56641e-41 2650 190600 17.7352 1120.83 523.79 1662.41 1662.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1960 0.000128 2048 4.57846e-41 2650 190464 17.7337 1312.36 524.069 1854.22 1854.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1960 0.000128 2048 4.57356e-41 2655 190784 17.7402 905.609 523.938 1447.34 1447.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1960 0.000128 2048 4.56865e-41 2655 190800 17.766 914.87 523.982 1456.67 1456.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1960 0.000128 2048 4.5751e-41 2655 190752 17.7521 908.354 524.247 1450.41 1450.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1960 0.000128 2048 4.56025e-41 2655 190736 17.7487 931.704 524.505 1474.01 1474.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1960 0.000128 2048 4.56543e-41 2655 190720 17.7333 917.117 523.784 1458.69 1458.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1960 0.000128 2048 4.5786e-41 2655 190728 17.7892 1080.58 524.294 1622.71 1622.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1960 0.000128 2048 4.56851e-41 2655 190720 17.7727 1055.37 523.804 1597 1597.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1960 0.000128 2048 4.57258e-41 2655 190656 17.7294 1122.31 524.172 1664.26 1664.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1960 0.000128 2048 4.58e-41 2655 190700 17.7541 1115.45 524.265 1657.52 1657.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1960 0.000128 2048 4.55758e-41 2655 190624 17.7524 1122.17 524.069 1664.04 1664.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1960 0.000128 2048 4.57244e-41 2655 190680 17.7483 1102.72 524.241 1644.76 1644.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1960 0.000128 2048 4.57874e-41 2655 190592 17.7307 1056.92 523.48 1598.18 1598.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1960 0.000128 2048 4.56291e-41 2655 190464 17.7234 1235.42 523.324 1776.52 1776.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1960 0.000128 2048 4.57384e-41 2655 190600 17.7283 1242.01 524.175 1783.96 1784.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1960 0.000128 2048 4.58897e-41 2655 190464 17.7403 1133.34 523.637 1674.77 1674.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1960 0.000128 2048 4.56697e-41 2660 190784 17.7336 857.362 523.928 1399.08 1399.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1960 0.000128 2048 4.58603e-41 2660 190760 17.7498 966.069 524.222 1508.09 1508.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1960 0.000128 2048 4.55618e-41 2660 190752 17.7807 898.877 524.326 1441.03 1441.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1960 0.000128 2048 4.55912e-41 2660 190736 17.7521 914.158 523.815 1455.78 1455.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1960 0.000128 2048 4.59107e-41 2660 190720 17.75 885.053 524.217 1427.07 1427.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1960 0.000128 2048 4.55842e-41 2660 190728 17.7808 1138.13 523.768 1679.74 1679.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1960 0.000128 2048 4.55884e-41 2660 190656 17.7727 792.295 524.276 1334.4 1334.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1960 0.000128 2048 4.58211e-41 2660 190720 17.75 1092.25 523.906 1633.96 1634.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1960 0.000128 2048 4.56893e-41 2660 190560 17.7326 764.561 523.701 1306.05 1306.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1960 0.000128 2048 4.58547e-41 2660 190656 17.7508 1020.58 524.438 1562.82 1562.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1960 0.000128 2048 4.58e-41 2660 190464 17.7235 730.982 523.928 1272.69 1272.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1960 0.000128 2048 4.55912e-41 2660 190700 17.8456 1070.72 523.742 1612.37 1612.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1960 0.000128 2048 4.56641e-41 2660 190600 17.7531 755.892 523.978 1297.68 1297.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1960 0.000128 2048 4.56585e-41 2660 190624 17.7382 1370.23 523.999 1912.02 1912.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1960 0.000128 2048 4.57678e-41 2660 190400 17.7372 889.657 523.359 1430.8 1430.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1960 0.000128 2048 4.56039e-41 2660 190680 17.7377 1309.68 523.827 1851.29 1851.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1960 0.000128 2048 4.57622e-41 2660 190560 17.7398 887.652 523.71 1429.15 1429.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1960 0.000128 2048 4.57076e-41 2660 190592 17.7292 1270.5 523.567 1811.85 1811.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1960 0.000128 2048 4.58211e-41 2660 190464 17.7264 856.265 524.107 1398.16 1398.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1960 0.000128 2048 4.57678e-41 2660 190464 17.7377 1110.63 523.419 1651.84 1651.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1960 0.000128 2048 4.56249e-41 2660 190080 17.7213 777.779 522.936 1318.49 1318.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1960 0.000128 2048 4.55548e-41 2660 190600 17.7264 1152.58 524.133 1694.49 1694.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1960 0.000128 2048 4.57482e-41 2660 190400 17.7336 824.357 523.796 1365.94 1366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1960 0.000128 2048 4.55744e-41 2664 190784 17.6737 846.239 523.904 1387.87 1387.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1960 0.000128 2048 4.57594e-41 2664 190760 17.6994 898.039 524.297 1440.09 1440.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1960 0.000128 2048 4.56879e-41 2664 190752 17.7217 887.878 523.905 1429.56 1429.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1960 0.000128 2048 4.56711e-41 2664 190656 17.8001 570.542 523.79 1112.18 1112.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1960 0.000128 2048 4.56053e-41 2664 190736 17.8811 1021.74 524.195 1563.87 1563.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1960 0.000128 2048 4.57902e-41 2664 190624 17.6936 648.525 523.756 1190.03 1190.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1960 0.000128 2048 4.58014e-41 2664 190720 17.8563 952.463 523.798 1494.17 1494.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1960 0.000128 2048 4.58084e-41 2664 190592 17.6901 616.364 524.003 1158.11 1158.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1960 0.000128 2048 4.57874e-41 2664 190728 17.6947 1089.07 523.866 1630.69 1630.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1960 0.000128 2048 4.57496e-41 2664 190656 17.7464 765.28 523.829 1306.91 1306.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1960 0.000128 2048 4.59079e-41 2664 190720 17.6933 1031.31 524.28 1573.33 1573.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1960 0.000128 2048 4.57286e-41 2664 190560 17.6786 741.534 523.854 1283.12 1283.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1960 0.000128 2048 4.56263e-41 2664 190656 17.6726 1328.79 524.163 1870.68 1870.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1960 0.000128 2048 4.58883e-41 2664 190464 17.7287 843.835 523.467 1385.08 1385.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1960 0.000128 2048 4.58743e-41 2664 190700 17.7254 1305.15 524.334 1847.26 1847.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1960 0.000128 2048 4.59065e-41 2664 190600 17.7068 885.59 524.343 1427.69 1427.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1960 0.000128 2048 4.5751e-41 2664 190624 17.7357 1280.98 523.658 1822.43 1822.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1960 0.000128 2048 4.57566e-41 2664 190400 17.6753 845.539 523.866 1387.13 1387.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1960 0.000128 2048 4.56809e-41 2664 190680 17.766 1240.3 524.222 1782.34 1782.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1960 0.000128 2048 4.57216e-41 2664 190560 17.7045 802.915 524.348 1345.02 1345.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1960 0.000128 2048 4.56487e-41 2664 190592 17.6756 1187.7 524.135 1729.56 1729.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1960 0.000128 2048 4.56487e-41 2664 190464 17.6681 800.322 523.637 1341.68 1341.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1960 0.000128 2048 4.56025e-41 2650 190816 17.7735 954.21 523.783 1495.82 1495.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1960 0.000128 2048 4.56907e-41 2650 190800 17.7357 859.583 523.983 1401.35 1401.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1960 0.000128 2048 4.58477e-41 2650 190720 17.7653 556.513 524.276 1098.61 1098.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1960 0.000128 2048 4.57986e-41 2650 190800 17.7455 914.197 523.984 1455.98 1456.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1960 0.000128 2048 4.58169e-41 2650 190752 17.738 589.524 523.914 1131.23 1131.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1960 0.000128 2048 4.58393e-41 2650 190792 17.7349 982.026 524.345 1524.16 1524.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1960 0.000128 2048 4.58981e-41 2650 190736 17.7379 620.724 524.415 1162.93 1162.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1960 0.000128 2048 4.56893e-41 2650 190784 17.7398 997.425 524.345 1539.56 1539.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1960 0.000128 2048 4.5751e-41 2650 190720 17.7414 640.115 524.353 1182.26 1182.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1960 0.000128 2048 4.56515e-41 2650 190728 17.8233 1080.75 523.867 1622.49 1622.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1960 0.000128 2048 4.58421e-41 2650 190656 17.7774 780.025 523.696 1321.55 1321.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1960 0.000128 2048 4.56697e-41 2650 190720 17.7356 1050.34 524.224 1592.35 1592.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1960 0.000128 2048 4.5594e-41 2650 190560 17.7812 740.823 524.006 1282.66 1282.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1960 0.000128 2048 4.58631e-41 2650 190752 17.7654 1282.94 523.833 1824.6 1824.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1960 0.000128 2048 4.57384e-41 2650 190656 17.7336 857.684 523.915 1399.38 1399.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1960 0.000128 2048 4.56739e-41 2650 190700 17.8169 1282.79 524.282 1824.94 1825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1960 0.000128 2048 4.57482e-41 2650 190600 17.7842 864.08 524.235 1406.15 1406.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1960 0.000128 2048 4.58309e-41 2650 190736 17.7392 1245.18 523.846 1786.82 1786.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1960 0.000128 2048 4.57188e-41 2650 190624 17.7382 819.702 524.225 1361.72 1361.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1960 0.000128 2048 4.56347e-41 2650 190680 17.734 1207.41 524.325 1749.52 1749.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1960 0.000128 2048 4.56767e-41 2650 190560 17.7485 799.728 524.227 1341.76 1341.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1960 0.000128 2048 4.58673e-41 2650 190720 17.751 1156.44 524.4 1698.64 1698.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1960 0.000128 2048 4.57146e-41 2650 190464 17.7541 814.701 524.076 1356.58 1356.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1960 0.000128 2048 4.56739e-41 2656 190784 17.87 838.988 523.933 1380.84 1380.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1960 0.000128 2048 4.58827e-41 2656 190720 17.7312 542.198 523.766 1083.74 1083.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1960 0.000128 2048 4.58785e-41 2656 190800 17.738 857.179 523.927 1398.9 1398.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1960 0.000128 2048 4.55772e-41 2656 190720 17.7682 551.894 523.809 1093.52 1093.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1960 0.000128 2048 4.55828e-41 2656 190752 17.7579 930.356 524.313 1472.48 1472.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1960 0.000128 2048 4.5807e-41 2656 190656 17.7411 598.211 523.753 1139.76 1139.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1960 0.000128 2048 4.58953e-41 2656 190736 17.74 917.249 523.657 1458.7 1458.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1960 0.000128 2048 4.55954e-41 2656 190624 17.7398 585.413 523.629 1126.84 1126.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1960 0.000128 2048 4.56907e-41 2656 190512 17.7391 480.556 523.495 1021.84 1021.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1960 0.000128 2048 4.59065e-41 2656 190720 17.7704 897.984 524.257 1440.06 1440.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1960 0.000128 2048 4.58337e-41 2656 190592 17.7623 582.27 523.676 1123.76 1123.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1960 0.000128 2048 4.55842e-41 2656 190464 17.7912 487.045 523.925 1028.81 1028.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1960 0.000128 2048 4.58939e-41 2656 190728 17.7634 1329.43 524.26 1871.51 1871.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1960 0.000128 2048 4.58533e-41 2656 190656 17.7529 838.5 524.248 1380.55 1380.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1960 0.000128 2048 4.5807e-41 2656 190512 17.7377 691.472 523.694 1232.96 1233.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1960 0.000128 2048 4.57552e-41 2656 190720 17.7694 1234.75 523.906 1776.47 1776.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1960 0.000128 2048 4.58435e-41 2656 190560 17.7582 833.907 524.11 1375.83 1375.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1960 0.000128 2048 4.57454e-41 2656 190560 17.7414 695.818 523.893 1237.5 1237.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1960 0.000128 2048 4.56109e-41 2656 190656 17.7395 1171.62 523.689 1713.1 1713.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1960 0.000128 2048 4.58e-41 2656 190464 17.7687 756.982 523.812 1298.61 1298.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1960 0.000128 2048 4.56753e-41 2656 190368 17.8112 662.954 523.923 1204.74 1204.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1960 0.000128 2048 4.56221e-41 2656 190700 17.7459 1156.77 523.796 1698.36 1698.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1960 0.000128 2048 4.57019e-41 2656 190600 17.7342 803.33 523.702 1344.82 1344.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1960 0.000128 2048 4.57566e-41 2656 190500 17.7519 667.602 523.688 1209.09 1209.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1960 0.000128 2048 4.58407e-41 2656 190624 17.7359 1120.25 524.075 1662.12 1662.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1960 0.000128 2048 4.55702e-41 2656 190400 17.7275 780.061 523.704 1321.55 1321.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1960 0.000128 2048 4.57678e-41 2656 190176 17.7668 643.109 523.476 1184.4 1184.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1960 0.000128 2048 4.56361e-41 2656 190680 17.7389 1099.11 524.234 1641.14 1641.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1960 0.000128 2048 4.58589e-41 2656 190560 17.7374 789.258 524.247 1331.29 1331.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1960 0.000128 2048 4.57944e-41 2656 190440 17.7461 651.555 524.258 1193.61 1193.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1960 0.000128 2048 4.57552e-41 2656 190592 17.7807 1109.01 523.968 1650.81 1650.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1960 0.000128 2048 4.57356e-41 2656 190464 17.7726 751.137 523.474 1292.44 1292.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1960 0.000128 2048 4.58449e-41 2656 190080 17.7312 678.167 523.282 1219.23 1219.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1960 0.000128 2048 4.5723e-41 2680 190752 17.742 860.459 523.84 1402.09 1402.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1960 0.000128 2048 4.57188e-41 2680 190720 17.7379 552.249 523.758 1093.8 1093.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1960 0.000128 2048 4.57678e-41 2680 190760 17.8106 979.405 524.288 1521.55 1521.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1960 0.000128 2048 4.55772e-41 2680 190720 17.7664 624.082 523.988 1165.89 1165.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1960 0.000128 2048 4.57636e-41 2680 190680 17.7808 511.719 523.823 1053.38 1053.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1960 0.000128 2048 4.56837e-41 2680 190752 17.8032 902.456 523.923 1444.23 1444.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1960 0.000128 2048 4.55772e-41 2680 190656 17.7954 592.296 524.3 1134.44 1134.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1960 0.000128 2048 4.56571e-41 2680 190656 17.746 486.99 524.354 1029.14 1029.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1960 0.000128 2048 4.58813e-41 2680 190736 17.8191 1298.41 524.486 1840.77 1840.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1960 0.000128 2048 4.57482e-41 2680 190624 17.7439 815.858 524.239 1357.89 1357.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1960 0.000128 2048 4.57972e-41 2680 190512 17.7516 663.669 523.961 1205.44 1205.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1960 0.000128 2048 4.58365e-41 2680 190720 17.746 1199.57 523.868 1741.24 1741.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1960 0.000128 2048 4.56683e-41 2680 190592 17.7438 737.123 524.178 1279.1 1279.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1960 0.000128 2048 4.5573e-41 2680 190464 17.7281 604.826 523.545 1146.15 1146.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1960 0.000128 2048 4.58883e-41 2680 190728 17.7657 1238.57 523.997 1780.39 1780.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1960 0.000128 2048 4.57104e-41 2680 190656 17.7376 806.645 523.916 1348.35 1348.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1960 0.000128 2048 4.55562e-41 2680 190512 17.793 710.162 523.717 1251.72 1251.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1960 0.000128 2048 4.56305e-41 2680 190368 17.7295 631.236 523.52 1172.54 1172.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1960 0.000128 2048 4.58841e-41 2680 190720 17.7437 1162.4 524.295 1704.5 1704.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1960 0.000128 2048 4.55828e-41 2680 190560 17.7283 786.553 524.124 1328.46 1328.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1960 0.000128 2048 4.5786e-41 2680 190560 17.7591 661.041 523.993 1202.85 1202.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1960 0.000128 2048 4.57174e-41 2680 190400 17.732 647.85 523.698 1189.33 1189.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1960 0.000128 2048 4.56277e-41 2680 190656 17.7386 1092.33 524.283 1634.4 1634.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1960 0.000128 2048 4.5723e-41 2680 190464 17.7369 775.482 523.539 1316.81 1316.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1960 0.000128 2048 4.56725e-41 2680 190368 17.7664 641.261 523.934 1183.02 1183.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1960 0.000128 2048 4.57748e-41 2680 190080 17.8053 603.187 522.905 1143.95 1144.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1960 0.000128 2048 4.57258e-41 2680 190700 17.7304 1134.28 523.935 1676 1676.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1960 0.000128 2048 4.58575e-41 2680 190600 17.7341 774.328 523.884 1316 1316.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1960 0.000128 2048 4.56053e-41 2680 190500 17.735 671.54 524.124 1213.45 1213.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1960 0.000128 2048 4.57524e-41 2680 190400 17.734 614.775 523.929 1156.49 1156.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1960 0.000128 2048 4.56879e-41 2688 190752 17.7438 936.208 523.914 1477.92 1477.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1960 0.000128 2048 4.57748e-41 2688 190720 17.7396 600.95 524.356 1143.1 1143.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1960 0.000128 2048 4.57986e-41 2688 190656 17.7377 498.685 523.83 1040.3 1040.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1960 0.000128 2048 4.58e-41 2688 190720 17.7458 902.065 523.702 1443.56 1443.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1960 0.000128 2048 4.58715e-41 2688 190640 17.8134 593.619 523.815 1135.3 1135.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1960 0.000128 2048 4.56683e-41 2688 190560 17.7971 483.969 523.637 1025.45 1025.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1960 0.000128 2048 4.57468e-41 2688 190704 17.7436 1265.97 524.261 1808.02 1808.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1960 0.000128 2048 4.58701e-41 2688 190656 17.7439 796.245 523.825 1337.87 1337.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1960 0.000128 2048 4.58112e-41 2688 190512 17.7325 641.688 524.055 1183.53 1183.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1960 0.000128 2048 4.5587e-41 2688 190464 17.785 542.975 524.085 1084.9 1084.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1960 0.000128 2048 4.58743e-41 2688 190680 17.7326 1170.36 524.279 1712.42 1712.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1960 0.000128 2048 4.57594e-41 2688 190624 17.7951 738.732 524.157 1280.74 1280.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1960 0.000128 2048 4.57328e-41 2688 190512 17.7439 607.742 524.083 1149.62 1149.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1960 0.000128 2048 4.56165e-41 2688 190400 17.7347 547.148 523.496 1088.43 1088.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1960 0.000128 2048 4.56403e-41 2688 190720 17.7334 1110.14 524.348 1652.28 1652.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1960 0.000128 2048 4.55884e-41 2688 190592 17.7538 711.008 524.226 1253.04 1253.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1960 0.000128 2048 4.57033e-41 2688 190464 17.7746 582.949 523.651 1124.42 1124.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1960 0.000128 2048 4.57944e-41 2688 190464 17.7478 514.537 524.071 1056.41 1056.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1960 0.000128 2048 4.55997e-41 2688 190656 17.7521 1108.47 524.149 1650.42 1650.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1960 0.000128 2048 4.56235e-41 2688 190512 17.7287 771.866 523.567 1313.21 1313.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1960 0.000128 2048 4.57019e-41 2688 190512 17.7363 654.213 523.736 1195.74 1195.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1960 0.000128 2048 4.55576e-41 2688 190368 17.883 654.983 523.576 1196.49 1196.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1960 0.000128 2048 4.55548e-41 2688 190640 17.7309 1098.06 523.692 1639.53 1639.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1960 0.000128 2048 4.57874e-41 2688 190560 17.748 785.781 524.23 1327.81 1327.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1960 0.000128 2048 4.57398e-41 2688 190320 17.7239 647.794 523.223 1188.79 1188.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1960 0.000128 2048 4.57524e-41 2688 190400 17.7434 606.595 523.751 1148.14 1148.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1960 0.000128 2048 4.56403e-41 2650 190816 17.768 962.773 523.924 1504.52 1504.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1960 0.000128 2048 4.5716e-41 2650 190784 17.7415 613.447 524.487 1155.73 1155.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1960 0.000128 2048 4.58869e-41 2650 190752 17.7553 504.107 523.986 1045.9 1045.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1960 0.000128 2048 4.56305e-41 2650 190800 17.7429 894.941 524.337 1437.07 1437.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1960 0.000128 2048 4.55534e-41 2650 190720 17.7379 577.13 524.284 1119.21 1119.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1960 0.000128 2048 4.57272e-41 2650 190680 17.735 481.532 523.784 1023.1 1023.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1960 0.000128 2048 4.56725e-41 2650 190560 17.7523 413.657 524.181 955.643 955.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1960 0.000128 2048 4.58491e-41 2650 190800 17.7449 1229.54 523.908 1771.25 1771.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1960 0.000128 2048 4.57454e-41 2650 190752 17.7486 765.268 523.852 1306.92 1306.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1960 0.000128 2048 4.5807e-41 2650 190656 17.7384 623.543 524.27 1165.6 1165.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1960 0.000128 2048 4.57384e-41 2650 190656 17.7463 530.835 524.419 1073.05 1073.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1960 0.000128 2048 4.56039e-41 2650 190792 17.8319 1128.25 524.393 1670.53 1670.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1960 0.000128 2048 4.57174e-41 2650 190736 17.731 716.215 524.41 1258.41 1258.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1960 0.000128 2048 4.5793e-41 2650 190680 17.7499 587.388 523.988 1129.18 1129.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1960 0.000128 2048 4.59051e-41 2650 190624 17.739 529.148 524.418 1071.36 1071.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1960 0.000128 2048 4.56347e-41 2650 190784 17.7494 1096.1 523.893 1637.79 1637.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1960 0.000128 2048 4.55884e-41 2650 190720 17.7582 710.374 524.343 1252.52 1252.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1960 0.000128 2048 4.58575e-41 2650 190656 17.7514 593.045 524 1134.85 1134.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1960 0.000128 2048 4.56235e-41 2650 190464 17.7418 517.143 523.639 1058.58 1058.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1960 0.000128 2048 4.57846e-41 2650 190728 17.7663 1145.32 524.168 1687.31 1687.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1960 0.000128 2048 4.56851e-41 2650 190656 17.7521 814.304 524.286 1356.4 1356.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1960 0.000128 2048 4.5709e-41 2650 190512 17.7543 669.955 524.075 1211.84 1211.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1960 0.000128 2048 4.56095e-41 2650 190368 17.7459 636.607 523.844 1178.25 1178.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1960 0.000128 2048 4.57846e-41 2650 190440 17.74 582.643 523.864 1124.3 1124.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1960 0.000128 2048 4.58925e-41 2650 190720 17.7357 1106.23 524.159 1648.17 1648.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1960 0.000128 2048 4.58631e-41 2650 190560 17.7951 763.698 523.949 1305.5 1305.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1960 0.000128 2048 4.58463e-41 2650 190560 17.7834 645.597 523.709 1187.14 1187.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1960 0.000128 2048 4.58295e-41 2650 190400 17.7323 595.704 524.067 1137.55 1137.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1960 0.000128 2048 4.55744e-41 2650 190400 17.7863 570.077 524.394 1112.31 1112.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1960 0.000128 2048 4.58841e-41 2700 190720 17.7504 900.718 524.259 1442.78 1442.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1960 0.000128 2048 4.57678e-41 2700 190656 17.7454 593.462 523.75 1135.01 1135.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1960 0.000128 2048 4.56305e-41 2700 190656 17.7382 480.795 523.891 1022.48 1022.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1960 0.000128 2048 4.58827e-41 2700 190592 17.7522 416.141 524.231 958.175 958.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1960 0.000128 2048 4.58897e-41 2700 190720 17.7828 1253.56 523.896 1795.29 1795.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1960 0.000128 2048 4.5566e-41 2700 190640 17.7418 779.156 524.224 1321.17 1321.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1960 0.000128 2048 4.56767e-41 2700 190560 17.7459 635.466 524.127 1177.39 1177.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1960 0.000128 2048 4.58323e-41 2700 190560 17.7336 538.513 524.29 1080.58 1080.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1960 0.000128 2048 4.55926e-41 2700 190704 17.7459 1148.94 524.383 1691.12 1691.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1960 0.000128 2048 4.55618e-41 2700 190656 17.7483 721.96 523.879 1263.64 1263.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1960 0.000128 2048 4.58155e-41 2700 190512 17.7424 592.481 523.703 1133.98 1134.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1960 0.000128 2048 4.5758e-41 2700 190464 17.7336 534.687 523.616 1076.09 1076.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1960 0.000128 2048 4.56557e-41 2700 190320 17.7396 463.096 523.724 1004.61 1004.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1960 0.000128 2048 4.5723e-41 2700 190680 17.7971 1096.7 524.333 1638.88 1638.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1960 0.000128 2048 4.55534e-41 2700 190624 17.7899 697.813 524.226 1239.88 1239.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1960 0.000128 2048 4.56795e-41 2700 190512 17.7541 584.308 524.12 1126.23 1126.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1960 0.000128 2048 4.56403e-41 2700 190400 17.7238 513.676 524.175 1055.63 1055.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1960 0.000128 2048 4.56571e-41 2700 190400 17.7683 453.731 523.678 995.23 995.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1960 0.000128 2048 4.58575e-41 2700 190656 17.8059 1013.73 523.946 1555.54 1555.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1960 0.000128 2048 4.55758e-41 2700 190592 17.7379 677.188 524.296 1219.28 1219.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1960 0.000128 2048 4.58911e-41 2700 190464 17.7337 561.909 524.126 1103.82 1103.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1960 0.000128 2048 4.55884e-41 2700 190464 17.7436 507.285 523.786 1048.87 1048.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1960 0.000128 2048 4.57972e-41 2700 190400 17.7541 464.597 524.188 1006.59 1006.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1960 0.000128 2048 4.58967e-41 2688 190752 17.7439 884.893 524.354 1427.04 1427.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1960 0.000128 2048 4.57482e-41 2688 190720 17.7383 570.256 523.878 1111.92 1111.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1960 0.000128 2048 4.58533e-41 2688 190656 17.7658 470.215 523.825 1011.85 1011.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1960 0.000128 2048 4.58e-41 2688 190592 17.7582 406.483 523.744 948.037 948.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1960 0.000128 2048 4.5751e-41 2688 190720 17.7336 1200.32 523.841 1741.94 1742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1960 0.000128 2048 4.56389e-41 2688 190640 17.7336 732.952 523.745 1274.48 1274.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1960 0.000128 2048 4.57286e-41 2688 190560 17.7526 605.18 524.063 1147.04 1147.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1960 0.000128 2048 4.56921e-41 2688 190560 17.7475 519.467 523.725 1060.99 1061.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1960 0.000128 2048 4.5737e-41 2688 190400 17.7234 473.48 523.901 1015.16 1015.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1960 0.000128 2048 4.57468e-41 2688 190704 17.7459 1106.78 523.827 1648.4 1648.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1960 0.000128 2048 4.56403e-41 2688 190656 17.7299 691.571 523.82 1233.17 1233.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1960 0.000128 2048 4.5566e-41 2688 190512 17.7326 568.421 523.644 1109.85 1109.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1960 0.000128 2048 4.57734e-41 2688 190464 17.7424 504.889 523.571 1046.26 1046.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1960 0.000128 2048 4.57608e-41 2688 190320 17.7193 443.701 523.304 984.778 984.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1960 0.000128 2048 4.56221e-41 2688 190680 17.7373 1040.78 524.285 1582.85 1582.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1960 0.000128 2048 4.56585e-41 2688 190624 17.7299 658.68 524.286 1200.75 1200.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1960 0.000128 2048 4.58505e-41 2688 190512 17.7772 557.011 524.12 1098.96 1099.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1960 0.000128 2048 4.58028e-41 2688 190400 17.7441 489.9 523.501 1031.2 1031.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1960 0.000128 2048 4.56235e-41 2688 190400 17.7744 434.081 523.711 975.621 975.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1960 0.000128 2048 4.56459e-41 2688 190720 17.7564 1000.85 523.831 1542.49 1542.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1960 0.000128 2048 4.55688e-41 2688 190592 17.7597 656.996 523.739 1198.55 1198.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1960 0.000128 2048 4.58967e-41 2688 190464 17.738 543.071 523.431 1084.29 1084.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1960 0.000128 2048 4.56291e-41 2688 190464 17.7418 492.22 523.745 1033.76 1033.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1960 0.000128 2048 4.56207e-41 2688 190400 17.7624 450.083 524.344 992.242 992.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1960 0.000128 2048 4.56473e-41 2688 190080 17.7219 418.564 523.49 959.83 959.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1960 0.000128 2048 4.57552e-41 2688 190768 17.7439 882.024 524.351 1424.17 1424.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1960 0.000128 2048 4.57216e-41 2688 190752 17.7725 993.87 524.274 1535.97 1536.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1960 0.000128 2048 4.56025e-41 2688 190720 17.7521 643.836 524.415 1186.06 1186.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1960 0.000128 2048 4.58757e-41 2688 190656 17.738 523.823 523.821 1065.43 1065.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1960 0.000128 2048 4.56599e-41 2688 190592 17.8015 467.942 523.64 1009.44 1009.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1960 0.000128 2048 4.56067e-41 2688 190560 17.7838 429.335 524.189 971.361 971.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1960 0.000128 2048 4.57244e-41 2688 190464 17.7569 396.57 524.018 938.399 938.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1960 0.000128 2048 4.55576e-41 2688 190400 17.7254 372.551 524.036 914.365 914.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1960 0.000128 2048 4.57005e-41 2688 190464 17.7353 354.178 524.236 896.2 896.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1960 0.000128 2048 4.57146e-41 2700 190400 17.7441 346.515 523.494 887.802 887.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1960 0.000128 2048 4.57398e-41 2688 190400 17.7193 337.089 523.983 878.841 878.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1960 0.000128 2048 4.57356e-41 2650 190400 17.7307 341.658 523.487 882.926 882.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1960 0.000128 2048 4.58561e-41 2688 190400 17.748 345.231 523.709 886.74 886.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1960 0.000128 2048 4.5573e-41 2656 190592 17.7295 388.707 524.09 930.578 930.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1960 0.000128 2048 4.56991e-41 2656 190080 17.7234 592.371 523.178 1133.32 1133.38
