vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:51:28 on Dec 27,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr.v 
# -- Compiling module rcvr
# 
# Top level modules:
# 	rcvr
# End time: 01:51:28 on Dec 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:51:28 on Dec 27,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr_test.v 
# -- Compiling module rcvr_test
# 
# Top level modules:
# 	rcvr_test
# End time: 01:51:28 on Dec 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.rcvr_test
# vsim work.rcvr_test 
# Start time: 01:51:35 on Dec 27,2020
# Loading work.rcvr_test
# Loading work.rcvr
run -all
# Message sending:  I Love Verilog
# At time 35: Put character "I"
# At time 37: Got character "H"
# At time 77: Put character " "
# At time 117: Put character "L"
# At time 153: Put character "o"
# At time 163: Got character "L"
# At time 193: Put character "v"
# At time 231: Put character "e"
# At time 275: Put character " "
# At time 283: Got character " "
# At time 309: Put character "V"
# At time 349: Put character "e"
# At time 391: Put character "r"
# At time 425: Put character "i"
# At time 439: Got character "$"
# At time 459: Put character "l"
# At time 495: Put character "o"
# At time 537: Put character "g"
# At time 543: Got character "$"
# TEST TIMEOUT
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr_test.v(25)
#    Time: 600 ps  Iteration: 0  Instance: /rcvr_test
# 1
# Break in Module rcvr_test at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr_test.v line 25
quit -sim
# End time: 01:52:39 on Dec 27,2020, Elapsed time: 0:01:04
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:52:44 on Dec 27,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr.v 
# -- Compiling module rcvr
# 
# Top level modules:
# 	rcvr
# End time: 01:52:44 on Dec 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.rcvr_test
# vsim work.rcvr_test 
# Start time: 01:52:46 on Dec 27,2020
# Loading work.rcvr_test
# Loading work.rcvr
run -all
# Message sending:  I Love Verilog
# At time 35: Put character "I"
# At time 37: Got character "H"
# At time 77: Put character " "
# At time 117: Put character "L"
# At time 153: Put character "o"
# At time 163: Got character "L"
# At time 193: Put character "v"
# At time 231: Put character "e"
# At time 275: Put character " "
# At time 283: Got character " "
# At time 309: Put character "V"
# At time 349: Put character "e"
# At time 391: Put character "r"
# At time 425: Put character "i"
# At time 439: Got character "$"
# At time 459: Put character "l"
# At time 495: Put character "o"
# At time 537: Put character "g"
# At time 543: Got character "$"
# TEST TIMEOUT
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr_test.v(25)
#    Time: 600 ps  Iteration: 0  Instance: /rcvr_test
# 1
# Break in Module rcvr_test at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr_test.v line 25
quit -sim
# End time: 01:53:18 on Dec 27,2020, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:53:25 on Dec 27,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr.v 
# -- Compiling module rcvr
# 
# Top level modules:
# 	rcvr
# End time: 01:53:25 on Dec 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.rcvr_test
# vsim work.rcvr_test 
# Start time: 01:53:29 on Dec 27,2020
# Loading work.rcvr_test
# Loading work.rcvr
run -all
# Message sending:  I Love Verilog
# At time 35: Put character "I"
# At time 53: Got character "~"
# At time 77: Put character " "
# At time 117: Put character "L"
# At time 153: Put character "o"
# At time 193: Put character "v"
# At time 211: Got character "v"
# At time 231: Put character "e"
# At time 235: Got character "t"
# At time 275: Put character " "
# At time 309: Put character "V"
# At time 349: Put character "e"
# At time 391: Put character "r"
# At time 407: Got character "v"
# At time 425: Put character "i"
# At time 459: Put character "l"
# At time 495: Put character "o"
# At time 537: Put character "g"
# TEST TIMEOUT
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr_test.v(25)
#    Time: 600 ps  Iteration: 0  Instance: /rcvr_test
# 1
# Break in Module rcvr_test at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr_test.v line 25
quit -sim
# End time: 01:54:35 on Dec 27,2020, Elapsed time: 0:01:06
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:54:40 on Dec 27,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr.v 
# -- Compiling module rcvr
# 
# Top level modules:
# 	rcvr
# End time: 01:54:40 on Dec 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.rcvr_test
# vsim work.rcvr_test 
# Start time: 01:54:42 on Dec 27,2020
# Loading work.rcvr_test
# Loading work.rcvr
run -all
# Message sending:  I Love Verilog
# At time 35: Put character "I"
# At time 77: Put character " "
# At time 117: Put character "L"
# At time 153: Put character "o"
# At time 193: Put character "v"
# At time 231: Put character "e"
# At time 275: Put character " "
# At time 309: Put character "V"
# At time 349: Put character "e"
# At time 391: Put character "r"
# At time 425: Put character "i"
# At time 459: Put character "l"
# At time 495: Put character "o"
# At time 537: Put character "g"
# TEST TIMEOUT
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr_test.v(25)
#    Time: 600 ps  Iteration: 0  Instance: /rcvr_test
# 1
# Break in Module rcvr_test at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr_test.v line 25
quit -sim
# End time: 01:55:07 on Dec 27,2020, Elapsed time: 0:00:25
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:55:11 on Dec 27,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr.v 
# -- Compiling module rcvr
# 
# Top level modules:
# 	rcvr
# End time: 01:55:11 on Dec 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:55:12 on Dec 27,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr.v 
# -- Compiling module rcvr
# 
# Top level modules:
# 	rcvr
# End time: 01:55:12 on Dec 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.rcvr_test
# vsim work.rcvr_test 
# Start time: 01:55:15 on Dec 27,2020
# Loading work.rcvr_test
# Loading work.rcvr
add wave -position insertpoint sim:/rcvr_test/rcvr_i/*
run -all
# Message sending:  I Love Verilog
# At time 35: Put character "I"
# At time 53: Got character "~"
# At time 77: Put character " "
# At time 117: Put character "L"
# At time 153: Put character "o"
# At time 193: Put character "v"
# At time 211: Got character "v"
# At time 231: Put character "e"
# At time 235: Got character "t"
# At time 275: Put character " "
# At time 309: Put character "V"
# At time 349: Put character "e"
# At time 391: Put character "r"
# At time 407: Got character "v"
# At time 425: Put character "i"
# At time 459: Put character "l"
# At time 495: Put character "o"
# At time 537: Put character "g"
# TEST TIMEOUT
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr_test.v(25)
#    Time: 600 ps  Iteration: 0  Instance: /rcvr_test
# 1
# Break in Module rcvr_test at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr_test.v line 25
quit -sim
# End time: 01:56:44 on Dec 27,2020, Elapsed time: 0:01:29
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:56:47 on Dec 27,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr.v 
# -- Compiling module rcvr
# 
# Top level modules:
# 	rcvr
# End time: 01:56:47 on Dec 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.rcvr_test
# vsim work.rcvr_test 
# Start time: 01:56:51 on Dec 27,2020
# Loading work.rcvr_test
# Loading work.rcvr
run -all
# Message sending:  I Love Verilog
# At time 35: Put character "I"
# At time 53: Got character "~"
# At time 77: Put character " "
# At time 117: Put character "L"
# At time 153: Put character "o"
# At time 193: Put character "v"
# At time 211: Got character "v"
# At time 231: Put character "e"
# At time 235: Got character "t"
# At time 275: Put character " "
# At time 309: Put character "V"
# At time 349: Put character "e"
# At time 391: Put character "r"
# At time 407: Got character "v"
# At time 425: Put character "i"
# At time 459: Put character "l"
# At time 495: Put character "o"
# At time 537: Put character "g"
# TEST TIMEOUT
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr_test.v(25)
#    Time: 600 ps  Iteration: 0  Instance: /rcvr_test
# 1
# Break in Module rcvr_test at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr_test.v line 25
restart
add wave -position insertpoint sim:/rcvr_test/rcvr_i/*
run -all
# Message sending:  I Love Verilog
# At time 35: Put character "I"
# At time 53: Got character "~"
# At time 77: Put character " "
# At time 117: Put character "L"
# At time 153: Put character "o"
# At time 193: Put character "v"
# At time 211: Got character "v"
# At time 231: Put character "e"
# At time 235: Got character "t"
# At time 275: Put character " "
# At time 309: Put character "V"
# At time 349: Put character "e"
# At time 391: Put character "r"
# At time 407: Got character "v"
# At time 425: Put character "i"
# At time 459: Put character "l"
# At time 495: Put character "o"
# At time 537: Put character "g"
# TEST TIMEOUT
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr_test.v(25)
#    Time: 600 ps  Iteration: 0  Instance: /rcvr_test
# 1
# Break in Module rcvr_test at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr_test.v line 25
quit -sim
# End time: 02:03:49 on Dec 27,2020, Elapsed time: 0:06:58
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 02:03:54 on Dec 27,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr.v 
# -- Compiling module rcvr
# ** Error: (vlog-13057) /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr.v(31): Expecting numeric digits.
# ** Error: (vlog-13069) /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr.v(31): near "~": syntax error, unexpected '~', expecting ';'.
# End time: 02:03:54 on Dec 27,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 02:04:12 on Dec 27,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr.v 
# -- Compiling module rcvr
# 
# Top level modules:
# 	rcvr
# End time: 02:04:12 on Dec 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 02:04:13 on Dec 27,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr.v 
# -- Compiling module rcvr
# 
# Top level modules:
# 	rcvr
# End time: 02:04:13 on Dec 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.rcvr_test
# vsim work.rcvr_test 
# Start time: 02:04:16 on Dec 27,2020
# Loading work.rcvr_test
# Loading work.rcvr
run -all
# Message sending:  I Love Verilog
# At time 35: Put character "I"
# At time 77: Put character " "
# At time 117: Put character "L"
# At time 153: Put character "o"
# At time 193: Put character "v"
# At time 231: Put character "e"
# At time 275: Put character " "
# At time 309: Put character "V"
# At time 349: Put character "e"
# At time 391: Put character "r"
# At time 425: Put character "i"
# At time 459: Put character "l"
# At time 495: Put character "o"
# At time 537: Put character "g"
# TEST TIMEOUT
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr_test.v(25)
#    Time: 600 ps  Iteration: 0  Instance: /rcvr_test
# 1
# Break in Module rcvr_test at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr_test.v line 25
restart
add wave -position insertpoint sim:/rcvr_test/rcvr_i/*
run -all
# Message sending:  I Love Verilog
# At time 35: Put character "I"
# At time 77: Put character " "
# At time 117: Put character "L"
# At time 153: Put character "o"
# At time 193: Put character "v"
# At time 231: Put character "e"
# At time 275: Put character " "
# At time 309: Put character "V"
# At time 349: Put character "e"
# At time 391: Put character "r"
# At time 425: Put character "i"
# At time 459: Put character "l"
# At time 495: Put character "o"
# At time 537: Put character "g"
# TEST TIMEOUT
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr_test.v(25)
#    Time: 600 ps  Iteration: 0  Instance: /rcvr_test
# 1
# Break in Module rcvr_test at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr_test.v line 25
quit -sim
# End time: 02:06:13 on Dec 27,2020, Elapsed time: 0:01:57
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 02:06:20 on Dec 27,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr.v 
# -- Compiling module rcvr
# 
# Top level modules:
# 	rcvr
# End time: 02:06:20 on Dec 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.rcvr_test
# vsim work.rcvr_test 
# Start time: 02:06:22 on Dec 27,2020
# Loading work.rcvr_test
# Loading work.rcvr
run -all
# Message sending:  I Love Verilog
# At time 35: Put character "I"
# At time 39: Got character "I"
# At time 77: Put character " "
# At time 95: Got character " "
# At time 117: Put character "L"
# At time 127: Got character "L"
# At time 153: Put character "o"
# At time 175: Got character "o"
# At time 193: Put character "v"
# At time 207: Got character "v"
# At time 231: Put character "e"
# At time 257: Got character "e"
# At time 275: Put character " "
# At time 297: Got character " "
# At time 309: Put character "V"
# At time 313: Got character "V"
# At time 349: Put character "e"
# At time 365: Got character "e"
# At time 391: Put character "r"
# At time 423: Got character "r"
# At time 425: Put character "i"
# At time 433: Got character "i"
# At time 459: Put character "l"
# At time 487: Got character "l"
# At time 495: Put character "o"
# At time 507: Got character "o"
# At time 537: Put character "g"
# At time 563: Got character "g"
# Message received: I Love Verilog
# TEST DONE
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr_test.v(60)
#    Time: 563 ps  Iteration: 1  Instance: /rcvr_test
# 1
# Break in NamedBeginStat RCV at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr_test.v line 60
quit -sim
# End time: 02:07:19 on Dec 27,2020, Elapsed time: 0:00:57
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 02:07:24 on Dec 27,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr.v 
# -- Compiling module rcvr
# 
# Top level modules:
# 	rcvr
# End time: 02:07:24 on Dec 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.rcvr_test
# vsim work.rcvr_test 
# Start time: 02:07:28 on Dec 27,2020
# Loading work.rcvr_test
# Loading work.rcvr
run -all
# Message sending:  I Love Verilog
# At time 35: Put character "I"
# At time 39: Got character ""
# At time 77: Put character " "
# At time 95: Got character " "
# At time 117: Put character "L"
# At time 127: Got character " "
# At time 153: Put character "o"
# At time 175: Got character ""
# At time 193: Put character "v"
# At time 207: Got character ""
# At time 231: Put character "e"
# At time 257: Got character ""
# At time 275: Put character " "
# At time 297: Got character " "
# At time 309: Put character "V"
# At time 313: Got character ""
# At time 349: Put character "e"
# At time 365: Got character ""
# At time 391: Put character "r"
# At time 423: Got character ""
# At time 425: Put character "i"
# At time 433: Got character ""
# At time 459: Put character "l"
# At time 487: Got character " "
# At time 495: Put character "o"
# At time 507: Got character ""
# At time 537: Put character "g"
# At time 563: Got character ""
# Message received:     
# TEST DONE
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr_test.v(60)
#    Time: 563 ps  Iteration: 1  Instance: /rcvr_test
# 1
# Break in NamedBeginStat RCV at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr_test.v line 60
quit -sim
# End time: 02:08:52 on Dec 27,2020, Elapsed time: 0:01:24
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 02:08:56 on Dec 27,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr.v 
# -- Compiling module rcvr
# 
# Top level modules:
# 	rcvr
# End time: 02:08:56 on Dec 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.rcvr_test
# vsim work.rcvr_test 
# Start time: 02:09:00 on Dec 27,2020
# Loading work.rcvr_test
# Loading work.rcvr
run -all
# Message sending:  I Love Verilog
# At time 35: Put character "I"
# At time 39: Got character "I"
# At time 77: Put character " "
# At time 95: Got character " "
# At time 117: Put character "L"
# At time 127: Got character "L"
# At time 153: Put character "o"
# At time 175: Got character "o"
# At time 193: Put character "v"
# At time 207: Got character "v"
# At time 231: Put character "e"
# At time 257: Got character "e"
# At time 275: Put character " "
# At time 297: Got character " "
# At time 309: Put character "V"
# At time 313: Got character "V"
# At time 349: Put character "e"
# At time 365: Got character "e"
# At time 391: Put character "r"
# At time 423: Got character "r"
# At time 425: Put character "i"
# At time 433: Got character "i"
# At time 459: Put character "l"
# At time 487: Got character "l"
# At time 495: Put character "o"
# At time 507: Got character "o"
# At time 537: Put character "g"
# At time 563: Got character "g"
# Message received: I Love Verilog
# TEST DONE
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr_test.v(60)
#    Time: 563 ps  Iteration: 1  Instance: /rcvr_test
# 1
# Break in NamedBeginStat RCV at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr_test.v line 60
restart
run -all
# Message sending:  I Love Verilog
# At time 35: Put character "I"
# At time 39: Got character "I"
# At time 77: Put character " "
# At time 95: Got character " "
# At time 117: Put character "L"
# At time 127: Got character "L"
# At time 153: Put character "o"
# At time 175: Got character "o"
# At time 193: Put character "v"
# At time 207: Got character "v"
# At time 231: Put character "e"
# At time 257: Got character "e"
# At time 275: Put character " "
# At time 297: Got character " "
# At time 309: Put character "V"
# At time 313: Got character "V"
# At time 349: Put character "e"
# At time 365: Got character "e"
# At time 391: Put character "r"
# At time 423: Got character "r"
# At time 425: Put character "i"
# At time 433: Got character "i"
# At time 459: Put character "l"
# At time 487: Got character "l"
# At time 495: Put character "o"
# At time 507: Got character "o"
# At time 537: Put character "g"
# At time 563: Got character "g"
# Message received: I Love Verilog
# TEST DONE
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/rcvr/rcvr_test.v(60)
#    Time: 563 ps  Iteration: 1  Instance: /rcvr_test
# End time: 02:10:09 on Dec 27,2020, Elapsed time: 0:01:09
# Errors: 0, Warnings: 0
