module buffer4
(
	input clk, regwrite,
	input [31:0] res,
	input [4:0] AW,
	output reg out_regwrite,
	output reg [31:0] salida,
	output reg [4:0] out_AW,
	output reg [31:0] res_out
);

always @(posedge clk)
begin
	res_out <= res;
	salida <= res;
	out_AW <= AW;
	out_regwrite <= regwrite;
end 

endmodule 