LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
ENTITY ImmGen IS 
PORT (CLK:IN STD_LOGIC;
        immIN: IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
        immOUT:OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
        --QB:OUT STD_LOGIC);
END ImmGen;

ARCHITECTURE behav OF ImmGen IS
BEGIN 

PROCESS (CLK)
    VARIABLE REG8:STD_LOGIC_VECTOR (1 DOWNTO 0);
	  VARIABLE flag:STD_LOGIC ;
BEGIN 
    IF CLK'EVENT AND CLK='1' then
		PCOUT<=PCIN;
    END IF; 
   
END PROCESS;
END behav;
