<stg><name>convDSPOpt.5</name>


<trans_list>

<trans id="541" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="5" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="14" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="32">
<![CDATA[
entry:0  %firPartialRes0_V_0_3 = alloca i16

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_0_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="32">
<![CDATA[
entry:1  %firPartialRes0_V_1_3 = alloca i16

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_1_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="32">
<![CDATA[
entry:2  %firPartialRes0_V_2_3 = alloca i16

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_2_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="32">
<![CDATA[
entry:3  %firPartialRes0_V_3_3 = alloca i16

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_3_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="32">
<![CDATA[
entry:4  %firPartialRes1_0_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="firPartialRes1_0_V_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="32">
<![CDATA[
entry:5  %firPartialRes1_1_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="firPartialRes1_1_V_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="32">
<![CDATA[
entry:6  %firPartialRes1_2_V_1 = alloca i16

]]></Node>
<StgValue><ssdm name="firPartialRes1_2_V_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="32">
<![CDATA[
entry:7  %firPartialRes1_3_V_1 = alloca i16

]]></Node>
<StgValue><ssdm name="firPartialRes1_3_V_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="32">
<![CDATA[
entry:8  %outPartialArr0_0_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="outPartialArr0_0_V_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="32">
<![CDATA[
entry:9  %outPartialArr0_1_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="outPartialArr0_1_V_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="32">
<![CDATA[
entry:10  %outPartialArr0_2_V_1 = alloca i16

]]></Node>
<StgValue><ssdm name="outPartialArr0_2_V_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="32">
<![CDATA[
entry:11  %outPartialArr0_3_V_1 = alloca i16

]]></Node>
<StgValue><ssdm name="outPartialArr0_3_V_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32">
<![CDATA[
entry:12  %outPartialArr1_0_V_1 = alloca i16

]]></Node>
<StgValue><ssdm name="outPartialArr1_0_V_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="32">
<![CDATA[
entry:13  %outPartialArr1_1_V_1 = alloca i16

]]></Node>
<StgValue><ssdm name="outPartialArr1_1_V_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="32">
<![CDATA[
entry:14  %outPartialArr1_2_V_1 = alloca i16

]]></Node>
<StgValue><ssdm name="outPartialArr1_2_V_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="32">
<![CDATA[
entry:15  %outPartialArr1_3_V_1 = alloca i16

]]></Node>
<StgValue><ssdm name="outPartialArr1_3_V_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19  %reps_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %reps)

]]></Node>
<StgValue><ssdm name="reps_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20  %shl_ln392 = shl i32 %reps_read, 6

]]></Node>
<StgValue><ssdm name="shl_ln392"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:21  %shl_ln392_2 = shl i32 %reps_read, 4

]]></Node>
<StgValue><ssdm name="shl_ln392_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:22  %add_ln392 = add i32 %shl_ln392, %shl_ln392_2

]]></Node>
<StgValue><ssdm name="add_ln392"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="43" op_0_bw="32">
<![CDATA[
entry:23  %cast72 = zext i32 %add_ln392 to i43

]]></Node>
<StgValue><ssdm name="cast72"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
entry:24  %bound74 = mul i43 1944, %cast72

]]></Node>
<StgValue><ssdm name="bound74"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:16  call void (...)* @_ssdm_op_SpecInterface(i128* %vec_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:17  call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:18  call void (...)* @_ssdm_op_SpecInterface(i32* %reps, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
entry:24  %bound74 = mul i43 1944, %cast72

]]></Node>
<StgValue><ssdm name="bound74"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
entry:25  br label %.preheader306.i

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="43" op_0_bw="43" op_1_bw="0" op_2_bw="43" op_3_bw="0">
<![CDATA[
.preheader306.i:0  %indvar_flatten239 = phi i43 [ 0, %entry ], [ %add_ln392_2, %hls_label_29_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten239"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader306.i:1  %indvar_flatten53 = phi i12 [ 0, %entry ], [ %select_ln393_46, %hls_label_29_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten53"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader306.i:2  %peIdx_0_i = phi i4 [ 0, %entry ], [ %select_ln393_45, %hls_label_29_end ]

]]></Node>
<StgValue><ssdm name="peIdx_0_i"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader306.i:3  %indvar_flatten = phi i9 [ 0, %entry ], [ %select_ln394_2, %hls_label_29_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="4">
<![CDATA[
.preheader306.i:6  %zext_ln393 = zext i4 %peIdx_0_i to i6

]]></Node>
<StgValue><ssdm name="zext_ln393"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="4">
<![CDATA[
.preheader306.i:7  %trunc_ln404 = trunc i4 %peIdx_0_i to i3

]]></Node>
<StgValue><ssdm name="trunc_ln404"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader306.i:8  %shl_ln6 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln404, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="5">
<![CDATA[
.preheader306.i:9  %zext_ln404 = zext i5 %shl_ln6 to i6

]]></Node>
<StgValue><ssdm name="zext_ln404"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader306.i:10  %sub_ln404 = sub i6 %zext_ln404, %zext_ln393

]]></Node>
<StgValue><ssdm name="sub_ln404"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="4">
<![CDATA[
.preheader306.i:11  %zext_ln458 = zext i4 %peIdx_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln458"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader306.i:12  %conv_1_inc_new_V_0_a = getelementptr [8 x i12]* @conv_1_inc_new_V_0, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_1_inc_new_V_0_a"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="3">
<![CDATA[
.preheader306.i:13  %conv_1_inc_new_V_0_l = load i12* %conv_1_inc_new_V_0_a, align 2

]]></Node>
<StgValue><ssdm name="conv_1_inc_new_V_0_l"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader306.i:14  %conv_1_bias_new_V_0_s = getelementptr [8 x i23]* @conv_1_bias_new_V_0, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_1_bias_new_V_0_s"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="23" op_0_bw="3">
<![CDATA[
.preheader306.i:15  %conv_1_bias_new_V_0_1 = load i23* %conv_1_bias_new_V_0_s, align 4

]]></Node>
<StgValue><ssdm name="conv_1_bias_new_V_0_1"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader306.i:16  %conv_1_inc_new_V_1_a = getelementptr [8 x i13]* @conv_1_inc_new_V_1, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_1_inc_new_V_1_a"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="13" op_0_bw="3">
<![CDATA[
.preheader306.i:17  %conv_1_inc_new_V_1_l = load i13* %conv_1_inc_new_V_1_a, align 2

]]></Node>
<StgValue><ssdm name="conv_1_inc_new_V_1_l"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader306.i:18  %conv_1_bias_new_V_1_s = getelementptr [8 x i23]* @conv_1_bias_new_V_1, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_1_bias_new_V_1_s"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="23" op_0_bw="3">
<![CDATA[
.preheader306.i:19  %conv_1_bias_new_V_1_1 = load i23* %conv_1_bias_new_V_1_s, align 4

]]></Node>
<StgValue><ssdm name="conv_1_bias_new_V_1_1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader306.i:20  %conv_1_inc_new_V_2_a = getelementptr [8 x i11]* @conv_1_inc_new_V_2, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_1_inc_new_V_2_a"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="3">
<![CDATA[
.preheader306.i:21  %conv_1_inc_new_V_2_l = load i11* %conv_1_inc_new_V_2_a, align 2

]]></Node>
<StgValue><ssdm name="conv_1_inc_new_V_2_l"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader306.i:22  %conv_1_bias_new_V_2_s = getelementptr [8 x i21]* @conv_1_bias_new_V_2, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_1_bias_new_V_2_s"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="21" op_0_bw="3">
<![CDATA[
.preheader306.i:23  %conv_1_bias_new_V_2_1 = load i21* %conv_1_bias_new_V_2_s, align 4

]]></Node>
<StgValue><ssdm name="conv_1_bias_new_V_2_1"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader306.i:24  %conv_1_inc_new_V_3_a = getelementptr [8 x i12]* @conv_1_inc_new_V_3, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_1_inc_new_V_3_a"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="3">
<![CDATA[
.preheader306.i:25  %conv_1_inc_new_V_3_l = load i12* %conv_1_inc_new_V_3_a, align 2

]]></Node>
<StgValue><ssdm name="conv_1_inc_new_V_3_l"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader306.i:26  %conv_1_bias_new_V_3_s = getelementptr [8 x i23]* @conv_1_bias_new_V_3, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_1_bias_new_V_3_s"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="23" op_0_bw="3">
<![CDATA[
.preheader306.i:27  %conv_1_bias_new_V_3_1 = load i23* %conv_1_bias_new_V_3_s, align 4

]]></Node>
<StgValue><ssdm name="conv_1_bias_new_V_3_1"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader306.i:32  %icmp_ln392 = icmp eq i43 %indvar_flatten239, %bound74

]]></Node>
<StgValue><ssdm name="icmp_ln392"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader306.i:33  %add_ln392_2 = add i43 1, %indvar_flatten239

]]></Node>
<StgValue><ssdm name="add_ln392_2"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_29_begin:16  %icmp_ln393 = icmp eq i12 %indvar_flatten53, 1944

]]></Node>
<StgValue><ssdm name="icmp_ln393"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_29_begin:17  %select_ln393 = select i1 %icmp_ln393, i4 0, i4 %peIdx_0_i

]]></Node>
<StgValue><ssdm name="select_ln393"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_29_begin:31  %xor_ln393 = xor i1 %icmp_ln393, true

]]></Node>
<StgValue><ssdm name="xor_ln393"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_29_begin:36  %icmp_ln394 = icmp eq i9 %indvar_flatten, 243

]]></Node>
<StgValue><ssdm name="icmp_ln394"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_29_begin:37  %and_ln393_6 = and i1 %icmp_ln394, %xor_ln393

]]></Node>
<StgValue><ssdm name="and_ln393_6"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_29_begin:38  %peIdx = add i4 1, %select_ln393

]]></Node>
<StgValue><ssdm name="peIdx"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_29_begin:39  %or_ln393 = or i1 %and_ln393_6, %icmp_ln393

]]></Node>
<StgValue><ssdm name="or_ln393"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="4">
<![CDATA[
hls_label_29_begin:42  %trunc_ln404_2 = trunc i4 %peIdx to i3

]]></Node>
<StgValue><ssdm name="trunc_ln404_2"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_29_begin:96  %select_ln393_45 = select i1 %and_ln393_6, i4 %peIdx, i4 %select_ln393

]]></Node>
<StgValue><ssdm name="select_ln393_45"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_29_end:2  %add_ln394_2 = add i9 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln394_2"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_29_end:3  %select_ln394_2 = select i1 %or_ln393, i9 1, i9 %add_ln394_2

]]></Node>
<StgValue><ssdm name="select_ln394_2"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_29_end:4  %add_ln393_2 = add i12 %indvar_flatten53, 1

]]></Node>
<StgValue><ssdm name="add_ln393_2"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_29_end:5  %select_ln393_46 = select i1 %icmp_ln393, i12 1, i12 %add_ln393_2

]]></Node>
<StgValue><ssdm name="select_ln393_46"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader306.i:4  %w_0_i = phi i8 [ 0, %entry ], [ %select_ln394, %hls_label_29_end ]

]]></Node>
<StgValue><ssdm name="w_0_i"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader306.i:5  %infoldIdx_0_i = phi i2 [ 0, %entry ], [ %infoldIdx, %hls_label_29_end ]

]]></Node>
<StgValue><ssdm name="infoldIdx_0_i"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="3">
<![CDATA[
.preheader306.i:13  %conv_1_inc_new_V_0_l = load i12* %conv_1_inc_new_V_0_a, align 2

]]></Node>
<StgValue><ssdm name="conv_1_inc_new_V_0_l"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="23" op_0_bw="3">
<![CDATA[
.preheader306.i:15  %conv_1_bias_new_V_0_1 = load i23* %conv_1_bias_new_V_0_s, align 4

]]></Node>
<StgValue><ssdm name="conv_1_bias_new_V_0_1"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="13" op_0_bw="3">
<![CDATA[
.preheader306.i:17  %conv_1_inc_new_V_1_l = load i13* %conv_1_inc_new_V_1_a, align 2

]]></Node>
<StgValue><ssdm name="conv_1_inc_new_V_1_l"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="23" op_0_bw="3">
<![CDATA[
.preheader306.i:19  %conv_1_bias_new_V_1_1 = load i23* %conv_1_bias_new_V_1_s, align 4

]]></Node>
<StgValue><ssdm name="conv_1_bias_new_V_1_1"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="3">
<![CDATA[
.preheader306.i:21  %conv_1_inc_new_V_2_l = load i11* %conv_1_inc_new_V_2_a, align 2

]]></Node>
<StgValue><ssdm name="conv_1_inc_new_V_2_l"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="21" op_0_bw="3">
<![CDATA[
.preheader306.i:23  %conv_1_bias_new_V_2_1 = load i21* %conv_1_bias_new_V_2_s, align 4

]]></Node>
<StgValue><ssdm name="conv_1_bias_new_V_2_1"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="3">
<![CDATA[
.preheader306.i:25  %conv_1_inc_new_V_3_l = load i12* %conv_1_inc_new_V_3_a, align 2

]]></Node>
<StgValue><ssdm name="conv_1_inc_new_V_3_l"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="23" op_0_bw="3">
<![CDATA[
.preheader306.i:27  %conv_1_bias_new_V_3_1 = load i23* %conv_1_bias_new_V_3_s, align 4

]]></Node>
<StgValue><ssdm name="conv_1_bias_new_V_3_1"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
<literal name="and_ln393_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader306.i:28  %add_ln1353 = add i23 16384, %conv_1_bias_new_V_0_1

]]></Node>
<StgValue><ssdm name="add_ln1353"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
<literal name="and_ln393_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader306.i:29  %add_ln1353_12 = add i23 16384, %conv_1_bias_new_V_1_1

]]></Node>
<StgValue><ssdm name="add_ln1353_12"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
<literal name="and_ln393_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader306.i:30  %add_ln1353_13 = add i21 16384, %conv_1_bias_new_V_2_1

]]></Node>
<StgValue><ssdm name="add_ln1353_13"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
<literal name="and_ln393_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader306.i:31  %add_ln1353_14 = add i23 16384, %conv_1_bias_new_V_3_1

]]></Node>
<StgValue><ssdm name="add_ln1353_14"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader306.i:34  br i1 %icmp_ln392, label %.exit, label %hls_label_29_begin

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_29_begin:18  %select_ln393_18 = select i1 %icmp_ln393, i6 0, i6 %sub_ln404

]]></Node>
<StgValue><ssdm name="select_ln393_18"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_29_begin:32  %icmp_ln399 = icmp ne i8 %w_0_i, 0

]]></Node>
<StgValue><ssdm name="icmp_ln399"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_29_begin:33  %and_ln393 = and i1 %icmp_ln399, %xor_ln393

]]></Node>
<StgValue><ssdm name="and_ln393"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_29_begin:34  %icmp_ln395 = icmp eq i2 %infoldIdx_0_i, -1

]]></Node>
<StgValue><ssdm name="icmp_ln395"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_29_begin:35  %and_ln393_5 = and i1 %icmp_ln395, %xor_ln393

]]></Node>
<StgValue><ssdm name="and_ln393_5"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_29_begin:40  %select_ln393_31 = select i1 %or_ln393, i8 0, i8 %w_0_i

]]></Node>
<StgValue><ssdm name="select_ln393_31"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="4">
<![CDATA[
hls_label_29_begin:41  %zext_ln393_1 = zext i4 %peIdx to i6

]]></Node>
<StgValue><ssdm name="zext_ln393_1"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
hls_label_29_begin:43  %shl_ln404_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln404_2, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln404_mid1"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="5">
<![CDATA[
hls_label_29_begin:44  %zext_ln404_5 = zext i5 %shl_ln404_mid1 to i6

]]></Node>
<StgValue><ssdm name="zext_ln404_5"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_29_begin:45  %sub_ln404_2 = sub i6 %zext_ln404_5, %zext_ln393_1

]]></Node>
<StgValue><ssdm name="sub_ln404_2"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_29_begin:46  %select_ln393_32 = select i1 %and_ln393_6, i6 %sub_ln404_2, i6 %select_ln393_18

]]></Node>
<StgValue><ssdm name="select_ln393_32"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="4">
<![CDATA[
hls_label_29_begin:47  %zext_ln458_2 = zext i4 %peIdx to i64

]]></Node>
<StgValue><ssdm name="zext_ln458_2"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_29_begin:48  %conv_1_inc_new_V_0_a_1 = getelementptr [8 x i12]* @conv_1_inc_new_V_0, i64 0, i64 %zext_ln458_2

]]></Node>
<StgValue><ssdm name="conv_1_inc_new_V_0_a_1"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="3">
<![CDATA[
hls_label_29_begin:49  %conv_1_inc_new_V_0_l_1 = load i12* %conv_1_inc_new_V_0_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_inc_new_V_0_l_1"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_29_begin:50  %conv_1_bias_new_V_0_2 = getelementptr [8 x i23]* @conv_1_bias_new_V_0, i64 0, i64 %zext_ln458_2

]]></Node>
<StgValue><ssdm name="conv_1_bias_new_V_0_2"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="23" op_0_bw="3">
<![CDATA[
hls_label_29_begin:51  %conv_1_bias_new_V_0_3 = load i23* %conv_1_bias_new_V_0_2, align 4

]]></Node>
<StgValue><ssdm name="conv_1_bias_new_V_0_3"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_29_begin:52  %conv_1_inc_new_V_1_a_1 = getelementptr [8 x i13]* @conv_1_inc_new_V_1, i64 0, i64 %zext_ln458_2

]]></Node>
<StgValue><ssdm name="conv_1_inc_new_V_1_a_1"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="13" op_0_bw="3">
<![CDATA[
hls_label_29_begin:53  %conv_1_inc_new_V_1_l_1 = load i13* %conv_1_inc_new_V_1_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_inc_new_V_1_l_1"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_29_begin:54  %conv_1_bias_new_V_1_2 = getelementptr [8 x i23]* @conv_1_bias_new_V_1, i64 0, i64 %zext_ln458_2

]]></Node>
<StgValue><ssdm name="conv_1_bias_new_V_1_2"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="23" op_0_bw="3">
<![CDATA[
hls_label_29_begin:55  %conv_1_bias_new_V_1_3 = load i23* %conv_1_bias_new_V_1_2, align 4

]]></Node>
<StgValue><ssdm name="conv_1_bias_new_V_1_3"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_29_begin:56  %conv_1_inc_new_V_2_a_1 = getelementptr [8 x i11]* @conv_1_inc_new_V_2, i64 0, i64 %zext_ln458_2

]]></Node>
<StgValue><ssdm name="conv_1_inc_new_V_2_a_1"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="3">
<![CDATA[
hls_label_29_begin:57  %conv_1_inc_new_V_2_l_1 = load i11* %conv_1_inc_new_V_2_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_inc_new_V_2_l_1"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="3" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_29_begin:58  %conv_1_bias_new_V_2_2 = getelementptr [8 x i21]* @conv_1_bias_new_V_2, i64 0, i64 %zext_ln458_2

]]></Node>
<StgValue><ssdm name="conv_1_bias_new_V_2_2"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="21" op_0_bw="3">
<![CDATA[
hls_label_29_begin:59  %conv_1_bias_new_V_2_3 = load i21* %conv_1_bias_new_V_2_2, align 4

]]></Node>
<StgValue><ssdm name="conv_1_bias_new_V_2_3"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_29_begin:60  %conv_1_inc_new_V_3_a_1 = getelementptr [8 x i12]* @conv_1_inc_new_V_3, i64 0, i64 %zext_ln458_2

]]></Node>
<StgValue><ssdm name="conv_1_inc_new_V_3_a_1"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="3">
<![CDATA[
hls_label_29_begin:61  %conv_1_inc_new_V_3_l_1 = load i12* %conv_1_inc_new_V_3_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_inc_new_V_3_l_1"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_29_begin:62  %conv_1_bias_new_V_3_2 = getelementptr [8 x i23]* @conv_1_bias_new_V_3, i64 0, i64 %zext_ln458_2

]]></Node>
<StgValue><ssdm name="conv_1_bias_new_V_3_2"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="23" op_0_bw="3">
<![CDATA[
hls_label_29_begin:63  %conv_1_bias_new_V_3_3 = load i23* %conv_1_bias_new_V_3_2, align 4

]]></Node>
<StgValue><ssdm name="conv_1_bias_new_V_3_3"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_29_begin:92  %xor_ln393_2 = xor i1 %icmp_ln394, true

]]></Node>
<StgValue><ssdm name="xor_ln393_2"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_29_begin:93  %or_ln393_2 = or i1 %icmp_ln393, %xor_ln393_2

]]></Node>
<StgValue><ssdm name="or_ln393_2"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_29_begin:94  %and_ln393_7 = and i1 %and_ln393, %or_ln393_2

]]></Node>
<StgValue><ssdm name="and_ln393_7"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_29_begin:95  %and_ln393_8 = and i1 %and_ln393_5, %or_ln393_2

]]></Node>
<StgValue><ssdm name="and_ln393_8"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_29_begin:97  %w = add i8 2, %select_ln393_31

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_29_begin:98  %or_ln399 = or i1 %and_ln393_8, %and_ln393_6

]]></Node>
<StgValue><ssdm name="or_ln399"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_29_begin:99  %or_ln399_2 = or i1 %or_ln399, %icmp_ln393

]]></Node>
<StgValue><ssdm name="or_ln399_2"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_29_begin:100  %select_ln399 = select i1 %or_ln399_2, i2 0, i2 %infoldIdx_0_i

]]></Node>
<StgValue><ssdm name="select_ln399"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_29_begin:101  %icmp_ln399_3 = icmp ne i8 %w, 0

]]></Node>
<StgValue><ssdm name="icmp_ln399_3"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_29_begin:102  %select_ln399_2 = select i1 %and_ln393_8, i1 %icmp_ln399_3, i1 %and_ln393_7

]]></Node>
<StgValue><ssdm name="select_ln399_2"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_29_begin:103  %select_ln394 = select i1 %and_ln393_8, i8 %w, i8 %select_ln393_31

]]></Node>
<StgValue><ssdm name="select_ln394"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="2">
<![CDATA[
hls_label_29_begin:104  %zext_ln395 = zext i2 %select_ln399 to i6

]]></Node>
<StgValue><ssdm name="zext_ln395"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_29_begin:105  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50012)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_29_begin:108  %icmp_ln399_4 = icmp eq i2 %select_ln399, -2

]]></Node>
<StgValue><ssdm name="icmp_ln399_4"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_29_begin:109  %o_out = and i1 %icmp_ln399_4, %select_ln399_2

]]></Node>
<StgValue><ssdm name="o_out"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_29_begin:159  %add_ln404 = add i6 %select_ln393_32, %zext_ln395

]]></Node>
<StgValue><ssdm name="add_ln404"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="6">
<![CDATA[
hls_label_29_begin:160  %sext_ln404 = sext i6 %add_ln404 to i32

]]></Node>
<StgValue><ssdm name="sext_ln404"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="32">
<![CDATA[
hls_label_29_begin:161  %zext_ln404_6 = zext i32 %sext_ln404 to i64

]]></Node>
<StgValue><ssdm name="zext_ln404_6"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_29_begin:162  %conv_1_w_new_V_0_2_a = getelementptr [24 x i64]* @conv_1_w_new_V_0_2, i64 0, i64 %zext_ln404_6

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_0_2_a"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="5">
<![CDATA[
hls_label_29_begin:163  %conv_1_w_new_V_0_2_l = load i64* %conv_1_w_new_V_0_2_a, align 8

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_0_2_l"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_29_begin:164  %conv_1_w_new_V_0_1_a = getelementptr [24 x i64]* @conv_1_w_new_V_0_1, i64 0, i64 %zext_ln404_6

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_0_1_a"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="5">
<![CDATA[
hls_label_29_begin:165  %conv_1_w_new_V_0_1_l = load i64* %conv_1_w_new_V_0_1_a, align 8

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_0_1_l"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_29_begin:166  %conv_1_w_new_V_0_0_a = getelementptr [24 x i64]* @conv_1_w_new_V_0_0, i64 0, i64 %zext_ln404_6

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_0_0_a"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="5">
<![CDATA[
hls_label_29_begin:167  %conv_1_w_new_V_0_0_l = load i64* %conv_1_w_new_V_0_0_a, align 8

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_0_0_l"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_29_begin:185  %conv_1_w_new_V_1_2_a = getelementptr [24 x i64]* @conv_1_w_new_V_1_2, i64 0, i64 %zext_ln404_6

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_1_2_a"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="5">
<![CDATA[
hls_label_29_begin:186  %conv_1_w_new_V_1_2_l = load i64* %conv_1_w_new_V_1_2_a, align 8

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_1_2_l"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_29_begin:187  %conv_1_w_new_V_1_1_a = getelementptr [24 x i64]* @conv_1_w_new_V_1_1, i64 0, i64 %zext_ln404_6

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_1_1_a"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="5">
<![CDATA[
hls_label_29_begin:188  %conv_1_w_new_V_1_1_l = load i64* %conv_1_w_new_V_1_1_a, align 8

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_1_1_l"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="5" op_0_bw="63" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_29_begin:189  %conv_1_w_new_V_1_0_a = getelementptr [24 x i63]* @conv_1_w_new_V_1_0, i64 0, i64 %zext_ln404_6

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_1_0_a"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="63" op_0_bw="5">
<![CDATA[
hls_label_29_begin:190  %conv_1_w_new_V_1_0_l = load i63* %conv_1_w_new_V_1_0_a, align 8

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_1_0_l"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_29_begin:209  %conv_1_w_new_V_2_2_a = getelementptr [24 x i64]* @conv_1_w_new_V_2_2, i64 0, i64 %zext_ln404_6

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_2_2_a"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="5">
<![CDATA[
hls_label_29_begin:210  %conv_1_w_new_V_2_2_l = load i64* %conv_1_w_new_V_2_2_a, align 8

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_2_2_l"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_29_begin:211  %conv_1_w_new_V_2_1_a = getelementptr [24 x i64]* @conv_1_w_new_V_2_1, i64 0, i64 %zext_ln404_6

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_2_1_a"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="5">
<![CDATA[
hls_label_29_begin:212  %conv_1_w_new_V_2_1_l = load i64* %conv_1_w_new_V_2_1_a, align 8

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_2_1_l"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_29_begin:213  %conv_1_w_new_V_2_0_a = getelementptr [24 x i64]* @conv_1_w_new_V_2_0, i64 0, i64 %zext_ln404_6

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_2_0_a"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="5">
<![CDATA[
hls_label_29_begin:214  %conv_1_w_new_V_2_0_l = load i64* %conv_1_w_new_V_2_0_a, align 8

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_2_0_l"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_29_begin:232  %conv_1_w_new_V_3_2_a = getelementptr [24 x i64]* @conv_1_w_new_V_3_2, i64 0, i64 %zext_ln404_6

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_3_2_a"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="5">
<![CDATA[
hls_label_29_begin:233  %conv_1_w_new_V_3_2_l = load i64* %conv_1_w_new_V_3_2_a, align 8

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_3_2_l"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_29_begin:234  %conv_1_w_new_V_3_1_a = getelementptr [24 x i64]* @conv_1_w_new_V_3_1, i64 0, i64 %zext_ln404_6

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_3_1_a"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="5">
<![CDATA[
hls_label_29_begin:235  %conv_1_w_new_V_3_1_l = load i64* %conv_1_w_new_V_3_1_a, align 8

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_3_1_l"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_29_begin:236  %conv_1_w_new_V_3_0_a = getelementptr [24 x i64]* @conv_1_w_new_V_3_0, i64 0, i64 %zext_ln404_6

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_3_0_a"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="5">
<![CDATA[
hls_label_29_begin:237  %conv_1_w_new_V_3_0_l = load i64* %conv_1_w_new_V_3_0_a, align 8

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_3_0_l"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_29_begin:323  br i1 %o_out, label %.preheader.0.i, label %hls_label_29_end

]]></Node>
<StgValue><ssdm name="br_ln451"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_29_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50012, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_29_end:1  %infoldIdx = add i2 %select_ln399, 1

]]></Node>
<StgValue><ssdm name="infoldIdx"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0">
<![CDATA[
hls_label_29_end:6  br label %.preheader306.i

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="173" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_29_begin:19  %select_ln393_19 = select i1 %icmp_ln393, i12 1268, i12 %conv_1_inc_new_V_0_l

]]></Node>
<StgValue><ssdm name="select_ln393_19"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
hls_label_29_begin:20  %select_ln393_20 = select i1 %icmp_ln393, i23 38850, i23 %conv_1_bias_new_V_0_1

]]></Node>
<StgValue><ssdm name="select_ln393_20"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
hls_label_29_begin:21  %select_ln393_21 = select i1 %icmp_ln393, i23 55234, i23 %add_ln1353

]]></Node>
<StgValue><ssdm name="select_ln393_21"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
hls_label_29_begin:22  %select_ln393_22 = select i1 %icmp_ln393, i13 1170, i13 %conv_1_inc_new_V_1_l

]]></Node>
<StgValue><ssdm name="select_ln393_22"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
hls_label_29_begin:23  %select_ln393_23 = select i1 %icmp_ln393, i23 -507113, i23 %conv_1_bias_new_V_1_1

]]></Node>
<StgValue><ssdm name="select_ln393_23"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
hls_label_29_begin:24  %select_ln393_24 = select i1 %icmp_ln393, i23 -490729, i23 %add_ln1353_12

]]></Node>
<StgValue><ssdm name="select_ln393_24"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_29_begin:25  %select_ln393_25 = select i1 %icmp_ln393, i11 -1021, i11 %conv_1_inc_new_V_2_l

]]></Node>
<StgValue><ssdm name="select_ln393_25"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
hls_label_29_begin:26  %select_ln393_26 = select i1 %icmp_ln393, i21 -315383, i21 %conv_1_bias_new_V_2_1

]]></Node>
<StgValue><ssdm name="select_ln393_26"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
hls_label_29_begin:27  %select_ln393_27 = select i1 %icmp_ln393, i21 -298999, i21 %add_ln1353_13

]]></Node>
<StgValue><ssdm name="select_ln393_27"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_29_begin:28  %select_ln393_28 = select i1 %icmp_ln393, i12 797, i12 %conv_1_inc_new_V_3_l

]]></Node>
<StgValue><ssdm name="select_ln393_28"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
hls_label_29_begin:29  %select_ln393_29 = select i1 %icmp_ln393, i23 796971, i23 %conv_1_bias_new_V_3_1

]]></Node>
<StgValue><ssdm name="select_ln393_29"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
hls_label_29_begin:30  %select_ln393_30 = select i1 %icmp_ln393, i23 813355, i23 %add_ln1353_14

]]></Node>
<StgValue><ssdm name="select_ln393_30"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="3">
<![CDATA[
hls_label_29_begin:49  %conv_1_inc_new_V_0_l_1 = load i12* %conv_1_inc_new_V_0_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_inc_new_V_0_l_1"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="23" op_0_bw="3">
<![CDATA[
hls_label_29_begin:51  %conv_1_bias_new_V_0_3 = load i23* %conv_1_bias_new_V_0_2, align 4

]]></Node>
<StgValue><ssdm name="conv_1_bias_new_V_0_3"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="13" op_0_bw="3">
<![CDATA[
hls_label_29_begin:53  %conv_1_inc_new_V_1_l_1 = load i13* %conv_1_inc_new_V_1_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_inc_new_V_1_l_1"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="23" op_0_bw="3">
<![CDATA[
hls_label_29_begin:55  %conv_1_bias_new_V_1_3 = load i23* %conv_1_bias_new_V_1_2, align 4

]]></Node>
<StgValue><ssdm name="conv_1_bias_new_V_1_3"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="3">
<![CDATA[
hls_label_29_begin:57  %conv_1_inc_new_V_2_l_1 = load i11* %conv_1_inc_new_V_2_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_inc_new_V_2_l_1"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="21" op_0_bw="3">
<![CDATA[
hls_label_29_begin:59  %conv_1_bias_new_V_2_3 = load i21* %conv_1_bias_new_V_2_2, align 4

]]></Node>
<StgValue><ssdm name="conv_1_bias_new_V_2_3"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="3">
<![CDATA[
hls_label_29_begin:61  %conv_1_inc_new_V_3_l_1 = load i12* %conv_1_inc_new_V_3_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_inc_new_V_3_l_1"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="23" op_0_bw="3">
<![CDATA[
hls_label_29_begin:63  %conv_1_bias_new_V_3_3 = load i23* %conv_1_bias_new_V_3_2, align 4

]]></Node>
<StgValue><ssdm name="conv_1_bias_new_V_3_3"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_29_begin:64  %select_ln393_33 = select i1 %and_ln393_6, i12 %conv_1_inc_new_V_0_l_1, i12 %select_ln393_19

]]></Node>
<StgValue><ssdm name="select_ln393_33"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
hls_label_29_begin:66  %select_ln393_34 = select i1 %and_ln393_6, i23 %conv_1_bias_new_V_0_3, i23 %select_ln393_20

]]></Node>
<StgValue><ssdm name="select_ln393_34"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_29_begin:68  %add_ln1353_15 = add i23 16384, %conv_1_bias_new_V_0_3

]]></Node>
<StgValue><ssdm name="add_ln1353_15"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
hls_label_29_begin:69  %select_ln393_35 = select i1 %and_ln393_6, i23 %add_ln1353_15, i23 %select_ln393_21

]]></Node>
<StgValue><ssdm name="select_ln393_35"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
hls_label_29_begin:71  %select_ln393_36 = select i1 %and_ln393_6, i13 %conv_1_inc_new_V_1_l_1, i13 %select_ln393_22

]]></Node>
<StgValue><ssdm name="select_ln393_36"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
hls_label_29_begin:73  %select_ln393_37 = select i1 %and_ln393_6, i23 %conv_1_bias_new_V_1_3, i23 %select_ln393_23

]]></Node>
<StgValue><ssdm name="select_ln393_37"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_29_begin:75  %add_ln1353_16 = add i23 16384, %conv_1_bias_new_V_1_3

]]></Node>
<StgValue><ssdm name="add_ln1353_16"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
hls_label_29_begin:76  %select_ln393_38 = select i1 %and_ln393_6, i23 %add_ln1353_16, i23 %select_ln393_24

]]></Node>
<StgValue><ssdm name="select_ln393_38"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_29_begin:78  %select_ln393_39 = select i1 %and_ln393_6, i11 %conv_1_inc_new_V_2_l_1, i11 %select_ln393_25

]]></Node>
<StgValue><ssdm name="select_ln393_39"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
hls_label_29_begin:80  %select_ln393_40 = select i1 %and_ln393_6, i21 %conv_1_bias_new_V_2_3, i21 %select_ln393_26

]]></Node>
<StgValue><ssdm name="select_ln393_40"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_29_begin:82  %add_ln1353_17 = add i21 16384, %conv_1_bias_new_V_2_3

]]></Node>
<StgValue><ssdm name="add_ln1353_17"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
hls_label_29_begin:83  %select_ln393_41 = select i1 %and_ln393_6, i21 %add_ln1353_17, i21 %select_ln393_27

]]></Node>
<StgValue><ssdm name="select_ln393_41"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_29_begin:85  %select_ln393_42 = select i1 %and_ln393_6, i12 %conv_1_inc_new_V_3_l_1, i12 %select_ln393_28

]]></Node>
<StgValue><ssdm name="select_ln393_42"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
hls_label_29_begin:87  %select_ln393_43 = select i1 %and_ln393_6, i23 %conv_1_bias_new_V_3_3, i23 %select_ln393_29

]]></Node>
<StgValue><ssdm name="select_ln393_43"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_29_begin:89  %add_ln1353_18 = add i23 16384, %conv_1_bias_new_V_3_3

]]></Node>
<StgValue><ssdm name="add_ln1353_18"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
hls_label_29_begin:90  %select_ln393_44 = select i1 %and_ln393_6, i23 %add_ln1353_18, i23 %select_ln393_30

]]></Node>
<StgValue><ssdm name="select_ln393_44"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
hls_label_29_begin:110  %tmp_V = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %vec_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="128">
<![CDATA[
hls_label_29_begin:111  %trunc_ln647 = trunc i128 %tmp_V to i4

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_29_begin:112  %p_Result_82_i_i = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 64, i32 67)

]]></Node>
<StgValue><ssdm name="p_Result_82_i_i"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_29_begin:114  %p_Result_1_i_i = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="p_Result_1_i_i"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_29_begin:115  %p_Result_82_1_i_i = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 68, i32 71)

]]></Node>
<StgValue><ssdm name="p_Result_82_1_i_i"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_29_begin:117  %p_Result_2_i_i = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="p_Result_2_i_i"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_29_begin:118  %p_Result_82_2_i_i = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 72, i32 75)

]]></Node>
<StgValue><ssdm name="p_Result_82_2_i_i"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_29_begin:120  %p_Result_3_i_i = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_3_i_i"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_29_begin:121  %p_Result_82_3_i_i = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 76, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_82_3_i_i"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_29_begin:123  %p_Result_4_i_i = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 16, i32 19)

]]></Node>
<StgValue><ssdm name="p_Result_4_i_i"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_29_begin:124  %p_Result_82_4_i_i = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 80, i32 83)

]]></Node>
<StgValue><ssdm name="p_Result_82_4_i_i"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_29_begin:126  %p_Result_5_i_i = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_5_i_i"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_29_begin:127  %p_Result_82_5_i_i = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 84, i32 87)

]]></Node>
<StgValue><ssdm name="p_Result_82_5_i_i"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_29_begin:129  %p_Result_6_i_i = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 24, i32 27)

]]></Node>
<StgValue><ssdm name="p_Result_6_i_i"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_29_begin:130  %p_Result_82_6_i_i = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 88, i32 91)

]]></Node>
<StgValue><ssdm name="p_Result_82_6_i_i"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_29_begin:132  %p_Result_7_i_i = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_7_i_i"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_29_begin:133  %p_Result_82_7_i_i = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 92, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_82_7_i_i"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_29_begin:135  %p_Result_8_i_i = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 32, i32 35)

]]></Node>
<StgValue><ssdm name="p_Result_8_i_i"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_29_begin:136  %p_Result_82_8_i_i = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 96, i32 99)

]]></Node>
<StgValue><ssdm name="p_Result_82_8_i_i"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_29_begin:138  %p_Result_9_i_i = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 36, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_9_i_i"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_29_begin:139  %p_Result_82_9_i_i = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 100, i32 103)

]]></Node>
<StgValue><ssdm name="p_Result_82_9_i_i"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_29_begin:141  %p_Result_10_i_i = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 40, i32 43)

]]></Node>
<StgValue><ssdm name="p_Result_10_i_i"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_29_begin:142  %p_Result_82_i_i_133 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 104, i32 107)

]]></Node>
<StgValue><ssdm name="p_Result_82_i_i_133"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_29_begin:144  %p_Result_11_i_i = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 44, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_11_i_i"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_29_begin:145  %p_Result_82_10_i_i = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 108, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_82_10_i_i"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_29_begin:147  %p_Result_12_i_i = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 48, i32 51)

]]></Node>
<StgValue><ssdm name="p_Result_12_i_i"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_29_begin:148  %p_Result_82_11_i_i = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 112, i32 115)

]]></Node>
<StgValue><ssdm name="p_Result_82_11_i_i"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_29_begin:150  %p_Result_13_i_i = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 52, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_13_i_i"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_29_begin:151  %p_Result_82_12_i_i = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 116, i32 119)

]]></Node>
<StgValue><ssdm name="p_Result_82_12_i_i"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_29_begin:153  %p_Result_14_i_i = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 56, i32 59)

]]></Node>
<StgValue><ssdm name="p_Result_14_i_i"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_29_begin:154  %p_Result_82_13_i_i = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 120, i32 123)

]]></Node>
<StgValue><ssdm name="p_Result_82_13_i_i"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_29_begin:156  %p_Result_i_i = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 60, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_i_i"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_29_begin:157  %p_Result_82_14_i_i = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 124, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_82_14_i_i"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="5">
<![CDATA[
hls_label_29_begin:163  %conv_1_w_new_V_0_2_l = load i64* %conv_1_w_new_V_0_2_a, align 8

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_0_2_l"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="5">
<![CDATA[
hls_label_29_begin:165  %conv_1_w_new_V_0_1_l = load i64* %conv_1_w_new_V_0_1_a, align 8

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_0_1_l"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="5">
<![CDATA[
hls_label_29_begin:167  %conv_1_w_new_V_0_0_l = load i64* %conv_1_w_new_V_0_0_a, align 8

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_0_0_l"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="416" op_0_bw="416" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_29_begin:168  %call_ret49_i = call fastcc { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } @pack_weight_data.2(i64 %conv_1_w_new_V_0_2_l, i64 %conv_1_w_new_V_0_1_l, i64 %conv_1_w_new_V_0_0_l)

]]></Node>
<StgValue><ssdm name="call_ret49_i"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:169  %wpacks_0_0_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret49_i, 0

]]></Node>
<StgValue><ssdm name="wpacks_0_0_V"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:170  %wpacks_0_1_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret49_i, 1

]]></Node>
<StgValue><ssdm name="wpacks_0_1_V"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:171  %wpacks_0_2_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret49_i, 2

]]></Node>
<StgValue><ssdm name="wpacks_0_2_V"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:172  %wpacks_0_3_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret49_i, 3

]]></Node>
<StgValue><ssdm name="wpacks_0_3_V"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:173  %wpacks_0_4_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret49_i, 4

]]></Node>
<StgValue><ssdm name="wpacks_0_4_V"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:174  %wpacks_0_5_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret49_i, 5

]]></Node>
<StgValue><ssdm name="wpacks_0_5_V"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:175  %wpacks_0_6_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret49_i, 6

]]></Node>
<StgValue><ssdm name="wpacks_0_6_V"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:176  %wpacks_0_7_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret49_i, 7

]]></Node>
<StgValue><ssdm name="wpacks_0_7_V"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:177  %wpacks_0_8_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret49_i, 8

]]></Node>
<StgValue><ssdm name="wpacks_0_8_V"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:178  %wpacks_0_9_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret49_i, 9

]]></Node>
<StgValue><ssdm name="wpacks_0_9_V"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:179  %wpacks_0_10_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret49_i, 10

]]></Node>
<StgValue><ssdm name="wpacks_0_10_V"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:180  %wpacks_0_11_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret49_i, 11

]]></Node>
<StgValue><ssdm name="wpacks_0_11_V"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:181  %wpacks_0_12_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret49_i, 12

]]></Node>
<StgValue><ssdm name="wpacks_0_12_V"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:182  %wpacks_0_13_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret49_i, 13

]]></Node>
<StgValue><ssdm name="wpacks_0_13_V"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:183  %wpacks_0_14_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret49_i, 14

]]></Node>
<StgValue><ssdm name="wpacks_0_14_V"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:184  %wpacks_0_15_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret49_i, 15

]]></Node>
<StgValue><ssdm name="wpacks_0_15_V"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="5">
<![CDATA[
hls_label_29_begin:186  %conv_1_w_new_V_1_2_l = load i64* %conv_1_w_new_V_1_2_a, align 8

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_1_2_l"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="5">
<![CDATA[
hls_label_29_begin:188  %conv_1_w_new_V_1_1_l = load i64* %conv_1_w_new_V_1_1_a, align 8

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_1_1_l"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="63" op_0_bw="5">
<![CDATA[
hls_label_29_begin:190  %conv_1_w_new_V_1_0_l = load i63* %conv_1_w_new_V_1_0_a, align 8

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_1_0_l"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="63">
<![CDATA[
hls_label_29_begin:191  %sext_ln404_1 = sext i63 %conv_1_w_new_V_1_0_l to i64

]]></Node>
<StgValue><ssdm name="sext_ln404_1"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="416" op_0_bw="416" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_29_begin:192  %call_ret50_i = call fastcc { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } @pack_weight_data.2(i64 %conv_1_w_new_V_1_2_l, i64 %conv_1_w_new_V_1_1_l, i64 %sext_ln404_1)

]]></Node>
<StgValue><ssdm name="call_ret50_i"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:193  %wpacks_1_0_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret50_i, 0

]]></Node>
<StgValue><ssdm name="wpacks_1_0_V"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:194  %wpacks_1_1_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret50_i, 1

]]></Node>
<StgValue><ssdm name="wpacks_1_1_V"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:195  %wpacks_1_2_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret50_i, 2

]]></Node>
<StgValue><ssdm name="wpacks_1_2_V"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:196  %wpacks_1_3_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret50_i, 3

]]></Node>
<StgValue><ssdm name="wpacks_1_3_V"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:197  %wpacks_1_4_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret50_i, 4

]]></Node>
<StgValue><ssdm name="wpacks_1_4_V"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:198  %wpacks_1_5_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret50_i, 5

]]></Node>
<StgValue><ssdm name="wpacks_1_5_V"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:199  %wpacks_1_6_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret50_i, 6

]]></Node>
<StgValue><ssdm name="wpacks_1_6_V"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:200  %wpacks_1_7_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret50_i, 7

]]></Node>
<StgValue><ssdm name="wpacks_1_7_V"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:201  %wpacks_1_8_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret50_i, 8

]]></Node>
<StgValue><ssdm name="wpacks_1_8_V"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:202  %wpacks_1_9_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret50_i, 9

]]></Node>
<StgValue><ssdm name="wpacks_1_9_V"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:203  %wpacks_1_10_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret50_i, 10

]]></Node>
<StgValue><ssdm name="wpacks_1_10_V"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:204  %wpacks_1_11_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret50_i, 11

]]></Node>
<StgValue><ssdm name="wpacks_1_11_V"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:205  %wpacks_1_12_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret50_i, 12

]]></Node>
<StgValue><ssdm name="wpacks_1_12_V"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:206  %wpacks_1_13_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret50_i, 13

]]></Node>
<StgValue><ssdm name="wpacks_1_13_V"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:207  %wpacks_1_14_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret50_i, 14

]]></Node>
<StgValue><ssdm name="wpacks_1_14_V"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:208  %wpacks_1_15_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret50_i, 15

]]></Node>
<StgValue><ssdm name="wpacks_1_15_V"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="5">
<![CDATA[
hls_label_29_begin:210  %conv_1_w_new_V_2_2_l = load i64* %conv_1_w_new_V_2_2_a, align 8

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_2_2_l"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="5">
<![CDATA[
hls_label_29_begin:212  %conv_1_w_new_V_2_1_l = load i64* %conv_1_w_new_V_2_1_a, align 8

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_2_1_l"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="5">
<![CDATA[
hls_label_29_begin:214  %conv_1_w_new_V_2_0_l = load i64* %conv_1_w_new_V_2_0_a, align 8

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_2_0_l"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="416" op_0_bw="416" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_29_begin:215  %call_ret51_i = call fastcc { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } @pack_weight_data.2(i64 %conv_1_w_new_V_2_2_l, i64 %conv_1_w_new_V_2_1_l, i64 %conv_1_w_new_V_2_0_l)

]]></Node>
<StgValue><ssdm name="call_ret51_i"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:216  %wpacks_2_0_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret51_i, 0

]]></Node>
<StgValue><ssdm name="wpacks_2_0_V"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:217  %wpacks_2_1_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret51_i, 1

]]></Node>
<StgValue><ssdm name="wpacks_2_1_V"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:218  %wpacks_2_2_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret51_i, 2

]]></Node>
<StgValue><ssdm name="wpacks_2_2_V"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:219  %wpacks_2_3_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret51_i, 3

]]></Node>
<StgValue><ssdm name="wpacks_2_3_V"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:220  %wpacks_2_4_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret51_i, 4

]]></Node>
<StgValue><ssdm name="wpacks_2_4_V"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:221  %wpacks_2_5_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret51_i, 5

]]></Node>
<StgValue><ssdm name="wpacks_2_5_V"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:222  %wpacks_2_6_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret51_i, 6

]]></Node>
<StgValue><ssdm name="wpacks_2_6_V"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:223  %wpacks_2_7_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret51_i, 7

]]></Node>
<StgValue><ssdm name="wpacks_2_7_V"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:224  %wpacks_2_8_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret51_i, 8

]]></Node>
<StgValue><ssdm name="wpacks_2_8_V"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:225  %wpacks_2_9_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret51_i, 9

]]></Node>
<StgValue><ssdm name="wpacks_2_9_V"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:226  %wpacks_2_10_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret51_i, 10

]]></Node>
<StgValue><ssdm name="wpacks_2_10_V"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:227  %wpacks_2_11_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret51_i, 11

]]></Node>
<StgValue><ssdm name="wpacks_2_11_V"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:228  %wpacks_2_12_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret51_i, 12

]]></Node>
<StgValue><ssdm name="wpacks_2_12_V"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:229  %wpacks_2_13_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret51_i, 13

]]></Node>
<StgValue><ssdm name="wpacks_2_13_V"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:230  %wpacks_2_14_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret51_i, 14

]]></Node>
<StgValue><ssdm name="wpacks_2_14_V"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:231  %wpacks_2_15_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret51_i, 15

]]></Node>
<StgValue><ssdm name="wpacks_2_15_V"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="5">
<![CDATA[
hls_label_29_begin:233  %conv_1_w_new_V_3_2_l = load i64* %conv_1_w_new_V_3_2_a, align 8

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_3_2_l"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="5">
<![CDATA[
hls_label_29_begin:235  %conv_1_w_new_V_3_1_l = load i64* %conv_1_w_new_V_3_1_a, align 8

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_3_1_l"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="5">
<![CDATA[
hls_label_29_begin:237  %conv_1_w_new_V_3_0_l = load i64* %conv_1_w_new_V_3_0_a, align 8

]]></Node>
<StgValue><ssdm name="conv_1_w_new_V_3_0_l"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="416" op_0_bw="416" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_29_begin:238  %call_ret52_i = call fastcc { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } @pack_weight_data.2(i64 %conv_1_w_new_V_3_2_l, i64 %conv_1_w_new_V_3_1_l, i64 %conv_1_w_new_V_3_0_l)

]]></Node>
<StgValue><ssdm name="call_ret52_i"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:239  %wpacks_3_0_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret52_i, 0

]]></Node>
<StgValue><ssdm name="wpacks_3_0_V"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:240  %wpacks_3_1_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret52_i, 1

]]></Node>
<StgValue><ssdm name="wpacks_3_1_V"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:241  %wpacks_3_2_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret52_i, 2

]]></Node>
<StgValue><ssdm name="wpacks_3_2_V"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:242  %wpacks_3_3_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret52_i, 3

]]></Node>
<StgValue><ssdm name="wpacks_3_3_V"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:243  %wpacks_3_4_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret52_i, 4

]]></Node>
<StgValue><ssdm name="wpacks_3_4_V"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:244  %wpacks_3_5_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret52_i, 5

]]></Node>
<StgValue><ssdm name="wpacks_3_5_V"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:245  %wpacks_3_6_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret52_i, 6

]]></Node>
<StgValue><ssdm name="wpacks_3_6_V"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:246  %wpacks_3_7_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret52_i, 7

]]></Node>
<StgValue><ssdm name="wpacks_3_7_V"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:247  %wpacks_3_8_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret52_i, 8

]]></Node>
<StgValue><ssdm name="wpacks_3_8_V"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:248  %wpacks_3_9_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret52_i, 9

]]></Node>
<StgValue><ssdm name="wpacks_3_9_V"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:249  %wpacks_3_10_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret52_i, 10

]]></Node>
<StgValue><ssdm name="wpacks_3_10_V"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:250  %wpacks_3_11_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret52_i, 11

]]></Node>
<StgValue><ssdm name="wpacks_3_11_V"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:251  %wpacks_3_12_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret52_i, 12

]]></Node>
<StgValue><ssdm name="wpacks_3_12_V"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:252  %wpacks_3_13_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret52_i, 13

]]></Node>
<StgValue><ssdm name="wpacks_3_13_V"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:253  %wpacks_3_14_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret52_i, 14

]]></Node>
<StgValue><ssdm name="wpacks_3_14_V"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="26" op_0_bw="416">
<![CDATA[
hls_label_29_begin:254  %wpacks_3_15_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret52_i, 15

]]></Node>
<StgValue><ssdm name="wpacks_3_15_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="323" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_29_begin:113  %ipack_0_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_82_i_i, i7 0, i4 %trunc_ln647)

]]></Node>
<StgValue><ssdm name="ipack_0_V"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_29_begin:116  %ipack_1_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_82_1_i_i, i7 0, i4 %p_Result_1_i_i)

]]></Node>
<StgValue><ssdm name="ipack_1_V"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_29_begin:119  %ipack_2_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_82_2_i_i, i7 0, i4 %p_Result_2_i_i)

]]></Node>
<StgValue><ssdm name="ipack_2_V"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_29_begin:122  %ipack_3_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_82_3_i_i, i7 0, i4 %p_Result_3_i_i)

]]></Node>
<StgValue><ssdm name="ipack_3_V"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_29_begin:125  %ipack_4_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_82_4_i_i, i7 0, i4 %p_Result_4_i_i)

]]></Node>
<StgValue><ssdm name="ipack_4_V"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_29_begin:128  %ipack_5_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_82_5_i_i, i7 0, i4 %p_Result_5_i_i)

]]></Node>
<StgValue><ssdm name="ipack_5_V"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_29_begin:131  %ipack_6_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_82_6_i_i, i7 0, i4 %p_Result_6_i_i)

]]></Node>
<StgValue><ssdm name="ipack_6_V"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_29_begin:134  %ipack_7_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_82_7_i_i, i7 0, i4 %p_Result_7_i_i)

]]></Node>
<StgValue><ssdm name="ipack_7_V"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_29_begin:137  %ipack_8_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_82_8_i_i, i7 0, i4 %p_Result_8_i_i)

]]></Node>
<StgValue><ssdm name="ipack_8_V"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_29_begin:140  %ipack_9_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_82_9_i_i, i7 0, i4 %p_Result_9_i_i)

]]></Node>
<StgValue><ssdm name="ipack_9_V"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_29_begin:143  %ipack_10_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_82_i_i_133, i7 0, i4 %p_Result_10_i_i)

]]></Node>
<StgValue><ssdm name="ipack_10_V"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_29_begin:146  %ipack_11_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_82_10_i_i, i7 0, i4 %p_Result_11_i_i)

]]></Node>
<StgValue><ssdm name="ipack_11_V"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_29_begin:149  %ipack_12_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_82_11_i_i, i7 0, i4 %p_Result_12_i_i)

]]></Node>
<StgValue><ssdm name="ipack_12_V"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_29_begin:152  %ipack_13_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_82_12_i_i, i7 0, i4 %p_Result_13_i_i)

]]></Node>
<StgValue><ssdm name="ipack_13_V"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_29_begin:155  %ipack_14_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_82_13_i_i, i7 0, i4 %p_Result_14_i_i)

]]></Node>
<StgValue><ssdm name="ipack_14_V"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_29_begin:158  %ipack_15_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_82_14_i_i, i7 0, i4 %p_Result_i_i)

]]></Node>
<StgValue><ssdm name="ipack_15_V"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="26" op_10_bw="26" op_11_bw="26" op_12_bw="26" op_13_bw="26" op_14_bw="26" op_15_bw="26" op_16_bw="26" op_17_bw="15" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="15" op_24_bw="15" op_25_bw="15" op_26_bw="15" op_27_bw="15" op_28_bw="15" op_29_bw="15" op_30_bw="15" op_31_bw="15" op_32_bw="15">
<![CDATA[
hls_label_29_begin:255  %call_ret1 = call fastcc { i16, i16, i16, i16 } @simd_MAC.2(i26 %wpacks_0_0_V, i26 %wpacks_0_1_V, i26 %wpacks_0_2_V, i26 %wpacks_0_3_V, i26 %wpacks_0_4_V, i26 %wpacks_0_5_V, i26 %wpacks_0_6_V, i26 %wpacks_0_7_V, i26 %wpacks_0_8_V, i26 %wpacks_0_9_V, i26 %wpacks_0_10_V, i26 %wpacks_0_11_V, i26 %wpacks_0_12_V, i26 %wpacks_0_13_V, i26 %wpacks_0_14_V, i26 %wpacks_0_15_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V, i15 %ipack_8_V, i15 %ipack_9_V, i15 %ipack_10_V, i15 %ipack_11_V, i15 %ipack_12_V, i15 %ipack_13_V, i15 %ipack_14_V, i15 %ipack_15_V)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="26" op_10_bw="26" op_11_bw="26" op_12_bw="26" op_13_bw="26" op_14_bw="26" op_15_bw="26" op_16_bw="26" op_17_bw="15" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="15" op_24_bw="15" op_25_bw="15" op_26_bw="15" op_27_bw="15" op_28_bw="15" op_29_bw="15" op_30_bw="15" op_31_bw="15" op_32_bw="15">
<![CDATA[
hls_label_29_begin:268  %call_ret2 = call fastcc { i16, i16, i16, i16 } @simd_MAC.2(i26 %wpacks_1_0_V, i26 %wpacks_1_1_V, i26 %wpacks_1_2_V, i26 %wpacks_1_3_V, i26 %wpacks_1_4_V, i26 %wpacks_1_5_V, i26 %wpacks_1_6_V, i26 %wpacks_1_7_V, i26 %wpacks_1_8_V, i26 %wpacks_1_9_V, i26 %wpacks_1_10_V, i26 %wpacks_1_11_V, i26 %wpacks_1_12_V, i26 %wpacks_1_13_V, i26 %wpacks_1_14_V, i26 %wpacks_1_15_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V, i15 %ipack_8_V, i15 %ipack_9_V, i15 %ipack_10_V, i15 %ipack_11_V, i15 %ipack_12_V, i15 %ipack_13_V, i15 %ipack_14_V, i15 %ipack_15_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="26" op_10_bw="26" op_11_bw="26" op_12_bw="26" op_13_bw="26" op_14_bw="26" op_15_bw="26" op_16_bw="26" op_17_bw="15" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="15" op_24_bw="15" op_25_bw="15" op_26_bw="15" op_27_bw="15" op_28_bw="15" op_29_bw="15" op_30_bw="15" op_31_bw="15" op_32_bw="15">
<![CDATA[
hls_label_29_begin:281  %call_ret3 = call fastcc { i16, i16, i16, i16 } @simd_MAC.2(i26 %wpacks_2_0_V, i26 %wpacks_2_1_V, i26 %wpacks_2_2_V, i26 %wpacks_2_3_V, i26 %wpacks_2_4_V, i26 %wpacks_2_5_V, i26 %wpacks_2_6_V, i26 %wpacks_2_7_V, i26 %wpacks_2_8_V, i26 %wpacks_2_9_V, i26 %wpacks_2_10_V, i26 %wpacks_2_11_V, i26 %wpacks_2_12_V, i26 %wpacks_2_13_V, i26 %wpacks_2_14_V, i26 %wpacks_2_15_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V, i15 %ipack_8_V, i15 %ipack_9_V, i15 %ipack_10_V, i15 %ipack_11_V, i15 %ipack_12_V, i15 %ipack_13_V, i15 %ipack_14_V, i15 %ipack_15_V)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="26" op_10_bw="26" op_11_bw="26" op_12_bw="26" op_13_bw="26" op_14_bw="26" op_15_bw="26" op_16_bw="26" op_17_bw="15" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="15" op_24_bw="15" op_25_bw="15" op_26_bw="15" op_27_bw="15" op_28_bw="15" op_29_bw="15" op_30_bw="15" op_31_bw="15" op_32_bw="15">
<![CDATA[
hls_label_29_begin:294  %call_ret = call fastcc { i16, i16, i16, i16 } @simd_MAC.2(i26 %wpacks_3_0_V, i26 %wpacks_3_1_V, i26 %wpacks_3_2_V, i26 %wpacks_3_3_V, i26 %wpacks_3_4_V, i26 %wpacks_3_5_V, i26 %wpacks_3_6_V, i26 %wpacks_3_7_V, i26 %wpacks_3_8_V, i26 %wpacks_3_9_V, i26 %wpacks_3_10_V, i26 %wpacks_3_11_V, i26 %wpacks_3_12_V, i26 %wpacks_3_13_V, i26 %wpacks_3_14_V, i26 %wpacks_3_15_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V, i15 %ipack_8_V, i15 %ipack_9_V, i15 %ipack_10_V, i15 %ipack_11_V, i15 %ipack_12_V, i15 %ipack_13_V, i15 %ipack_14_V, i15 %ipack_15_V)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="343" st_id="8" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="26" op_10_bw="26" op_11_bw="26" op_12_bw="26" op_13_bw="26" op_14_bw="26" op_15_bw="26" op_16_bw="26" op_17_bw="15" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="15" op_24_bw="15" op_25_bw="15" op_26_bw="15" op_27_bw="15" op_28_bw="15" op_29_bw="15" op_30_bw="15" op_31_bw="15" op_32_bw="15">
<![CDATA[
hls_label_29_begin:255  %call_ret1 = call fastcc { i16, i16, i16, i16 } @simd_MAC.2(i26 %wpacks_0_0_V, i26 %wpacks_0_1_V, i26 %wpacks_0_2_V, i26 %wpacks_0_3_V, i26 %wpacks_0_4_V, i26 %wpacks_0_5_V, i26 %wpacks_0_6_V, i26 %wpacks_0_7_V, i26 %wpacks_0_8_V, i26 %wpacks_0_9_V, i26 %wpacks_0_10_V, i26 %wpacks_0_11_V, i26 %wpacks_0_12_V, i26 %wpacks_0_13_V, i26 %wpacks_0_14_V, i26 %wpacks_0_15_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V, i15 %ipack_8_V, i15 %ipack_9_V, i15 %ipack_10_V, i15 %ipack_11_V, i15 %ipack_12_V, i15 %ipack_13_V, i15 %ipack_14_V, i15 %ipack_15_V)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="26" op_10_bw="26" op_11_bw="26" op_12_bw="26" op_13_bw="26" op_14_bw="26" op_15_bw="26" op_16_bw="26" op_17_bw="15" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="15" op_24_bw="15" op_25_bw="15" op_26_bw="15" op_27_bw="15" op_28_bw="15" op_29_bw="15" op_30_bw="15" op_31_bw="15" op_32_bw="15">
<![CDATA[
hls_label_29_begin:268  %call_ret2 = call fastcc { i16, i16, i16, i16 } @simd_MAC.2(i26 %wpacks_1_0_V, i26 %wpacks_1_1_V, i26 %wpacks_1_2_V, i26 %wpacks_1_3_V, i26 %wpacks_1_4_V, i26 %wpacks_1_5_V, i26 %wpacks_1_6_V, i26 %wpacks_1_7_V, i26 %wpacks_1_8_V, i26 %wpacks_1_9_V, i26 %wpacks_1_10_V, i26 %wpacks_1_11_V, i26 %wpacks_1_12_V, i26 %wpacks_1_13_V, i26 %wpacks_1_14_V, i26 %wpacks_1_15_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V, i15 %ipack_8_V, i15 %ipack_9_V, i15 %ipack_10_V, i15 %ipack_11_V, i15 %ipack_12_V, i15 %ipack_13_V, i15 %ipack_14_V, i15 %ipack_15_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="345" st_id="8" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="26" op_10_bw="26" op_11_bw="26" op_12_bw="26" op_13_bw="26" op_14_bw="26" op_15_bw="26" op_16_bw="26" op_17_bw="15" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="15" op_24_bw="15" op_25_bw="15" op_26_bw="15" op_27_bw="15" op_28_bw="15" op_29_bw="15" op_30_bw="15" op_31_bw="15" op_32_bw="15">
<![CDATA[
hls_label_29_begin:281  %call_ret3 = call fastcc { i16, i16, i16, i16 } @simd_MAC.2(i26 %wpacks_2_0_V, i26 %wpacks_2_1_V, i26 %wpacks_2_2_V, i26 %wpacks_2_3_V, i26 %wpacks_2_4_V, i26 %wpacks_2_5_V, i26 %wpacks_2_6_V, i26 %wpacks_2_7_V, i26 %wpacks_2_8_V, i26 %wpacks_2_9_V, i26 %wpacks_2_10_V, i26 %wpacks_2_11_V, i26 %wpacks_2_12_V, i26 %wpacks_2_13_V, i26 %wpacks_2_14_V, i26 %wpacks_2_15_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V, i15 %ipack_8_V, i15 %ipack_9_V, i15 %ipack_10_V, i15 %ipack_11_V, i15 %ipack_12_V, i15 %ipack_13_V, i15 %ipack_14_V, i15 %ipack_15_V)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="26" op_10_bw="26" op_11_bw="26" op_12_bw="26" op_13_bw="26" op_14_bw="26" op_15_bw="26" op_16_bw="26" op_17_bw="15" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="15" op_24_bw="15" op_25_bw="15" op_26_bw="15" op_27_bw="15" op_28_bw="15" op_29_bw="15" op_30_bw="15" op_31_bw="15" op_32_bw="15">
<![CDATA[
hls_label_29_begin:294  %call_ret = call fastcc { i16, i16, i16, i16 } @simd_MAC.2(i26 %wpacks_3_0_V, i26 %wpacks_3_1_V, i26 %wpacks_3_2_V, i26 %wpacks_3_3_V, i26 %wpacks_3_4_V, i26 %wpacks_3_5_V, i26 %wpacks_3_6_V, i26 %wpacks_3_7_V, i26 %wpacks_3_8_V, i26 %wpacks_3_9_V, i26 %wpacks_3_10_V, i26 %wpacks_3_11_V, i26 %wpacks_3_12_V, i26 %wpacks_3_13_V, i26 %wpacks_3_14_V, i26 %wpacks_3_15_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V, i15 %ipack_8_V, i15 %ipack_9_V, i15 %ipack_10_V, i15 %ipack_11_V, i15 %ipack_12_V, i15 %ipack_13_V, i15 %ipack_14_V, i15 %ipack_15_V)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="347" st_id="9" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="26" op_10_bw="26" op_11_bw="26" op_12_bw="26" op_13_bw="26" op_14_bw="26" op_15_bw="26" op_16_bw="26" op_17_bw="15" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="15" op_24_bw="15" op_25_bw="15" op_26_bw="15" op_27_bw="15" op_28_bw="15" op_29_bw="15" op_30_bw="15" op_31_bw="15" op_32_bw="15">
<![CDATA[
hls_label_29_begin:255  %call_ret1 = call fastcc { i16, i16, i16, i16 } @simd_MAC.2(i26 %wpacks_0_0_V, i26 %wpacks_0_1_V, i26 %wpacks_0_2_V, i26 %wpacks_0_3_V, i26 %wpacks_0_4_V, i26 %wpacks_0_5_V, i26 %wpacks_0_6_V, i26 %wpacks_0_7_V, i26 %wpacks_0_8_V, i26 %wpacks_0_9_V, i26 %wpacks_0_10_V, i26 %wpacks_0_11_V, i26 %wpacks_0_12_V, i26 %wpacks_0_13_V, i26 %wpacks_0_14_V, i26 %wpacks_0_15_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V, i15 %ipack_8_V, i15 %ipack_9_V, i15 %ipack_10_V, i15 %ipack_11_V, i15 %ipack_12_V, i15 %ipack_13_V, i15 %ipack_14_V, i15 %ipack_15_V)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="348" st_id="9" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="26" op_10_bw="26" op_11_bw="26" op_12_bw="26" op_13_bw="26" op_14_bw="26" op_15_bw="26" op_16_bw="26" op_17_bw="15" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="15" op_24_bw="15" op_25_bw="15" op_26_bw="15" op_27_bw="15" op_28_bw="15" op_29_bw="15" op_30_bw="15" op_31_bw="15" op_32_bw="15">
<![CDATA[
hls_label_29_begin:268  %call_ret2 = call fastcc { i16, i16, i16, i16 } @simd_MAC.2(i26 %wpacks_1_0_V, i26 %wpacks_1_1_V, i26 %wpacks_1_2_V, i26 %wpacks_1_3_V, i26 %wpacks_1_4_V, i26 %wpacks_1_5_V, i26 %wpacks_1_6_V, i26 %wpacks_1_7_V, i26 %wpacks_1_8_V, i26 %wpacks_1_9_V, i26 %wpacks_1_10_V, i26 %wpacks_1_11_V, i26 %wpacks_1_12_V, i26 %wpacks_1_13_V, i26 %wpacks_1_14_V, i26 %wpacks_1_15_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V, i15 %ipack_8_V, i15 %ipack_9_V, i15 %ipack_10_V, i15 %ipack_11_V, i15 %ipack_12_V, i15 %ipack_13_V, i15 %ipack_14_V, i15 %ipack_15_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="349" st_id="9" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="26" op_10_bw="26" op_11_bw="26" op_12_bw="26" op_13_bw="26" op_14_bw="26" op_15_bw="26" op_16_bw="26" op_17_bw="15" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="15" op_24_bw="15" op_25_bw="15" op_26_bw="15" op_27_bw="15" op_28_bw="15" op_29_bw="15" op_30_bw="15" op_31_bw="15" op_32_bw="15">
<![CDATA[
hls_label_29_begin:281  %call_ret3 = call fastcc { i16, i16, i16, i16 } @simd_MAC.2(i26 %wpacks_2_0_V, i26 %wpacks_2_1_V, i26 %wpacks_2_2_V, i26 %wpacks_2_3_V, i26 %wpacks_2_4_V, i26 %wpacks_2_5_V, i26 %wpacks_2_6_V, i26 %wpacks_2_7_V, i26 %wpacks_2_8_V, i26 %wpacks_2_9_V, i26 %wpacks_2_10_V, i26 %wpacks_2_11_V, i26 %wpacks_2_12_V, i26 %wpacks_2_13_V, i26 %wpacks_2_14_V, i26 %wpacks_2_15_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V, i15 %ipack_8_V, i15 %ipack_9_V, i15 %ipack_10_V, i15 %ipack_11_V, i15 %ipack_12_V, i15 %ipack_13_V, i15 %ipack_14_V, i15 %ipack_15_V)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="350" st_id="9" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="26" op_10_bw="26" op_11_bw="26" op_12_bw="26" op_13_bw="26" op_14_bw="26" op_15_bw="26" op_16_bw="26" op_17_bw="15" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="15" op_24_bw="15" op_25_bw="15" op_26_bw="15" op_27_bw="15" op_28_bw="15" op_29_bw="15" op_30_bw="15" op_31_bw="15" op_32_bw="15">
<![CDATA[
hls_label_29_begin:294  %call_ret = call fastcc { i16, i16, i16, i16 } @simd_MAC.2(i26 %wpacks_3_0_V, i26 %wpacks_3_1_V, i26 %wpacks_3_2_V, i26 %wpacks_3_3_V, i26 %wpacks_3_4_V, i26 %wpacks_3_5_V, i26 %wpacks_3_6_V, i26 %wpacks_3_7_V, i26 %wpacks_3_8_V, i26 %wpacks_3_9_V, i26 %wpacks_3_10_V, i26 %wpacks_3_11_V, i26 %wpacks_3_12_V, i26 %wpacks_3_13_V, i26 %wpacks_3_14_V, i26 %wpacks_3_15_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V, i15 %ipack_8_V, i15 %ipack_9_V, i15 %ipack_10_V, i15 %ipack_11_V, i15 %ipack_12_V, i15 %ipack_13_V, i15 %ipack_14_V, i15 %ipack_15_V)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="351" st_id="10" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="26" op_10_bw="26" op_11_bw="26" op_12_bw="26" op_13_bw="26" op_14_bw="26" op_15_bw="26" op_16_bw="26" op_17_bw="15" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="15" op_24_bw="15" op_25_bw="15" op_26_bw="15" op_27_bw="15" op_28_bw="15" op_29_bw="15" op_30_bw="15" op_31_bw="15" op_32_bw="15">
<![CDATA[
hls_label_29_begin:255  %call_ret1 = call fastcc { i16, i16, i16, i16 } @simd_MAC.2(i26 %wpacks_0_0_V, i26 %wpacks_0_1_V, i26 %wpacks_0_2_V, i26 %wpacks_0_3_V, i26 %wpacks_0_4_V, i26 %wpacks_0_5_V, i26 %wpacks_0_6_V, i26 %wpacks_0_7_V, i26 %wpacks_0_8_V, i26 %wpacks_0_9_V, i26 %wpacks_0_10_V, i26 %wpacks_0_11_V, i26 %wpacks_0_12_V, i26 %wpacks_0_13_V, i26 %wpacks_0_14_V, i26 %wpacks_0_15_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V, i15 %ipack_8_V, i15 %ipack_9_V, i15 %ipack_10_V, i15 %ipack_11_V, i15 %ipack_12_V, i15 %ipack_13_V, i15 %ipack_14_V, i15 %ipack_15_V)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="64">
<![CDATA[
hls_label_29_begin:258  %firPartialRes0_0_V = extractvalue { i16, i16, i16, i16 } %call_ret1, 2

]]></Node>
<StgValue><ssdm name="firPartialRes0_0_V"/></StgValue>
</operation>

<operation id="353" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="64">
<![CDATA[
hls_label_29_begin:259  %firPartial3_V_0_i = extractvalue { i16, i16, i16, i16 } %call_ret1, 3

]]></Node>
<StgValue><ssdm name="firPartial3_V_0_i"/></StgValue>
</operation>

<operation id="354" st_id="10" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="26" op_10_bw="26" op_11_bw="26" op_12_bw="26" op_13_bw="26" op_14_bw="26" op_15_bw="26" op_16_bw="26" op_17_bw="15" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="15" op_24_bw="15" op_25_bw="15" op_26_bw="15" op_27_bw="15" op_28_bw="15" op_29_bw="15" op_30_bw="15" op_31_bw="15" op_32_bw="15">
<![CDATA[
hls_label_29_begin:268  %call_ret2 = call fastcc { i16, i16, i16, i16 } @simd_MAC.2(i26 %wpacks_1_0_V, i26 %wpacks_1_1_V, i26 %wpacks_1_2_V, i26 %wpacks_1_3_V, i26 %wpacks_1_4_V, i26 %wpacks_1_5_V, i26 %wpacks_1_6_V, i26 %wpacks_1_7_V, i26 %wpacks_1_8_V, i26 %wpacks_1_9_V, i26 %wpacks_1_10_V, i26 %wpacks_1_11_V, i26 %wpacks_1_12_V, i26 %wpacks_1_13_V, i26 %wpacks_1_14_V, i26 %wpacks_1_15_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V, i15 %ipack_8_V, i15 %ipack_9_V, i15 %ipack_10_V, i15 %ipack_11_V, i15 %ipack_12_V, i15 %ipack_13_V, i15 %ipack_14_V, i15 %ipack_15_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="355" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="64">
<![CDATA[
hls_label_29_begin:271  %firPartialRes0_1_V = extractvalue { i16, i16, i16, i16 } %call_ret2, 2

]]></Node>
<StgValue><ssdm name="firPartialRes0_1_V"/></StgValue>
</operation>

<operation id="356" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="64">
<![CDATA[
hls_label_29_begin:272  %firPartial3_V_0_1_i = extractvalue { i16, i16, i16, i16 } %call_ret2, 3

]]></Node>
<StgValue><ssdm name="firPartial3_V_0_1_i"/></StgValue>
</operation>

<operation id="357" st_id="10" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="26" op_10_bw="26" op_11_bw="26" op_12_bw="26" op_13_bw="26" op_14_bw="26" op_15_bw="26" op_16_bw="26" op_17_bw="15" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="15" op_24_bw="15" op_25_bw="15" op_26_bw="15" op_27_bw="15" op_28_bw="15" op_29_bw="15" op_30_bw="15" op_31_bw="15" op_32_bw="15">
<![CDATA[
hls_label_29_begin:281  %call_ret3 = call fastcc { i16, i16, i16, i16 } @simd_MAC.2(i26 %wpacks_2_0_V, i26 %wpacks_2_1_V, i26 %wpacks_2_2_V, i26 %wpacks_2_3_V, i26 %wpacks_2_4_V, i26 %wpacks_2_5_V, i26 %wpacks_2_6_V, i26 %wpacks_2_7_V, i26 %wpacks_2_8_V, i26 %wpacks_2_9_V, i26 %wpacks_2_10_V, i26 %wpacks_2_11_V, i26 %wpacks_2_12_V, i26 %wpacks_2_13_V, i26 %wpacks_2_14_V, i26 %wpacks_2_15_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V, i15 %ipack_8_V, i15 %ipack_9_V, i15 %ipack_10_V, i15 %ipack_11_V, i15 %ipack_12_V, i15 %ipack_13_V, i15 %ipack_14_V, i15 %ipack_15_V)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="358" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="64">
<![CDATA[
hls_label_29_begin:284  %firPartialRes0_2_V = extractvalue { i16, i16, i16, i16 } %call_ret3, 2

]]></Node>
<StgValue><ssdm name="firPartialRes0_2_V"/></StgValue>
</operation>

<operation id="359" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="64">
<![CDATA[
hls_label_29_begin:285  %firPartial3_V_0_2_i = extractvalue { i16, i16, i16, i16 } %call_ret3, 3

]]></Node>
<StgValue><ssdm name="firPartial3_V_0_2_i"/></StgValue>
</operation>

<operation id="360" st_id="10" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="26" op_10_bw="26" op_11_bw="26" op_12_bw="26" op_13_bw="26" op_14_bw="26" op_15_bw="26" op_16_bw="26" op_17_bw="15" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="15" op_24_bw="15" op_25_bw="15" op_26_bw="15" op_27_bw="15" op_28_bw="15" op_29_bw="15" op_30_bw="15" op_31_bw="15" op_32_bw="15">
<![CDATA[
hls_label_29_begin:294  %call_ret = call fastcc { i16, i16, i16, i16 } @simd_MAC.2(i26 %wpacks_3_0_V, i26 %wpacks_3_1_V, i26 %wpacks_3_2_V, i26 %wpacks_3_3_V, i26 %wpacks_3_4_V, i26 %wpacks_3_5_V, i26 %wpacks_3_6_V, i26 %wpacks_3_7_V, i26 %wpacks_3_8_V, i26 %wpacks_3_9_V, i26 %wpacks_3_10_V, i26 %wpacks_3_11_V, i26 %wpacks_3_12_V, i26 %wpacks_3_13_V, i26 %wpacks_3_14_V, i26 %wpacks_3_15_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V, i15 %ipack_8_V, i15 %ipack_9_V, i15 %ipack_10_V, i15 %ipack_11_V, i15 %ipack_12_V, i15 %ipack_13_V, i15 %ipack_14_V, i15 %ipack_15_V)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="361" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="64">
<![CDATA[
hls_label_29_begin:297  %firPartialRes0_3_V = extractvalue { i16, i16, i16, i16 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="firPartialRes0_3_V"/></StgValue>
</operation>

<operation id="362" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="64">
<![CDATA[
hls_label_29_begin:298  %firPartial3_V_0_3_i = extractvalue { i16, i16, i16, i16 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="firPartial3_V_0_3_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="363" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16">
<![CDATA[
hls_label_29_begin:0  %firPartialRes0_V_0_3_2 = load i16* %firPartialRes0_V_0_3

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_0_3_2"/></StgValue>
</operation>

<operation id="364" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16">
<![CDATA[
hls_label_29_begin:1  %firPartialRes0_V_1_3_2 = load i16* %firPartialRes0_V_1_3

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_1_3_2"/></StgValue>
</operation>

<operation id="365" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16">
<![CDATA[
hls_label_29_begin:2  %firPartialRes0_V_2_3_1 = load i16* %firPartialRes0_V_2_3

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_2_3_1"/></StgValue>
</operation>

<operation id="366" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16">
<![CDATA[
hls_label_29_begin:3  %firPartialRes0_V_3_3_1 = load i16* %firPartialRes0_V_3_3

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_3_3_1"/></StgValue>
</operation>

<operation id="367" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16">
<![CDATA[
hls_label_29_begin:4  %firPartialRes1_0_V_s = load i16* %firPartialRes1_0_V_2

]]></Node>
<StgValue><ssdm name="firPartialRes1_0_V_s"/></StgValue>
</operation>

<operation id="368" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16">
<![CDATA[
hls_label_29_begin:5  %firPartialRes1_1_V_s = load i16* %firPartialRes1_1_V_2

]]></Node>
<StgValue><ssdm name="firPartialRes1_1_V_s"/></StgValue>
</operation>

<operation id="369" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16">
<![CDATA[
hls_label_29_begin:6  %firPartialRes1_2_V_s = load i16* %firPartialRes1_2_V_1

]]></Node>
<StgValue><ssdm name="firPartialRes1_2_V_s"/></StgValue>
</operation>

<operation id="370" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16">
<![CDATA[
hls_label_29_begin:7  %firPartialRes1_3_V_s = load i16* %firPartialRes1_3_V_1

]]></Node>
<StgValue><ssdm name="firPartialRes1_3_V_s"/></StgValue>
</operation>

<operation id="371" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16">
<![CDATA[
hls_label_29_begin:8  %outPartialArr0_0_V_s = load i16* %outPartialArr0_0_V_2

]]></Node>
<StgValue><ssdm name="outPartialArr0_0_V_s"/></StgValue>
</operation>

<operation id="372" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16">
<![CDATA[
hls_label_29_begin:9  %outPartialArr0_1_V_s = load i16* %outPartialArr0_1_V_2

]]></Node>
<StgValue><ssdm name="outPartialArr0_1_V_s"/></StgValue>
</operation>

<operation id="373" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16">
<![CDATA[
hls_label_29_begin:10  %outPartialArr0_2_V_s = load i16* %outPartialArr0_2_V_1

]]></Node>
<StgValue><ssdm name="outPartialArr0_2_V_s"/></StgValue>
</operation>

<operation id="374" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16">
<![CDATA[
hls_label_29_begin:11  %outPartialArr0_3_V_s = load i16* %outPartialArr0_3_V_1

]]></Node>
<StgValue><ssdm name="outPartialArr0_3_V_s"/></StgValue>
</operation>

<operation id="375" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16">
<![CDATA[
hls_label_29_begin:12  %outPartialArr1_0_V_s = load i16* %outPartialArr1_0_V_1

]]></Node>
<StgValue><ssdm name="outPartialArr1_0_V_s"/></StgValue>
</operation>

<operation id="376" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16">
<![CDATA[
hls_label_29_begin:13  %outPartialArr1_1_V_s = load i16* %outPartialArr1_1_V_1

]]></Node>
<StgValue><ssdm name="outPartialArr1_1_V_s"/></StgValue>
</operation>

<operation id="377" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16">
<![CDATA[
hls_label_29_begin:14  %outPartialArr1_2_V_s = load i16* %outPartialArr1_2_V_1

]]></Node>
<StgValue><ssdm name="outPartialArr1_2_V_s"/></StgValue>
</operation>

<operation id="378" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16">
<![CDATA[
hls_label_29_begin:15  %outPartialArr1_3_V_s = load i16* %outPartialArr1_3_V_1

]]></Node>
<StgValue><ssdm name="outPartialArr1_3_V_s"/></StgValue>
</operation>

<operation id="379" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_29_begin:107  %o_clear = icmp eq i2 %select_ln399, 0

]]></Node>
<StgValue><ssdm name="o_clear"/></StgValue>
</operation>

<operation id="380" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="64">
<![CDATA[
hls_label_29_begin:256  %firPartial0_V_0_i = extractvalue { i16, i16, i16, i16 } %call_ret1, 0

]]></Node>
<StgValue><ssdm name="firPartial0_V_0_i"/></StgValue>
</operation>

<operation id="381" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="64">
<![CDATA[
hls_label_29_begin:257  %firPartial1_V_0_i = extractvalue { i16, i16, i16, i16 } %call_ret1, 1

]]></Node>
<StgValue><ssdm name="firPartial1_V_0_i"/></StgValue>
</operation>

<operation id="382" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_29_begin:260  %firPartialRes0_0_V_2 = add i16 %firPartialRes0_V_0_3_2, %firPartialRes0_0_V

]]></Node>
<StgValue><ssdm name="firPartialRes0_0_V_2"/></StgValue>
</operation>

<operation id="383" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_29_begin:261  %add_ln700 = add i16 %firPartialRes1_0_V_s, %firPartial3_V_0_i

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="384" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_29_begin:262  %select_ln398 = select i1 %o_clear, i16 %firPartialRes1_0_V_s, i16 %outPartialArr1_0_V_s

]]></Node>
<StgValue><ssdm name="select_ln398"/></StgValue>
</operation>

<operation id="385" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_29_begin:263  %select_ln398_8 = select i1 %o_clear, i16 %firPartialRes0_V_0_3_2, i16 %outPartialArr0_0_V_s

]]></Node>
<StgValue><ssdm name="select_ln398_8"/></StgValue>
</operation>

<operation id="386" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_29_begin:264  %select_ln398_9 = select i1 %o_clear, i16 %firPartialRes0_0_V, i16 %firPartialRes0_0_V_2

]]></Node>
<StgValue><ssdm name="select_ln398_9"/></StgValue>
</operation>

<operation id="387" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_29_begin:265  %firPartialRes1_0_V = select i1 %o_clear, i16 %firPartial3_V_0_i, i16 %add_ln700

]]></Node>
<StgValue><ssdm name="firPartialRes1_0_V"/></StgValue>
</operation>

<operation id="388" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_29_begin:266  %outPartialArr0_0_V = add i16 %select_ln398_8, %firPartial0_V_0_i

]]></Node>
<StgValue><ssdm name="outPartialArr0_0_V"/></StgValue>
</operation>

<operation id="389" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_29_begin:267  %outPartialArr1_0_V = add i16 %select_ln398, %firPartial1_V_0_i

]]></Node>
<StgValue><ssdm name="outPartialArr1_0_V"/></StgValue>
</operation>

<operation id="390" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="64">
<![CDATA[
hls_label_29_begin:269  %firPartial0_V_0_1_i = extractvalue { i16, i16, i16, i16 } %call_ret2, 0

]]></Node>
<StgValue><ssdm name="firPartial0_V_0_1_i"/></StgValue>
</operation>

<operation id="391" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="64">
<![CDATA[
hls_label_29_begin:270  %firPartial1_V_0_1_i = extractvalue { i16, i16, i16, i16 } %call_ret2, 1

]]></Node>
<StgValue><ssdm name="firPartial1_V_0_1_i"/></StgValue>
</operation>

<operation id="392" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_29_begin:273  %firPartialRes0_1_V_2 = add i16 %firPartialRes0_V_1_3_2, %firPartialRes0_1_V

]]></Node>
<StgValue><ssdm name="firPartialRes0_1_V_2"/></StgValue>
</operation>

<operation id="393" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_29_begin:274  %add_ln700_106 = add i16 %firPartialRes1_1_V_s, %firPartial3_V_0_1_i

]]></Node>
<StgValue><ssdm name="add_ln700_106"/></StgValue>
</operation>

<operation id="394" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_29_begin:275  %select_ln398_11 = select i1 %o_clear, i16 %firPartialRes1_1_V_s, i16 %outPartialArr1_1_V_s

]]></Node>
<StgValue><ssdm name="select_ln398_11"/></StgValue>
</operation>

<operation id="395" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_29_begin:276  %select_ln398_12 = select i1 %o_clear, i16 %firPartialRes0_V_1_3_2, i16 %outPartialArr0_1_V_s

]]></Node>
<StgValue><ssdm name="select_ln398_12"/></StgValue>
</operation>

<operation id="396" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_29_begin:277  %select_ln398_13 = select i1 %o_clear, i16 %firPartialRes0_1_V, i16 %firPartialRes0_1_V_2

]]></Node>
<StgValue><ssdm name="select_ln398_13"/></StgValue>
</operation>

<operation id="397" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_29_begin:278  %firPartialRes1_1_V = select i1 %o_clear, i16 %firPartial3_V_0_1_i, i16 %add_ln700_106

]]></Node>
<StgValue><ssdm name="firPartialRes1_1_V"/></StgValue>
</operation>

<operation id="398" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_29_begin:279  %outPartialArr0_1_V = add i16 %select_ln398_12, %firPartial0_V_0_1_i

]]></Node>
<StgValue><ssdm name="outPartialArr0_1_V"/></StgValue>
</operation>

<operation id="399" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_29_begin:280  %outPartialArr1_1_V = add i16 %select_ln398_11, %firPartial1_V_0_1_i

]]></Node>
<StgValue><ssdm name="outPartialArr1_1_V"/></StgValue>
</operation>

<operation id="400" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="64">
<![CDATA[
hls_label_29_begin:282  %firPartial0_V_0_2_i = extractvalue { i16, i16, i16, i16 } %call_ret3, 0

]]></Node>
<StgValue><ssdm name="firPartial0_V_0_2_i"/></StgValue>
</operation>

<operation id="401" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="64">
<![CDATA[
hls_label_29_begin:283  %firPartial1_V_0_2_i = extractvalue { i16, i16, i16, i16 } %call_ret3, 1

]]></Node>
<StgValue><ssdm name="firPartial1_V_0_2_i"/></StgValue>
</operation>

<operation id="402" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_29_begin:286  %firPartialRes0_2_V_1 = add i16 %firPartialRes0_V_2_3_1, %firPartialRes0_2_V

]]></Node>
<StgValue><ssdm name="firPartialRes0_2_V_1"/></StgValue>
</operation>

<operation id="403" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_29_begin:287  %add_ln700_108 = add i16 %firPartialRes1_2_V_s, %firPartial3_V_0_2_i

]]></Node>
<StgValue><ssdm name="add_ln700_108"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_29_begin:288  %select_ln398_15 = select i1 %o_clear, i16 %firPartialRes1_2_V_s, i16 %outPartialArr1_2_V_s

]]></Node>
<StgValue><ssdm name="select_ln398_15"/></StgValue>
</operation>

<operation id="405" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_29_begin:289  %select_ln398_16 = select i1 %o_clear, i16 %firPartialRes0_V_2_3_1, i16 %outPartialArr0_2_V_s

]]></Node>
<StgValue><ssdm name="select_ln398_16"/></StgValue>
</operation>

<operation id="406" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_29_begin:290  %select_ln398_17 = select i1 %o_clear, i16 %firPartialRes0_2_V, i16 %firPartialRes0_2_V_1

]]></Node>
<StgValue><ssdm name="select_ln398_17"/></StgValue>
</operation>

<operation id="407" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_29_begin:291  %firPartialRes1_2_V = select i1 %o_clear, i16 %firPartial3_V_0_2_i, i16 %add_ln700_108

]]></Node>
<StgValue><ssdm name="firPartialRes1_2_V"/></StgValue>
</operation>

<operation id="408" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_29_begin:292  %outPartialArr0_2_V = add i16 %select_ln398_16, %firPartial0_V_0_2_i

]]></Node>
<StgValue><ssdm name="outPartialArr0_2_V"/></StgValue>
</operation>

<operation id="409" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_29_begin:293  %outPartialArr1_2_V = add i16 %select_ln398_15, %firPartial1_V_0_2_i

]]></Node>
<StgValue><ssdm name="outPartialArr1_2_V"/></StgValue>
</operation>

<operation id="410" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="64">
<![CDATA[
hls_label_29_begin:295  %firPartial0_V_0_3_i = extractvalue { i16, i16, i16, i16 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="firPartial0_V_0_3_i"/></StgValue>
</operation>

<operation id="411" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="64">
<![CDATA[
hls_label_29_begin:296  %firPartial1_V_0_3_i = extractvalue { i16, i16, i16, i16 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="firPartial1_V_0_3_i"/></StgValue>
</operation>

<operation id="412" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_29_begin:299  %firPartialRes0_3_V_1 = add i16 %firPartialRes0_V_3_3_1, %firPartialRes0_3_V

]]></Node>
<StgValue><ssdm name="firPartialRes0_3_V_1"/></StgValue>
</operation>

<operation id="413" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_29_begin:300  %add_ln700_110 = add i16 %firPartialRes1_3_V_s, %firPartial3_V_0_3_i

]]></Node>
<StgValue><ssdm name="add_ln700_110"/></StgValue>
</operation>

<operation id="414" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_29_begin:301  %select_ln398_19 = select i1 %o_clear, i16 %firPartialRes1_3_V_s, i16 %outPartialArr1_3_V_s

]]></Node>
<StgValue><ssdm name="select_ln398_19"/></StgValue>
</operation>

<operation id="415" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_29_begin:302  %select_ln398_20 = select i1 %o_clear, i16 %firPartialRes0_V_3_3_1, i16 %outPartialArr0_3_V_s

]]></Node>
<StgValue><ssdm name="select_ln398_20"/></StgValue>
</operation>

<operation id="416" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_29_begin:303  %select_ln398_21 = select i1 %o_clear, i16 %firPartialRes0_3_V, i16 %firPartialRes0_3_V_1

]]></Node>
<StgValue><ssdm name="select_ln398_21"/></StgValue>
</operation>

<operation id="417" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_29_begin:304  %firPartialRes1_3_V = select i1 %o_clear, i16 %firPartial3_V_0_3_i, i16 %add_ln700_110

]]></Node>
<StgValue><ssdm name="firPartialRes1_3_V"/></StgValue>
</operation>

<operation id="418" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_29_begin:305  %outPartialArr0_3_V = add i16 %select_ln398_20, %firPartial0_V_0_3_i

]]></Node>
<StgValue><ssdm name="outPartialArr0_3_V"/></StgValue>
</operation>

<operation id="419" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_29_begin:306  %outPartialArr1_3_V = add i16 %select_ln398_19, %firPartial1_V_0_3_i

]]></Node>
<StgValue><ssdm name="outPartialArr1_3_V"/></StgValue>
</operation>

<operation id="420" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_29_begin:307  store i16 %outPartialArr1_3_V, i16* %outPartialArr1_3_V_1

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="421" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_29_begin:308  store i16 %outPartialArr1_2_V, i16* %outPartialArr1_2_V_1

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="422" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_29_begin:309  store i16 %outPartialArr1_1_V, i16* %outPartialArr1_1_V_1

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="423" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_29_begin:310  store i16 %outPartialArr1_0_V, i16* %outPartialArr1_0_V_1

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="424" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_29_begin:311  store i16 %outPartialArr0_3_V, i16* %outPartialArr0_3_V_1

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="425" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_29_begin:312  store i16 %outPartialArr0_2_V, i16* %outPartialArr0_2_V_1

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="426" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_29_begin:313  store i16 %outPartialArr0_1_V, i16* %outPartialArr0_1_V_2

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="427" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_29_begin:314  store i16 %outPartialArr0_0_V, i16* %outPartialArr0_0_V_2

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="428" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_29_begin:315  store i16 %firPartialRes1_3_V, i16* %firPartialRes1_3_V_1

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="429" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_29_begin:316  store i16 %firPartialRes1_2_V, i16* %firPartialRes1_2_V_1

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="430" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_29_begin:317  store i16 %firPartialRes1_1_V, i16* %firPartialRes1_1_V_2

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="431" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_29_begin:318  store i16 %firPartialRes1_0_V, i16* %firPartialRes1_0_V_2

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="432" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_29_begin:319  store i16 %select_ln398_21, i16* %firPartialRes0_V_3_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="433" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_29_begin:320  store i16 %select_ln398_17, i16* %firPartialRes0_V_2_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="434" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_29_begin:321  store i16 %select_ln398_13, i16* %firPartialRes0_V_1_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="435" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_29_begin:322  store i16 %select_ln398_9, i16* %firPartialRes0_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="436" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="28" op_0_bw="12">
<![CDATA[
hls_label_29_begin:65  %zext_ln393_2 = zext i12 %select_ln393_33 to i28

]]></Node>
<StgValue><ssdm name="zext_ln393_2"/></StgValue>
</operation>

<operation id="437" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="29" op_0_bw="13">
<![CDATA[
hls_label_29_begin:72  %zext_ln393_3 = zext i13 %select_ln393_36 to i29

]]></Node>
<StgValue><ssdm name="zext_ln393_3"/></StgValue>
</operation>

<operation id="438" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="27" op_0_bw="11">
<![CDATA[
hls_label_29_begin:79  %zext_ln393_4 = zext i11 %select_ln393_39 to i27

]]></Node>
<StgValue><ssdm name="zext_ln393_4"/></StgValue>
</operation>

<operation id="439" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="28" op_0_bw="12">
<![CDATA[
hls_label_29_begin:86  %zext_ln393_5 = zext i12 %select_ln393_42 to i28

]]></Node>
<StgValue><ssdm name="zext_ln393_5"/></StgValue>
</operation>

<operation id="440" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="28" op_0_bw="16">
<![CDATA[
.preheader.0.i:0  %sext_ln215 = sext i16 %outPartialArr0_0_V to i28

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="441" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.0.i:1  %ret_V = mul i28 %zext_ln393_2, %sext_ln215

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="442" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="28" op_0_bw="16">
<![CDATA[
.preheader.0.i:11  %sext_ln215_47 = sext i16 %outPartialArr1_0_V to i28

]]></Node>
<StgValue><ssdm name="sext_ln215_47"/></StgValue>
</operation>

<operation id="443" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.0.i:12  %ret_V_24 = mul i28 %zext_ln393_2, %sext_ln215_47

]]></Node>
<StgValue><ssdm name="ret_V_24"/></StgValue>
</operation>

<operation id="444" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="29" op_0_bw="16">
<![CDATA[
.preheader.0.i:22  %sext_ln215_48 = sext i16 %outPartialArr0_1_V to i29

]]></Node>
<StgValue><ssdm name="sext_ln215_48"/></StgValue>
</operation>

<operation id="445" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:23  %ret_V_27 = mul i29 %zext_ln393_3, %sext_ln215_48

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>

<operation id="446" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="29" op_0_bw="16">
<![CDATA[
.preheader.0.i:33  %sext_ln215_49 = sext i16 %outPartialArr1_1_V to i29

]]></Node>
<StgValue><ssdm name="sext_ln215_49"/></StgValue>
</operation>

<operation id="447" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:34  %ret_V_30 = mul i29 %zext_ln393_3, %sext_ln215_49

]]></Node>
<StgValue><ssdm name="ret_V_30"/></StgValue>
</operation>

<operation id="448" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="27" op_0_bw="16">
<![CDATA[
.preheader.0.i:44  %sext_ln215_50 = sext i16 %outPartialArr0_2_V to i27

]]></Node>
<StgValue><ssdm name="sext_ln215_50"/></StgValue>
</operation>

<operation id="449" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.0.i:45  %ret_V_33 = mul i27 %zext_ln393_4, %sext_ln215_50

]]></Node>
<StgValue><ssdm name="ret_V_33"/></StgValue>
</operation>

<operation id="450" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="27" op_0_bw="16">
<![CDATA[
.preheader.0.i:55  %sext_ln215_51 = sext i16 %outPartialArr1_2_V to i27

]]></Node>
<StgValue><ssdm name="sext_ln215_51"/></StgValue>
</operation>

<operation id="451" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.0.i:56  %ret_V_36 = mul i27 %zext_ln393_4, %sext_ln215_51

]]></Node>
<StgValue><ssdm name="ret_V_36"/></StgValue>
</operation>

<operation id="452" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="28" op_0_bw="16">
<![CDATA[
.preheader.0.i:66  %sext_ln215_52 = sext i16 %outPartialArr0_3_V to i28

]]></Node>
<StgValue><ssdm name="sext_ln215_52"/></StgValue>
</operation>

<operation id="453" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.0.i:67  %ret_V_39 = mul i28 %zext_ln393_5, %sext_ln215_52

]]></Node>
<StgValue><ssdm name="ret_V_39"/></StgValue>
</operation>

<operation id="454" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="28" op_0_bw="16">
<![CDATA[
.preheader.0.i:77  %sext_ln215_53 = sext i16 %outPartialArr1_3_V to i28

]]></Node>
<StgValue><ssdm name="sext_ln215_53"/></StgValue>
</operation>

<operation id="455" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.0.i:78  %ret_V_42 = mul i28 %zext_ln393_5, %sext_ln215_53

]]></Node>
<StgValue><ssdm name="ret_V_42"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="456" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="29" op_0_bw="23">
<![CDATA[
hls_label_29_begin:67  %sext_ln393 = sext i23 %select_ln393_34 to i29

]]></Node>
<StgValue><ssdm name="sext_ln393"/></StgValue>
</operation>

<operation id="457" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="29" op_0_bw="23">
<![CDATA[
hls_label_29_begin:70  %sext_ln393_4 = sext i23 %select_ln393_35 to i29

]]></Node>
<StgValue><ssdm name="sext_ln393_4"/></StgValue>
</operation>

<operation id="458" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="30" op_0_bw="23">
<![CDATA[
hls_label_29_begin:74  %sext_ln393_5 = sext i23 %select_ln393_37 to i30

]]></Node>
<StgValue><ssdm name="sext_ln393_5"/></StgValue>
</operation>

<operation id="459" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="29" op_0_bw="23">
<![CDATA[
hls_label_29_begin:77  %sext_ln393_6 = sext i23 %select_ln393_38 to i29

]]></Node>
<StgValue><ssdm name="sext_ln393_6"/></StgValue>
</operation>

<operation id="460" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="28" op_0_bw="21">
<![CDATA[
hls_label_29_begin:81  %sext_ln393_7 = sext i21 %select_ln393_40 to i28

]]></Node>
<StgValue><ssdm name="sext_ln393_7"/></StgValue>
</operation>

<operation id="461" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="28" op_0_bw="21">
<![CDATA[
hls_label_29_begin:84  %sext_ln393_8 = sext i21 %select_ln393_41 to i28

]]></Node>
<StgValue><ssdm name="sext_ln393_8"/></StgValue>
</operation>

<operation id="462" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="29" op_0_bw="23">
<![CDATA[
hls_label_29_begin:88  %sext_ln393_9 = sext i23 %select_ln393_43 to i29

]]></Node>
<StgValue><ssdm name="sext_ln393_9"/></StgValue>
</operation>

<operation id="463" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="29" op_0_bw="23">
<![CDATA[
hls_label_29_begin:91  %sext_ln393_10 = sext i23 %select_ln393_44 to i29

]]></Node>
<StgValue><ssdm name="sext_ln393_10"/></StgValue>
</operation>

<operation id="464" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_29_begin:106  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49942) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln396"/></StgValue>
</operation>

<operation id="465" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="29" op_0_bw="28">
<![CDATA[
.preheader.0.i:2  %sext_ln1352 = sext i28 %ret_V to i29

]]></Node>
<StgValue><ssdm name="sext_ln1352"/></StgValue>
</operation>

<operation id="466" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:3  %ret_V_45 = add i29 %sext_ln393, %sext_ln1352

]]></Node>
<StgValue><ssdm name="ret_V_45"/></StgValue>
</operation>

<operation id="467" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:4  %icmp_ln895 = icmp sgt i29 %ret_V_45, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895"/></StgValue>
</operation>

<operation id="468" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:5  %ret_V_23 = add i29 %sext_ln1352, %sext_ln393_4

]]></Node>
<StgValue><ssdm name="ret_V_23"/></StgValue>
</operation>

<operation id="469" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="10" op_0_bw="10" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:6  %tmp = call i10 @_ssdm_op_PartSelect.i10.i29.i32.i32(i29 %ret_V_23, i32 19, i32 28)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="470" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.i:7  %icmp_ln895_30 = icmp ne i10 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_30"/></StgValue>
</operation>

<operation id="471" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="4" op_0_bw="4" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:8  %trunc_ln = call i4 @_ssdm_op_PartSelect.i4.i29.i32.i32(i29 %ret_V_23, i32 15, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="472" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:9  %select_ln192 = select i1 %icmp_ln895_30, i4 -1, i4 %trunc_ln

]]></Node>
<StgValue><ssdm name="select_ln192"/></StgValue>
</operation>

<operation id="473" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:10  %res_V = select i1 %icmp_ln895, i4 %select_ln192, i4 0

]]></Node>
<StgValue><ssdm name="res_V"/></StgValue>
</operation>

<operation id="474" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="29" op_0_bw="28">
<![CDATA[
.preheader.0.i:13  %sext_ln1352_4 = sext i28 %ret_V_24 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1352_4"/></StgValue>
</operation>

<operation id="475" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:14  %ret_V_46 = add i29 %sext_ln393, %sext_ln1352_4

]]></Node>
<StgValue><ssdm name="ret_V_46"/></StgValue>
</operation>

<operation id="476" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:15  %icmp_ln895_31 = icmp sgt i29 %ret_V_46, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_31"/></StgValue>
</operation>

<operation id="477" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:16  %ret_V_26 = add i29 %sext_ln1352_4, %sext_ln393_4

]]></Node>
<StgValue><ssdm name="ret_V_26"/></StgValue>
</operation>

<operation id="478" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="10" op_0_bw="10" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:17  %tmp_47 = call i10 @_ssdm_op_PartSelect.i10.i29.i32.i32(i29 %ret_V_26, i32 19, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="479" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.i:18  %icmp_ln895_32 = icmp ne i10 %tmp_47, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_32"/></StgValue>
</operation>

<operation id="480" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="4" op_0_bw="4" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:19  %trunc_ln214_s = call i4 @_ssdm_op_PartSelect.i4.i29.i32.i32(i29 %ret_V_26, i32 15, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln214_s"/></StgValue>
</operation>

<operation id="481" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:20  %select_ln192_4 = select i1 %icmp_ln895_32, i4 -1, i4 %trunc_ln214_s

]]></Node>
<StgValue><ssdm name="select_ln192_4"/></StgValue>
</operation>

<operation id="482" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:21  %res_V_4 = select i1 %icmp_ln895_31, i4 %select_ln192_4, i4 0

]]></Node>
<StgValue><ssdm name="res_V_4"/></StgValue>
</operation>

<operation id="483" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="30" op_0_bw="29">
<![CDATA[
.preheader.0.i:24  %sext_ln1352_5 = sext i29 %ret_V_27 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1352_5"/></StgValue>
</operation>

<operation id="484" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.0.i:25  %ret_V_47 = add i30 %sext_ln393_5, %sext_ln1352_5

]]></Node>
<StgValue><ssdm name="ret_V_47"/></StgValue>
</operation>

<operation id="485" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.0.i:26  %icmp_ln895_33 = icmp sgt i30 %ret_V_47, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_33"/></StgValue>
</operation>

<operation id="486" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:27  %ret_V_29 = add i29 %ret_V_27, %sext_ln393_6

]]></Node>
<StgValue><ssdm name="ret_V_29"/></StgValue>
</operation>

<operation id="487" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="10" op_0_bw="10" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:28  %tmp_48 = call i10 @_ssdm_op_PartSelect.i10.i29.i32.i32(i29 %ret_V_29, i32 19, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="488" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.i:29  %icmp_ln895_34 = icmp ne i10 %tmp_48, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_34"/></StgValue>
</operation>

<operation id="489" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="4" op_0_bw="4" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:30  %trunc_ln214_3 = call i4 @_ssdm_op_PartSelect.i4.i29.i32.i32(i29 %ret_V_29, i32 15, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln214_3"/></StgValue>
</operation>

<operation id="490" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:31  %select_ln192_5 = select i1 %icmp_ln895_34, i4 -1, i4 %trunc_ln214_3

]]></Node>
<StgValue><ssdm name="select_ln192_5"/></StgValue>
</operation>

<operation id="491" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:32  %res_V_5 = select i1 %icmp_ln895_33, i4 %select_ln192_5, i4 0

]]></Node>
<StgValue><ssdm name="res_V_5"/></StgValue>
</operation>

<operation id="492" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="30" op_0_bw="29">
<![CDATA[
.preheader.0.i:35  %sext_ln1352_6 = sext i29 %ret_V_30 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1352_6"/></StgValue>
</operation>

<operation id="493" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.0.i:36  %ret_V_48 = add i30 %sext_ln393_5, %sext_ln1352_6

]]></Node>
<StgValue><ssdm name="ret_V_48"/></StgValue>
</operation>

<operation id="494" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.0.i:37  %icmp_ln895_35 = icmp sgt i30 %ret_V_48, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_35"/></StgValue>
</operation>

<operation id="495" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:38  %ret_V_32 = add i29 %ret_V_30, %sext_ln393_6

]]></Node>
<StgValue><ssdm name="ret_V_32"/></StgValue>
</operation>

<operation id="496" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="10" op_0_bw="10" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:39  %tmp_49 = call i10 @_ssdm_op_PartSelect.i10.i29.i32.i32(i29 %ret_V_32, i32 19, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="497" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.i:40  %icmp_ln895_36 = icmp ne i10 %tmp_49, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_36"/></StgValue>
</operation>

<operation id="498" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="4" op_0_bw="4" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:41  %trunc_ln214_4 = call i4 @_ssdm_op_PartSelect.i4.i29.i32.i32(i29 %ret_V_32, i32 15, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln214_4"/></StgValue>
</operation>

<operation id="499" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:42  %select_ln192_6 = select i1 %icmp_ln895_36, i4 -1, i4 %trunc_ln214_4

]]></Node>
<StgValue><ssdm name="select_ln192_6"/></StgValue>
</operation>

<operation id="500" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:43  %res_V_6 = select i1 %icmp_ln895_35, i4 %select_ln192_6, i4 0

]]></Node>
<StgValue><ssdm name="res_V_6"/></StgValue>
</operation>

<operation id="501" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="28" op_0_bw="27">
<![CDATA[
.preheader.0.i:46  %sext_ln1352_7 = sext i27 %ret_V_33 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1352_7"/></StgValue>
</operation>

<operation id="502" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.0.i:47  %ret_V_49 = add i28 %sext_ln393_7, %sext_ln1352_7

]]></Node>
<StgValue><ssdm name="ret_V_49"/></StgValue>
</operation>

<operation id="503" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.0.i:48  %icmp_ln895_37 = icmp sgt i28 %ret_V_49, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_37"/></StgValue>
</operation>

<operation id="504" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.0.i:49  %ret_V_35 = add i28 %sext_ln1352_7, %sext_ln393_8

]]></Node>
<StgValue><ssdm name="ret_V_35"/></StgValue>
</operation>

<operation id="505" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="9" op_0_bw="9" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:50  %tmp_50 = call i9 @_ssdm_op_PartSelect.i9.i28.i32.i32(i28 %ret_V_35, i32 19, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="506" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.i:51  %icmp_ln895_38 = icmp ne i9 %tmp_50, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_38"/></StgValue>
</operation>

<operation id="507" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:52  %trunc_ln214_5 = call i4 @_ssdm_op_PartSelect.i4.i28.i32.i32(i28 %ret_V_35, i32 15, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln214_5"/></StgValue>
</operation>

<operation id="508" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:53  %select_ln192_7 = select i1 %icmp_ln895_38, i4 -1, i4 %trunc_ln214_5

]]></Node>
<StgValue><ssdm name="select_ln192_7"/></StgValue>
</operation>

<operation id="509" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:54  %res_V_7 = select i1 %icmp_ln895_37, i4 %select_ln192_7, i4 0

]]></Node>
<StgValue><ssdm name="res_V_7"/></StgValue>
</operation>

<operation id="510" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="28" op_0_bw="27">
<![CDATA[
.preheader.0.i:57  %sext_ln1352_8 = sext i27 %ret_V_36 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1352_8"/></StgValue>
</operation>

<operation id="511" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.0.i:58  %ret_V_50 = add i28 %sext_ln393_7, %sext_ln1352_8

]]></Node>
<StgValue><ssdm name="ret_V_50"/></StgValue>
</operation>

<operation id="512" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.0.i:59  %icmp_ln895_39 = icmp sgt i28 %ret_V_50, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_39"/></StgValue>
</operation>

<operation id="513" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.0.i:60  %ret_V_38 = add i28 %sext_ln1352_8, %sext_ln393_8

]]></Node>
<StgValue><ssdm name="ret_V_38"/></StgValue>
</operation>

<operation id="514" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="9" op_0_bw="9" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:61  %tmp_51 = call i9 @_ssdm_op_PartSelect.i9.i28.i32.i32(i28 %ret_V_38, i32 19, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="515" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.i:62  %icmp_ln895_40 = icmp ne i9 %tmp_51, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_40"/></StgValue>
</operation>

<operation id="516" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:63  %trunc_ln214_6 = call i4 @_ssdm_op_PartSelect.i4.i28.i32.i32(i28 %ret_V_38, i32 15, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln214_6"/></StgValue>
</operation>

<operation id="517" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:64  %select_ln192_8 = select i1 %icmp_ln895_40, i4 -1, i4 %trunc_ln214_6

]]></Node>
<StgValue><ssdm name="select_ln192_8"/></StgValue>
</operation>

<operation id="518" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:65  %res_V_8 = select i1 %icmp_ln895_39, i4 %select_ln192_8, i4 0

]]></Node>
<StgValue><ssdm name="res_V_8"/></StgValue>
</operation>

<operation id="519" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="29" op_0_bw="28">
<![CDATA[
.preheader.0.i:68  %sext_ln1352_9 = sext i28 %ret_V_39 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1352_9"/></StgValue>
</operation>

<operation id="520" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:69  %ret_V_51 = add i29 %sext_ln393_9, %sext_ln1352_9

]]></Node>
<StgValue><ssdm name="ret_V_51"/></StgValue>
</operation>

<operation id="521" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:70  %icmp_ln895_41 = icmp sgt i29 %ret_V_51, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_41"/></StgValue>
</operation>

<operation id="522" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:71  %ret_V_41 = add i29 %sext_ln1352_9, %sext_ln393_10

]]></Node>
<StgValue><ssdm name="ret_V_41"/></StgValue>
</operation>

<operation id="523" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="10" op_0_bw="10" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:72  %tmp_52 = call i10 @_ssdm_op_PartSelect.i10.i29.i32.i32(i29 %ret_V_41, i32 19, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="524" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.i:73  %icmp_ln895_42 = icmp ne i10 %tmp_52, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_42"/></StgValue>
</operation>

<operation id="525" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="4" op_0_bw="4" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:74  %trunc_ln214_7 = call i4 @_ssdm_op_PartSelect.i4.i29.i32.i32(i29 %ret_V_41, i32 15, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln214_7"/></StgValue>
</operation>

<operation id="526" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:75  %select_ln192_9 = select i1 %icmp_ln895_42, i4 -1, i4 %trunc_ln214_7

]]></Node>
<StgValue><ssdm name="select_ln192_9"/></StgValue>
</operation>

<operation id="527" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:76  %res_V_9 = select i1 %icmp_ln895_41, i4 %select_ln192_9, i4 0

]]></Node>
<StgValue><ssdm name="res_V_9"/></StgValue>
</operation>

<operation id="528" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="29" op_0_bw="28">
<![CDATA[
.preheader.0.i:79  %sext_ln1352_10 = sext i28 %ret_V_42 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1352_10"/></StgValue>
</operation>

<operation id="529" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:80  %ret_V_52 = add i29 %sext_ln393_9, %sext_ln1352_10

]]></Node>
<StgValue><ssdm name="ret_V_52"/></StgValue>
</operation>

<operation id="530" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:81  %icmp_ln895_43 = icmp sgt i29 %ret_V_52, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_43"/></StgValue>
</operation>

<operation id="531" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:82  %ret_V_44 = add i29 %sext_ln1352_10, %sext_ln393_10

]]></Node>
<StgValue><ssdm name="ret_V_44"/></StgValue>
</operation>

<operation id="532" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="10" op_0_bw="10" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:83  %tmp_53 = call i10 @_ssdm_op_PartSelect.i10.i29.i32.i32(i29 %ret_V_44, i32 19, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="533" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.i:84  %icmp_ln895_44 = icmp ne i10 %tmp_53, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_44"/></StgValue>
</operation>

<operation id="534" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="4" op_0_bw="4" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:85  %trunc_ln214_8 = call i4 @_ssdm_op_PartSelect.i4.i29.i32.i32(i29 %ret_V_44, i32 15, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln214_8"/></StgValue>
</operation>

<operation id="535" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:86  %select_ln192_10 = select i1 %icmp_ln895_44, i4 -1, i4 %trunc_ln214_8

]]></Node>
<StgValue><ssdm name="select_ln192_10"/></StgValue>
</operation>

<operation id="536" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:87  %res_V_10 = select i1 %icmp_ln895_43, i4 %select_ln192_10, i4 0

]]></Node>
<StgValue><ssdm name="res_V_10"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="537" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4">
<![CDATA[
.preheader.0.i:88  %p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i4.i4.i4.i4.i4.i4.i4.i4(i4 %res_V_10, i4 %res_V_8, i4 %res_V_6, i4 %res_V_4, i4 %res_V_9, i4 %res_V_7, i4 %res_V_5, i4 %res_V)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="538" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0.i:89  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %p_Result_s)

]]></Node>
<StgValue><ssdm name="write_ln466"/></StgValue>
</operation>

<operation id="539" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0.i:90  br label %hls_label_29_end

]]></Node>
<StgValue><ssdm name="br_ln468"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="540" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln503"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
