# Manual edit: removed flash algorithms where load address is outside of defined RAM
---
name: STM32WBA Series
manufacturer:
  id: 0x20
  cc: 0x0
generated_from_pack: true
pack_file_release: 1.3.0
variants:
- name: STM32WBA50KE
  package_variants:
  - STM32WBA50KEUx
  cores:
  - name: main
    type: armv8m
    core_access_options: !Arm
      ap: !v1 1
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8080000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20018000
    cores:
    - main
  flash_algorithms:
  - stm32wbax_1m_0800
- name: STM32WBA50KG
  package_variants:
  - STM32WBA50KGUx
  cores:
  - name: main
    type: armv8m
    core_access_options: !Arm
      ap: !v1 1
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8100000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20020000
    cores:
    - main
  flash_algorithms:
  - stm32wbax_1m_0800
- name: STM32WBA52CE
  package_variants:
  - STM32WBA52CEUx
  cores:
  - name: main
    type: armv8m
    core_access_options: !Arm
      ap: !v1 1
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8080000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20018000
    cores:
    - main
  flash_algorithms:
  - stm32wbax_1m_0800
- name: STM32WBA52CG
  package_variants:
  - STM32WBA52CGUx
  cores:
  - name: main
    type: armv8m
    core_access_options: !Arm
      ap: !v1 1
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8100000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20020000
    cores:
    - main
  flash_algorithms:
  - stm32wbax_1m_0800
- name: STM32WBA52KE
  package_variants:
  - STM32WBA52KEUx
  cores:
  - name: main
    type: armv8m
    core_access_options: !Arm
      ap: !v1 1
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8080000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20018000
    cores:
    - main
  flash_algorithms:
  - stm32wbax_1m_0800
- name: STM32WBA52KG
  package_variants:
  - STM32WBA52KGUx
  cores:
  - name: main
    type: armv8m
    core_access_options: !Arm
      ap: !v1 1
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8100000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20020000
    cores:
    - main
  flash_algorithms:
  - stm32wbax_1m_0800
- name: STM32WBA54CE
  package_variants:
  - STM32WBA54CEUx
  cores:
  - name: main
    type: armv8m
    core_access_options: !Arm
      ap: !v1 1
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8080000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20018000
    cores:
    - main
  flash_algorithms:
  - stm32wbax_1m_0800
- name: STM32WBA54CG
  package_variants:
  - STM32WBA54CGUx
  cores:
  - name: main
    type: armv8m
    core_access_options: !Arm
      ap: !v1 1
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8100000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20020000
    cores:
    - main
  flash_algorithms:
  - stm32wbax_1m_0800
- name: STM32WBA54KE
  package_variants:
  - STM32WBA54KEUx
  cores:
  - name: main
    type: armv8m
    core_access_options: !Arm
      ap: !v1 1
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8080000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20018000
    cores:
    - main
  flash_algorithms:
  - stm32wbax_1m_0800
- name: STM32WBA54KG
  package_variants:
  - STM32WBA54KGUx
  cores:
  - name: main
    type: armv8m
    core_access_options: !Arm
      ap: !v1 1
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8100000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20020000
    cores:
    - main
  flash_algorithms:
  - stm32wbax_1m_0800
- name: STM32WBA55CE
  package_variants:
  - STM32WBA55CEUx
  cores:
  - name: main
    type: armv8m
    core_access_options: !Arm
      ap: !v1 1
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8080000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20018000
    cores:
    - main
  flash_algorithms:
  - stm32wbax_1m_0800
- name: STM32WBA55CG
  package_variants:
  - STM32WBA55CGUx
  cores:
  - name: main
    type: armv8m
    core_access_options: !Arm
      ap: !v1 1
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8100000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20020000
    cores:
    - main
  flash_algorithms:
  - stm32wbax_1m_0800
- name: STM32WBA55HE
  package_variants:
  - STM32WBA55HEFx
  cores:
  - name: main
    type: armv8m
    core_access_options: !Arm
      ap: !v1 1
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8080000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20018000
    cores:
    - main
  flash_algorithms:
  - stm32wbax_1m_0800
- name: STM32WBA55HG
  package_variants:
  - STM32WBA55HGFx
  cores:
  - name: main
    type: armv8m
    core_access_options: !Arm
      ap: !v1 1
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8100000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20020000
    cores:
    - main
  flash_algorithms:
  - stm32wbax_1m_0800
- name: STM32WBA55UE
  package_variants:
  - STM32WBA55UEIx
  cores:
  - name: main
    type: armv8m
    core_access_options: !Arm
      ap: !v1 1
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8080000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20018000
    cores:
    - main
  flash_algorithms:
  - stm32wbax_1m_0800
- name: STM32WBA55UG
  package_variants:
  - STM32WBA55UGIx
  cores:
  - name: main
    type: armv8m
    core_access_options: !Arm
      ap: !v1 1
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8100000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20020000
    cores:
    - main
  flash_algorithms:
  - stm32wbax_1m_0800
flash_algorithms:
- name: stm32wbax_1m_0800
  description: STM32WBAxx 1M NSecure Flash
  default: true
  instructions: v/NPj3BH/kkJbMgPcEdwtQRGDUYWRnK2//f1/yCx+EgAbMCyVSgR0fVIgGoA8ABAILH0SPJJiGDzSIhgAL/wSABqAPSAMAAo+dEY4E/w/zDrSYAxCGDqScH4hADoSYgxCGAJHQhg50jlSchg5kjIYAC/40hAagD0gDAAKPnRACBwvRC1BEb/977/ILHcSABswLJVKAbR2kiAakDwAEDYSYhiBeDWSMBqQPAAQNRJyGL/96b/ACAQvRC1//ek/yCxz0gAbMCyVSgj0QC/zEhAagD0gDAAKPnRICDJSQhiCEaAakDwBACIYghGgGpA9IAwiGL/94X/AL/BSABqAPSAMAAo+dG+SIBqIPAEALxJiGIf4AC/ukhAagD0gDAAKPnRICC3SUhiBCDIYghGwGpA9IAwyGL/92T/AL+xSEBqAPSAMAAo+dGuSIBqIPAEAKxJiGIAIBC9cLUERrTxQG8B06TxgGT/90//ILGlSABswLJVKC3RICCiSQhiCEaAakDwAgCIYsTzRzUIRoBqIPR+cIhiCEaAakDqxQCIYghGgGpA9IAwiGIAv5VIAGoA9IAwACj50ZJIAGoA8AIACLEBIHC9j0iAaiDwAgCNSYhiLOAgIItJSGIIRsBqQPACAMhixPNHNQhGwGog9H5wyGIIRsBqQOrFAMhiCEbAakD0gDDIYgC/fkhAagD0gDAAKPnRe0hAagDwAgAIsQEg0Od4SMBqIPACAHZJyGIAIMjnLen8RwVGD0aQRgXwBwZP8AAKB/EPACDwDwf/993+ILFsSABswLJVKH3RQvL7AGhJCGIBIIhiheAIL0zTQPL/EGRJCGIALjLQpesGCgAkBuCa+AAADfgEAArxAQpkHLRC9tMAJAfgmPgAAKEZDfgBAAjxAQhkHMbxCACgQvPYpesGCgC/U0gAagD0gDAAKPnRAJjK+AAAAZjK+AQAAL8Av8bxCAA/GsbxCAAFRAAmAL9ISABqAPSAMAAo+dHY+AAAKGDY+AQAaGAI8QgICD8INQC/AL8h4AAkBuCY+AAADfgEAAjxAQhkHLxC9tMAJATg/yDhGQ34AQBkHMfxCACgQvbYAL8zSABqAPSAMAAo+dEAmChgAZhoYAAnAL8tSABqAPSAMADgFOAAKPfRKUgAakLy+wEIQCixCEYlSQhiASC96PyHAC9/9HevACAhSYhiluBC8vsAHklIYgEgyGKJ4AgvU9NA8v8QGklIYr6zpesGCgAkBuCa+AAADfgEAArxAQpkHLRC9tMAJAfgmPgAAKEZDfgBAAjxAQhkHMbxCACgQvPYpesGCgC/CUhAagD0gDAAKPnRAJjK+AAAAZjK+AQAAL8Av8bxCAA/GsbxCAAG4AAgAkAjAWdFq4nvzQHgBUQAJgC/J0hAagD0gDAAKPnR2PgAAChg2PgEAGhgCPEICAg/CDUAvwC/IeAAJAbgmPgAAA34BAAI8QEIZBy8QvbTACQE4P8g4RkN+AEAZBzH8QgAoEL22AC/EkhAagD0gDAAKPnRAJgoYAGYaGAAJwC/DEhAagD0gDAAKPnRCUhAakLy+wEIQCCxCEYGSUhiASBl5wAvf/RzrwAgAknIYgAgXecAAAAgAkAAAAAA
  load_address: 0x20000020
  pc_init: 0xf
  pc_uninit: 0x83
  pc_program_page: 0x22f
  pc_erase_sector: 0x157
  pc_erase_all: 0xb9
  data_section_offset: 0x4b8
  flash_properties:
    address_range:
      start: 0x8000000
      end: 0x8100000
    page_size: 0x400
    erased_byte_value: 0xff
    program_page_timeout: 400
    erase_sector_timeout: 400
    sectors:
    - size: 0x2000
      address: 0x0
