// Seed: 1724971457
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1
    , id_6,
    input wor id_2,
    input supply0 id_3,
    input tri id_4
);
  wire id_7, id_8, id_9, id_10, id_11;
  nor primCall (id_1, id_7, id_0, id_11, id_4, id_10, id_3, id_8, id_6, id_9, id_2);
  module_0 modCall_1 (
      id_11,
      id_7,
      id_7
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_9 = 1'h0;
  initial id_10[1] = #1 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
