verilog xil_defaultlib --include "../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ipshared/ea75/rtl" --include "../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ipshared/ec67/hdl" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ip/m3_for_arty_a7_i_inv_dbgresetn_0/sim/m3_for_arty_a7_i_inv_dbgresetn_0.v" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ip/m3_for_arty_a7_i_inv_sysresetn1_0/sim/m3_for_arty_a7_i_inv_sysresetn1_0.v" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ip/m3_for_arty_a7_xlconstant_1_0/sim/m3_for_arty_a7_xlconstant_1_0.v" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ip/m3_for_arty_a7_blk_mem_gen_0_0/sim/m3_for_arty_a7_blk_mem_gen_0_0.v" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ip/m3_for_arty_a7_xlconcat_0_0/sim/m3_for_arty_a7_xlconcat_0_0.v" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ip/m3_for_arty_a7_xlconstant_1_1/sim/m3_for_arty_a7_xlconstant_1_1.v" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ipshared/ea75/rtl/cm3_dap_ahb_ap.v" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ipshared/ea75/rtl/cm3_wic.v" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ipshared/ea75/rtl/cm3_nvic.v" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ipshared/ea75/rtl/cm3_dwt.v" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ipshared/ea75/rtl/AhbToAxi.v" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ipshared/ea75/rtl/cm3_mpu.v" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ipshared/ea75/rtl/cm3_bus_matrix.v" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ipshared/ea75/rtl/models.v" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ipshared/ea75/rtl/cmsdk.v" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ipshared/ea75/rtl/cm3_tpiu.v" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ipshared/ea75/rtl/dapswjdp.v" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ipshared/ea75/rtl/cm3_fpb.v" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ipshared/ea75/rtl/cm3_dpu.v" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ipshared/ea75/rtl/cm3_itm.v" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ipshared/ea75/rtl/cm3_etm.v" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ipshared/ea75/rtl/cortexm3.v" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ipshared/ea75/rtl/cortexm3_integration.v" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/sim/m3_for_arty_a7_Cortex_M3_0_0.v" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ip/m3_for_arty_a7_xlconstant_1_2/sim/m3_for_arty_a7_xlconstant_1_2.v" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ip/m3_for_arty_a7_xlconstant_2_0/sim/m3_for_arty_a7_xlconstant_2_0.v" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ip/m3_for_arty_a7_xlconstant_2_1/sim/m3_for_arty_a7_xlconstant_2_1.v" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ip/m3_for_arty_a7_xlconstant_2_2/sim/m3_for_arty_a7_xlconstant_2_2.v" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ip/m3_for_arty_a7_xlconstant_5_0/sim/m3_for_arty_a7_xlconstant_5_0.v" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ip/m3_for_arty_a7_xlconstant_5_1/sim/m3_for_arty_a7_xlconstant_5_1.v" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ip/m3_for_arty_a7_xbar_0/sim/m3_for_arty_a7_xbar_0.v" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/sim/m3_for_arty_a7.v" \
"../../../../CW305_DesignStart.srcs/sources_1/bd/block_diagram/ip/m3_for_arty_a7_auto_pc_0/sim/m3_for_arty_a7_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
