(librepcb_symbol fdc26533-ea13-4aad-a2b4-5c69a3f56a16
 (name "AND2_m2")
 (description "And2 gate")
 (keywords "digital,logic,and")
 (author "ouabacheDesignWorks")
 (version "0.1")
 (created 2019-08-13T16:14:09Z)
 (deprecated false)
 (category 8e4af7b5-cbff-4409-9698-f2b545218075)
 (pin 164e2de3-d0ce-41c2-9b94-d0bfda87340c (name "A")
  (position -10.16 2.54) (rotation 0.0) (length 3.4)
 )
 (pin 6c3f1b62-246b-4427-ae7e-8f10afc1245d (name "B")
  (position -10.16 -2.54) (rotation 0.0) (length 3.4)
 )
 (pin 0b4470c1-79f5-4964-96da-cf325dc97dda (name "OUT")
  (position 10.16 0.0) (rotation 180.0) (length 3.4)
 )
 (polygon 21a15fa4-16b9-4136-a8bd-b1b0de17acc2 (layer sym_outlines)
  (width 0.254) (fill false) (grab_area true)
  (vertex (position -6.7733 5.5033) (angle 0.0))
  (vertex (position 1.27 5.5033) (angle -180.0))
  (vertex (position 1.27 -5.5033) (angle 0.0))
  (vertex (position -6.7733 -5.5033) (angle 0.0))
  (vertex (position -6.7733 5.5033) (angle 0.0))
 )
 (text 49c518ca-cfb1-47a5-9ebf-1855e3898a88 (layer sym_values) (value "{{VALUE}}")
  (align left bottom) (height 2.54) (position -7.62 -10.16) (rotation 0.0)
 )
 (text 7d1d4d1b-c014-412f-a462-55a63f9ea228 (layer sym_names) (value "{{NAME}}")
  (align left bottom) (height 2.54) (position -7.62 5.08) (rotation 0.0)
 )
)
