Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec 16 17:44:54 2021
| Host         : DESKTOP-3JUAK11 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |              20 |            5 |
| No           | Yes                   | No                     |              22 |           12 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------+-----------------------------+------------------+----------------+--------------+
|    Clock Signal   | Enable Signal |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+---------------+-----------------------------+------------------+----------------+--------------+
|  clk_div/CLK_BUFG |               |                             |                1 |              1 |         1.00 |
|  clk_div/CLK_BUFG | h_count1/E[0] |                             |                1 |              1 |         1.00 |
|  clk_in_IBUF_BUFG |               |                             |                1 |              2 |         2.00 |
|  clk_div/CLK_BUFG | h_count1/E[0] | v_count1/v_count[9]_i_1_n_0 |                3 |              9 |         3.00 |
|  clk_div/CLK_BUFG |               | h_count1/h_count[9]_i_1_n_0 |                5 |             10 |         2.00 |
|  clk_div/CLK_BUFG |               | h_count1/blue0              |                7 |             12 |         1.71 |
|  clk_in_IBUF_BUFG |               | reset_IBUF                  |                5 |             20 |         4.00 |
+-------------------+---------------+-----------------------------+------------------+----------------+--------------+


