###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro04)
#  Generated on:      Thu Apr  7 22:24:36 2022
#  Design:            NextZ80
#  Command:           eval_legacy {timeDesign -postRoute}
###############################################################
Path 1: MET (9.528 ns) Clock Gating Setup Check with Pin RC_CG_HIER_INST4/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_HIER_INST4/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) RC_CG_HIER_INST4/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.116 (P)          0.124 (P)
          Arrival:=         20.116             10.124
 
Clock Gating Setup:-         0.000
    Required Time:=         20.116
     Launch Clock:-         10.124
        Data Path:-          0.464
            Slack:=          9.528
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                    (ns)    (ns)   Given     (ns)  
#                                                                                      To           
#                                                                                   Start           
#                                                                                   Point           
#-------------------------------------------------------------------------------------------------
  CLK                         -      CLK   F     (arrival)       1  0.160   0.000       -   10.000  
  CLK                         -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                -      A->Q  F     BUX20          75  0.160   0.124       -   10.124  
  CLK__L1_N0                  -      -     -     (net)          75      -       -       -        -  
  RC_CG_HIER_INST4/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.122   0.217   0.248   10.588  
  RC_CG_HIER_INST4/enl        -      -     -     (net)           1      -       -       -        -  
  RC_CG_HIER_INST4/g12/B      -      B     F     AND2X1          1  0.079   0.000       -   10.588  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                (ns)    (ns)  Given     (ns)  
#                                                                                 To           
#                                                                              Start           
#                                                                              Point           
#--------------------------------------------------------------------------------------------
  CLK                     -      CLK   R     (arrival)       1  0.003   0.000      -   20.000  
  CLK                     -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q            -      A->Q  R     BUX20          75  0.004   0.116      -   20.116  
  CLK__L1_N0              -      -     -     (net)          75      -       -      -        -  
  RC_CG_HIER_INST4/g12/A  -      A     R     AND2X1         75  0.130   0.024      -   20.116  
#--------------------------------------------------------------------------------------------
Path 2: MET (9.566 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.115 (P)          0.154 (P)
          Arrival:=         20.115             10.154
 
Clock Gating Setup:-         0.000
    Required Time:=         20.115
     Launch Clock:-         10.154
        Data Path:-          0.394
            Slack:=          9.566
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.153   10.154  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.394   10.549  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/B      -      B      F     AND2X1          1  0.172   0.001   10.549  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.115   20.115  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/A  -      A     R     AND2X1         75  0.130   0.023   20.115  
#-------------------------------------------------------------------------------------------------------
Path 3: MET (9.569 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.116 (P)          0.160 (P)
          Arrival:=         20.115             10.160
 
Clock Gating Setup:-         0.000
    Required Time:=         20.115
     Launch Clock:-         10.160
        Data Path:-          0.386
            Slack:=          9.569
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.159   10.160  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.386   10.546  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/B      -      B      F     AND2X1          1  0.167   0.001   10.546  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.116   20.116  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/A  -      A     R     AND2X1         75  0.130   0.023   20.116  
#-------------------------------------------------------------------------------------------------------
Path 4: MET (9.586 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.092 (P)          0.158 (P)
          Arrival:=         20.092             10.158
 
Clock Gating Setup:-         0.000
    Required Time:=         20.092
     Launch Clock:-         10.158
        Data Path:-          0.347
            Slack:=          9.586
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.157   10.158  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.348   10.506  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/B      -      B      F     AND2X1          1  0.122   0.001   10.506  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.092   20.092  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/A  -      A     R     AND2X1         75  0.122   0.000   20.092  
#-------------------------------------------------------------------------------------------------------
Path 5: MET (9.587 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.092 (P)          0.159 (P)
          Arrival:=         20.092             10.159
 
Clock Gating Setup:-         0.000
    Required Time:=         20.092
     Launch Clock:-         10.159
        Data Path:-          0.346
            Slack:=          9.587
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.158   10.159  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.346   10.505  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/B      -      B      F     AND2X1          1  0.129   0.001   10.505  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.092   20.092  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/A  -      A     R     AND2X1         75  0.122   0.000   20.092  
#-------------------------------------------------------------------------------------------------------
Path 6: MET (9.588 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.095 (P)          0.158 (P)
          Arrival:=         20.095             10.158
 
Clock Gating Setup:-         0.000
    Required Time:=         20.095
     Launch Clock:-         10.158
        Data Path:-          0.349
            Slack:=          9.588
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.157   10.158  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.349   10.507  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/B      -      B      F     AND2X1          1  0.122   0.001   10.507  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.095   20.095  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/A  -      A     R     AND2X1         75  0.124   0.003   20.095  
#-------------------------------------------------------------------------------------------------------
Path 7: MET (9.588 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.113 (P)          0.155 (P)
          Arrival:=         20.113             10.155
 
Clock Gating Setup:-         0.000
    Required Time:=         20.113
     Launch Clock:-         10.155
        Data Path:-          0.369
            Slack:=          9.588
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.154   10.155  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.369   10.524  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/B      -      B      F     AND2X1          1  0.149   0.001   10.524  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.113   20.113  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/A  -      A     R     AND2X1         75  0.130   0.020   20.113  
#-------------------------------------------------------------------------------------------------------
Path 8: MET (9.589 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.116 (P)          0.160 (P)
          Arrival:=         20.116             10.160
 
Clock Gating Setup:-         0.000
    Required Time:=         20.116
     Launch Clock:-         10.160
        Data Path:-          0.367
            Slack:=          9.589
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.159   10.160  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.367   10.527  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/B      -      B      F     AND2X1          1  0.145   0.001   10.527  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.116   20.116  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/A  -      A     R     AND2X1         75  0.130   0.024   20.116  
#-------------------------------------------------------------------------------------------------------
Path 9: MET (9.601 ns) Clock Gating Setup Check with Pin RC_CG_HIER_INST2/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_HIER_INST2/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) RC_CG_HIER_INST2/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.106 (P)          0.160 (P)
          Arrival:=         20.106             10.160
 
Clock Gating Setup:-         0.000
    Required Time:=         20.106
     Launch Clock:-         10.160
        Data Path:-          0.345
            Slack:=          9.601
     Timing Path:

#------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                         -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                         -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                -      A->Q   F     BUX20          75  0.160   0.159   10.160  
  CLK__L1_N0                  -      -      -     (net)          75      -       -        -  
  RC_CG_HIER_INST2/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.345   10.505  
  RC_CG_HIER_INST2/enl        -      -      -     (net)           1      -       -        -  
  RC_CG_HIER_INST2/g12/B      -      B      F     AND2X1          1  0.130   0.001   10.505  
#------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  CLK                     -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                     -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q            -      A->Q  R     BUX20          75  0.004   0.106   20.106  
  CLK__L1_N0              -      -     -     (net)          75      -       -        -  
  RC_CG_HIER_INST2/g12/A  -      A     R     AND2X1         75  0.127   0.014   20.106  
#-------------------------------------------------------------------------------------
Path 10: MET (9.602 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.104 (P)          0.160 (P)
          Arrival:=         20.104             10.160
 
Clock Gating Setup:-         0.000
    Required Time:=         20.104
     Launch Clock:-         10.160
        Data Path:-          0.342
            Slack:=          9.602
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.159   10.160  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.342   10.502  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/B      -      B      F     AND2X1          1  0.124   0.001   10.502  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.104   20.104  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/A  -      A     R     AND2X1         75  0.127   0.012   20.104  
#-------------------------------------------------------------------------------------------------------
Path 11: MET (9.605 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.104 (P)          0.160 (P)
          Arrival:=         20.104             10.160
 
Clock Gating Setup:-         0.000
    Required Time:=         20.104
     Launch Clock:-         10.160
        Data Path:-          0.339
            Slack:=          9.605
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.159   10.160  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.339   10.499  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/B      -      B      F     AND2X1          1  0.117   0.001   10.499  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.104   20.104  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/A  -      A     R     AND2X1         75  0.127   0.012   20.104  
#-------------------------------------------------------------------------------------------------------
Path 12: MET (9.611 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.100 (P)          0.156 (P)
          Arrival:=         20.100             10.156
 
Clock Gating Setup:-         0.000
    Required Time:=         20.100
     Launch Clock:-         10.156
        Data Path:-          0.333
            Slack:=          9.611
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.155   10.156  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.333   10.489  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/B      -      B      F     AND2X1          1  0.115   0.001   10.489  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.100   20.099  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/A  -      A     R     AND2X1         75  0.126   0.007   20.099  
#-------------------------------------------------------------------------------------------------------
Path 13: MET (9.612 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.102 (P)          0.158 (P)
          Arrival:=         20.102             10.158
 
Clock Gating Setup:-         0.000
    Required Time:=         20.102
     Launch Clock:-         10.158
        Data Path:-          0.332
            Slack:=          9.612
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.156   10.158  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.332   10.490  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/B      -      B      F     AND2X1          1  0.117   0.000   10.490  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.102   20.102  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/A  -      A     R     AND2X1         75  0.126   0.009   20.102  
#-------------------------------------------------------------------------------------------------------
Path 14: MET (9.612 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.104 (P)          0.160 (P)
          Arrival:=         20.104             10.160
 
Clock Gating Setup:-         0.000
    Required Time:=         20.104
     Launch Clock:-         10.160
        Data Path:-          0.332
            Slack:=          9.612
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.159   10.160  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.331   10.492  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/B      -      B      F     AND2X1          1  0.112   0.001   10.492  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.104   20.104  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/A  -      A     R     AND2X1         75  0.127   0.012   20.104  
#-------------------------------------------------------------------------------------------------------
Path 15: MET (9.612 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.105 (P)          0.157 (P)
          Arrival:=         20.105             10.157
 
Clock Gating Setup:-         0.000
    Required Time:=         20.105
     Launch Clock:-         10.157
        Data Path:-          0.336
            Slack:=          9.612
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.156   10.157  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.336   10.493  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/B      -      B      F     AND2X1          1  0.119   0.000   10.493  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.105   20.105  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/A  -      A     R     AND2X1         75  0.129   0.013   20.105  
#-------------------------------------------------------------------------------------------------------
Path 16: MET (9.613 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.100 (P)          0.156 (P)
          Arrival:=         20.100             10.156
 
Clock Gating Setup:-         0.000
    Required Time:=         20.100
     Launch Clock:-         10.156
        Data Path:-          0.331
            Slack:=          9.613
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.155   10.156  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.331   10.487  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/B      -      B      F     AND2X1          1  0.116   0.001   10.487  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.100   20.100  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/A  -      A     R     AND2X1         75  0.126   0.008   20.100  
#-------------------------------------------------------------------------------------------------------
Path 17: MET (9.613 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST6/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST6/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.108 (P)          0.153 (P)
          Arrival:=         20.108             10.153
 
Clock Gating Setup:-         0.000
    Required Time:=         20.108
     Launch Clock:-         10.153
        Data Path:-          0.342
            Slack:=          9.613
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                  -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                  -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                         -      A->Q   F     BUX20          75  0.160   0.152   10.153  
  CLK__L1_N0                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.119   0.342   10.495  
  CPU_REGS_RC_CG_HIER_INST6/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/g13/B      -      B      F     AND2X1          1  0.119   0.001   10.495  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  CLK                              -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                              -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                     -      A->Q  R     BUX20          75  0.004   0.108   20.108  
  CLK__L1_N0                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/g13/A  -      A     R     AND2X1         75  0.127   0.016   20.108  
#----------------------------------------------------------------------------------------------
Path 18: MET (9.615 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.107 (P)          0.156 (P)
          Arrival:=         20.107             10.156
 
Clock Gating Setup:-         0.000
    Required Time:=         20.107
     Launch Clock:-         10.156
        Data Path:-          0.337
            Slack:=          9.615
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.155   10.156  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.337   10.493  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/B      -      B      F     AND2X1          1  0.122   0.000   10.493  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.107   20.107  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/A  -      A     R     AND2X1         75  0.129   0.015   20.107  
#-------------------------------------------------------------------------------------------------------
Path 19: MET (9.617 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.115 (P)          0.160 (P)
          Arrival:=         20.115             10.160
 
Clock Gating Setup:-         0.000
    Required Time:=         20.115
     Launch Clock:-         10.160
        Data Path:-          0.338
            Slack:=          9.617
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.159   10.160  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.338   10.499  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/B      -      B      F     AND2X1          1  0.119   0.001   10.499  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.115   20.115  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/A  -      A     R     AND2X1         75  0.130   0.023   20.115  
#-------------------------------------------------------------------------------------------------------
Path 20: MET (9.618 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.105 (P)          0.156 (P)
          Arrival:=         20.105             10.156
 
Clock Gating Setup:-         0.000
    Required Time:=         20.105
     Launch Clock:-         10.156
        Data Path:-          0.331
            Slack:=          9.618
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.155   10.156  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.331   10.487  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/B      -      B      F     AND2X1          1  0.116   0.000   10.487  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.105   20.105  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/A  -      A     R     AND2X1         75  0.129   0.013   20.105  
#-------------------------------------------------------------------------------------------------------
Path 21: MET (9.619 ns) Clock Gating Setup Check with Pin RC_CG_HIER_INST1/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_HIER_INST1/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) RC_CG_HIER_INST1/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.116 (P)          0.160 (P)
          Arrival:=         20.116             10.160
 
Clock Gating Setup:-         0.000
    Required Time:=         20.116
     Launch Clock:-         10.160
        Data Path:-          0.337
            Slack:=          9.619
     Timing Path:

#------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                         -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                         -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                -      A->Q   F     BUX20          75  0.160   0.159   10.160  
  CLK__L1_N0                  -      -      -     (net)          75      -       -        -  
  RC_CG_HIER_INST1/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.337   10.498  
  RC_CG_HIER_INST1/enl        -      -      -     (net)           1      -       -        -  
  RC_CG_HIER_INST1/g12/B      -      B      F     AND2X1          1  0.111   0.000   10.498  
#------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  CLK                     -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                     -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q            -      A->Q  R     BUX20          75  0.004   0.116   20.116  
  CLK__L1_N0              -      -     -     (net)          75      -       -        -  
  RC_CG_HIER_INST1/g12/A  -      A     R     AND2X1         75  0.130   0.024   20.116  
#-------------------------------------------------------------------------------------
Path 22: MET (9.619 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST5/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST5/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.109 (P)          0.153 (P)
          Arrival:=         20.108             10.153
 
Clock Gating Setup:-         0.000
    Required Time:=         20.108
     Launch Clock:-         10.153
        Data Path:-          0.337
            Slack:=          9.619
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                  -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                  -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                         -      A->Q   F     BUX20          75  0.160   0.152   10.153  
  CLK__L1_N0                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.119   0.337   10.490  
  CPU_REGS_RC_CG_HIER_INST5/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/g13/B      -      B      F     AND2X1          1  0.120   0.001   10.490  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  CLK                              -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                              -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                     -      A->Q  R     BUX20          75  0.004   0.109   20.108  
  CLK__L1_N0                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/g13/A  -      A     R     AND2X1         75  0.127   0.016   20.108  
#----------------------------------------------------------------------------------------------
Path 23: MET (9.624 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST7/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST7/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.110 (P)          0.153 (P)
          Arrival:=         20.110             10.153
 
Clock Gating Setup:-         0.000
    Required Time:=         20.110
     Launch Clock:-         10.153
        Data Path:-          0.333
            Slack:=          9.624
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                  -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                  -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                         -      A->Q   F     BUX20          75  0.160   0.152   10.153  
  CLK__L1_N0                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.119   0.333   10.486  
  CPU_REGS_RC_CG_HIER_INST7/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/g13/B      -      B      F     AND2X1          1  0.119   0.000   10.486  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  CLK                              -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                              -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                     -      A->Q  R     BUX20          75  0.004   0.110   20.110  
  CLK__L1_N0                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/g13/A  -      A     R     AND2X1         75  0.127   0.018   20.110  
#----------------------------------------------------------------------------------------------
Path 24: MET (9.624 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.107 (P)          0.155 (P)
          Arrival:=         20.107             10.155
 
Clock Gating Setup:-         0.000
    Required Time:=         20.107
     Launch Clock:-         10.155
        Data Path:-          0.328
            Slack:=          9.624
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.154   10.156  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.328   10.483  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/B      -      B      F     AND2X1          1  0.113   0.000   10.483  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.107   20.107  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/A  -      A     R     AND2X1         75  0.129   0.015   20.107  
#-------------------------------------------------------------------------------------------------------
Path 25: MET (9.625 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.115 (P)          0.160 (P)
          Arrival:=         20.115             10.160
 
Clock Gating Setup:-         0.000
    Required Time:=         20.115
     Launch Clock:-         10.160
        Data Path:-          0.330
            Slack:=          9.625
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.159   10.160  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.330   10.490  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/B      -      B      F     AND2X1          1  0.112   0.001   10.490  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.115   20.115  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/A  -      A     R     AND2X1         75  0.130   0.023   20.115  
#-------------------------------------------------------------------------------------------------------
Path 26: MET (9.630 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST9/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST9/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.110 (P)          0.154 (P)
          Arrival:=         20.110             10.154
 
Clock Gating Setup:-         0.000
    Required Time:=         20.110
     Launch Clock:-         10.154
        Data Path:-          0.326
            Slack:=          9.630
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                  -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                  -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                         -      A->Q   F     BUX20          75  0.160   0.153   10.154  
  CLK__L1_N0                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.119   0.326   10.480  
  CPU_REGS_RC_CG_HIER_INST9/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/g13/B      -      B      F     AND2X1          1  0.112   0.000   10.480  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  CLK                              -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                              -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                     -      A->Q  R     BUX20          75  0.004   0.110   20.110  
  CLK__L1_N0                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/g13/A  -      A     R     AND2X1         75  0.127   0.017   20.110  
#----------------------------------------------------------------------------------------------
Path 27: MET (9.631 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.114 (P)          0.155 (P)
          Arrival:=         20.114             10.155
 
Clock Gating Setup:-         0.000
    Required Time:=         20.114
     Launch Clock:-         10.155
        Data Path:-          0.328
            Slack:=          9.631
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.154   10.155  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.328   10.484  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/B      -      B      F     AND2X1          1  0.113   0.001   10.484  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.114   20.114  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/A  -      A     R     AND2X1         75  0.130   0.022   20.114  
#-------------------------------------------------------------------------------------------------------
Path 28: MET (9.632 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.116 (P)          0.160 (P)
          Arrival:=         20.116             10.160
 
Clock Gating Setup:-         0.000
    Required Time:=         20.116
     Launch Clock:-         10.160
        Data Path:-          0.323
            Slack:=          9.632
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.159   10.160  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.323   10.484  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/B      -      B      F     AND2X1          1  0.105   0.000   10.484  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.116   20.116  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/A  -      A     R     AND2X1         75  0.130   0.024   20.116  
#-------------------------------------------------------------------------------------------------------
Path 29: MET (9.636 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.113 (P)          0.153 (P)
          Arrival:=         20.113             10.153
 
Clock Gating Setup:-         0.000
    Required Time:=         20.113
     Launch Clock:-         10.153
        Data Path:-          0.324
            Slack:=          9.636
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.152   10.153  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.121   0.324   10.477  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/B      -      B      F     AND2X1          1  0.109   0.000   10.477  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.113   20.113  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/A  -      A     R     AND2X1         75  0.130   0.021   20.113  
#-------------------------------------------------------------------------------------------------------
Path 30: MET (9.639 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST16/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.114 (P)          0.157 (P)
          Arrival:=         20.114             10.157
 
Clock Gating Setup:-         0.000
    Required Time:=         20.114
     Launch Clock:-         10.157
        Data Path:-          0.319
            Slack:=          9.639
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.156   10.157  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST16/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.319   10.476  
  CPU_REGS_regs_hi_RC_CG_HIER_INST16/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/B      -      B      F     AND2X1          1  0.103   0.001   10.476  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.114   20.114  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/A  -      A     R     AND2X1         75  0.130   0.022   20.114  
#-------------------------------------------------------------------------------------------------------
Path 31: MET (9.640 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.114 (P)          0.153 (P)
          Arrival:=         20.114             10.153
 
Clock Gating Setup:-         0.000
    Required Time:=         20.114
     Launch Clock:-         10.153
        Data Path:-          0.320
            Slack:=          9.640
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.152   10.153  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.121   0.320   10.473  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/B      -      B      F     AND2X1          1  0.105   0.000   10.473  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.114   20.114  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/A  -      A     R     AND2X1         75  0.130   0.022   20.114  
#-------------------------------------------------------------------------------------------------------
Path 32: MET (9.643 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.116 (P)          0.160 (P)
          Arrival:=         20.116             10.160
 
Clock Gating Setup:-         0.000
    Required Time:=         20.116
     Launch Clock:-         10.160
        Data Path:-          0.313
            Slack:=          9.643
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.159   10.160  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.313   10.473  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/B      -      B      F     AND2X1          1  0.094   0.000   10.473  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.116   20.116  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/A  -      A     R     AND2X1         75  0.130   0.024   20.116  
#-------------------------------------------------------------------------------------------------------
Path 33: MET (9.643 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.114 (P)          0.154 (P)
          Arrival:=         20.114             10.154
 
Clock Gating Setup:-         0.000
    Required Time:=         20.114
     Launch Clock:-         10.154
        Data Path:-          0.317
            Slack:=          9.643
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.153   10.154  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.317   10.472  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/B      -      B      F     AND2X1          1  0.102   0.000   10.472  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.114   20.114  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/A  -      A     R     AND2X1         75  0.130   0.022   20.114  
#-------------------------------------------------------------------------------------------------------
Path 34: MET (9.643 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.113 (P)          0.155 (P)
          Arrival:=         20.113             10.155
 
Clock Gating Setup:-         0.000
    Required Time:=         20.113
     Launch Clock:-         10.155
        Data Path:-          0.315
            Slack:=          9.643
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.154   10.155  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.315   10.470  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/B      -      B      F     AND2X1          1  0.099   0.000   10.470  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.113   20.113  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/A  -      A     R     AND2X1         75  0.130   0.021   20.113  
#-------------------------------------------------------------------------------------------------------
Path 35: MET (9.643 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST8/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST8/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.108 (P)          0.153 (P)
          Arrival:=         20.108             10.153
 
Clock Gating Setup:-         0.000
    Required Time:=         20.108
     Launch Clock:-         10.153
        Data Path:-          0.312
            Slack:=          9.643
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                  -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                  -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                         -      A->Q   F     BUX20          75  0.160   0.151   10.153  
  CLK__L1_N0                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.119   0.312   10.465  
  CPU_REGS_RC_CG_HIER_INST8/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/g13/B      -      B      F     AND2X1          1  0.095   0.000   10.465  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  CLK                              -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                              -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                     -      A->Q  R     BUX20          75  0.004   0.108   20.108  
  CLK__L1_N0                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/g13/A  -      A     R     AND2X1         75  0.127   0.016   20.108  
#----------------------------------------------------------------------------------------------
Path 36: MET (9.646 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST10/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST10/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.108 (P)          0.152 (P)
          Arrival:=         20.108             10.152
 
Clock Gating Setup:-         0.000
    Required Time:=         20.108
     Launch Clock:-         10.152
        Data Path:-          0.310
            Slack:=          9.646
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  CLK                                   -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                   -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                          -      A->Q   F     BUX20          75  0.160   0.151   10.153  
  CLK__L1_N0                            -      -      -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.119   0.310   10.462  
  CPU_REGS_RC_CG_HIER_INST10/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/g13/B      -      B      F     AND2X1          1  0.095   0.000   10.462  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  CLK                               -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                               -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                      -      A->Q  R     BUX20          75  0.004   0.108   20.108  
  CLK__L1_N0                        -      -     -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/g13/A  -      A     R     AND2X1         75  0.127   0.016   20.108  
#-----------------------------------------------------------------------------------------------
Path 37: MET (9.653 ns) Clock Gating Setup Check with Pin RC_CG_HIER_INST3/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_HIER_INST3/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) RC_CG_HIER_INST3/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.115 (P)          0.160 (P)
          Arrival:=         20.115             10.160
 
Clock Gating Setup:-         0.000
    Required Time:=         20.115
     Launch Clock:-         10.160
        Data Path:-          0.303
            Slack:=          9.653
     Timing Path:

#------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                         -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                         -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                -      A->Q   F     BUX20          75  0.160   0.158   10.160  
  CLK__L1_N0                  -      -      -     (net)          75      -       -        -  
  RC_CG_HIER_INST3/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.303   10.462  
  RC_CG_HIER_INST3/enl        -      -      -     (net)           1      -       -        -  
  RC_CG_HIER_INST3/g12/B      -      B      F     AND2X1          1  0.087   0.000   10.462  
#------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  CLK                     -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                     -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q            -      A->Q  R     BUX20          75  0.004   0.115   20.115  
  CLK__L1_N0              -      -     -     (net)          75      -       -        -  
  RC_CG_HIER_INST3/g12/A  -      A     R     AND2X1         75  0.130   0.023   20.115  
#-------------------------------------------------------------------------------------

