[{"DBLP title": "Compact modeling of carbon nanotube transistor for early stage process-design exploration.", "DBLP authors": ["Asha Balijepalli", "Saurabh Sinha", "Yu Cao"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283783", "OA papers": [{"PaperId": "https://openalex.org/W2166852565", "PaperTitle": "Compact modeling of carbon nanotube transistor for early stage process-design exploration", "Year": 2007, "CitationCount": 66, "EstimatedCitation": 66, "Affiliations": {"Arizona State University": 3.0}, "Authors": ["A. Balijepalli", "Saurabh Sinha", "Yu Cao"]}]}, {"DBLP title": "A floating-body dynamic supply boosting technique for low-voltage sram in nanoscale PD/SOI CMOS technologies.", "DBLP authors": ["Rajiv V. Joshi", "Rouwaida Kanj", "Keunwoo Kim", "Richard Q. Williams", "Ching-Te Chuang"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283784", "OA papers": [{"PaperId": "https://openalex.org/W2025950938", "PaperTitle": "A floating-body dynamic supply boosting technique for low-voltage sram in nanoscale PD/SOI CMOS technologies", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 3.0, "IBM Research - Austin": 1.0, "IBM STG, Essex Junction, VT, USA": 1.0}, "Authors": ["Rajiv V. Joshi", "Rouwaida Kanj", "Keunwoo Kim", "Richard A Williams", "Ching-Te Chuang"]}]}, {"DBLP title": "Low power FPGA design using hybrid CMOS-NEMS approach.", "DBLP authors": ["Yu Zhou", "Shijo Thekkel", "Swarup Bhunia"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283785", "OA papers": [{"PaperId": "https://openalex.org/W2115885181", "PaperTitle": "Low power FPGA design using hybrid CMOS-NEMS approach", "Year": 2007, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Case Western Reserve University": 3.0}, "Authors": ["Yu Zhou", "Shijo Thekkel", "Swarup Bhunia"]}]}, {"DBLP title": "Design and analysis of Thin-BOX FD/SOI devices for low-power and stable SRAM in sub-50nm technologies.", "DBLP authors": ["Saibal Mukhopadhyay", "Keunwoo Kim", "Ching-Te Chuang"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283786", "OA papers": [{"PaperId": "https://openalex.org/W2114819139", "PaperTitle": "Design and analysis of Thin-BOX FD/SOI devices for low-power and stable SRAM in sub-50nm technologies", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 3.0}, "Authors": ["Saibal Mukhopadhyay", "Keunwoo Kim", "Ching-Te Chuang"]}]}, {"DBLP title": "Clocking structures and power analysis for nanomagnet-based logic devices.", "DBLP authors": ["Michael T. Niemier", "M. Alam", "Xiaobo Sharon Hu", "Gary H. Bernstein", "Wolfgang Porod", "M. Putney", "J. DeAngelis"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283787", "OA papers": [{"PaperId": "https://openalex.org/W1983449030", "PaperTitle": "Clocking structures and power analysis for nanomagnet-based logic devices", "Year": 2007, "CitationCount": 88, "EstimatedCitation": 88, "Affiliations": {"University of Notre Dame": 7.0}, "Authors": ["Michael Niemier", "M. S. Alam", "X. Hu", "Gary Bernstein", "Wolfgang Porod", "M. Putney", "J. DeAngelis"]}]}, {"DBLP title": "Energy efficient near-threshold chip multi-processing.", "DBLP authors": ["Bo Zhai", "Ronald G. Dreslinski", "David T. Blaauw", "Trevor N. Mudge", "Dennis Sylvester"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283789", "OA papers": [{"PaperId": "https://openalex.org/W2097840688", "PaperTitle": "Energy efficient near-threshold chip multi-processing", "Year": 2007, "CitationCount": 77, "EstimatedCitation": 77, "Affiliations": {"University of Michigan\u2013Ann Arbor": 5.0}, "Authors": ["Bo Zhai", "Ronald G. Dreslinski", "David Blaauw", "Trevor Mudge", "Dennis Sylvester"]}]}, {"DBLP title": "Analysis of dynamic voltage/frequency scaling in chip-multiprocessors.", "DBLP authors": ["Sebastian Herbert", "Diana Marculescu"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283790", "OA papers": [{"PaperId": "https://openalex.org/W2081379617", "PaperTitle": "Analysis of dynamic voltage/frequency scaling in chip-multiprocessors", "Year": 2007, "CitationCount": 308, "EstimatedCitation": 308, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Sebastian Herbert", "Diana Marculescu"]}]}, {"DBLP title": "Evaluating design tradeoffs in on-chip power management for CMPs.", "DBLP authors": ["Joseph J. Sharkey", "Alper Buyuktosunoglu", "Pradip Bose"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283791", "OA papers": [{"PaperId": "https://openalex.org/W2100552415", "PaperTitle": "Evaluating design tradeoffs in on-chip power management for CMPs", "Year": 2007, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 3.0}, "Authors": ["Joseph Sharkey", "Alper Buyuktosunoglu", "Pradip Bose"]}]}, {"DBLP title": "Impact of die-to-die and within-die parameter variations on the throughput distribution of multi-core processors.", "DBLP authors": ["Keith A. Bowman", "Alaa R. Alameldeen", "Srikanth T. Srinivasan", "Chris Wilkerson"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283792", "OA papers": [{"PaperId": "https://openalex.org/W2170509664", "PaperTitle": "Impact of die-to-die and within-die parameter variations on the throughput distribution of multi-core processors", "Year": 2007, "CitationCount": 61, "EstimatedCitation": 61, "Affiliations": {"Intel (United States)": 4.0}, "Authors": ["Keith J. Bowman", "Alaa R. Alameldeen", "Srikanth Srinivasan", "Christopher B. Wilkerson"]}]}, {"DBLP title": "A reusability-aware cache memory sharing technique for high-performance low-power CMPs with private L2 caches.", "DBLP authors": ["Sungjune Youn", "Hyunhee Kim", "Jihong Kim"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283793", "OA papers": [{"PaperId": "https://openalex.org/W2144673853", "PaperTitle": "A reusability-aware cache memory sharing technique for high-performance low-power CMPs with private L2 caches", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"MOBILE HANDSET R&D CENTER LG Electron. Inc., Seoul, South Korea": 1.0, "Seoul National University": 2.0}, "Authors": ["Sungjune Youn", "Hyun-Hee Kim", "Jihong Kim"]}]}, {"DBLP title": "Dual signal frequencies and voltage levels for low power and temperature-gradient tolerant clock distribution.", "DBLP authors": ["Sherif A. Tawfik", "Volkan Kursun"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283795", "OA papers": [{"PaperId": "https://openalex.org/W2103643733", "PaperTitle": "Dual signal frequencies and voltage levels for low power and temperature-gradient tolerant clock distribution", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["S.A. Tawfik", "Volkan Kursun"]}]}, {"DBLP title": "A robust edge encoding technique for energy-efficient multi-cycle interconnect.", "DBLP authors": ["Jae-sun Seo", "Dennis Sylvester", "David T. Blaauw", "Himanshu Kaul", "Ram Krishnamurthy"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283796", "OA papers": [{"PaperId": "https://openalex.org/W2138777513", "PaperTitle": "A robust edge encoding technique for energy-efficient multi-cycle interconnect", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0, "Intel (United Kingdom)": 2.0}, "Authors": ["Jae-sun Seo", "Dennis Sylvester", "David Blaauw", "Himanshu Kaul", "Ram Krishnamurthy"]}]}, {"DBLP title": "Low-power process-variation tolerant arithmetic units using input-based elastic clocking.", "DBLP authors": ["Debabrata Mohapatra", "Georgios Karakonstantis", "Kaushik Roy"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283797", "OA papers": [{"PaperId": "https://openalex.org/W2038840127", "PaperTitle": "Low-power process-variation tolerant arithmetic units using input-based elastic clocking", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Purdue University West Lafayette": 3.0}, "Authors": ["Debabrata Mohapatra", "Georgios Karakonstantis", "Kaushik Roy"]}]}, {"DBLP title": "Sleep transistor sizing and control for resonant supply noise damping.", "DBLP authors": ["Jie Gu", "Hanyong Eom", "Chris H. Kim"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283798", "OA papers": [{"PaperId": "https://openalex.org/W2147641709", "PaperTitle": "Sleep transistor sizing and control for resonant supply noise damping", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Minnesota": 3.0}, "Authors": ["Jie Gu", "Hanyong Eom", "Chris H. Kim"]}]}, {"DBLP title": "Thermal-aware methodology for repeater insertion in low-power VLSI circuits.", "DBLP authors": ["Ja Chun Ku", "Yehea I. Ismail"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283799", "OA papers": [{"PaperId": "https://openalex.org/W2145497009", "PaperTitle": "Thermal-aware methodology for repeater insertion in low-power VLSI circuits", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"EECS Department, Northwestern University, Evanston, IL, USA#TAB#": 2.0}, "Authors": ["Ja Hyeon Ku", "Yehea Ismail"]}]}, {"DBLP title": "Post-placement leakage optimization for partially dynamically reconfigurable FPGAs.", "DBLP authors": ["Chi-Feng Li", "Ping-Hung Yuh", "Chia-Lin Yang", "Yao-Wen Chang"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283801", "OA papers": [{"PaperId": "https://openalex.org/W2139094901", "PaperTitle": "Post-placement leakage optimization for partially dynamically reconfigurable FPGAs", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Taiwan University": 3.0, "Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan": 1.0}, "Authors": ["Chifeng Li", "Ping-Hung Yuh", "Chia-Lin Yang", "Yao-Wen Chang"]}]}, {"DBLP title": "Power optimal MTCMOS repeater insertion for global buses.", "DBLP authors": ["Hanif Fatemi", "Behnam Amelifard", "Massoud Pedram"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283802", "OA papers": [{"PaperId": "https://openalex.org/W2152509871", "PaperTitle": "Power optimal MTCMOS repeater insertion for global buses", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Univerisity of Southern California": 3.0}, "Authors": ["Hanif Fatemi", "Behnam Amelifar", "Massoud Pedram"]}]}, {"DBLP title": "Timing-driven row-based power gating.", "DBLP authors": ["Ashoka Visweswara Sathanur", "Antonio Pullini", "Luca Benini", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283803", "OA papers": [{"PaperId": "https://openalex.org/W2154095011", "PaperTitle": "Timing-driven row-based power gating", "Year": 2007, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"Polytechnic University of Turin": 5.0, "University of Bologna": 1.0}, "Authors": ["A. Sathanur", "Antonio Pullini", "Luca Benini", "Alberto Macii", "Enrico Macii", "Massimo Poncino"]}]}, {"DBLP title": "Detailed placement for leakage reduction using systematic through-pitch variation.", "DBLP authors": ["Andrew B. Kahng", "Swamy Muddu", "Puneet Sharma"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283804", "OA papers": [{"PaperId": "https://openalex.org/W2156002581", "PaperTitle": "Detailed placement for leakage reduction using systematic through-pitch variation", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Andrew B. Kahng", "Swamy Muddu", "Puneet Sharma"]}]}, {"DBLP title": "Early power grid verification under circuit current uncertainties.", "DBLP authors": ["Imad A. Ferzli", "Farid N. Najm", "Lars Kruse"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283805", "OA papers": [{"PaperId": "https://openalex.org/W2116722195", "PaperTitle": "Early power grid verification under circuit current uncertainties", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Toronto": 2.0, "Magma Design Automation, Eindhoven, Netherlands": 1.0}, "Authors": ["Imad A. Ferzli", "Farid N. Najm", "Lars Kruse"]}]}, {"DBLP title": "Towards a software approach to mitigate voltage emergencies.", "DBLP authors": ["Meeta Sharma Gupta", "Krishna K. Rangan", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283808", "OA papers": [{"PaperId": "https://openalex.org/W1972489788", "PaperTitle": "Towards a software approach to mitigate voltage emergencies", "Year": 2007, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"School of Engineering and Applied Science, Harvard University,    Cambridge, MA, USA": 5.0}, "Authors": ["Meeta S. Gupta", "Krishna K. Rangan", "Michael S. Smith", "Gu-Yeon Wei", "David J. Brooks"]}]}, {"DBLP title": "Improving disk reuse for reducing power consumption.", "DBLP authors": ["Mahmut T. Kandemir", "Seung Woo Son", "Mustafa Karak\u00f6y"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283809", "OA papers": [{"PaperId": "https://openalex.org/W2164363422", "PaperTitle": "Improving disk reuse for reducing power consumption", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Pennsylvania State University": 2.0, "Imperial College London": 1.0}, "Authors": ["Mahmut Kandemir", "Seung Uk Son", "Mustafa Karakoy"]}]}, {"DBLP title": "PVS: passive voltage scaling for wireless sensor networks.", "DBLP authors": ["Youngjin Cho", "Younghyun Kim", "Naehyuck Chang"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283810", "OA papers": [{"PaperId": "https://openalex.org/W2122024303", "PaperTitle": "PVS", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Seoul National University": 3.0}, "Authors": ["Youngjin Cho", "Younghyun Kim", "Naehyuck Chang"]}]}, {"DBLP title": "A programming environment with runtime energy characterization for energy-aware applications.", "DBLP authors": ["Changjiu Xian", "Yung-Hsiang Lu", "Zhiyuan Li"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283811", "OA papers": [{"PaperId": "https://openalex.org/W2132926471", "PaperTitle": "A programming environment with runtime energy characterization for energy-aware applications", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Purdue University West Lafayette": 3.0}, "Authors": ["Changjiu Xian", "Yung-Hsiang Lu", "Zhi-Yuan Li"]}]}, {"DBLP title": "A process variation aware low power synthesis methodology for fixed-point FIR filters.", "DBLP authors": ["Nilanjan Banerjee", "Jung Hwan Choi", "Kaushik Roy"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283813", "OA papers": [{"PaperId": "https://openalex.org/W2098141116", "PaperTitle": "A process variation aware low power synthesis methodology for fixed-point FIR filters", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Purdue University System": 3.0}, "Authors": ["Nilanjan Banerjee", "Jung Choi", "Kaushik Roy"]}]}, {"DBLP title": "Voltage- and ABB-island optimization in high level synthesis.", "DBLP authors": ["Domenik Helms", "Olaf Meyer", "Marko Hoyer", "Wolfgang Nebel"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283814", "OA papers": [{"PaperId": "https://openalex.org/W2166879689", "PaperTitle": "Voltage- and ABB-island optimization in high level synthesis", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Oldenburger Institut f\u00fcr Informatik": 3.0, "Carl von Ossietzky University of Oldenburg": 1.0}, "Authors": ["Domenik Helms", "Olaf Meyer", "Marko Hoyer", "Wolfgang Nebel"]}]}, {"DBLP title": "Power-optimal RTL arithmetic unit soft-macro selection strategy for leakage-sensitive technologies.", "DBLP authors": ["Simone Medardoni", "Davide Bertozzi", "Enrico Macii"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283815", "OA papers": [{"PaperId": "https://openalex.org/W1970825017", "PaperTitle": "Power-optimal RTL arithmetic unit soft-macro selection strategy for leakage-sensitive technologies", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Ferrara": 2.0, "Polytechnic University of Turin": 1.0}, "Authors": ["Simone Medardoni", "Davide Bertozzi", "Enrico Macii"]}]}, {"DBLP title": "Power signal processing: a new perspective for power analysis and optimization.", "DBLP authors": ["Quming Zhou", "Lin Zhong", "Kartik Mohanram"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283816", "OA papers": [{"PaperId": "https://openalex.org/W2024739226", "PaperTitle": "Power signal processing", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Rice University": 3.0}, "Authors": ["Quming Zhou", "Lin Zhong", "Kartik Mohanram"]}]}, {"DBLP title": "A 160 mV, fully differential, robust schmitt trigger based sub-threshold SRAM.", "DBLP authors": ["Jaydeep P. Kulkarni", "Keejong Kim", "Kaushik Roy"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283818", "OA papers": [{"PaperId": "https://openalex.org/W2112776829", "PaperTitle": "A 160 mV, fully differential, robust schmitt trigger based sub-threshold SRAM", "Year": 2007, "CitationCount": 60, "EstimatedCitation": 60, "Affiliations": {"Purdue University System": 3.0}, "Authors": ["Jaydeep P. Kulkarni", "Kee-Jong Kim", "Kaushik Roy"]}]}, {"DBLP title": "A low-power SRAM using bit-line charge-recycling technique.", "DBLP authors": ["Keejong Kim", "Hamid Mahmoodi", "Kaushik Roy"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283819", "OA papers": [{"PaperId": "https://openalex.org/W2143996117", "PaperTitle": "A low-power SRAM using bit-line charge-recycling technique", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Purdue University System": 2.0, "San Francisco State University": 1.0}, "Authors": ["Kee-Jong Kim", "Hamid Mahmoodi", "Kaushik Roy"]}]}, {"DBLP title": "Minimizing power dissipation during write operation to register files.", "DBLP authors": ["Kimish Patel", "Wonbok Lee", "Massoud Pedram"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283820", "OA papers": [{"PaperId": "https://openalex.org/W2007758425", "PaperTitle": "Minimizing power dissipation during write operation to register files", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["Kimish Patel", "Won-Bok Lee", "Massoud Pedram"]}]}, {"DBLP title": "An on-chip NBTI sensor for measuring PMOS threshold voltage degradation.", "DBLP authors": ["John Keane", "Tony Tae-Hyoung Kim", "Chris H. Kim"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283821", "OA papers": [{"PaperId": "https://openalex.org/W2164047446", "PaperTitle": "An on-chip NBTI sensor for measuring PMOS threshold voltage degradation", "Year": 2007, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"University of Minnesota": 3.0}, "Authors": ["John A. Keane", "Tae-Hyoung Kim", "Chris H. Kim"]}]}, {"DBLP title": "Variable-latency adder (VL-adder): new arithmetic circuit design practice to overcome NBTI.", "DBLP authors": ["Yiran Chen", "Hai Li", "Jing Li", "Cheng-Kok Koh"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283822", "OA papers": [{"PaperId": "https://openalex.org/W2163997673", "PaperTitle": "Variable-latency adder (VL-adder)", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Seagate (United States)": 2.0, "Purdue University West Lafayette": 2.0}, "Authors": ["Yi Chen", "Hai Li", "Jing Li", "Cheng-Kok Koh"]}]}, {"DBLP title": "Throughput of multi-core processors under thermal constraints.", "DBLP authors": ["Ravishankar Rao", "Sarma B. K. Vrudhula", "Chaitali Chakrabarti"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283824", "OA papers": [{"PaperId": "https://openalex.org/W2146159705", "PaperTitle": "Throughput of multi-core processors under thermal constraints", "Year": 2007, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Arizona State University": 3.0}, "Authors": ["Ravishankar Rao", "Sarma Vrudhula", "Chaitali Chakrabarti"]}]}, {"DBLP title": "Dynamic voltage frequency scaling for multi-tasking systems using online learning.", "DBLP authors": ["Gaurav Dhiman", "Tajana Simunic Rosing"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283825", "OA papers": [{"PaperId": "https://openalex.org/W2161036704", "PaperTitle": "Dynamic voltage frequency scaling for multi-tasking systems using online learning", "Year": 2007, "CitationCount": 117, "EstimatedCitation": 117, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Gaurav Dhiman", "Tajana Rosing"]}]}, {"DBLP title": "Thermal-aware task scheduling at the system software level.", "DBLP authors": ["Jeonghwan Choi", "Chen-Yong Cher", "Hubertus Franke", "Hendrik F. Hamann", "Alan J. Weger", "Pradip Bose"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283826", "OA papers": [{"PaperId": "https://openalex.org/W2123853086", "PaperTitle": "Thermal-aware task scheduling at the system software level", "Year": 2007, "CitationCount": 156, "EstimatedCitation": 156, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 6.0}, "Authors": ["Jeonghwan Choi", "Chen-Yong Cher", "Hubertus Franke", "Henrdrik Hamann", "Alan J. Weger", "Pradip Bose"]}]}, {"DBLP title": "Thermal response to DVFS: analysis with an Intel Pentium M.", "DBLP authors": ["Heather Hanson", "Stephen W. Keckler", "Soraya Ghiasi", "Karthick Rajamani", "Freeman L. Rawson III", "Juan Rubio"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283827", "OA papers": [{"PaperId": "https://openalex.org/W2018914898", "PaperTitle": "Thermal response to DVFS", "Year": 2007, "CitationCount": 79, "EstimatedCitation": 79, "Affiliations": {"The University of Texas at Austin": 2.0, "IBM Research - Austin": 4.0}, "Authors": ["Heather M. Hanson", "Stephen W. Keckler", "Soraya Ghiasi", "Karthick Rajamani", "Freeman Leigh Rawson", "Juan Carlos Campos Rubio"]}]}, {"DBLP title": "Approximation algorithms for power minimization of earliest deadline first and rate monotonic schedules.", "DBLP authors": ["Sushu Zhang", "Karam S. Chatha", "Goran Konjevod"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283828", "OA papers": [{"PaperId": "https://openalex.org/W2122586531", "PaperTitle": "Approximation algorithms for power minimization of earliest deadline first and rate monotonic schedules", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Arizona State University": 3.0}, "Authors": ["Sushu Zhang", "Karam S. Chatha", "Goran Konjevod"]}]}, {"DBLP title": "Low power soft-output signal detector design for wireless MIMO communication systems.", "DBLP authors": ["Sizhong Chen", "Tong Zhang"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283831", "OA papers": [{"PaperId": "https://openalex.org/W2124400234", "PaperTitle": "Low power soft-output signal detector design for wireless MIMO communication systems", "Year": 2007, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Rensselaer Polytechnic Institute": 2.0}, "Authors": ["Sizhong Chen", "Tong Zhang"]}]}, {"DBLP title": "A low power multimedia SoC with fully programmable 3D graphics and MPEG4/H.264/JPEG for mobile devices.", "DBLP authors": ["Jeong-Ho Woo", "Ju-Ho Sohn", "Hyejung Kim", "Jongcheol Jeong", "Euljoo Jeong", "Suk Joong Lee", "Hoi-Jun Yoo"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283832", "OA papers": [{"PaperId": "https://openalex.org/W2169831445", "PaperTitle": "A low power multimedia SoC with fully programmable 3D graphics and MPEG4/H.264/JPEG for mobile devices", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Korea Advanced Institute of Science and Technology": 4.0, "Corelogic, Inc.,Samsungdong, Kangnumgu, Seoul": 3.0}, "Authors": ["Jeong-Ho Woo", "Ju-Ho Sohn", "Hye-Jung Kim", "Jong-Cheol Jeong", "Euljoo Jeong", "Suk Lee", "Hoi-Jun Yoo"]}]}, {"DBLP title": "An architecture for energy efficient sphere decoding.", "DBLP authors": ["Ravi Jenkal", "W. Rhett Davis"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283833", "OA papers": [{"PaperId": "https://openalex.org/W2156197950", "PaperTitle": "An architecture for energy efficient sphere decoding", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"North Carolina State University": 2.0}, "Authors": ["Ravi Jenkal", "Rhett Davis"]}]}, {"DBLP title": "On the selection of arithmetic unit structure in voltage overscaled soft digital signal processing.", "DBLP authors": ["Yang Liu", "Tong Zhang"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283834", "OA papers": [{"PaperId": "https://openalex.org/W2166979694", "PaperTitle": "On the selection of arithmetic unit structure in voltage overscaled soft digital signal processing", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Rensselaer Polytechnic Institute": 2.0}, "Authors": ["Yang Liu", "Tong Zhang"]}]}, {"DBLP title": "Low-power H.264/AVC baseline decoder for portable applications.", "DBLP authors": ["Ke Xu", "Chiu-sing Choy"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283835", "OA papers": [{"PaperId": "https://openalex.org/W2144992547", "PaperTitle": "Low-power H.264/AVC baseline decoder for portable applications", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Chinese University of Hong Kong": 2.0}, "Authors": ["Ke Xu", "Chiu-Sing Choy"]}]}, {"DBLP title": "A 0.4-V UWB baseband processor.", "DBLP authors": ["Vivienne Sze", "Anantha P. Chandrakasan"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283837", "OA papers": [{"PaperId": "https://openalex.org/W2106050980", "PaperTitle": "A 0.4-V UWB baseband processor", "Year": 2007, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Massachusetts Institute of Technology": 2.0}, "Authors": ["Vivienne Sze", "Anantha P. Chandrakasan"]}]}, {"DBLP title": "Resource area dilation to reduce power density in throughput servers.", "DBLP authors": ["Michael D. Powell", "T. N. Vijaykumar"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283838", "OA papers": [{"PaperId": "https://openalex.org/W2169816067", "PaperTitle": "Resource area dilation to reduce power density in throughput servers", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Intel (United States)": 0.5, "Aware (United States)": 0.5, "Purdue University West Lafayette": 1.0}, "Authors": ["Michael Powell", "T. N. Vijaykumar"]}]}, {"DBLP title": "Locality-driven architectural cache sub-banking for leakage energy reduction.", "DBLP authors": ["Olga Golubeva", "Mirko Loghi", "Enrico Macii", "Massimo Poncino"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283839", "OA papers": [{"PaperId": "https://openalex.org/W2157742367", "PaperTitle": "Locality-driven architectural cache sub-banking for leakage energy reduction", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Polytechnic University of Turin": 4.0}, "Authors": ["Olga Golubeva", "Mirko Loghi", "Enrico Macii", "Massimo Poncino"]}]}, {"DBLP title": "A multi-model power estimation engine for accuracy optimization.", "DBLP authors": ["Felipe Klein", "Guido Araujo", "Rodolfo Azevedo", "Roberto Leao", "Luiz C. V. dos Santos"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283840", "OA papers": [{"PaperId": "https://openalex.org/W2114012612", "PaperTitle": "A multi-model power estimation engine for accuracy optimization", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Universidade Estadual de Campinas": 3.0, "Computer Science Department, UFSC, Florianopolis, Brazil": 2.0}, "Authors": ["Felipe Klein", "Gonzalo Araujo", "Rodolfo Azevedo", "Roberto Leao", "Luiz Eduardo dos Santos"]}]}, {"DBLP title": "A fast-transient over-sampled delta-sigma adaptive DC-DC converter for power-efficient noise-sensitive devices.", "DBLP authors": ["Minkyu Song", "Dongsheng Ma"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283842", "OA papers": [{"PaperId": "https://openalex.org/W2134438391", "PaperTitle": "A fast-transient over-sampled delta-sigma adaptive DC-DC converter for power-efficient noise-sensitive devices", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Integrated Syst. Design Lab., Univ. of Arizona, Tucson, AZ, USA": 2.0}, "Authors": ["Minkyu Song", "Dongsheng Ma"]}]}, {"DBLP title": "High-efficiency synchronous dual-output switched-capacitor dc-dc converter with digital state machine control.", "DBLP authors": ["Shiming Han", "Xiaobo Wu", "Yang Liu"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283843", "OA papers": [{"PaperId": "https://openalex.org/W2163948244", "PaperTitle": "High-efficiency synchronous dual-output switched-capacitor dc-dc converter with digital state machine control", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Zhejiang Province Institute of Architectural Design and Research": 1.0, "Zhejiang University": 1.0, "Shanghai Design Center, Analog Devices, Inc., Shanghai, China": 1.0}, "Authors": ["Han Shiming", "Wu Xiaobo", "Liu Yang"]}]}, {"DBLP title": "A micro power management system and maximum output power control for solar energy harvesting applications.", "DBLP authors": ["Hui Shao", "Chi-Ying Tsui", "Wing-Hung Ki"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283844", "OA papers": [{"PaperId": "https://openalex.org/W2160259703", "PaperTitle": "A micro power management system and maximum output power control for solar energy harvesting applications", "Year": 2007, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Hong Kong University of Science and Technology": 3.0}, "Authors": ["Hui Shao", "Chi-Ying Tsui", "Wing-Hung Ki"]}]}, {"DBLP title": "Advanced thermal sensing circuit and test techniques used in a high performance 65nm processor.", "DBLP authors": ["David E. Duarte", "Greg Taylor", "Keng L. Wong", "Usman Mughal", "George L. Geannopoulos"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283845", "OA papers": [{"PaperId": "https://openalex.org/W2129021068", "PaperTitle": "Advanced thermal sensing circuit and test techniques used in a high performance 65nm processor", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Intel (United States)": 5.0}, "Authors": ["D. Duarte", "Greg Taylor", "Keng Lin Wong", "Usman Azeez Mughal", "George L. Geannopoulos"]}]}, {"DBLP title": "Single inductor, multiple input, multiple output (SIMIMO) power mixer-charger-supply system.", "DBLP authors": ["Min Chen", "Gabriel A. Rinc\u00f3n-Mora"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283846", "OA papers": [{"PaperId": "https://openalex.org/W2164253029", "PaperTitle": "Single inductor, multiple input, multiple output (SIMIMO) power mixer-charger-supply system", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Georgia Institute of Technology": 1.0, "Analog Devices (United States)": 1.0}, "Authors": ["Min Chen", "Gabriel A. Rincon-Mora"]}]}, {"DBLP title": "Vibration energy scavenging and management for ultra low power applications.", "DBLP authors": ["Chao Lu", "Chi-Ying Tsui", "Wing-Hung Ki"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283848", "OA papers": [{"PaperId": "https://openalex.org/W2147956986", "PaperTitle": "Vibration energy scavenging and management for ultra low power applications", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Hong Kong University of Science and Technology": 3.0}, "Authors": ["Lu Chao", "Chi-Ying Tsui", "Wing-Hung Ki"]}]}, {"DBLP title": "Energy management of DVS-DPM enabled embedded systems powered by fuel cell-battery hybrid source.", "DBLP authors": ["Jianli Zhuo", "Chaitali Chakrabarti", "Naehyuck Chang"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283849", "OA papers": [{"PaperId": "https://openalex.org/W2118550347", "PaperTitle": "Energy management of DVS-DPM enabled embedded systems powered by fuel cell-battery hybrid source", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Arizona State University": 2.0, "Seoul National University": 1.0}, "Authors": ["Jianli Zhuo", "Chaitali Chakrabarti", "Naehyuck Chang"]}]}, {"DBLP title": "Design of an efficient power delivery network in an soc to enable dynamic power management.", "DBLP authors": ["Behnam Amelifard", "Massoud Pedram"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283850", "OA papers": [{"PaperId": "https://openalex.org/W2147181601", "PaperTitle": "Design of an efficient power delivery network in an soc to enable dynamic power management", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Southern California University for Professional Studies": 1.0, "University of Southern California": 1.0}, "Authors": ["Behnam Amelifard", "Massoud Pedram"]}]}, {"DBLP title": "Energy-efficient and performance-enhanced disks using flash-memory cache.", "DBLP authors": ["Jen-Wei Hsieh", "Tei-Wei Kuo", "Po-Liang Wu", "Yu-Chung Huang"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283851", "OA papers": [{"PaperId": "https://openalex.org/W2145153261", "PaperTitle": "Energy-efficient and performance-enhanced disks using flash-memory cache", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"National Chiayi University": 1.0, "National Taiwan University": 2.0, "Genesys Logic, Inc., Taipei, Taiwan": 1.0}, "Authors": ["Jen-Wei Hsieh", "Tei-Wei Kuo", "Po-Liang Wu", "Yu-Chung Huang"]}]}, {"DBLP title": "SAPP: scalable and adaptable peak power management in nocs.", "DBLP authors": ["Praveen Bhojwani", "Jason D. Lee", "Rabi N. Mahapatra"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283852", "OA papers": [{"PaperId": "https://openalex.org/W2142477472", "PaperTitle": "SAPP", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Texas A&M University": 3.0}, "Authors": ["Praveen S. Bhojwani", "Jason T. Lee", "Rabi N. Mahapatra"]}]}, {"DBLP title": "A 65-nm pulsed latch with a single clocked transistor.", "DBLP authors": ["Martin Saint-Laurent", "Baker Mohammad", "Paul Bassett"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283855", "OA papers": [{"PaperId": "https://openalex.org/W2118305080", "PaperTitle": "A 65-nm pulsed latch with a single clocked transistor", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Qualcomm (United Kingdom)": 3.0}, "Authors": ["M. Saint-Laurent", "Baker Mohammad", "Paul Bassett"]}]}, {"DBLP title": "A methodology for analysis and verification of power gated circuits with correlated results.", "DBLP authors": ["Aveek Sarkar", "Shen Lin", "Kai Wang"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283856", "OA papers": [{"PaperId": "https://openalex.org/W2106362185", "PaperTitle": "A methodology for analysis and verification of power gated circuits with correlated results", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Apache (Canada)": 3.0}, "Authors": ["Aveek Sarkar", "Shen Lin", "Kai Wang"]}]}, {"DBLP title": "Vt balancing and device sizing towards high yield of sub-threshold static logic gates.", "DBLP authors": ["Yu Pu", "Jos\u00e9 de Jesus Pineda de Gyvez", "Henk Corporaal", "Yajun Ha"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283857", "OA papers": [{"PaperId": "https://openalex.org/W2166252221", "PaperTitle": "V <sub>t</sub> balancing and device sizing towards high yield of sub-threshold static logic gates", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Eindhoven University of Technology": 3.0, "National University of Singapore": 1.0}, "Authors": ["Yu Pu", "Jose Pineda de Gyvez", "Henk Corporaal", "Yajun Ha"]}]}, {"DBLP title": "Power-efficient LDPC code decoder architecture.", "DBLP authors": ["Kazunori Shimizu", "Nozomu Togawa", "Takeshi Ikenaga", "Satoshi Goto"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283858", "OA papers": [{"PaperId": "https://openalex.org/W2157178583", "PaperTitle": "Power-efficient LDPC code decoder architecture", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Waseda University": 4.0}, "Authors": ["Kazunori Shimizu", "Nozomu Togawa", "Takeshi Ikenaga", "Satoshi Goto"]}]}, {"DBLP title": "A low-power CSCD asynchronous viterbi decoder for wireless applications.", "DBLP authors": ["Mohamed Kawokgy", "C. Andr\u00e9 T. Salama"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283859", "OA papers": [{"PaperId": "https://openalex.org/W3150963341", "PaperTitle": "A low-power CSCD asynchronous viterbi decoder for wireless applications", "Year": 2004, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Kawokgy", "Andre", "Salama"]}]}, {"DBLP title": "Reducing cache energy consumption by tag encoding in embedded processors.", "DBLP authors": ["Mingming Zhang", "Xiaotao Chang", "Ge Zhang"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283860", "OA papers": [{"PaperId": "https://openalex.org/W2003874395", "PaperTitle": "Reducing cache energy consumption by tag encoding in embedded processors", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Inst. of Comput. Technol., Chinese Acad. of Sci, Beijing, China": 3.0}, "Authors": ["Zhang Mingming", "Chang Xiaotao", "Zhang Ge"]}]}, {"DBLP title": "On reducing energy-consumption by late-inserting instructions into the issue queue.", "DBLP authors": ["Enric Morancho", "Jos\u00e9 Mar\u00eda Llaber\u00eda", "\u00c0ngel Oliv\u00e9"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283861", "OA papers": [{"PaperId": "https://openalex.org/W2153622871", "PaperTitle": "On reducing energy-consumption by late-inserting instructions into the issue queue", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 3.0}, "Authors": ["Enric Morancho", "Jos\u00e9 M. Llaber\u00eda", "\u00c0ngel Oliv\u00e9"]}]}, {"DBLP title": "Power-aware operand delivery.", "DBLP authors": ["Erika Gunadi", "Mikko H. Lipasti"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283862", "OA papers": [{"PaperId": "https://openalex.org/W1997368683", "PaperTitle": "Power-aware operand delivery", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Erika Gunadi", "Mikko H. Lipasti"]}]}, {"DBLP title": "On the latency, energy and area of checkpointed, superscalar register alias tables.", "DBLP authors": ["Elham Safi", "Patrick Akl", "Andreas Moshovos", "Andreas G. Veneris", "Aggeliki Arapoyanni"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283863", "OA papers": [{"PaperId": "https://openalex.org/W2148741484", "PaperTitle": "On the latency, energy and area of checkpointed, superscalar register alias tables", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Toronto": 4.0, "National and Kapodistrian University of Athens": 1.0}, "Authors": ["Elham Safi", "Patrick Akl", "Andreas Moshovos", "Andreas Veneris", "Aggeliki Arapoyianni"]}]}, {"DBLP title": "Adaptive analog biasing: a robustness-enhanced low-power technique for analog baseband design.", "DBLP authors": ["Zhenhua Wang"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283864", "OA papers": [{"PaperId": "https://openalex.org/W2117373653", "PaperTitle": "Adaptive analog biasing", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"NXP (Germany)": 1.0}, "Authors": ["Zhenhua Wang"]}]}, {"DBLP title": "Slope interconnect effort: gate-interconnect interdependentdelay model for CMOS logic gates.", "DBLP authors": ["Myeong-Eun Hwang", "Seong-Ook Jung", "Kaushik Roy"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283865", "OA papers": [{"PaperId": "https://openalex.org/W2077657945", "PaperTitle": "Slope interconnect effort", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Purdue University System": 2.0, "Yonsei University": 1.0}, "Authors": ["Myeong-Eun Hwang", "Seong-Ook Jung", "Kaushik Roy"]}]}, {"DBLP title": "Electromigration and voltage drop aware power grid optimization for power gated ICs.", "DBLP authors": ["Aida Todri", "Shih-Chieh Chang", "Malgorzata Marek-Sadowska"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283866", "OA papers": [{"PaperId": "https://openalex.org/W2133342289", "PaperTitle": "Electromigration and voltage drop aware power grid optimization for power gated ICs", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Santa Barbara": 2.0, "NTHU#TAB#": 1.0}, "Authors": ["A. Todri", "Shih-Chieh Chang", "Malgorzata Marek-Sadowska"]}]}, {"DBLP title": "Reducing display power in DVS-enabled handheld systems.", "DBLP authors": ["Jung-Hi Min", "Hojung Cha"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283867", "OA papers": [{"PaperId": "https://openalex.org/W2131675049", "PaperTitle": "Reducing display power in DVS-enabled handheld systems", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Yonsei University": 2.0}, "Authors": ["Jung-Hi Min", "Hojung Cha"]}]}, {"DBLP title": "Multicasting based topology generation and core mapping for a power efficient networks-on-chip.", "DBLP authors": ["Balasubramanian Sethuraman", "Ranga Vemuri"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283868", "OA papers": [{"PaperId": "https://openalex.org/W2116607905", "PaperTitle": "Multicasting based topology generation and core mapping for a power efficient networks-on-chip", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Cincinnati": 2.0}, "Authors": ["Balasubramanian Sethuraman", "Ranga Vemuri"]}]}, {"DBLP title": "Phase-aware adaptive hardware selection for power-efficient scientific computations.", "DBLP authors": ["Konrad Malkowski", "Padma Raghavan", "Mahmut T. Kandemir", "Mary Jane Irwin"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283869", "OA papers": [{"PaperId": "https://openalex.org/W2155945196", "PaperTitle": "Phase-aware adaptive hardware selection for power-efficient scientific computations", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Pennsylvania State University": 4.0}, "Authors": ["Konrad Malkowski", "Padma Raghavan", "Mahmut Kandemir", "Mary Jane Irwin"]}]}, {"DBLP title": "Signoff power methodology for contactless smartcards.", "DBLP authors": ["Julien Mercier", "Christian Dufaza", "Mathieu Lisart"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283870", "OA papers": [{"PaperId": "https://openalex.org/W2113875424", "PaperTitle": "Signoff power methodology for contactless smartcards", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"STMicroelectronics (France)": 2.0, "L2MP/CNRS, Marseille, France": 1.0}, "Authors": ["Julien Mercier", "Christian Dufaza", "Mathieu Lisart"]}]}, {"DBLP title": "An ilp based approach to reducing energy consumption in nocbased CMPS.", "DBLP authors": ["Ozcan Ozturk", "Mahmut T. Kandemir", "Seung Woo Son"], "year": 2007, "doi": "https://doi.org/10.1145/1283780.1283871", "OA papers": [{"PaperId": "https://openalex.org/W2143236150", "PaperTitle": "An ilp based approach to reducing energy consumption in nocbased CMPS", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Pennsylvania State University": 3.0}, "Authors": ["Ozcan Ozturk", "Mahmut Kandemir", "Seung Uk Son"]}]}]