// Seed: 1852995095
module module_0 #(
    parameter id_11 = 32'd42,
    parameter id_7  = 32'd24,
    parameter id_8  = 32'd59
) (
    output supply1 id_0,
    input wor id_1
);
  assign id_0 = id_1;
  logic [7:0] id_3, id_4 = id_3, id_5, id_6, _id_7, _id_8, id_9, id_10;
  wire [{  id_7  ,  -1  } : 1  -  1] _id_11;
  assign id_10[1] = 1 > 1;
  wire [id_11 : -1] id_12;
  wire id_13, id_14;
  wire id_15;
  assign id_0 = id_15;
  assign id_3[id_8] = 1 && id_11;
  wire id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25, id_26, id_27, id_28;
endmodule
module module_1 (
    output wor  id_0,
    input  tri  id_1,
    input  wire id_2,
    input  tri1 id_3
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_0,
      id_2
  );
endmodule
