; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_per_fused_native_group_norm_47(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #5, !dbg !10
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !11
  %9 = and i32 %8, 31, !dbg !11
  %10 = lshr i32 %8, 5, !dbg !11
  %11 = shl i32 %8, 2, !dbg !11
  %12 = and i32 %11, 60, !dbg !11
  %13 = shl i32 %8, 7, !dbg !11
  %14 = and i32 %13, 6144, !dbg !11
  %.frozen = freeze i32 %7, !dbg !12
  %15 = sdiv i32 %.frozen, 32, !dbg !12
  %16 = mul i32 %15, 32, !dbg !13
  %.decomposed = sub i32 %.frozen, %16, !dbg !13
  %17 = shl nsw i32 %.decomposed, 6, !dbg !14
  %18 = shl i32 %15, 13, !dbg !15
  %19 = or disjoint i32 %14, %12, !dbg !16
  %20 = add nsw i32 %19, %17, !dbg !17
  %21 = add i32 %20, %18, !dbg !18
  %22 = sext i32 %21 to i64, !dbg !19
  %23 = getelementptr float, ptr addrspace(1) %0, i64 %22, !dbg !19
  %24 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %23, i1 true) #5, !dbg !20
  %25 = extractvalue { i32, i32, i32, i32 } %24, 0, !dbg !20
  %26 = extractvalue { i32, i32, i32, i32 } %24, 1, !dbg !20
  %27 = extractvalue { i32, i32, i32, i32 } %24, 2, !dbg !20
  %28 = extractvalue { i32, i32, i32, i32 } %24, 3, !dbg !20
  %29 = bitcast i32 %25 to float, !dbg !20
  %30 = bitcast i32 %26 to float, !dbg !20
  %31 = bitcast i32 %27 to float, !dbg !20
  %32 = bitcast i32 %28 to float, !dbg !20
  %33 = fadd float %29, %30, !dbg !21
  %34 = fadd float %33, %31, !dbg !21
  %35 = fadd float %34, %32, !dbg !21
  %36 = bitcast float %35 to i32, !dbg !26
  %37 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %36, i32 16, i32 31), !dbg !26
  %38 = bitcast i32 %37 to float, !dbg !26
  %39 = fadd float %35, %38, !dbg !21
  %40 = bitcast float %39 to i32, !dbg !26
  %41 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %40, i32 8, i32 31), !dbg !26
  %42 = bitcast i32 %41 to float, !dbg !26
  %43 = fadd float %39, %42, !dbg !21
  %44 = bitcast float %43 to i32, !dbg !26
  %45 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %44, i32 4, i32 31), !dbg !26
  %46 = bitcast i32 %45 to float, !dbg !26
  %47 = fadd float %43, %46, !dbg !21
  %48 = bitcast float %47 to i32, !dbg !26
  %49 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %48, i32 2, i32 31), !dbg !26
  %50 = bitcast i32 %49 to float, !dbg !26
  %51 = fadd float %47, %50, !dbg !21
  %52 = bitcast float %51 to i32, !dbg !26
  %53 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %52, i32 1, i32 31), !dbg !26
  %54 = bitcast i32 %53 to float, !dbg !26
  %55 = fadd float %51, %54, !dbg !21
  %56 = icmp eq i32 %9, 0, !dbg !26
  %57 = and i32 %10, 1, !dbg !26
  %58 = getelementptr float, ptr addrspace(3) @global_smem, i32 %57, !dbg !26
  %59 = bitcast float %55 to <1 x i32>, !dbg !26
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %58, <1 x i32> %59, i1 %56) #5, !dbg !26
  tail call void @llvm.nvvm.barrier0(), !dbg !26
  %60 = icmp slt i32 %8, 2, !dbg !26
  %61 = getelementptr float, ptr addrspace(3) @global_smem, i32 %8, !dbg !26
  %62 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %61, i1 %60) #5, !dbg !26
  %63 = bitcast i32 %62 to float, !dbg !26
  %64 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %62, i32 1, i32 31), !dbg !26
  %65 = bitcast i32 %64 to float, !dbg !26
  %66 = fadd float %63, %65, !dbg !21
  %67 = and i32 %8, 1, !dbg !26
  %68 = icmp eq i32 %67, 0, !dbg !26
  %69 = and i1 %60, %68, !dbg !26
  %70 = bitcast float %66 to <1 x i32>, !dbg !26
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %61, <1 x i32> %70, i1 %69) #5, !dbg !26
  tail call void @llvm.nvvm.barrier0(), !dbg !26
  %71 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !26
  %72 = fadd float %71, 0.000000e+00, !dbg !27
  %73 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %72, float 2.560000e+02) #5, !dbg !31
  %74 = fsub float %29, %73, !dbg !32
  %75 = fsub float %30, %73, !dbg !32
  %76 = fsub float %31, %73, !dbg !32
  %77 = fsub float %32, %73, !dbg !32
  %78 = fmul float %74, %74, !dbg !33
  %79 = fmul float %75, %75, !dbg !33
  %80 = fmul float %76, %76, !dbg !33
  %81 = fmul float %77, %77, !dbg !33
  tail call void @llvm.nvvm.barrier0(), !dbg !34
  %82 = fadd float %78, %79, !dbg !36
  %83 = fadd float %80, %82, !dbg !36
  %84 = fadd float %81, %83, !dbg !36
  %85 = bitcast float %84 to i32, !dbg !34
  %86 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %85, i32 16, i32 31), !dbg !34
  %87 = bitcast i32 %86 to float, !dbg !34
  %88 = fadd float %84, %87, !dbg !36
  %89 = bitcast float %88 to i32, !dbg !34
  %90 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %89, i32 8, i32 31), !dbg !34
  %91 = bitcast i32 %90 to float, !dbg !34
  %92 = fadd float %88, %91, !dbg !36
  %93 = bitcast float %92 to i32, !dbg !34
  %94 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %93, i32 4, i32 31), !dbg !34
  %95 = bitcast i32 %94 to float, !dbg !34
  %96 = fadd float %92, %95, !dbg !36
  %97 = bitcast float %96 to i32, !dbg !34
  %98 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %97, i32 2, i32 31), !dbg !34
  %99 = bitcast i32 %98 to float, !dbg !34
  %100 = fadd float %96, %99, !dbg !36
  %101 = bitcast float %100 to i32, !dbg !34
  %102 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %101, i32 1, i32 31), !dbg !34
  %103 = bitcast i32 %102 to float, !dbg !34
  %104 = fadd float %100, %103, !dbg !36
  %105 = bitcast float %104 to <1 x i32>, !dbg !34
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %58, <1 x i32> %105, i1 %56) #5, !dbg !34
  tail call void @llvm.nvvm.barrier0(), !dbg !34
  %106 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %61, i1 %60) #5, !dbg !34
  %107 = bitcast i32 %106 to float, !dbg !34
  %108 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %106, i32 1, i32 31), !dbg !34
  %109 = bitcast i32 %108 to float, !dbg !34
  %110 = fadd float %107, %109, !dbg !36
  %111 = bitcast float %110 to <1 x i32>, !dbg !34
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %61, <1 x i32> %111, i1 %69) #5, !dbg !34
  tail call void @llvm.nvvm.barrier0(), !dbg !34
  %112 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !34
  %113 = fadd float %112, 0.000000e+00, !dbg !37
  %114 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %113, float 2.560000e+02) #5, !dbg !39
  %115 = fadd float %114, 0x3EE4F8B580000000, !dbg !40
  %116 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !41
  %.not.i = icmp eq i32 %116, 0, !dbg !41
  br i1 %.not.i, label %119, label %117, !dbg !41

117:                                              ; preds = %6
  %118 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %115), !dbg !41
  br label %__nv_rsqrtf.exit, !dbg !41

119:                                              ; preds = %6
  %120 = tail call float @llvm.nvvm.rsqrt.approx.f(float %115), !dbg !41
  br label %__nv_rsqrtf.exit, !dbg !41

__nv_rsqrtf.exit:                                 ; preds = %117, %119
  %.0.i = phi float [ %118, %117 ], [ %120, %119 ], !dbg !41
  %121 = sext i32 %7 to i64, !dbg !42
  %122 = getelementptr float, ptr addrspace(1) %3, i64 %121, !dbg !42
  %urem = and i32 %8, 63, !dbg !43
  %123 = icmp eq i32 %urem, 0, !dbg !43
  %124 = bitcast float %.0.i to i32, !dbg !43
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %124, ptr addrspace(1) %122, i1 %123) #5, !dbg !43
  %125 = getelementptr float, ptr addrspace(1) %1, i64 %121, !dbg !44
  %126 = bitcast float %73 to i32, !dbg !45
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %126, ptr addrspace(1) %125, i1 %123) #5, !dbg !45
  %127 = getelementptr float, ptr addrspace(1) %2, i64 %121, !dbg !46
  %128 = bitcast float %113 to i32, !dbg !47
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %128, ptr addrspace(1) %127, i1 %123) #5, !dbg !47
  ret void, !dbg !48
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #4

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "csocoxdgokim5ht23dw376po3tintjobte6pj6x6ojzl6ejprcei.py", directory: "inductor_cache/so")
!4 = !{ptr @triton_per_fused_native_group_norm_47, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused_native_group_norm_47, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused_native_group_norm_47", linkageName: "triton_per_fused_native_group_norm_47", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 24, column: 28, scope: !7)
!11 = !DILocation(line: 27, column: 26, scope: !7)
!12 = !DILocation(line: 33, column: 19, scope: !7)
!13 = !DILocation(line: 32, column: 19, scope: !7)
!14 = !DILocation(line: 35, column: 38, scope: !7)
!15 = !DILocation(line: 35, column: 58, scope: !7)
!16 = !DILocation(line: 35, column: 35, scope: !7)
!17 = !DILocation(line: 35, column: 43, scope: !7)
!18 = !DILocation(line: 35, column: 53, scope: !7)
!19 = !DILocation(line: 35, column: 30, scope: !7)
!20 = !DILocation(line: 35, column: 63, scope: !7)
!21 = !DILocation(line: 256, column: 15, scope: !22, inlinedAt: !25)
!22 = distinct !DILexicalBlockFile(scope: !24, file: !23, discriminator: 0)
!23 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!24 = distinct !DILexicalBlockFile(scope: !7, file: !23, discriminator: 0)
!25 = !DILocation(line: 38, column: 57, scope: !7)
!26 = !DILocation(line: 267, column: 36, scope: !24, inlinedAt: !25)
!27 = !DILocation(line: 73, column: 15, scope: !28, inlinedAt: !30)
!28 = distinct !DILexicalBlockFile(scope: !7, file: !29, discriminator: 0)
!29 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!30 = !DILocation(line: 38, column: 44, scope: !7)
!31 = !DILocation(line: 41, column: 18, scope: !7)
!32 = !DILocation(line: 42, column: 18, scope: !7)
!33 = !DILocation(line: 43, column: 19, scope: !7)
!34 = !DILocation(line: 267, column: 36, scope: !24, inlinedAt: !35)
!35 = !DILocation(line: 45, column: 59, scope: !7)
!36 = !DILocation(line: 256, column: 15, scope: !22, inlinedAt: !35)
!37 = !DILocation(line: 73, column: 15, scope: !28, inlinedAt: !38)
!38 = !DILocation(line: 45, column: 45, scope: !7)
!39 = !DILocation(line: 47, column: 20, scope: !7)
!40 = !DILocation(line: 49, column: 20, scope: !7)
!41 = !DILocation(line: 50, column: 28, scope: !7)
!42 = !DILocation(line: 51, column: 25, scope: !7)
!43 = !DILocation(line: 51, column: 37, scope: !7)
!44 = !DILocation(line: 52, column: 25, scope: !7)
!45 = !DILocation(line: 52, column: 36, scope: !7)
!46 = !DILocation(line: 53, column: 25, scope: !7)
!47 = !DILocation(line: 53, column: 37, scope: !7)
!48 = !DILocation(line: 53, column: 4, scope: !7)
