// Seed: 3575039718
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = 1 ? (id_2 ? id_7 : 1) : id_8;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input supply0 id_2,
    input tri0 id_3,
    input wire id_4,
    input uwire id_5,
    output wire id_6,
    input tri1 id_7,
    output logic id_8,
    input wor id_9,
    input wor id_10,
    output wire id_11,
    input tri id_12,
    output tri id_13
);
  wand id_15;
  wire id_16;
  always @(posedge 1) $display(1);
  always @(posedge 1'b0) id_8 <= 1;
  assign id_15 = id_0;
  module_0(
      id_16, id_16, id_16, id_16, id_16, id_16, id_16, id_16
  );
endmodule
