/// Auto-generated register definitions for LPUART1
/// Family: stm32g0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32g0::lpuart1 {

// ============================================================================
// LPUART1 - Low-power universal asynchronous receiver transmitter
// Base Address: 0x40008000
// ============================================================================

/// LPUART1 Register Structure
struct LPUART1_Registers {

    /// LPUART control register 1 [alternate]
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    volatile uint32_t LPUART_CR1_enabled;

    /// LPUART control register 1 [alternate]
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    volatile uint32_t LPUART_CR1_disabled;

    /// LPUART control register 2
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    volatile uint32_t LPUART_CR2;

    /// LPUART control register 3
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    volatile uint32_t LPUART_CR3;

    /// LPUART baud rate register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    volatile uint32_t LPUART_BRR;
    uint8_t RESERVED_0010[8]; ///< Reserved

    /// LPUART request register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    volatile uint32_t LPUART_RQR;

    /// LPUART interrupt and status register [alternate]
    /// Offset: 0x001C
    /// Reset value: 0x008000C0
    volatile uint32_t LPUART_ISR_enabled;

    /// LPUART interrupt and status register [alternate]
    /// Offset: 0x001C
    /// Reset value: 0x008000C0
    volatile uint32_t LPUART_ISR_disabled;

    /// LPUART interrupt flag clear register
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    volatile uint32_t LPUART_ICR;

    /// LPUART receive data register
    /// Offset: 0x0024
    /// Reset value: 0x00000000
    volatile uint32_t LPUART_RDR;

    /// LPUART transmit data register
    /// Offset: 0x0028
    /// Reset value: 0x00000000
    volatile uint32_t LPUART_TDR;

    /// LPUART prescaler register
    /// Offset: 0x002C
    /// Reset value: 0x00000000
    volatile uint32_t LPUART_PRESC;
};

static_assert(sizeof(LPUART1_Registers) >= 48, "LPUART1_Registers size mismatch");

/// LPUART1 peripheral instance
inline LPUART1_Registers* LPUART1() {
    return reinterpret_cast<LPUART1_Registers*>(0x40008000);
}

}  // namespace alloy::hal::st::stm32g0::lpuart1
