
VirtualQueue.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b5c  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08004ce4  08004ce4  00014ce4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004dc0  08004dc0  0002002c  2**0
                  CONTENTS
  4 .ARM          00000000  08004dc0  08004dc0  0002002c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004dc0  08004dc0  0002002c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004dc0  08004dc0  00014dc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004dc4  08004dc4  00014dc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000002c  20000000  08004dc8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000012c  2000002c  08004df4  0002002c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000158  08004df4  00020158  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c73e  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001c8b  00000000  00000000  0002c79a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ab8  00000000  00000000  0002e428  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000009c0  00000000  00000000  0002eee0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00026496  00000000  00000000  0002f8a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000092e5  00000000  00000000  00055d36  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e8877  00000000  00000000  0005f01b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00147892  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b88  00000000  00000000  00147910  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000002c 	.word	0x2000002c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004ccc 	.word	0x08004ccc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000030 	.word	0x20000030
 80001c4:	08004ccc 	.word	0x08004ccc

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2f>:
 8000964:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000968:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800096c:	bf24      	itt	cs
 800096e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000972:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000976:	d90d      	bls.n	8000994 <__aeabi_d2f+0x30>
 8000978:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800097c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000980:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000984:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000988:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800098c:	bf08      	it	eq
 800098e:	f020 0001 	biceq.w	r0, r0, #1
 8000992:	4770      	bx	lr
 8000994:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000998:	d121      	bne.n	80009de <__aeabi_d2f+0x7a>
 800099a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800099e:	bfbc      	itt	lt
 80009a0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009a4:	4770      	bxlt	lr
 80009a6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009aa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ae:	f1c2 0218 	rsb	r2, r2, #24
 80009b2:	f1c2 0c20 	rsb	ip, r2, #32
 80009b6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ba:	fa20 f002 	lsr.w	r0, r0, r2
 80009be:	bf18      	it	ne
 80009c0:	f040 0001 	orrne.w	r0, r0, #1
 80009c4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009c8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009cc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009d0:	ea40 000c 	orr.w	r0, r0, ip
 80009d4:	fa23 f302 	lsr.w	r3, r3, r2
 80009d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009dc:	e7cc      	b.n	8000978 <__aeabi_d2f+0x14>
 80009de:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009e2:	d107      	bne.n	80009f4 <__aeabi_d2f+0x90>
 80009e4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009e8:	bf1e      	ittt	ne
 80009ea:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009ee:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009f2:	4770      	bxne	lr
 80009f4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80009f8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009fc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b082      	sub	sp, #8
 8000a08:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a0e:	2003      	movs	r0, #3
 8000a10:	f000 f940 	bl	8000c94 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a14:	2000      	movs	r0, #0
 8000a16:	f000 f80d 	bl	8000a34 <HAL_InitTick>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d002      	beq.n	8000a26 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000a20:	2301      	movs	r3, #1
 8000a22:	71fb      	strb	r3, [r7, #7]
 8000a24:	e001      	b.n	8000a2a <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000a26:	f003 ffcd 	bl	80049c4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a2a:	79fb      	ldrb	r3, [r7, #7]
}
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	3708      	adds	r7, #8
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}

08000a34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b084      	sub	sp, #16
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000a40:	4b17      	ldr	r3, [pc, #92]	; (8000aa0 <HAL_InitTick+0x6c>)
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d023      	beq.n	8000a90 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000a48:	4b16      	ldr	r3, [pc, #88]	; (8000aa4 <HAL_InitTick+0x70>)
 8000a4a:	681a      	ldr	r2, [r3, #0]
 8000a4c:	4b14      	ldr	r3, [pc, #80]	; (8000aa0 <HAL_InitTick+0x6c>)
 8000a4e:	781b      	ldrb	r3, [r3, #0]
 8000a50:	4619      	mov	r1, r3
 8000a52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a56:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f000 f93f 	bl	8000ce2 <HAL_SYSTICK_Config>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d10f      	bne.n	8000a8a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	2b0f      	cmp	r3, #15
 8000a6e:	d809      	bhi.n	8000a84 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a70:	2200      	movs	r2, #0
 8000a72:	6879      	ldr	r1, [r7, #4]
 8000a74:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a78:	f000 f917 	bl	8000caa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a7c:	4a0a      	ldr	r2, [pc, #40]	; (8000aa8 <HAL_InitTick+0x74>)
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	6013      	str	r3, [r2, #0]
 8000a82:	e007      	b.n	8000a94 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000a84:	2301      	movs	r3, #1
 8000a86:	73fb      	strb	r3, [r7, #15]
 8000a88:	e004      	b.n	8000a94 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	73fb      	strb	r3, [r7, #15]
 8000a8e:	e001      	b.n	8000a94 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000a90:	2301      	movs	r3, #1
 8000a92:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000a94:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a96:	4618      	mov	r0, r3
 8000a98:	3710      	adds	r7, #16
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	20000004 	.word	0x20000004
 8000aa4:	20000028 	.word	0x20000028
 8000aa8:	20000000 	.word	0x20000000

08000aac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ab0:	4b06      	ldr	r3, [pc, #24]	; (8000acc <HAL_IncTick+0x20>)
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	461a      	mov	r2, r3
 8000ab6:	4b06      	ldr	r3, [pc, #24]	; (8000ad0 <HAL_IncTick+0x24>)
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	4413      	add	r3, r2
 8000abc:	4a04      	ldr	r2, [pc, #16]	; (8000ad0 <HAL_IncTick+0x24>)
 8000abe:	6013      	str	r3, [r2, #0]
}
 8000ac0:	bf00      	nop
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop
 8000acc:	20000004 	.word	0x20000004
 8000ad0:	20000080 	.word	0x20000080

08000ad4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ad8:	4b03      	ldr	r3, [pc, #12]	; (8000ae8 <HAL_GetTick+0x14>)
 8000ada:	681b      	ldr	r3, [r3, #0]
}
 8000adc:	4618      	mov	r0, r3
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop
 8000ae8:	20000080 	.word	0x20000080

08000aec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b084      	sub	sp, #16
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000af4:	f7ff ffee 	bl	8000ad4 <HAL_GetTick>
 8000af8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000afe:	68fb      	ldr	r3, [r7, #12]
 8000b00:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000b04:	d005      	beq.n	8000b12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000b06:	4b09      	ldr	r3, [pc, #36]	; (8000b2c <HAL_Delay+0x40>)
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	461a      	mov	r2, r3
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	4413      	add	r3, r2
 8000b10:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b12:	bf00      	nop
 8000b14:	f7ff ffde 	bl	8000ad4 <HAL_GetTick>
 8000b18:	4602      	mov	r2, r0
 8000b1a:	68bb      	ldr	r3, [r7, #8]
 8000b1c:	1ad3      	subs	r3, r2, r3
 8000b1e:	68fa      	ldr	r2, [r7, #12]
 8000b20:	429a      	cmp	r2, r3
 8000b22:	d8f7      	bhi.n	8000b14 <HAL_Delay+0x28>
  {
  }
}
 8000b24:	bf00      	nop
 8000b26:	3710      	adds	r7, #16
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	20000004 	.word	0x20000004

08000b30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b30:	b480      	push	{r7}
 8000b32:	b085      	sub	sp, #20
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	f003 0307 	and.w	r3, r3, #7
 8000b3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b40:	4b0c      	ldr	r3, [pc, #48]	; (8000b74 <__NVIC_SetPriorityGrouping+0x44>)
 8000b42:	68db      	ldr	r3, [r3, #12]
 8000b44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b46:	68ba      	ldr	r2, [r7, #8]
 8000b48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b4c:	4013      	ands	r3, r2
 8000b4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b54:	68bb      	ldr	r3, [r7, #8]
 8000b56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b58:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b62:	4a04      	ldr	r2, [pc, #16]	; (8000b74 <__NVIC_SetPriorityGrouping+0x44>)
 8000b64:	68bb      	ldr	r3, [r7, #8]
 8000b66:	60d3      	str	r3, [r2, #12]
}
 8000b68:	bf00      	nop
 8000b6a:	3714      	adds	r7, #20
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b72:	4770      	bx	lr
 8000b74:	e000ed00 	.word	0xe000ed00

08000b78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b7c:	4b04      	ldr	r3, [pc, #16]	; (8000b90 <__NVIC_GetPriorityGrouping+0x18>)
 8000b7e:	68db      	ldr	r3, [r3, #12]
 8000b80:	0a1b      	lsrs	r3, r3, #8
 8000b82:	f003 0307 	and.w	r3, r3, #7
}
 8000b86:	4618      	mov	r0, r3
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8e:	4770      	bx	lr
 8000b90:	e000ed00 	.word	0xe000ed00

08000b94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b94:	b480      	push	{r7}
 8000b96:	b083      	sub	sp, #12
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	6039      	str	r1, [r7, #0]
 8000b9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ba0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	db0a      	blt.n	8000bbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ba8:	683b      	ldr	r3, [r7, #0]
 8000baa:	b2da      	uxtb	r2, r3
 8000bac:	490c      	ldr	r1, [pc, #48]	; (8000be0 <__NVIC_SetPriority+0x4c>)
 8000bae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bb2:	0112      	lsls	r2, r2, #4
 8000bb4:	b2d2      	uxtb	r2, r2
 8000bb6:	440b      	add	r3, r1
 8000bb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bbc:	e00a      	b.n	8000bd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	b2da      	uxtb	r2, r3
 8000bc2:	4908      	ldr	r1, [pc, #32]	; (8000be4 <__NVIC_SetPriority+0x50>)
 8000bc4:	79fb      	ldrb	r3, [r7, #7]
 8000bc6:	f003 030f 	and.w	r3, r3, #15
 8000bca:	3b04      	subs	r3, #4
 8000bcc:	0112      	lsls	r2, r2, #4
 8000bce:	b2d2      	uxtb	r2, r2
 8000bd0:	440b      	add	r3, r1
 8000bd2:	761a      	strb	r2, [r3, #24]
}
 8000bd4:	bf00      	nop
 8000bd6:	370c      	adds	r7, #12
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr
 8000be0:	e000e100 	.word	0xe000e100
 8000be4:	e000ed00 	.word	0xe000ed00

08000be8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b089      	sub	sp, #36	; 0x24
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	60f8      	str	r0, [r7, #12]
 8000bf0:	60b9      	str	r1, [r7, #8]
 8000bf2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	f003 0307 	and.w	r3, r3, #7
 8000bfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bfc:	69fb      	ldr	r3, [r7, #28]
 8000bfe:	f1c3 0307 	rsb	r3, r3, #7
 8000c02:	2b04      	cmp	r3, #4
 8000c04:	bf28      	it	cs
 8000c06:	2304      	movcs	r3, #4
 8000c08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c0a:	69fb      	ldr	r3, [r7, #28]
 8000c0c:	3304      	adds	r3, #4
 8000c0e:	2b06      	cmp	r3, #6
 8000c10:	d902      	bls.n	8000c18 <NVIC_EncodePriority+0x30>
 8000c12:	69fb      	ldr	r3, [r7, #28]
 8000c14:	3b03      	subs	r3, #3
 8000c16:	e000      	b.n	8000c1a <NVIC_EncodePriority+0x32>
 8000c18:	2300      	movs	r3, #0
 8000c1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c1c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000c20:	69bb      	ldr	r3, [r7, #24]
 8000c22:	fa02 f303 	lsl.w	r3, r2, r3
 8000c26:	43da      	mvns	r2, r3
 8000c28:	68bb      	ldr	r3, [r7, #8]
 8000c2a:	401a      	ands	r2, r3
 8000c2c:	697b      	ldr	r3, [r7, #20]
 8000c2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c30:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000c34:	697b      	ldr	r3, [r7, #20]
 8000c36:	fa01 f303 	lsl.w	r3, r1, r3
 8000c3a:	43d9      	mvns	r1, r3
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c40:	4313      	orrs	r3, r2
         );
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	3724      	adds	r7, #36	; 0x24
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr
	...

08000c50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	3b01      	subs	r3, #1
 8000c5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c60:	d301      	bcc.n	8000c66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c62:	2301      	movs	r3, #1
 8000c64:	e00f      	b.n	8000c86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c66:	4a0a      	ldr	r2, [pc, #40]	; (8000c90 <SysTick_Config+0x40>)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	3b01      	subs	r3, #1
 8000c6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c6e:	210f      	movs	r1, #15
 8000c70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c74:	f7ff ff8e 	bl	8000b94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c78:	4b05      	ldr	r3, [pc, #20]	; (8000c90 <SysTick_Config+0x40>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c7e:	4b04      	ldr	r3, [pc, #16]	; (8000c90 <SysTick_Config+0x40>)
 8000c80:	2207      	movs	r2, #7
 8000c82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c84:	2300      	movs	r3, #0
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	3708      	adds	r7, #8
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	e000e010 	.word	0xe000e010

08000c94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c9c:	6878      	ldr	r0, [r7, #4]
 8000c9e:	f7ff ff47 	bl	8000b30 <__NVIC_SetPriorityGrouping>
}
 8000ca2:	bf00      	nop
 8000ca4:	3708      	adds	r7, #8
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}

08000caa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000caa:	b580      	push	{r7, lr}
 8000cac:	b086      	sub	sp, #24
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	60b9      	str	r1, [r7, #8]
 8000cb4:	607a      	str	r2, [r7, #4]
 8000cb6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000cbc:	f7ff ff5c 	bl	8000b78 <__NVIC_GetPriorityGrouping>
 8000cc0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cc2:	687a      	ldr	r2, [r7, #4]
 8000cc4:	68b9      	ldr	r1, [r7, #8]
 8000cc6:	6978      	ldr	r0, [r7, #20]
 8000cc8:	f7ff ff8e 	bl	8000be8 <NVIC_EncodePriority>
 8000ccc:	4602      	mov	r2, r0
 8000cce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cd2:	4611      	mov	r1, r2
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f7ff ff5d 	bl	8000b94 <__NVIC_SetPriority>
}
 8000cda:	bf00      	nop
 8000cdc:	3718      	adds	r7, #24
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}

08000ce2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ce2:	b580      	push	{r7, lr}
 8000ce4:	b082      	sub	sp, #8
 8000ce6:	af00      	add	r7, sp, #0
 8000ce8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cea:	6878      	ldr	r0, [r7, #4]
 8000cec:	f7ff ffb0 	bl	8000c50 <SysTick_Config>
 8000cf0:	4603      	mov	r3, r0
}
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	3708      	adds	r7, #8
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}
	...

08000cfc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b087      	sub	sp, #28
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
 8000d04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d06:	2300      	movs	r3, #0
 8000d08:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d0a:	e17f      	b.n	800100c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d0c:	683b      	ldr	r3, [r7, #0]
 8000d0e:	681a      	ldr	r2, [r3, #0]
 8000d10:	2101      	movs	r1, #1
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	fa01 f303 	lsl.w	r3, r1, r3
 8000d18:	4013      	ands	r3, r2
 8000d1a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	f000 8171 	beq.w	8001006 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	2b01      	cmp	r3, #1
 8000d2a:	d00b      	beq.n	8000d44 <HAL_GPIO_Init+0x48>
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	685b      	ldr	r3, [r3, #4]
 8000d30:	2b02      	cmp	r3, #2
 8000d32:	d007      	beq.n	8000d44 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d34:	683b      	ldr	r3, [r7, #0]
 8000d36:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d38:	2b11      	cmp	r3, #17
 8000d3a:	d003      	beq.n	8000d44 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	685b      	ldr	r3, [r3, #4]
 8000d40:	2b12      	cmp	r3, #18
 8000d42:	d130      	bne.n	8000da6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	689b      	ldr	r3, [r3, #8]
 8000d48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000d4a:	697b      	ldr	r3, [r7, #20]
 8000d4c:	005b      	lsls	r3, r3, #1
 8000d4e:	2203      	movs	r2, #3
 8000d50:	fa02 f303 	lsl.w	r3, r2, r3
 8000d54:	43db      	mvns	r3, r3
 8000d56:	693a      	ldr	r2, [r7, #16]
 8000d58:	4013      	ands	r3, r2
 8000d5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	68da      	ldr	r2, [r3, #12]
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	005b      	lsls	r3, r3, #1
 8000d64:	fa02 f303 	lsl.w	r3, r2, r3
 8000d68:	693a      	ldr	r2, [r7, #16]
 8000d6a:	4313      	orrs	r3, r2
 8000d6c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	693a      	ldr	r2, [r7, #16]
 8000d72:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	685b      	ldr	r3, [r3, #4]
 8000d78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	697b      	ldr	r3, [r7, #20]
 8000d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d82:	43db      	mvns	r3, r3
 8000d84:	693a      	ldr	r2, [r7, #16]
 8000d86:	4013      	ands	r3, r2
 8000d88:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	685b      	ldr	r3, [r3, #4]
 8000d8e:	091b      	lsrs	r3, r3, #4
 8000d90:	f003 0201 	and.w	r2, r3, #1
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	fa02 f303 	lsl.w	r3, r2, r3
 8000d9a:	693a      	ldr	r2, [r7, #16]
 8000d9c:	4313      	orrs	r3, r2
 8000d9e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	693a      	ldr	r2, [r7, #16]
 8000da4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	f003 0303 	and.w	r3, r3, #3
 8000dae:	2b03      	cmp	r3, #3
 8000db0:	d118      	bne.n	8000de4 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000db6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000db8:	2201      	movs	r2, #1
 8000dba:	697b      	ldr	r3, [r7, #20]
 8000dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc0:	43db      	mvns	r3, r3
 8000dc2:	693a      	ldr	r2, [r7, #16]
 8000dc4:	4013      	ands	r3, r2
 8000dc6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	685b      	ldr	r3, [r3, #4]
 8000dcc:	08db      	lsrs	r3, r3, #3
 8000dce:	f003 0201 	and.w	r2, r3, #1
 8000dd2:	697b      	ldr	r3, [r7, #20]
 8000dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd8:	693a      	ldr	r2, [r7, #16]
 8000dda:	4313      	orrs	r3, r2
 8000ddc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	693a      	ldr	r2, [r7, #16]
 8000de2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	68db      	ldr	r3, [r3, #12]
 8000de8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000dea:	697b      	ldr	r3, [r7, #20]
 8000dec:	005b      	lsls	r3, r3, #1
 8000dee:	2203      	movs	r2, #3
 8000df0:	fa02 f303 	lsl.w	r3, r2, r3
 8000df4:	43db      	mvns	r3, r3
 8000df6:	693a      	ldr	r2, [r7, #16]
 8000df8:	4013      	ands	r3, r2
 8000dfa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	689a      	ldr	r2, [r3, #8]
 8000e00:	697b      	ldr	r3, [r7, #20]
 8000e02:	005b      	lsls	r3, r3, #1
 8000e04:	fa02 f303 	lsl.w	r3, r2, r3
 8000e08:	693a      	ldr	r2, [r7, #16]
 8000e0a:	4313      	orrs	r3, r2
 8000e0c:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	693a      	ldr	r2, [r7, #16]
 8000e12:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e14:	683b      	ldr	r3, [r7, #0]
 8000e16:	685b      	ldr	r3, [r3, #4]
 8000e18:	2b02      	cmp	r3, #2
 8000e1a:	d003      	beq.n	8000e24 <HAL_GPIO_Init+0x128>
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	2b12      	cmp	r3, #18
 8000e22:	d123      	bne.n	8000e6c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	08da      	lsrs	r2, r3, #3
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	3208      	adds	r2, #8
 8000e2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e30:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000e32:	697b      	ldr	r3, [r7, #20]
 8000e34:	f003 0307 	and.w	r3, r3, #7
 8000e38:	009b      	lsls	r3, r3, #2
 8000e3a:	220f      	movs	r2, #15
 8000e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e40:	43db      	mvns	r3, r3
 8000e42:	693a      	ldr	r2, [r7, #16]
 8000e44:	4013      	ands	r3, r2
 8000e46:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	691a      	ldr	r2, [r3, #16]
 8000e4c:	697b      	ldr	r3, [r7, #20]
 8000e4e:	f003 0307 	and.w	r3, r3, #7
 8000e52:	009b      	lsls	r3, r3, #2
 8000e54:	fa02 f303 	lsl.w	r3, r2, r3
 8000e58:	693a      	ldr	r2, [r7, #16]
 8000e5a:	4313      	orrs	r3, r2
 8000e5c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000e5e:	697b      	ldr	r3, [r7, #20]
 8000e60:	08da      	lsrs	r2, r3, #3
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	3208      	adds	r2, #8
 8000e66:	6939      	ldr	r1, [r7, #16]
 8000e68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000e72:	697b      	ldr	r3, [r7, #20]
 8000e74:	005b      	lsls	r3, r3, #1
 8000e76:	2203      	movs	r2, #3
 8000e78:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7c:	43db      	mvns	r3, r3
 8000e7e:	693a      	ldr	r2, [r7, #16]
 8000e80:	4013      	ands	r3, r2
 8000e82:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	f003 0203 	and.w	r2, r3, #3
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	005b      	lsls	r3, r3, #1
 8000e90:	fa02 f303 	lsl.w	r3, r2, r3
 8000e94:	693a      	ldr	r2, [r7, #16]
 8000e96:	4313      	orrs	r3, r2
 8000e98:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	693a      	ldr	r2, [r7, #16]
 8000e9e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	f000 80ac 	beq.w	8001006 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eae:	4b5e      	ldr	r3, [pc, #376]	; (8001028 <HAL_GPIO_Init+0x32c>)
 8000eb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000eb2:	4a5d      	ldr	r2, [pc, #372]	; (8001028 <HAL_GPIO_Init+0x32c>)
 8000eb4:	f043 0301 	orr.w	r3, r3, #1
 8000eb8:	6613      	str	r3, [r2, #96]	; 0x60
 8000eba:	4b5b      	ldr	r3, [pc, #364]	; (8001028 <HAL_GPIO_Init+0x32c>)
 8000ebc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ebe:	f003 0301 	and.w	r3, r3, #1
 8000ec2:	60bb      	str	r3, [r7, #8]
 8000ec4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000ec6:	4a59      	ldr	r2, [pc, #356]	; (800102c <HAL_GPIO_Init+0x330>)
 8000ec8:	697b      	ldr	r3, [r7, #20]
 8000eca:	089b      	lsrs	r3, r3, #2
 8000ecc:	3302      	adds	r3, #2
 8000ece:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ed2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	f003 0303 	and.w	r3, r3, #3
 8000eda:	009b      	lsls	r3, r3, #2
 8000edc:	220f      	movs	r2, #15
 8000ede:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee2:	43db      	mvns	r3, r3
 8000ee4:	693a      	ldr	r2, [r7, #16]
 8000ee6:	4013      	ands	r3, r2
 8000ee8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000ef0:	d025      	beq.n	8000f3e <HAL_GPIO_Init+0x242>
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	4a4e      	ldr	r2, [pc, #312]	; (8001030 <HAL_GPIO_Init+0x334>)
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d01f      	beq.n	8000f3a <HAL_GPIO_Init+0x23e>
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	4a4d      	ldr	r2, [pc, #308]	; (8001034 <HAL_GPIO_Init+0x338>)
 8000efe:	4293      	cmp	r3, r2
 8000f00:	d019      	beq.n	8000f36 <HAL_GPIO_Init+0x23a>
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	4a4c      	ldr	r2, [pc, #304]	; (8001038 <HAL_GPIO_Init+0x33c>)
 8000f06:	4293      	cmp	r3, r2
 8000f08:	d013      	beq.n	8000f32 <HAL_GPIO_Init+0x236>
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	4a4b      	ldr	r2, [pc, #300]	; (800103c <HAL_GPIO_Init+0x340>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d00d      	beq.n	8000f2e <HAL_GPIO_Init+0x232>
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	4a4a      	ldr	r2, [pc, #296]	; (8001040 <HAL_GPIO_Init+0x344>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d007      	beq.n	8000f2a <HAL_GPIO_Init+0x22e>
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	4a49      	ldr	r2, [pc, #292]	; (8001044 <HAL_GPIO_Init+0x348>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d101      	bne.n	8000f26 <HAL_GPIO_Init+0x22a>
 8000f22:	2306      	movs	r3, #6
 8000f24:	e00c      	b.n	8000f40 <HAL_GPIO_Init+0x244>
 8000f26:	2307      	movs	r3, #7
 8000f28:	e00a      	b.n	8000f40 <HAL_GPIO_Init+0x244>
 8000f2a:	2305      	movs	r3, #5
 8000f2c:	e008      	b.n	8000f40 <HAL_GPIO_Init+0x244>
 8000f2e:	2304      	movs	r3, #4
 8000f30:	e006      	b.n	8000f40 <HAL_GPIO_Init+0x244>
 8000f32:	2303      	movs	r3, #3
 8000f34:	e004      	b.n	8000f40 <HAL_GPIO_Init+0x244>
 8000f36:	2302      	movs	r3, #2
 8000f38:	e002      	b.n	8000f40 <HAL_GPIO_Init+0x244>
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	e000      	b.n	8000f40 <HAL_GPIO_Init+0x244>
 8000f3e:	2300      	movs	r3, #0
 8000f40:	697a      	ldr	r2, [r7, #20]
 8000f42:	f002 0203 	and.w	r2, r2, #3
 8000f46:	0092      	lsls	r2, r2, #2
 8000f48:	4093      	lsls	r3, r2
 8000f4a:	693a      	ldr	r2, [r7, #16]
 8000f4c:	4313      	orrs	r3, r2
 8000f4e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000f50:	4936      	ldr	r1, [pc, #216]	; (800102c <HAL_GPIO_Init+0x330>)
 8000f52:	697b      	ldr	r3, [r7, #20]
 8000f54:	089b      	lsrs	r3, r3, #2
 8000f56:	3302      	adds	r3, #2
 8000f58:	693a      	ldr	r2, [r7, #16]
 8000f5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000f5e:	4b3a      	ldr	r3, [pc, #232]	; (8001048 <HAL_GPIO_Init+0x34c>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	43db      	mvns	r3, r3
 8000f68:	693a      	ldr	r2, [r7, #16]
 8000f6a:	4013      	ands	r3, r2
 8000f6c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d003      	beq.n	8000f82 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000f7a:	693a      	ldr	r2, [r7, #16]
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	4313      	orrs	r3, r2
 8000f80:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000f82:	4a31      	ldr	r2, [pc, #196]	; (8001048 <HAL_GPIO_Init+0x34c>)
 8000f84:	693b      	ldr	r3, [r7, #16]
 8000f86:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8000f88:	4b2f      	ldr	r3, [pc, #188]	; (8001048 <HAL_GPIO_Init+0x34c>)
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	43db      	mvns	r3, r3
 8000f92:	693a      	ldr	r2, [r7, #16]
 8000f94:	4013      	ands	r3, r2
 8000f96:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d003      	beq.n	8000fac <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000fa4:	693a      	ldr	r2, [r7, #16]
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	4313      	orrs	r3, r2
 8000faa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000fac:	4a26      	ldr	r2, [pc, #152]	; (8001048 <HAL_GPIO_Init+0x34c>)
 8000fae:	693b      	ldr	r3, [r7, #16]
 8000fb0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000fb2:	4b25      	ldr	r3, [pc, #148]	; (8001048 <HAL_GPIO_Init+0x34c>)
 8000fb4:	689b      	ldr	r3, [r3, #8]
 8000fb6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	43db      	mvns	r3, r3
 8000fbc:	693a      	ldr	r2, [r7, #16]
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d003      	beq.n	8000fd6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000fce:	693a      	ldr	r2, [r7, #16]
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000fd6:	4a1c      	ldr	r2, [pc, #112]	; (8001048 <HAL_GPIO_Init+0x34c>)
 8000fd8:	693b      	ldr	r3, [r7, #16]
 8000fda:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000fdc:	4b1a      	ldr	r3, [pc, #104]	; (8001048 <HAL_GPIO_Init+0x34c>)
 8000fde:	68db      	ldr	r3, [r3, #12]
 8000fe0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	43db      	mvns	r3, r3
 8000fe6:	693a      	ldr	r2, [r7, #16]
 8000fe8:	4013      	ands	r3, r2
 8000fea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d003      	beq.n	8001000 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000ff8:	693a      	ldr	r2, [r7, #16]
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001000:	4a11      	ldr	r2, [pc, #68]	; (8001048 <HAL_GPIO_Init+0x34c>)
 8001002:	693b      	ldr	r3, [r7, #16]
 8001004:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	3301      	adds	r3, #1
 800100a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	681a      	ldr	r2, [r3, #0]
 8001010:	697b      	ldr	r3, [r7, #20]
 8001012:	fa22 f303 	lsr.w	r3, r2, r3
 8001016:	2b00      	cmp	r3, #0
 8001018:	f47f ae78 	bne.w	8000d0c <HAL_GPIO_Init+0x10>
  }
}
 800101c:	bf00      	nop
 800101e:	371c      	adds	r7, #28
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr
 8001028:	40021000 	.word	0x40021000
 800102c:	40010000 	.word	0x40010000
 8001030:	48000400 	.word	0x48000400
 8001034:	48000800 	.word	0x48000800
 8001038:	48000c00 	.word	0x48000c00
 800103c:	48001000 	.word	0x48001000
 8001040:	48001400 	.word	0x48001400
 8001044:	48001800 	.word	0x48001800
 8001048:	40010400 	.word	0x40010400

0800104c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d101      	bne.n	800105e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800105a:	2301      	movs	r3, #1
 800105c:	e081      	b.n	8001162 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001064:	b2db      	uxtb	r3, r3
 8001066:	2b00      	cmp	r3, #0
 8001068:	d106      	bne.n	8001078 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	2200      	movs	r2, #0
 800106e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001072:	6878      	ldr	r0, [r7, #4]
 8001074:	f003 fcca 	bl	8004a0c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	2224      	movs	r2, #36	; 0x24
 800107c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	681a      	ldr	r2, [r3, #0]
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f022 0201 	bic.w	r2, r2, #1
 800108e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	685a      	ldr	r2, [r3, #4]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800109c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	689a      	ldr	r2, [r3, #8]
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80010ac:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	68db      	ldr	r3, [r3, #12]
 80010b2:	2b01      	cmp	r3, #1
 80010b4:	d107      	bne.n	80010c6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	689a      	ldr	r2, [r3, #8]
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80010c2:	609a      	str	r2, [r3, #8]
 80010c4:	e006      	b.n	80010d4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	689a      	ldr	r2, [r3, #8]
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80010d2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	68db      	ldr	r3, [r3, #12]
 80010d8:	2b02      	cmp	r3, #2
 80010da:	d104      	bne.n	80010e6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80010e4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	687a      	ldr	r2, [r7, #4]
 80010ee:	6812      	ldr	r2, [r2, #0]
 80010f0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80010f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80010f8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	68da      	ldr	r2, [r3, #12]
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001108:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	691a      	ldr	r2, [r3, #16]
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	695b      	ldr	r3, [r3, #20]
 8001112:	ea42 0103 	orr.w	r1, r2, r3
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	699b      	ldr	r3, [r3, #24]
 800111a:	021a      	lsls	r2, r3, #8
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	430a      	orrs	r2, r1
 8001122:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	69d9      	ldr	r1, [r3, #28]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	6a1a      	ldr	r2, [r3, #32]
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	430a      	orrs	r2, r1
 8001132:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	681a      	ldr	r2, [r3, #0]
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f042 0201 	orr.w	r2, r2, #1
 8001142:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	2200      	movs	r2, #0
 8001148:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	2220      	movs	r2, #32
 800114e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2200      	movs	r2, #0
 8001156:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	2200      	movs	r2, #0
 800115c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001160:	2300      	movs	r3, #0
}
 8001162:	4618      	mov	r0, r3
 8001164:	3708      	adds	r7, #8
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
	...

0800116c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b088      	sub	sp, #32
 8001170:	af02      	add	r7, sp, #8
 8001172:	60f8      	str	r0, [r7, #12]
 8001174:	4608      	mov	r0, r1
 8001176:	4611      	mov	r1, r2
 8001178:	461a      	mov	r2, r3
 800117a:	4603      	mov	r3, r0
 800117c:	817b      	strh	r3, [r7, #10]
 800117e:	460b      	mov	r3, r1
 8001180:	813b      	strh	r3, [r7, #8]
 8001182:	4613      	mov	r3, r2
 8001184:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800118c:	b2db      	uxtb	r3, r3
 800118e:	2b20      	cmp	r3, #32
 8001190:	f040 80f9 	bne.w	8001386 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001194:	6a3b      	ldr	r3, [r7, #32]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d002      	beq.n	80011a0 <HAL_I2C_Mem_Write+0x34>
 800119a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800119c:	2b00      	cmp	r3, #0
 800119e:	d105      	bne.n	80011ac <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011a6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80011a8:	2301      	movs	r3, #1
 80011aa:	e0ed      	b.n	8001388 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	d101      	bne.n	80011ba <HAL_I2C_Mem_Write+0x4e>
 80011b6:	2302      	movs	r3, #2
 80011b8:	e0e6      	b.n	8001388 <HAL_I2C_Mem_Write+0x21c>
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	2201      	movs	r2, #1
 80011be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80011c2:	f7ff fc87 	bl	8000ad4 <HAL_GetTick>
 80011c6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	9300      	str	r3, [sp, #0]
 80011cc:	2319      	movs	r3, #25
 80011ce:	2201      	movs	r2, #1
 80011d0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011d4:	68f8      	ldr	r0, [r7, #12]
 80011d6:	f000 fac3 	bl	8001760 <I2C_WaitOnFlagUntilTimeout>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d001      	beq.n	80011e4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80011e0:	2301      	movs	r3, #1
 80011e2:	e0d1      	b.n	8001388 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	2221      	movs	r2, #33	; 0x21
 80011e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	2240      	movs	r2, #64	; 0x40
 80011f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	2200      	movs	r2, #0
 80011f8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	6a3a      	ldr	r2, [r7, #32]
 80011fe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001204:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	2200      	movs	r2, #0
 800120a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800120c:	88f8      	ldrh	r0, [r7, #6]
 800120e:	893a      	ldrh	r2, [r7, #8]
 8001210:	8979      	ldrh	r1, [r7, #10]
 8001212:	697b      	ldr	r3, [r7, #20]
 8001214:	9301      	str	r3, [sp, #4]
 8001216:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001218:	9300      	str	r3, [sp, #0]
 800121a:	4603      	mov	r3, r0
 800121c:	68f8      	ldr	r0, [r7, #12]
 800121e:	f000 f9d3 	bl	80015c8 <I2C_RequestMemoryWrite>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d005      	beq.n	8001234 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	2200      	movs	r2, #0
 800122c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001230:	2301      	movs	r3, #1
 8001232:	e0a9      	b.n	8001388 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001238:	b29b      	uxth	r3, r3
 800123a:	2bff      	cmp	r3, #255	; 0xff
 800123c:	d90e      	bls.n	800125c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	22ff      	movs	r2, #255	; 0xff
 8001242:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001248:	b2da      	uxtb	r2, r3
 800124a:	8979      	ldrh	r1, [r7, #10]
 800124c:	2300      	movs	r3, #0
 800124e:	9300      	str	r3, [sp, #0]
 8001250:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001254:	68f8      	ldr	r0, [r7, #12]
 8001256:	f000 fba5 	bl	80019a4 <I2C_TransferConfig>
 800125a:	e00f      	b.n	800127c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001260:	b29a      	uxth	r2, r3
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800126a:	b2da      	uxtb	r2, r3
 800126c:	8979      	ldrh	r1, [r7, #10]
 800126e:	2300      	movs	r3, #0
 8001270:	9300      	str	r3, [sp, #0]
 8001272:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001276:	68f8      	ldr	r0, [r7, #12]
 8001278:	f000 fb94 	bl	80019a4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800127c:	697a      	ldr	r2, [r7, #20]
 800127e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001280:	68f8      	ldr	r0, [r7, #12]
 8001282:	f000 faad 	bl	80017e0 <I2C_WaitOnTXISFlagUntilTimeout>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800128c:	2301      	movs	r3, #1
 800128e:	e07b      	b.n	8001388 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001294:	781a      	ldrb	r2, [r3, #0]
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012a0:	1c5a      	adds	r2, r3, #1
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012aa:	b29b      	uxth	r3, r3
 80012ac:	3b01      	subs	r3, #1
 80012ae:	b29a      	uxth	r2, r3
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80012b8:	3b01      	subs	r3, #1
 80012ba:	b29a      	uxth	r2, r3
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012c4:	b29b      	uxth	r3, r3
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d034      	beq.n	8001334 <HAL_I2C_Mem_Write+0x1c8>
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d130      	bne.n	8001334 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80012d2:	697b      	ldr	r3, [r7, #20]
 80012d4:	9300      	str	r3, [sp, #0]
 80012d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012d8:	2200      	movs	r2, #0
 80012da:	2180      	movs	r1, #128	; 0x80
 80012dc:	68f8      	ldr	r0, [r7, #12]
 80012de:	f000 fa3f 	bl	8001760 <I2C_WaitOnFlagUntilTimeout>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80012e8:	2301      	movs	r3, #1
 80012ea:	e04d      	b.n	8001388 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012f0:	b29b      	uxth	r3, r3
 80012f2:	2bff      	cmp	r3, #255	; 0xff
 80012f4:	d90e      	bls.n	8001314 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	22ff      	movs	r2, #255	; 0xff
 80012fa:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001300:	b2da      	uxtb	r2, r3
 8001302:	8979      	ldrh	r1, [r7, #10]
 8001304:	2300      	movs	r3, #0
 8001306:	9300      	str	r3, [sp, #0]
 8001308:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800130c:	68f8      	ldr	r0, [r7, #12]
 800130e:	f000 fb49 	bl	80019a4 <I2C_TransferConfig>
 8001312:	e00f      	b.n	8001334 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001318:	b29a      	uxth	r2, r3
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001322:	b2da      	uxtb	r2, r3
 8001324:	8979      	ldrh	r1, [r7, #10]
 8001326:	2300      	movs	r3, #0
 8001328:	9300      	str	r3, [sp, #0]
 800132a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800132e:	68f8      	ldr	r0, [r7, #12]
 8001330:	f000 fb38 	bl	80019a4 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001338:	b29b      	uxth	r3, r3
 800133a:	2b00      	cmp	r3, #0
 800133c:	d19e      	bne.n	800127c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800133e:	697a      	ldr	r2, [r7, #20]
 8001340:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001342:	68f8      	ldr	r0, [r7, #12]
 8001344:	f000 fa8c 	bl	8001860 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800134e:	2301      	movs	r3, #1
 8001350:	e01a      	b.n	8001388 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	2220      	movs	r2, #32
 8001358:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	6859      	ldr	r1, [r3, #4]
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	681a      	ldr	r2, [r3, #0]
 8001364:	4b0a      	ldr	r3, [pc, #40]	; (8001390 <HAL_I2C_Mem_Write+0x224>)
 8001366:	400b      	ands	r3, r1
 8001368:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	2220      	movs	r2, #32
 800136e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	2200      	movs	r2, #0
 8001376:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	2200      	movs	r2, #0
 800137e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001382:	2300      	movs	r3, #0
 8001384:	e000      	b.n	8001388 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8001386:	2302      	movs	r3, #2
  }
}
 8001388:	4618      	mov	r0, r3
 800138a:	3718      	adds	r7, #24
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	fe00e800 	.word	0xfe00e800

08001394 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b088      	sub	sp, #32
 8001398:	af02      	add	r7, sp, #8
 800139a:	60f8      	str	r0, [r7, #12]
 800139c:	4608      	mov	r0, r1
 800139e:	4611      	mov	r1, r2
 80013a0:	461a      	mov	r2, r3
 80013a2:	4603      	mov	r3, r0
 80013a4:	817b      	strh	r3, [r7, #10]
 80013a6:	460b      	mov	r3, r1
 80013a8:	813b      	strh	r3, [r7, #8]
 80013aa:	4613      	mov	r3, r2
 80013ac:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80013b4:	b2db      	uxtb	r3, r3
 80013b6:	2b20      	cmp	r3, #32
 80013b8:	f040 80fd 	bne.w	80015b6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80013bc:	6a3b      	ldr	r3, [r7, #32]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d002      	beq.n	80013c8 <HAL_I2C_Mem_Read+0x34>
 80013c2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d105      	bne.n	80013d4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80013ce:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80013d0:	2301      	movs	r3, #1
 80013d2:	e0f1      	b.n	80015b8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80013da:	2b01      	cmp	r3, #1
 80013dc:	d101      	bne.n	80013e2 <HAL_I2C_Mem_Read+0x4e>
 80013de:	2302      	movs	r3, #2
 80013e0:	e0ea      	b.n	80015b8 <HAL_I2C_Mem_Read+0x224>
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	2201      	movs	r2, #1
 80013e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80013ea:	f7ff fb73 	bl	8000ad4 <HAL_GetTick>
 80013ee:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80013f0:	697b      	ldr	r3, [r7, #20]
 80013f2:	9300      	str	r3, [sp, #0]
 80013f4:	2319      	movs	r3, #25
 80013f6:	2201      	movs	r2, #1
 80013f8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013fc:	68f8      	ldr	r0, [r7, #12]
 80013fe:	f000 f9af 	bl	8001760 <I2C_WaitOnFlagUntilTimeout>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d001      	beq.n	800140c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8001408:	2301      	movs	r3, #1
 800140a:	e0d5      	b.n	80015b8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	2222      	movs	r2, #34	; 0x22
 8001410:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	2240      	movs	r2, #64	; 0x40
 8001418:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	2200      	movs	r2, #0
 8001420:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	6a3a      	ldr	r2, [r7, #32]
 8001426:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800142c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	2200      	movs	r2, #0
 8001432:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001434:	88f8      	ldrh	r0, [r7, #6]
 8001436:	893a      	ldrh	r2, [r7, #8]
 8001438:	8979      	ldrh	r1, [r7, #10]
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	9301      	str	r3, [sp, #4]
 800143e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001440:	9300      	str	r3, [sp, #0]
 8001442:	4603      	mov	r3, r0
 8001444:	68f8      	ldr	r0, [r7, #12]
 8001446:	f000 f913 	bl	8001670 <I2C_RequestMemoryRead>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d005      	beq.n	800145c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	2200      	movs	r2, #0
 8001454:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001458:	2301      	movs	r3, #1
 800145a:	e0ad      	b.n	80015b8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001460:	b29b      	uxth	r3, r3
 8001462:	2bff      	cmp	r3, #255	; 0xff
 8001464:	d90e      	bls.n	8001484 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	22ff      	movs	r2, #255	; 0xff
 800146a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001470:	b2da      	uxtb	r2, r3
 8001472:	8979      	ldrh	r1, [r7, #10]
 8001474:	4b52      	ldr	r3, [pc, #328]	; (80015c0 <HAL_I2C_Mem_Read+0x22c>)
 8001476:	9300      	str	r3, [sp, #0]
 8001478:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800147c:	68f8      	ldr	r0, [r7, #12]
 800147e:	f000 fa91 	bl	80019a4 <I2C_TransferConfig>
 8001482:	e00f      	b.n	80014a4 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001488:	b29a      	uxth	r2, r3
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001492:	b2da      	uxtb	r2, r3
 8001494:	8979      	ldrh	r1, [r7, #10]
 8001496:	4b4a      	ldr	r3, [pc, #296]	; (80015c0 <HAL_I2C_Mem_Read+0x22c>)
 8001498:	9300      	str	r3, [sp, #0]
 800149a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800149e:	68f8      	ldr	r0, [r7, #12]
 80014a0:	f000 fa80 	bl	80019a4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	9300      	str	r3, [sp, #0]
 80014a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014aa:	2200      	movs	r2, #0
 80014ac:	2104      	movs	r1, #4
 80014ae:	68f8      	ldr	r0, [r7, #12]
 80014b0:	f000 f956 	bl	8001760 <I2C_WaitOnFlagUntilTimeout>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d001      	beq.n	80014be <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80014ba:	2301      	movs	r3, #1
 80014bc:	e07c      	b.n	80015b8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014c8:	b2d2      	uxtb	r2, r2
 80014ca:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014d0:	1c5a      	adds	r2, r3, #1
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014da:	3b01      	subs	r3, #1
 80014dc:	b29a      	uxth	r2, r3
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014e6:	b29b      	uxth	r3, r3
 80014e8:	3b01      	subs	r3, #1
 80014ea:	b29a      	uxth	r2, r3
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014f4:	b29b      	uxth	r3, r3
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d034      	beq.n	8001564 <HAL_I2C_Mem_Read+0x1d0>
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d130      	bne.n	8001564 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001502:	697b      	ldr	r3, [r7, #20]
 8001504:	9300      	str	r3, [sp, #0]
 8001506:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001508:	2200      	movs	r2, #0
 800150a:	2180      	movs	r1, #128	; 0x80
 800150c:	68f8      	ldr	r0, [r7, #12]
 800150e:	f000 f927 	bl	8001760 <I2C_WaitOnFlagUntilTimeout>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8001518:	2301      	movs	r3, #1
 800151a:	e04d      	b.n	80015b8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001520:	b29b      	uxth	r3, r3
 8001522:	2bff      	cmp	r3, #255	; 0xff
 8001524:	d90e      	bls.n	8001544 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	22ff      	movs	r2, #255	; 0xff
 800152a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001530:	b2da      	uxtb	r2, r3
 8001532:	8979      	ldrh	r1, [r7, #10]
 8001534:	2300      	movs	r3, #0
 8001536:	9300      	str	r3, [sp, #0]
 8001538:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800153c:	68f8      	ldr	r0, [r7, #12]
 800153e:	f000 fa31 	bl	80019a4 <I2C_TransferConfig>
 8001542:	e00f      	b.n	8001564 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001548:	b29a      	uxth	r2, r3
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001552:	b2da      	uxtb	r2, r3
 8001554:	8979      	ldrh	r1, [r7, #10]
 8001556:	2300      	movs	r3, #0
 8001558:	9300      	str	r3, [sp, #0]
 800155a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800155e:	68f8      	ldr	r0, [r7, #12]
 8001560:	f000 fa20 	bl	80019a4 <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001568:	b29b      	uxth	r3, r3
 800156a:	2b00      	cmp	r3, #0
 800156c:	d19a      	bne.n	80014a4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800156e:	697a      	ldr	r2, [r7, #20]
 8001570:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001572:	68f8      	ldr	r0, [r7, #12]
 8001574:	f000 f974 	bl	8001860 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800157e:	2301      	movs	r3, #1
 8001580:	e01a      	b.n	80015b8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	2220      	movs	r2, #32
 8001588:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	6859      	ldr	r1, [r3, #4]
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	4b0b      	ldr	r3, [pc, #44]	; (80015c4 <HAL_I2C_Mem_Read+0x230>)
 8001596:	400b      	ands	r3, r1
 8001598:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	2220      	movs	r2, #32
 800159e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	2200      	movs	r2, #0
 80015a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	2200      	movs	r2, #0
 80015ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80015b2:	2300      	movs	r3, #0
 80015b4:	e000      	b.n	80015b8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80015b6:	2302      	movs	r3, #2
  }
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	3718      	adds	r7, #24
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	80002400 	.word	0x80002400
 80015c4:	fe00e800 	.word	0xfe00e800

080015c8 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b086      	sub	sp, #24
 80015cc:	af02      	add	r7, sp, #8
 80015ce:	60f8      	str	r0, [r7, #12]
 80015d0:	4608      	mov	r0, r1
 80015d2:	4611      	mov	r1, r2
 80015d4:	461a      	mov	r2, r3
 80015d6:	4603      	mov	r3, r0
 80015d8:	817b      	strh	r3, [r7, #10]
 80015da:	460b      	mov	r3, r1
 80015dc:	813b      	strh	r3, [r7, #8]
 80015de:	4613      	mov	r3, r2
 80015e0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80015e2:	88fb      	ldrh	r3, [r7, #6]
 80015e4:	b2da      	uxtb	r2, r3
 80015e6:	8979      	ldrh	r1, [r7, #10]
 80015e8:	4b20      	ldr	r3, [pc, #128]	; (800166c <I2C_RequestMemoryWrite+0xa4>)
 80015ea:	9300      	str	r3, [sp, #0]
 80015ec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80015f0:	68f8      	ldr	r0, [r7, #12]
 80015f2:	f000 f9d7 	bl	80019a4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80015f6:	69fa      	ldr	r2, [r7, #28]
 80015f8:	69b9      	ldr	r1, [r7, #24]
 80015fa:	68f8      	ldr	r0, [r7, #12]
 80015fc:	f000 f8f0 	bl	80017e0 <I2C_WaitOnTXISFlagUntilTimeout>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8001606:	2301      	movs	r3, #1
 8001608:	e02c      	b.n	8001664 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800160a:	88fb      	ldrh	r3, [r7, #6]
 800160c:	2b01      	cmp	r3, #1
 800160e:	d105      	bne.n	800161c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001610:	893b      	ldrh	r3, [r7, #8]
 8001612:	b2da      	uxtb	r2, r3
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	629a      	str	r2, [r3, #40]	; 0x28
 800161a:	e015      	b.n	8001648 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800161c:	893b      	ldrh	r3, [r7, #8]
 800161e:	0a1b      	lsrs	r3, r3, #8
 8001620:	b29b      	uxth	r3, r3
 8001622:	b2da      	uxtb	r2, r3
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800162a:	69fa      	ldr	r2, [r7, #28]
 800162c:	69b9      	ldr	r1, [r7, #24]
 800162e:	68f8      	ldr	r0, [r7, #12]
 8001630:	f000 f8d6 	bl	80017e0 <I2C_WaitOnTXISFlagUntilTimeout>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800163a:	2301      	movs	r3, #1
 800163c:	e012      	b.n	8001664 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800163e:	893b      	ldrh	r3, [r7, #8]
 8001640:	b2da      	uxtb	r2, r3
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001648:	69fb      	ldr	r3, [r7, #28]
 800164a:	9300      	str	r3, [sp, #0]
 800164c:	69bb      	ldr	r3, [r7, #24]
 800164e:	2200      	movs	r2, #0
 8001650:	2180      	movs	r1, #128	; 0x80
 8001652:	68f8      	ldr	r0, [r7, #12]
 8001654:	f000 f884 	bl	8001760 <I2C_WaitOnFlagUntilTimeout>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d001      	beq.n	8001662 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	e000      	b.n	8001664 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8001662:	2300      	movs	r3, #0
}
 8001664:	4618      	mov	r0, r3
 8001666:	3710      	adds	r7, #16
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	80002000 	.word	0x80002000

08001670 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b086      	sub	sp, #24
 8001674:	af02      	add	r7, sp, #8
 8001676:	60f8      	str	r0, [r7, #12]
 8001678:	4608      	mov	r0, r1
 800167a:	4611      	mov	r1, r2
 800167c:	461a      	mov	r2, r3
 800167e:	4603      	mov	r3, r0
 8001680:	817b      	strh	r3, [r7, #10]
 8001682:	460b      	mov	r3, r1
 8001684:	813b      	strh	r3, [r7, #8]
 8001686:	4613      	mov	r3, r2
 8001688:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800168a:	88fb      	ldrh	r3, [r7, #6]
 800168c:	b2da      	uxtb	r2, r3
 800168e:	8979      	ldrh	r1, [r7, #10]
 8001690:	4b20      	ldr	r3, [pc, #128]	; (8001714 <I2C_RequestMemoryRead+0xa4>)
 8001692:	9300      	str	r3, [sp, #0]
 8001694:	2300      	movs	r3, #0
 8001696:	68f8      	ldr	r0, [r7, #12]
 8001698:	f000 f984 	bl	80019a4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800169c:	69fa      	ldr	r2, [r7, #28]
 800169e:	69b9      	ldr	r1, [r7, #24]
 80016a0:	68f8      	ldr	r0, [r7, #12]
 80016a2:	f000 f89d 	bl	80017e0 <I2C_WaitOnTXISFlagUntilTimeout>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d001      	beq.n	80016b0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80016ac:	2301      	movs	r3, #1
 80016ae:	e02c      	b.n	800170a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80016b0:	88fb      	ldrh	r3, [r7, #6]
 80016b2:	2b01      	cmp	r3, #1
 80016b4:	d105      	bne.n	80016c2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80016b6:	893b      	ldrh	r3, [r7, #8]
 80016b8:	b2da      	uxtb	r2, r3
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	629a      	str	r2, [r3, #40]	; 0x28
 80016c0:	e015      	b.n	80016ee <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80016c2:	893b      	ldrh	r3, [r7, #8]
 80016c4:	0a1b      	lsrs	r3, r3, #8
 80016c6:	b29b      	uxth	r3, r3
 80016c8:	b2da      	uxtb	r2, r3
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80016d0:	69fa      	ldr	r2, [r7, #28]
 80016d2:	69b9      	ldr	r1, [r7, #24]
 80016d4:	68f8      	ldr	r0, [r7, #12]
 80016d6:	f000 f883 	bl	80017e0 <I2C_WaitOnTXISFlagUntilTimeout>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80016e0:	2301      	movs	r3, #1
 80016e2:	e012      	b.n	800170a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80016e4:	893b      	ldrh	r3, [r7, #8]
 80016e6:	b2da      	uxtb	r2, r3
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80016ee:	69fb      	ldr	r3, [r7, #28]
 80016f0:	9300      	str	r3, [sp, #0]
 80016f2:	69bb      	ldr	r3, [r7, #24]
 80016f4:	2200      	movs	r2, #0
 80016f6:	2140      	movs	r1, #64	; 0x40
 80016f8:	68f8      	ldr	r0, [r7, #12]
 80016fa:	f000 f831 	bl	8001760 <I2C_WaitOnFlagUntilTimeout>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d001      	beq.n	8001708 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8001704:	2301      	movs	r3, #1
 8001706:	e000      	b.n	800170a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8001708:	2300      	movs	r3, #0
}
 800170a:	4618      	mov	r0, r3
 800170c:	3710      	adds	r7, #16
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	80002000 	.word	0x80002000

08001718 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	699b      	ldr	r3, [r3, #24]
 8001726:	f003 0302 	and.w	r3, r3, #2
 800172a:	2b02      	cmp	r3, #2
 800172c:	d103      	bne.n	8001736 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	2200      	movs	r2, #0
 8001734:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	699b      	ldr	r3, [r3, #24]
 800173c:	f003 0301 	and.w	r3, r3, #1
 8001740:	2b01      	cmp	r3, #1
 8001742:	d007      	beq.n	8001754 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	699a      	ldr	r2, [r3, #24]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f042 0201 	orr.w	r2, r2, #1
 8001752:	619a      	str	r2, [r3, #24]
  }
}
 8001754:	bf00      	nop
 8001756:	370c      	adds	r7, #12
 8001758:	46bd      	mov	sp, r7
 800175a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175e:	4770      	bx	lr

08001760 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0
 8001766:	60f8      	str	r0, [r7, #12]
 8001768:	60b9      	str	r1, [r7, #8]
 800176a:	603b      	str	r3, [r7, #0]
 800176c:	4613      	mov	r3, r2
 800176e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001770:	e022      	b.n	80017b8 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001778:	d01e      	beq.n	80017b8 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800177a:	f7ff f9ab 	bl	8000ad4 <HAL_GetTick>
 800177e:	4602      	mov	r2, r0
 8001780:	69bb      	ldr	r3, [r7, #24]
 8001782:	1ad3      	subs	r3, r2, r3
 8001784:	683a      	ldr	r2, [r7, #0]
 8001786:	429a      	cmp	r2, r3
 8001788:	d302      	bcc.n	8001790 <I2C_WaitOnFlagUntilTimeout+0x30>
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d113      	bne.n	80017b8 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001794:	f043 0220 	orr.w	r2, r3, #32
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	2220      	movs	r2, #32
 80017a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	2200      	movs	r2, #0
 80017a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	2200      	movs	r2, #0
 80017b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80017b4:	2301      	movs	r3, #1
 80017b6:	e00f      	b.n	80017d8 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	699a      	ldr	r2, [r3, #24]
 80017be:	68bb      	ldr	r3, [r7, #8]
 80017c0:	4013      	ands	r3, r2
 80017c2:	68ba      	ldr	r2, [r7, #8]
 80017c4:	429a      	cmp	r2, r3
 80017c6:	bf0c      	ite	eq
 80017c8:	2301      	moveq	r3, #1
 80017ca:	2300      	movne	r3, #0
 80017cc:	b2db      	uxtb	r3, r3
 80017ce:	461a      	mov	r2, r3
 80017d0:	79fb      	ldrb	r3, [r7, #7]
 80017d2:	429a      	cmp	r2, r3
 80017d4:	d0cd      	beq.n	8001772 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80017d6:	2300      	movs	r3, #0
}
 80017d8:	4618      	mov	r0, r3
 80017da:	3710      	adds	r7, #16
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}

080017e0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b084      	sub	sp, #16
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	60f8      	str	r0, [r7, #12]
 80017e8:	60b9      	str	r1, [r7, #8]
 80017ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80017ec:	e02c      	b.n	8001848 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80017ee:	687a      	ldr	r2, [r7, #4]
 80017f0:	68b9      	ldr	r1, [r7, #8]
 80017f2:	68f8      	ldr	r0, [r7, #12]
 80017f4:	f000 f870 	bl	80018d8 <I2C_IsAcknowledgeFailed>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
 8001800:	e02a      	b.n	8001858 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001802:	68bb      	ldr	r3, [r7, #8]
 8001804:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001808:	d01e      	beq.n	8001848 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800180a:	f7ff f963 	bl	8000ad4 <HAL_GetTick>
 800180e:	4602      	mov	r2, r0
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	1ad3      	subs	r3, r2, r3
 8001814:	68ba      	ldr	r2, [r7, #8]
 8001816:	429a      	cmp	r2, r3
 8001818:	d302      	bcc.n	8001820 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800181a:	68bb      	ldr	r3, [r7, #8]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d113      	bne.n	8001848 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001824:	f043 0220 	orr.w	r2, r3, #32
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	2220      	movs	r2, #32
 8001830:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	2200      	movs	r2, #0
 8001838:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	2200      	movs	r2, #0
 8001840:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8001844:	2301      	movs	r3, #1
 8001846:	e007      	b.n	8001858 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	699b      	ldr	r3, [r3, #24]
 800184e:	f003 0302 	and.w	r3, r3, #2
 8001852:	2b02      	cmp	r3, #2
 8001854:	d1cb      	bne.n	80017ee <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001856:	2300      	movs	r3, #0
}
 8001858:	4618      	mov	r0, r3
 800185a:	3710      	adds	r7, #16
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}

08001860 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0
 8001866:	60f8      	str	r0, [r7, #12]
 8001868:	60b9      	str	r1, [r7, #8]
 800186a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800186c:	e028      	b.n	80018c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800186e:	687a      	ldr	r2, [r7, #4]
 8001870:	68b9      	ldr	r1, [r7, #8]
 8001872:	68f8      	ldr	r0, [r7, #12]
 8001874:	f000 f830 	bl	80018d8 <I2C_IsAcknowledgeFailed>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d001      	beq.n	8001882 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
 8001880:	e026      	b.n	80018d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001882:	f7ff f927 	bl	8000ad4 <HAL_GetTick>
 8001886:	4602      	mov	r2, r0
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	1ad3      	subs	r3, r2, r3
 800188c:	68ba      	ldr	r2, [r7, #8]
 800188e:	429a      	cmp	r2, r3
 8001890:	d302      	bcc.n	8001898 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001892:	68bb      	ldr	r3, [r7, #8]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d113      	bne.n	80018c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800189c:	f043 0220 	orr.w	r2, r3, #32
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	2220      	movs	r2, #32
 80018a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	2200      	movs	r2, #0
 80018b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	2200      	movs	r2, #0
 80018b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80018bc:	2301      	movs	r3, #1
 80018be:	e007      	b.n	80018d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	699b      	ldr	r3, [r3, #24]
 80018c6:	f003 0320 	and.w	r3, r3, #32
 80018ca:	2b20      	cmp	r3, #32
 80018cc:	d1cf      	bne.n	800186e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80018ce:	2300      	movs	r3, #0
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	3710      	adds	r7, #16
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}

080018d8 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b084      	sub	sp, #16
 80018dc:	af00      	add	r7, sp, #0
 80018de:	60f8      	str	r0, [r7, #12]
 80018e0:	60b9      	str	r1, [r7, #8]
 80018e2:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	699b      	ldr	r3, [r3, #24]
 80018ea:	f003 0310 	and.w	r3, r3, #16
 80018ee:	2b10      	cmp	r3, #16
 80018f0:	d151      	bne.n	8001996 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80018f2:	e022      	b.n	800193a <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80018f4:	68bb      	ldr	r3, [r7, #8]
 80018f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80018fa:	d01e      	beq.n	800193a <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80018fc:	f7ff f8ea 	bl	8000ad4 <HAL_GetTick>
 8001900:	4602      	mov	r2, r0
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	68ba      	ldr	r2, [r7, #8]
 8001908:	429a      	cmp	r2, r3
 800190a:	d302      	bcc.n	8001912 <I2C_IsAcknowledgeFailed+0x3a>
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d113      	bne.n	800193a <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001916:	f043 0220 	orr.w	r2, r3, #32
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	2220      	movs	r2, #32
 8001922:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	2200      	movs	r2, #0
 800192a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	2200      	movs	r2, #0
 8001932:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8001936:	2301      	movs	r3, #1
 8001938:	e02e      	b.n	8001998 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	699b      	ldr	r3, [r3, #24]
 8001940:	f003 0320 	and.w	r3, r3, #32
 8001944:	2b20      	cmp	r3, #32
 8001946:	d1d5      	bne.n	80018f4 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	2210      	movs	r2, #16
 800194e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	2220      	movs	r2, #32
 8001956:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001958:	68f8      	ldr	r0, [r7, #12]
 800195a:	f7ff fedd 	bl	8001718 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	6859      	ldr	r1, [r3, #4]
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	4b0d      	ldr	r3, [pc, #52]	; (80019a0 <I2C_IsAcknowledgeFailed+0xc8>)
 800196a:	400b      	ands	r3, r1
 800196c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001972:	f043 0204 	orr.w	r2, r3, #4
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	2220      	movs	r2, #32
 800197e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	2200      	movs	r2, #0
 8001986:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	2200      	movs	r2, #0
 800198e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8001992:	2301      	movs	r3, #1
 8001994:	e000      	b.n	8001998 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8001996:	2300      	movs	r3, #0
}
 8001998:	4618      	mov	r0, r3
 800199a:	3710      	adds	r7, #16
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	fe00e800 	.word	0xfe00e800

080019a4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b085      	sub	sp, #20
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	60f8      	str	r0, [r7, #12]
 80019ac:	607b      	str	r3, [r7, #4]
 80019ae:	460b      	mov	r3, r1
 80019b0:	817b      	strh	r3, [r7, #10]
 80019b2:	4613      	mov	r3, r2
 80019b4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	685a      	ldr	r2, [r3, #4]
 80019bc:	69bb      	ldr	r3, [r7, #24]
 80019be:	0d5b      	lsrs	r3, r3, #21
 80019c0:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80019c4:	4b0d      	ldr	r3, [pc, #52]	; (80019fc <I2C_TransferConfig+0x58>)
 80019c6:	430b      	orrs	r3, r1
 80019c8:	43db      	mvns	r3, r3
 80019ca:	ea02 0103 	and.w	r1, r2, r3
 80019ce:	897b      	ldrh	r3, [r7, #10]
 80019d0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80019d4:	7a7b      	ldrb	r3, [r7, #9]
 80019d6:	041b      	lsls	r3, r3, #16
 80019d8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80019dc:	431a      	orrs	r2, r3
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	431a      	orrs	r2, r3
 80019e2:	69bb      	ldr	r3, [r7, #24]
 80019e4:	431a      	orrs	r2, r3
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	430a      	orrs	r2, r1
 80019ec:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80019ee:	bf00      	nop
 80019f0:	3714      	adds	r7, #20
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	03ff63ff 	.word	0x03ff63ff

08001a00 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
 8001a08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001a10:	b2db      	uxtb	r3, r3
 8001a12:	2b20      	cmp	r3, #32
 8001a14:	d138      	bne.n	8001a88 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001a1c:	2b01      	cmp	r3, #1
 8001a1e:	d101      	bne.n	8001a24 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001a20:	2302      	movs	r3, #2
 8001a22:	e032      	b.n	8001a8a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2201      	movs	r2, #1
 8001a28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2224      	movs	r2, #36	; 0x24
 8001a30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f022 0201 	bic.w	r2, r2, #1
 8001a42:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001a52:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	6819      	ldr	r1, [r3, #0]
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	683a      	ldr	r2, [r7, #0]
 8001a60:	430a      	orrs	r2, r1
 8001a62:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f042 0201 	orr.w	r2, r2, #1
 8001a72:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2220      	movs	r2, #32
 8001a78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2200      	movs	r2, #0
 8001a80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001a84:	2300      	movs	r3, #0
 8001a86:	e000      	b.n	8001a8a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001a88:	2302      	movs	r3, #2
  }
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	370c      	adds	r7, #12
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr

08001a96 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001a96:	b480      	push	{r7}
 8001a98:	b085      	sub	sp, #20
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	6078      	str	r0, [r7, #4]
 8001a9e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	2b20      	cmp	r3, #32
 8001aaa:	d139      	bne.n	8001b20 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001ab2:	2b01      	cmp	r3, #1
 8001ab4:	d101      	bne.n	8001aba <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001ab6:	2302      	movs	r3, #2
 8001ab8:	e033      	b.n	8001b22 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2201      	movs	r2, #1
 8001abe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2224      	movs	r2, #36	; 0x24
 8001ac6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f022 0201 	bic.w	r2, r2, #1
 8001ad8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001ae8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	021b      	lsls	r3, r3, #8
 8001aee:	68fa      	ldr	r2, [r7, #12]
 8001af0:	4313      	orrs	r3, r2
 8001af2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	68fa      	ldr	r2, [r7, #12]
 8001afa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f042 0201 	orr.w	r2, r2, #1
 8001b0a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2220      	movs	r2, #32
 8001b10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2200      	movs	r2, #0
 8001b18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	e000      	b.n	8001b22 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001b20:	2302      	movs	r3, #2
  }
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3714      	adds	r7, #20
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
	...

08001b30 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b086      	sub	sp, #24
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d101      	bne.n	8001b42 <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e0af      	b.n	8001ca2 <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001b48:	b2db      	uxtb	r3, r3
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d106      	bne.n	8001b5c <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2200      	movs	r2, #0
 8001b52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8001b56:	6878      	ldr	r0, [r7, #4]
 8001b58:	f002 ff9c 	bl	8004a94 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2202      	movs	r2, #2
 8001b60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f022 0201 	bic.w	r2, r2, #1
 8001b72:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8001b74:	2300      	movs	r3, #0
 8001b76:	617b      	str	r3, [r7, #20]
 8001b78:	e00a      	b.n	8001b90 <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	697b      	ldr	r3, [r7, #20]
 8001b80:	3304      	adds	r3, #4
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	4413      	add	r3, r2
 8001b86:	2200      	movs	r2, #0
 8001b88:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8001b8a:	697b      	ldr	r3, [r7, #20]
 8001b8c:	3301      	adds	r3, #1
 8001b8e:	617b      	str	r3, [r7, #20]
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	2b0f      	cmp	r3, #15
 8001b94:	d9f1      	bls.n	8001b7a <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	689a      	ldr	r2, [r3, #8]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f042 0204 	orr.w	r2, r2, #4
 8001ba4:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	685a      	ldr	r2, [r3, #4]
 8001bac:	4b3f      	ldr	r3, [pc, #252]	; (8001cac <HAL_LCD_Init+0x17c>)
 8001bae:	4013      	ands	r3, r2
 8001bb0:	687a      	ldr	r2, [r7, #4]
 8001bb2:	6851      	ldr	r1, [r2, #4]
 8001bb4:	687a      	ldr	r2, [r7, #4]
 8001bb6:	6892      	ldr	r2, [r2, #8]
 8001bb8:	4311      	orrs	r1, r2
 8001bba:	687a      	ldr	r2, [r7, #4]
 8001bbc:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001bbe:	4311      	orrs	r1, r2
 8001bc0:	687a      	ldr	r2, [r7, #4]
 8001bc2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001bc4:	4311      	orrs	r1, r2
 8001bc6:	687a      	ldr	r2, [r7, #4]
 8001bc8:	69d2      	ldr	r2, [r2, #28]
 8001bca:	4311      	orrs	r1, r2
 8001bcc:	687a      	ldr	r2, [r7, #4]
 8001bce:	6a12      	ldr	r2, [r2, #32]
 8001bd0:	4311      	orrs	r1, r2
 8001bd2:	687a      	ldr	r2, [r7, #4]
 8001bd4:	6992      	ldr	r2, [r2, #24]
 8001bd6:	4311      	orrs	r1, r2
 8001bd8:	687a      	ldr	r2, [r7, #4]
 8001bda:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001bdc:	4311      	orrs	r1, r2
 8001bde:	687a      	ldr	r2, [r7, #4]
 8001be0:	6812      	ldr	r2, [r2, #0]
 8001be2:	430b      	orrs	r3, r1
 8001be4:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	f000 f94c 	bl	8001e84 <LCD_WaitForSynchro>
 8001bec:	4603      	mov	r3, r0
 8001bee:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 8001bf0:	7cfb      	ldrb	r3, [r7, #19]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <HAL_LCD_Init+0xca>
  {
    return status;
 8001bf6:	7cfb      	ldrb	r3, [r7, #19]
 8001bf8:	e053      	b.n	8001ca2 <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	68da      	ldr	r2, [r3, #12]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	691b      	ldr	r3, [r3, #16]
 8001c0c:	431a      	orrs	r2, r3
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	695b      	ldr	r3, [r3, #20]
 8001c12:	431a      	orrs	r2, r3
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c18:	431a      	orrs	r2, r3
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	430a      	orrs	r2, r1
 8001c20:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f042 0201 	orr.w	r2, r2, #1
 8001c30:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8001c32:	f7fe ff4f 	bl	8000ad4 <HAL_GetTick>
 8001c36:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8001c38:	e00c      	b.n	8001c54 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001c3a:	f7fe ff4b 	bl	8000ad4 <HAL_GetTick>
 8001c3e:	4602      	mov	r2, r0
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	1ad3      	subs	r3, r2, r3
 8001c44:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001c48:	d904      	bls.n	8001c54 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2208      	movs	r2, #8
 8001c4e:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8001c50:	2303      	movs	r3, #3
 8001c52:	e026      	b.n	8001ca2 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	f003 0301 	and.w	r3, r3, #1
 8001c5e:	2b01      	cmp	r3, #1
 8001c60:	d1eb      	bne.n	8001c3a <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8001c62:	f7fe ff37 	bl	8000ad4 <HAL_GetTick>
 8001c66:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8001c68:	e00c      	b.n	8001c84 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001c6a:	f7fe ff33 	bl	8000ad4 <HAL_GetTick>
 8001c6e:	4602      	mov	r2, r0
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001c78:	d904      	bls.n	8001c84 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2210      	movs	r2, #16
 8001c7e:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8001c80:	2303      	movs	r3, #3
 8001c82:	e00e      	b.n	8001ca2 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	689b      	ldr	r3, [r3, #8]
 8001c8a:	f003 0310 	and.w	r3, r3, #16
 8001c8e:	2b10      	cmp	r3, #16
 8001c90:	d1eb      	bne.n	8001c6a <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2200      	movs	r2, #0
 8001c96:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 8001ca0:	7cfb      	ldrb	r3, [r7, #19]
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3718      	adds	r7, #24
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	fc00000e 	.word	0xfc00000e

08001cb0 <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b086      	sub	sp, #24
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	60f8      	str	r0, [r7, #12]
 8001cb8:	60b9      	str	r1, [r7, #8]
 8001cba:	607a      	str	r2, [r7, #4]
 8001cbc:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001cc4:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8001cc6:	7dfb      	ldrb	r3, [r7, #23]
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d002      	beq.n	8001cd2 <HAL_LCD_Write+0x22>
 8001ccc:	7dfb      	ldrb	r3, [r7, #23]
 8001cce:	2b02      	cmp	r3, #2
 8001cd0:	d144      	bne.n	8001d5c <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001cd8:	b2db      	uxtb	r3, r3
 8001cda:	2b01      	cmp	r3, #1
 8001cdc:	d12a      	bne.n	8001d34 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001ce4:	2b01      	cmp	r3, #1
 8001ce6:	d101      	bne.n	8001cec <HAL_LCD_Write+0x3c>
 8001ce8:	2302      	movs	r3, #2
 8001cea:	e038      	b.n	8001d5e <HAL_LCD_Write+0xae>
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	2201      	movs	r2, #1
 8001cf0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	2202      	movs	r2, #2
 8001cf8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8001cfc:	f7fe feea 	bl	8000ad4 <HAL_GetTick>
 8001d00:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8001d02:	e010      	b.n	8001d26 <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001d04:	f7fe fee6 	bl	8000ad4 <HAL_GetTick>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001d12:	d908      	bls.n	8001d26 <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	2202      	movs	r2, #2
 8001d18:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 8001d22:	2303      	movs	r3, #3
 8001d24:	e01b      	b.n	8001d5e <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	f003 0304 	and.w	r3, r3, #4
 8001d30:	2b04      	cmp	r3, #4
 8001d32:	d0e7      	beq.n	8001d04 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	681a      	ldr	r2, [r3, #0]
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	3304      	adds	r3, #4
 8001d3c:	009b      	lsls	r3, r3, #2
 8001d3e:	4413      	add	r3, r2
 8001d40:	685a      	ldr	r2, [r3, #4]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	401a      	ands	r2, r3
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	6819      	ldr	r1, [r3, #0]
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	431a      	orrs	r2, r3
 8001d4e:	68bb      	ldr	r3, [r7, #8]
 8001d50:	3304      	adds	r3, #4
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	440b      	add	r3, r1
 8001d56:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	e000      	b.n	8001d5e <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 8001d5c:	2301      	movs	r3, #1
  }
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	3718      	adds	r7, #24
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}

08001d66 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8001d66:	b580      	push	{r7, lr}
 8001d68:	b086      	sub	sp, #24
 8001d6a:	af00      	add	r7, sp, #0
 8001d6c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001d78:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8001d7a:	7cbb      	ldrb	r3, [r7, #18]
 8001d7c:	2b01      	cmp	r3, #1
 8001d7e:	d002      	beq.n	8001d86 <HAL_LCD_Clear+0x20>
 8001d80:	7cbb      	ldrb	r3, [r7, #18]
 8001d82:	2b02      	cmp	r3, #2
 8001d84:	d140      	bne.n	8001e08 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001d8c:	2b01      	cmp	r3, #1
 8001d8e:	d101      	bne.n	8001d94 <HAL_LCD_Clear+0x2e>
 8001d90:	2302      	movs	r3, #2
 8001d92:	e03a      	b.n	8001e0a <HAL_LCD_Clear+0xa4>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2201      	movs	r2, #1
 8001d98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2202      	movs	r2, #2
 8001da0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8001da4:	f7fe fe96 	bl	8000ad4 <HAL_GetTick>
 8001da8:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8001daa:	e010      	b.n	8001dce <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001dac:	f7fe fe92 	bl	8000ad4 <HAL_GetTick>
 8001db0:	4602      	mov	r2, r0
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	1ad3      	subs	r3, r2, r3
 8001db6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001dba:	d908      	bls.n	8001dce <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2202      	movs	r2, #2
 8001dc0:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e01d      	b.n	8001e0a <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	689b      	ldr	r3, [r3, #8]
 8001dd4:	f003 0304 	and.w	r3, r3, #4
 8001dd8:	2b04      	cmp	r3, #4
 8001dda:	d0e7      	beq.n	8001dac <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8001ddc:	2300      	movs	r3, #0
 8001dde:	617b      	str	r3, [r7, #20]
 8001de0:	e00a      	b.n	8001df8 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681a      	ldr	r2, [r3, #0]
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	3304      	adds	r3, #4
 8001dea:	009b      	lsls	r3, r3, #2
 8001dec:	4413      	add	r3, r2
 8001dee:	2200      	movs	r2, #0
 8001df0:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8001df2:	697b      	ldr	r3, [r7, #20]
 8001df4:	3301      	adds	r3, #1
 8001df6:	617b      	str	r3, [r7, #20]
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	2b0f      	cmp	r3, #15
 8001dfc:	d9f1      	bls.n	8001de2 <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 8001dfe:	6878      	ldr	r0, [r7, #4]
 8001e00:	f000 f807 	bl	8001e12 <HAL_LCD_UpdateDisplayRequest>
 8001e04:	4603      	mov	r3, r0
 8001e06:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 8001e08:	7cfb      	ldrb	r3, [r7, #19]
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	3718      	adds	r7, #24
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}

08001e12 <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8001e12:	b580      	push	{r7, lr}
 8001e14:	b084      	sub	sp, #16
 8001e16:	af00      	add	r7, sp, #0
 8001e18:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	2208      	movs	r2, #8
 8001e20:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	689a      	ldr	r2, [r3, #8]
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f042 0204 	orr.w	r2, r2, #4
 8001e30:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8001e32:	f7fe fe4f 	bl	8000ad4 <HAL_GetTick>
 8001e36:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8001e38:	e010      	b.n	8001e5c <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001e3a:	f7fe fe4b 	bl	8000ad4 <HAL_GetTick>
 8001e3e:	4602      	mov	r2, r0
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	1ad3      	subs	r3, r2, r3
 8001e44:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001e48:	d908      	bls.n	8001e5c <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2204      	movs	r2, #4
 8001e4e:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2200      	movs	r2, #0
 8001e54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 8001e58:	2303      	movs	r3, #3
 8001e5a:	e00f      	b.n	8001e7c <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	f003 0308 	and.w	r3, r3, #8
 8001e66:	2b08      	cmp	r3, #8
 8001e68:	d1e7      	bne.n	8001e3a <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2200      	movs	r2, #0
 8001e76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001e7a:	2300      	movs	r3, #0
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3710      	adds	r7, #16
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}

08001e84 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b084      	sub	sp, #16
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8001e8c:	f7fe fe22 	bl	8000ad4 <HAL_GetTick>
 8001e90:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8001e92:	e00c      	b.n	8001eae <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001e94:	f7fe fe1e 	bl	8000ad4 <HAL_GetTick>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	1ad3      	subs	r3, r2, r3
 8001e9e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001ea2:	d904      	bls.n	8001eae <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e007      	b.n	8001ebe <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	f003 0320 	and.w	r3, r3, #32
 8001eb8:	2b20      	cmp	r3, #32
 8001eba:	d1eb      	bne.n	8001e94 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8001ebc:	2300      	movs	r3, #0
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3710      	adds	r7, #16
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
	...

08001ec8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001ecc:	4b04      	ldr	r3, [pc, #16]	; (8001ee0 <HAL_PWREx_GetVoltageRange+0x18>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	40007000 	.word	0x40007000

08001ee4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b085      	sub	sp, #20
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001ef2:	d130      	bne.n	8001f56 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ef4:	4b23      	ldr	r3, [pc, #140]	; (8001f84 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001efc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f00:	d038      	beq.n	8001f74 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f02:	4b20      	ldr	r3, [pc, #128]	; (8001f84 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001f0a:	4a1e      	ldr	r2, [pc, #120]	; (8001f84 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f0c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f10:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001f12:	4b1d      	ldr	r3, [pc, #116]	; (8001f88 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	2232      	movs	r2, #50	; 0x32
 8001f18:	fb02 f303 	mul.w	r3, r2, r3
 8001f1c:	4a1b      	ldr	r2, [pc, #108]	; (8001f8c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001f1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f22:	0c9b      	lsrs	r3, r3, #18
 8001f24:	3301      	adds	r3, #1
 8001f26:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f28:	e002      	b.n	8001f30 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	3b01      	subs	r3, #1
 8001f2e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f30:	4b14      	ldr	r3, [pc, #80]	; (8001f84 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f32:	695b      	ldr	r3, [r3, #20]
 8001f34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f3c:	d102      	bne.n	8001f44 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d1f2      	bne.n	8001f2a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001f44:	4b0f      	ldr	r3, [pc, #60]	; (8001f84 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f46:	695b      	ldr	r3, [r3, #20]
 8001f48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f50:	d110      	bne.n	8001f74 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001f52:	2303      	movs	r3, #3
 8001f54:	e00f      	b.n	8001f76 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001f56:	4b0b      	ldr	r3, [pc, #44]	; (8001f84 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001f5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f62:	d007      	beq.n	8001f74 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001f64:	4b07      	ldr	r3, [pc, #28]	; (8001f84 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001f6c:	4a05      	ldr	r2, [pc, #20]	; (8001f84 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f6e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f72:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001f74:	2300      	movs	r3, #0
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	3714      	adds	r7, #20
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr
 8001f82:	bf00      	nop
 8001f84:	40007000 	.word	0x40007000
 8001f88:	20000028 	.word	0x20000028
 8001f8c:	431bde83 	.word	0x431bde83

08001f90 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b088      	sub	sp, #32
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d101      	bne.n	8001fa2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e3d4      	b.n	800274c <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fa2:	4ba1      	ldr	r3, [pc, #644]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 8001fa4:	689b      	ldr	r3, [r3, #8]
 8001fa6:	f003 030c 	and.w	r3, r3, #12
 8001faa:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001fac:	4b9e      	ldr	r3, [pc, #632]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 8001fae:	68db      	ldr	r3, [r3, #12]
 8001fb0:	f003 0303 	and.w	r3, r3, #3
 8001fb4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f003 0310 	and.w	r3, r3, #16
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	f000 80e4 	beq.w	800218c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001fc4:	69bb      	ldr	r3, [r7, #24]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d007      	beq.n	8001fda <HAL_RCC_OscConfig+0x4a>
 8001fca:	69bb      	ldr	r3, [r7, #24]
 8001fcc:	2b0c      	cmp	r3, #12
 8001fce:	f040 808b 	bne.w	80020e8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	f040 8087 	bne.w	80020e8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001fda:	4b93      	ldr	r3, [pc, #588]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f003 0302 	and.w	r3, r3, #2
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d005      	beq.n	8001ff2 <HAL_RCC_OscConfig+0x62>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	699b      	ldr	r3, [r3, #24]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d101      	bne.n	8001ff2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e3ac      	b.n	800274c <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6a1a      	ldr	r2, [r3, #32]
 8001ff6:	4b8c      	ldr	r3, [pc, #560]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f003 0308 	and.w	r3, r3, #8
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d004      	beq.n	800200c <HAL_RCC_OscConfig+0x7c>
 8002002:	4b89      	ldr	r3, [pc, #548]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800200a:	e005      	b.n	8002018 <HAL_RCC_OscConfig+0x88>
 800200c:	4b86      	ldr	r3, [pc, #536]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 800200e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002012:	091b      	lsrs	r3, r3, #4
 8002014:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002018:	4293      	cmp	r3, r2
 800201a:	d223      	bcs.n	8002064 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6a1b      	ldr	r3, [r3, #32]
 8002020:	4618      	mov	r0, r3
 8002022:	f000 fd07 	bl	8002a34 <RCC_SetFlashLatencyFromMSIRange>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d001      	beq.n	8002030 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800202c:	2301      	movs	r3, #1
 800202e:	e38d      	b.n	800274c <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002030:	4b7d      	ldr	r3, [pc, #500]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a7c      	ldr	r2, [pc, #496]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 8002036:	f043 0308 	orr.w	r3, r3, #8
 800203a:	6013      	str	r3, [r2, #0]
 800203c:	4b7a      	ldr	r3, [pc, #488]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6a1b      	ldr	r3, [r3, #32]
 8002048:	4977      	ldr	r1, [pc, #476]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 800204a:	4313      	orrs	r3, r2
 800204c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800204e:	4b76      	ldr	r3, [pc, #472]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	69db      	ldr	r3, [r3, #28]
 800205a:	021b      	lsls	r3, r3, #8
 800205c:	4972      	ldr	r1, [pc, #456]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 800205e:	4313      	orrs	r3, r2
 8002060:	604b      	str	r3, [r1, #4]
 8002062:	e025      	b.n	80020b0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002064:	4b70      	ldr	r3, [pc, #448]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a6f      	ldr	r2, [pc, #444]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 800206a:	f043 0308 	orr.w	r3, r3, #8
 800206e:	6013      	str	r3, [r2, #0]
 8002070:	4b6d      	ldr	r3, [pc, #436]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6a1b      	ldr	r3, [r3, #32]
 800207c:	496a      	ldr	r1, [pc, #424]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 800207e:	4313      	orrs	r3, r2
 8002080:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002082:	4b69      	ldr	r3, [pc, #420]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	69db      	ldr	r3, [r3, #28]
 800208e:	021b      	lsls	r3, r3, #8
 8002090:	4965      	ldr	r1, [pc, #404]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 8002092:	4313      	orrs	r3, r2
 8002094:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002096:	69bb      	ldr	r3, [r7, #24]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d109      	bne.n	80020b0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6a1b      	ldr	r3, [r3, #32]
 80020a0:	4618      	mov	r0, r3
 80020a2:	f000 fcc7 	bl	8002a34 <RCC_SetFlashLatencyFromMSIRange>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d001      	beq.n	80020b0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80020ac:	2301      	movs	r3, #1
 80020ae:	e34d      	b.n	800274c <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80020b0:	f000 fc36 	bl	8002920 <HAL_RCC_GetSysClockFreq>
 80020b4:	4601      	mov	r1, r0
 80020b6:	4b5c      	ldr	r3, [pc, #368]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	091b      	lsrs	r3, r3, #4
 80020bc:	f003 030f 	and.w	r3, r3, #15
 80020c0:	4a5a      	ldr	r2, [pc, #360]	; (800222c <HAL_RCC_OscConfig+0x29c>)
 80020c2:	5cd3      	ldrb	r3, [r2, r3]
 80020c4:	f003 031f 	and.w	r3, r3, #31
 80020c8:	fa21 f303 	lsr.w	r3, r1, r3
 80020cc:	4a58      	ldr	r2, [pc, #352]	; (8002230 <HAL_RCC_OscConfig+0x2a0>)
 80020ce:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80020d0:	4b58      	ldr	r3, [pc, #352]	; (8002234 <HAL_RCC_OscConfig+0x2a4>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4618      	mov	r0, r3
 80020d6:	f7fe fcad 	bl	8000a34 <HAL_InitTick>
 80020da:	4603      	mov	r3, r0
 80020dc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80020de:	7bfb      	ldrb	r3, [r7, #15]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d052      	beq.n	800218a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80020e4:	7bfb      	ldrb	r3, [r7, #15]
 80020e6:	e331      	b.n	800274c <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	699b      	ldr	r3, [r3, #24]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d032      	beq.n	8002156 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80020f0:	4b4d      	ldr	r3, [pc, #308]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a4c      	ldr	r2, [pc, #304]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 80020f6:	f043 0301 	orr.w	r3, r3, #1
 80020fa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80020fc:	f7fe fcea 	bl	8000ad4 <HAL_GetTick>
 8002100:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002102:	e008      	b.n	8002116 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002104:	f7fe fce6 	bl	8000ad4 <HAL_GetTick>
 8002108:	4602      	mov	r2, r0
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	2b02      	cmp	r3, #2
 8002110:	d901      	bls.n	8002116 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002112:	2303      	movs	r3, #3
 8002114:	e31a      	b.n	800274c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002116:	4b44      	ldr	r3, [pc, #272]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f003 0302 	and.w	r3, r3, #2
 800211e:	2b00      	cmp	r3, #0
 8002120:	d0f0      	beq.n	8002104 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002122:	4b41      	ldr	r3, [pc, #260]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a40      	ldr	r2, [pc, #256]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 8002128:	f043 0308 	orr.w	r3, r3, #8
 800212c:	6013      	str	r3, [r2, #0]
 800212e:	4b3e      	ldr	r3, [pc, #248]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6a1b      	ldr	r3, [r3, #32]
 800213a:	493b      	ldr	r1, [pc, #236]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 800213c:	4313      	orrs	r3, r2
 800213e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002140:	4b39      	ldr	r3, [pc, #228]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	69db      	ldr	r3, [r3, #28]
 800214c:	021b      	lsls	r3, r3, #8
 800214e:	4936      	ldr	r1, [pc, #216]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 8002150:	4313      	orrs	r3, r2
 8002152:	604b      	str	r3, [r1, #4]
 8002154:	e01a      	b.n	800218c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002156:	4b34      	ldr	r3, [pc, #208]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4a33      	ldr	r2, [pc, #204]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 800215c:	f023 0301 	bic.w	r3, r3, #1
 8002160:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002162:	f7fe fcb7 	bl	8000ad4 <HAL_GetTick>
 8002166:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002168:	e008      	b.n	800217c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800216a:	f7fe fcb3 	bl	8000ad4 <HAL_GetTick>
 800216e:	4602      	mov	r2, r0
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	1ad3      	subs	r3, r2, r3
 8002174:	2b02      	cmp	r3, #2
 8002176:	d901      	bls.n	800217c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002178:	2303      	movs	r3, #3
 800217a:	e2e7      	b.n	800274c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800217c:	4b2a      	ldr	r3, [pc, #168]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 0302 	and.w	r3, r3, #2
 8002184:	2b00      	cmp	r3, #0
 8002186:	d1f0      	bne.n	800216a <HAL_RCC_OscConfig+0x1da>
 8002188:	e000      	b.n	800218c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800218a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f003 0301 	and.w	r3, r3, #1
 8002194:	2b00      	cmp	r3, #0
 8002196:	d074      	beq.n	8002282 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002198:	69bb      	ldr	r3, [r7, #24]
 800219a:	2b08      	cmp	r3, #8
 800219c:	d005      	beq.n	80021aa <HAL_RCC_OscConfig+0x21a>
 800219e:	69bb      	ldr	r3, [r7, #24]
 80021a0:	2b0c      	cmp	r3, #12
 80021a2:	d10e      	bne.n	80021c2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	2b03      	cmp	r3, #3
 80021a8:	d10b      	bne.n	80021c2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021aa:	4b1f      	ldr	r3, [pc, #124]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d064      	beq.n	8002280 <HAL_RCC_OscConfig+0x2f0>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d160      	bne.n	8002280 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80021be:	2301      	movs	r3, #1
 80021c0:	e2c4      	b.n	800274c <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021ca:	d106      	bne.n	80021da <HAL_RCC_OscConfig+0x24a>
 80021cc:	4b16      	ldr	r3, [pc, #88]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a15      	ldr	r2, [pc, #84]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 80021d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021d6:	6013      	str	r3, [r2, #0]
 80021d8:	e01d      	b.n	8002216 <HAL_RCC_OscConfig+0x286>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80021e2:	d10c      	bne.n	80021fe <HAL_RCC_OscConfig+0x26e>
 80021e4:	4b10      	ldr	r3, [pc, #64]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a0f      	ldr	r2, [pc, #60]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 80021ea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021ee:	6013      	str	r3, [r2, #0]
 80021f0:	4b0d      	ldr	r3, [pc, #52]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a0c      	ldr	r2, [pc, #48]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 80021f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021fa:	6013      	str	r3, [r2, #0]
 80021fc:	e00b      	b.n	8002216 <HAL_RCC_OscConfig+0x286>
 80021fe:	4b0a      	ldr	r3, [pc, #40]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a09      	ldr	r2, [pc, #36]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 8002204:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002208:	6013      	str	r3, [r2, #0]
 800220a:	4b07      	ldr	r3, [pc, #28]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a06      	ldr	r2, [pc, #24]	; (8002228 <HAL_RCC_OscConfig+0x298>)
 8002210:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002214:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d01c      	beq.n	8002258 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800221e:	f7fe fc59 	bl	8000ad4 <HAL_GetTick>
 8002222:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002224:	e011      	b.n	800224a <HAL_RCC_OscConfig+0x2ba>
 8002226:	bf00      	nop
 8002228:	40021000 	.word	0x40021000
 800222c:	08004d80 	.word	0x08004d80
 8002230:	20000028 	.word	0x20000028
 8002234:	20000000 	.word	0x20000000
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002238:	f7fe fc4c 	bl	8000ad4 <HAL_GetTick>
 800223c:	4602      	mov	r2, r0
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	2b64      	cmp	r3, #100	; 0x64
 8002244:	d901      	bls.n	800224a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002246:	2303      	movs	r3, #3
 8002248:	e280      	b.n	800274c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800224a:	4baf      	ldr	r3, [pc, #700]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002252:	2b00      	cmp	r3, #0
 8002254:	d0f0      	beq.n	8002238 <HAL_RCC_OscConfig+0x2a8>
 8002256:	e014      	b.n	8002282 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002258:	f7fe fc3c 	bl	8000ad4 <HAL_GetTick>
 800225c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800225e:	e008      	b.n	8002272 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002260:	f7fe fc38 	bl	8000ad4 <HAL_GetTick>
 8002264:	4602      	mov	r2, r0
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	1ad3      	subs	r3, r2, r3
 800226a:	2b64      	cmp	r3, #100	; 0x64
 800226c:	d901      	bls.n	8002272 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800226e:	2303      	movs	r3, #3
 8002270:	e26c      	b.n	800274c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002272:	4ba5      	ldr	r3, [pc, #660]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800227a:	2b00      	cmp	r3, #0
 800227c:	d1f0      	bne.n	8002260 <HAL_RCC_OscConfig+0x2d0>
 800227e:	e000      	b.n	8002282 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002280:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f003 0302 	and.w	r3, r3, #2
 800228a:	2b00      	cmp	r3, #0
 800228c:	d060      	beq.n	8002350 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800228e:	69bb      	ldr	r3, [r7, #24]
 8002290:	2b04      	cmp	r3, #4
 8002292:	d005      	beq.n	80022a0 <HAL_RCC_OscConfig+0x310>
 8002294:	69bb      	ldr	r3, [r7, #24]
 8002296:	2b0c      	cmp	r3, #12
 8002298:	d119      	bne.n	80022ce <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	2b02      	cmp	r3, #2
 800229e:	d116      	bne.n	80022ce <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022a0:	4b99      	ldr	r3, [pc, #612]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d005      	beq.n	80022b8 <HAL_RCC_OscConfig+0x328>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	68db      	ldr	r3, [r3, #12]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d101      	bne.n	80022b8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80022b4:	2301      	movs	r3, #1
 80022b6:	e249      	b.n	800274c <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022b8:	4b93      	ldr	r3, [pc, #588]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	691b      	ldr	r3, [r3, #16]
 80022c4:	061b      	lsls	r3, r3, #24
 80022c6:	4990      	ldr	r1, [pc, #576]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 80022c8:	4313      	orrs	r3, r2
 80022ca:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022cc:	e040      	b.n	8002350 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	68db      	ldr	r3, [r3, #12]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d023      	beq.n	800231e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022d6:	4b8c      	ldr	r3, [pc, #560]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a8b      	ldr	r2, [pc, #556]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 80022dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022e2:	f7fe fbf7 	bl	8000ad4 <HAL_GetTick>
 80022e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022e8:	e008      	b.n	80022fc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022ea:	f7fe fbf3 	bl	8000ad4 <HAL_GetTick>
 80022ee:	4602      	mov	r2, r0
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	1ad3      	subs	r3, r2, r3
 80022f4:	2b02      	cmp	r3, #2
 80022f6:	d901      	bls.n	80022fc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80022f8:	2303      	movs	r3, #3
 80022fa:	e227      	b.n	800274c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022fc:	4b82      	ldr	r3, [pc, #520]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002304:	2b00      	cmp	r3, #0
 8002306:	d0f0      	beq.n	80022ea <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002308:	4b7f      	ldr	r3, [pc, #508]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	691b      	ldr	r3, [r3, #16]
 8002314:	061b      	lsls	r3, r3, #24
 8002316:	497c      	ldr	r1, [pc, #496]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 8002318:	4313      	orrs	r3, r2
 800231a:	604b      	str	r3, [r1, #4]
 800231c:	e018      	b.n	8002350 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800231e:	4b7a      	ldr	r3, [pc, #488]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a79      	ldr	r2, [pc, #484]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 8002324:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002328:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800232a:	f7fe fbd3 	bl	8000ad4 <HAL_GetTick>
 800232e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002330:	e008      	b.n	8002344 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002332:	f7fe fbcf 	bl	8000ad4 <HAL_GetTick>
 8002336:	4602      	mov	r2, r0
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	1ad3      	subs	r3, r2, r3
 800233c:	2b02      	cmp	r3, #2
 800233e:	d901      	bls.n	8002344 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002340:	2303      	movs	r3, #3
 8002342:	e203      	b.n	800274c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002344:	4b70      	ldr	r3, [pc, #448]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800234c:	2b00      	cmp	r3, #0
 800234e:	d1f0      	bne.n	8002332 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f003 0308 	and.w	r3, r3, #8
 8002358:	2b00      	cmp	r3, #0
 800235a:	d03c      	beq.n	80023d6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	695b      	ldr	r3, [r3, #20]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d01c      	beq.n	800239e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002364:	4b68      	ldr	r3, [pc, #416]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 8002366:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800236a:	4a67      	ldr	r2, [pc, #412]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 800236c:	f043 0301 	orr.w	r3, r3, #1
 8002370:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002374:	f7fe fbae 	bl	8000ad4 <HAL_GetTick>
 8002378:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800237a:	e008      	b.n	800238e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800237c:	f7fe fbaa 	bl	8000ad4 <HAL_GetTick>
 8002380:	4602      	mov	r2, r0
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	1ad3      	subs	r3, r2, r3
 8002386:	2b02      	cmp	r3, #2
 8002388:	d901      	bls.n	800238e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800238a:	2303      	movs	r3, #3
 800238c:	e1de      	b.n	800274c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800238e:	4b5e      	ldr	r3, [pc, #376]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 8002390:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002394:	f003 0302 	and.w	r3, r3, #2
 8002398:	2b00      	cmp	r3, #0
 800239a:	d0ef      	beq.n	800237c <HAL_RCC_OscConfig+0x3ec>
 800239c:	e01b      	b.n	80023d6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800239e:	4b5a      	ldr	r3, [pc, #360]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 80023a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80023a4:	4a58      	ldr	r2, [pc, #352]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 80023a6:	f023 0301 	bic.w	r3, r3, #1
 80023aa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023ae:	f7fe fb91 	bl	8000ad4 <HAL_GetTick>
 80023b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80023b4:	e008      	b.n	80023c8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023b6:	f7fe fb8d 	bl	8000ad4 <HAL_GetTick>
 80023ba:	4602      	mov	r2, r0
 80023bc:	693b      	ldr	r3, [r7, #16]
 80023be:	1ad3      	subs	r3, r2, r3
 80023c0:	2b02      	cmp	r3, #2
 80023c2:	d901      	bls.n	80023c8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80023c4:	2303      	movs	r3, #3
 80023c6:	e1c1      	b.n	800274c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80023c8:	4b4f      	ldr	r3, [pc, #316]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 80023ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80023ce:	f003 0302 	and.w	r3, r3, #2
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d1ef      	bne.n	80023b6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f003 0304 	and.w	r3, r3, #4
 80023de:	2b00      	cmp	r3, #0
 80023e0:	f000 80a6 	beq.w	8002530 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023e4:	2300      	movs	r3, #0
 80023e6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80023e8:	4b47      	ldr	r3, [pc, #284]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 80023ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d10d      	bne.n	8002410 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023f4:	4b44      	ldr	r3, [pc, #272]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 80023f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023f8:	4a43      	ldr	r2, [pc, #268]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 80023fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023fe:	6593      	str	r3, [r2, #88]	; 0x58
 8002400:	4b41      	ldr	r3, [pc, #260]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 8002402:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002404:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002408:	60bb      	str	r3, [r7, #8]
 800240a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800240c:	2301      	movs	r3, #1
 800240e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002410:	4b3e      	ldr	r3, [pc, #248]	; (800250c <HAL_RCC_OscConfig+0x57c>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002418:	2b00      	cmp	r3, #0
 800241a:	d118      	bne.n	800244e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800241c:	4b3b      	ldr	r3, [pc, #236]	; (800250c <HAL_RCC_OscConfig+0x57c>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a3a      	ldr	r2, [pc, #232]	; (800250c <HAL_RCC_OscConfig+0x57c>)
 8002422:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002426:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002428:	f7fe fb54 	bl	8000ad4 <HAL_GetTick>
 800242c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800242e:	e008      	b.n	8002442 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002430:	f7fe fb50 	bl	8000ad4 <HAL_GetTick>
 8002434:	4602      	mov	r2, r0
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	2b02      	cmp	r3, #2
 800243c:	d901      	bls.n	8002442 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800243e:	2303      	movs	r3, #3
 8002440:	e184      	b.n	800274c <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002442:	4b32      	ldr	r3, [pc, #200]	; (800250c <HAL_RCC_OscConfig+0x57c>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800244a:	2b00      	cmp	r3, #0
 800244c:	d0f0      	beq.n	8002430 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	2b01      	cmp	r3, #1
 8002454:	d108      	bne.n	8002468 <HAL_RCC_OscConfig+0x4d8>
 8002456:	4b2c      	ldr	r3, [pc, #176]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 8002458:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800245c:	4a2a      	ldr	r2, [pc, #168]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 800245e:	f043 0301 	orr.w	r3, r3, #1
 8002462:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002466:	e024      	b.n	80024b2 <HAL_RCC_OscConfig+0x522>
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	2b05      	cmp	r3, #5
 800246e:	d110      	bne.n	8002492 <HAL_RCC_OscConfig+0x502>
 8002470:	4b25      	ldr	r3, [pc, #148]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 8002472:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002476:	4a24      	ldr	r2, [pc, #144]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 8002478:	f043 0304 	orr.w	r3, r3, #4
 800247c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002480:	4b21      	ldr	r3, [pc, #132]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 8002482:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002486:	4a20      	ldr	r2, [pc, #128]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 8002488:	f043 0301 	orr.w	r3, r3, #1
 800248c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002490:	e00f      	b.n	80024b2 <HAL_RCC_OscConfig+0x522>
 8002492:	4b1d      	ldr	r3, [pc, #116]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 8002494:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002498:	4a1b      	ldr	r2, [pc, #108]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 800249a:	f023 0301 	bic.w	r3, r3, #1
 800249e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80024a2:	4b19      	ldr	r3, [pc, #100]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 80024a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024a8:	4a17      	ldr	r2, [pc, #92]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 80024aa:	f023 0304 	bic.w	r3, r3, #4
 80024ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	689b      	ldr	r3, [r3, #8]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d016      	beq.n	80024e8 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024ba:	f7fe fb0b 	bl	8000ad4 <HAL_GetTick>
 80024be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024c0:	e00a      	b.n	80024d8 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024c2:	f7fe fb07 	bl	8000ad4 <HAL_GetTick>
 80024c6:	4602      	mov	r2, r0
 80024c8:	693b      	ldr	r3, [r7, #16]
 80024ca:	1ad3      	subs	r3, r2, r3
 80024cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d901      	bls.n	80024d8 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80024d4:	2303      	movs	r3, #3
 80024d6:	e139      	b.n	800274c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024d8:	4b0b      	ldr	r3, [pc, #44]	; (8002508 <HAL_RCC_OscConfig+0x578>)
 80024da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024de:	f003 0302 	and.w	r3, r3, #2
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d0ed      	beq.n	80024c2 <HAL_RCC_OscConfig+0x532>
 80024e6:	e01a      	b.n	800251e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024e8:	f7fe faf4 	bl	8000ad4 <HAL_GetTick>
 80024ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80024ee:	e00f      	b.n	8002510 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024f0:	f7fe faf0 	bl	8000ad4 <HAL_GetTick>
 80024f4:	4602      	mov	r2, r0
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	1ad3      	subs	r3, r2, r3
 80024fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80024fe:	4293      	cmp	r3, r2
 8002500:	d906      	bls.n	8002510 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002502:	2303      	movs	r3, #3
 8002504:	e122      	b.n	800274c <HAL_RCC_OscConfig+0x7bc>
 8002506:	bf00      	nop
 8002508:	40021000 	.word	0x40021000
 800250c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002510:	4b90      	ldr	r3, [pc, #576]	; (8002754 <HAL_RCC_OscConfig+0x7c4>)
 8002512:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002516:	f003 0302 	and.w	r3, r3, #2
 800251a:	2b00      	cmp	r3, #0
 800251c:	d1e8      	bne.n	80024f0 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800251e:	7ffb      	ldrb	r3, [r7, #31]
 8002520:	2b01      	cmp	r3, #1
 8002522:	d105      	bne.n	8002530 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002524:	4b8b      	ldr	r3, [pc, #556]	; (8002754 <HAL_RCC_OscConfig+0x7c4>)
 8002526:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002528:	4a8a      	ldr	r2, [pc, #552]	; (8002754 <HAL_RCC_OscConfig+0x7c4>)
 800252a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800252e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002534:	2b00      	cmp	r3, #0
 8002536:	f000 8108 	beq.w	800274a <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800253e:	2b02      	cmp	r3, #2
 8002540:	f040 80d0 	bne.w	80026e4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002544:	4b83      	ldr	r3, [pc, #524]	; (8002754 <HAL_RCC_OscConfig+0x7c4>)
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	f003 0203 	and.w	r2, r3, #3
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002554:	429a      	cmp	r2, r3
 8002556:	d130      	bne.n	80025ba <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002562:	3b01      	subs	r3, #1
 8002564:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002566:	429a      	cmp	r2, r3
 8002568:	d127      	bne.n	80025ba <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002574:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002576:	429a      	cmp	r2, r3
 8002578:	d11f      	bne.n	80025ba <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002580:	687a      	ldr	r2, [r7, #4]
 8002582:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002584:	2a07      	cmp	r2, #7
 8002586:	bf14      	ite	ne
 8002588:	2201      	movne	r2, #1
 800258a:	2200      	moveq	r2, #0
 800258c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800258e:	4293      	cmp	r3, r2
 8002590:	d113      	bne.n	80025ba <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800259c:	085b      	lsrs	r3, r3, #1
 800259e:	3b01      	subs	r3, #1
 80025a0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80025a2:	429a      	cmp	r2, r3
 80025a4:	d109      	bne.n	80025ba <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80025a6:	697b      	ldr	r3, [r7, #20]
 80025a8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b0:	085b      	lsrs	r3, r3, #1
 80025b2:	3b01      	subs	r3, #1
 80025b4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80025b6:	429a      	cmp	r2, r3
 80025b8:	d06e      	beq.n	8002698 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80025ba:	69bb      	ldr	r3, [r7, #24]
 80025bc:	2b0c      	cmp	r3, #12
 80025be:	d069      	beq.n	8002694 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80025c0:	4b64      	ldr	r3, [pc, #400]	; (8002754 <HAL_RCC_OscConfig+0x7c4>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d105      	bne.n	80025d8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80025cc:	4b61      	ldr	r3, [pc, #388]	; (8002754 <HAL_RCC_OscConfig+0x7c4>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d001      	beq.n	80025dc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80025d8:	2301      	movs	r3, #1
 80025da:	e0b7      	b.n	800274c <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80025dc:	4b5d      	ldr	r3, [pc, #372]	; (8002754 <HAL_RCC_OscConfig+0x7c4>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a5c      	ldr	r2, [pc, #368]	; (8002754 <HAL_RCC_OscConfig+0x7c4>)
 80025e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80025e6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80025e8:	f7fe fa74 	bl	8000ad4 <HAL_GetTick>
 80025ec:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025ee:	e008      	b.n	8002602 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025f0:	f7fe fa70 	bl	8000ad4 <HAL_GetTick>
 80025f4:	4602      	mov	r2, r0
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	2b02      	cmp	r3, #2
 80025fc:	d901      	bls.n	8002602 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80025fe:	2303      	movs	r3, #3
 8002600:	e0a4      	b.n	800274c <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002602:	4b54      	ldr	r3, [pc, #336]	; (8002754 <HAL_RCC_OscConfig+0x7c4>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800260a:	2b00      	cmp	r3, #0
 800260c:	d1f0      	bne.n	80025f0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800260e:	4b51      	ldr	r3, [pc, #324]	; (8002754 <HAL_RCC_OscConfig+0x7c4>)
 8002610:	68da      	ldr	r2, [r3, #12]
 8002612:	4b51      	ldr	r3, [pc, #324]	; (8002758 <HAL_RCC_OscConfig+0x7c8>)
 8002614:	4013      	ands	r3, r2
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800261a:	687a      	ldr	r2, [r7, #4]
 800261c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800261e:	3a01      	subs	r2, #1
 8002620:	0112      	lsls	r2, r2, #4
 8002622:	4311      	orrs	r1, r2
 8002624:	687a      	ldr	r2, [r7, #4]
 8002626:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002628:	0212      	lsls	r2, r2, #8
 800262a:	4311      	orrs	r1, r2
 800262c:	687a      	ldr	r2, [r7, #4]
 800262e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002630:	0852      	lsrs	r2, r2, #1
 8002632:	3a01      	subs	r2, #1
 8002634:	0552      	lsls	r2, r2, #21
 8002636:	4311      	orrs	r1, r2
 8002638:	687a      	ldr	r2, [r7, #4]
 800263a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800263c:	0852      	lsrs	r2, r2, #1
 800263e:	3a01      	subs	r2, #1
 8002640:	0652      	lsls	r2, r2, #25
 8002642:	4311      	orrs	r1, r2
 8002644:	687a      	ldr	r2, [r7, #4]
 8002646:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002648:	0912      	lsrs	r2, r2, #4
 800264a:	0452      	lsls	r2, r2, #17
 800264c:	430a      	orrs	r2, r1
 800264e:	4941      	ldr	r1, [pc, #260]	; (8002754 <HAL_RCC_OscConfig+0x7c4>)
 8002650:	4313      	orrs	r3, r2
 8002652:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002654:	4b3f      	ldr	r3, [pc, #252]	; (8002754 <HAL_RCC_OscConfig+0x7c4>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a3e      	ldr	r2, [pc, #248]	; (8002754 <HAL_RCC_OscConfig+0x7c4>)
 800265a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800265e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002660:	4b3c      	ldr	r3, [pc, #240]	; (8002754 <HAL_RCC_OscConfig+0x7c4>)
 8002662:	68db      	ldr	r3, [r3, #12]
 8002664:	4a3b      	ldr	r2, [pc, #236]	; (8002754 <HAL_RCC_OscConfig+0x7c4>)
 8002666:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800266a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800266c:	f7fe fa32 	bl	8000ad4 <HAL_GetTick>
 8002670:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002672:	e008      	b.n	8002686 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002674:	f7fe fa2e 	bl	8000ad4 <HAL_GetTick>
 8002678:	4602      	mov	r2, r0
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	2b02      	cmp	r3, #2
 8002680:	d901      	bls.n	8002686 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002682:	2303      	movs	r3, #3
 8002684:	e062      	b.n	800274c <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002686:	4b33      	ldr	r3, [pc, #204]	; (8002754 <HAL_RCC_OscConfig+0x7c4>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d0f0      	beq.n	8002674 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002692:	e05a      	b.n	800274a <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	e059      	b.n	800274c <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002698:	4b2e      	ldr	r3, [pc, #184]	; (8002754 <HAL_RCC_OscConfig+0x7c4>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d152      	bne.n	800274a <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80026a4:	4b2b      	ldr	r3, [pc, #172]	; (8002754 <HAL_RCC_OscConfig+0x7c4>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a2a      	ldr	r2, [pc, #168]	; (8002754 <HAL_RCC_OscConfig+0x7c4>)
 80026aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80026ae:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80026b0:	4b28      	ldr	r3, [pc, #160]	; (8002754 <HAL_RCC_OscConfig+0x7c4>)
 80026b2:	68db      	ldr	r3, [r3, #12]
 80026b4:	4a27      	ldr	r2, [pc, #156]	; (8002754 <HAL_RCC_OscConfig+0x7c4>)
 80026b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80026ba:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80026bc:	f7fe fa0a 	bl	8000ad4 <HAL_GetTick>
 80026c0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026c2:	e008      	b.n	80026d6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026c4:	f7fe fa06 	bl	8000ad4 <HAL_GetTick>
 80026c8:	4602      	mov	r2, r0
 80026ca:	693b      	ldr	r3, [r7, #16]
 80026cc:	1ad3      	subs	r3, r2, r3
 80026ce:	2b02      	cmp	r3, #2
 80026d0:	d901      	bls.n	80026d6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80026d2:	2303      	movs	r3, #3
 80026d4:	e03a      	b.n	800274c <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026d6:	4b1f      	ldr	r3, [pc, #124]	; (8002754 <HAL_RCC_OscConfig+0x7c4>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d0f0      	beq.n	80026c4 <HAL_RCC_OscConfig+0x734>
 80026e2:	e032      	b.n	800274a <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80026e4:	69bb      	ldr	r3, [r7, #24]
 80026e6:	2b0c      	cmp	r3, #12
 80026e8:	d02d      	beq.n	8002746 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026ea:	4b1a      	ldr	r3, [pc, #104]	; (8002754 <HAL_RCC_OscConfig+0x7c4>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a19      	ldr	r2, [pc, #100]	; (8002754 <HAL_RCC_OscConfig+0x7c4>)
 80026f0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80026f4:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80026f6:	4b17      	ldr	r3, [pc, #92]	; (8002754 <HAL_RCC_OscConfig+0x7c4>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d105      	bne.n	800270e <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002702:	4b14      	ldr	r3, [pc, #80]	; (8002754 <HAL_RCC_OscConfig+0x7c4>)
 8002704:	68db      	ldr	r3, [r3, #12]
 8002706:	4a13      	ldr	r2, [pc, #76]	; (8002754 <HAL_RCC_OscConfig+0x7c4>)
 8002708:	f023 0303 	bic.w	r3, r3, #3
 800270c:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800270e:	4b11      	ldr	r3, [pc, #68]	; (8002754 <HAL_RCC_OscConfig+0x7c4>)
 8002710:	68db      	ldr	r3, [r3, #12]
 8002712:	4a10      	ldr	r2, [pc, #64]	; (8002754 <HAL_RCC_OscConfig+0x7c4>)
 8002714:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002718:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800271c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800271e:	f7fe f9d9 	bl	8000ad4 <HAL_GetTick>
 8002722:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002724:	e008      	b.n	8002738 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002726:	f7fe f9d5 	bl	8000ad4 <HAL_GetTick>
 800272a:	4602      	mov	r2, r0
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	1ad3      	subs	r3, r2, r3
 8002730:	2b02      	cmp	r3, #2
 8002732:	d901      	bls.n	8002738 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8002734:	2303      	movs	r3, #3
 8002736:	e009      	b.n	800274c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002738:	4b06      	ldr	r3, [pc, #24]	; (8002754 <HAL_RCC_OscConfig+0x7c4>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002740:	2b00      	cmp	r3, #0
 8002742:	d1f0      	bne.n	8002726 <HAL_RCC_OscConfig+0x796>
 8002744:	e001      	b.n	800274a <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	e000      	b.n	800274c <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 800274a:	2300      	movs	r3, #0
}
 800274c:	4618      	mov	r0, r3
 800274e:	3720      	adds	r7, #32
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}
 8002754:	40021000 	.word	0x40021000
 8002758:	f99d808c 	.word	0xf99d808c

0800275c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b084      	sub	sp, #16
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
 8002764:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d101      	bne.n	8002770 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800276c:	2301      	movs	r3, #1
 800276e:	e0c8      	b.n	8002902 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002770:	4b66      	ldr	r3, [pc, #408]	; (800290c <HAL_RCC_ClockConfig+0x1b0>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f003 0307 	and.w	r3, r3, #7
 8002778:	683a      	ldr	r2, [r7, #0]
 800277a:	429a      	cmp	r2, r3
 800277c:	d910      	bls.n	80027a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800277e:	4b63      	ldr	r3, [pc, #396]	; (800290c <HAL_RCC_ClockConfig+0x1b0>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f023 0207 	bic.w	r2, r3, #7
 8002786:	4961      	ldr	r1, [pc, #388]	; (800290c <HAL_RCC_ClockConfig+0x1b0>)
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	4313      	orrs	r3, r2
 800278c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800278e:	4b5f      	ldr	r3, [pc, #380]	; (800290c <HAL_RCC_ClockConfig+0x1b0>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f003 0307 	and.w	r3, r3, #7
 8002796:	683a      	ldr	r2, [r7, #0]
 8002798:	429a      	cmp	r2, r3
 800279a:	d001      	beq.n	80027a0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800279c:	2301      	movs	r3, #1
 800279e:	e0b0      	b.n	8002902 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 0301 	and.w	r3, r3, #1
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d04c      	beq.n	8002846 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	2b03      	cmp	r3, #3
 80027b2:	d107      	bne.n	80027c4 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027b4:	4b56      	ldr	r3, [pc, #344]	; (8002910 <HAL_RCC_ClockConfig+0x1b4>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d121      	bne.n	8002804 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	e09e      	b.n	8002902 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	d107      	bne.n	80027dc <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027cc:	4b50      	ldr	r3, [pc, #320]	; (8002910 <HAL_RCC_ClockConfig+0x1b4>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d115      	bne.n	8002804 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80027d8:	2301      	movs	r3, #1
 80027da:	e092      	b.n	8002902 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d107      	bne.n	80027f4 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80027e4:	4b4a      	ldr	r3, [pc, #296]	; (8002910 <HAL_RCC_ClockConfig+0x1b4>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 0302 	and.w	r3, r3, #2
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d109      	bne.n	8002804 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	e086      	b.n	8002902 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80027f4:	4b46      	ldr	r3, [pc, #280]	; (8002910 <HAL_RCC_ClockConfig+0x1b4>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d101      	bne.n	8002804 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002800:	2301      	movs	r3, #1
 8002802:	e07e      	b.n	8002902 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002804:	4b42      	ldr	r3, [pc, #264]	; (8002910 <HAL_RCC_ClockConfig+0x1b4>)
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	f023 0203 	bic.w	r2, r3, #3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	493f      	ldr	r1, [pc, #252]	; (8002910 <HAL_RCC_ClockConfig+0x1b4>)
 8002812:	4313      	orrs	r3, r2
 8002814:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002816:	f7fe f95d 	bl	8000ad4 <HAL_GetTick>
 800281a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800281c:	e00a      	b.n	8002834 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800281e:	f7fe f959 	bl	8000ad4 <HAL_GetTick>
 8002822:	4602      	mov	r2, r0
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	1ad3      	subs	r3, r2, r3
 8002828:	f241 3288 	movw	r2, #5000	; 0x1388
 800282c:	4293      	cmp	r3, r2
 800282e:	d901      	bls.n	8002834 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002830:	2303      	movs	r3, #3
 8002832:	e066      	b.n	8002902 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002834:	4b36      	ldr	r3, [pc, #216]	; (8002910 <HAL_RCC_ClockConfig+0x1b4>)
 8002836:	689b      	ldr	r3, [r3, #8]
 8002838:	f003 020c 	and.w	r2, r3, #12
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	009b      	lsls	r3, r3, #2
 8002842:	429a      	cmp	r2, r3
 8002844:	d1eb      	bne.n	800281e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f003 0302 	and.w	r3, r3, #2
 800284e:	2b00      	cmp	r3, #0
 8002850:	d008      	beq.n	8002864 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002852:	4b2f      	ldr	r3, [pc, #188]	; (8002910 <HAL_RCC_ClockConfig+0x1b4>)
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	689b      	ldr	r3, [r3, #8]
 800285e:	492c      	ldr	r1, [pc, #176]	; (8002910 <HAL_RCC_ClockConfig+0x1b4>)
 8002860:	4313      	orrs	r3, r2
 8002862:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002864:	4b29      	ldr	r3, [pc, #164]	; (800290c <HAL_RCC_ClockConfig+0x1b0>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f003 0307 	and.w	r3, r3, #7
 800286c:	683a      	ldr	r2, [r7, #0]
 800286e:	429a      	cmp	r2, r3
 8002870:	d210      	bcs.n	8002894 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002872:	4b26      	ldr	r3, [pc, #152]	; (800290c <HAL_RCC_ClockConfig+0x1b0>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f023 0207 	bic.w	r2, r3, #7
 800287a:	4924      	ldr	r1, [pc, #144]	; (800290c <HAL_RCC_ClockConfig+0x1b0>)
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	4313      	orrs	r3, r2
 8002880:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002882:	4b22      	ldr	r3, [pc, #136]	; (800290c <HAL_RCC_ClockConfig+0x1b0>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f003 0307 	and.w	r3, r3, #7
 800288a:	683a      	ldr	r2, [r7, #0]
 800288c:	429a      	cmp	r2, r3
 800288e:	d001      	beq.n	8002894 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002890:	2301      	movs	r3, #1
 8002892:	e036      	b.n	8002902 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f003 0304 	and.w	r3, r3, #4
 800289c:	2b00      	cmp	r3, #0
 800289e:	d008      	beq.n	80028b2 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028a0:	4b1b      	ldr	r3, [pc, #108]	; (8002910 <HAL_RCC_ClockConfig+0x1b4>)
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	4918      	ldr	r1, [pc, #96]	; (8002910 <HAL_RCC_ClockConfig+0x1b4>)
 80028ae:	4313      	orrs	r3, r2
 80028b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f003 0308 	and.w	r3, r3, #8
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d009      	beq.n	80028d2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80028be:	4b14      	ldr	r3, [pc, #80]	; (8002910 <HAL_RCC_ClockConfig+0x1b4>)
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	691b      	ldr	r3, [r3, #16]
 80028ca:	00db      	lsls	r3, r3, #3
 80028cc:	4910      	ldr	r1, [pc, #64]	; (8002910 <HAL_RCC_ClockConfig+0x1b4>)
 80028ce:	4313      	orrs	r3, r2
 80028d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80028d2:	f000 f825 	bl	8002920 <HAL_RCC_GetSysClockFreq>
 80028d6:	4601      	mov	r1, r0
 80028d8:	4b0d      	ldr	r3, [pc, #52]	; (8002910 <HAL_RCC_ClockConfig+0x1b4>)
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	091b      	lsrs	r3, r3, #4
 80028de:	f003 030f 	and.w	r3, r3, #15
 80028e2:	4a0c      	ldr	r2, [pc, #48]	; (8002914 <HAL_RCC_ClockConfig+0x1b8>)
 80028e4:	5cd3      	ldrb	r3, [r2, r3]
 80028e6:	f003 031f 	and.w	r3, r3, #31
 80028ea:	fa21 f303 	lsr.w	r3, r1, r3
 80028ee:	4a0a      	ldr	r2, [pc, #40]	; (8002918 <HAL_RCC_ClockConfig+0x1bc>)
 80028f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80028f2:	4b0a      	ldr	r3, [pc, #40]	; (800291c <HAL_RCC_ClockConfig+0x1c0>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4618      	mov	r0, r3
 80028f8:	f7fe f89c 	bl	8000a34 <HAL_InitTick>
 80028fc:	4603      	mov	r3, r0
 80028fe:	72fb      	strb	r3, [r7, #11]

  return status;
 8002900:	7afb      	ldrb	r3, [r7, #11]
}
 8002902:	4618      	mov	r0, r3
 8002904:	3710      	adds	r7, #16
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	40022000 	.word	0x40022000
 8002910:	40021000 	.word	0x40021000
 8002914:	08004d80 	.word	0x08004d80
 8002918:	20000028 	.word	0x20000028
 800291c:	20000000 	.word	0x20000000

08002920 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002920:	b480      	push	{r7}
 8002922:	b089      	sub	sp, #36	; 0x24
 8002924:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002926:	2300      	movs	r3, #0
 8002928:	61fb      	str	r3, [r7, #28]
 800292a:	2300      	movs	r3, #0
 800292c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800292e:	4b3d      	ldr	r3, [pc, #244]	; (8002a24 <HAL_RCC_GetSysClockFreq+0x104>)
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	f003 030c 	and.w	r3, r3, #12
 8002936:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002938:	4b3a      	ldr	r3, [pc, #232]	; (8002a24 <HAL_RCC_GetSysClockFreq+0x104>)
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	f003 0303 	and.w	r3, r3, #3
 8002940:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d005      	beq.n	8002954 <HAL_RCC_GetSysClockFreq+0x34>
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	2b0c      	cmp	r3, #12
 800294c:	d121      	bne.n	8002992 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	2b01      	cmp	r3, #1
 8002952:	d11e      	bne.n	8002992 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002954:	4b33      	ldr	r3, [pc, #204]	; (8002a24 <HAL_RCC_GetSysClockFreq+0x104>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f003 0308 	and.w	r3, r3, #8
 800295c:	2b00      	cmp	r3, #0
 800295e:	d107      	bne.n	8002970 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002960:	4b30      	ldr	r3, [pc, #192]	; (8002a24 <HAL_RCC_GetSysClockFreq+0x104>)
 8002962:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002966:	0a1b      	lsrs	r3, r3, #8
 8002968:	f003 030f 	and.w	r3, r3, #15
 800296c:	61fb      	str	r3, [r7, #28]
 800296e:	e005      	b.n	800297c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002970:	4b2c      	ldr	r3, [pc, #176]	; (8002a24 <HAL_RCC_GetSysClockFreq+0x104>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	091b      	lsrs	r3, r3, #4
 8002976:	f003 030f 	and.w	r3, r3, #15
 800297a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800297c:	4a2a      	ldr	r2, [pc, #168]	; (8002a28 <HAL_RCC_GetSysClockFreq+0x108>)
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002984:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d10d      	bne.n	80029a8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800298c:	69fb      	ldr	r3, [r7, #28]
 800298e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002990:	e00a      	b.n	80029a8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	2b04      	cmp	r3, #4
 8002996:	d102      	bne.n	800299e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002998:	4b24      	ldr	r3, [pc, #144]	; (8002a2c <HAL_RCC_GetSysClockFreq+0x10c>)
 800299a:	61bb      	str	r3, [r7, #24]
 800299c:	e004      	b.n	80029a8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	2b08      	cmp	r3, #8
 80029a2:	d101      	bne.n	80029a8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80029a4:	4b22      	ldr	r3, [pc, #136]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x110>)
 80029a6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80029a8:	693b      	ldr	r3, [r7, #16]
 80029aa:	2b0c      	cmp	r3, #12
 80029ac:	d133      	bne.n	8002a16 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80029ae:	4b1d      	ldr	r3, [pc, #116]	; (8002a24 <HAL_RCC_GetSysClockFreq+0x104>)
 80029b0:	68db      	ldr	r3, [r3, #12]
 80029b2:	f003 0303 	and.w	r3, r3, #3
 80029b6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	2b02      	cmp	r3, #2
 80029bc:	d002      	beq.n	80029c4 <HAL_RCC_GetSysClockFreq+0xa4>
 80029be:	2b03      	cmp	r3, #3
 80029c0:	d003      	beq.n	80029ca <HAL_RCC_GetSysClockFreq+0xaa>
 80029c2:	e005      	b.n	80029d0 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80029c4:	4b19      	ldr	r3, [pc, #100]	; (8002a2c <HAL_RCC_GetSysClockFreq+0x10c>)
 80029c6:	617b      	str	r3, [r7, #20]
      break;
 80029c8:	e005      	b.n	80029d6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80029ca:	4b19      	ldr	r3, [pc, #100]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x110>)
 80029cc:	617b      	str	r3, [r7, #20]
      break;
 80029ce:	e002      	b.n	80029d6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80029d0:	69fb      	ldr	r3, [r7, #28]
 80029d2:	617b      	str	r3, [r7, #20]
      break;
 80029d4:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80029d6:	4b13      	ldr	r3, [pc, #76]	; (8002a24 <HAL_RCC_GetSysClockFreq+0x104>)
 80029d8:	68db      	ldr	r3, [r3, #12]
 80029da:	091b      	lsrs	r3, r3, #4
 80029dc:	f003 0307 	and.w	r3, r3, #7
 80029e0:	3301      	adds	r3, #1
 80029e2:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80029e4:	4b0f      	ldr	r3, [pc, #60]	; (8002a24 <HAL_RCC_GetSysClockFreq+0x104>)
 80029e6:	68db      	ldr	r3, [r3, #12]
 80029e8:	0a1b      	lsrs	r3, r3, #8
 80029ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80029ee:	697a      	ldr	r2, [r7, #20]
 80029f0:	fb02 f203 	mul.w	r2, r2, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80029fa:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80029fc:	4b09      	ldr	r3, [pc, #36]	; (8002a24 <HAL_RCC_GetSysClockFreq+0x104>)
 80029fe:	68db      	ldr	r3, [r3, #12]
 8002a00:	0e5b      	lsrs	r3, r3, #25
 8002a02:	f003 0303 	and.w	r3, r3, #3
 8002a06:	3301      	adds	r3, #1
 8002a08:	005b      	lsls	r3, r3, #1
 8002a0a:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002a0c:	697a      	ldr	r2, [r7, #20]
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a14:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002a16:	69bb      	ldr	r3, [r7, #24]
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	3724      	adds	r7, #36	; 0x24
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr
 8002a24:	40021000 	.word	0x40021000
 8002a28:	08004d90 	.word	0x08004d90
 8002a2c:	00f42400 	.word	0x00f42400
 8002a30:	007a1200 	.word	0x007a1200

08002a34 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b086      	sub	sp, #24
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002a40:	4b2a      	ldr	r3, [pc, #168]	; (8002aec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d003      	beq.n	8002a54 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002a4c:	f7ff fa3c 	bl	8001ec8 <HAL_PWREx_GetVoltageRange>
 8002a50:	6178      	str	r0, [r7, #20]
 8002a52:	e014      	b.n	8002a7e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002a54:	4b25      	ldr	r3, [pc, #148]	; (8002aec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a58:	4a24      	ldr	r2, [pc, #144]	; (8002aec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a5a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a5e:	6593      	str	r3, [r2, #88]	; 0x58
 8002a60:	4b22      	ldr	r3, [pc, #136]	; (8002aec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a68:	60fb      	str	r3, [r7, #12]
 8002a6a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002a6c:	f7ff fa2c 	bl	8001ec8 <HAL_PWREx_GetVoltageRange>
 8002a70:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002a72:	4b1e      	ldr	r3, [pc, #120]	; (8002aec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a76:	4a1d      	ldr	r2, [pc, #116]	; (8002aec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a78:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a7c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a84:	d10b      	bne.n	8002a9e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2b80      	cmp	r3, #128	; 0x80
 8002a8a:	d919      	bls.n	8002ac0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2ba0      	cmp	r3, #160	; 0xa0
 8002a90:	d902      	bls.n	8002a98 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002a92:	2302      	movs	r3, #2
 8002a94:	613b      	str	r3, [r7, #16]
 8002a96:	e013      	b.n	8002ac0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002a98:	2301      	movs	r3, #1
 8002a9a:	613b      	str	r3, [r7, #16]
 8002a9c:	e010      	b.n	8002ac0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2b80      	cmp	r3, #128	; 0x80
 8002aa2:	d902      	bls.n	8002aaa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002aa4:	2303      	movs	r3, #3
 8002aa6:	613b      	str	r3, [r7, #16]
 8002aa8:	e00a      	b.n	8002ac0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2b80      	cmp	r3, #128	; 0x80
 8002aae:	d102      	bne.n	8002ab6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002ab0:	2302      	movs	r3, #2
 8002ab2:	613b      	str	r3, [r7, #16]
 8002ab4:	e004      	b.n	8002ac0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2b70      	cmp	r3, #112	; 0x70
 8002aba:	d101      	bne.n	8002ac0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002abc:	2301      	movs	r3, #1
 8002abe:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002ac0:	4b0b      	ldr	r3, [pc, #44]	; (8002af0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f023 0207 	bic.w	r2, r3, #7
 8002ac8:	4909      	ldr	r1, [pc, #36]	; (8002af0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	4313      	orrs	r3, r2
 8002ace:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002ad0:	4b07      	ldr	r3, [pc, #28]	; (8002af0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0307 	and.w	r3, r3, #7
 8002ad8:	693a      	ldr	r2, [r7, #16]
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d001      	beq.n	8002ae2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e000      	b.n	8002ae4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002ae2:	2300      	movs	r3, #0
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3718      	adds	r7, #24
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	40021000 	.word	0x40021000
 8002af0:	40022000 	.word	0x40022000

08002af4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b086      	sub	sp, #24
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002afc:	2300      	movs	r3, #0
 8002afe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002b00:	2300      	movs	r3, #0
 8002b02:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d03f      	beq.n	8002b90 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002b14:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002b18:	d01c      	beq.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8002b1a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002b1e:	d802      	bhi.n	8002b26 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d00e      	beq.n	8002b42 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8002b24:	e01f      	b.n	8002b66 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8002b26:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002b2a:	d003      	beq.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8002b2c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002b30:	d01c      	beq.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0x78>
 8002b32:	e018      	b.n	8002b66 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002b34:	4b85      	ldr	r3, [pc, #532]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002b36:	68db      	ldr	r3, [r3, #12]
 8002b38:	4a84      	ldr	r2, [pc, #528]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002b3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b3e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002b40:	e015      	b.n	8002b6e <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	3304      	adds	r3, #4
 8002b46:	2100      	movs	r1, #0
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f000 fab9 	bl	80030c0 <RCCEx_PLLSAI1_Config>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002b52:	e00c      	b.n	8002b6e <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	3320      	adds	r3, #32
 8002b58:	2100      	movs	r1, #0
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f000 fba0 	bl	80032a0 <RCCEx_PLLSAI2_Config>
 8002b60:	4603      	mov	r3, r0
 8002b62:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002b64:	e003      	b.n	8002b6e <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	74fb      	strb	r3, [r7, #19]
      break;
 8002b6a:	e000      	b.n	8002b6e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8002b6c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002b6e:	7cfb      	ldrb	r3, [r7, #19]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d10b      	bne.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002b74:	4b75      	ldr	r3, [pc, #468]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002b76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b7a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002b82:	4972      	ldr	r1, [pc, #456]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002b84:	4313      	orrs	r3, r2
 8002b86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002b8a:	e001      	b.n	8002b90 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b8c:	7cfb      	ldrb	r3, [r7, #19]
 8002b8e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d03f      	beq.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002ba0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ba4:	d01c      	beq.n	8002be0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8002ba6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002baa:	d802      	bhi.n	8002bb2 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d00e      	beq.n	8002bce <HAL_RCCEx_PeriphCLKConfig+0xda>
 8002bb0:	e01f      	b.n	8002bf2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8002bb2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002bb6:	d003      	beq.n	8002bc0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8002bb8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002bbc:	d01c      	beq.n	8002bf8 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8002bbe:	e018      	b.n	8002bf2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002bc0:	4b62      	ldr	r3, [pc, #392]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002bc2:	68db      	ldr	r3, [r3, #12]
 8002bc4:	4a61      	ldr	r2, [pc, #388]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002bc6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bca:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002bcc:	e015      	b.n	8002bfa <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	3304      	adds	r3, #4
 8002bd2:	2100      	movs	r1, #0
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f000 fa73 	bl	80030c0 <RCCEx_PLLSAI1_Config>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002bde:	e00c      	b.n	8002bfa <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	3320      	adds	r3, #32
 8002be4:	2100      	movs	r1, #0
 8002be6:	4618      	mov	r0, r3
 8002be8:	f000 fb5a 	bl	80032a0 <RCCEx_PLLSAI2_Config>
 8002bec:	4603      	mov	r3, r0
 8002bee:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002bf0:	e003      	b.n	8002bfa <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	74fb      	strb	r3, [r7, #19]
      break;
 8002bf6:	e000      	b.n	8002bfa <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8002bf8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002bfa:	7cfb      	ldrb	r3, [r7, #19]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d10b      	bne.n	8002c18 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002c00:	4b52      	ldr	r3, [pc, #328]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c06:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002c0e:	494f      	ldr	r1, [pc, #316]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002c10:	4313      	orrs	r3, r2
 8002c12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002c16:	e001      	b.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c18:	7cfb      	ldrb	r3, [r7, #19]
 8002c1a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	f000 80a0 	beq.w	8002d6a <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002c2e:	4b47      	ldr	r3, [pc, #284]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002c30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d101      	bne.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e000      	b.n	8002c40 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002c3e:	2300      	movs	r3, #0
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d00d      	beq.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c44:	4b41      	ldr	r3, [pc, #260]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002c46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c48:	4a40      	ldr	r2, [pc, #256]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002c4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c4e:	6593      	str	r3, [r2, #88]	; 0x58
 8002c50:	4b3e      	ldr	r3, [pc, #248]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002c52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c58:	60bb      	str	r3, [r7, #8]
 8002c5a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c60:	4b3b      	ldr	r3, [pc, #236]	; (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a3a      	ldr	r2, [pc, #232]	; (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002c66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c6a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002c6c:	f7fd ff32 	bl	8000ad4 <HAL_GetTick>
 8002c70:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002c72:	e009      	b.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c74:	f7fd ff2e 	bl	8000ad4 <HAL_GetTick>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	1ad3      	subs	r3, r2, r3
 8002c7e:	2b02      	cmp	r3, #2
 8002c80:	d902      	bls.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8002c82:	2303      	movs	r3, #3
 8002c84:	74fb      	strb	r3, [r7, #19]
        break;
 8002c86:	e005      	b.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002c88:	4b31      	ldr	r3, [pc, #196]	; (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d0ef      	beq.n	8002c74 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8002c94:	7cfb      	ldrb	r3, [r7, #19]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d15c      	bne.n	8002d54 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002c9a:	4b2c      	ldr	r3, [pc, #176]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002c9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ca0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ca4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d01f      	beq.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002cb2:	697a      	ldr	r2, [r7, #20]
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d019      	beq.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002cb8:	4b24      	ldr	r3, [pc, #144]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002cba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002cc2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002cc4:	4b21      	ldr	r3, [pc, #132]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002cc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cca:	4a20      	ldr	r2, [pc, #128]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ccc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cd0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002cd4:	4b1d      	ldr	r3, [pc, #116]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002cd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cda:	4a1c      	ldr	r2, [pc, #112]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002cdc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ce0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002ce4:	4a19      	ldr	r2, [pc, #100]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	f003 0301 	and.w	r3, r3, #1
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d016      	beq.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cf6:	f7fd feed 	bl	8000ad4 <HAL_GetTick>
 8002cfa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cfc:	e00b      	b.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cfe:	f7fd fee9 	bl	8000ad4 <HAL_GetTick>
 8002d02:	4602      	mov	r2, r0
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	1ad3      	subs	r3, r2, r3
 8002d08:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d902      	bls.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8002d10:	2303      	movs	r3, #3
 8002d12:	74fb      	strb	r3, [r7, #19]
            break;
 8002d14:	e006      	b.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d16:	4b0d      	ldr	r3, [pc, #52]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002d18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d1c:	f003 0302 	and.w	r3, r3, #2
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d0ec      	beq.n	8002cfe <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8002d24:	7cfb      	ldrb	r3, [r7, #19]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d10c      	bne.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d2a:	4b08      	ldr	r3, [pc, #32]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002d2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d30:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d3a:	4904      	ldr	r1, [pc, #16]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002d42:	e009      	b.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002d44:	7cfb      	ldrb	r3, [r7, #19]
 8002d46:	74bb      	strb	r3, [r7, #18]
 8002d48:	e006      	b.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8002d4a:	bf00      	nop
 8002d4c:	40021000 	.word	0x40021000
 8002d50:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d54:	7cfb      	ldrb	r3, [r7, #19]
 8002d56:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d58:	7c7b      	ldrb	r3, [r7, #17]
 8002d5a:	2b01      	cmp	r3, #1
 8002d5c:	d105      	bne.n	8002d6a <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d5e:	4b9e      	ldr	r3, [pc, #632]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002d60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d62:	4a9d      	ldr	r2, [pc, #628]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002d64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d68:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f003 0301 	and.w	r3, r3, #1
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d00a      	beq.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002d76:	4b98      	ldr	r3, [pc, #608]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002d78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d7c:	f023 0203 	bic.w	r2, r3, #3
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d84:	4994      	ldr	r1, [pc, #592]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002d86:	4313      	orrs	r3, r2
 8002d88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f003 0302 	and.w	r3, r3, #2
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d00a      	beq.n	8002dae <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002d98:	4b8f      	ldr	r3, [pc, #572]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d9e:	f023 020c 	bic.w	r2, r3, #12
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002da6:	498c      	ldr	r1, [pc, #560]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002da8:	4313      	orrs	r3, r2
 8002daa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f003 0304 	and.w	r3, r3, #4
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d00a      	beq.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002dba:	4b87      	ldr	r3, [pc, #540]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dc0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc8:	4983      	ldr	r1, [pc, #524]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f003 0308 	and.w	r3, r3, #8
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d00a      	beq.n	8002df2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002ddc:	4b7e      	ldr	r3, [pc, #504]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002dde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002de2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dea:	497b      	ldr	r1, [pc, #492]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002dec:	4313      	orrs	r3, r2
 8002dee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 0310 	and.w	r3, r3, #16
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d00a      	beq.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002dfe:	4b76      	ldr	r3, [pc, #472]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e04:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e0c:	4972      	ldr	r1, [pc, #456]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f003 0320 	and.w	r3, r3, #32
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d00a      	beq.n	8002e36 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002e20:	4b6d      	ldr	r3, [pc, #436]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e26:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e2e:	496a      	ldr	r1, [pc, #424]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e30:	4313      	orrs	r3, r2
 8002e32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d00a      	beq.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002e42:	4b65      	ldr	r3, [pc, #404]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e48:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e50:	4961      	ldr	r1, [pc, #388]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e52:	4313      	orrs	r3, r2
 8002e54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d00a      	beq.n	8002e7a <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002e64:	4b5c      	ldr	r3, [pc, #368]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e6a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e72:	4959      	ldr	r1, [pc, #356]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e74:	4313      	orrs	r3, r2
 8002e76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d00a      	beq.n	8002e9c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002e86:	4b54      	ldr	r3, [pc, #336]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e8c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e94:	4950      	ldr	r1, [pc, #320]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e96:	4313      	orrs	r3, r2
 8002e98:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d00a      	beq.n	8002ebe <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002ea8:	4b4b      	ldr	r3, [pc, #300]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002eaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eae:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002eb6:	4948      	ldr	r1, [pc, #288]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d00a      	beq.n	8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002eca:	4b43      	ldr	r3, [pc, #268]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002ecc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ed0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ed8:	493f      	ldr	r1, [pc, #252]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002eda:	4313      	orrs	r3, r2
 8002edc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d028      	beq.n	8002f3e <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002eec:	4b3a      	ldr	r3, [pc, #232]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ef2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002efa:	4937      	ldr	r1, [pc, #220]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002efc:	4313      	orrs	r3, r2
 8002efe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002f06:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002f0a:	d106      	bne.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f0c:	4b32      	ldr	r3, [pc, #200]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002f0e:	68db      	ldr	r3, [r3, #12]
 8002f10:	4a31      	ldr	r2, [pc, #196]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002f12:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f16:	60d3      	str	r3, [r2, #12]
 8002f18:	e011      	b.n	8002f3e <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002f1e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002f22:	d10c      	bne.n	8002f3e <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	3304      	adds	r3, #4
 8002f28:	2101      	movs	r1, #1
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f000 f8c8 	bl	80030c0 <RCCEx_PLLSAI1_Config>
 8002f30:	4603      	mov	r3, r0
 8002f32:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002f34:	7cfb      	ldrb	r3, [r7, #19]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d001      	beq.n	8002f3e <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8002f3a:	7cfb      	ldrb	r3, [r7, #19]
 8002f3c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d028      	beq.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002f4a:	4b23      	ldr	r3, [pc, #140]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002f4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f50:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f58:	491f      	ldr	r1, [pc, #124]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f64:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002f68:	d106      	bne.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f6a:	4b1b      	ldr	r3, [pc, #108]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002f6c:	68db      	ldr	r3, [r3, #12]
 8002f6e:	4a1a      	ldr	r2, [pc, #104]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002f70:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f74:	60d3      	str	r3, [r2, #12]
 8002f76:	e011      	b.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f7c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002f80:	d10c      	bne.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	3304      	adds	r3, #4
 8002f86:	2101      	movs	r1, #1
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f000 f899 	bl	80030c0 <RCCEx_PLLSAI1_Config>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002f92:	7cfb      	ldrb	r3, [r7, #19]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d001      	beq.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8002f98:	7cfb      	ldrb	r3, [r7, #19]
 8002f9a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d02b      	beq.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002fa8:	4b0b      	ldr	r3, [pc, #44]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002faa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fae:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002fb6:	4908      	ldr	r1, [pc, #32]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002fc2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002fc6:	d109      	bne.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002fc8:	4b03      	ldr	r3, [pc, #12]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002fca:	68db      	ldr	r3, [r3, #12]
 8002fcc:	4a02      	ldr	r2, [pc, #8]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002fce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002fd2:	60d3      	str	r3, [r2, #12]
 8002fd4:	e014      	b.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8002fd6:	bf00      	nop
 8002fd8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002fe0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002fe4:	d10c      	bne.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	3304      	adds	r3, #4
 8002fea:	2101      	movs	r1, #1
 8002fec:	4618      	mov	r0, r3
 8002fee:	f000 f867 	bl	80030c0 <RCCEx_PLLSAI1_Config>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002ff6:	7cfb      	ldrb	r3, [r7, #19]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d001      	beq.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8002ffc:	7cfb      	ldrb	r3, [r7, #19]
 8002ffe:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003008:	2b00      	cmp	r3, #0
 800300a:	d02f      	beq.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800300c:	4b2b      	ldr	r3, [pc, #172]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800300e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003012:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800301a:	4928      	ldr	r1, [pc, #160]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800301c:	4313      	orrs	r3, r2
 800301e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003026:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800302a:	d10d      	bne.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	3304      	adds	r3, #4
 8003030:	2102      	movs	r1, #2
 8003032:	4618      	mov	r0, r3
 8003034:	f000 f844 	bl	80030c0 <RCCEx_PLLSAI1_Config>
 8003038:	4603      	mov	r3, r0
 800303a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800303c:	7cfb      	ldrb	r3, [r7, #19]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d014      	beq.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8003042:	7cfb      	ldrb	r3, [r7, #19]
 8003044:	74bb      	strb	r3, [r7, #18]
 8003046:	e011      	b.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800304c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003050:	d10c      	bne.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	3320      	adds	r3, #32
 8003056:	2102      	movs	r1, #2
 8003058:	4618      	mov	r0, r3
 800305a:	f000 f921 	bl	80032a0 <RCCEx_PLLSAI2_Config>
 800305e:	4603      	mov	r3, r0
 8003060:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003062:	7cfb      	ldrb	r3, [r7, #19]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d001      	beq.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8003068:	7cfb      	ldrb	r3, [r7, #19]
 800306a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003074:	2b00      	cmp	r3, #0
 8003076:	d00a      	beq.n	800308e <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003078:	4b10      	ldr	r3, [pc, #64]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800307a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800307e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003086:	490d      	ldr	r1, [pc, #52]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003088:	4313      	orrs	r3, r2
 800308a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d00b      	beq.n	80030b2 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800309a:	4b08      	ldr	r3, [pc, #32]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800309c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030a0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80030aa:	4904      	ldr	r1, [pc, #16]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80030ac:	4313      	orrs	r3, r2
 80030ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80030b2:	7cbb      	ldrb	r3, [r7, #18]
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3718      	adds	r7, #24
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}
 80030bc:	40021000 	.word	0x40021000

080030c0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b084      	sub	sp, #16
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
 80030c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80030ca:	2300      	movs	r3, #0
 80030cc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80030ce:	4b73      	ldr	r3, [pc, #460]	; (800329c <RCCEx_PLLSAI1_Config+0x1dc>)
 80030d0:	68db      	ldr	r3, [r3, #12]
 80030d2:	f003 0303 	and.w	r3, r3, #3
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d018      	beq.n	800310c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80030da:	4b70      	ldr	r3, [pc, #448]	; (800329c <RCCEx_PLLSAI1_Config+0x1dc>)
 80030dc:	68db      	ldr	r3, [r3, #12]
 80030de:	f003 0203 	and.w	r2, r3, #3
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	429a      	cmp	r2, r3
 80030e8:	d10d      	bne.n	8003106 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
       ||
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d009      	beq.n	8003106 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80030f2:	4b6a      	ldr	r3, [pc, #424]	; (800329c <RCCEx_PLLSAI1_Config+0x1dc>)
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	091b      	lsrs	r3, r3, #4
 80030f8:	f003 0307 	and.w	r3, r3, #7
 80030fc:	1c5a      	adds	r2, r3, #1
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	685b      	ldr	r3, [r3, #4]
       ||
 8003102:	429a      	cmp	r2, r3
 8003104:	d044      	beq.n	8003190 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8003106:	2301      	movs	r3, #1
 8003108:	73fb      	strb	r3, [r7, #15]
 800310a:	e041      	b.n	8003190 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	2b02      	cmp	r3, #2
 8003112:	d00c      	beq.n	800312e <RCCEx_PLLSAI1_Config+0x6e>
 8003114:	2b03      	cmp	r3, #3
 8003116:	d013      	beq.n	8003140 <RCCEx_PLLSAI1_Config+0x80>
 8003118:	2b01      	cmp	r3, #1
 800311a:	d120      	bne.n	800315e <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800311c:	4b5f      	ldr	r3, [pc, #380]	; (800329c <RCCEx_PLLSAI1_Config+0x1dc>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f003 0302 	and.w	r3, r3, #2
 8003124:	2b00      	cmp	r3, #0
 8003126:	d11d      	bne.n	8003164 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800312c:	e01a      	b.n	8003164 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800312e:	4b5b      	ldr	r3, [pc, #364]	; (800329c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003136:	2b00      	cmp	r3, #0
 8003138:	d116      	bne.n	8003168 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800313e:	e013      	b.n	8003168 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003140:	4b56      	ldr	r3, [pc, #344]	; (800329c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003148:	2b00      	cmp	r3, #0
 800314a:	d10f      	bne.n	800316c <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800314c:	4b53      	ldr	r3, [pc, #332]	; (800329c <RCCEx_PLLSAI1_Config+0x1dc>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003154:	2b00      	cmp	r3, #0
 8003156:	d109      	bne.n	800316c <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8003158:	2301      	movs	r3, #1
 800315a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800315c:	e006      	b.n	800316c <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	73fb      	strb	r3, [r7, #15]
      break;
 8003162:	e004      	b.n	800316e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003164:	bf00      	nop
 8003166:	e002      	b.n	800316e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003168:	bf00      	nop
 800316a:	e000      	b.n	800316e <RCCEx_PLLSAI1_Config+0xae>
      break;
 800316c:	bf00      	nop
    }

    if(status == HAL_OK)
 800316e:	7bfb      	ldrb	r3, [r7, #15]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d10d      	bne.n	8003190 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003174:	4b49      	ldr	r3, [pc, #292]	; (800329c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003176:	68db      	ldr	r3, [r3, #12]
 8003178:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6819      	ldr	r1, [r3, #0]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	3b01      	subs	r3, #1
 8003186:	011b      	lsls	r3, r3, #4
 8003188:	430b      	orrs	r3, r1
 800318a:	4944      	ldr	r1, [pc, #272]	; (800329c <RCCEx_PLLSAI1_Config+0x1dc>)
 800318c:	4313      	orrs	r3, r2
 800318e:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003190:	7bfb      	ldrb	r3, [r7, #15]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d17d      	bne.n	8003292 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003196:	4b41      	ldr	r3, [pc, #260]	; (800329c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a40      	ldr	r2, [pc, #256]	; (800329c <RCCEx_PLLSAI1_Config+0x1dc>)
 800319c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80031a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031a2:	f7fd fc97 	bl	8000ad4 <HAL_GetTick>
 80031a6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80031a8:	e009      	b.n	80031be <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80031aa:	f7fd fc93 	bl	8000ad4 <HAL_GetTick>
 80031ae:	4602      	mov	r2, r0
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	1ad3      	subs	r3, r2, r3
 80031b4:	2b02      	cmp	r3, #2
 80031b6:	d902      	bls.n	80031be <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80031b8:	2303      	movs	r3, #3
 80031ba:	73fb      	strb	r3, [r7, #15]
        break;
 80031bc:	e005      	b.n	80031ca <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80031be:	4b37      	ldr	r3, [pc, #220]	; (800329c <RCCEx_PLLSAI1_Config+0x1dc>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d1ef      	bne.n	80031aa <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80031ca:	7bfb      	ldrb	r3, [r7, #15]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d160      	bne.n	8003292 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d111      	bne.n	80031fa <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80031d6:	4b31      	ldr	r3, [pc, #196]	; (800329c <RCCEx_PLLSAI1_Config+0x1dc>)
 80031d8:	691b      	ldr	r3, [r3, #16]
 80031da:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80031de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031e2:	687a      	ldr	r2, [r7, #4]
 80031e4:	6892      	ldr	r2, [r2, #8]
 80031e6:	0211      	lsls	r1, r2, #8
 80031e8:	687a      	ldr	r2, [r7, #4]
 80031ea:	68d2      	ldr	r2, [r2, #12]
 80031ec:	0912      	lsrs	r2, r2, #4
 80031ee:	0452      	lsls	r2, r2, #17
 80031f0:	430a      	orrs	r2, r1
 80031f2:	492a      	ldr	r1, [pc, #168]	; (800329c <RCCEx_PLLSAI1_Config+0x1dc>)
 80031f4:	4313      	orrs	r3, r2
 80031f6:	610b      	str	r3, [r1, #16]
 80031f8:	e027      	b.n	800324a <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	2b01      	cmp	r3, #1
 80031fe:	d112      	bne.n	8003226 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003200:	4b26      	ldr	r3, [pc, #152]	; (800329c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003202:	691b      	ldr	r3, [r3, #16]
 8003204:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003208:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800320c:	687a      	ldr	r2, [r7, #4]
 800320e:	6892      	ldr	r2, [r2, #8]
 8003210:	0211      	lsls	r1, r2, #8
 8003212:	687a      	ldr	r2, [r7, #4]
 8003214:	6912      	ldr	r2, [r2, #16]
 8003216:	0852      	lsrs	r2, r2, #1
 8003218:	3a01      	subs	r2, #1
 800321a:	0552      	lsls	r2, r2, #21
 800321c:	430a      	orrs	r2, r1
 800321e:	491f      	ldr	r1, [pc, #124]	; (800329c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003220:	4313      	orrs	r3, r2
 8003222:	610b      	str	r3, [r1, #16]
 8003224:	e011      	b.n	800324a <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003226:	4b1d      	ldr	r3, [pc, #116]	; (800329c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003228:	691b      	ldr	r3, [r3, #16]
 800322a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800322e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003232:	687a      	ldr	r2, [r7, #4]
 8003234:	6892      	ldr	r2, [r2, #8]
 8003236:	0211      	lsls	r1, r2, #8
 8003238:	687a      	ldr	r2, [r7, #4]
 800323a:	6952      	ldr	r2, [r2, #20]
 800323c:	0852      	lsrs	r2, r2, #1
 800323e:	3a01      	subs	r2, #1
 8003240:	0652      	lsls	r2, r2, #25
 8003242:	430a      	orrs	r2, r1
 8003244:	4915      	ldr	r1, [pc, #84]	; (800329c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003246:	4313      	orrs	r3, r2
 8003248:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800324a:	4b14      	ldr	r3, [pc, #80]	; (800329c <RCCEx_PLLSAI1_Config+0x1dc>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a13      	ldr	r2, [pc, #76]	; (800329c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003250:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003254:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003256:	f7fd fc3d 	bl	8000ad4 <HAL_GetTick>
 800325a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800325c:	e009      	b.n	8003272 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800325e:	f7fd fc39 	bl	8000ad4 <HAL_GetTick>
 8003262:	4602      	mov	r2, r0
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	1ad3      	subs	r3, r2, r3
 8003268:	2b02      	cmp	r3, #2
 800326a:	d902      	bls.n	8003272 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 800326c:	2303      	movs	r3, #3
 800326e:	73fb      	strb	r3, [r7, #15]
          break;
 8003270:	e005      	b.n	800327e <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003272:	4b0a      	ldr	r3, [pc, #40]	; (800329c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800327a:	2b00      	cmp	r3, #0
 800327c:	d0ef      	beq.n	800325e <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 800327e:	7bfb      	ldrb	r3, [r7, #15]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d106      	bne.n	8003292 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003284:	4b05      	ldr	r3, [pc, #20]	; (800329c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003286:	691a      	ldr	r2, [r3, #16]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	699b      	ldr	r3, [r3, #24]
 800328c:	4903      	ldr	r1, [pc, #12]	; (800329c <RCCEx_PLLSAI1_Config+0x1dc>)
 800328e:	4313      	orrs	r3, r2
 8003290:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003292:	7bfb      	ldrb	r3, [r7, #15]
}
 8003294:	4618      	mov	r0, r3
 8003296:	3710      	adds	r7, #16
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}
 800329c:	40021000 	.word	0x40021000

080032a0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b084      	sub	sp, #16
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
 80032a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80032aa:	2300      	movs	r3, #0
 80032ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80032ae:	4b68      	ldr	r3, [pc, #416]	; (8003450 <RCCEx_PLLSAI2_Config+0x1b0>)
 80032b0:	68db      	ldr	r3, [r3, #12]
 80032b2:	f003 0303 	and.w	r3, r3, #3
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d018      	beq.n	80032ec <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80032ba:	4b65      	ldr	r3, [pc, #404]	; (8003450 <RCCEx_PLLSAI2_Config+0x1b0>)
 80032bc:	68db      	ldr	r3, [r3, #12]
 80032be:	f003 0203 	and.w	r2, r3, #3
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	429a      	cmp	r2, r3
 80032c8:	d10d      	bne.n	80032e6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
       ||
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d009      	beq.n	80032e6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80032d2:	4b5f      	ldr	r3, [pc, #380]	; (8003450 <RCCEx_PLLSAI2_Config+0x1b0>)
 80032d4:	68db      	ldr	r3, [r3, #12]
 80032d6:	091b      	lsrs	r3, r3, #4
 80032d8:	f003 0307 	and.w	r3, r3, #7
 80032dc:	1c5a      	adds	r2, r3, #1
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	685b      	ldr	r3, [r3, #4]
       ||
 80032e2:	429a      	cmp	r2, r3
 80032e4:	d044      	beq.n	8003370 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	73fb      	strb	r3, [r7, #15]
 80032ea:	e041      	b.n	8003370 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	2b02      	cmp	r3, #2
 80032f2:	d00c      	beq.n	800330e <RCCEx_PLLSAI2_Config+0x6e>
 80032f4:	2b03      	cmp	r3, #3
 80032f6:	d013      	beq.n	8003320 <RCCEx_PLLSAI2_Config+0x80>
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d120      	bne.n	800333e <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80032fc:	4b54      	ldr	r3, [pc, #336]	; (8003450 <RCCEx_PLLSAI2_Config+0x1b0>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f003 0302 	and.w	r3, r3, #2
 8003304:	2b00      	cmp	r3, #0
 8003306:	d11d      	bne.n	8003344 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800330c:	e01a      	b.n	8003344 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800330e:	4b50      	ldr	r3, [pc, #320]	; (8003450 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003316:	2b00      	cmp	r3, #0
 8003318:	d116      	bne.n	8003348 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800331e:	e013      	b.n	8003348 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003320:	4b4b      	ldr	r3, [pc, #300]	; (8003450 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003328:	2b00      	cmp	r3, #0
 800332a:	d10f      	bne.n	800334c <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800332c:	4b48      	ldr	r3, [pc, #288]	; (8003450 <RCCEx_PLLSAI2_Config+0x1b0>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003334:	2b00      	cmp	r3, #0
 8003336:	d109      	bne.n	800334c <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8003338:	2301      	movs	r3, #1
 800333a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800333c:	e006      	b.n	800334c <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	73fb      	strb	r3, [r7, #15]
      break;
 8003342:	e004      	b.n	800334e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003344:	bf00      	nop
 8003346:	e002      	b.n	800334e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003348:	bf00      	nop
 800334a:	e000      	b.n	800334e <RCCEx_PLLSAI2_Config+0xae>
      break;
 800334c:	bf00      	nop
    }

    if(status == HAL_OK)
 800334e:	7bfb      	ldrb	r3, [r7, #15]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d10d      	bne.n	8003370 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003354:	4b3e      	ldr	r3, [pc, #248]	; (8003450 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003356:	68db      	ldr	r3, [r3, #12]
 8003358:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6819      	ldr	r1, [r3, #0]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	3b01      	subs	r3, #1
 8003366:	011b      	lsls	r3, r3, #4
 8003368:	430b      	orrs	r3, r1
 800336a:	4939      	ldr	r1, [pc, #228]	; (8003450 <RCCEx_PLLSAI2_Config+0x1b0>)
 800336c:	4313      	orrs	r3, r2
 800336e:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003370:	7bfb      	ldrb	r3, [r7, #15]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d167      	bne.n	8003446 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003376:	4b36      	ldr	r3, [pc, #216]	; (8003450 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a35      	ldr	r2, [pc, #212]	; (8003450 <RCCEx_PLLSAI2_Config+0x1b0>)
 800337c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003380:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003382:	f7fd fba7 	bl	8000ad4 <HAL_GetTick>
 8003386:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003388:	e009      	b.n	800339e <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800338a:	f7fd fba3 	bl	8000ad4 <HAL_GetTick>
 800338e:	4602      	mov	r2, r0
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	1ad3      	subs	r3, r2, r3
 8003394:	2b02      	cmp	r3, #2
 8003396:	d902      	bls.n	800339e <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8003398:	2303      	movs	r3, #3
 800339a:	73fb      	strb	r3, [r7, #15]
        break;
 800339c:	e005      	b.n	80033aa <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800339e:	4b2c      	ldr	r3, [pc, #176]	; (8003450 <RCCEx_PLLSAI2_Config+0x1b0>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d1ef      	bne.n	800338a <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80033aa:	7bfb      	ldrb	r3, [r7, #15]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d14a      	bne.n	8003446 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d111      	bne.n	80033da <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80033b6:	4b26      	ldr	r3, [pc, #152]	; (8003450 <RCCEx_PLLSAI2_Config+0x1b0>)
 80033b8:	695b      	ldr	r3, [r3, #20]
 80033ba:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80033be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033c2:	687a      	ldr	r2, [r7, #4]
 80033c4:	6892      	ldr	r2, [r2, #8]
 80033c6:	0211      	lsls	r1, r2, #8
 80033c8:	687a      	ldr	r2, [r7, #4]
 80033ca:	68d2      	ldr	r2, [r2, #12]
 80033cc:	0912      	lsrs	r2, r2, #4
 80033ce:	0452      	lsls	r2, r2, #17
 80033d0:	430a      	orrs	r2, r1
 80033d2:	491f      	ldr	r1, [pc, #124]	; (8003450 <RCCEx_PLLSAI2_Config+0x1b0>)
 80033d4:	4313      	orrs	r3, r2
 80033d6:	614b      	str	r3, [r1, #20]
 80033d8:	e011      	b.n	80033fe <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80033da:	4b1d      	ldr	r3, [pc, #116]	; (8003450 <RCCEx_PLLSAI2_Config+0x1b0>)
 80033dc:	695b      	ldr	r3, [r3, #20]
 80033de:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80033e2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80033e6:	687a      	ldr	r2, [r7, #4]
 80033e8:	6892      	ldr	r2, [r2, #8]
 80033ea:	0211      	lsls	r1, r2, #8
 80033ec:	687a      	ldr	r2, [r7, #4]
 80033ee:	6912      	ldr	r2, [r2, #16]
 80033f0:	0852      	lsrs	r2, r2, #1
 80033f2:	3a01      	subs	r2, #1
 80033f4:	0652      	lsls	r2, r2, #25
 80033f6:	430a      	orrs	r2, r1
 80033f8:	4915      	ldr	r1, [pc, #84]	; (8003450 <RCCEx_PLLSAI2_Config+0x1b0>)
 80033fa:	4313      	orrs	r3, r2
 80033fc:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80033fe:	4b14      	ldr	r3, [pc, #80]	; (8003450 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a13      	ldr	r2, [pc, #76]	; (8003450 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003404:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003408:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800340a:	f7fd fb63 	bl	8000ad4 <HAL_GetTick>
 800340e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003410:	e009      	b.n	8003426 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003412:	f7fd fb5f 	bl	8000ad4 <HAL_GetTick>
 8003416:	4602      	mov	r2, r0
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	1ad3      	subs	r3, r2, r3
 800341c:	2b02      	cmp	r3, #2
 800341e:	d902      	bls.n	8003426 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8003420:	2303      	movs	r3, #3
 8003422:	73fb      	strb	r3, [r7, #15]
          break;
 8003424:	e005      	b.n	8003432 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003426:	4b0a      	ldr	r3, [pc, #40]	; (8003450 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800342e:	2b00      	cmp	r3, #0
 8003430:	d0ef      	beq.n	8003412 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8003432:	7bfb      	ldrb	r3, [r7, #15]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d106      	bne.n	8003446 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003438:	4b05      	ldr	r3, [pc, #20]	; (8003450 <RCCEx_PLLSAI2_Config+0x1b0>)
 800343a:	695a      	ldr	r2, [r3, #20]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	695b      	ldr	r3, [r3, #20]
 8003440:	4903      	ldr	r1, [pc, #12]	; (8003450 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003442:	4313      	orrs	r3, r2
 8003444:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003446:	7bfb      	ldrb	r3, [r7, #15]
}
 8003448:	4618      	mov	r0, r3
 800344a:	3710      	adds	r7, #16
 800344c:	46bd      	mov	sp, r7
 800344e:	bd80      	pop	{r7, pc}
 8003450:	40021000 	.word	0x40021000

08003454 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b096      	sub	sp, #88	; 0x58
 8003458:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800345a:	f7fd fad3 	bl	8000a04 <HAL_Init>

  /* USER CODE BEGIN Init */
  BSP_LCD_GLASS_Init();
 800345e:	f000 fd2f 	bl	8003ec0 <BSP_LCD_GLASS_Init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003462:	f000 f867 	bl	8003534 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003466:	f000 f949 	bl	80036fc <MX_GPIO_Init>
  MX_LCD_Init();
 800346a:	f000 f90f 	bl	800368c <MX_LCD_Init>
  MX_I2C1_Init();
 800346e:	f000 f8cf 	bl	8003610 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
//  int status;
//  uint8_t data =  0xFF;
//  status = HAL_I2C_Mem_Write(&hi2c1, 0x64 << 1, 0x1D, I2C_MEMADD_SIZE_8BIT,(uint8_t *) &data, 1, 100);

  bool intialize_successful = initialize_motion_sensor(&hi2c1);
 8003472:	482b      	ldr	r0, [pc, #172]	; (8003520 <main+0xcc>)
 8003474:	f000 f9ce 	bl	8003814 <initialize_motion_sensor>
 8003478:	4603      	mov	r3, r0
 800347a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  if(intialize_successful == false)
 800347e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003482:	2b00      	cmp	r3, #0
 8003484:	d101      	bne.n	800348a <main+0x36>
  {
	  return false;
 8003486:	2300      	movs	r3, #0
 8003488:	e045      	b.n	8003516 <main+0xc2>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (loop_motion_sensor(&hi2c1) == false)
 800348a:	4825      	ldr	r0, [pc, #148]	; (8003520 <main+0xcc>)
 800348c:	f000 fbb8 	bl	8003c00 <loop_motion_sensor>
 8003490:	4603      	mov	r3, r0
 8003492:	2b00      	cmp	r3, #0
 8003494:	d03d      	beq.n	8003512 <main+0xbe>
		  continue;

	  uint8_t movement = motion_sensor_get_moment();
 8003496:	f000 fd01 	bl	8003e9c <motion_sensor_get_moment>
 800349a:	4603      	mov	r3, r0
 800349c:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56

	  if(movement & MOVEMENT_FROM_1_TO_3)
 80034a0:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 80034a4:	f003 0301 	and.w	r3, r3, #1
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d007      	beq.n	80034bc <main+0x68>
    {
      BSP_LCD_GLASS_DisplayString("UP");
 80034ac:	481d      	ldr	r0, [pc, #116]	; (8003524 <main+0xd0>)
 80034ae:	f000 fd41 	bl	8003f34 <BSP_LCD_GLASS_DisplayString>
      HAL_Delay(500);
 80034b2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80034b6:	f7fd fb19 	bl	8000aec <HAL_Delay>
 80034ba:	e00c      	b.n	80034d6 <main+0x82>
    }
    else if (movement & MOVEMENT_FROM_3_TO_1)
 80034bc:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 80034c0:	f003 0302 	and.w	r3, r3, #2
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d006      	beq.n	80034d6 <main+0x82>
    {
      BSP_LCD_GLASS_DisplayString("DOWN");
 80034c8:	4817      	ldr	r0, [pc, #92]	; (8003528 <main+0xd4>)
 80034ca:	f000 fd33 	bl	8003f34 <BSP_LCD_GLASS_DisplayString>
      HAL_Delay(500);
 80034ce:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80034d2:	f7fd fb0b 	bl	8000aec <HAL_Delay>
    }

	if (movement & MOVEMENT_FROM_2_TO_4)
 80034d6:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 80034da:	f003 0304 	and.w	r3, r3, #4
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d007      	beq.n	80034f2 <main+0x9e>
    {
      BSP_LCD_GLASS_DisplayString("RIGHT");
 80034e2:	4812      	ldr	r0, [pc, #72]	; (800352c <main+0xd8>)
 80034e4:	f000 fd26 	bl	8003f34 <BSP_LCD_GLASS_DisplayString>
      HAL_Delay(500);
 80034e8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80034ec:	f7fd fafe 	bl	8000aec <HAL_Delay>
 80034f0:	e00c      	b.n	800350c <main+0xb8>
    }
    else if(movement & MOVEMENT_FROM_4_TO_2)
 80034f2:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 80034f6:	f003 0308 	and.w	r3, r3, #8
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d006      	beq.n	800350c <main+0xb8>
    {
      BSP_LCD_GLASS_DisplayString("LEFT");
 80034fe:	480c      	ldr	r0, [pc, #48]	; (8003530 <main+0xdc>)
 8003500:	f000 fd18 	bl	8003f34 <BSP_LCD_GLASS_DisplayString>
      HAL_Delay(500);
 8003504:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003508:	f7fd faf0 	bl	8000aec <HAL_Delay>
    }

	  BSP_LCD_GLASS_Clear();
 800350c:	f000 fd40 	bl	8003f90 <BSP_LCD_GLASS_Clear>
 8003510:	e7bb      	b.n	800348a <main+0x36>
		  continue;
 8003512:	bf00      	nop
  {
 8003514:	e7b9      	b.n	800348a <main+0x36>

    /* USER CODE BEGIN 3 */

  }
  /* USER CODE END 3 */
}
 8003516:	4618      	mov	r0, r3
 8003518:	3758      	adds	r7, #88	; 0x58
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}
 800351e:	bf00      	nop
 8003520:	20000084 	.word	0x20000084
 8003524:	08004ce4 	.word	0x08004ce4
 8003528:	08004ce8 	.word	0x08004ce8
 800352c:	08004cf0 	.word	0x08004cf0
 8003530:	08004cf8 	.word	0x08004cf8

08003534 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b0b8      	sub	sp, #224	; 0xe0
 8003538:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800353a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800353e:	2244      	movs	r2, #68	; 0x44
 8003540:	2100      	movs	r1, #0
 8003542:	4618      	mov	r0, r3
 8003544:	f001 fbba 	bl	8004cbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003548:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800354c:	2200      	movs	r2, #0
 800354e:	601a      	str	r2, [r3, #0]
 8003550:	605a      	str	r2, [r3, #4]
 8003552:	609a      	str	r2, [r3, #8]
 8003554:	60da      	str	r2, [r3, #12]
 8003556:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003558:	463b      	mov	r3, r7
 800355a:	2288      	movs	r2, #136	; 0x88
 800355c:	2100      	movs	r1, #0
 800355e:	4618      	mov	r0, r3
 8003560:	f001 fbac 	bl	8004cbc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 8003564:	2318      	movs	r3, #24
 8003566:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800356a:	2301      	movs	r3, #1
 800356c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003570:	2301      	movs	r3, #1
 8003572:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8003576:	2300      	movs	r3, #0
 8003578:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800357c:	2360      	movs	r3, #96	; 0x60
 800357e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003582:	2300      	movs	r3, #0
 8003584:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003588:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800358c:	4618      	mov	r0, r3
 800358e:	f7fe fcff 	bl	8001f90 <HAL_RCC_OscConfig>
 8003592:	4603      	mov	r3, r0
 8003594:	2b00      	cmp	r3, #0
 8003596:	d001      	beq.n	800359c <SystemClock_Config+0x68>
  {
    Error_Handler();
 8003598:	f000 f8e0 	bl	800375c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800359c:	230f      	movs	r3, #15
 800359e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80035a2:	2300      	movs	r3, #0
 80035a4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80035a8:	2300      	movs	r3, #0
 80035aa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80035ae:	2300      	movs	r3, #0
 80035b0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80035b4:	2300      	movs	r3, #0
 80035b6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80035ba:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80035be:	2100      	movs	r1, #0
 80035c0:	4618      	mov	r0, r3
 80035c2:	f7ff f8cb 	bl	800275c <HAL_RCC_ClockConfig>
 80035c6:	4603      	mov	r3, r0
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d001      	beq.n	80035d0 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80035cc:	f000 f8c6 	bl	800375c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_I2C1;
 80035d0:	4b0e      	ldr	r3, [pc, #56]	; (800360c <SystemClock_Config+0xd8>)
 80035d2:	603b      	str	r3, [r7, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80035d4:	2300      	movs	r3, #0
 80035d6:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80035d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80035dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80035e0:	463b      	mov	r3, r7
 80035e2:	4618      	mov	r0, r3
 80035e4:	f7ff fa86 	bl	8002af4 <HAL_RCCEx_PeriphCLKConfig>
 80035e8:	4603      	mov	r3, r0
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d001      	beq.n	80035f2 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80035ee:	f000 f8b5 	bl	800375c <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80035f2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80035f6:	f7fe fc75 	bl	8001ee4 <HAL_PWREx_ControlVoltageScaling>
 80035fa:	4603      	mov	r3, r0
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d001      	beq.n	8003604 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8003600:	f000 f8ac 	bl	800375c <Error_Handler>
  }
}
 8003604:	bf00      	nop
 8003606:	37e0      	adds	r7, #224	; 0xe0
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}
 800360c:	00020040 	.word	0x00020040

08003610 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003614:	4b1b      	ldr	r3, [pc, #108]	; (8003684 <MX_I2C1_Init+0x74>)
 8003616:	4a1c      	ldr	r2, [pc, #112]	; (8003688 <MX_I2C1_Init+0x78>)
 8003618:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000E14;
 800361a:	4b1a      	ldr	r3, [pc, #104]	; (8003684 <MX_I2C1_Init+0x74>)
 800361c:	f640 6214 	movw	r2, #3604	; 0xe14
 8003620:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003622:	4b18      	ldr	r3, [pc, #96]	; (8003684 <MX_I2C1_Init+0x74>)
 8003624:	2200      	movs	r2, #0
 8003626:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003628:	4b16      	ldr	r3, [pc, #88]	; (8003684 <MX_I2C1_Init+0x74>)
 800362a:	2201      	movs	r2, #1
 800362c:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800362e:	4b15      	ldr	r3, [pc, #84]	; (8003684 <MX_I2C1_Init+0x74>)
 8003630:	2200      	movs	r2, #0
 8003632:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003634:	4b13      	ldr	r3, [pc, #76]	; (8003684 <MX_I2C1_Init+0x74>)
 8003636:	2200      	movs	r2, #0
 8003638:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800363a:	4b12      	ldr	r3, [pc, #72]	; (8003684 <MX_I2C1_Init+0x74>)
 800363c:	2200      	movs	r2, #0
 800363e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003640:	4b10      	ldr	r3, [pc, #64]	; (8003684 <MX_I2C1_Init+0x74>)
 8003642:	2200      	movs	r2, #0
 8003644:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003646:	4b0f      	ldr	r3, [pc, #60]	; (8003684 <MX_I2C1_Init+0x74>)
 8003648:	2200      	movs	r2, #0
 800364a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800364c:	480d      	ldr	r0, [pc, #52]	; (8003684 <MX_I2C1_Init+0x74>)
 800364e:	f7fd fcfd 	bl	800104c <HAL_I2C_Init>
 8003652:	4603      	mov	r3, r0
 8003654:	2b00      	cmp	r3, #0
 8003656:	d001      	beq.n	800365c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003658:	f000 f880 	bl	800375c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800365c:	2100      	movs	r1, #0
 800365e:	4809      	ldr	r0, [pc, #36]	; (8003684 <MX_I2C1_Init+0x74>)
 8003660:	f7fe f9ce 	bl	8001a00 <HAL_I2CEx_ConfigAnalogFilter>
 8003664:	4603      	mov	r3, r0
 8003666:	2b00      	cmp	r3, #0
 8003668:	d001      	beq.n	800366e <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 800366a:	f000 f877 	bl	800375c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800366e:	2100      	movs	r1, #0
 8003670:	4804      	ldr	r0, [pc, #16]	; (8003684 <MX_I2C1_Init+0x74>)
 8003672:	f7fe fa10 	bl	8001a96 <HAL_I2CEx_ConfigDigitalFilter>
 8003676:	4603      	mov	r3, r0
 8003678:	2b00      	cmp	r3, #0
 800367a:	d001      	beq.n	8003680 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 800367c:	f000 f86e 	bl	800375c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003680:	bf00      	nop
 8003682:	bd80      	pop	{r7, pc}
 8003684:	20000084 	.word	0x20000084
 8003688:	40005400 	.word	0x40005400

0800368c <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 8003690:	4b18      	ldr	r3, [pc, #96]	; (80036f4 <MX_LCD_Init+0x68>)
 8003692:	4a19      	ldr	r2, [pc, #100]	; (80036f8 <MX_LCD_Init+0x6c>)
 8003694:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 8003696:	4b17      	ldr	r3, [pc, #92]	; (80036f4 <MX_LCD_Init+0x68>)
 8003698:	2200      	movs	r2, #0
 800369a:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 800369c:	4b15      	ldr	r3, [pc, #84]	; (80036f4 <MX_LCD_Init+0x68>)
 800369e:	2200      	movs	r2, #0
 80036a0:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_2;
 80036a2:	4b14      	ldr	r3, [pc, #80]	; (80036f4 <MX_LCD_Init+0x68>)
 80036a4:	2204      	movs	r2, #4
 80036a6:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 80036a8:	4b12      	ldr	r3, [pc, #72]	; (80036f4 <MX_LCD_Init+0x68>)
 80036aa:	2200      	movs	r2, #0
 80036ac:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 80036ae:	4b11      	ldr	r3, [pc, #68]	; (80036f4 <MX_LCD_Init+0x68>)
 80036b0:	2200      	movs	r2, #0
 80036b2:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 80036b4:	4b0f      	ldr	r3, [pc, #60]	; (80036f4 <MX_LCD_Init+0x68>)
 80036b6:	2200      	movs	r2, #0
 80036b8:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 80036ba:	4b0e      	ldr	r3, [pc, #56]	; (80036f4 <MX_LCD_Init+0x68>)
 80036bc:	2200      	movs	r2, #0
 80036be:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 80036c0:	4b0c      	ldr	r3, [pc, #48]	; (80036f4 <MX_LCD_Init+0x68>)
 80036c2:	2200      	movs	r2, #0
 80036c4:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 80036c6:	4b0b      	ldr	r3, [pc, #44]	; (80036f4 <MX_LCD_Init+0x68>)
 80036c8:	2200      	movs	r2, #0
 80036ca:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 80036cc:	4b09      	ldr	r3, [pc, #36]	; (80036f4 <MX_LCD_Init+0x68>)
 80036ce:	2200      	movs	r2, #0
 80036d0:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 80036d2:	4b08      	ldr	r3, [pc, #32]	; (80036f4 <MX_LCD_Init+0x68>)
 80036d4:	2200      	movs	r2, #0
 80036d6:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 80036d8:	4b06      	ldr	r3, [pc, #24]	; (80036f4 <MX_LCD_Init+0x68>)
 80036da:	2200      	movs	r2, #0
 80036dc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 80036de:	4805      	ldr	r0, [pc, #20]	; (80036f4 <MX_LCD_Init+0x68>)
 80036e0:	f7fe fa26 	bl	8001b30 <HAL_LCD_Init>
 80036e4:	4603      	mov	r3, r0
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d001      	beq.n	80036ee <MX_LCD_Init+0x62>
  {
    Error_Handler();
 80036ea:	f000 f837 	bl	800375c <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 80036ee:	bf00      	nop
 80036f0:	bd80      	pop	{r7, pc}
 80036f2:	bf00      	nop
 80036f4:	200000d0 	.word	0x200000d0
 80036f8:	40002400 	.word	0x40002400

080036fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b085      	sub	sp, #20
 8003700:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003702:	4b15      	ldr	r3, [pc, #84]	; (8003758 <MX_GPIO_Init+0x5c>)
 8003704:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003706:	4a14      	ldr	r2, [pc, #80]	; (8003758 <MX_GPIO_Init+0x5c>)
 8003708:	f043 0304 	orr.w	r3, r3, #4
 800370c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800370e:	4b12      	ldr	r3, [pc, #72]	; (8003758 <MX_GPIO_Init+0x5c>)
 8003710:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003712:	f003 0304 	and.w	r3, r3, #4
 8003716:	60fb      	str	r3, [r7, #12]
 8003718:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800371a:	4b0f      	ldr	r3, [pc, #60]	; (8003758 <MX_GPIO_Init+0x5c>)
 800371c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800371e:	4a0e      	ldr	r2, [pc, #56]	; (8003758 <MX_GPIO_Init+0x5c>)
 8003720:	f043 0301 	orr.w	r3, r3, #1
 8003724:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003726:	4b0c      	ldr	r3, [pc, #48]	; (8003758 <MX_GPIO_Init+0x5c>)
 8003728:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800372a:	f003 0301 	and.w	r3, r3, #1
 800372e:	60bb      	str	r3, [r7, #8]
 8003730:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003732:	4b09      	ldr	r3, [pc, #36]	; (8003758 <MX_GPIO_Init+0x5c>)
 8003734:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003736:	4a08      	ldr	r2, [pc, #32]	; (8003758 <MX_GPIO_Init+0x5c>)
 8003738:	f043 0302 	orr.w	r3, r3, #2
 800373c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800373e:	4b06      	ldr	r3, [pc, #24]	; (8003758 <MX_GPIO_Init+0x5c>)
 8003740:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003742:	f003 0302 	and.w	r3, r3, #2
 8003746:	607b      	str	r3, [r7, #4]
 8003748:	687b      	ldr	r3, [r7, #4]

}
 800374a:	bf00      	nop
 800374c:	3714      	adds	r7, #20
 800374e:	46bd      	mov	sp, r7
 8003750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003754:	4770      	bx	lr
 8003756:	bf00      	nop
 8003758:	40021000 	.word	0x40021000

0800375c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800375c:	b480      	push	{r7}
 800375e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003760:	bf00      	nop
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr

0800376a <read_register>:

static uint8_t movement = MOVEMENT_NONE;


// Functions start here
uint8_t read_register(I2C_HandleTypeDef* hi2c, uint16_t register_value, uint8_t* data, int len) {
 800376a:	b580      	push	{r7, lr}
 800376c:	b08a      	sub	sp, #40	; 0x28
 800376e:	af04      	add	r7, sp, #16
 8003770:	60f8      	str	r0, [r7, #12]
 8003772:	607a      	str	r2, [r7, #4]
 8003774:	603b      	str	r3, [r7, #0]
 8003776:	460b      	mov	r3, r1
 8003778:	817b      	strh	r3, [r7, #10]
	 HAL_StatusTypeDef status;

	 status = HAL_I2C_Mem_Read(hi2c, AK975X_DEFAULT_ADDRESS , register_value, I2C_MEMADD_SIZE_8BIT, data , len, 100);
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	b29b      	uxth	r3, r3
 800377e:	8979      	ldrh	r1, [r7, #10]
 8003780:	2264      	movs	r2, #100	; 0x64
 8003782:	9202      	str	r2, [sp, #8]
 8003784:	9301      	str	r3, [sp, #4]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	9300      	str	r3, [sp, #0]
 800378a:	2301      	movs	r3, #1
 800378c:	460a      	mov	r2, r1
 800378e:	21c8      	movs	r1, #200	; 0xc8
 8003790:	68f8      	ldr	r0, [r7, #12]
 8003792:	f7fd fdff 	bl	8001394 <HAL_I2C_Mem_Read>
 8003796:	4603      	mov	r3, r0
 8003798:	75fb      	strb	r3, [r7, #23]
	    if(status != HAL_OK)
 800379a:	7dfb      	ldrb	r3, [r7, #23]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d001      	beq.n	80037a4 <read_register+0x3a>
	   		return MOTION_ERROR;
 80037a0:	23ff      	movs	r3, #255	; 0xff
 80037a2:	e000      	b.n	80037a6 <read_register+0x3c>

	return MOTION_OK;
 80037a4:	2300      	movs	r3, #0
}
 80037a6:	4618      	mov	r0, r3
 80037a8:	3718      	adds	r7, #24
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}

080037ae <write_register>:

uint8_t write_register(I2C_HandleTypeDef* hi2c, uint16_t register_value, uint8_t* data, int len){
 80037ae:	b580      	push	{r7, lr}
 80037b0:	b08a      	sub	sp, #40	; 0x28
 80037b2:	af04      	add	r7, sp, #16
 80037b4:	60f8      	str	r0, [r7, #12]
 80037b6:	607a      	str	r2, [r7, #4]
 80037b8:	603b      	str	r3, [r7, #0]
 80037ba:	460b      	mov	r3, r1
 80037bc:	817b      	strh	r3, [r7, #10]
	HAL_StatusTypeDef status;

    status = HAL_I2C_Mem_Write(hi2c, AK975X_DEFAULT_ADDRESS , register_value, I2C_MEMADD_SIZE_8BIT, data, len, 100);
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	b29b      	uxth	r3, r3
 80037c2:	8979      	ldrh	r1, [r7, #10]
 80037c4:	2264      	movs	r2, #100	; 0x64
 80037c6:	9202      	str	r2, [sp, #8]
 80037c8:	9301      	str	r3, [sp, #4]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	9300      	str	r3, [sp, #0]
 80037ce:	2301      	movs	r3, #1
 80037d0:	460a      	mov	r2, r1
 80037d2:	21c8      	movs	r1, #200	; 0xc8
 80037d4:	68f8      	ldr	r0, [r7, #12]
 80037d6:	f7fd fcc9 	bl	800116c <HAL_I2C_Mem_Write>
 80037da:	4603      	mov	r3, r0
 80037dc:	75fb      	strb	r3, [r7, #23]
    if(status != HAL_OK)
 80037de:	7dfb      	ldrb	r3, [r7, #23]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d001      	beq.n	80037e8 <write_register+0x3a>
   		return MOTION_ERROR;
 80037e4:	23ff      	movs	r3, #255	; 0xff
 80037e6:	e000      	b.n	80037ea <write_register+0x3c>

    return MOTION_OK;
 80037e8:	2300      	movs	r3, #0
}
 80037ea:	4618      	mov	r0, r3
 80037ec:	3718      	adds	r7, #24
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}

080037f2 <refresh>:

void refresh(I2C_HandleTypeDef* hi2c) {
 80037f2:	b580      	push	{r7, lr}
 80037f4:	b084      	sub	sp, #16
 80037f6:	af00      	add	r7, sp, #0
 80037f8:	6078      	str	r0, [r7, #4]
	uint8_t data = 0; // dummy val
 80037fa:	2300      	movs	r3, #0
 80037fc:	73fb      	strb	r3, [r7, #15]
	read_register(hi2c, AK975X_ST2, &data, 1);
 80037fe:	f107 020f 	add.w	r2, r7, #15
 8003802:	2301      	movs	r3, #1
 8003804:	2110      	movs	r1, #16
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	f7ff ffaf 	bl	800376a <read_register>
}
 800380c:	bf00      	nop
 800380e:	3710      	adds	r7, #16
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}

08003814 <initialize_motion_sensor>:


bool initialize_motion_sensor(I2C_HandleTypeDef* hi2c)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b084      	sub	sp, #16
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
	uint8_t data = 0;
 800381c:	2300      	movs	r3, #0
 800381e:	73bb      	strb	r3, [r7, #14]
	uint8_t ret;
	// wait 3ms
	HAL_Delay(3);
 8003820:	2003      	movs	r0, #3
 8003822:	f7fd f963 	bl	8000aec <HAL_Delay>

	// soft Reset
    data = 0xFF;
 8003826:	23ff      	movs	r3, #255	; 0xff
 8003828:	73bb      	strb	r3, [r7, #14]
    ret = write_register(hi2c, AK975X_CNTL2, &data, 1);
 800382a:	f107 020e 	add.w	r2, r7, #14
 800382e:	2301      	movs	r3, #1
 8003830:	211d      	movs	r1, #29
 8003832:	6878      	ldr	r0, [r7, #4]
 8003834:	f7ff ffbb 	bl	80037ae <write_register>
 8003838:	4603      	mov	r3, r0
 800383a:	73fb      	strb	r3, [r7, #15]
    if(ret == MOTION_ERROR)
 800383c:	7bfb      	ldrb	r3, [r7, #15]
 800383e:	2bff      	cmp	r3, #255	; 0xff
 8003840:	d104      	bne.n	800384c <initialize_motion_sensor+0x38>
    {
	  BSP_LCD_GLASS_DisplayString("Error0");
 8003842:	4827      	ldr	r0, [pc, #156]	; (80038e0 <initialize_motion_sensor+0xcc>)
 8003844:	f000 fb76 	bl	8003f34 <BSP_LCD_GLASS_DisplayString>
	  return false;
 8003848:	2300      	movs	r3, #0
 800384a:	e044      	b.n	80038d6 <initialize_motion_sensor+0xc2>
    }

    // check sensor type
	uint8_t sensor_type = 0;
 800384c:	2300      	movs	r3, #0
 800384e:	737b      	strb	r3, [r7, #13]
	ret = read_register(hi2c,AK975X_WIA2, &sensor_type , 1);
 8003850:	f107 020d 	add.w	r2, r7, #13
 8003854:	2301      	movs	r3, #1
 8003856:	2101      	movs	r1, #1
 8003858:	6878      	ldr	r0, [r7, #4]
 800385a:	f7ff ff86 	bl	800376a <read_register>
 800385e:	4603      	mov	r3, r0
 8003860:	73fb      	strb	r3, [r7, #15]
	if(ret == MOTION_ERROR)
 8003862:	7bfb      	ldrb	r3, [r7, #15]
 8003864:	2bff      	cmp	r3, #255	; 0xff
 8003866:	d104      	bne.n	8003872 <initialize_motion_sensor+0x5e>
	{
		BSP_LCD_GLASS_DisplayString("Error1");
 8003868:	481e      	ldr	r0, [pc, #120]	; (80038e4 <initialize_motion_sensor+0xd0>)
 800386a:	f000 fb63 	bl	8003f34 <BSP_LCD_GLASS_DisplayString>
		return false;
 800386e:	2300      	movs	r3, #0
 8003870:	e031      	b.n	80038d6 <initialize_motion_sensor+0xc2>
	}
	if(sensor_type != 0x13)
 8003872:	7b7b      	ldrb	r3, [r7, #13]
 8003874:	2b13      	cmp	r3, #19
 8003876:	d004      	beq.n	8003882 <initialize_motion_sensor+0x6e>
	{
		BSP_LCD_GLASS_DisplayString("Error2");
 8003878:	481b      	ldr	r0, [pc, #108]	; (80038e8 <initialize_motion_sensor+0xd4>)
 800387a:	f000 fb5b 	bl	8003f34 <BSP_LCD_GLASS_DisplayString>
		return false;
 800387e:	2300      	movs	r3, #0
 8003880:	e029      	b.n	80038d6 <initialize_motion_sensor+0xc2>
	}

	// set to continous read and output frequency to fastest
	data = (AK975X_FREQ_8_8HZ << 3) | AK975X_MODE_0;
 8003882:	232c      	movs	r3, #44	; 0x2c
 8003884:	73bb      	strb	r3, [r7, #14]
	ret = write_register(hi2c, AK975X_ECNTL1, &data, 1);
 8003886:	f107 020e 	add.w	r2, r7, #14
 800388a:	2301      	movs	r3, #1
 800388c:	211c      	movs	r1, #28
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	f7ff ff8d 	bl	80037ae <write_register>
 8003894:	4603      	mov	r3, r0
 8003896:	73fb      	strb	r3, [r7, #15]
    if(ret == MOTION_ERROR)
 8003898:	7bfb      	ldrb	r3, [r7, #15]
 800389a:	2bff      	cmp	r3, #255	; 0xff
 800389c:	d104      	bne.n	80038a8 <initialize_motion_sensor+0x94>
	{
	  BSP_LCD_GLASS_DisplayString("Error3");
 800389e:	4813      	ldr	r0, [pc, #76]	; (80038ec <initialize_motion_sensor+0xd8>)
 80038a0:	f000 fb48 	bl	8003f34 <BSP_LCD_GLASS_DisplayString>
	  return false;
 80038a4:	2300      	movs	r3, #0
 80038a6:	e016      	b.n	80038d6 <initialize_motion_sensor+0xc2>
	}

    // enable interrupt
    data = 0x1f;
 80038a8:	231f      	movs	r3, #31
 80038aa:	73bb      	strb	r3, [r7, #14]
    ret = write_register(hi2c, AK975X_EINTEN, &data, 1);
 80038ac:	f107 020e 	add.w	r2, r7, #14
 80038b0:	2301      	movs	r3, #1
 80038b2:	211b      	movs	r1, #27
 80038b4:	6878      	ldr	r0, [r7, #4]
 80038b6:	f7ff ff7a 	bl	80037ae <write_register>
 80038ba:	4603      	mov	r3, r0
 80038bc:	73fb      	strb	r3, [r7, #15]
    if(ret == MOTION_ERROR)
 80038be:	7bfb      	ldrb	r3, [r7, #15]
 80038c0:	2bff      	cmp	r3, #255	; 0xff
 80038c2:	d104      	bne.n	80038ce <initialize_motion_sensor+0xba>
    {
    	BSP_LCD_GLASS_DisplayString("Error4");
 80038c4:	480a      	ldr	r0, [pc, #40]	; (80038f0 <initialize_motion_sensor+0xdc>)
 80038c6:	f000 fb35 	bl	8003f34 <BSP_LCD_GLASS_DisplayString>
    	return false;
 80038ca:	2300      	movs	r3, #0
 80038cc:	e003      	b.n	80038d6 <initialize_motion_sensor+0xc2>
    }

    // reading dummy register return 255 so we don't need to check return value
    refresh(hi2c);
 80038ce:	6878      	ldr	r0, [r7, #4]
 80038d0:	f7ff ff8f 	bl	80037f2 <refresh>

	return true;
 80038d4:	2301      	movs	r3, #1
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	3710      	adds	r7, #16
 80038da:	46bd      	mov	sp, r7
 80038dc:	bd80      	pop	{r7, pc}
 80038de:	bf00      	nop
 80038e0:	08004d00 	.word	0x08004d00
 80038e4:	08004d08 	.word	0x08004d08
 80038e8:	08004d10 	.word	0x08004d10
 80038ec:	08004d18 	.word	0x08004d18
 80038f0:	08004d20 	.word	0x08004d20

080038f4 <is_motion_data_ready>:

bool is_motion_data_ready(I2C_HandleTypeDef* hi2c) {
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
	uint8_t data;
	uint8_t ret;
	ret = read_register(hi2c, AK975X_ST1, &data, 1);
 80038fc:	f107 020e 	add.w	r2, r7, #14
 8003900:	2301      	movs	r3, #1
 8003902:	2105      	movs	r1, #5
 8003904:	6878      	ldr	r0, [r7, #4]
 8003906:	f7ff ff30 	bl	800376a <read_register>
 800390a:	4603      	mov	r3, r0
 800390c:	73fb      	strb	r3, [r7, #15]
	if(ret != MOTION_OK)
 800390e:	7bfb      	ldrb	r3, [r7, #15]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d004      	beq.n	800391e <is_motion_data_ready+0x2a>
	{
		BSP_LCD_GLASS_DisplayString("Error6");
 8003914:	4808      	ldr	r0, [pc, #32]	; (8003938 <is_motion_data_ready+0x44>)
 8003916:	f000 fb0d 	bl	8003f34 <BSP_LCD_GLASS_DisplayString>
		return MOTION_ERROR;
 800391a:	23ff      	movs	r3, #255	; 0xff
 800391c:	e007      	b.n	800392e <is_motion_data_ready+0x3a>
	}
	return ((data & 0x01) == 0x01);
 800391e:	7bbb      	ldrb	r3, [r7, #14]
 8003920:	f003 0301 	and.w	r3, r3, #1
 8003924:	2b00      	cmp	r3, #0
 8003926:	bf14      	ite	ne
 8003928:	2301      	movne	r3, #1
 800392a:	2300      	moveq	r3, #0
 800392c:	b2db      	uxtb	r3, r3
}
 800392e:	4618      	mov	r0, r3
 8003930:	3710      	adds	r7, #16
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop
 8003938:	08004d28 	.word	0x08004d28

0800393c <get_raw_IR>:

uint16_t get_raw_IR(I2C_HandleTypeDef* hi2c, uint16_t IR_address ) {
 800393c:	b580      	push	{r7, lr}
 800393e:	b084      	sub	sp, #16
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
 8003944:	460b      	mov	r3, r1
 8003946:	807b      	strh	r3, [r7, #2]
	uint8_t data[2];
	uint16_t ret;
	ret = read_register(hi2c, IR_address, data, 2);
 8003948:	f107 020c 	add.w	r2, r7, #12
 800394c:	8879      	ldrh	r1, [r7, #2]
 800394e:	2302      	movs	r3, #2
 8003950:	6878      	ldr	r0, [r7, #4]
 8003952:	f7ff ff0a 	bl	800376a <read_register>
 8003956:	4603      	mov	r3, r0
 8003958:	81fb      	strh	r3, [r7, #14]
	if(ret != MOTION_OK)
 800395a:	89fb      	ldrh	r3, [r7, #14]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d004      	beq.n	800396a <get_raw_IR+0x2e>
	{
		BSP_LCD_GLASS_DisplayString("Error7");
 8003960:	4808      	ldr	r0, [pc, #32]	; (8003984 <get_raw_IR+0x48>)
 8003962:	f000 fae7 	bl	8003f34 <BSP_LCD_GLASS_DisplayString>
		return MOTION_ERROR;
 8003966:	23ff      	movs	r3, #255	; 0xff
 8003968:	e008      	b.n	800397c <get_raw_IR+0x40>
	}
	ret = data[1] << 8 | data[0];
 800396a:	7b7b      	ldrb	r3, [r7, #13]
 800396c:	021b      	lsls	r3, r3, #8
 800396e:	b21a      	sxth	r2, r3
 8003970:	7b3b      	ldrb	r3, [r7, #12]
 8003972:	b21b      	sxth	r3, r3
 8003974:	4313      	orrs	r3, r2
 8003976:	b21b      	sxth	r3, r3
 8003978:	81fb      	strh	r3, [r7, #14]
	return ret;
 800397a:	89fb      	ldrh	r3, [r7, #14]
}
 800397c:	4618      	mov	r0, r3
 800397e:	3710      	adds	r7, #16
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}
 8003984:	08004d30 	.word	0x08004d30

08003988 <get_IR_or_TMP>:

float get_IR_or_TMP(I2C_HandleTypeDef* hi2c, uint8_t which_IR) {
 8003988:	b590      	push	{r4, r7, lr}
 800398a:	b085      	sub	sp, #20
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
 8003990:	460b      	mov	r3, r1
 8003992:	70fb      	strb	r3, [r7, #3]
	uint16_t IR_address;
	switch (which_IR) {
 8003994:	78fb      	ldrb	r3, [r7, #3]
 8003996:	3b01      	subs	r3, #1
 8003998:	2b04      	cmp	r3, #4
 800399a:	d81c      	bhi.n	80039d6 <get_IR_or_TMP+0x4e>
 800399c:	a201      	add	r2, pc, #4	; (adr r2, 80039a4 <get_IR_or_TMP+0x1c>)
 800399e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039a2:	bf00      	nop
 80039a4:	080039b9 	.word	0x080039b9
 80039a8:	080039bf 	.word	0x080039bf
 80039ac:	080039c5 	.word	0x080039c5
 80039b0:	080039cb 	.word	0x080039cb
 80039b4:	080039d1 	.word	0x080039d1
	case 1:
		IR_address = AK975X_IR1;
 80039b8:	2306      	movs	r3, #6
 80039ba:	81fb      	strh	r3, [r7, #14]
		break;
 80039bc:	e00e      	b.n	80039dc <get_IR_or_TMP+0x54>
	case 2:
		IR_address = AK975X_IR2;
 80039be:	2308      	movs	r3, #8
 80039c0:	81fb      	strh	r3, [r7, #14]
		break;
 80039c2:	e00b      	b.n	80039dc <get_IR_or_TMP+0x54>
	case 3:
		IR_address = AK975X_IR3;
 80039c4:	230a      	movs	r3, #10
 80039c6:	81fb      	strh	r3, [r7, #14]
		break;
 80039c8:	e008      	b.n	80039dc <get_IR_or_TMP+0x54>
	case 4:
		IR_address = AK975X_IR4;
 80039ca:	230c      	movs	r3, #12
 80039cc:	81fb      	strh	r3, [r7, #14]
		break;
 80039ce:	e005      	b.n	80039dc <get_IR_or_TMP+0x54>
	case 5:
		IR_address = AK975X_TMP;
 80039d0:	230e      	movs	r3, #14
 80039d2:	81fb      	strh	r3, [r7, #14]
		break;
 80039d4:	e002      	b.n	80039dc <get_IR_or_TMP+0x54>
	default:
		return 0;
 80039d6:	f04f 0300 	mov.w	r3, #0
 80039da:	e041      	b.n	8003a60 <get_IR_or_TMP+0xd8>
	}
	short IR_val = (short) get_raw_IR(hi2c, IR_address);
 80039dc:	89fb      	ldrh	r3, [r7, #14]
 80039de:	4619      	mov	r1, r3
 80039e0:	6878      	ldr	r0, [r7, #4]
 80039e2:	f7ff ffab 	bl	800393c <get_raw_IR>
 80039e6:	4603      	mov	r3, r0
 80039e8:	81bb      	strh	r3, [r7, #12]

	if(which_IR == 5){
 80039ea:	78fb      	ldrb	r3, [r7, #3]
 80039ec:	2b05      	cmp	r3, #5
 80039ee:	d11d      	bne.n	8003a2c <get_IR_or_TMP+0xa4>
		 float temperature = 26.75 + IR_val/ 512.0;
 80039f0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80039f4:	4618      	mov	r0, r3
 80039f6:	f7fc fd39 	bl	800046c <__aeabi_i2d>
 80039fa:	f04f 0200 	mov.w	r2, #0
 80039fe:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 8003a02:	f7fc fec7 	bl	8000794 <__aeabi_ddiv>
 8003a06:	4603      	mov	r3, r0
 8003a08:	460c      	mov	r4, r1
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	4621      	mov	r1, r4
 8003a0e:	f04f 0200 	mov.w	r2, #0
 8003a12:	4b19      	ldr	r3, [pc, #100]	; (8003a78 <get_IR_or_TMP+0xf0>)
 8003a14:	f7fc fbde 	bl	80001d4 <__adddf3>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	460c      	mov	r4, r1
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	4621      	mov	r1, r4
 8003a20:	f7fc ffa0 	bl	8000964 <__aeabi_d2f>
 8003a24:	4603      	mov	r3, r0
 8003a26:	60bb      	str	r3, [r7, #8]
		 return temperature;
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	e019      	b.n	8003a60 <get_IR_or_TMP+0xd8>
	}

	return 14286.8 * IR_val / 32768.0;
 8003a2c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003a30:	4618      	mov	r0, r3
 8003a32:	f7fc fd1b 	bl	800046c <__aeabi_i2d>
 8003a36:	a30e      	add	r3, pc, #56	; (adr r3, 8003a70 <get_IR_or_TMP+0xe8>)
 8003a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a3c:	f7fc fd80 	bl	8000540 <__aeabi_dmul>
 8003a40:	4603      	mov	r3, r0
 8003a42:	460c      	mov	r4, r1
 8003a44:	4618      	mov	r0, r3
 8003a46:	4621      	mov	r1, r4
 8003a48:	f04f 0200 	mov.w	r2, #0
 8003a4c:	4b0b      	ldr	r3, [pc, #44]	; (8003a7c <get_IR_or_TMP+0xf4>)
 8003a4e:	f7fc fea1 	bl	8000794 <__aeabi_ddiv>
 8003a52:	4603      	mov	r3, r0
 8003a54:	460c      	mov	r4, r1
 8003a56:	4618      	mov	r0, r3
 8003a58:	4621      	mov	r1, r4
 8003a5a:	f7fc ff83 	bl	8000964 <__aeabi_d2f>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	ee07 3a90 	vmov	s15, r3
}
 8003a64:	eeb0 0a67 	vmov.f32	s0, s15
 8003a68:	3714      	adds	r7, #20
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd90      	pop	{r4, r7, pc}
 8003a6e:	bf00      	nop
 8003a70:	66666666 	.word	0x66666666
 8003a74:	40cbe766 	.word	0x40cbe766
 8003a78:	403ac000 	.word	0x403ac000
 8003a7c:	40e00000 	.word	0x40e00000

08003a80 <add_data_point>:

float add_data_point(float data, float m_average_weight, float m_average) {
 8003a80:	b480      	push	{r7}
 8003a82:	b085      	sub	sp, #20
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	ed87 0a03 	vstr	s0, [r7, #12]
 8003a8a:	edc7 0a02 	vstr	s1, [r7, #8]
 8003a8e:	ed87 1a01 	vstr	s2, [r7, #4]
	return m_average_weight * data + (1 - m_average_weight) * m_average;
 8003a92:	ed97 7a02 	vldr	s14, [r7, #8]
 8003a96:	edd7 7a03 	vldr	s15, [r7, #12]
 8003a9a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003a9e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003aa2:	edd7 7a02 	vldr	s15, [r7, #8]
 8003aa6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003aaa:	edd7 7a01 	vldr	s15, [r7, #4]
 8003aae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003ab2:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8003ab6:	eeb0 0a67 	vmov.f32	s0, s15
 8003aba:	3714      	adds	r7, #20
 8003abc:	46bd      	mov	sp, r7
 8003abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac2:	4770      	bx	lr

08003ac4 <get_deriviative>:

float get_deriviative(uint8_t which_der) {
 8003ac4:	b480      	push	{r7}
 8003ac6:	b085      	sub	sp, #20
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	4603      	mov	r3, r0
 8003acc:	71fb      	strb	r3, [r7, #7]
	float d = 0;
 8003ace:	f04f 0300 	mov.w	r3, #0
 8003ad2:	60fb      	str	r3, [r7, #12]
	switch(which_der) {
 8003ad4:	79fb      	ldrb	r3, [r7, #7]
 8003ad6:	3b01      	subs	r3, #1
 8003ad8:	2b05      	cmp	r3, #5
 8003ada:	d86f      	bhi.n	8003bbc <get_deriviative+0xf8>
 8003adc:	a201      	add	r2, pc, #4	; (adr r2, 8003ae4 <get_deriviative+0x20>)
 8003ade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ae2:	bf00      	nop
 8003ae4:	08003afd 	.word	0x08003afd
 8003ae8:	08003b1d 	.word	0x08003b1d
 8003aec:	08003b3d 	.word	0x08003b3d
 8003af0:	08003b5d 	.word	0x08003b5d
 8003af4:	08003b7d 	.word	0x08003b7d
 8003af8:	08003b9d 	.word	0x08003b9d
	case 1:
		d = m_average_1 - m_last_mark_value_1;
 8003afc:	4b34      	ldr	r3, [pc, #208]	; (8003bd0 <get_deriviative+0x10c>)
 8003afe:	ed93 7a00 	vldr	s14, [r3]
 8003b02:	4b34      	ldr	r3, [pc, #208]	; (8003bd4 <get_deriviative+0x110>)
 8003b04:	edd3 7a00 	vldr	s15, [r3]
 8003b08:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b0c:	edc7 7a03 	vstr	s15, [r7, #12]
		m_last_mark_value_1 = m_average_1;
 8003b10:	4b2f      	ldr	r3, [pc, #188]	; (8003bd0 <get_deriviative+0x10c>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a2f      	ldr	r2, [pc, #188]	; (8003bd4 <get_deriviative+0x110>)
 8003b16:	6013      	str	r3, [r2, #0]
		return d;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	e050      	b.n	8003bbe <get_deriviative+0xfa>
	case 2:
		d = m_average_2 - m_last_mark_value_2;
 8003b1c:	4b2e      	ldr	r3, [pc, #184]	; (8003bd8 <get_deriviative+0x114>)
 8003b1e:	ed93 7a00 	vldr	s14, [r3]
 8003b22:	4b2e      	ldr	r3, [pc, #184]	; (8003bdc <get_deriviative+0x118>)
 8003b24:	edd3 7a00 	vldr	s15, [r3]
 8003b28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b2c:	edc7 7a03 	vstr	s15, [r7, #12]
		m_last_mark_value_2 = m_average_2;
 8003b30:	4b29      	ldr	r3, [pc, #164]	; (8003bd8 <get_deriviative+0x114>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a29      	ldr	r2, [pc, #164]	; (8003bdc <get_deriviative+0x118>)
 8003b36:	6013      	str	r3, [r2, #0]
		return d;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	e040      	b.n	8003bbe <get_deriviative+0xfa>
	case 3:
		d = m_average_3 - m_last_mark_value_3;
 8003b3c:	4b28      	ldr	r3, [pc, #160]	; (8003be0 <get_deriviative+0x11c>)
 8003b3e:	ed93 7a00 	vldr	s14, [r3]
 8003b42:	4b28      	ldr	r3, [pc, #160]	; (8003be4 <get_deriviative+0x120>)
 8003b44:	edd3 7a00 	vldr	s15, [r3]
 8003b48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b4c:	edc7 7a03 	vstr	s15, [r7, #12]
		m_last_mark_value_3 = m_average_3;
 8003b50:	4b23      	ldr	r3, [pc, #140]	; (8003be0 <get_deriviative+0x11c>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a23      	ldr	r2, [pc, #140]	; (8003be4 <get_deriviative+0x120>)
 8003b56:	6013      	str	r3, [r2, #0]
		return d;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	e030      	b.n	8003bbe <get_deriviative+0xfa>
	case 4:
		d = m_average_4 - m_last_mark_value_4;
 8003b5c:	4b22      	ldr	r3, [pc, #136]	; (8003be8 <get_deriviative+0x124>)
 8003b5e:	ed93 7a00 	vldr	s14, [r3]
 8003b62:	4b22      	ldr	r3, [pc, #136]	; (8003bec <get_deriviative+0x128>)
 8003b64:	edd3 7a00 	vldr	s15, [r3]
 8003b68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b6c:	edc7 7a03 	vstr	s15, [r7, #12]
		m_last_mark_value_4 = m_average_4;
 8003b70:	4b1d      	ldr	r3, [pc, #116]	; (8003be8 <get_deriviative+0x124>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a1d      	ldr	r2, [pc, #116]	; (8003bec <get_deriviative+0x128>)
 8003b76:	6013      	str	r3, [r2, #0]
		return d;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	e020      	b.n	8003bbe <get_deriviative+0xfa>
	case 5:
		d = m_average_diff13 - m_last_mark_value_diff13;
 8003b7c:	4b1c      	ldr	r3, [pc, #112]	; (8003bf0 <get_deriviative+0x12c>)
 8003b7e:	ed93 7a00 	vldr	s14, [r3]
 8003b82:	4b1c      	ldr	r3, [pc, #112]	; (8003bf4 <get_deriviative+0x130>)
 8003b84:	edd3 7a00 	vldr	s15, [r3]
 8003b88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b8c:	edc7 7a03 	vstr	s15, [r7, #12]
		m_last_mark_value_diff13 = m_average_diff13;
 8003b90:	4b17      	ldr	r3, [pc, #92]	; (8003bf0 <get_deriviative+0x12c>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a17      	ldr	r2, [pc, #92]	; (8003bf4 <get_deriviative+0x130>)
 8003b96:	6013      	str	r3, [r2, #0]
		return d;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	e010      	b.n	8003bbe <get_deriviative+0xfa>
	case 6:
		d = m_average_diff24 - m_last_mark_value_diff24;
 8003b9c:	4b16      	ldr	r3, [pc, #88]	; (8003bf8 <get_deriviative+0x134>)
 8003b9e:	ed93 7a00 	vldr	s14, [r3]
 8003ba2:	4b16      	ldr	r3, [pc, #88]	; (8003bfc <get_deriviative+0x138>)
 8003ba4:	edd3 7a00 	vldr	s15, [r3]
 8003ba8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003bac:	edc7 7a03 	vstr	s15, [r7, #12]
		m_last_mark_value_diff24 = m_average_diff24;
 8003bb0:	4b11      	ldr	r3, [pc, #68]	; (8003bf8 <get_deriviative+0x134>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a11      	ldr	r2, [pc, #68]	; (8003bfc <get_deriviative+0x138>)
 8003bb6:	6013      	str	r3, [r2, #0]
		return d;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	e000      	b.n	8003bbe <get_deriviative+0xfa>
	default:
		return d;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	ee07 3a90 	vmov	s15, r3
	}
}
 8003bc2:	eeb0 0a67 	vmov.f32	s0, s15
 8003bc6:	3714      	adds	r7, #20
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bce:	4770      	bx	lr
 8003bd0:	20000048 	.word	0x20000048
 8003bd4:	20000060 	.word	0x20000060
 8003bd8:	2000004c 	.word	0x2000004c
 8003bdc:	20000064 	.word	0x20000064
 8003be0:	20000050 	.word	0x20000050
 8003be4:	20000068 	.word	0x20000068
 8003be8:	20000054 	.word	0x20000054
 8003bec:	2000006c 	.word	0x2000006c
 8003bf0:	20000058 	.word	0x20000058
 8003bf4:	20000070 	.word	0x20000070
 8003bf8:	2000005c 	.word	0x2000005c
 8003bfc:	20000074 	.word	0x20000074

08003c00 <loop_motion_sensor>:

bool loop_motion_sensor(I2C_HandleTypeDef* hi2c) {
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b08c      	sub	sp, #48	; 0x30
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]

	uint32_t now = HAL_GetTick();
 8003c08:	f7fc ff64 	bl	8000ad4 <HAL_GetTick>
 8003c0c:	62f8      	str	r0, [r7, #44]	; 0x2c

	if(is_motion_data_ready(hi2c) == false)
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f7ff fe70 	bl	80038f4 <is_motion_data_ready>
 8003c14:	4603      	mov	r3, r0
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d101      	bne.n	8003c1e <loop_motion_sensor+0x1e>
		return false;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	e11a      	b.n	8003e54 <loop_motion_sensor+0x254>

	float IR1 = get_IR_or_TMP(hi2c, 1);
 8003c1e:	2101      	movs	r1, #1
 8003c20:	6878      	ldr	r0, [r7, #4]
 8003c22:	f7ff feb1 	bl	8003988 <get_IR_or_TMP>
 8003c26:	ed87 0a0a 	vstr	s0, [r7, #40]	; 0x28
	float IR2 = get_IR_or_TMP(hi2c, 2);
 8003c2a:	2102      	movs	r1, #2
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	f7ff feab 	bl	8003988 <get_IR_or_TMP>
 8003c32:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
	float IR3 = get_IR_or_TMP(hi2c, 3);
 8003c36:	2103      	movs	r1, #3
 8003c38:	6878      	ldr	r0, [r7, #4]
 8003c3a:	f7ff fea5 	bl	8003988 <get_IR_or_TMP>
 8003c3e:	ed87 0a08 	vstr	s0, [r7, #32]
	float IR4 = get_IR_or_TMP(hi2c, 4);
 8003c42:	2104      	movs	r1, #4
 8003c44:	6878      	ldr	r0, [r7, #4]
 8003c46:	f7ff fe9f 	bl	8003988 <get_IR_or_TMP>
 8003c4a:	ed87 0a07 	vstr	s0, [r7, #28]
	float diff13 = IR1 - IR3;
 8003c4e:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003c52:	edd7 7a08 	vldr	s15, [r7, #32]
 8003c56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c5a:	edc7 7a06 	vstr	s15, [r7, #24]
	float diff24 = IR2 - IR4;
 8003c5e:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003c62:	edd7 7a07 	vldr	s15, [r7, #28]
 8003c66:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c6a:	edc7 7a05 	vstr	s15, [r7, #20]

	refresh(hi2c);
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	f7ff fdbf 	bl	80037f2 <refresh>

	m_average_1 = add_data_point(IR1, m_average_weight_1, m_average_1);
 8003c74:	4b79      	ldr	r3, [pc, #484]	; (8003e5c <loop_motion_sensor+0x25c>)
 8003c76:	edd3 7a00 	vldr	s15, [r3]
 8003c7a:	4b79      	ldr	r3, [pc, #484]	; (8003e60 <loop_motion_sensor+0x260>)
 8003c7c:	ed93 7a00 	vldr	s14, [r3]
 8003c80:	eeb0 1a47 	vmov.f32	s2, s14
 8003c84:	eef0 0a67 	vmov.f32	s1, s15
 8003c88:	ed97 0a0a 	vldr	s0, [r7, #40]	; 0x28
 8003c8c:	f7ff fef8 	bl	8003a80 <add_data_point>
 8003c90:	eef0 7a40 	vmov.f32	s15, s0
 8003c94:	4b72      	ldr	r3, [pc, #456]	; (8003e60 <loop_motion_sensor+0x260>)
 8003c96:	edc3 7a00 	vstr	s15, [r3]
	m_average_2 = add_data_point(IR2, m_average_weight_2, m_average_2);
 8003c9a:	4b72      	ldr	r3, [pc, #456]	; (8003e64 <loop_motion_sensor+0x264>)
 8003c9c:	edd3 7a00 	vldr	s15, [r3]
 8003ca0:	4b71      	ldr	r3, [pc, #452]	; (8003e68 <loop_motion_sensor+0x268>)
 8003ca2:	ed93 7a00 	vldr	s14, [r3]
 8003ca6:	eeb0 1a47 	vmov.f32	s2, s14
 8003caa:	eef0 0a67 	vmov.f32	s1, s15
 8003cae:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8003cb2:	f7ff fee5 	bl	8003a80 <add_data_point>
 8003cb6:	eef0 7a40 	vmov.f32	s15, s0
 8003cba:	4b6b      	ldr	r3, [pc, #428]	; (8003e68 <loop_motion_sensor+0x268>)
 8003cbc:	edc3 7a00 	vstr	s15, [r3]
	m_average_3 = add_data_point(IR3, m_average_weight_3, m_average_3);
 8003cc0:	4b6a      	ldr	r3, [pc, #424]	; (8003e6c <loop_motion_sensor+0x26c>)
 8003cc2:	edd3 7a00 	vldr	s15, [r3]
 8003cc6:	4b6a      	ldr	r3, [pc, #424]	; (8003e70 <loop_motion_sensor+0x270>)
 8003cc8:	ed93 7a00 	vldr	s14, [r3]
 8003ccc:	eeb0 1a47 	vmov.f32	s2, s14
 8003cd0:	eef0 0a67 	vmov.f32	s1, s15
 8003cd4:	ed97 0a08 	vldr	s0, [r7, #32]
 8003cd8:	f7ff fed2 	bl	8003a80 <add_data_point>
 8003cdc:	eef0 7a40 	vmov.f32	s15, s0
 8003ce0:	4b63      	ldr	r3, [pc, #396]	; (8003e70 <loop_motion_sensor+0x270>)
 8003ce2:	edc3 7a00 	vstr	s15, [r3]
	m_average_4 = add_data_point(IR4, m_average_weight_4, m_average_4);
 8003ce6:	4b63      	ldr	r3, [pc, #396]	; (8003e74 <loop_motion_sensor+0x274>)
 8003ce8:	edd3 7a00 	vldr	s15, [r3]
 8003cec:	4b62      	ldr	r3, [pc, #392]	; (8003e78 <loop_motion_sensor+0x278>)
 8003cee:	ed93 7a00 	vldr	s14, [r3]
 8003cf2:	eeb0 1a47 	vmov.f32	s2, s14
 8003cf6:	eef0 0a67 	vmov.f32	s1, s15
 8003cfa:	ed97 0a07 	vldr	s0, [r7, #28]
 8003cfe:	f7ff febf 	bl	8003a80 <add_data_point>
 8003d02:	eef0 7a40 	vmov.f32	s15, s0
 8003d06:	4b5c      	ldr	r3, [pc, #368]	; (8003e78 <loop_motion_sensor+0x278>)
 8003d08:	edc3 7a00 	vstr	s15, [r3]
	m_average_diff13 = add_data_point(diff13, m_average_weight_diff13, m_average_diff13);
 8003d0c:	4b5b      	ldr	r3, [pc, #364]	; (8003e7c <loop_motion_sensor+0x27c>)
 8003d0e:	edd3 7a00 	vldr	s15, [r3]
 8003d12:	4b5b      	ldr	r3, [pc, #364]	; (8003e80 <loop_motion_sensor+0x280>)
 8003d14:	ed93 7a00 	vldr	s14, [r3]
 8003d18:	eeb0 1a47 	vmov.f32	s2, s14
 8003d1c:	eef0 0a67 	vmov.f32	s1, s15
 8003d20:	ed97 0a06 	vldr	s0, [r7, #24]
 8003d24:	f7ff feac 	bl	8003a80 <add_data_point>
 8003d28:	eef0 7a40 	vmov.f32	s15, s0
 8003d2c:	4b54      	ldr	r3, [pc, #336]	; (8003e80 <loop_motion_sensor+0x280>)
 8003d2e:	edc3 7a00 	vstr	s15, [r3]
	m_average_diff24 = add_data_point(diff24, m_average_weight_diff24, m_average_diff24);
 8003d32:	4b54      	ldr	r3, [pc, #336]	; (8003e84 <loop_motion_sensor+0x284>)
 8003d34:	edd3 7a00 	vldr	s15, [r3]
 8003d38:	4b53      	ldr	r3, [pc, #332]	; (8003e88 <loop_motion_sensor+0x288>)
 8003d3a:	ed93 7a00 	vldr	s14, [r3]
 8003d3e:	eeb0 1a47 	vmov.f32	s2, s14
 8003d42:	eef0 0a67 	vmov.f32	s1, s15
 8003d46:	ed97 0a05 	vldr	s0, [r7, #20]
 8003d4a:	f7ff fe99 	bl	8003a80 <add_data_point>
 8003d4e:	eef0 7a40 	vmov.f32	s15, s0
 8003d52:	4b4d      	ldr	r3, [pc, #308]	; (8003e88 <loop_motion_sensor+0x288>)
 8003d54:	edc3 7a00 	vstr	s15, [r3]

	if(now - last_time > detect_interval){
 8003d58:	4b4c      	ldr	r3, [pc, #304]	; (8003e8c <loop_motion_sensor+0x28c>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003d5e:	1ad2      	subs	r2, r2, r3
 8003d60:	4b4b      	ldr	r3, [pc, #300]	; (8003e90 <loop_motion_sensor+0x290>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	429a      	cmp	r2, r3
 8003d66:	d974      	bls.n	8003e52 <loop_motion_sensor+0x252>

		float deriviative13 = get_deriviative(5);
 8003d68:	2005      	movs	r0, #5
 8003d6a:	f7ff feab 	bl	8003ac4 <get_deriviative>
 8003d6e:	ed87 0a04 	vstr	s0, [r7, #16]
		if(deriviative13 > threshold_movement)
 8003d72:	4b48      	ldr	r3, [pc, #288]	; (8003e94 <loop_motion_sensor+0x294>)
 8003d74:	edd3 7a00 	vldr	s15, [r3]
 8003d78:	ed97 7a04 	vldr	s14, [r7, #16]
 8003d7c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003d80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d84:	dd0e      	ble.n	8003da4 <loop_motion_sensor+0x1a4>
		{
			 movement &= 0b11111100; 
 8003d86:	4b44      	ldr	r3, [pc, #272]	; (8003e98 <loop_motion_sensor+0x298>)
 8003d88:	781b      	ldrb	r3, [r3, #0]
 8003d8a:	f023 0303 	bic.w	r3, r3, #3
 8003d8e:	b2da      	uxtb	r2, r3
 8003d90:	4b41      	ldr	r3, [pc, #260]	; (8003e98 <loop_motion_sensor+0x298>)
 8003d92:	701a      	strb	r2, [r3, #0]
             movement |= MOVEMENT_FROM_3_TO_1;
 8003d94:	4b40      	ldr	r3, [pc, #256]	; (8003e98 <loop_motion_sensor+0x298>)
 8003d96:	781b      	ldrb	r3, [r3, #0]
 8003d98:	f043 0302 	orr.w	r3, r3, #2
 8003d9c:	b2da      	uxtb	r2, r3
 8003d9e:	4b3e      	ldr	r3, [pc, #248]	; (8003e98 <loop_motion_sensor+0x298>)
 8003da0:	701a      	strb	r2, [r3, #0]
 8003da2:	e019      	b.n	8003dd8 <loop_motion_sensor+0x1d8>
		}
		else if (deriviative13 < (-threshold_movement))
 8003da4:	4b3b      	ldr	r3, [pc, #236]	; (8003e94 <loop_motion_sensor+0x294>)
 8003da6:	edd3 7a00 	vldr	s15, [r3]
 8003daa:	eef1 7a67 	vneg.f32	s15, s15
 8003dae:	ed97 7a04 	vldr	s14, [r7, #16]
 8003db2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003db6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003dba:	d50d      	bpl.n	8003dd8 <loop_motion_sensor+0x1d8>
		{
			 movement &= 0b11111100; 
 8003dbc:	4b36      	ldr	r3, [pc, #216]	; (8003e98 <loop_motion_sensor+0x298>)
 8003dbe:	781b      	ldrb	r3, [r3, #0]
 8003dc0:	f023 0303 	bic.w	r3, r3, #3
 8003dc4:	b2da      	uxtb	r2, r3
 8003dc6:	4b34      	ldr	r3, [pc, #208]	; (8003e98 <loop_motion_sensor+0x298>)
 8003dc8:	701a      	strb	r2, [r3, #0]
             movement |= MOVEMENT_FROM_1_TO_3;
 8003dca:	4b33      	ldr	r3, [pc, #204]	; (8003e98 <loop_motion_sensor+0x298>)
 8003dcc:	781b      	ldrb	r3, [r3, #0]
 8003dce:	f043 0301 	orr.w	r3, r3, #1
 8003dd2:	b2da      	uxtb	r2, r3
 8003dd4:	4b30      	ldr	r3, [pc, #192]	; (8003e98 <loop_motion_sensor+0x298>)
 8003dd6:	701a      	strb	r2, [r3, #0]
		}

		float deriviative24 = get_deriviative(6);
 8003dd8:	2006      	movs	r0, #6
 8003dda:	f7ff fe73 	bl	8003ac4 <get_deriviative>
 8003dde:	ed87 0a03 	vstr	s0, [r7, #12]
		if(deriviative24 > threshold_movement)
 8003de2:	4b2c      	ldr	r3, [pc, #176]	; (8003e94 <loop_motion_sensor+0x294>)
 8003de4:	edd3 7a00 	vldr	s15, [r3]
 8003de8:	ed97 7a03 	vldr	s14, [r7, #12]
 8003dec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003df0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003df4:	dd0e      	ble.n	8003e14 <loop_motion_sensor+0x214>
		{
			 movement &= 0b11110011;
 8003df6:	4b28      	ldr	r3, [pc, #160]	; (8003e98 <loop_motion_sensor+0x298>)
 8003df8:	781b      	ldrb	r3, [r3, #0]
 8003dfa:	f023 030c 	bic.w	r3, r3, #12
 8003dfe:	b2da      	uxtb	r2, r3
 8003e00:	4b25      	ldr	r3, [pc, #148]	; (8003e98 <loop_motion_sensor+0x298>)
 8003e02:	701a      	strb	r2, [r3, #0]
             movement |= MOVEMENT_FROM_4_TO_2;
 8003e04:	4b24      	ldr	r3, [pc, #144]	; (8003e98 <loop_motion_sensor+0x298>)
 8003e06:	781b      	ldrb	r3, [r3, #0]
 8003e08:	f043 0308 	orr.w	r3, r3, #8
 8003e0c:	b2da      	uxtb	r2, r3
 8003e0e:	4b22      	ldr	r3, [pc, #136]	; (8003e98 <loop_motion_sensor+0x298>)
 8003e10:	701a      	strb	r2, [r3, #0]
 8003e12:	e019      	b.n	8003e48 <loop_motion_sensor+0x248>
		}
		else if (deriviative24 < (-threshold_movement))
 8003e14:	4b1f      	ldr	r3, [pc, #124]	; (8003e94 <loop_motion_sensor+0x294>)
 8003e16:	edd3 7a00 	vldr	s15, [r3]
 8003e1a:	eef1 7a67 	vneg.f32	s15, s15
 8003e1e:	ed97 7a03 	vldr	s14, [r7, #12]
 8003e22:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003e26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e2a:	d50d      	bpl.n	8003e48 <loop_motion_sensor+0x248>
		{ 
			movement &= 0b11110011;
 8003e2c:	4b1a      	ldr	r3, [pc, #104]	; (8003e98 <loop_motion_sensor+0x298>)
 8003e2e:	781b      	ldrb	r3, [r3, #0]
 8003e30:	f023 030c 	bic.w	r3, r3, #12
 8003e34:	b2da      	uxtb	r2, r3
 8003e36:	4b18      	ldr	r3, [pc, #96]	; (8003e98 <loop_motion_sensor+0x298>)
 8003e38:	701a      	strb	r2, [r3, #0]
            movement |= MOVEMENT_FROM_2_TO_4;
 8003e3a:	4b17      	ldr	r3, [pc, #92]	; (8003e98 <loop_motion_sensor+0x298>)
 8003e3c:	781b      	ldrb	r3, [r3, #0]
 8003e3e:	f043 0304 	orr.w	r3, r3, #4
 8003e42:	b2da      	uxtb	r2, r3
 8003e44:	4b14      	ldr	r3, [pc, #80]	; (8003e98 <loop_motion_sensor+0x298>)
 8003e46:	701a      	strb	r2, [r3, #0]
		}

		last_time = HAL_GetTick();
 8003e48:	f7fc fe44 	bl	8000ad4 <HAL_GetTick>
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	4b0f      	ldr	r3, [pc, #60]	; (8003e8c <loop_motion_sensor+0x28c>)
 8003e50:	601a      	str	r2, [r3, #0]
	}

	return true;
 8003e52:	2301      	movs	r3, #1
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	3730      	adds	r7, #48	; 0x30
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bd80      	pop	{r7, pc}
 8003e5c:	20000008 	.word	0x20000008
 8003e60:	20000048 	.word	0x20000048
 8003e64:	2000000c 	.word	0x2000000c
 8003e68:	2000004c 	.word	0x2000004c
 8003e6c:	20000010 	.word	0x20000010
 8003e70:	20000050 	.word	0x20000050
 8003e74:	20000014 	.word	0x20000014
 8003e78:	20000054 	.word	0x20000054
 8003e7c:	20000018 	.word	0x20000018
 8003e80:	20000058 	.word	0x20000058
 8003e84:	2000001c 	.word	0x2000001c
 8003e88:	2000005c 	.word	0x2000005c
 8003e8c:	20000078 	.word	0x20000078
 8003e90:	20000020 	.word	0x20000020
 8003e94:	20000024 	.word	0x20000024
 8003e98:	2000007c 	.word	0x2000007c

08003e9c <motion_sensor_get_moment>:

uint8_t motion_sensor_get_moment(){
 8003e9c:	b480      	push	{r7}
 8003e9e:	b083      	sub	sp, #12
 8003ea0:	af00      	add	r7, sp, #0
	uint8_t ret = movement;
 8003ea2:	4b06      	ldr	r3, [pc, #24]	; (8003ebc <motion_sensor_get_moment+0x20>)
 8003ea4:	781b      	ldrb	r3, [r3, #0]
 8003ea6:	71fb      	strb	r3, [r7, #7]
	movement = MOVEMENT_NONE;
 8003ea8:	4b04      	ldr	r3, [pc, #16]	; (8003ebc <motion_sensor_get_moment+0x20>)
 8003eaa:	2200      	movs	r2, #0
 8003eac:	701a      	strb	r2, [r3, #0]
	return ret;
 8003eae:	79fb      	ldrb	r3, [r7, #7]
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	370c      	adds	r7, #12
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eba:	4770      	bx	lr
 8003ebc:	2000007c 	.word	0x2000007c

08003ec0 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8003ec4:	4b19      	ldr	r3, [pc, #100]	; (8003f2c <BSP_LCD_GLASS_Init+0x6c>)
 8003ec6:	4a1a      	ldr	r2, [pc, #104]	; (8003f30 <BSP_LCD_GLASS_Init+0x70>)
 8003ec8:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8003eca:	4b18      	ldr	r3, [pc, #96]	; (8003f2c <BSP_LCD_GLASS_Init+0x6c>)
 8003ecc:	2200      	movs	r2, #0
 8003ece:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8003ed0:	4b16      	ldr	r3, [pc, #88]	; (8003f2c <BSP_LCD_GLASS_Init+0x6c>)
 8003ed2:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003ed6:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8003ed8:	4b14      	ldr	r3, [pc, #80]	; (8003f2c <BSP_LCD_GLASS_Init+0x6c>)
 8003eda:	220c      	movs	r2, #12
 8003edc:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8003ede:	4b13      	ldr	r3, [pc, #76]	; (8003f2c <BSP_LCD_GLASS_Init+0x6c>)
 8003ee0:	2240      	movs	r2, #64	; 0x40
 8003ee2:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8003ee4:	4b11      	ldr	r3, [pc, #68]	; (8003f2c <BSP_LCD_GLASS_Init+0x6c>)
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8003eea:	4b10      	ldr	r3, [pc, #64]	; (8003f2c <BSP_LCD_GLASS_Init+0x6c>)
 8003eec:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8003ef0:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8003ef2:	4b0e      	ldr	r3, [pc, #56]	; (8003f2c <BSP_LCD_GLASS_Init+0x6c>)
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8003ef8:	4b0c      	ldr	r3, [pc, #48]	; (8003f2c <BSP_LCD_GLASS_Init+0x6c>)
 8003efa:	2240      	movs	r2, #64	; 0x40
 8003efc:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8003efe:	4b0b      	ldr	r3, [pc, #44]	; (8003f2c <BSP_LCD_GLASS_Init+0x6c>)
 8003f00:	2200      	movs	r2, #0
 8003f02:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8003f04:	4b09      	ldr	r3, [pc, #36]	; (8003f2c <BSP_LCD_GLASS_Init+0x6c>)
 8003f06:	2200      	movs	r2, #0
 8003f08:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8003f0a:	4b08      	ldr	r3, [pc, #32]	; (8003f2c <BSP_LCD_GLASS_Init+0x6c>)
 8003f0c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003f10:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 8003f12:	4b06      	ldr	r3, [pc, #24]	; (8003f2c <BSP_LCD_GLASS_Init+0x6c>)
 8003f14:	2200      	movs	r2, #0
 8003f16:	631a      	str	r2, [r3, #48]	; 0x30
  
  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8003f18:	4804      	ldr	r0, [pc, #16]	; (8003f2c <BSP_LCD_GLASS_Init+0x6c>)
 8003f1a:	f000 f843 	bl	8003fa4 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8003f1e:	4803      	ldr	r0, [pc, #12]	; (8003f2c <BSP_LCD_GLASS_Init+0x6c>)
 8003f20:	f7fd fe06 	bl	8001b30 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8003f24:	f000 f834 	bl	8003f90 <BSP_LCD_GLASS_Clear>
}
 8003f28:	bf00      	nop
 8003f2a:	bd80      	pop	{r7, pc}
 8003f2c:	2000011c 	.word	0x2000011c
 8003f30:	40002400 	.word	0x40002400

08003f34 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t* ptr)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b084      	sub	sp, #16
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8003f40:	e00b      	b.n	8003f5a <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 8003f42:	7bfb      	ldrb	r3, [r7, #15]
 8003f44:	2200      	movs	r2, #0
 8003f46:	2100      	movs	r1, #0
 8003f48:	6878      	ldr	r0, [r7, #4]
 8003f4a:	f000 f9bb 	bl	80042c4 <WriteChar>

    /* Point on the next character */
    ptr++;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	3301      	adds	r3, #1
 8003f52:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8003f54:	7bfb      	ldrb	r3, [r7, #15]
 8003f56:	3301      	adds	r3, #1
 8003f58:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	781b      	ldrb	r3, [r3, #0]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	bf14      	ite	ne
 8003f62:	2301      	movne	r3, #1
 8003f64:	2300      	moveq	r3, #0
 8003f66:	b2da      	uxtb	r2, r3
 8003f68:	7bfb      	ldrb	r3, [r7, #15]
 8003f6a:	2b05      	cmp	r3, #5
 8003f6c:	bf94      	ite	ls
 8003f6e:	2301      	movls	r3, #1
 8003f70:	2300      	movhi	r3, #0
 8003f72:	b2db      	uxtb	r3, r3
 8003f74:	4013      	ands	r3, r2
 8003f76:	b2db      	uxtb	r3, r3
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d1e2      	bne.n	8003f42 <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8003f7c:	4803      	ldr	r0, [pc, #12]	; (8003f8c <BSP_LCD_GLASS_DisplayString+0x58>)
 8003f7e:	f7fd ff48 	bl	8001e12 <HAL_LCD_UpdateDisplayRequest>
}
 8003f82:	bf00      	nop
 8003f84:	3710      	adds	r7, #16
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}
 8003f8a:	bf00      	nop
 8003f8c:	2000011c 	.word	0x2000011c

08003f90 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle); 
 8003f94:	4802      	ldr	r0, [pc, #8]	; (8003fa0 <BSP_LCD_GLASS_Clear+0x10>)
 8003f96:	f7fd fee6 	bl	8001d66 <HAL_LCD_Clear>
}
 8003f9a:	bf00      	nop
 8003f9c:	bd80      	pop	{r7, pc}
 8003f9e:	bf00      	nop
 8003fa0:	2000011c 	.word	0x2000011c

08003fa4 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b0c0      	sub	sp, #256	; 0x100
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8003fac:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	601a      	str	r2, [r3, #0]
 8003fb4:	605a      	str	r2, [r3, #4]
 8003fb6:	609a      	str	r2, [r3, #8]
 8003fb8:	60da      	str	r2, [r3, #12]
 8003fba:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8003fbc:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8003fc0:	2244      	movs	r2, #68	; 0x44
 8003fc2:	2100      	movs	r1, #0
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	f000 fe79 	bl	8004cbc <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8003fca:	f107 0320 	add.w	r3, r7, #32
 8003fce:	2288      	movs	r2, #136	; 0x88
 8003fd0:	2100      	movs	r1, #0
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f000 fe72 	bl	8004cbc <memset>
  
  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8003fd8:	4b51      	ldr	r3, [pc, #324]	; (8004120 <LCD_MspInit+0x17c>)
 8003fda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fdc:	4a50      	ldr	r2, [pc, #320]	; (8004120 <LCD_MspInit+0x17c>)
 8003fde:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fe2:	6593      	str	r3, [r2, #88]	; 0x58
 8003fe4:	4b4e      	ldr	r3, [pc, #312]	; (8004120 <LCD_MspInit+0x17c>)
 8003fe6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fe8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fec:	61fb      	str	r3, [r7, #28]
 8003fee:	69fb      	ldr	r3, [r7, #28]
  
  /*##-2- Configure LSE as RTC clock soucre ###################################*/ 
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8003ff0:	2304      	movs	r3, #4
 8003ff2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if(HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8004002:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8004006:	4618      	mov	r0, r3
 8004008:	f7fd ffc2 	bl	8001f90 <HAL_RCC_OscConfig>
 800400c:	4603      	mov	r3, r0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d000      	beq.n	8004014 <LCD_MspInit+0x70>
  { 
    while(1);
 8004012:	e7fe      	b.n	8004012 <LCD_MspInit+0x6e>
  }
  
  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004014:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004018:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800401a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800401e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8004022:	f107 0320 	add.w	r3, r7, #32
 8004026:	4618      	mov	r0, r3
 8004028:	f7fe fd64 	bl	8002af4 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800402c:	4b3c      	ldr	r3, [pc, #240]	; (8004120 <LCD_MspInit+0x17c>)
 800402e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004030:	4a3b      	ldr	r2, [pc, #236]	; (8004120 <LCD_MspInit+0x17c>)
 8004032:	f043 0301 	orr.w	r3, r3, #1
 8004036:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004038:	4b39      	ldr	r3, [pc, #228]	; (8004120 <LCD_MspInit+0x17c>)
 800403a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800403c:	f003 0301 	and.w	r3, r3, #1
 8004040:	61bb      	str	r3, [r7, #24]
 8004042:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004044:	4b36      	ldr	r3, [pc, #216]	; (8004120 <LCD_MspInit+0x17c>)
 8004046:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004048:	4a35      	ldr	r2, [pc, #212]	; (8004120 <LCD_MspInit+0x17c>)
 800404a:	f043 0302 	orr.w	r3, r3, #2
 800404e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004050:	4b33      	ldr	r3, [pc, #204]	; (8004120 <LCD_MspInit+0x17c>)
 8004052:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004054:	f003 0302 	and.w	r3, r3, #2
 8004058:	617b      	str	r3, [r7, #20]
 800405a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800405c:	4b30      	ldr	r3, [pc, #192]	; (8004120 <LCD_MspInit+0x17c>)
 800405e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004060:	4a2f      	ldr	r2, [pc, #188]	; (8004120 <LCD_MspInit+0x17c>)
 8004062:	f043 0304 	orr.w	r3, r3, #4
 8004066:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004068:	4b2d      	ldr	r3, [pc, #180]	; (8004120 <LCD_MspInit+0x17c>)
 800406a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800406c:	f003 0304 	and.w	r3, r3, #4
 8004070:	613b      	str	r3, [r7, #16]
 8004072:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004074:	4b2a      	ldr	r3, [pc, #168]	; (8004120 <LCD_MspInit+0x17c>)
 8004076:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004078:	4a29      	ldr	r2, [pc, #164]	; (8004120 <LCD_MspInit+0x17c>)
 800407a:	f043 0308 	orr.w	r3, r3, #8
 800407e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004080:	4b27      	ldr	r3, [pc, #156]	; (8004120 <LCD_MspInit+0x17c>)
 8004082:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004084:	f003 0308 	and.w	r3, r3, #8
 8004088:	60fb      	str	r3, [r7, #12]
 800408a:	68fb      	ldr	r3, [r7, #12]

  
  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 800408c:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8004090:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8004094:	2302      	movs	r3, #2
 8004096:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 800409a:	2300      	movs	r3, #0
 800409c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_HIGH;
 80040a0:	2303      	movs	r3, #3
 80040a2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 80040a6:	230b      	movs	r3, #11
 80040a8:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 80040ac:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80040b0:	4619      	mov	r1, r3
 80040b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80040b6:	f7fc fe21 	bl	8000cfc <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 80040ba:	f24f 2333 	movw	r3, #62003	; 0xf233
 80040be:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 80040c2:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80040c6:	4619      	mov	r1, r3
 80040c8:	4816      	ldr	r0, [pc, #88]	; (8004124 <LCD_MspInit+0x180>)
 80040ca:	f7fc fe17 	bl	8000cfc <HAL_GPIO_Init>
  
  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 80040ce:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 80040d2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 80040d6:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80040da:	4619      	mov	r1, r3
 80040dc:	4812      	ldr	r0, [pc, #72]	; (8004128 <LCD_MspInit+0x184>)
 80040de:	f7fc fe0d 	bl	8000cfc <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 80040e2:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80040e6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 80040ea:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80040ee:	4619      	mov	r1, r3
 80040f0:	480e      	ldr	r0, [pc, #56]	; (800412c <LCD_MspInit+0x188>)
 80040f2:	f7fc fe03 	bl	8000cfc <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 80040f6:	2002      	movs	r0, #2
 80040f8:	f7fc fcf8 	bl	8000aec <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 80040fc:	4b08      	ldr	r3, [pc, #32]	; (8004120 <LCD_MspInit+0x17c>)
 80040fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004100:	4a07      	ldr	r2, [pc, #28]	; (8004120 <LCD_MspInit+0x17c>)
 8004102:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004106:	6593      	str	r3, [r2, #88]	; 0x58
 8004108:	4b05      	ldr	r3, [pc, #20]	; (8004120 <LCD_MspInit+0x17c>)
 800410a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800410c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004110:	60bb      	str	r3, [r7, #8]
 8004112:	68bb      	ldr	r3, [r7, #8]
}
 8004114:	bf00      	nop
 8004116:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}
 800411e:	bf00      	nop
 8004120:	40021000 	.word	0x40021000
 8004124:	48000400 	.word	0x48000400
 8004128:	48000800 	.word	0x48000800
 800412c:	48000c00 	.word	0x48000c00

08004130 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t* Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8004130:	b480      	push	{r7}
 8004132:	b085      	sub	sp, #20
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
 8004138:	460b      	mov	r3, r1
 800413a:	70fb      	strb	r3, [r7, #3]
 800413c:	4613      	mov	r3, r2
 800413e:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8004140:	2300      	movs	r3, #0
 8004142:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8004144:	2300      	movs	r3, #0
 8004146:	737b      	strb	r3, [r7, #13]
 8004148:	2300      	movs	r3, #0
 800414a:	733b      	strb	r3, [r7, #12]
  
  switch (*Char)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	781b      	ldrb	r3, [r3, #0]
 8004150:	2b2f      	cmp	r3, #47	; 0x2f
 8004152:	d04d      	beq.n	80041f0 <Convert+0xc0>
 8004154:	2b2f      	cmp	r3, #47	; 0x2f
 8004156:	dc11      	bgt.n	800417c <Convert+0x4c>
 8004158:	2b29      	cmp	r3, #41	; 0x29
 800415a:	d02e      	beq.n	80041ba <Convert+0x8a>
 800415c:	2b29      	cmp	r3, #41	; 0x29
 800415e:	dc06      	bgt.n	800416e <Convert+0x3e>
 8004160:	2b25      	cmp	r3, #37	; 0x25
 8004162:	d04c      	beq.n	80041fe <Convert+0xce>
 8004164:	2b28      	cmp	r3, #40	; 0x28
 8004166:	d025      	beq.n	80041b4 <Convert+0x84>
 8004168:	2b20      	cmp	r3, #32
 800416a:	d01c      	beq.n	80041a6 <Convert+0x76>
 800416c:	e057      	b.n	800421e <Convert+0xee>
 800416e:	2b2b      	cmp	r3, #43	; 0x2b
 8004170:	d03a      	beq.n	80041e8 <Convert+0xb8>
 8004172:	2b2b      	cmp	r3, #43	; 0x2b
 8004174:	db1a      	blt.n	80041ac <Convert+0x7c>
 8004176:	2b2d      	cmp	r3, #45	; 0x2d
 8004178:	d032      	beq.n	80041e0 <Convert+0xb0>
 800417a:	e050      	b.n	800421e <Convert+0xee>
 800417c:	2b6d      	cmp	r3, #109	; 0x6d
 800417e:	d023      	beq.n	80041c8 <Convert+0x98>
 8004180:	2b6d      	cmp	r3, #109	; 0x6d
 8004182:	dc04      	bgt.n	800418e <Convert+0x5e>
 8004184:	2b39      	cmp	r3, #57	; 0x39
 8004186:	dd42      	ble.n	800420e <Convert+0xde>
 8004188:	2b64      	cmp	r3, #100	; 0x64
 800418a:	d019      	beq.n	80041c0 <Convert+0x90>
 800418c:	e047      	b.n	800421e <Convert+0xee>
 800418e:	2bb0      	cmp	r3, #176	; 0xb0
 8004190:	d031      	beq.n	80041f6 <Convert+0xc6>
 8004192:	2bb0      	cmp	r3, #176	; 0xb0
 8004194:	dc02      	bgt.n	800419c <Convert+0x6c>
 8004196:	2b6e      	cmp	r3, #110	; 0x6e
 8004198:	d01a      	beq.n	80041d0 <Convert+0xa0>
 800419a:	e040      	b.n	800421e <Convert+0xee>
 800419c:	2bb5      	cmp	r3, #181	; 0xb5
 800419e:	d01b      	beq.n	80041d8 <Convert+0xa8>
 80041a0:	2bff      	cmp	r3, #255	; 0xff
 80041a2:	d030      	beq.n	8004206 <Convert+0xd6>
 80041a4:	e03b      	b.n	800421e <Convert+0xee>
    {
    case ' ' :
      ch = 0x00;
 80041a6:	2300      	movs	r3, #0
 80041a8:	81fb      	strh	r3, [r7, #14]
      break;
 80041aa:	e057      	b.n	800425c <Convert+0x12c>

    case '*':
      ch = C_STAR;
 80041ac:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 80041b0:	81fb      	strh	r3, [r7, #14]
      break;
 80041b2:	e053      	b.n	800425c <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 80041b4:	2328      	movs	r3, #40	; 0x28
 80041b6:	81fb      	strh	r3, [r7, #14]
      break;
 80041b8:	e050      	b.n	800425c <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 80041ba:	2311      	movs	r3, #17
 80041bc:	81fb      	strh	r3, [r7, #14]
      break;
 80041be:	e04d      	b.n	800425c <Convert+0x12c>
      
    case 'd' :
      ch = C_DMAP;
 80041c0:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 80041c4:	81fb      	strh	r3, [r7, #14]
      break;
 80041c6:	e049      	b.n	800425c <Convert+0x12c>
    
    case 'm' :
      ch = C_MMAP;
 80041c8:	f24b 2310 	movw	r3, #45584	; 0xb210
 80041cc:	81fb      	strh	r3, [r7, #14]
      break;
 80041ce:	e045      	b.n	800425c <Convert+0x12c>
    
    case 'n' :
      ch = C_NMAP;
 80041d0:	f242 2310 	movw	r3, #8720	; 0x2210
 80041d4:	81fb      	strh	r3, [r7, #14]
      break;
 80041d6:	e041      	b.n	800425c <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 80041d8:	f246 0384 	movw	r3, #24708	; 0x6084
 80041dc:	81fb      	strh	r3, [r7, #14]
      break;
 80041de:	e03d      	b.n	800425c <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 80041e0:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80041e4:	81fb      	strh	r3, [r7, #14]
      break;
 80041e6:	e039      	b.n	800425c <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 80041e8:	f24a 0314 	movw	r3, #40980	; 0xa014
 80041ec:	81fb      	strh	r3, [r7, #14]
      break;
 80041ee:	e035      	b.n	800425c <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 80041f0:	23c0      	movs	r3, #192	; 0xc0
 80041f2:	81fb      	strh	r3, [r7, #14]
      break;  
 80041f4:	e032      	b.n	800425c <Convert+0x12c>
      
    case '' :
      ch = C_PERCENT_1;
 80041f6:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 80041fa:	81fb      	strh	r3, [r7, #14]
      break;  
 80041fc:	e02e      	b.n	800425c <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2; 
 80041fe:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 8004202:	81fb      	strh	r3, [r7, #14]
      break;
 8004204:	e02a      	b.n	800425c <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 8004206:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 800420a:	81fb      	strh	r3, [r7, #14]
      break ;
 800420c:	e026      	b.n	800425c <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':      
      ch = NumberMap[*Char - ASCII_CHAR_0];    
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	781b      	ldrb	r3, [r3, #0]
 8004212:	3b30      	subs	r3, #48	; 0x30
 8004214:	4a28      	ldr	r2, [pc, #160]	; (80042b8 <Convert+0x188>)
 8004216:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800421a:	81fb      	strh	r3, [r7, #14]
      break;
 800421c:	e01e      	b.n	800425c <Convert+0x12c>
          
    default:
      /* The character Char is one letter in upper case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL) )
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	781b      	ldrb	r3, [r3, #0]
 8004222:	2b5a      	cmp	r3, #90	; 0x5a
 8004224:	d80a      	bhi.n	800423c <Convert+0x10c>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	781b      	ldrb	r3, [r3, #0]
 800422a:	2b40      	cmp	r3, #64	; 0x40
 800422c:	d906      	bls.n	800423c <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	781b      	ldrb	r3, [r3, #0]
 8004232:	3b41      	subs	r3, #65	; 0x41
 8004234:	4a21      	ldr	r2, [pc, #132]	; (80042bc <Convert+0x18c>)
 8004236:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800423a:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && ( *Char > ASCII_CHAR_APOSTROPHE) )
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	781b      	ldrb	r3, [r3, #0]
 8004240:	2b7a      	cmp	r3, #122	; 0x7a
 8004242:	d80a      	bhi.n	800425a <Convert+0x12a>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	781b      	ldrb	r3, [r3, #0]
 8004248:	2b60      	cmp	r3, #96	; 0x60
 800424a:	d906      	bls.n	800425a <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	781b      	ldrb	r3, [r3, #0]
 8004250:	3b61      	subs	r3, #97	; 0x61
 8004252:	4a1a      	ldr	r2, [pc, #104]	; (80042bc <Convert+0x18c>)
 8004254:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004258:	81fb      	strh	r3, [r7, #14]
      }
      break;
 800425a:	bf00      	nop
  }
       
  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 800425c:	78fb      	ldrb	r3, [r7, #3]
 800425e:	2b01      	cmp	r3, #1
 8004260:	d103      	bne.n	800426a <Convert+0x13a>
  {
    ch |= 0x0002;
 8004262:	89fb      	ldrh	r3, [r7, #14]
 8004264:	f043 0302 	orr.w	r3, r3, #2
 8004268:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 800426a:	78bb      	ldrb	r3, [r7, #2]
 800426c:	2b01      	cmp	r3, #1
 800426e:	d103      	bne.n	8004278 <Convert+0x148>
  {
    ch |= 0x0020;
 8004270:	89fb      	ldrh	r3, [r7, #14]
 8004272:	f043 0320 	orr.w	r3, r3, #32
 8004276:	81fb      	strh	r3, [r7, #14]
  }    

  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8004278:	230c      	movs	r3, #12
 800427a:	737b      	strb	r3, [r7, #13]
 800427c:	2300      	movs	r3, #0
 800427e:	733b      	strb	r3, [r7, #12]
 8004280:	e010      	b.n	80042a4 <Convert+0x174>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8004282:	89fa      	ldrh	r2, [r7, #14]
 8004284:	7b7b      	ldrb	r3, [r7, #13]
 8004286:	fa42 f303 	asr.w	r3, r2, r3
 800428a:	461a      	mov	r2, r3
 800428c:	7b3b      	ldrb	r3, [r7, #12]
 800428e:	f002 020f 	and.w	r2, r2, #15
 8004292:	490b      	ldr	r1, [pc, #44]	; (80042c0 <Convert+0x190>)
 8004294:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8004298:	7b7b      	ldrb	r3, [r7, #13]
 800429a:	3b04      	subs	r3, #4
 800429c:	737b      	strb	r3, [r7, #13]
 800429e:	7b3b      	ldrb	r3, [r7, #12]
 80042a0:	3301      	adds	r3, #1
 80042a2:	733b      	strb	r3, [r7, #12]
 80042a4:	7b3b      	ldrb	r3, [r7, #12]
 80042a6:	2b03      	cmp	r3, #3
 80042a8:	d9eb      	bls.n	8004282 <Convert+0x152>
  }
}
 80042aa:	bf00      	nop
 80042ac:	3714      	adds	r7, #20
 80042ae:	46bd      	mov	sp, r7
 80042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b4:	4770      	bx	lr
 80042b6:	bf00      	nop
 80042b8:	08004d6c 	.word	0x08004d6c
 80042bc:	08004d38 	.word	0x08004d38
 80042c0:	2000010c 	.word	0x2000010c

080042c4 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.           
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t* ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b084      	sub	sp, #16
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
 80042cc:	4608      	mov	r0, r1
 80042ce:	4611      	mov	r1, r2
 80042d0:	461a      	mov	r2, r3
 80042d2:	4603      	mov	r3, r0
 80042d4:	70fb      	strb	r3, [r7, #3]
 80042d6:	460b      	mov	r3, r1
 80042d8:	70bb      	strb	r3, [r7, #2]
 80042da:	4613      	mov	r3, r2
 80042dc:	707b      	strb	r3, [r7, #1]
  uint32_t data =0x00;
 80042de:	2300      	movs	r3, #0
 80042e0:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 80042e2:	78ba      	ldrb	r2, [r7, #2]
 80042e4:	78fb      	ldrb	r3, [r7, #3]
 80042e6:	4619      	mov	r1, r3
 80042e8:	6878      	ldr	r0, [r7, #4]
 80042ea:	f7ff ff21 	bl	8004130 <Convert>

  switch (Position)
 80042ee:	787b      	ldrb	r3, [r7, #1]
 80042f0:	2b05      	cmp	r3, #5
 80042f2:	f200 835b 	bhi.w	80049ac <WriteChar+0x6e8>
 80042f6:	a201      	add	r2, pc, #4	; (adr r2, 80042fc <WriteChar+0x38>)
 80042f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042fc:	08004315 	.word	0x08004315
 8004300:	0800440f 	.word	0x0800440f
 8004304:	08004529 	.word	0x08004529
 8004308:	0800462b 	.word	0x0800462b
 800430c:	08004759 	.word	0x08004759
 8004310:	080048a3 	.word	0x080048a3
  {
    /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004314:	4b80      	ldr	r3, [pc, #512]	; (8004518 <WriteChar+0x254>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	011b      	lsls	r3, r3, #4
 800431a:	f003 0210 	and.w	r2, r3, #16
 800431e:	4b7e      	ldr	r3, [pc, #504]	; (8004518 <WriteChar+0x254>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	085b      	lsrs	r3, r3, #1
 8004324:	05db      	lsls	r3, r3, #23
 8004326:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800432a:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800432c:	4b7a      	ldr	r3, [pc, #488]	; (8004518 <WriteChar+0x254>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	089b      	lsrs	r3, r3, #2
 8004332:	059b      	lsls	r3, r3, #22
 8004334:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004338:	431a      	orrs	r2, r3
 800433a:	4b77      	ldr	r3, [pc, #476]	; (8004518 <WriteChar+0x254>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004342:	4313      	orrs	r3, r2
 8004344:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	4a74      	ldr	r2, [pc, #464]	; (800451c <WriteChar+0x258>)
 800434a:	2100      	movs	r1, #0
 800434c:	4874      	ldr	r0, [pc, #464]	; (8004520 <WriteChar+0x25c>)
 800434e:	f7fd fcaf 	bl	8001cb0 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004352:	4b71      	ldr	r3, [pc, #452]	; (8004518 <WriteChar+0x254>)
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	011b      	lsls	r3, r3, #4
 8004358:	f003 0210 	and.w	r2, r3, #16
 800435c:	4b6e      	ldr	r3, [pc, #440]	; (8004518 <WriteChar+0x254>)
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	085b      	lsrs	r3, r3, #1
 8004362:	05db      	lsls	r3, r3, #23
 8004364:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004368:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800436a:	4b6b      	ldr	r3, [pc, #428]	; (8004518 <WriteChar+0x254>)
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	089b      	lsrs	r3, r3, #2
 8004370:	059b      	lsls	r3, r3, #22
 8004372:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004376:	431a      	orrs	r2, r3
 8004378:	4b67      	ldr	r3, [pc, #412]	; (8004518 <WriteChar+0x254>)
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004380:	4313      	orrs	r3, r2
 8004382:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	4a65      	ldr	r2, [pc, #404]	; (800451c <WriteChar+0x258>)
 8004388:	2102      	movs	r1, #2
 800438a:	4865      	ldr	r0, [pc, #404]	; (8004520 <WriteChar+0x25c>)
 800438c:	f7fd fc90 	bl	8001cb0 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004390:	4b61      	ldr	r3, [pc, #388]	; (8004518 <WriteChar+0x254>)
 8004392:	689b      	ldr	r3, [r3, #8]
 8004394:	011b      	lsls	r3, r3, #4
 8004396:	f003 0210 	and.w	r2, r3, #16
 800439a:	4b5f      	ldr	r3, [pc, #380]	; (8004518 <WriteChar+0x254>)
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	085b      	lsrs	r3, r3, #1
 80043a0:	05db      	lsls	r3, r3, #23
 80043a2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80043a6:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80043a8:	4b5b      	ldr	r3, [pc, #364]	; (8004518 <WriteChar+0x254>)
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	089b      	lsrs	r3, r3, #2
 80043ae:	059b      	lsls	r3, r3, #22
 80043b0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043b4:	431a      	orrs	r2, r3
 80043b6:	4b58      	ldr	r3, [pc, #352]	; (8004518 <WriteChar+0x254>)
 80043b8:	689b      	ldr	r3, [r3, #8]
 80043ba:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80043be:	4313      	orrs	r3, r2
 80043c0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	4a55      	ldr	r2, [pc, #340]	; (800451c <WriteChar+0x258>)
 80043c6:	2104      	movs	r1, #4
 80043c8:	4855      	ldr	r0, [pc, #340]	; (8004520 <WriteChar+0x25c>)
 80043ca:	f7fd fc71 	bl	8001cb0 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80043ce:	4b52      	ldr	r3, [pc, #328]	; (8004518 <WriteChar+0x254>)
 80043d0:	68db      	ldr	r3, [r3, #12]
 80043d2:	011b      	lsls	r3, r3, #4
 80043d4:	f003 0210 	and.w	r2, r3, #16
 80043d8:	4b4f      	ldr	r3, [pc, #316]	; (8004518 <WriteChar+0x254>)
 80043da:	68db      	ldr	r3, [r3, #12]
 80043dc:	085b      	lsrs	r3, r3, #1
 80043de:	05db      	lsls	r3, r3, #23
 80043e0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80043e4:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80043e6:	4b4c      	ldr	r3, [pc, #304]	; (8004518 <WriteChar+0x254>)
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	089b      	lsrs	r3, r3, #2
 80043ec:	059b      	lsls	r3, r3, #22
 80043ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043f2:	431a      	orrs	r2, r3
 80043f4:	4b48      	ldr	r3, [pc, #288]	; (8004518 <WriteChar+0x254>)
 80043f6:	68db      	ldr	r3, [r3, #12]
 80043f8:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80043fc:	4313      	orrs	r3, r2
 80043fe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	4a46      	ldr	r2, [pc, #280]	; (800451c <WriteChar+0x258>)
 8004404:	2106      	movs	r1, #6
 8004406:	4846      	ldr	r0, [pc, #280]	; (8004520 <WriteChar+0x25c>)
 8004408:	f7fd fc52 	bl	8001cb0 <HAL_LCD_Write>
      break;
 800440c:	e2cf      	b.n	80049ae <WriteChar+0x6ea>

    /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800440e:	4b42      	ldr	r3, [pc, #264]	; (8004518 <WriteChar+0x254>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	019b      	lsls	r3, r3, #6
 8004414:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8004418:	4b3f      	ldr	r3, [pc, #252]	; (8004518 <WriteChar+0x254>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	085b      	lsrs	r3, r3, #1
 800441e:	035b      	lsls	r3, r3, #13
 8004420:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004424:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004426:	4b3c      	ldr	r3, [pc, #240]	; (8004518 <WriteChar+0x254>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	089b      	lsrs	r3, r3, #2
 800442c:	031b      	lsls	r3, r3, #12
 800442e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004432:	431a      	orrs	r2, r3
 8004434:	4b38      	ldr	r3, [pc, #224]	; (8004518 <WriteChar+0x254>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	08db      	lsrs	r3, r3, #3
 800443a:	015b      	lsls	r3, r3, #5
 800443c:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004440:	4313      	orrs	r3, r2
 8004442:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	4a37      	ldr	r2, [pc, #220]	; (8004524 <WriteChar+0x260>)
 8004448:	2100      	movs	r1, #0
 800444a:	4835      	ldr	r0, [pc, #212]	; (8004520 <WriteChar+0x25c>)
 800444c:	f7fd fc30 	bl	8001cb0 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004450:	4b31      	ldr	r3, [pc, #196]	; (8004518 <WriteChar+0x254>)
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	019b      	lsls	r3, r3, #6
 8004456:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800445a:	4b2f      	ldr	r3, [pc, #188]	; (8004518 <WriteChar+0x254>)
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	085b      	lsrs	r3, r3, #1
 8004460:	035b      	lsls	r3, r3, #13
 8004462:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004466:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004468:	4b2b      	ldr	r3, [pc, #172]	; (8004518 <WriteChar+0x254>)
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	089b      	lsrs	r3, r3, #2
 800446e:	031b      	lsls	r3, r3, #12
 8004470:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004474:	431a      	orrs	r2, r3
 8004476:	4b28      	ldr	r3, [pc, #160]	; (8004518 <WriteChar+0x254>)
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	08db      	lsrs	r3, r3, #3
 800447c:	015b      	lsls	r3, r3, #5
 800447e:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004482:	4313      	orrs	r3, r2
 8004484:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	4a26      	ldr	r2, [pc, #152]	; (8004524 <WriteChar+0x260>)
 800448a:	2102      	movs	r1, #2
 800448c:	4824      	ldr	r0, [pc, #144]	; (8004520 <WriteChar+0x25c>)
 800448e:	f7fd fc0f 	bl	8001cb0 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004492:	4b21      	ldr	r3, [pc, #132]	; (8004518 <WriteChar+0x254>)
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	019b      	lsls	r3, r3, #6
 8004498:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800449c:	4b1e      	ldr	r3, [pc, #120]	; (8004518 <WriteChar+0x254>)
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	085b      	lsrs	r3, r3, #1
 80044a2:	035b      	lsls	r3, r3, #13
 80044a4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80044a8:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80044aa:	4b1b      	ldr	r3, [pc, #108]	; (8004518 <WriteChar+0x254>)
 80044ac:	689b      	ldr	r3, [r3, #8]
 80044ae:	089b      	lsrs	r3, r3, #2
 80044b0:	031b      	lsls	r3, r3, #12
 80044b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80044b6:	431a      	orrs	r2, r3
 80044b8:	4b17      	ldr	r3, [pc, #92]	; (8004518 <WriteChar+0x254>)
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	08db      	lsrs	r3, r3, #3
 80044be:	015b      	lsls	r3, r3, #5
 80044c0:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80044c4:	4313      	orrs	r3, r2
 80044c6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	4a16      	ldr	r2, [pc, #88]	; (8004524 <WriteChar+0x260>)
 80044cc:	2104      	movs	r1, #4
 80044ce:	4814      	ldr	r0, [pc, #80]	; (8004520 <WriteChar+0x25c>)
 80044d0:	f7fd fbee 	bl	8001cb0 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80044d4:	4b10      	ldr	r3, [pc, #64]	; (8004518 <WriteChar+0x254>)
 80044d6:	68db      	ldr	r3, [r3, #12]
 80044d8:	019b      	lsls	r3, r3, #6
 80044da:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80044de:	4b0e      	ldr	r3, [pc, #56]	; (8004518 <WriteChar+0x254>)
 80044e0:	68db      	ldr	r3, [r3, #12]
 80044e2:	085b      	lsrs	r3, r3, #1
 80044e4:	035b      	lsls	r3, r3, #13
 80044e6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80044ea:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80044ec:	4b0a      	ldr	r3, [pc, #40]	; (8004518 <WriteChar+0x254>)
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	089b      	lsrs	r3, r3, #2
 80044f2:	031b      	lsls	r3, r3, #12
 80044f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80044f8:	431a      	orrs	r2, r3
 80044fa:	4b07      	ldr	r3, [pc, #28]	; (8004518 <WriteChar+0x254>)
 80044fc:	68db      	ldr	r3, [r3, #12]
 80044fe:	08db      	lsrs	r3, r3, #3
 8004500:	015b      	lsls	r3, r3, #5
 8004502:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004506:	4313      	orrs	r3, r2
 8004508:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	4a05      	ldr	r2, [pc, #20]	; (8004524 <WriteChar+0x260>)
 800450e:	2106      	movs	r1, #6
 8004510:	4803      	ldr	r0, [pc, #12]	; (8004520 <WriteChar+0x25c>)
 8004512:	f7fd fbcd 	bl	8001cb0 <HAL_LCD_Write>
      break;
 8004516:	e24a      	b.n	80049ae <WriteChar+0x6ea>
 8004518:	2000010c 	.word	0x2000010c
 800451c:	ff3fffe7 	.word	0xff3fffe7
 8004520:	2000011c 	.word	0x2000011c
 8004524:	ffffcf9f 	.word	0xffffcf9f
    
    /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004528:	4b88      	ldr	r3, [pc, #544]	; (800474c <WriteChar+0x488>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	03db      	lsls	r3, r3, #15
 800452e:	b29a      	uxth	r2, r3
 8004530:	4b86      	ldr	r3, [pc, #536]	; (800474c <WriteChar+0x488>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	085b      	lsrs	r3, r3, #1
 8004536:	075b      	lsls	r3, r3, #29
 8004538:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800453c:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800453e:	4b83      	ldr	r3, [pc, #524]	; (800474c <WriteChar+0x488>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	089b      	lsrs	r3, r3, #2
 8004544:	071b      	lsls	r3, r3, #28
 8004546:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800454a:	431a      	orrs	r2, r3
 800454c:	4b7f      	ldr	r3, [pc, #508]	; (800474c <WriteChar+0x488>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	08db      	lsrs	r3, r3, #3
 8004552:	039b      	lsls	r3, r3, #14
 8004554:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004558:	4313      	orrs	r3, r2
 800455a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	4a7c      	ldr	r2, [pc, #496]	; (8004750 <WriteChar+0x48c>)
 8004560:	2100      	movs	r1, #0
 8004562:	487c      	ldr	r0, [pc, #496]	; (8004754 <WriteChar+0x490>)
 8004564:	f7fd fba4 	bl	8001cb0 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004568:	4b78      	ldr	r3, [pc, #480]	; (800474c <WriteChar+0x488>)
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	03db      	lsls	r3, r3, #15
 800456e:	b29a      	uxth	r2, r3
 8004570:	4b76      	ldr	r3, [pc, #472]	; (800474c <WriteChar+0x488>)
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	085b      	lsrs	r3, r3, #1
 8004576:	075b      	lsls	r3, r3, #29
 8004578:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800457c:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800457e:	4b73      	ldr	r3, [pc, #460]	; (800474c <WriteChar+0x488>)
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	089b      	lsrs	r3, r3, #2
 8004584:	071b      	lsls	r3, r3, #28
 8004586:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800458a:	431a      	orrs	r2, r3
 800458c:	4b6f      	ldr	r3, [pc, #444]	; (800474c <WriteChar+0x488>)
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	08db      	lsrs	r3, r3, #3
 8004592:	039b      	lsls	r3, r3, #14
 8004594:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004598:	4313      	orrs	r3, r2
 800459a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	4a6c      	ldr	r2, [pc, #432]	; (8004750 <WriteChar+0x48c>)
 80045a0:	2102      	movs	r1, #2
 80045a2:	486c      	ldr	r0, [pc, #432]	; (8004754 <WriteChar+0x490>)
 80045a4:	f7fd fb84 	bl	8001cb0 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80045a8:	4b68      	ldr	r3, [pc, #416]	; (800474c <WriteChar+0x488>)
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	03db      	lsls	r3, r3, #15
 80045ae:	b29a      	uxth	r2, r3
 80045b0:	4b66      	ldr	r3, [pc, #408]	; (800474c <WriteChar+0x488>)
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	085b      	lsrs	r3, r3, #1
 80045b6:	075b      	lsls	r3, r3, #29
 80045b8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80045bc:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80045be:	4b63      	ldr	r3, [pc, #396]	; (800474c <WriteChar+0x488>)
 80045c0:	689b      	ldr	r3, [r3, #8]
 80045c2:	089b      	lsrs	r3, r3, #2
 80045c4:	071b      	lsls	r3, r3, #28
 80045c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045ca:	431a      	orrs	r2, r3
 80045cc:	4b5f      	ldr	r3, [pc, #380]	; (800474c <WriteChar+0x488>)
 80045ce:	689b      	ldr	r3, [r3, #8]
 80045d0:	08db      	lsrs	r3, r3, #3
 80045d2:	039b      	lsls	r3, r3, #14
 80045d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80045d8:	4313      	orrs	r3, r2
 80045da:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	4a5c      	ldr	r2, [pc, #368]	; (8004750 <WriteChar+0x48c>)
 80045e0:	2104      	movs	r1, #4
 80045e2:	485c      	ldr	r0, [pc, #368]	; (8004754 <WriteChar+0x490>)
 80045e4:	f7fd fb64 	bl	8001cb0 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80045e8:	4b58      	ldr	r3, [pc, #352]	; (800474c <WriteChar+0x488>)
 80045ea:	68db      	ldr	r3, [r3, #12]
 80045ec:	03db      	lsls	r3, r3, #15
 80045ee:	b29a      	uxth	r2, r3
 80045f0:	4b56      	ldr	r3, [pc, #344]	; (800474c <WriteChar+0x488>)
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	085b      	lsrs	r3, r3, #1
 80045f6:	075b      	lsls	r3, r3, #29
 80045f8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80045fc:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80045fe:	4b53      	ldr	r3, [pc, #332]	; (800474c <WriteChar+0x488>)
 8004600:	68db      	ldr	r3, [r3, #12]
 8004602:	089b      	lsrs	r3, r3, #2
 8004604:	071b      	lsls	r3, r3, #28
 8004606:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800460a:	431a      	orrs	r2, r3
 800460c:	4b4f      	ldr	r3, [pc, #316]	; (800474c <WriteChar+0x488>)
 800460e:	68db      	ldr	r3, [r3, #12]
 8004610:	08db      	lsrs	r3, r3, #3
 8004612:	039b      	lsls	r3, r3, #14
 8004614:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004618:	4313      	orrs	r3, r2
 800461a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	4a4c      	ldr	r2, [pc, #304]	; (8004750 <WriteChar+0x48c>)
 8004620:	2106      	movs	r1, #6
 8004622:	484c      	ldr	r0, [pc, #304]	; (8004754 <WriteChar+0x490>)
 8004624:	f7fd fb44 	bl	8001cb0 <HAL_LCD_Write>
      break;
 8004628:	e1c1      	b.n	80049ae <WriteChar+0x6ea>
    
    /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800462a:	4b48      	ldr	r3, [pc, #288]	; (800474c <WriteChar+0x488>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	07da      	lsls	r2, r3, #31
 8004630:	4b46      	ldr	r3, [pc, #280]	; (800474c <WriteChar+0x488>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	08db      	lsrs	r3, r3, #3
 8004636:	079b      	lsls	r3, r3, #30
 8004638:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800463c:	4313      	orrs	r3, r2
 800463e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8004646:	2100      	movs	r1, #0
 8004648:	4842      	ldr	r0, [pc, #264]	; (8004754 <WriteChar+0x490>)
 800464a:	f7fd fb31 	bl	8001cb0 <HAL_LCD_Write>
      
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800464e:	4b3f      	ldr	r3, [pc, #252]	; (800474c <WriteChar+0x488>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f003 0202 	and.w	r2, r3, #2
 8004656:	4b3d      	ldr	r3, [pc, #244]	; (800474c <WriteChar+0x488>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	089b      	lsrs	r3, r3, #2
 800465c:	f003 0301 	and.w	r3, r3, #1
 8004660:	4313      	orrs	r3, r2
 8004662:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	f06f 0203 	mvn.w	r2, #3
 800466a:	2101      	movs	r1, #1
 800466c:	4839      	ldr	r0, [pc, #228]	; (8004754 <WriteChar+0x490>)
 800466e:	f7fd fb1f 	bl	8001cb0 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8004672:	4b36      	ldr	r3, [pc, #216]	; (800474c <WriteChar+0x488>)
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	07da      	lsls	r2, r3, #31
 8004678:	4b34      	ldr	r3, [pc, #208]	; (800474c <WriteChar+0x488>)
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	08db      	lsrs	r3, r3, #3
 800467e:	079b      	lsls	r3, r3, #30
 8004680:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004684:	4313      	orrs	r3, r2
 8004686:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800468e:	2102      	movs	r1, #2
 8004690:	4830      	ldr	r0, [pc, #192]	; (8004754 <WriteChar+0x490>)
 8004692:	f7fd fb0d 	bl	8001cb0 <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8004696:	4b2d      	ldr	r3, [pc, #180]	; (800474c <WriteChar+0x488>)
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	f003 0202 	and.w	r2, r3, #2
 800469e:	4b2b      	ldr	r3, [pc, #172]	; (800474c <WriteChar+0x488>)
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	089b      	lsrs	r3, r3, #2
 80046a4:	f003 0301 	and.w	r3, r3, #1
 80046a8:	4313      	orrs	r3, r2
 80046aa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	f06f 0203 	mvn.w	r2, #3
 80046b2:	2103      	movs	r1, #3
 80046b4:	4827      	ldr	r0, [pc, #156]	; (8004754 <WriteChar+0x490>)
 80046b6:	f7fd fafb 	bl	8001cb0 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80046ba:	4b24      	ldr	r3, [pc, #144]	; (800474c <WriteChar+0x488>)
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	07da      	lsls	r2, r3, #31
 80046c0:	4b22      	ldr	r3, [pc, #136]	; (800474c <WriteChar+0x488>)
 80046c2:	689b      	ldr	r3, [r3, #8]
 80046c4:	08db      	lsrs	r3, r3, #3
 80046c6:	079b      	lsls	r3, r3, #30
 80046c8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80046cc:	4313      	orrs	r3, r2
 80046ce:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80046d6:	2104      	movs	r1, #4
 80046d8:	481e      	ldr	r0, [pc, #120]	; (8004754 <WriteChar+0x490>)
 80046da:	f7fd fae9 	bl	8001cb0 <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80046de:	4b1b      	ldr	r3, [pc, #108]	; (800474c <WriteChar+0x488>)
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	f003 0202 	and.w	r2, r3, #2
 80046e6:	4b19      	ldr	r3, [pc, #100]	; (800474c <WriteChar+0x488>)
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	089b      	lsrs	r3, r3, #2
 80046ec:	f003 0301 	and.w	r3, r3, #1
 80046f0:	4313      	orrs	r3, r2
 80046f2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	f06f 0203 	mvn.w	r2, #3
 80046fa:	2105      	movs	r1, #5
 80046fc:	4815      	ldr	r0, [pc, #84]	; (8004754 <WriteChar+0x490>)
 80046fe:	f7fd fad7 	bl	8001cb0 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8004702:	4b12      	ldr	r3, [pc, #72]	; (800474c <WriteChar+0x488>)
 8004704:	68db      	ldr	r3, [r3, #12]
 8004706:	07da      	lsls	r2, r3, #31
 8004708:	4b10      	ldr	r3, [pc, #64]	; (800474c <WriteChar+0x488>)
 800470a:	68db      	ldr	r3, [r3, #12]
 800470c:	08db      	lsrs	r3, r3, #3
 800470e:	079b      	lsls	r3, r3, #30
 8004710:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004714:	4313      	orrs	r3, r2
 8004716:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800471e:	2106      	movs	r1, #6
 8004720:	480c      	ldr	r0, [pc, #48]	; (8004754 <WriteChar+0x490>)
 8004722:	f7fd fac5 	bl	8001cb0 <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8004726:	4b09      	ldr	r3, [pc, #36]	; (800474c <WriteChar+0x488>)
 8004728:	68db      	ldr	r3, [r3, #12]
 800472a:	f003 0202 	and.w	r2, r3, #2
 800472e:	4b07      	ldr	r3, [pc, #28]	; (800474c <WriteChar+0x488>)
 8004730:	68db      	ldr	r3, [r3, #12]
 8004732:	089b      	lsrs	r3, r3, #2
 8004734:	f003 0301 	and.w	r3, r3, #1
 8004738:	4313      	orrs	r3, r2
 800473a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	f06f 0203 	mvn.w	r2, #3
 8004742:	2107      	movs	r1, #7
 8004744:	4803      	ldr	r0, [pc, #12]	; (8004754 <WriteChar+0x490>)
 8004746:	f7fd fab3 	bl	8001cb0 <HAL_LCD_Write>
      break;
 800474a:	e130      	b.n	80049ae <WriteChar+0x6ea>
 800474c:	2000010c 	.word	0x2000010c
 8004750:	cfff3fff 	.word	0xcfff3fff
 8004754:	2000011c 	.word	0x2000011c
    
    /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
       data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8004758:	4b97      	ldr	r3, [pc, #604]	; (80049b8 <WriteChar+0x6f4>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	085b      	lsrs	r3, r3, #1
 800475e:	065b      	lsls	r3, r3, #25
 8004760:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8004764:	4b94      	ldr	r3, [pc, #592]	; (80049b8 <WriteChar+0x6f4>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	089b      	lsrs	r3, r3, #2
 800476a:	061b      	lsls	r3, r3, #24
 800476c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004770:	4313      	orrs	r3, r2
 8004772:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800477a:	2100      	movs	r1, #0
 800477c:	488f      	ldr	r0, [pc, #572]	; (80049bc <WriteChar+0x6f8>)
 800477e:	f7fd fa97 	bl	8001cb0 <HAL_LCD_Write>
      
      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8004782:	4b8d      	ldr	r3, [pc, #564]	; (80049b8 <WriteChar+0x6f4>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	00db      	lsls	r3, r3, #3
 8004788:	f003 0208 	and.w	r2, r3, #8
 800478c:	4b8a      	ldr	r3, [pc, #552]	; (80049b8 <WriteChar+0x6f4>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	08db      	lsrs	r3, r3, #3
 8004792:	009b      	lsls	r3, r3, #2
 8004794:	f003 0304 	and.w	r3, r3, #4
 8004798:	4313      	orrs	r3, r2
 800479a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	f06f 020c 	mvn.w	r2, #12
 80047a2:	2101      	movs	r1, #1
 80047a4:	4885      	ldr	r0, [pc, #532]	; (80049bc <WriteChar+0x6f8>)
 80047a6:	f7fd fa83 	bl	8001cb0 <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80047aa:	4b83      	ldr	r3, [pc, #524]	; (80049b8 <WriteChar+0x6f4>)
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	085b      	lsrs	r3, r3, #1
 80047b0:	065b      	lsls	r3, r3, #25
 80047b2:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80047b6:	4b80      	ldr	r3, [pc, #512]	; (80049b8 <WriteChar+0x6f4>)
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	089b      	lsrs	r3, r3, #2
 80047bc:	061b      	lsls	r3, r3, #24
 80047be:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80047c2:	4313      	orrs	r3, r2
 80047c4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80047cc:	2102      	movs	r1, #2
 80047ce:	487b      	ldr	r0, [pc, #492]	; (80049bc <WriteChar+0x6f8>)
 80047d0:	f7fd fa6e 	bl	8001cb0 <HAL_LCD_Write>
      
       data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80047d4:	4b78      	ldr	r3, [pc, #480]	; (80049b8 <WriteChar+0x6f4>)
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	00db      	lsls	r3, r3, #3
 80047da:	f003 0208 	and.w	r2, r3, #8
 80047de:	4b76      	ldr	r3, [pc, #472]	; (80049b8 <WriteChar+0x6f4>)
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	08db      	lsrs	r3, r3, #3
 80047e4:	009b      	lsls	r3, r3, #2
 80047e6:	f003 0304 	and.w	r3, r3, #4
 80047ea:	4313      	orrs	r3, r2
 80047ec:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	f06f 020c 	mvn.w	r2, #12
 80047f4:	2103      	movs	r1, #3
 80047f6:	4871      	ldr	r0, [pc, #452]	; (80049bc <WriteChar+0x6f8>)
 80047f8:	f7fd fa5a 	bl	8001cb0 <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80047fc:	4b6e      	ldr	r3, [pc, #440]	; (80049b8 <WriteChar+0x6f4>)
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	085b      	lsrs	r3, r3, #1
 8004802:	065b      	lsls	r3, r3, #25
 8004804:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8004808:	4b6b      	ldr	r3, [pc, #428]	; (80049b8 <WriteChar+0x6f4>)
 800480a:	689b      	ldr	r3, [r3, #8]
 800480c:	089b      	lsrs	r3, r3, #2
 800480e:	061b      	lsls	r3, r3, #24
 8004810:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004814:	4313      	orrs	r3, r2
 8004816:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800481e:	2104      	movs	r1, #4
 8004820:	4866      	ldr	r0, [pc, #408]	; (80049bc <WriteChar+0x6f8>)
 8004822:	f7fd fa45 	bl	8001cb0 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8004826:	4b64      	ldr	r3, [pc, #400]	; (80049b8 <WriteChar+0x6f4>)
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	00db      	lsls	r3, r3, #3
 800482c:	f003 0208 	and.w	r2, r3, #8
 8004830:	4b61      	ldr	r3, [pc, #388]	; (80049b8 <WriteChar+0x6f4>)
 8004832:	689b      	ldr	r3, [r3, #8]
 8004834:	08db      	lsrs	r3, r3, #3
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	f003 0304 	and.w	r3, r3, #4
 800483c:	4313      	orrs	r3, r2
 800483e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	f06f 020c 	mvn.w	r2, #12
 8004846:	2105      	movs	r1, #5
 8004848:	485c      	ldr	r0, [pc, #368]	; (80049bc <WriteChar+0x6f8>)
 800484a:	f7fd fa31 	bl	8001cb0 <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800484e:	4b5a      	ldr	r3, [pc, #360]	; (80049b8 <WriteChar+0x6f4>)
 8004850:	68db      	ldr	r3, [r3, #12]
 8004852:	085b      	lsrs	r3, r3, #1
 8004854:	065b      	lsls	r3, r3, #25
 8004856:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800485a:	4b57      	ldr	r3, [pc, #348]	; (80049b8 <WriteChar+0x6f4>)
 800485c:	68db      	ldr	r3, [r3, #12]
 800485e:	089b      	lsrs	r3, r3, #2
 8004860:	061b      	lsls	r3, r3, #24
 8004862:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004866:	4313      	orrs	r3, r2
 8004868:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8004870:	2106      	movs	r1, #6
 8004872:	4852      	ldr	r0, [pc, #328]	; (80049bc <WriteChar+0x6f8>)
 8004874:	f7fd fa1c 	bl	8001cb0 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8004878:	4b4f      	ldr	r3, [pc, #316]	; (80049b8 <WriteChar+0x6f4>)
 800487a:	68db      	ldr	r3, [r3, #12]
 800487c:	00db      	lsls	r3, r3, #3
 800487e:	f003 0208 	and.w	r2, r3, #8
 8004882:	4b4d      	ldr	r3, [pc, #308]	; (80049b8 <WriteChar+0x6f4>)
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	08db      	lsrs	r3, r3, #3
 8004888:	009b      	lsls	r3, r3, #2
 800488a:	f003 0304 	and.w	r3, r3, #4
 800488e:	4313      	orrs	r3, r2
 8004890:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	f06f 020c 	mvn.w	r2, #12
 8004898:	2107      	movs	r1, #7
 800489a:	4848      	ldr	r0, [pc, #288]	; (80049bc <WriteChar+0x6f8>)
 800489c:	f7fd fa08 	bl	8001cb0 <HAL_LCD_Write>
      break;
 80048a0:	e085      	b.n	80049ae <WriteChar+0x6ea>
    
    /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80048a2:	4b45      	ldr	r3, [pc, #276]	; (80049b8 <WriteChar+0x6f4>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	045b      	lsls	r3, r3, #17
 80048a8:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80048ac:	4b42      	ldr	r3, [pc, #264]	; (80049b8 <WriteChar+0x6f4>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	085b      	lsrs	r3, r3, #1
 80048b2:	021b      	lsls	r3, r3, #8
 80048b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048b8:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80048ba:	4b3f      	ldr	r3, [pc, #252]	; (80049b8 <WriteChar+0x6f4>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	089b      	lsrs	r3, r3, #2
 80048c0:	025b      	lsls	r3, r3, #9
 80048c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80048c6:	431a      	orrs	r2, r3
 80048c8:	4b3b      	ldr	r3, [pc, #236]	; (80049b8 <WriteChar+0x6f4>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	08db      	lsrs	r3, r3, #3
 80048ce:	069b      	lsls	r3, r3, #26
 80048d0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80048d4:	4313      	orrs	r3, r2
 80048d6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	4a39      	ldr	r2, [pc, #228]	; (80049c0 <WriteChar+0x6fc>)
 80048dc:	2100      	movs	r1, #0
 80048de:	4837      	ldr	r0, [pc, #220]	; (80049bc <WriteChar+0x6f8>)
 80048e0:	f7fd f9e6 	bl	8001cb0 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80048e4:	4b34      	ldr	r3, [pc, #208]	; (80049b8 <WriteChar+0x6f4>)
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	045b      	lsls	r3, r3, #17
 80048ea:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80048ee:	4b32      	ldr	r3, [pc, #200]	; (80049b8 <WriteChar+0x6f4>)
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	085b      	lsrs	r3, r3, #1
 80048f4:	021b      	lsls	r3, r3, #8
 80048f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048fa:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80048fc:	4b2e      	ldr	r3, [pc, #184]	; (80049b8 <WriteChar+0x6f4>)
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	089b      	lsrs	r3, r3, #2
 8004902:	025b      	lsls	r3, r3, #9
 8004904:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004908:	431a      	orrs	r2, r3
 800490a:	4b2b      	ldr	r3, [pc, #172]	; (80049b8 <WriteChar+0x6f4>)
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	08db      	lsrs	r3, r3, #3
 8004910:	069b      	lsls	r3, r3, #26
 8004912:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004916:	4313      	orrs	r3, r2
 8004918:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	4a28      	ldr	r2, [pc, #160]	; (80049c0 <WriteChar+0x6fc>)
 800491e:	2102      	movs	r1, #2
 8004920:	4826      	ldr	r0, [pc, #152]	; (80049bc <WriteChar+0x6f8>)
 8004922:	f7fd f9c5 	bl	8001cb0 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004926:	4b24      	ldr	r3, [pc, #144]	; (80049b8 <WriteChar+0x6f4>)
 8004928:	689b      	ldr	r3, [r3, #8]
 800492a:	045b      	lsls	r3, r3, #17
 800492c:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8004930:	4b21      	ldr	r3, [pc, #132]	; (80049b8 <WriteChar+0x6f4>)
 8004932:	689b      	ldr	r3, [r3, #8]
 8004934:	085b      	lsrs	r3, r3, #1
 8004936:	021b      	lsls	r3, r3, #8
 8004938:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800493c:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800493e:	4b1e      	ldr	r3, [pc, #120]	; (80049b8 <WriteChar+0x6f4>)
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	089b      	lsrs	r3, r3, #2
 8004944:	025b      	lsls	r3, r3, #9
 8004946:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800494a:	431a      	orrs	r2, r3
 800494c:	4b1a      	ldr	r3, [pc, #104]	; (80049b8 <WriteChar+0x6f4>)
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	08db      	lsrs	r3, r3, #3
 8004952:	069b      	lsls	r3, r3, #26
 8004954:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004958:	4313      	orrs	r3, r2
 800495a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	4a18      	ldr	r2, [pc, #96]	; (80049c0 <WriteChar+0x6fc>)
 8004960:	2104      	movs	r1, #4
 8004962:	4816      	ldr	r0, [pc, #88]	; (80049bc <WriteChar+0x6f8>)
 8004964:	f7fd f9a4 	bl	8001cb0 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004968:	4b13      	ldr	r3, [pc, #76]	; (80049b8 <WriteChar+0x6f4>)
 800496a:	68db      	ldr	r3, [r3, #12]
 800496c:	045b      	lsls	r3, r3, #17
 800496e:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8004972:	4b11      	ldr	r3, [pc, #68]	; (80049b8 <WriteChar+0x6f4>)
 8004974:	68db      	ldr	r3, [r3, #12]
 8004976:	085b      	lsrs	r3, r3, #1
 8004978:	021b      	lsls	r3, r3, #8
 800497a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800497e:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8004980:	4b0d      	ldr	r3, [pc, #52]	; (80049b8 <WriteChar+0x6f4>)
 8004982:	68db      	ldr	r3, [r3, #12]
 8004984:	089b      	lsrs	r3, r3, #2
 8004986:	025b      	lsls	r3, r3, #9
 8004988:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800498c:	431a      	orrs	r2, r3
 800498e:	4b0a      	ldr	r3, [pc, #40]	; (80049b8 <WriteChar+0x6f4>)
 8004990:	68db      	ldr	r3, [r3, #12]
 8004992:	08db      	lsrs	r3, r3, #3
 8004994:	069b      	lsls	r3, r3, #26
 8004996:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800499a:	4313      	orrs	r3, r2
 800499c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	4a07      	ldr	r2, [pc, #28]	; (80049c0 <WriteChar+0x6fc>)
 80049a2:	2106      	movs	r1, #6
 80049a4:	4805      	ldr	r0, [pc, #20]	; (80049bc <WriteChar+0x6f8>)
 80049a6:	f7fd f983 	bl	8001cb0 <HAL_LCD_Write>
      break;
 80049aa:	e000      	b.n	80049ae <WriteChar+0x6ea>
    
     default:
      break;
 80049ac:	bf00      	nop
  }
}
 80049ae:	bf00      	nop
 80049b0:	3710      	adds	r7, #16
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	bf00      	nop
 80049b8:	2000010c 	.word	0x2000010c
 80049bc:	2000011c 	.word	0x2000011c
 80049c0:	fbfdfcff 	.word	0xfbfdfcff

080049c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b083      	sub	sp, #12
 80049c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049ca:	4b0f      	ldr	r3, [pc, #60]	; (8004a08 <HAL_MspInit+0x44>)
 80049cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049ce:	4a0e      	ldr	r2, [pc, #56]	; (8004a08 <HAL_MspInit+0x44>)
 80049d0:	f043 0301 	orr.w	r3, r3, #1
 80049d4:	6613      	str	r3, [r2, #96]	; 0x60
 80049d6:	4b0c      	ldr	r3, [pc, #48]	; (8004a08 <HAL_MspInit+0x44>)
 80049d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049da:	f003 0301 	and.w	r3, r3, #1
 80049de:	607b      	str	r3, [r7, #4]
 80049e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80049e2:	4b09      	ldr	r3, [pc, #36]	; (8004a08 <HAL_MspInit+0x44>)
 80049e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049e6:	4a08      	ldr	r2, [pc, #32]	; (8004a08 <HAL_MspInit+0x44>)
 80049e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049ec:	6593      	str	r3, [r2, #88]	; 0x58
 80049ee:	4b06      	ldr	r3, [pc, #24]	; (8004a08 <HAL_MspInit+0x44>)
 80049f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049f6:	603b      	str	r3, [r7, #0]
 80049f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80049fa:	bf00      	nop
 80049fc:	370c      	adds	r7, #12
 80049fe:	46bd      	mov	sp, r7
 8004a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a04:	4770      	bx	lr
 8004a06:	bf00      	nop
 8004a08:	40021000 	.word	0x40021000

08004a0c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b08a      	sub	sp, #40	; 0x28
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a14:	f107 0314 	add.w	r3, r7, #20
 8004a18:	2200      	movs	r2, #0
 8004a1a:	601a      	str	r2, [r3, #0]
 8004a1c:	605a      	str	r2, [r3, #4]
 8004a1e:	609a      	str	r2, [r3, #8]
 8004a20:	60da      	str	r2, [r3, #12]
 8004a22:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a17      	ldr	r2, [pc, #92]	; (8004a88 <HAL_I2C_MspInit+0x7c>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d127      	bne.n	8004a7e <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a2e:	4b17      	ldr	r3, [pc, #92]	; (8004a8c <HAL_I2C_MspInit+0x80>)
 8004a30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a32:	4a16      	ldr	r2, [pc, #88]	; (8004a8c <HAL_I2C_MspInit+0x80>)
 8004a34:	f043 0302 	orr.w	r3, r3, #2
 8004a38:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004a3a:	4b14      	ldr	r3, [pc, #80]	; (8004a8c <HAL_I2C_MspInit+0x80>)
 8004a3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a3e:	f003 0302 	and.w	r3, r3, #2
 8004a42:	613b      	str	r3, [r7, #16]
 8004a44:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004a46:	23c0      	movs	r3, #192	; 0xc0
 8004a48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004a4a:	2312      	movs	r3, #18
 8004a4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a52:	2303      	movs	r3, #3
 8004a54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004a56:	2304      	movs	r3, #4
 8004a58:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a5a:	f107 0314 	add.w	r3, r7, #20
 8004a5e:	4619      	mov	r1, r3
 8004a60:	480b      	ldr	r0, [pc, #44]	; (8004a90 <HAL_I2C_MspInit+0x84>)
 8004a62:	f7fc f94b 	bl	8000cfc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004a66:	4b09      	ldr	r3, [pc, #36]	; (8004a8c <HAL_I2C_MspInit+0x80>)
 8004a68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a6a:	4a08      	ldr	r2, [pc, #32]	; (8004a8c <HAL_I2C_MspInit+0x80>)
 8004a6c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004a70:	6593      	str	r3, [r2, #88]	; 0x58
 8004a72:	4b06      	ldr	r3, [pc, #24]	; (8004a8c <HAL_I2C_MspInit+0x80>)
 8004a74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a76:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a7a:	60fb      	str	r3, [r7, #12]
 8004a7c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004a7e:	bf00      	nop
 8004a80:	3728      	adds	r7, #40	; 0x28
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}
 8004a86:	bf00      	nop
 8004a88:	40005400 	.word	0x40005400
 8004a8c:	40021000 	.word	0x40021000
 8004a90:	48000400 	.word	0x48000400

08004a94 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b08a      	sub	sp, #40	; 0x28
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a9c:	f107 0314 	add.w	r3, r7, #20
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	601a      	str	r2, [r3, #0]
 8004aa4:	605a      	str	r2, [r3, #4]
 8004aa6:	609a      	str	r2, [r3, #8]
 8004aa8:	60da      	str	r2, [r3, #12]
 8004aaa:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a26      	ldr	r2, [pc, #152]	; (8004b4c <HAL_LCD_MspInit+0xb8>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d145      	bne.n	8004b42 <HAL_LCD_MspInit+0xae>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8004ab6:	4b26      	ldr	r3, [pc, #152]	; (8004b50 <HAL_LCD_MspInit+0xbc>)
 8004ab8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004aba:	4a25      	ldr	r2, [pc, #148]	; (8004b50 <HAL_LCD_MspInit+0xbc>)
 8004abc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004ac0:	6593      	str	r3, [r2, #88]	; 0x58
 8004ac2:	4b23      	ldr	r3, [pc, #140]	; (8004b50 <HAL_LCD_MspInit+0xbc>)
 8004ac4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ac6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004aca:	613b      	str	r3, [r7, #16]
 8004acc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004ace:	4b20      	ldr	r3, [pc, #128]	; (8004b50 <HAL_LCD_MspInit+0xbc>)
 8004ad0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ad2:	4a1f      	ldr	r2, [pc, #124]	; (8004b50 <HAL_LCD_MspInit+0xbc>)
 8004ad4:	f043 0304 	orr.w	r3, r3, #4
 8004ad8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004ada:	4b1d      	ldr	r3, [pc, #116]	; (8004b50 <HAL_LCD_MspInit+0xbc>)
 8004adc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ade:	f003 0304 	and.w	r3, r3, #4
 8004ae2:	60fb      	str	r3, [r7, #12]
 8004ae4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ae6:	4b1a      	ldr	r3, [pc, #104]	; (8004b50 <HAL_LCD_MspInit+0xbc>)
 8004ae8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004aea:	4a19      	ldr	r2, [pc, #100]	; (8004b50 <HAL_LCD_MspInit+0xbc>)
 8004aec:	f043 0301 	orr.w	r3, r3, #1
 8004af0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004af2:	4b17      	ldr	r3, [pc, #92]	; (8004b50 <HAL_LCD_MspInit+0xbc>)
 8004af4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004af6:	f003 0301 	and.w	r3, r3, #1
 8004afa:	60bb      	str	r3, [r7, #8]
 8004afc:	68bb      	ldr	r3, [r7, #8]
    /**LCD GPIO Configuration
    PC3     ------> LCD_VLCD
    PA8     ------> LCD_COM0
    PA9     ------> LCD_COM1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004afe:	2308      	movs	r3, #8
 8004b00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b02:	2302      	movs	r3, #2
 8004b04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b06:	2300      	movs	r3, #0
 8004b08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8004b0e:	230b      	movs	r3, #11
 8004b10:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004b12:	f107 0314 	add.w	r3, r7, #20
 8004b16:	4619      	mov	r1, r3
 8004b18:	480e      	ldr	r0, [pc, #56]	; (8004b54 <HAL_LCD_MspInit+0xc0>)
 8004b1a:	f7fc f8ef 	bl	8000cfc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004b1e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004b22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b24:	2302      	movs	r3, #2
 8004b26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8004b30:	230b      	movs	r3, #11
 8004b32:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b34:	f107 0314 	add.w	r3, r7, #20
 8004b38:	4619      	mov	r1, r3
 8004b3a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004b3e:	f7fc f8dd 	bl	8000cfc <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 8004b42:	bf00      	nop
 8004b44:	3728      	adds	r7, #40	; 0x28
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bd80      	pop	{r7, pc}
 8004b4a:	bf00      	nop
 8004b4c:	40002400 	.word	0x40002400
 8004b50:	40021000 	.word	0x40021000
 8004b54:	48000800 	.word	0x48000800

08004b58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004b5c:	bf00      	nop
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b64:	4770      	bx	lr

08004b66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004b66:	b480      	push	{r7}
 8004b68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004b6a:	e7fe      	b.n	8004b6a <HardFault_Handler+0x4>

08004b6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004b70:	e7fe      	b.n	8004b70 <MemManage_Handler+0x4>

08004b72 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004b72:	b480      	push	{r7}
 8004b74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004b76:	e7fe      	b.n	8004b76 <BusFault_Handler+0x4>

08004b78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004b7c:	e7fe      	b.n	8004b7c <UsageFault_Handler+0x4>

08004b7e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004b7e:	b480      	push	{r7}
 8004b80:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004b82:	bf00      	nop
 8004b84:	46bd      	mov	sp, r7
 8004b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8a:	4770      	bx	lr

08004b8c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004b90:	bf00      	nop
 8004b92:	46bd      	mov	sp, r7
 8004b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b98:	4770      	bx	lr

08004b9a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004b9a:	b480      	push	{r7}
 8004b9c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004b9e:	bf00      	nop
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba6:	4770      	bx	lr

08004ba8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004bac:	f7fb ff7e 	bl	8000aac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004bb0:	bf00      	nop
 8004bb2:	bd80      	pop	{r7, pc}

08004bb4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004bb8:	4b17      	ldr	r3, [pc, #92]	; (8004c18 <SystemInit+0x64>)
 8004bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bbe:	4a16      	ldr	r2, [pc, #88]	; (8004c18 <SystemInit+0x64>)
 8004bc0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004bc4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8004bc8:	4b14      	ldr	r3, [pc, #80]	; (8004c1c <SystemInit+0x68>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a13      	ldr	r2, [pc, #76]	; (8004c1c <SystemInit+0x68>)
 8004bce:	f043 0301 	orr.w	r3, r3, #1
 8004bd2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8004bd4:	4b11      	ldr	r3, [pc, #68]	; (8004c1c <SystemInit+0x68>)
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8004bda:	4b10      	ldr	r3, [pc, #64]	; (8004c1c <SystemInit+0x68>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a0f      	ldr	r2, [pc, #60]	; (8004c1c <SystemInit+0x68>)
 8004be0:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8004be4:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8004be8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8004bea:	4b0c      	ldr	r3, [pc, #48]	; (8004c1c <SystemInit+0x68>)
 8004bec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004bf0:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004bf2:	4b0a      	ldr	r3, [pc, #40]	; (8004c1c <SystemInit+0x68>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4a09      	ldr	r2, [pc, #36]	; (8004c1c <SystemInit+0x68>)
 8004bf8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004bfc:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8004bfe:	4b07      	ldr	r3, [pc, #28]	; (8004c1c <SystemInit+0x68>)
 8004c00:	2200      	movs	r2, #0
 8004c02:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004c04:	4b04      	ldr	r3, [pc, #16]	; (8004c18 <SystemInit+0x64>)
 8004c06:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004c0a:	609a      	str	r2, [r3, #8]
#endif
}
 8004c0c:	bf00      	nop
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c14:	4770      	bx	lr
 8004c16:	bf00      	nop
 8004c18:	e000ed00 	.word	0xe000ed00
 8004c1c:	40021000 	.word	0x40021000

08004c20 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004c20:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004c58 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004c24:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8004c26:	e003      	b.n	8004c30 <LoopCopyDataInit>

08004c28 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004c28:	4b0c      	ldr	r3, [pc, #48]	; (8004c5c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004c2a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004c2c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8004c2e:	3104      	adds	r1, #4

08004c30 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004c30:	480b      	ldr	r0, [pc, #44]	; (8004c60 <LoopForever+0xa>)
	ldr	r3, =_edata
 8004c32:	4b0c      	ldr	r3, [pc, #48]	; (8004c64 <LoopForever+0xe>)
	adds	r2, r0, r1
 8004c34:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004c36:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004c38:	d3f6      	bcc.n	8004c28 <CopyDataInit>
	ldr	r2, =_sbss
 8004c3a:	4a0b      	ldr	r2, [pc, #44]	; (8004c68 <LoopForever+0x12>)
	b	LoopFillZerobss
 8004c3c:	e002      	b.n	8004c44 <LoopFillZerobss>

08004c3e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8004c3e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004c40:	f842 3b04 	str.w	r3, [r2], #4

08004c44 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004c44:	4b09      	ldr	r3, [pc, #36]	; (8004c6c <LoopForever+0x16>)
	cmp	r2, r3
 8004c46:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004c48:	d3f9      	bcc.n	8004c3e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004c4a:	f7ff ffb3 	bl	8004bb4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004c4e:	f000 f811 	bl	8004c74 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004c52:	f7fe fbff 	bl	8003454 <main>

08004c56 <LoopForever>:

LoopForever:
    b LoopForever
 8004c56:	e7fe      	b.n	8004c56 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004c58:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8004c5c:	08004dc8 	.word	0x08004dc8
	ldr	r0, =_sdata
 8004c60:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004c64:	2000002c 	.word	0x2000002c
	ldr	r2, =_sbss
 8004c68:	2000002c 	.word	0x2000002c
	ldr	r3, = _ebss
 8004c6c:	20000158 	.word	0x20000158

08004c70 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004c70:	e7fe      	b.n	8004c70 <ADC1_2_IRQHandler>
	...

08004c74 <__libc_init_array>:
 8004c74:	b570      	push	{r4, r5, r6, lr}
 8004c76:	4e0d      	ldr	r6, [pc, #52]	; (8004cac <__libc_init_array+0x38>)
 8004c78:	4c0d      	ldr	r4, [pc, #52]	; (8004cb0 <__libc_init_array+0x3c>)
 8004c7a:	1ba4      	subs	r4, r4, r6
 8004c7c:	10a4      	asrs	r4, r4, #2
 8004c7e:	2500      	movs	r5, #0
 8004c80:	42a5      	cmp	r5, r4
 8004c82:	d109      	bne.n	8004c98 <__libc_init_array+0x24>
 8004c84:	4e0b      	ldr	r6, [pc, #44]	; (8004cb4 <__libc_init_array+0x40>)
 8004c86:	4c0c      	ldr	r4, [pc, #48]	; (8004cb8 <__libc_init_array+0x44>)
 8004c88:	f000 f820 	bl	8004ccc <_init>
 8004c8c:	1ba4      	subs	r4, r4, r6
 8004c8e:	10a4      	asrs	r4, r4, #2
 8004c90:	2500      	movs	r5, #0
 8004c92:	42a5      	cmp	r5, r4
 8004c94:	d105      	bne.n	8004ca2 <__libc_init_array+0x2e>
 8004c96:	bd70      	pop	{r4, r5, r6, pc}
 8004c98:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004c9c:	4798      	blx	r3
 8004c9e:	3501      	adds	r5, #1
 8004ca0:	e7ee      	b.n	8004c80 <__libc_init_array+0xc>
 8004ca2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004ca6:	4798      	blx	r3
 8004ca8:	3501      	adds	r5, #1
 8004caa:	e7f2      	b.n	8004c92 <__libc_init_array+0x1e>
 8004cac:	08004dc0 	.word	0x08004dc0
 8004cb0:	08004dc0 	.word	0x08004dc0
 8004cb4:	08004dc0 	.word	0x08004dc0
 8004cb8:	08004dc4 	.word	0x08004dc4

08004cbc <memset>:
 8004cbc:	4402      	add	r2, r0
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d100      	bne.n	8004cc6 <memset+0xa>
 8004cc4:	4770      	bx	lr
 8004cc6:	f803 1b01 	strb.w	r1, [r3], #1
 8004cca:	e7f9      	b.n	8004cc0 <memset+0x4>

08004ccc <_init>:
 8004ccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cce:	bf00      	nop
 8004cd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cd2:	bc08      	pop	{r3}
 8004cd4:	469e      	mov	lr, r3
 8004cd6:	4770      	bx	lr

08004cd8 <_fini>:
 8004cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cda:	bf00      	nop
 8004cdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cde:	bc08      	pop	{r3}
 8004ce0:	469e      	mov	lr, r3
 8004ce2:	4770      	bx	lr
