<stg><name>infer_Pipeline_VITIS_LOOP_107_2</name>


<trans_list>

<trans id="40" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:1 %p_shl_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %p_shl

]]></Node>
<StgValue><ssdm name="p_shl_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:2 %zext_ln80_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln80

]]></Node>
<StgValue><ssdm name="zext_ln80_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="3">
<![CDATA[
newFuncRoot:3 %zext_ln80_cast = zext i3 %zext_ln80_read

]]></Node>
<StgValue><ssdm name="zext_ln80_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i3 0, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc:0 %j_2 = load i3 %j

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:2 %icmp_ln107 = icmp_eq  i3 %j_2, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:3 %add_ln107_1 = add i3 %j_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln107_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln107 = br i1 %icmp_ln107, void %for.inc.split, void %for.inc17.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="3">
<![CDATA[
for.inc.split:1 %j_cast = zext i3 %j_2

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:4 %add_ln107_2 = add i4 %zext_ln80_cast, i4 %j_cast

]]></Node>
<StgValue><ssdm name="add_ln107_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="4">
<![CDATA[
for.inc.split:5 %zext_ln107 = zext i4 %add_ln107_2

]]></Node>
<StgValue><ssdm name="zext_ln107"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:6 %add_ln107 = add i5 %zext_ln107, i5 %p_shl_read

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="5">
<![CDATA[
for.inc.split:7 %zext_ln107_1 = zext i5 %add_ln107

]]></Node>
<StgValue><ssdm name="zext_ln107_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln107_1

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:9 %input_load = load i7 %input_addr

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:12 %store_ln107 = store i3 %add_ln107_1, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0">
<![CDATA[
for.inc17.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:0 %j_cast8 = zext i3 %j_2

]]></Node>
<StgValue><ssdm name="j_cast8"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:2 %speclooptripcount_ln107 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln107"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln107"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:9 %input_load = load i7 %input_addr

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %vec_i_addr = getelementptr i32 %vec_i, i64 0, i64 %j_cast8

]]></Node>
<StgValue><ssdm name="vec_i_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.split:11 %store_ln107 = store i32 %input_load, i8 %vec_i_addr

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:13 %br_ln107 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="41" name="zext_ln80" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln80"/></StgValue>
</port>
<port id="42" name="p_shl" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_shl"/></StgValue>
</port>
<port id="43" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="44" name="vec_i" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="vec_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="46" from="StgValue_45" to="j" fromId="45" toId="5">
</dataflow>
<dataflow id="48" from="_ssdm_op_Read.ap_auto.i5" to="p_shl_read" fromId="47" toId="6">
</dataflow>
<dataflow id="49" from="p_shl" to="p_shl_read" fromId="42" toId="6">
</dataflow>
<dataflow id="51" from="_ssdm_op_Read.ap_auto.i3" to="zext_ln80_read" fromId="50" toId="7">
</dataflow>
<dataflow id="52" from="zext_ln80" to="zext_ln80_read" fromId="41" toId="7">
</dataflow>
<dataflow id="53" from="zext_ln80_read" to="zext_ln80_cast" fromId="7" toId="8">
</dataflow>
<dataflow id="55" from="StgValue_54" to="store_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="56" from="j" to="store_ln0" fromId="5" toId="9">
</dataflow>
<dataflow id="57" from="j" to="j_2" fromId="5" toId="11">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="58" toId="12">
</dataflow>
<dataflow id="61" from="StgValue_60" to="specpipeline_ln0" fromId="60" toId="12">
</dataflow>
<dataflow id="63" from="StgValue_62" to="specpipeline_ln0" fromId="62" toId="12">
</dataflow>
<dataflow id="64" from="StgValue_45" to="specpipeline_ln0" fromId="45" toId="12">
</dataflow>
<dataflow id="65" from="StgValue_62" to="specpipeline_ln0" fromId="62" toId="12">
</dataflow>
<dataflow id="67" from="p_str" to="specpipeline_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="68" from="j_2" to="icmp_ln107" fromId="11" toId="13">
</dataflow>
<dataflow id="70" from="StgValue_69" to="icmp_ln107" fromId="69" toId="13">
</dataflow>
<dataflow id="71" from="j_2" to="add_ln107_1" fromId="11" toId="14">
</dataflow>
<dataflow id="73" from="StgValue_72" to="add_ln107_1" fromId="72" toId="14">
</dataflow>
<dataflow id="74" from="icmp_ln107" to="br_ln107" fromId="13" toId="15">
</dataflow>
<dataflow id="75" from="j_2" to="j_cast" fromId="11" toId="16">
</dataflow>
<dataflow id="76" from="zext_ln80_cast" to="add_ln107_2" fromId="8" toId="17">
</dataflow>
<dataflow id="77" from="j_cast" to="add_ln107_2" fromId="16" toId="17">
</dataflow>
<dataflow id="78" from="add_ln107_2" to="zext_ln107" fromId="17" toId="18">
</dataflow>
<dataflow id="79" from="zext_ln107" to="add_ln107" fromId="18" toId="19">
</dataflow>
<dataflow id="80" from="p_shl_read" to="add_ln107" fromId="6" toId="19">
</dataflow>
<dataflow id="81" from="add_ln107" to="zext_ln107_1" fromId="19" toId="20">
</dataflow>
<dataflow id="82" from="input_r" to="input_addr" fromId="43" toId="21">
</dataflow>
<dataflow id="84" from="StgValue_83" to="input_addr" fromId="83" toId="21">
</dataflow>
<dataflow id="85" from="zext_ln107_1" to="input_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="86" from="input_addr" to="input_load" fromId="21" toId="22">
</dataflow>
<dataflow id="87" from="add_ln107_1" to="store_ln107" fromId="14" toId="23">
</dataflow>
<dataflow id="88" from="j" to="store_ln107" fromId="5" toId="23">
</dataflow>
<dataflow id="89" from="j_2" to="j_cast8" fromId="11" toId="24">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln107" fromId="90" toId="25">
</dataflow>
<dataflow id="93" from="StgValue_92" to="speclooptripcount_ln107" fromId="92" toId="25">
</dataflow>
<dataflow id="94" from="StgValue_92" to="speclooptripcount_ln107" fromId="92" toId="25">
</dataflow>
<dataflow id="95" from="StgValue_92" to="speclooptripcount_ln107" fromId="92" toId="25">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecLoopName" to="specloopname_ln107" fromId="96" toId="26">
</dataflow>
<dataflow id="99" from="empty_12" to="specloopname_ln107" fromId="98" toId="26">
</dataflow>
<dataflow id="100" from="input_addr" to="input_load" fromId="21" toId="27">
</dataflow>
<dataflow id="101" from="vec_i" to="vec_i_addr" fromId="44" toId="28">
</dataflow>
<dataflow id="102" from="StgValue_83" to="vec_i_addr" fromId="83" toId="28">
</dataflow>
<dataflow id="103" from="j_cast8" to="vec_i_addr" fromId="24" toId="28">
</dataflow>
<dataflow id="104" from="input_load" to="store_ln107" fromId="27" toId="29">
</dataflow>
<dataflow id="105" from="vec_i_addr" to="store_ln107" fromId="28" toId="29">
</dataflow>
<dataflow id="106" from="icmp_ln107" to="StgValue_2" fromId="13" toId="2">
</dataflow>
</dataflows>


</stg>
