<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Users/oa508/Documents/CO_project_phase2_v2_v4/testbench_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="controller_package" />
            <top_module name="data_path_package" />
            <top_module name="mips_package" />
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_signed" />
            <top_module name="std_logic_textio" />
            <top_module name="std_logic_unsigned" />
            <top_module name="testbench" />
            <top_module name="textio" />
            <top_module name="top_package" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="12" />
   <wvobject fp_name="/testbench/writedata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">writedata[31:0]</obj_property>
      <obj_property name="ObjectShortName">writedata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dataadr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dataadr[31:0]</obj_property>
      <obj_property name="ObjectShortName">dataadr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/memwrite" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">memwrite</obj_property>
      <obj_property name="ObjectShortName">memwrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips_instace/pc" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips_instace/instr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">instr[31:0]</obj_property>
      <obj_property name="ObjectShortName">instr[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips_instace/datapath_instance/pcmux/i0" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">i0[31:0]</obj_property>
      <obj_property name="ObjectShortName">i0[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips_instace/datapath_instance/pcmux/i1" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">i1[31:0]</obj_property>
      <obj_property name="ObjectShortName">i1[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips_instace/datapath_instance/pcmux/s" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">s</obj_property>
      <obj_property name="ObjectShortName">s</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips_instace/datapath_instance/pcmux/y" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">y[31:0]</obj_property>
      <obj_property name="ObjectShortName">y[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips_instace/datapath_instance/pcmux/n" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">n</obj_property>
      <obj_property name="ObjectShortName">n</obj_property>
   </wvobject>
</wave_config>
