// Seed: 2376958337
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire [-1 : 1] id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd51
) (
    _id_1
);
  input wire _id_1;
  logic id_2 [1 : 1];
  logic id_3;
  ;
  logic id_4;
  wire [-1 'b0 : ""] id_5 = id_5;
  initial id_2 <= id_3[id_1 : 1];
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
  wire id_6 = id_6;
  parameter id_7 = -1;
endmodule
