$comment
	File created using the following command:
		vcd file projeto1-descomp.msim.vcd -direction
$end
$date
	Sat Oct 17 16:47:55 2020
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module clock_vhd_vec_tst $end
$var wire 1 ! clock_50 $end
$var wire 1 " data_out [7] $end
$var wire 1 # data_out [6] $end
$var wire 1 $ data_out [5] $end
$var wire 1 % data_out [4] $end
$var wire 1 & data_out [3] $end
$var wire 1 ' data_out [2] $end
$var wire 1 ( data_out [1] $end
$var wire 1 ) data_out [0] $end
$var wire 1 * HEX0 [6] $end
$var wire 1 + HEX0 [5] $end
$var wire 1 , HEX0 [4] $end
$var wire 1 - HEX0 [3] $end
$var wire 1 . HEX0 [2] $end
$var wire 1 / HEX0 [1] $end
$var wire 1 0 HEX0 [0] $end
$var wire 1 1 HEX1 [6] $end
$var wire 1 2 HEX1 [5] $end
$var wire 1 3 HEX1 [4] $end
$var wire 1 4 HEX1 [3] $end
$var wire 1 5 HEX1 [2] $end
$var wire 1 6 HEX1 [1] $end
$var wire 1 7 HEX1 [0] $end
$var wire 1 8 HEX2 [6] $end
$var wire 1 9 HEX2 [5] $end
$var wire 1 : HEX2 [4] $end
$var wire 1 ; HEX2 [3] $end
$var wire 1 < HEX2 [2] $end
$var wire 1 = HEX2 [1] $end
$var wire 1 > HEX2 [0] $end
$var wire 1 ? HEX3 [6] $end
$var wire 1 @ HEX3 [5] $end
$var wire 1 A HEX3 [4] $end
$var wire 1 B HEX3 [3] $end
$var wire 1 C HEX3 [2] $end
$var wire 1 D HEX3 [1] $end
$var wire 1 E HEX3 [0] $end
$var wire 1 F HEX4 [6] $end
$var wire 1 G HEX4 [5] $end
$var wire 1 H HEX4 [4] $end
$var wire 1 I HEX4 [3] $end
$var wire 1 J HEX4 [2] $end
$var wire 1 K HEX4 [1] $end
$var wire 1 L HEX4 [0] $end
$var wire 1 M HEX5 [6] $end
$var wire 1 N HEX5 [5] $end
$var wire 1 O HEX5 [4] $end
$var wire 1 P HEX5 [3] $end
$var wire 1 Q HEX5 [2] $end
$var wire 1 R HEX5 [1] $end
$var wire 1 S HEX5 [0] $end
$var wire 1 T LEDR [8] $end
$var wire 1 U LEDR [7] $end
$var wire 1 V LEDR [6] $end
$var wire 1 W LEDR [5] $end
$var wire 1 X LEDR [4] $end
$var wire 1 Y LEDR [3] $end
$var wire 1 Z LEDR [2] $end
$var wire 1 [ LEDR [1] $end
$var wire 1 \ LEDR [0] $end
$var wire 1 ] pintest [8] $end
$var wire 1 ^ pintest [7] $end
$var wire 1 _ pintest [6] $end
$var wire 1 ` pintest [5] $end
$var wire 1 a pintest [4] $end
$var wire 1 b pintest [3] $end
$var wire 1 c pintest [2] $end
$var wire 1 d pintest [1] $end
$var wire 1 e pintest [0] $end
$var wire 1 f pintestULAA [7] $end
$var wire 1 g pintestULAA [6] $end
$var wire 1 h pintestULAA [5] $end
$var wire 1 i pintestULAA [4] $end
$var wire 1 j pintestULAA [3] $end
$var wire 1 k pintestULAA [2] $end
$var wire 1 l pintestULAA [1] $end
$var wire 1 m pintestULAA [0] $end
$var wire 1 n pintestULAB [7] $end
$var wire 1 o pintestULAB [6] $end
$var wire 1 p pintestULAB [5] $end
$var wire 1 q pintestULAB [4] $end
$var wire 1 r pintestULAB [3] $end
$var wire 1 s pintestULAB [2] $end
$var wire 1 t pintestULAB [1] $end
$var wire 1 u pintestULAB [0] $end
$var wire 1 v pintestULAFLAG $end
$var wire 1 w SW [9] $end
$var wire 1 x SW [8] $end
$var wire 1 y SW [7] $end
$var wire 1 z SW [6] $end
$var wire 1 { SW [5] $end
$var wire 1 | SW [4] $end
$var wire 1 } SW [3] $end
$var wire 1 ~ SW [2] $end
$var wire 1 !! SW [1] $end
$var wire 1 "! SW [0] $end

$scope module i1 $end
$var wire 1 #! gnd $end
$var wire 1 $! vcc $end
$var wire 1 %! unknown $end
$var wire 1 &! devoe $end
$var wire 1 '! devclrn $end
$var wire 1 (! devpor $end
$var wire 1 )! ww_devoe $end
$var wire 1 *! ww_devclrn $end
$var wire 1 +! ww_devpor $end
$var wire 1 ,! ww_clock_50 $end
$var wire 1 -! ww_HEX0 [6] $end
$var wire 1 .! ww_HEX0 [5] $end
$var wire 1 /! ww_HEX0 [4] $end
$var wire 1 0! ww_HEX0 [3] $end
$var wire 1 1! ww_HEX0 [2] $end
$var wire 1 2! ww_HEX0 [1] $end
$var wire 1 3! ww_HEX0 [0] $end
$var wire 1 4! ww_HEX1 [6] $end
$var wire 1 5! ww_HEX1 [5] $end
$var wire 1 6! ww_HEX1 [4] $end
$var wire 1 7! ww_HEX1 [3] $end
$var wire 1 8! ww_HEX1 [2] $end
$var wire 1 9! ww_HEX1 [1] $end
$var wire 1 :! ww_HEX1 [0] $end
$var wire 1 ;! ww_HEX2 [6] $end
$var wire 1 <! ww_HEX2 [5] $end
$var wire 1 =! ww_HEX2 [4] $end
$var wire 1 >! ww_HEX2 [3] $end
$var wire 1 ?! ww_HEX2 [2] $end
$var wire 1 @! ww_HEX2 [1] $end
$var wire 1 A! ww_HEX2 [0] $end
$var wire 1 B! ww_HEX3 [6] $end
$var wire 1 C! ww_HEX3 [5] $end
$var wire 1 D! ww_HEX3 [4] $end
$var wire 1 E! ww_HEX3 [3] $end
$var wire 1 F! ww_HEX3 [2] $end
$var wire 1 G! ww_HEX3 [1] $end
$var wire 1 H! ww_HEX3 [0] $end
$var wire 1 I! ww_HEX4 [6] $end
$var wire 1 J! ww_HEX4 [5] $end
$var wire 1 K! ww_HEX4 [4] $end
$var wire 1 L! ww_HEX4 [3] $end
$var wire 1 M! ww_HEX4 [2] $end
$var wire 1 N! ww_HEX4 [1] $end
$var wire 1 O! ww_HEX4 [0] $end
$var wire 1 P! ww_HEX5 [6] $end
$var wire 1 Q! ww_HEX5 [5] $end
$var wire 1 R! ww_HEX5 [4] $end
$var wire 1 S! ww_HEX5 [3] $end
$var wire 1 T! ww_HEX5 [2] $end
$var wire 1 U! ww_HEX5 [1] $end
$var wire 1 V! ww_HEX5 [0] $end
$var wire 1 W! ww_pintest [8] $end
$var wire 1 X! ww_pintest [7] $end
$var wire 1 Y! ww_pintest [6] $end
$var wire 1 Z! ww_pintest [5] $end
$var wire 1 [! ww_pintest [4] $end
$var wire 1 \! ww_pintest [3] $end
$var wire 1 ]! ww_pintest [2] $end
$var wire 1 ^! ww_pintest [1] $end
$var wire 1 _! ww_pintest [0] $end
$var wire 1 `! ww_pintestULAA [7] $end
$var wire 1 a! ww_pintestULAA [6] $end
$var wire 1 b! ww_pintestULAA [5] $end
$var wire 1 c! ww_pintestULAA [4] $end
$var wire 1 d! ww_pintestULAA [3] $end
$var wire 1 e! ww_pintestULAA [2] $end
$var wire 1 f! ww_pintestULAA [1] $end
$var wire 1 g! ww_pintestULAA [0] $end
$var wire 1 h! ww_pintestULAB [7] $end
$var wire 1 i! ww_pintestULAB [6] $end
$var wire 1 j! ww_pintestULAB [5] $end
$var wire 1 k! ww_pintestULAB [4] $end
$var wire 1 l! ww_pintestULAB [3] $end
$var wire 1 m! ww_pintestULAB [2] $end
$var wire 1 n! ww_pintestULAB [1] $end
$var wire 1 o! ww_pintestULAB [0] $end
$var wire 1 p! ww_pintestULAFLAG $end
$var wire 1 q! ww_LEDR [8] $end
$var wire 1 r! ww_LEDR [7] $end
$var wire 1 s! ww_LEDR [6] $end
$var wire 1 t! ww_LEDR [5] $end
$var wire 1 u! ww_LEDR [4] $end
$var wire 1 v! ww_LEDR [3] $end
$var wire 1 w! ww_LEDR [2] $end
$var wire 1 x! ww_LEDR [1] $end
$var wire 1 y! ww_LEDR [0] $end
$var wire 1 z! ww_SW [9] $end
$var wire 1 {! ww_SW [8] $end
$var wire 1 |! ww_SW [7] $end
$var wire 1 }! ww_SW [6] $end
$var wire 1 ~! ww_SW [5] $end
$var wire 1 !" ww_SW [4] $end
$var wire 1 "" ww_SW [3] $end
$var wire 1 #" ww_SW [2] $end
$var wire 1 $" ww_SW [1] $end
$var wire 1 %" ww_SW [0] $end
$var wire 1 &" ww_data_out [7] $end
$var wire 1 '" ww_data_out [6] $end
$var wire 1 (" ww_data_out [5] $end
$var wire 1 )" ww_data_out [4] $end
$var wire 1 *" ww_data_out [3] $end
$var wire 1 +" ww_data_out [2] $end
$var wire 1 ," ww_data_out [1] $end
$var wire 1 -" ww_data_out [0] $end
$var wire 1 ." \SW[8]~input_o\ $end
$var wire 1 /" \SW[9]~input_o\ $end
$var wire 1 0" \SW[0]~input_o\ $end
$var wire 1 1" \SW[1]~input_o\ $end
$var wire 1 2" \SW[2]~input_o\ $end
$var wire 1 3" \SW[3]~input_o\ $end
$var wire 1 4" \SW[4]~input_o\ $end
$var wire 1 5" \SW[5]~input_o\ $end
$var wire 1 6" \SW[6]~input_o\ $end
$var wire 1 7" \SW[7]~input_o\ $end
$var wire 1 8" \data_out[0]~output_o\ $end
$var wire 1 9" \data_out[1]~output_o\ $end
$var wire 1 :" \data_out[2]~output_o\ $end
$var wire 1 ;" \data_out[3]~output_o\ $end
$var wire 1 <" \data_out[4]~output_o\ $end
$var wire 1 =" \data_out[5]~output_o\ $end
$var wire 1 >" \data_out[6]~output_o\ $end
$var wire 1 ?" \data_out[7]~output_o\ $end
$var wire 1 @" \HEX0[0]~output_o\ $end
$var wire 1 A" \HEX0[1]~output_o\ $end
$var wire 1 B" \HEX0[2]~output_o\ $end
$var wire 1 C" \HEX0[3]~output_o\ $end
$var wire 1 D" \HEX0[4]~output_o\ $end
$var wire 1 E" \HEX0[5]~output_o\ $end
$var wire 1 F" \HEX0[6]~output_o\ $end
$var wire 1 G" \HEX1[0]~output_o\ $end
$var wire 1 H" \HEX1[1]~output_o\ $end
$var wire 1 I" \HEX1[2]~output_o\ $end
$var wire 1 J" \HEX1[3]~output_o\ $end
$var wire 1 K" \HEX1[4]~output_o\ $end
$var wire 1 L" \HEX1[5]~output_o\ $end
$var wire 1 M" \HEX1[6]~output_o\ $end
$var wire 1 N" \HEX2[0]~output_o\ $end
$var wire 1 O" \HEX2[1]~output_o\ $end
$var wire 1 P" \HEX2[2]~output_o\ $end
$var wire 1 Q" \HEX2[3]~output_o\ $end
$var wire 1 R" \HEX2[4]~output_o\ $end
$var wire 1 S" \HEX2[5]~output_o\ $end
$var wire 1 T" \HEX2[6]~output_o\ $end
$var wire 1 U" \HEX3[0]~output_o\ $end
$var wire 1 V" \HEX3[1]~output_o\ $end
$var wire 1 W" \HEX3[2]~output_o\ $end
$var wire 1 X" \HEX3[3]~output_o\ $end
$var wire 1 Y" \HEX3[4]~output_o\ $end
$var wire 1 Z" \HEX3[5]~output_o\ $end
$var wire 1 [" \HEX3[6]~output_o\ $end
$var wire 1 \" \HEX4[0]~output_o\ $end
$var wire 1 ]" \HEX4[1]~output_o\ $end
$var wire 1 ^" \HEX4[2]~output_o\ $end
$var wire 1 _" \HEX4[3]~output_o\ $end
$var wire 1 `" \HEX4[4]~output_o\ $end
$var wire 1 a" \HEX4[5]~output_o\ $end
$var wire 1 b" \HEX4[6]~output_o\ $end
$var wire 1 c" \HEX5[0]~output_o\ $end
$var wire 1 d" \HEX5[1]~output_o\ $end
$var wire 1 e" \HEX5[2]~output_o\ $end
$var wire 1 f" \HEX5[3]~output_o\ $end
$var wire 1 g" \HEX5[4]~output_o\ $end
$var wire 1 h" \HEX5[5]~output_o\ $end
$var wire 1 i" \HEX5[6]~output_o\ $end
$var wire 1 j" \pintest[0]~output_o\ $end
$var wire 1 k" \pintest[1]~output_o\ $end
$var wire 1 l" \pintest[2]~output_o\ $end
$var wire 1 m" \pintest[3]~output_o\ $end
$var wire 1 n" \pintest[4]~output_o\ $end
$var wire 1 o" \pintest[5]~output_o\ $end
$var wire 1 p" \pintest[6]~output_o\ $end
$var wire 1 q" \pintest[7]~output_o\ $end
$var wire 1 r" \pintest[8]~output_o\ $end
$var wire 1 s" \pintestULAA[0]~output_o\ $end
$var wire 1 t" \pintestULAA[1]~output_o\ $end
$var wire 1 u" \pintestULAA[2]~output_o\ $end
$var wire 1 v" \pintestULAA[3]~output_o\ $end
$var wire 1 w" \pintestULAA[4]~output_o\ $end
$var wire 1 x" \pintestULAA[5]~output_o\ $end
$var wire 1 y" \pintestULAA[6]~output_o\ $end
$var wire 1 z" \pintestULAA[7]~output_o\ $end
$var wire 1 {" \pintestULAB[0]~output_o\ $end
$var wire 1 |" \pintestULAB[1]~output_o\ $end
$var wire 1 }" \pintestULAB[2]~output_o\ $end
$var wire 1 ~" \pintestULAB[3]~output_o\ $end
$var wire 1 !# \pintestULAB[4]~output_o\ $end
$var wire 1 "# \pintestULAB[5]~output_o\ $end
$var wire 1 ## \pintestULAB[6]~output_o\ $end
$var wire 1 $# \pintestULAB[7]~output_o\ $end
$var wire 1 %# \pintestULAFLAG~output_o\ $end
$var wire 1 &# \LEDR[0]~output_o\ $end
$var wire 1 '# \LEDR[1]~output_o\ $end
$var wire 1 (# \LEDR[2]~output_o\ $end
$var wire 1 )# \LEDR[3]~output_o\ $end
$var wire 1 *# \LEDR[4]~output_o\ $end
$var wire 1 +# \LEDR[5]~output_o\ $end
$var wire 1 ,# \LEDR[6]~output_o\ $end
$var wire 1 -# \LEDR[7]~output_o\ $end
$var wire 1 .# \LEDR[8]~output_o\ $end
$var wire 1 /# \clock_50~input_o\ $end
$var wire 1 0# \cpu|instruction_search|adder|Add0~1_sumout\ $end
$var wire 1 1# \cpu|instruction_search|adder|Add0~2\ $end
$var wire 1 2# \cpu|instruction_search|adder|Add0~5_sumout\ $end
$var wire 1 3# \cpu|instruction_search|adder|Add0~6\ $end
$var wire 1 4# \cpu|instruction_search|adder|Add0~9_sumout\ $end
$var wire 1 5# \cpu|instruction_search|adder|Add0~10\ $end
$var wire 1 6# \cpu|instruction_search|adder|Add0~13_sumout\ $end
$var wire 1 7# \cpu|instruction_search|adder|Add0~14\ $end
$var wire 1 8# \cpu|instruction_search|adder|Add0~17_sumout\ $end
$var wire 1 9# \cpu|instruction_search|adder|Add0~18\ $end
$var wire 1 :# \cpu|instruction_search|adder|Add0~21_sumout\ $end
$var wire 1 ;# \cpu|instruction_search|adder|Add0~22\ $end
$var wire 1 <# \cpu|instruction_search|adder|Add0~25_sumout\ $end
$var wire 1 =# \cpu|instruction_search|adder|Add0~26\ $end
$var wire 1 ># \cpu|instruction_search|adder|Add0~29_sumout\ $end
$var wire 1 ?# \cpu|instruction_search|adder|Add0~30\ $end
$var wire 1 @# \cpu|instruction_search|adder|Add0~33_sumout\ $end
$var wire 1 A# \decoder|Dado~1_combout\ $end
$var wire 1 B# \decoder|Dado~0_combout\ $end
$var wire 1 C# \temporizador|baseTempo|Add0~17_sumout\ $end
$var wire 1 D# \temporizador|baseTempo|Equal0~0_combout\ $end
$var wire 1 E# \temporizador|baseTempo|Add0~2\ $end
$var wire 1 F# \temporizador|baseTempo|Add0~33_sumout\ $end
$var wire 1 G# \temporizador|baseTempo|Add0~34\ $end
$var wire 1 H# \temporizador|baseTempo|Add0~29_sumout\ $end
$var wire 1 I# \temporizador|baseTempo|Equal0~1_combout\ $end
$var wire 1 J# \temporizador|baseTempo|Add0~30\ $end
$var wire 1 K# \temporizador|baseTempo|Add0~97_sumout\ $end
$var wire 1 L# \temporizador|baseTempo|Add0~98\ $end
$var wire 1 M# \temporizador|baseTempo|Add0~93_sumout\ $end
$var wire 1 N# \temporizador|baseTempo|Add0~94\ $end
$var wire 1 O# \temporizador|baseTempo|Add0~89_sumout\ $end
$var wire 1 P# \temporizador|baseTempo|Add0~90\ $end
$var wire 1 Q# \temporizador|baseTempo|Add0~85_sumout\ $end
$var wire 1 R# \temporizador|baseTempo|Add0~86\ $end
$var wire 1 S# \temporizador|baseTempo|Add0~81_sumout\ $end
$var wire 1 T# \temporizador|baseTempo|Add0~82\ $end
$var wire 1 U# \temporizador|baseTempo|Add0~77_sumout\ $end
$var wire 1 V# \temporizador|baseTempo|Add0~78\ $end
$var wire 1 W# \temporizador|baseTempo|Add0~73_sumout\ $end
$var wire 1 X# \temporizador|baseTempo|Add0~74\ $end
$var wire 1 Y# \temporizador|baseTempo|Add0~69_sumout\ $end
$var wire 1 Z# \temporizador|baseTempo|Add0~70\ $end
$var wire 1 [# \temporizador|baseTempo|Add0~65_sumout\ $end
$var wire 1 \# \temporizador|baseTempo|Add0~66\ $end
$var wire 1 ]# \temporizador|baseTempo|Add0~61_sumout\ $end
$var wire 1 ^# \temporizador|baseTempo|Add0~62\ $end
$var wire 1 _# \temporizador|baseTempo|Add0~57_sumout\ $end
$var wire 1 `# \temporizador|baseTempo|Equal0~2_combout\ $end
$var wire 1 a# \temporizador|baseTempo|Equal0~3_combout\ $end
$var wire 1 b# \temporizador|baseTempo|Equal0~4_combout\ $end
$var wire 1 c# \temporizador|baseTempo|Add0~18\ $end
$var wire 1 d# \temporizador|baseTempo|Add0~13_sumout\ $end
$var wire 1 e# \temporizador|baseTempo|Add0~14\ $end
$var wire 1 f# \temporizador|baseTempo|Add0~9_sumout\ $end
$var wire 1 g# \temporizador|baseTempo|Add0~10\ $end
$var wire 1 h# \temporizador|baseTempo|Add0~5_sumout\ $end
$var wire 1 i# \temporizador|baseTempo|Add0~6\ $end
$var wire 1 j# \temporizador|baseTempo|Add0~49_sumout\ $end
$var wire 1 k# \temporizador|baseTempo|Add0~50\ $end
$var wire 1 l# \temporizador|baseTempo|Add0~45_sumout\ $end
$var wire 1 m# \temporizador|baseTempo|Add0~46\ $end
$var wire 1 n# \temporizador|baseTempo|Add0~41_sumout\ $end
$var wire 1 o# \temporizador|baseTempo|Add0~42\ $end
$var wire 1 p# \temporizador|baseTempo|Add0~53_sumout\ $end
$var wire 1 q# \temporizador|baseTempo|Add0~54\ $end
$var wire 1 r# \temporizador|baseTempo|Add0~21_sumout\ $end
$var wire 1 s# \temporizador|baseTempo|Add0~22\ $end
$var wire 1 t# \temporizador|baseTempo|Add0~25_sumout\ $end
$var wire 1 u# \temporizador|baseTempo|Add0~26\ $end
$var wire 1 v# \temporizador|baseTempo|Add0~37_sumout\ $end
$var wire 1 w# \temporizador|baseTempo|Add0~38\ $end
$var wire 1 x# \temporizador|baseTempo|Add0~1_sumout\ $end
$var wire 1 y# \temporizador|baseTempo|tick~0_combout\ $end
$var wire 1 z# \temporizador|baseTempo|tick~q\ $end
$var wire 1 {# \cpu|instruction_search|rom|memROM~0_combout\ $end
$var wire 1 |# \decoder|Dado~2_combout\ $end
$var wire 1 }# \temporizador|registraUmSegundo|DOUT~q\ $end
$var wire 1 ~# \temporizador|leituraUmSegundo[0]~8_combout\ $end
$var wire 1 !$ \cpu|instruction_search|rom|memROM~5_combout\ $end
$var wire 1 "$ \cpu|instruction_search|rom|memROM~6_combout\ $end
$var wire 1 #$ \cpu|instruction_search|rom|memROM~7_combout\ $end
$var wire 1 $$ \cpu|execution_operation|ula|Equal7~0_combout\ $end
$var wire 1 %$ \cpu|instruction_search|rom|memROM~3_combout\ $end
$var wire 1 &$ \cpu|instruction_search|rom|memROM~4_combout\ $end
$var wire 1 '$ \cpu|instruction_search|control_unit|memROM~0_combout\ $end
$var wire 1 ($ \cpu|execution_operation|mux|saida_MUX[0]~0_combout\ $end
$var wire 1 )$ \cpu|execution_operation|ula|Equal7~1_combout\ $end
$var wire 1 *$ \cpu|execution_operation|ula|Equal7~3_combout\ $end
$var wire 1 +$ \cpu|execution_operation|ula|Equal7~4_combout\ $end
$var wire 1 ,$ \cpu|execution_operation|ula|Add0~34_cout\ $end
$var wire 1 -$ \cpu|execution_operation|ula|Add0~1_sumout\ $end
$var wire 1 .$ \cpu|execution_operation|ula|saida~0_combout\ $end
$var wire 1 /$ \cpu|execution_operation|ula|saida[0]~1_combout\ $end
$var wire 1 0$ \cpu|instruction_search|rom|memROM~1_combout\ $end
$var wire 1 1$ \cpu|instruction_search|rom|memROM~2_combout\ $end
$var wire 1 2$ \cpu|instruction_search|rom|memROM~12_combout\ $end
$var wire 1 3$ \cpu|instruction_search|control_unit|memROM~1_combout\ $end
$var wire 1 4$ \cpu|execution_operation|registers|registrador~52_combout\ $end
$var wire 1 5$ \cpu|execution_operation|registers|registrador~12_q\ $end
$var wire 1 6$ \cpu|execution_operation|registers|registrador~53_combout\ $end
$var wire 1 7$ \cpu|execution_operation|registers|registrador~20_q\ $end
$var wire 1 8$ \cpu|execution_operation|registers|registrador~54_combout\ $end
$var wire 1 9$ \cpu|execution_operation|registers|registrador~28_q\ $end
$var wire 1 :$ \cpu|execution_operation|registers|registrador~44_combout\ $end
$var wire 1 ;$ \cpu|instruction_search|rom|memROM~8_combout\ $end
$var wire 1 <$ \cpu|instruction_search|rom|memROM~10_combout\ $end
$var wire 1 =$ \cpu|instruction_search|rom|memROM~9_combout\ $end
$var wire 1 >$ \cpu|instruction_search|rom|memROM~11_combout\ $end
$var wire 1 ?$ \decoder|Equal4~0_combout\ $end
$var wire 1 @$ \register_display0|process_0~0_combout\ $end
$var wire 1 A$ \register_display0|process_0~1_combout\ $end
$var wire 1 B$ \cpu|execution_operation|mux|saida_MUX[3]~3_combout\ $end
$var wire 1 C$ \cpu|execution_operation|mux|saida_MUX[2]~2_combout\ $end
$var wire 1 D$ \cpu|execution_operation|mux|saida_MUX[1]~1_combout\ $end
$var wire 1 E$ \cpu|execution_operation|ula|Add0~2\ $end
$var wire 1 F$ \cpu|execution_operation|ula|Add0~5_sumout\ $end
$var wire 1 G$ \cpu|execution_operation|ula|saida[1]~2_combout\ $end
$var wire 1 H$ \cpu|execution_operation|registers|registrador~13_q\ $end
$var wire 1 I$ \cpu|execution_operation|registers|registrador~21_q\ $end
$var wire 1 J$ \cpu|execution_operation|registers|registrador~29_q\ $end
$var wire 1 K$ \cpu|execution_operation|registers|registrador~45_combout\ $end
$var wire 1 L$ \cpu|execution_operation|ula|Add0~6\ $end
$var wire 1 M$ \cpu|execution_operation|ula|Add0~9_sumout\ $end
$var wire 1 N$ \cpu|execution_operation|ula|saida[2]~3_combout\ $end
$var wire 1 O$ \cpu|execution_operation|registers|registrador~14_q\ $end
$var wire 1 P$ \cpu|execution_operation|registers|registrador~22_q\ $end
$var wire 1 Q$ \cpu|execution_operation|registers|registrador~30_q\ $end
$var wire 1 R$ \cpu|execution_operation|registers|registrador~46_combout\ $end
$var wire 1 S$ \cpu|execution_operation|ula|Add0~10\ $end
$var wire 1 T$ \cpu|execution_operation|ula|Add0~13_sumout\ $end
$var wire 1 U$ \cpu|execution_operation|ula|saida[3]~4_combout\ $end
$var wire 1 V$ \cpu|execution_operation|registers|registrador~15_q\ $end
$var wire 1 W$ \cpu|execution_operation|registers|registrador~23_q\ $end
$var wire 1 X$ \cpu|execution_operation|registers|registrador~31_q\ $end
$var wire 1 Y$ \cpu|execution_operation|registers|registrador~47_combout\ $end
$var wire 1 Z$ \display0|rascSaida7seg[0]~0_combout\ $end
$var wire 1 [$ \display0|rascSaida7seg[1]~1_combout\ $end
$var wire 1 \$ \display0|rascSaida7seg[2]~2_combout\ $end
$var wire 1 ]$ \display0|rascSaida7seg[3]~3_combout\ $end
$var wire 1 ^$ \display0|rascSaida7seg[4]~4_combout\ $end
$var wire 1 _$ \display0|rascSaida7seg[5]~5_combout\ $end
$var wire 1 `$ \display0|rascSaida7seg[6]~6_combout\ $end
$var wire 1 a$ \register_display1|process_0~0_combout\ $end
$var wire 1 b$ \display1|rascSaida7seg[0]~0_combout\ $end
$var wire 1 c$ \display1|rascSaida7seg[1]~1_combout\ $end
$var wire 1 d$ \display1|rascSaida7seg[2]~2_combout\ $end
$var wire 1 e$ \display1|rascSaida7seg[3]~3_combout\ $end
$var wire 1 f$ \display1|rascSaida7seg[4]~4_combout\ $end
$var wire 1 g$ \display1|rascSaida7seg[5]~5_combout\ $end
$var wire 1 h$ \display1|rascSaida7seg[6]~6_combout\ $end
$var wire 1 i$ \register_display2|process_0~0_combout\ $end
$var wire 1 j$ \display2|rascSaida7seg[0]~0_combout\ $end
$var wire 1 k$ \display2|rascSaida7seg[1]~1_combout\ $end
$var wire 1 l$ \display2|rascSaida7seg[2]~2_combout\ $end
$var wire 1 m$ \display2|rascSaida7seg[3]~3_combout\ $end
$var wire 1 n$ \display2|rascSaida7seg[4]~4_combout\ $end
$var wire 1 o$ \display2|rascSaida7seg[5]~5_combout\ $end
$var wire 1 p$ \display2|rascSaida7seg[6]~6_combout\ $end
$var wire 1 q$ \register_display3|process_0~0_combout\ $end
$var wire 1 r$ \display3|rascSaida7seg[0]~0_combout\ $end
$var wire 1 s$ \display3|rascSaida7seg[1]~1_combout\ $end
$var wire 1 t$ \display3|rascSaida7seg[2]~2_combout\ $end
$var wire 1 u$ \display3|rascSaida7seg[3]~3_combout\ $end
$var wire 1 v$ \display3|rascSaida7seg[4]~4_combout\ $end
$var wire 1 w$ \display3|rascSaida7seg[5]~5_combout\ $end
$var wire 1 x$ \display3|rascSaida7seg[6]~6_combout\ $end
$var wire 1 y$ \register_display4|process_0~0_combout\ $end
$var wire 1 z$ \display4|rascSaida7seg[0]~0_combout\ $end
$var wire 1 {$ \display4|rascSaida7seg[1]~1_combout\ $end
$var wire 1 |$ \display4|rascSaida7seg[2]~2_combout\ $end
$var wire 1 }$ \display4|rascSaida7seg[3]~3_combout\ $end
$var wire 1 ~$ \display4|rascSaida7seg[4]~4_combout\ $end
$var wire 1 !% \display4|rascSaida7seg[5]~5_combout\ $end
$var wire 1 "% \display4|rascSaida7seg[6]~6_combout\ $end
$var wire 1 #% \register_display5|process_0~0_combout\ $end
$var wire 1 $% \display5|rascSaida7seg[0]~0_combout\ $end
$var wire 1 %% \display5|rascSaida7seg[1]~1_combout\ $end
$var wire 1 &% \display5|rascSaida7seg[2]~2_combout\ $end
$var wire 1 '% \display5|rascSaida7seg[3]~3_combout\ $end
$var wire 1 (% \display5|rascSaida7seg[4]~4_combout\ $end
$var wire 1 )% \display5|rascSaida7seg[5]~5_combout\ $end
$var wire 1 *% \display5|rascSaida7seg[6]~6_combout\ $end
$var wire 1 +% \cpu|execution_operation|mux|saida_MUX[4]~5_combout\ $end
$var wire 1 ,% \cpu|execution_operation|ula|Add0~14\ $end
$var wire 1 -% \cpu|execution_operation|ula|Add0~17_sumout\ $end
$var wire 1 .% \cpu|execution_operation|ula|saida[4]~5_combout\ $end
$var wire 1 /% \cpu|execution_operation|registers|registrador~16_q\ $end
$var wire 1 0% \cpu|execution_operation|registers|registrador~24_q\ $end
$var wire 1 1% \cpu|execution_operation|registers|registrador~32_q\ $end
$var wire 1 2% \cpu|execution_operation|registers|registrador~48_combout\ $end
$var wire 1 3% \cpu|execution_operation|ula|Equal7~2_combout\ $end
$var wire 1 4% \cpu|execution_operation|ula|Add0~18\ $end
$var wire 1 5% \cpu|execution_operation|ula|Add0~21_sumout\ $end
$var wire 1 6% \cpu|execution_operation|ula|saida[5]~6_combout\ $end
$var wire 1 7% \cpu|execution_operation|registers|registrador~17_q\ $end
$var wire 1 8% \cpu|execution_operation|registers|registrador~25_q\ $end
$var wire 1 9% \cpu|execution_operation|registers|registrador~33_q\ $end
$var wire 1 :% \cpu|execution_operation|registers|registrador~49_combout\ $end
$var wire 1 ;% \cpu|execution_operation|ula|Add0~22\ $end
$var wire 1 <% \cpu|execution_operation|ula|Add0~25_sumout\ $end
$var wire 1 =% \cpu|execution_operation|ula|saida[6]~7_combout\ $end
$var wire 1 >% \cpu|execution_operation|registers|registrador~18_q\ $end
$var wire 1 ?% \cpu|execution_operation|registers|registrador~26_q\ $end
$var wire 1 @% \cpu|execution_operation|registers|registrador~34_q\ $end
$var wire 1 A% \cpu|execution_operation|registers|registrador~50_combout\ $end
$var wire 1 B% \cpu|execution_operation|ula|Add0~26\ $end
$var wire 1 C% \cpu|execution_operation|ula|Add0~29_sumout\ $end
$var wire 1 D% \cpu|execution_operation|ula|saida[7]~8_combout\ $end
$var wire 1 E% \cpu|execution_operation|registers|registrador~19_q\ $end
$var wire 1 F% \cpu|execution_operation|registers|registrador~27_q\ $end
$var wire 1 G% \cpu|execution_operation|registers|registrador~35_q\ $end
$var wire 1 H% \cpu|execution_operation|registers|registrador~51_combout\ $end
$var wire 1 I% \cpu|execution_operation|mux|saida_MUX[5]~4_combout\ $end
$var wire 1 J% \cpu|execution_operation|ula|Equal8~0_combout\ $end
$var wire 1 K% \cpu|execution_operation|ula|Equal8~2_combout\ $end
$var wire 1 L% \cpu|execution_operation|ula|Equal8~1_combout\ $end
$var wire 1 M% \register_display5|DOUT\ [3] $end
$var wire 1 N% \register_display5|DOUT\ [2] $end
$var wire 1 O% \register_display5|DOUT\ [1] $end
$var wire 1 P% \register_display5|DOUT\ [0] $end
$var wire 1 Q% \register_display4|DOUT\ [3] $end
$var wire 1 R% \register_display4|DOUT\ [2] $end
$var wire 1 S% \register_display4|DOUT\ [1] $end
$var wire 1 T% \register_display4|DOUT\ [0] $end
$var wire 1 U% \register_display3|DOUT\ [3] $end
$var wire 1 V% \register_display3|DOUT\ [2] $end
$var wire 1 W% \register_display3|DOUT\ [1] $end
$var wire 1 X% \register_display3|DOUT\ [0] $end
$var wire 1 Y% \temporizador|baseTempo|contador\ [24] $end
$var wire 1 Z% \temporizador|baseTempo|contador\ [23] $end
$var wire 1 [% \temporizador|baseTempo|contador\ [22] $end
$var wire 1 \% \temporizador|baseTempo|contador\ [21] $end
$var wire 1 ]% \temporizador|baseTempo|contador\ [20] $end
$var wire 1 ^% \temporizador|baseTempo|contador\ [19] $end
$var wire 1 _% \temporizador|baseTempo|contador\ [18] $end
$var wire 1 `% \temporizador|baseTempo|contador\ [17] $end
$var wire 1 a% \temporizador|baseTempo|contador\ [16] $end
$var wire 1 b% \temporizador|baseTempo|contador\ [15] $end
$var wire 1 c% \temporizador|baseTempo|contador\ [14] $end
$var wire 1 d% \temporizador|baseTempo|contador\ [13] $end
$var wire 1 e% \temporizador|baseTempo|contador\ [12] $end
$var wire 1 f% \temporizador|baseTempo|contador\ [11] $end
$var wire 1 g% \temporizador|baseTempo|contador\ [10] $end
$var wire 1 h% \temporizador|baseTempo|contador\ [9] $end
$var wire 1 i% \temporizador|baseTempo|contador\ [8] $end
$var wire 1 j% \temporizador|baseTempo|contador\ [7] $end
$var wire 1 k% \temporizador|baseTempo|contador\ [6] $end
$var wire 1 l% \temporizador|baseTempo|contador\ [5] $end
$var wire 1 m% \temporizador|baseTempo|contador\ [4] $end
$var wire 1 n% \temporizador|baseTempo|contador\ [3] $end
$var wire 1 o% \temporizador|baseTempo|contador\ [2] $end
$var wire 1 p% \temporizador|baseTempo|contador\ [1] $end
$var wire 1 q% \temporizador|baseTempo|contador\ [0] $end
$var wire 1 r% \register_display2|DOUT\ [3] $end
$var wire 1 s% \register_display2|DOUT\ [2] $end
$var wire 1 t% \register_display2|DOUT\ [1] $end
$var wire 1 u% \register_display2|DOUT\ [0] $end
$var wire 1 v% \register_display0|DOUT\ [3] $end
$var wire 1 w% \register_display0|DOUT\ [2] $end
$var wire 1 x% \register_display0|DOUT\ [1] $end
$var wire 1 y% \register_display0|DOUT\ [0] $end
$var wire 1 z% \cpu|instruction_search|pc|DOUT\ [8] $end
$var wire 1 {% \cpu|instruction_search|pc|DOUT\ [7] $end
$var wire 1 |% \cpu|instruction_search|pc|DOUT\ [6] $end
$var wire 1 }% \cpu|instruction_search|pc|DOUT\ [5] $end
$var wire 1 ~% \cpu|instruction_search|pc|DOUT\ [4] $end
$var wire 1 !& \cpu|instruction_search|pc|DOUT\ [3] $end
$var wire 1 "& \cpu|instruction_search|pc|DOUT\ [2] $end
$var wire 1 #& \cpu|instruction_search|pc|DOUT\ [1] $end
$var wire 1 $& \cpu|instruction_search|pc|DOUT\ [0] $end
$var wire 1 %& \register_display1|DOUT\ [3] $end
$var wire 1 && \register_display1|DOUT\ [2] $end
$var wire 1 '& \register_display1|DOUT\ [1] $end
$var wire 1 (& \register_display1|DOUT\ [0] $end
$var wire 1 )& \register_display5|ALT_INV_DOUT\ [3] $end
$var wire 1 *& \register_display5|ALT_INV_DOUT\ [2] $end
$var wire 1 +& \register_display5|ALT_INV_DOUT\ [1] $end
$var wire 1 ,& \register_display5|ALT_INV_DOUT\ [0] $end
$var wire 1 -& \register_display4|ALT_INV_DOUT\ [3] $end
$var wire 1 .& \register_display4|ALT_INV_DOUT\ [2] $end
$var wire 1 /& \register_display4|ALT_INV_DOUT\ [1] $end
$var wire 1 0& \register_display4|ALT_INV_DOUT\ [0] $end
$var wire 1 1& \register_display3|ALT_INV_DOUT\ [3] $end
$var wire 1 2& \register_display3|ALT_INV_DOUT\ [2] $end
$var wire 1 3& \register_display3|ALT_INV_DOUT\ [1] $end
$var wire 1 4& \register_display3|ALT_INV_DOUT\ [0] $end
$var wire 1 5& \register_display2|ALT_INV_DOUT\ [3] $end
$var wire 1 6& \register_display2|ALT_INV_DOUT\ [2] $end
$var wire 1 7& \register_display2|ALT_INV_DOUT\ [1] $end
$var wire 1 8& \register_display2|ALT_INV_DOUT\ [0] $end
$var wire 1 9& \register_display1|ALT_INV_DOUT\ [3] $end
$var wire 1 :& \register_display1|ALT_INV_DOUT\ [2] $end
$var wire 1 ;& \register_display1|ALT_INV_DOUT\ [1] $end
$var wire 1 <& \register_display1|ALT_INV_DOUT\ [0] $end
$var wire 1 =& \register_display0|ALT_INV_DOUT\ [3] $end
$var wire 1 >& \register_display0|ALT_INV_DOUT\ [2] $end
$var wire 1 ?& \register_display0|ALT_INV_DOUT\ [1] $end
$var wire 1 @& \register_display0|ALT_INV_DOUT\ [0] $end
$var wire 1 A& \temporizador|baseTempo|ALT_INV_contador\ [24] $end
$var wire 1 B& \temporizador|baseTempo|ALT_INV_contador\ [23] $end
$var wire 1 C& \temporizador|baseTempo|ALT_INV_contador\ [22] $end
$var wire 1 D& \temporizador|baseTempo|ALT_INV_contador\ [21] $end
$var wire 1 E& \temporizador|baseTempo|ALT_INV_contador\ [20] $end
$var wire 1 F& \temporizador|baseTempo|ALT_INV_contador\ [19] $end
$var wire 1 G& \temporizador|baseTempo|ALT_INV_contador\ [18] $end
$var wire 1 H& \temporizador|baseTempo|ALT_INV_contador\ [17] $end
$var wire 1 I& \temporizador|baseTempo|ALT_INV_contador\ [16] $end
$var wire 1 J& \temporizador|baseTempo|ALT_INV_contador\ [15] $end
$var wire 1 K& \temporizador|baseTempo|ALT_INV_contador\ [14] $end
$var wire 1 L& \temporizador|baseTempo|ALT_INV_contador\ [13] $end
$var wire 1 M& \temporizador|baseTempo|ALT_INV_contador\ [12] $end
$var wire 1 N& \temporizador|baseTempo|ALT_INV_contador\ [11] $end
$var wire 1 O& \temporizador|baseTempo|ALT_INV_contador\ [10] $end
$var wire 1 P& \temporizador|baseTempo|ALT_INV_contador\ [9] $end
$var wire 1 Q& \temporizador|baseTempo|ALT_INV_contador\ [8] $end
$var wire 1 R& \temporizador|baseTempo|ALT_INV_contador\ [7] $end
$var wire 1 S& \temporizador|baseTempo|ALT_INV_contador\ [6] $end
$var wire 1 T& \temporizador|baseTempo|ALT_INV_contador\ [5] $end
$var wire 1 U& \temporizador|baseTempo|ALT_INV_contador\ [4] $end
$var wire 1 V& \temporizador|baseTempo|ALT_INV_contador\ [3] $end
$var wire 1 W& \temporizador|baseTempo|ALT_INV_contador\ [2] $end
$var wire 1 X& \temporizador|baseTempo|ALT_INV_contador\ [1] $end
$var wire 1 Y& \temporizador|baseTempo|ALT_INV_contador\ [0] $end
$var wire 1 Z& \cpu|instruction_search|rom|ALT_INV_memROM~12_combout\ $end
$var wire 1 [& \cpu|execution_operation|mux|ALT_INV_saida_MUX[4]~5_combout\ $end
$var wire 1 \& \cpu|execution_operation|ula|ALT_INV_Equal8~2_combout\ $end
$var wire 1 ]& \decoder|ALT_INV_Dado~2_combout\ $end
$var wire 1 ^& \decoder|ALT_INV_Dado~1_combout\ $end
$var wire 1 _& \cpu|execution_operation|ula|ALT_INV_Equal7~4_combout\ $end
$var wire 1 `& \cpu|execution_operation|ula|ALT_INV_Equal7~3_combout\ $end
$var wire 1 a& \temporizador|baseTempo|ALT_INV_Equal0~3_combout\ $end
$var wire 1 b& \temporizador|baseTempo|ALT_INV_Equal0~2_combout\ $end
$var wire 1 c& \temporizador|baseTempo|ALT_INV_Equal0~1_combout\ $end
$var wire 1 d& \temporizador|baseTempo|ALT_INV_Equal0~0_combout\ $end
$var wire 1 e& \cpu|execution_operation|ula|ALT_INV_Equal7~2_combout\ $end
$var wire 1 f& \cpu|execution_operation|ula|ALT_INV_Equal7~1_combout\ $end
$var wire 1 g& \cpu|execution_operation|ula|ALT_INV_Equal7~0_combout\ $end
$var wire 1 h& \temporizador|baseTempo|ALT_INV_tick~q\ $end
$var wire 1 i& \cpu|instruction_search|control_unit|ALT_INV_memROM~1_combout\ $end
$var wire 1 j& \cpu|execution_operation|ula|ALT_INV_saida~0_combout\ $end
$var wire 1 k& \temporizador|ALT_INV_leituraUmSegundo[0]~8_combout\ $end
$var wire 1 l& \register_display0|ALT_INV_process_0~0_combout\ $end
$var wire 1 m& \cpu|execution_operation|ula|ALT_INV_Equal8~0_combout\ $end
$var wire 1 n& \cpu|execution_operation|mux|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 o& \cpu|execution_operation|mux|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 p& \cpu|instruction_search|rom|ALT_INV_memROM~11_combout\ $end
$var wire 1 q& \cpu|execution_operation|mux|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 r& \cpu|instruction_search|rom|ALT_INV_memROM~10_combout\ $end
$var wire 1 s& \cpu|execution_operation|mux|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 t& \temporizador|registraUmSegundo|ALT_INV_DOUT~q\ $end
$var wire 1 u& \decoder|ALT_INV_Dado~0_combout\ $end
$var wire 1 v& \cpu|instruction_search|rom|ALT_INV_memROM~9_combout\ $end
$var wire 1 w& \cpu|instruction_search|rom|ALT_INV_memROM~8_combout\ $end
$var wire 1 x& \decoder|ALT_INV_Equal4~0_combout\ $end
$var wire 1 y& \cpu|instruction_search|control_unit|ALT_INV_memROM~0_combout\ $end
$var wire 1 z& \cpu|instruction_search|rom|ALT_INV_memROM~7_combout\ $end
$var wire 1 {& \cpu|instruction_search|rom|ALT_INV_memROM~6_combout\ $end
$var wire 1 |& \cpu|instruction_search|rom|ALT_INV_memROM~5_combout\ $end
$var wire 1 }& \cpu|instruction_search|rom|ALT_INV_memROM~4_combout\ $end
$var wire 1 ~& \cpu|instruction_search|rom|ALT_INV_memROM~3_combout\ $end
$var wire 1 !' \cpu|execution_operation|registers|ALT_INV_registrador~51_combout\ $end
$var wire 1 "' \cpu|execution_operation|registers|ALT_INV_registrador~50_combout\ $end
$var wire 1 #' \cpu|execution_operation|registers|ALT_INV_registrador~49_combout\ $end
$var wire 1 $' \cpu|execution_operation|registers|ALT_INV_registrador~48_combout\ $end
$var wire 1 %' \cpu|execution_operation|registers|ALT_INV_registrador~47_combout\ $end
$var wire 1 &' \cpu|execution_operation|registers|ALT_INV_registrador~46_combout\ $end
$var wire 1 '' \cpu|execution_operation|registers|ALT_INV_registrador~45_combout\ $end
$var wire 1 (' \cpu|execution_operation|registers|ALT_INV_registrador~44_combout\ $end
$var wire 1 )' \cpu|instruction_search|rom|ALT_INV_memROM~2_combout\ $end
$var wire 1 *' \cpu|instruction_search|rom|ALT_INV_memROM~1_combout\ $end
$var wire 1 +' \cpu|instruction_search|rom|ALT_INV_memROM~0_combout\ $end
$var wire 1 ,' \cpu|instruction_search|pc|ALT_INV_DOUT\ [8] $end
$var wire 1 -' \cpu|instruction_search|pc|ALT_INV_DOUT\ [7] $end
$var wire 1 .' \cpu|instruction_search|pc|ALT_INV_DOUT\ [6] $end
$var wire 1 /' \cpu|instruction_search|pc|ALT_INV_DOUT\ [5] $end
$var wire 1 0' \cpu|instruction_search|pc|ALT_INV_DOUT\ [4] $end
$var wire 1 1' \cpu|instruction_search|pc|ALT_INV_DOUT\ [3] $end
$var wire 1 2' \cpu|instruction_search|pc|ALT_INV_DOUT\ [2] $end
$var wire 1 3' \cpu|instruction_search|pc|ALT_INV_DOUT\ [1] $end
$var wire 1 4' \cpu|instruction_search|pc|ALT_INV_DOUT\ [0] $end
$var wire 1 5' \cpu|execution_operation|registers|ALT_INV_registrador~35_q\ $end
$var wire 1 6' \cpu|execution_operation|registers|ALT_INV_registrador~27_q\ $end
$var wire 1 7' \cpu|execution_operation|registers|ALT_INV_registrador~19_q\ $end
$var wire 1 8' \cpu|execution_operation|registers|ALT_INV_registrador~34_q\ $end
$var wire 1 9' \cpu|execution_operation|registers|ALT_INV_registrador~26_q\ $end
$var wire 1 :' \cpu|execution_operation|registers|ALT_INV_registrador~18_q\ $end
$var wire 1 ;' \cpu|execution_operation|registers|ALT_INV_registrador~33_q\ $end
$var wire 1 <' \cpu|execution_operation|registers|ALT_INV_registrador~25_q\ $end
$var wire 1 =' \cpu|execution_operation|registers|ALT_INV_registrador~17_q\ $end
$var wire 1 >' \cpu|execution_operation|registers|ALT_INV_registrador~32_q\ $end
$var wire 1 ?' \cpu|execution_operation|registers|ALT_INV_registrador~24_q\ $end
$var wire 1 @' \cpu|execution_operation|registers|ALT_INV_registrador~16_q\ $end
$var wire 1 A' \cpu|execution_operation|registers|ALT_INV_registrador~31_q\ $end
$var wire 1 B' \cpu|execution_operation|registers|ALT_INV_registrador~23_q\ $end
$var wire 1 C' \cpu|execution_operation|registers|ALT_INV_registrador~15_q\ $end
$var wire 1 D' \cpu|execution_operation|registers|ALT_INV_registrador~30_q\ $end
$var wire 1 E' \cpu|execution_operation|registers|ALT_INV_registrador~22_q\ $end
$var wire 1 F' \cpu|execution_operation|registers|ALT_INV_registrador~14_q\ $end
$var wire 1 G' \cpu|execution_operation|registers|ALT_INV_registrador~29_q\ $end
$var wire 1 H' \cpu|execution_operation|registers|ALT_INV_registrador~21_q\ $end
$var wire 1 I' \cpu|execution_operation|registers|ALT_INV_registrador~13_q\ $end
$var wire 1 J' \cpu|execution_operation|registers|ALT_INV_registrador~28_q\ $end
$var wire 1 K' \cpu|execution_operation|registers|ALT_INV_registrador~20_q\ $end
$var wire 1 L' \cpu|execution_operation|registers|ALT_INV_registrador~12_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1v
0#!
1$!
x%!
1&!
1'!
1(!
1)!
1*!
1+!
0,!
1p!
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
z8"
z9"
z:"
z;"
z<"
z="
z>"
z?"
0@"
0A"
0B"
0C"
0D"
0E"
1F"
0G"
0H"
0I"
0J"
0K"
0L"
1M"
0N"
0O"
0P"
0Q"
0R"
0S"
1T"
0U"
0V"
0W"
0X"
0Y"
0Z"
1["
0\"
0]"
0^"
0_"
0`"
0a"
1b"
0c"
0d"
0e"
0f"
0g"
0h"
1i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
1%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
10#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
1C#
1D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
1{#
0|#
0}#
1~#
1!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
1+$
1,$
0-$
1.$
0/$
00$
01$
02$
13$
14$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
1E$
0F$
0G$
0H$
0I$
0J$
0K$
1L$
0M$
0N$
0O$
0P$
0Q$
0R$
1S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
1`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
1h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
1p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
1x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
1"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
1*%
0+%
1,%
0-%
0.%
0/%
00%
01%
02%
03%
14%
05%
06%
07%
08%
09%
0:%
1;%
0<%
0=%
0>%
0?%
0@%
0A%
1B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
1J%
1K%
1L%
1Z&
1[&
0\&
1]&
1^&
0_&
1`&
1a&
1b&
1c&
0d&
1e&
1f&
1g&
1h&
0i&
0j&
0k&
1l&
0m&
1n&
1o&
1p&
1q&
1r&
1s&
1t&
1u&
1v&
1w&
1x&
1y&
1z&
1{&
0|&
1}&
1~&
1!'
1"'
1#'
1$'
1%'
1&'
1''
1('
1)'
1*'
0+'
15'
16'
17'
18'
19'
1:'
1;'
1<'
1='
1>'
1?'
1@'
1A'
1B'
1C'
1D'
1E'
1F'
1G'
1H'
1I'
1J'
1K'
1L'
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
1-!
0.!
0/!
00!
01!
02!
03!
14!
05!
06!
07!
08!
09!
0:!
1;!
0<!
0=!
0>!
0?!
0@!
0A!
1B!
0C!
0D!
0E!
0F!
0G!
0H!
1I!
0J!
0K!
0L!
0M!
0N!
0O!
1P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
z&"
z'"
z("
z)"
z*"
z+"
z,"
z-"
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
1)&
1*&
1+&
1,&
1-&
1.&
1/&
10&
11&
12&
13&
14&
15&
16&
17&
18&
19&
1:&
1;&
1<&
1=&
1>&
1?&
1@&
1A&
1B&
1C&
1D&
1E&
1F&
1G&
1H&
1I&
1J&
1K&
1L&
1M&
1N&
1O&
1P&
1Q&
1R&
1S&
1T&
1U&
1V&
1W&
1X&
1Y&
1,'
1-'
1.'
1/'
10'
11'
12'
13'
14'
z"
z#
z$
z%
z&
z'
z(
z)
1*
0+
0,
0-
0.
0/
00
11
02
03
04
05
06
07
18
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
0E
1F
0G
0H
0I
0J
0K
0L
1M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
$end
#10000
1!
1,!
1/#
1$&
1q%
0Y&
04'
00#
11#
0!$
1"$
0C#
1c#
0D#
1d&
0{&
1|&
1j"
1&#
1d#
12#
0.$
1@$
1_!
1y!
0l&
1j&
1e
1\
1A$
#20000
0!
0,!
0/#
#30000
1!
1,!
1/#
0$&
1#&
0q%
1p%
0X&
1Y&
03'
14'
10#
01#
02#
13#
1!$
0"$
1%$
10$
1C#
0c#
0d#
1e#
0*'
0~&
1{&
0|&
1k"
1'#
0j"
0&#
1f#
1d#
0e#
14#
12#
03#
1.$
0@$
1&$
11$
1^!
1x!
0_!
0y!
04#
0f#
0)'
0}&
1l&
0j&
0e
1d
0\
1[
1($
1/$
0A$
04$
16$
0s&
1-$
0E$
0L%
1{"
1F$
0L$
1o!
1M$
0S$
1u
0%#
1T$
0,%
0p!
0v
1-%
04%
15%
0;%
1<%
0B%
1C%
#40000
0!
0,!
0/#
#50000
1!
1,!
1/#
1$&
1q%
17$
0K'
0Y&
04'
00#
11#
0!$
1"$
0C#
1c#
1:$
0('
0{&
1|&
1j"
1&#
0d#
1e#
02#
13#
0.$
1@$
0-$
1E$
1L%
1_!
1y!
14#
1f#
0l&
1j&
1e
1\
1s"
0F$
1L$
1a$
1g!
0M$
1S$
1m
1%#
0T$
1,%
1p!
1v
0-%
14%
05%
1;%
0<%
1B%
0C%
#60000
0!
0,!
0/#
#70000
1!
1,!
1/#
0$&
0#&
1"&
0q%
0p%
1o%
1(&
0<&
0W&
1X&
1Y&
02'
13'
14'
10#
01#
12#
03#
04#
15#
1!$
0"$
0%$
00$
12$
1;$
1C#
0c#
1d#
0e#
0f#
1g#
1b$
1e$
1f$
1g$
0w&
0Z&
1*'
1~&
1{&
0|&
1l"
1(#
0k"
0'#
0j"
0&#
1h#
1f#
0g#
0d#
16#
14#
05#
02#
1.$
0@$
0&$
01$
06$
0:$
1<$
1]!
1w!
0^!
0x!
0_!
0y!
06#
0h#
0r&
1('
1)'
1}&
1l&
0j&
0e
0d
1c
0\
0[
1Z
1L"
1K"
1J"
1G"
0($
18$
1-$
0E$
0/$
0L%
1D$
0a$
15!
16!
17!
1:!
0q&
1s&
17
14
13
12
0s"
1F$
0L$
0-$
1E$
0F$
1G$
0g!
1M$
0S$
0m
1|"
0%#
0{"
1F$
1T$
0,%
1n!
0p!
0o!
0u
1t
0v
1-%
04%
15%
0;%
1<%
0B%
1C%
#80000
0!
0,!
0/#
#90000
1!
1,!
1/#
1$&
1q%
1J$
0G'
0Y&
04'
00#
11#
0!$
1"$
0C#
1c#
1K$
0''
0{&
1|&
1j"
1&#
1d#
12#
0.$
1@$
0F$
1L$
1L%
1_!
1y!
0l&
1j&
1e
1\
1t"
0M$
1S$
1i$
1f!
0T$
1,%
1l
1%#
0-%
14%
1p!
1v
05%
1;%
0<%
1B%
0C%
#100000
0!
0,!
0/#
#110000
1!
1,!
1/#
0$&
1#&
0q%
1p%
1t%
07&
0X&
1Y&
03'
14'
10#
01#
02#
13#
1!$
0"$
1%$
02$
1C#
0c#
0d#
1e#
1l$
1o$
0p$
1Z&
0~&
1{&
0|&
1k"
1'#
0j"
0&#
0f#
1g#
1d#
0e#
04#
15#
12#
03#
1.$
0@$
1&$
14$
08$
0K$
1^!
1x!
0_!
0y!
14#
05#
16#
1f#
0g#
1h#
1''
0}&
1l&
0j&
0e
1d
0\
1[
0T"
1S"
1P"
1($
1/$
0i$
1F$
0L$
0L%
0h#
06#
0;!
1<!
1?!
0s&
1<
19
08
0t"
1M$
0S$
1-$
0E$
0f!
1T$
0,%
0l
0%#
1{"
0F$
1-%
04%
0p!
1o!
0v
1u
15%
0;%
1<%
0B%
1C%
#120000
0!
0,!
0/#
#130000
1!
1,!
1/#
1$&
1q%
15$
1H$
0I'
0L'
0Y&
04'
00#
11#
0!$
1#$
0;$
1+%
0C#
1c#
1:$
1K$
0''
0('
0[&
1w&
0z&
1|&
1j"
1&#
0d#
1e#
02#
13#
1'$
1)$
1*$
0.$
13%
0<$
0-%
1.%
0J%
0-$
1E$
1F$
1L%
1_!
1y!
04#
15#
0f#
1g#
1m&
1r&
0e&
1j&
0`&
0f&
0y&
1e
1\
1t"
1s"
1!#
0F$
1L$
1B$
1C$
1I%
0K%
1-$
1F$
0M$
0T$
1-%
0,$
0.%
0L%
1h#
16#
1f!
1g!
1k!
1M$
1\&
0o&
0n&
1m
1l
1q
1%#
0-$
1T$
0M$
1S$
1p!
1v
0%#
1"#
1##
1$#
1}"
1~"
0T$
1,%
0p!
1j!
1i!
1h!
1m!
1l!
0-%
14%
0v
1s
1r
1p
1o
1n
05%
1;%
0<%
1B%
0C%
#140000
0!
0,!
0/#
#150000
1!
1,!
1/#
0$&
0#&
0"&
1!&
0q%
0p%
0o%
1n%
05$
1L'
0V&
1W&
1X&
1Y&
01'
12'
13'
14'
10#
01#
12#
03#
14#
05#
06#
17#
1"$
0#$
1;$
0+%
1C#
0c#
1d#
0e#
1f#
0g#
0h#
1i#
0:$
1('
1[&
0w&
1z&
0{&
1m"
1)#
0l"
0(#
0k"
0'#
0j"
0&#
1j#
1h#
0i#
0f#
0d#
18#
16#
07#
04#
02#
0'$
0)$
0*$
1@$
03%
1<$
1-%
04%
1-$
0E$
0/$
1\!
1v!
0]!
0w!
0^!
0x!
0_!
0y!
08#
0j#
0r&
1e&
0l&
1`&
1f&
1y&
0e
0d
0c
1b
0\
0[
0Z
1Y
0s"
0!#
0F$
15%
0;%
0B$
0C$
0I%
1K%
0-$
1F$
0L$
1M$
0S$
1T$
0,%
0-%
14%
1,$
1q$
0g!
0k!
1<%
0B%
0\&
1o&
1n&
0m
0q
1-$
05%
1;%
1-%
04%
0T$
0M$
1T$
1M$
1J%
1C%
15%
0;%
0<%
1B%
0m&
0"#
0##
0$#
0}"
0~"
0C%
1<%
0B%
0j!
0i!
0h!
0m!
0l!
0s
0r
0p
0o
0n
1C%
#160000
0!
0,!
0/#
#170000
1!
1,!
1/#
1$&
1q%
1W%
03&
0Y&
04'
00#
11#
1!$
0"$
0%$
0;$
0C#
1c#
1t$
1w$
0x$
1w&
1~&
1{&
0|&
1j"
1&#
1d#
12#
1.$
0@$
0&$
0<$
1_!
1y!
1r&
1}&
1l&
0j&
1e
1\
0["
1Z"
1W"
0($
0D$
0q$
0B!
1C!
1F!
1q&
1s&
1C
1@
0?
0-$
1E$
0F$
1L$
0G$
0|"
0{"
0M$
1S$
1F$
0n!
0o!
0T$
1,%
0u
0t
0-%
14%
05%
1;%
0<%
1B%
0C%
#180000
0!
0,!
0/#
#190000
1!
1,!
1/#
0$&
1#&
0q%
1p%
0H$
1I'
0X&
1Y&
03'
14'
10#
01#
02#
13#
1A#
0!$
1#$
1%$
10$
1;$
1=$
1?$
1+%
1C#
0c#
0d#
1e#
0K$
1''
0[&
0x&
0v&
0w&
0*'
0~&
0z&
1|&
0^&
1k"
1'#
0j"
0&#
1f#
1d#
0e#
14#
12#
03#
1B#
1'$
1)$
1*$
0.$
13%
1&$
1B$
1<$
1>$
1-%
04%
1.%
0J%
0F$
1L%
1^!
1x!
0_!
0y!
04#
0f#
1m&
0p&
0r&
0n&
0}&
0e&
1j&
0`&
0f&
0y&
0u&
0e
1d
0\
1[
0t"
1!#
15%
0;%
0~#
0+%
0B$
1-$
0E$
1F$
0L$
1M$
0S$
0-%
14%
0,$
0.%
05%
1<%
0B%
1C%
0L%
0f!
1k!
0<%
1n&
1[&
1k&
0l
1q
1%#
1~"
18"
19"
1:"
1;"
1<"
1="
1>"
1?"
0C%
0-$
15%
1T$
0,%
0M$
0F$
09"
0:"
0;"
0<"
0="
0>"
0?"
1-%
04%
0T$
1J%
1p!
1l!
1-"
1,"
1+"
1*"
1)"
1("
1'"
1&"
0-%
0m&
0,"
0+"
0*"
0)"
0("
0'"
0&"
1v
1r
1)
1(
1'
1&
1%
1$
1#
1"
0%#
0~"
0!#
08"
05%
0(
0'
0&
0%
0$
0#
0"
1L%
0p!
0l!
0k!
0-"
0v
0r
0q
0)
1%#
1p!
1v
#200000
0!
0,!
0/#
#210000
1!
1,!
1/#
1$&
1q%
0Y&
04'
00#
11#
0A#
1"$
0#$
0%$
0;$
0?$
0C#
1c#
1x&
1w&
1~&
1z&
0{&
1^&
1j"
1&#
0d#
1e#
02#
13#
0B#
0'$
0)$
0*$
1@$
03%
0&$
0<$
1_!
1y!
14#
1f#
1r&
1}&
1e&
0l&
1`&
1f&
1y&
1u&
1e
1\
1~#
1C$
1-$
1F$
1M$
1T$
1-%
1,$
15%
1<%
1C%
1y$
0o&
0k&
z8"
z9"
z:"
z;"
z<"
z="
z>"
z?"
0-$
1E$
0M$
0J%
z-"
z,"
z+"
z*"
z)"
z("
z'"
z&"
0F$
1L$
1m&
z)
z(
z'
z&
z%
z$
z#
z"
1}"
0L%
1M$
1m!
1s
0%#
0p!
0v
#220000
0!
0,!
0/#
#230000
1!
1,!
1/#
0$&
0#&
1"&
0q%
0p%
1o%
0W&
1X&
1Y&
02'
13'
14'
10#
01#
1B$
12#
03#
04#
15#
1!$
0"$
00$
0=$
1C#
0c#
1d#
0e#
0f#
1g#
1v&
1*'
1{&
0|&
0n&
1l"
1(#
0k"
0'#
0j"
0&#
0h#
1i#
1f#
0g#
0d#
06#
17#
14#
05#
02#
0T$
1.$
0@$
0B$
0>$
1]!
1w!
0^!
0x!
0_!
0y!
16#
07#
18#
1h#
0i#
1j#
1p&
1n&
1l&
0j&
0e
0d
1c
0\
0[
1Z
1~"
1N$
1T$
0C$
0y$
0j#
08#
1l!
1o&
1r
0~"
0M$
1S$
0N$
1J%
0l!
0m&
0r
0}"
0T$
1,%
1L%
0m!
0-%
14%
0s
05%
1;%
1%#
0<%
1B%
1p!
0C%
1v
#240000
0!
0,!
0/#
#250000
1!
1,!
1/#
1$&
1q%
0Y&
04'
00#
11#
1|#
0!$
1#$
1?$
1+%
0C#
1c#
0[&
0x&
0z&
1|&
0]&
1j"
1&#
1d#
12#
1'$
1)$
1*$
0.$
13%
1-%
04%
1.%
0J%
1_!
1y!
1m&
0e&
1j&
0`&
0f&
0y&
1e
1\
1!#
15%
0;%
1($
1B$
1C$
1D$
1I%
0K%
1-$
0E$
1F$
0L$
1M$
0S$
1T$
0,%
0-%
14%
0,$
0.%
0L%
1k!
1<%
0B%
1\&
0q&
0o&
0n&
0s&
1q
0-$
05%
1;%
1-%
04%
0T$
0M$
0F$
1-$
1T$
1M$
1F$
1C%
15%
0;%
0<%
1B%
0%#
1"#
1##
1$#
1|"
1}"
1~"
1{"
0C%
1<%
0B%
0p!
1j!
1i!
1h!
1n!
1m!
1l!
1o!
0v
1u
1t
1s
1r
1p
1o
1n
1C%
#260000
0!
0,!
0/#
#270000
1!
1,!
1/#
0$&
1#&
0q%
1p%
15$
1H$
1O$
1V$
1/%
17%
1>%
1E%
07'
0:'
0='
0@'
0C'
0F'
0I'
0L'
0X&
1Y&
03'
14'
10#
01#
02#
13#
0|#
1"$
0#$
1%$
1=$
0?$
0+%
1C#
0c#
0d#
1e#
1:$
1K$
1R$
1Y$
12%
1:%
1A%
1H%
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
1[&
1x&
0v&
0~&
1z&
0{&
1]&
1k"
1'#
0j"
0&#
0f#
1g#
1d#
0e#
04#
15#
12#
03#
0'$
0)$
0*$
1@$
03%
1&$
1>$
0-$
1E$
1/$
0F$
1L$
1G$
0M$
1S$
1N$
0T$
1,%
1U$
1.%
05%
1;%
16%
0<%
1B%
1=%
0C%
1D%
1K%
1^!
1x!
0_!
0y!
14#
05#
06#
17#
1f#
0g#
0h#
1i#
0\&
0p&
0}&
1e&
0l&
1`&
1f&
1y&
0e
1d
0\
1[
1z"
1y"
1x"
1w"
1v"
1u"
1t"
1s"
0!#
1C%
1<%
0-%
14%
1T$
1M$
1F$
0B$
0D$
0I%
0K%
1-$
0E$
0F$
0M$
0T$
1-%
1,$
1#%
1j#
1h#
0i#
18#
16#
07#
1`!
1a!
1b!
1c!
1d!
1e!
1f!
1g!
0k!
15%
1\&
1q&
1n&
1m
1l
1k
1j
1i
1h
1g
1f
0q
08#
0j#
0-$
1E$
1F$
0L$
1T$
0F$
1L$
1M$
0S$
1F$
0"#
0##
0$#
0|"
0~"
0M$
1S$
0T$
0j!
0i!
0h!
0n!
0l!
1T$
0t
0r
0p
0o
0n
#280000
0!
0,!
0/#
#290000
1!
1,!
1/#
1$&
1q%
1P%
1M%
1N%
1O%
0+&
0*&
0)&
0,&
0Y&
04'
00#
11#
0"$
0%$
0=$
1+%
0C#
1c#
1%%
1&%
1'%
0*%
0[&
1v&
1~&
1{&
1j"
1&#
0d#
1e#
02#
13#
1$$
1'$
03$
0@$
0&$
0>$
0-%
1_!
1y!
04#
15#
0f#
1g#
1p&
1}&
1l&
1i&
0y&
0g&
1e
1\
0i"
1f"
1e"
1d"
1!#
0,$
1-$
0F$
1M$
0T$
1-%
1B$
1D$
1I%
1K%
04$
0#%
0h#
1i#
06#
17#
0P!
1S!
1T!
1U!
1k!
0\&
0q&
0n&
1R
1Q
1P
0M
1q
18#
1j#
0-$
1T$
1J%
1F$
0m&
1"#
1##
1$#
1|"
1~"
1L%
1j!
1i!
1h!
1n!
1l!
1t
1r
1p
1o
1n
1%#
1p!
1v
#300000
0!
0,!
0/#
#310000
1!
1,!
1/#
0$&
0#&
0"&
0!&
1~%
0q%
0p%
0o%
0n%
1m%
0U&
1V&
1W&
1X&
1Y&
00'
11'
12'
13'
14'
10#
01#
12#
03#
14#
05#
16#
07#
1!$
0+%
08#
19#
0{#
1C#
0c#
1d#
0e#
1f#
0g#
1D#
1h#
0i#
0j#
1k#
0d&
1+'
1[&
0|&
1n"
1*#
0m"
0)#
0l"
0(#
0k"
0'#
0j"
0&#
1l#
1j#
0k#
0h#
0f#
0d#
1:#
18#
09#
06#
04#
02#
0-%
0J%
1+%
1[!
1u!
0\!
0v!
0]!
0w!
0^!
0x!
0_!
0y!
0:#
0l#
0[&
1m&
0e
0d
0c
0b
1a
0\
0[
0Z
0Y
1X
0!#
0L%
1-%
1J%
0k!
0m&
0q
1!#
1L%
1k!
1q
0%#
0p!
0v
1%#
1p!
1v
#320000
0!
0,!
0/#
#330000
1!
1,!
1/#
1$&
1q%
0Y&
04'
00#
11#
0!$
1"$
0C#
1c#
0D#
1d&
0{&
1|&
1j"
1&#
1d#
12#
1_!
1y!
1e
1\
#340000
0!
0,!
0/#
#350000
1!
1,!
1/#
0$&
1#&
0q%
1p%
0X&
1Y&
03'
14'
10#
01#
02#
13#
1!$
0"$
1%$
10$
1C#
0c#
0d#
1e#
0*'
0~&
1{&
0|&
1k"
1'#
0j"
0&#
1f#
1d#
0e#
14#
12#
03#
1^!
1x!
0_!
0y!
04#
0f#
0e
1d
0\
1[
#360000
0!
0,!
0/#
#370000
1!
1,!
1/#
1$&
1q%
0Y&
04'
00#
11#
0!$
1"$
0C#
1c#
0{&
1|&
1j"
1&#
0d#
1e#
02#
13#
1_!
1y!
14#
1f#
1e
1\
#380000
0!
0,!
0/#
#390000
1!
1,!
1/#
0$&
0#&
1"&
0q%
0p%
1o%
0W&
1X&
1Y&
02'
13'
14'
10#
01#
12#
03#
04#
15#
1!$
0"$
0%$
00$
1;$
1C#
0c#
1d#
0e#
0f#
1g#
0w&
1*'
1~&
1{&
0|&
1l"
1(#
0k"
0'#
0j"
0&#
1h#
1f#
0g#
0d#
16#
14#
05#
02#
1]!
1w!
0^!
0x!
0_!
0y!
06#
0h#
0e
0d
1c
0\
0[
1Z
#400000
0!
0,!
0/#
#410000
1!
1,!
1/#
1$&
1q%
0Y&
04'
00#
11#
0!$
1"$
0C#
1c#
0{&
1|&
1j"
1&#
1d#
12#
1_!
1y!
1e
1\
#420000
0!
0,!
0/#
#430000
1!
1,!
1/#
0$&
1#&
0q%
1p%
0X&
1Y&
03'
14'
10#
01#
02#
13#
1!$
0"$
1%$
1C#
0c#
0d#
1e#
0~&
1{&
0|&
1k"
1'#
0j"
0&#
0f#
1g#
1d#
0e#
04#
15#
12#
03#
1^!
1x!
0_!
0y!
14#
05#
16#
1f#
0g#
1h#
0e
1d
0\
1[
0h#
06#
#440000
0!
0,!
0/#
#450000
1!
1,!
1/#
1$&
1q%
0Y&
04'
00#
11#
0!$
1#$
0;$
0C#
1c#
1w&
0z&
1|&
1j"
1&#
0d#
1e#
02#
13#
1_!
1y!
04#
15#
0f#
1g#
1e
1\
1h#
16#
#460000
0!
0,!
0/#
#470000
1!
1,!
1/#
0$&
0#&
0"&
1!&
0q%
0p%
0o%
1n%
0V&
1W&
1X&
1Y&
01'
12'
13'
14'
10#
01#
12#
03#
14#
05#
06#
17#
1"$
0#$
1;$
1C#
0c#
1d#
0e#
1f#
0g#
0h#
1i#
0w&
1z&
0{&
1m"
1)#
0l"
0(#
0k"
0'#
0j"
0&#
0j#
1k#
1h#
0i#
0f#
0d#
08#
19#
16#
07#
04#
02#
1\!
1v!
0]!
0w!
0^!
0x!
0_!
0y!
18#
09#
1:#
1j#
0k#
1l#
0e
0d
0c
1b
0\
0[
0Z
1Y
0l#
0:#
#480000
0!
0,!
0/#
#490000
1!
1,!
1/#
1$&
1q%
0Y&
04'
00#
11#
1!$
0"$
0%$
0;$
0C#
1c#
1w&
1~&
1{&
0|&
1j"
1&#
1d#
12#
1_!
1y!
1e
1\
#500000
0!
0,!
0/#
#510000
1!
1,!
1/#
0$&
1#&
0q%
1p%
0X&
1Y&
03'
14'
10#
01#
02#
13#
1A#
0!$
1#$
1%$
10$
1;$
1=$
1C#
0c#
0d#
1e#
0v&
0w&
0*'
0~&
0z&
1|&
0^&
1k"
1'#
0j"
0&#
1f#
1d#
0e#
14#
12#
03#
1^!
1x!
0_!
0y!
04#
0f#
0e
1d
0\
1[
#520000
0!
0,!
0/#
#530000
1!
1,!
1/#
1$&
1q%
0Y&
04'
00#
11#
0A#
1"$
0#$
0%$
0;$
0C#
1c#
1w&
1~&
1z&
0{&
1^&
1j"
1&#
0d#
1e#
02#
13#
1_!
1y!
14#
1f#
1e
1\
#540000
0!
0,!
0/#
#550000
1!
1,!
1/#
0$&
0#&
1"&
0q%
0p%
1o%
0W&
1X&
1Y&
02'
13'
14'
10#
01#
12#
03#
04#
15#
1!$
0"$
00$
0=$
1C#
0c#
1d#
0e#
0f#
1g#
1v&
1*'
1{&
0|&
1l"
1(#
0k"
0'#
0j"
0&#
0h#
1i#
1f#
0g#
0d#
06#
17#
14#
05#
02#
1]!
1w!
0^!
0x!
0_!
0y!
16#
07#
08#
19#
1h#
0i#
0j#
1k#
0e
0d
1c
0\
0[
1Z
1l#
1j#
0k#
1:#
18#
09#
0:#
0l#
#560000
0!
0,!
0/#
#570000
1!
1,!
1/#
1$&
1q%
0Y&
04'
00#
11#
0!$
1#$
0C#
1c#
0z&
1|&
1j"
1&#
1d#
12#
1_!
1y!
1e
1\
#580000
0!
0,!
0/#
#590000
1!
1,!
1/#
0$&
1#&
0q%
1p%
0X&
1Y&
03'
14'
10#
01#
02#
13#
1"$
0#$
1%$
1=$
1C#
0c#
0d#
1e#
0v&
0~&
1z&
0{&
1k"
1'#
0j"
0&#
0f#
1g#
1d#
0e#
04#
15#
12#
03#
1^!
1x!
0_!
0y!
14#
05#
06#
17#
1f#
0g#
0h#
1i#
0e
1d
0\
1[
0j#
1k#
1h#
0i#
08#
19#
16#
07#
18#
09#
1:#
1j#
0k#
1l#
0l#
0:#
#600000
0!
0,!
0/#
#610000
1!
1,!
1/#
1$&
1q%
0Y&
04'
00#
11#
0"$
0%$
0=$
0C#
1c#
1v&
1~&
1{&
1j"
1&#
0d#
1e#
02#
13#
1_!
1y!
04#
15#
0f#
1g#
1e
1\
0h#
1i#
06#
17#
08#
19#
0j#
1k#
1l#
1:#
#620000
0!
0,!
0/#
#630000
1!
1,!
1/#
0$&
0#&
0"&
0!&
0~%
1}%
0q%
0p%
0o%
0n%
0m%
1l%
0T&
1U&
1V&
1W&
1X&
1Y&
0/'
10'
11'
12'
13'
14'
10#
01#
12#
03#
14#
05#
16#
07#
1!$
18#
09#
0:#
1;#
1C#
0c#
1d#
0e#
1f#
0g#
1D#
1h#
0i#
1j#
0k#
0l#
1m#
0d&
0|&
1o"
1+#
0n"
0*#
0m"
0)#
0l"
0(#
0k"
0'#
0j"
0&#
1n#
1l#
0m#
0j#
0h#
0f#
0d#
1<#
1:#
0;#
08#
06#
04#
02#
1Z!
1t!
0[!
0u!
0\!
0v!
0]!
0w!
0^!
0x!
0_!
0y!
0<#
0n#
0e
0d
0c
0b
0a
1`
0\
0[
0Z
0Y
0X
1W
#640000
0!
0,!
0/#
#650000
1!
1,!
1/#
1$&
1q%
0Y&
04'
00#
11#
0!$
1"$
0C#
1c#
0D#
1d&
0{&
1|&
1j"
1&#
1d#
12#
1_!
1y!
1e
1\
#660000
0!
0,!
0/#
#670000
1!
1,!
1/#
0$&
1#&
0q%
1p%
0X&
1Y&
03'
14'
10#
01#
02#
13#
1!$
0"$
1%$
10$
1C#
0c#
0d#
1e#
0*'
0~&
1{&
0|&
1k"
1'#
0j"
0&#
1f#
1d#
0e#
14#
12#
03#
1^!
1x!
0_!
0y!
04#
0f#
0e
1d
0\
1[
#680000
0!
0,!
0/#
#690000
1!
1,!
1/#
1$&
1q%
0Y&
04'
00#
11#
0!$
1"$
0C#
1c#
0{&
1|&
1j"
1&#
0d#
1e#
02#
13#
1_!
1y!
14#
1f#
1e
1\
#700000
0!
0,!
0/#
#710000
1!
1,!
1/#
0$&
0#&
1"&
0q%
0p%
1o%
0W&
1X&
1Y&
02'
13'
14'
10#
01#
12#
03#
04#
15#
1!$
0"$
0%$
00$
1;$
1C#
0c#
1d#
0e#
0f#
1g#
0w&
1*'
1~&
1{&
0|&
1l"
1(#
0k"
0'#
0j"
0&#
1h#
1f#
0g#
0d#
16#
14#
05#
02#
1]!
1w!
0^!
0x!
0_!
0y!
06#
0h#
0e
0d
1c
0\
0[
1Z
#720000
0!
0,!
0/#
#730000
1!
1,!
1/#
1$&
1q%
0Y&
04'
00#
11#
0!$
1"$
0C#
1c#
0{&
1|&
1j"
1&#
1d#
12#
1_!
1y!
1e
1\
#740000
0!
0,!
0/#
#750000
1!
1,!
1/#
0$&
1#&
0q%
1p%
0X&
1Y&
03'
14'
10#
01#
02#
13#
1!$
0"$
1%$
1C#
0c#
0d#
1e#
0~&
1{&
0|&
1k"
1'#
0j"
0&#
0f#
1g#
1d#
0e#
04#
15#
12#
03#
1^!
1x!
0_!
0y!
14#
05#
16#
1f#
0g#
1h#
0e
1d
0\
1[
0h#
06#
#760000
0!
0,!
0/#
#770000
1!
1,!
1/#
1$&
1q%
0Y&
04'
00#
11#
0!$
1#$
0;$
0C#
1c#
1w&
0z&
1|&
1j"
1&#
0d#
1e#
02#
13#
1_!
1y!
04#
15#
0f#
1g#
1e
1\
1h#
16#
#780000
0!
0,!
0/#
#790000
1!
1,!
1/#
0$&
0#&
0"&
1!&
0q%
0p%
0o%
1n%
0V&
1W&
1X&
1Y&
01'
12'
13'
14'
10#
01#
12#
03#
14#
05#
06#
17#
1"$
0#$
1;$
1C#
0c#
1d#
0e#
1f#
0g#
0h#
1i#
0w&
1z&
0{&
1m"
1)#
0l"
0(#
0k"
0'#
0j"
0&#
1j#
1h#
0i#
0f#
0d#
18#
16#
07#
04#
02#
1\!
1v!
0]!
0w!
0^!
0x!
0_!
0y!
08#
0j#
0e
0d
0c
1b
0\
0[
0Z
1Y
#800000
0!
0,!
0/#
#810000
1!
1,!
1/#
1$&
1q%
0Y&
04'
00#
11#
1!$
0"$
0%$
0;$
0C#
1c#
1w&
1~&
1{&
0|&
1j"
1&#
1d#
12#
1_!
1y!
1e
1\
#820000
0!
0,!
0/#
#830000
1!
1,!
1/#
0$&
1#&
0q%
1p%
0X&
1Y&
03'
14'
10#
01#
02#
13#
1A#
0!$
1#$
1%$
10$
1;$
1=$
1C#
0c#
0d#
1e#
0v&
0w&
0*'
0~&
0z&
1|&
0^&
1k"
1'#
0j"
0&#
1f#
1d#
0e#
14#
12#
03#
1^!
1x!
0_!
0y!
04#
0f#
0e
1d
0\
1[
#840000
0!
0,!
0/#
#850000
1!
1,!
1/#
1$&
1q%
0Y&
04'
00#
11#
0A#
1"$
0#$
0%$
0;$
0C#
1c#
1w&
1~&
1z&
0{&
1^&
1j"
1&#
0d#
1e#
02#
13#
1_!
1y!
14#
1f#
1e
1\
#860000
0!
0,!
0/#
#870000
1!
1,!
1/#
0$&
0#&
1"&
0q%
0p%
1o%
0W&
1X&
1Y&
02'
13'
14'
10#
01#
12#
03#
04#
15#
1!$
0"$
00$
0=$
1C#
0c#
1d#
0e#
0f#
1g#
1v&
1*'
1{&
0|&
1l"
1(#
0k"
0'#
0j"
0&#
0h#
1i#
1f#
0g#
0d#
06#
17#
14#
05#
02#
1]!
1w!
0^!
0x!
0_!
0y!
16#
07#
18#
1h#
0i#
1j#
0e
0d
1c
0\
0[
1Z
0j#
08#
#880000
0!
0,!
0/#
#890000
1!
1,!
1/#
1$&
1q%
0Y&
04'
00#
11#
0!$
1#$
0C#
1c#
0z&
1|&
1j"
1&#
1d#
12#
1_!
1y!
1e
1\
#900000
0!
0,!
0/#
#910000
1!
1,!
1/#
0$&
1#&
0q%
1p%
0X&
1Y&
03'
14'
10#
01#
02#
13#
1"$
0#$
1%$
1=$
1C#
0c#
0d#
1e#
0v&
0~&
1z&
0{&
1k"
1'#
0j"
0&#
0f#
1g#
1d#
0e#
04#
15#
12#
03#
1^!
1x!
0_!
0y!
14#
05#
06#
17#
1f#
0g#
0h#
1i#
0e
1d
0\
1[
1j#
1h#
0i#
18#
16#
07#
08#
0j#
#920000
0!
0,!
0/#
#930000
1!
1,!
1/#
1$&
1q%
0Y&
04'
00#
11#
0"$
0%$
0=$
0C#
1c#
1v&
1~&
1{&
1j"
1&#
0d#
1e#
02#
13#
1_!
1y!
04#
15#
0f#
1g#
1e
1\
0h#
1i#
06#
17#
18#
1j#
#940000
0!
0,!
0/#
#950000
1!
1,!
1/#
0$&
0#&
0"&
0!&
1~%
0q%
0p%
0o%
0n%
1m%
0U&
1V&
1W&
1X&
1Y&
00'
11'
12'
13'
14'
10#
01#
12#
03#
14#
05#
16#
07#
1!$
08#
19#
1C#
0c#
1d#
0e#
1f#
0g#
1D#
1h#
0i#
0j#
1k#
0d&
0|&
1n"
1*#
0m"
0)#
0l"
0(#
0k"
0'#
0j"
0&#
0l#
1m#
1j#
0k#
0h#
0f#
0d#
0:#
1;#
18#
09#
06#
04#
02#
1[!
1u!
0\!
0v!
0]!
0w!
0^!
0x!
0_!
0y!
1:#
0;#
1<#
1l#
0m#
1n#
0e
0d
0c
0b
1a
0\
0[
0Z
0Y
1X
0n#
0<#
#960000
0!
0,!
0/#
#970000
1!
1,!
1/#
1$&
1q%
0Y&
04'
00#
11#
0!$
1"$
0C#
1c#
0D#
1d&
0{&
1|&
1j"
1&#
1d#
12#
1_!
1y!
1e
1\
#980000
0!
0,!
0/#
#990000
1!
1,!
1/#
0$&
1#&
0q%
1p%
0X&
1Y&
03'
14'
10#
01#
02#
13#
1!$
0"$
1%$
10$
1C#
0c#
0d#
1e#
0*'
0~&
1{&
0|&
1k"
1'#
0j"
0&#
1f#
1d#
0e#
14#
12#
03#
1^!
1x!
0_!
0y!
04#
0f#
0e
1d
0\
1[
#1000000
