#Build: Fabric Compiler 2020.3-Lite, Build 71107, Mar 15 17:59 2021
#Install: E:\pds\PDS_2020.3-Lite\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19043
#Hostname: LAPTOP-PVU7L9MS
Generated by Fabric Compiler (version 2020.3-Lite build 71107) at Mon Nov  7 20:44:13 2022
Compiling architecture definition.
W: Verilog-2007: [E:/fpga/new/Color_Lignt/source/ws2812.v(line number: 1)] Empty port in module declaration
File "E:/fpga/new/Color_Lignt/source/dvi_encoder.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [E:/fpga/new/Color_Lignt/source/dvi_encoder.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/fpga/new/Color_Lignt/source/ws2812.v". 
Compiling architecture definition.
File "E:/fpga/new/Color_Lignt/source/i2c_config.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [E:/fpga/new/Color_Lignt/source/i2c_config.v(line number: 1)] Empty port in module declaration
File "E:/fpga/new/Color_Lignt/source/lut_hdmi.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [E:/fpga/new/Color_Lignt/source/lut_hdmi.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/fpga/new/Color_Lignt/source/dvi_encoder.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "E:/fpga/new/Color_Lignt/source/lut_hdmi.v". 
I: Flow-6004: Design file modified: "E:/fpga/new/Color_Lignt/source/i2c_config.v". 
Compiling architecture definition.
Compiling architecture definition.
File "E:/fpga/new/Color_Lignt/source/i2c_master_top.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [E:/fpga/new/Color_Lignt/source/i2c_master_top.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/fpga/new/Color_Lignt/source/i2c_master_top.v". 
Compiling architecture definition.
File "E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v". 
Compiling architecture definition.
E: Verilog-4104: Include file i2c_master_defines.v is not exists
E: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 211)] Unknown macro I2C_CMD_NOP
E: Verilog-4005: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 211)] Syntax error near ;
E: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 221)] Unknown macro I2C_CMD_NOP
E: Verilog-4005: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 221)] Syntax error near ;
E: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 244)] Unknown macro I2C_CMD_START
E: Verilog-4005: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 244)] Syntax error near ;
E: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 249)] Unknown macro I2C_CMD_READ
E: Verilog-4005: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 249)] Syntax error near ;
E: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 254)] Unknown macro I2C_CMD_WRITE
E: Verilog-4005: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 254)] Syntax error near ;
E: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 259)] Unknown macro I2C_CMD_STOP
E: Verilog-4005: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 259)] Syntax error near ;
E: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 270)] Unknown macro I2C_CMD_READ
E: Verilog-4005: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 270)] Syntax error near ;
E: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 275)] Unknown macro I2C_CMD_WRITE
E: Verilog-4005: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 275)] Syntax error near ;
E: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 286)] Unknown macro I2C_CMD_READ
E: Verilog-4005: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 286)] Syntax error near ;
E: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 291)] Unknown macro I2C_CMD_WRITE
E: Verilog-4005: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 291)] Syntax error near ;
E: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 301)] Unknown macro I2C_CMD_WRITE
E: Verilog-4005: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 301)] Syntax error near ;
E: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 306)] Unknown macro I2C_CMD_READ
E: Verilog-4005: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 306)] Syntax error near ;
E: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 319)] Unknown macro I2C_CMD_STOP
E: Verilog-4005: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 319)] Syntax error near ;
E: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 324)] Unknown macro I2C_CMD_NOP
E: Verilog-4005: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 324)] Syntax error near ;
E: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 342)] Unknown macro I2C_CMD_NOP
E: Verilog-4005: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 342)] Syntax error near ;
E: Parsing ERROR.
File "E:/fpga/new/Color_Lignt/source/i2c_master_bit_ctrl.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [E:/fpga/new/Color_Lignt/source/i2c_master_bit_ctrl.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/fpga/new/Color_Lignt/source/i2c_master_bit_ctrl.v". 
Compiling architecture definition.
E: Verilog-4104: Include file i2c_master_defines.v is not exists
E: [E:/fpga/new/Color_Lignt/source/i2c_master_bit_ctrl.v(line number: 384)] Unknown macro I2C_CMD_STOP
E: Verilog-4005: [E:/fpga/new/Color_Lignt/source/i2c_master_bit_ctrl.v(line number: 384)] Syntax error near ;
E: [E:/fpga/new/Color_Lignt/source/i2c_master_bit_ctrl.v(line number: 454)] Unknown macro I2C_CMD_START
E: Verilog-4005: [E:/fpga/new/Color_Lignt/source/i2c_master_bit_ctrl.v(line number: 454)] Syntax error near :
E: [E:/fpga/new/Color_Lignt/source/i2c_master_bit_ctrl.v(line number: 455)] Unknown macro I2C_CMD_STOP
E: Verilog-4005: [E:/fpga/new/Color_Lignt/source/i2c_master_bit_ctrl.v(line number: 455)] Syntax error near :
E: [E:/fpga/new/Color_Lignt/source/i2c_master_bit_ctrl.v(line number: 456)] Unknown macro I2C_CMD_WRITE
E: Verilog-4005: [E:/fpga/new/Color_Lignt/source/i2c_master_bit_ctrl.v(line number: 456)] Syntax error near :
E: [E:/fpga/new/Color_Lignt/source/i2c_master_bit_ctrl.v(line number: 457)] Unknown macro I2C_CMD_READ
E: Verilog-4005: [E:/fpga/new/Color_Lignt/source/i2c_master_bit_ctrl.v(line number: 457)] Syntax error near :
E: Verilog-4068: [E:/fpga/new/Color_Lignt/source/i2c_master_bit_ctrl.v(line number: 455)] Only one default statement can be specified within a case statement
E: Verilog-4068: [E:/fpga/new/Color_Lignt/source/i2c_master_bit_ctrl.v(line number: 456)] Only one default statement can be specified within a case statement
E: Verilog-4068: [E:/fpga/new/Color_Lignt/source/i2c_master_bit_ctrl.v(line number: 457)] Only one default statement can be specified within a case statement
E: Verilog-4068: [E:/fpga/new/Color_Lignt/source/i2c_master_bit_ctrl.v(line number: 458)] Only one default statement can be specified within a case statement
E: Parsing ERROR.
File "E:/fpga/new/Color_Lignt/source/encode.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [E:/fpga/new/Color_Lignt/source/encode.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/fpga/new/Color_Lignt/source/encode.v". 
Compiling architecture definition.
File "E:/fpga/new/Color_Lignt/source/serdes_4b_10tol.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [E:/fpga/new/Color_Lignt/source/serdes_4b_10tol.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/fpga/new/Color_Lignt/source/serdes_4b_10tol.v". 
Compiling architecture definition.
File "E:/fpga/new/Color_Lignt/source/Invert.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [E:/fpga/new/Color_Lignt/source/Invert.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/fpga/new/Color_Lignt/source/Invert.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "E:/fpga/new/Color_Lignt/source/ws2812.v". 
Compiling architecture definition.
File "E:/fpga/new/Color_Lignt/source/rgb_hsv.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [E:/fpga/new/Color_Lignt/source/rgb_hsv.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/fpga/new/Color_Lignt/source/rgb_hsv.v". 
Compiling architecture definition.
File "E:/fpga/new/Color_Lignt/source/threshold_binary.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [E:/fpga/new/Color_Lignt/source/threshold_binary.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/fpga/new/Color_Lignt/source/threshold_binary.v". 
Compiling architecture definition.
File "E:/fpga/new/Color_Lignt/source/HVcount.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [E:/fpga/new/Color_Lignt/source/HVcount.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/fpga/new/Color_Lignt/source/HVcount.v". 
Compiling architecture definition.
File "E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_up.v" has been added to project successfully. 
File "E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_down.v" has been added to project successfully. 
File "E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_left.v" has been added to project successfully. 
File "E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_right.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_up.v(line number: 1)] Empty port in module declaration
W: Verilog-2007: [E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_down.v(line number: 1)] Empty port in module declaration
W: Verilog-2007: [E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_left.v(line number: 1)] Empty port in module declaration
W: Verilog-2007: [E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_right.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_up.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_down.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_left.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_right.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "E:/fpga/new/Color_Lignt/source/Invert.v". 
Compiling architecture definition.
File "E:/fpga/new/Color_Lignt/source/Light_Driver_86.v" has been added to project successfully. 
File "E:/fpga/new/Color_Lignt/source/Light_Driver_50.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [E:/fpga/new/Color_Lignt/source/Light_Driver_86.v(line number: 1)] Empty port in module declaration
W: Verilog-2007: [E:/fpga/new/Color_Lignt/source/Light_Driver_50.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/fpga/new/Color_Lignt/source/Light_Driver_86.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "E:/fpga/new/Color_Lignt/source/Invert.v". 
Compiling architecture definition.
File "E:/fpga/new/Color_Lignt/source/i2c_master_defines.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [E:/fpga/new/Color_Lignt/source/i2c_master_defines.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/fpga/new/Color_Lignt/source/i2c_master_defines.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "E:/fpga/new/Color_Lignt/source/Light_Driver_86.v". 
Compiling architecture definition.
Customize IP 'clock_in' ...
Process exit normally.


Process "Compile" started.
Current time: Mon Nov  7 21:21:15 2022
Compiling architecture definition.
Compiling architecture definition.
Analyzing project file 'E:/fpga/new/Color_Lignt/Color_Light.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/ws2812.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/ws2812.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/ws2812.v(line number: 1)] Analyzing module ws2812 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/ws2812.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/dvi_encoder.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/dvi_encoder.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/dvi_encoder.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/i2c_config.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/i2c_config.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/i2c_config.v(line number: 30)] Analyzing module i2c_config (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/i2c_config.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/lut_hdmi.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/lut_hdmi.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/lut_hdmi.v(line number: 1)] Analyzing module lut_hdmi (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/lut_hdmi.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/i2c_master_top.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/i2c_master_top.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/i2c_master_top.v(line number: 30)] Analyzing module i2c_master_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/i2c_master_top.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 75)] Analyzing module i2c_master_byte_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/i2c_master_bit_ctrl.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/i2c_master_bit_ctrl.v
W: Public-4030: File 'E:/fpga/new/Color_Lignt/source/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/i2c_master_bit_ctrl.v(line number: 143)] Analyzing module i2c_master_bit_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/i2c_master_bit_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/encode.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/encode.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/encode.v(line number: 46)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/encode.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/serdes_4b_10tol.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/serdes_4b_10tol.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/serdes_4b_10tol.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/serdes_4b_10tol.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/Invert.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/Invert.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/Invert.v(line number: 1)] Analyzing module Invert (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/Invert.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/rgb_hsv.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/rgb_hsv.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/rgb_hsv.v(line number: 1)] Analyzing module rgb_hsv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/rgb_hsv.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/threshold_binary.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/threshold_binary.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/threshold_binary.v(line number: 2)] Analyzing module threshold_binary (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/threshold_binary.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/HVcount.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/HVcount.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/HVcount.v(line number: 3)] Analyzing module HVcount (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/HVcount.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_up.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_up.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_up.v(line number: 1)] Analyzing module Edge_rgb_dvider_up (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_up.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_down.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_down.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_down.v(line number: 1)] Analyzing module Edge_rgb_dvider_down (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_down.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_left.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_left.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_left.v(line number: 2)] Analyzing module Edge_rgb_dvider_left (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_left.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_right.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_right.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_right.v(line number: 1)] Analyzing module Edge_rgb_dvider_right (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_right.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/Light_Driver_86.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/Light_Driver_86.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/Light_Driver_86.v(line number: 1)] Analyzing module Light_Driver_86 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/Light_Driver_86.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/Light_Driver_50.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/Light_Driver_50.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/Light_Driver_50.v(line number: 1)] Analyzing module Light_Driver_50 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/Light_Driver_50.v successfully.
W: Public-4030: File 'E:/fpga/new/Color_Lignt/source/i2c_master_defines.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/i2c_master_defines.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/i2c_master_defines.v
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/i2c_master_defines.v successfully.
 0.029758s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.0%)
Start rtl-elaborate.
I: Module "ws2812" is set as top module.
I: Verilog-0003: [E:/fpga/new/Color_Lignt/source/ws2812.v(line number: 1)] Elaborating module ws2812
I: Verilog-0003: [E:/pds/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 395)] Elaborating module GTP_CLKBUFG
E: Verilog-4072: [E:/fpga/new/Color_Lignt/source/ws2812.v(line number: 68)] clk_in is referenced to undefined module
Program Error Out.
Customize IP 'clk_in' ...
