// Seed: 704340065
module module_0;
  tri id_1, id_2;
  module_2 modCall_1 ();
  initial id_1 = 1 !== 1'b0;
  wire id_3;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri0 id_1,
    input  wor  id_2
);
  wire id_4;
  module_0 modCall_1 ();
  wand id_5, id_6, id_7;
  always_comb if (1) #id_8 id_1 = id_7;
endmodule
module module_2;
  uwire id_2, id_3;
  assign module_0.id_1 = 0;
  logic [7:0] id_4;
  if (1'd0) logic [7:0] id_5 = id_4;
  else wire id_6;
  assign id_2 = 1;
endmodule
