
---------- Begin Simulation Statistics ----------
final_tick                               161964504375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1978                       # Simulator instruction rate (inst/s)
host_mem_usage                               34572068                       # Number of bytes of host memory used
host_op_rate                                     2027                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 70127.49                       # Real time elapsed on the host
host_tick_rate                                 713145                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   138727792                       # Number of instructions simulated
sim_ops                                     142181863                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050011                       # Number of seconds simulated
sim_ticks                                 50011049375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.165854                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  418004                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               521424                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4736                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             34721                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            523379                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              61563                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           70532                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8969                       # Number of indirect misses.
system.cpu.branchPred.lookups                  919060                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  158322                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8230                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5790374                       # Number of instructions committed
system.cpu.committedOps                       6236061                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.648630                       # CPI: cycles per instruction
system.cpu.discardedOps                         90807                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3916238                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1016022                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           451897                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8147458                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.377554                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4115                       # number of quiesce instructions executed
system.cpu.numCycles                         15336558                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4115                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4414113     70.78%     70.78% # Class of committed instruction
system.cpu.op_class_0::IntMult                  15893      0.25%     71.04% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.04% # Class of committed instruction
system.cpu.op_class_0::MemRead                1113871     17.86%     88.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                692184     11.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6236061                       # Class of committed instruction
system.cpu.quiesceCycles                     64681121                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7189100                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          505                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        17917                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         35938                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1693421                       # Transaction distribution
system.membus.trans_dist::ReadResp            1709020                       # Transaction distribution
system.membus.trans_dist::WriteReq             624729                       # Transaction distribution
system.membus.trans_dist::WriteResp            624729                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5413                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12448                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2437                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2438                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           9515                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6084                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        28369                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        28369                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        16838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        23990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        70096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       112499                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4549366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4549366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4690234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       608960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       608960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        34048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        33676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       857792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        92753                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1018269                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    145578136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    145578136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               147205365                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2340099                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000240                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.015481                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2339538     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     561      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2340099                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5392732200                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            87732748                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            29183745                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            16681122                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           96161709                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         9899413319                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             19.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           47584750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3931291                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       982823                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4914114                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       982823                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3931291                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4914114                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4914114                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4914114                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9828228                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1303040                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1303040                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3545557                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3545557                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1540                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        36516                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        30800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           72                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        70096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       299272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       348424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       151552                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      8998918                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      9183238                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        43008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         6348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         6348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      9697194                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1034                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        40170                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        48400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        92753                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      4787316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5573748                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2424832                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    143982604                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    146931724                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       688128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    154125033                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        16725182251                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             33.4                       # Network utilization (%)
system.acctest.local_bus.numRequests         10428896                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          673                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.14                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  13865555602                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         27.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   7459285000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         14.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       655360                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1867776                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       294912                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       688128                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       344064                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       107520                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     13104304                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     10483443                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5896937                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7862582                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     37347267                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7862582                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5896937                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13759519                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     13104304                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     10483443                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13759519                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13759519                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     51106786                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       294912                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       688128                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       983040                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       294912                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       101400                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       396312                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         9216                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       688128                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       697344                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       294912                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         3174                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       298086                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5896937                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13759519                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       19656456                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5896937                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2027552                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7924489                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5896937                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19656456                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2027552                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      27580945                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1689211                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1689211                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       585472                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       585472                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       125060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4407302                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        12288                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         3180                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4549366                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4000884                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    141033484                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    145578136                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2705068                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2705068    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2705068                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   5774698200                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9031463000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     99988728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2359296                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2424832                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    104772856                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2371944                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2428020                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4799964                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24997182                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        73728                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        75776                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     25146686                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       592986                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        75908                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       668894                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1999332732                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     47175495                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     48485925                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2094994152                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47428399                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48549671                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95978070                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2046761131                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     95725166                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     48485925                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2190972223                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    205851360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     34668544                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    240847584                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    119604548                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    109314060                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    228918608                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     51462840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1083392                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     52556472                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     29901137                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3416067                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     33317204                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      2620861                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4116117589                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    693217688                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3931291                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4815887429                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2391562455                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2185798166                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4577360621                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      2620861                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6507680044                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2879015853                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3931291                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9393248050                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       608960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        34048                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       643008                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       608960                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       608960                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         9515                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          532                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        10047                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     12176509                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       680810                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       12857319                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     12176509                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     12176509                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     12176509                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       680810                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      12857319                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1641588                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    106364940                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       101400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         511296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          108619224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       346432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2359296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     34668544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        37816640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        25666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1661955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1697200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5413                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        36864                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       541696                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             590885                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     32824506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2126828797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2027552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          10223661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2171904516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6927109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     47175495                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    693217688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7862582                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       982823                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            756165697                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6927109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     80000001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2820046485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7862582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       982823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2027552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         10223661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2928070213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5321.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     62530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2200965.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      6144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000423350250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2531                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2531                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3031102                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             626111                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1697200                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     590885                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1697200                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   590885                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3010                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    92                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            105814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            106130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            105812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            105873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            105910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            106194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            105878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            105916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            105937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            105864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           105811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           105890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           105787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           105842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           105791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           105741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             36879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             37015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             36876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             36918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             36923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             37075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             36918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             36911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             36934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            36912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            36889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            36896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            36931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            36891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            36875                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  56609444015                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8470950000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            101081931515                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33413.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59663.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3872                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1578638                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  546998                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     9                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1697191                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               590885                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1468030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   60516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   59262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   58879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    8169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  91881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  87740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  41256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  13089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   9861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   5449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   9493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  12138                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       159352                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    917.709524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   817.558535                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   264.730753                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6097      3.83%      3.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4622      2.90%      6.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2847      1.79%      8.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3012      1.89%     10.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3620      2.27%     12.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2191      1.37%     14.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2038      1.28%     15.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2224      1.40%     16.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       132701     83.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       159352                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2531                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     668.165942                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1503.981277                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2048     80.92%     80.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            4      0.16%     81.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.04%     81.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            4      0.16%     81.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.04%     81.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.08%     81.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.04%     81.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.16%     81.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           33      1.30%     82.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.04%     82.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.08%     83.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.08%     83.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     83.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.08%     83.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.08%     83.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.16%     83.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           26      1.03%     84.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            5      0.20%     84.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            3      0.12%     84.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            3      0.12%     84.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            2      0.08%     84.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            3      0.12%     85.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.04%     85.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          188      7.43%     92.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.04%     92.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.04%     92.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.04%     92.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            7      0.28%     92.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            6      0.24%     93.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4224-4351            1      0.04%     93.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4480-4607            1      0.04%     93.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           58      2.29%     95.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247          112      4.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2531                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     233.423943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     42.272251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    410.487134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1897     74.95%     74.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            25      0.99%     75.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            24      0.95%     76.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           14      0.55%     77.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            8      0.32%     77.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            8      0.32%     78.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           13      0.51%     78.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.08%     78.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.04%     78.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.04%     78.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.04%     78.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.12%     78.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.04%     78.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.04%     78.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.04%     79.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            2      0.08%     79.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.04%     79.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.04%     79.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            2      0.08%     79.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.04%     79.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            3      0.12%     79.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            3      0.12%     79.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           19      0.75%     80.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          498     19.68%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1088-1119            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2531                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              108428160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  192640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                37810944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               108619224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             37816640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2168.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       756.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2171.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    756.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50009036500                       # Total gap between requests
system.mem_ctrls.avgGap                      21856.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1641588                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    106193036                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       101400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       490560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       341824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2359296                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     34667456                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 32824506.194437358528                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2123391477.025970697403                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2027551.936366462382                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 9809032.326468754560                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6834969.557164986618                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 47175494.805341705680                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 693195932.363896727562                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7862582.467556950636                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 982822.808444618830                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        25666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1661955                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7989                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5413                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        36864                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       541696                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1849538895                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  98627365675                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    270347565                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    334679380                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 149259734635                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  49504065610                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 831396419225                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   7417248365                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1687628065                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     72061.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59344.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    170029.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41892.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27574309.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1342883.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1534802.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1207234.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   2197432.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         78628754.024997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         54880828.799996                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3081313518.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          821058741                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478742783.399897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     840443587.274957                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     358690707.300031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5713758920.550135                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        114.249931                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18434430435                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28871627940                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8230                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4115                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9824424.119077                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2356276.765655                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4115    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        33375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     20218875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4115                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    121536999125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  40427505250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1936170                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1936170                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1936170                       # number of overall hits
system.cpu.icache.overall_hits::total         1936170                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         9515                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           9515                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         9515                       # number of overall misses
system.cpu.icache.overall_misses::total          9515                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    412251250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    412251250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    412251250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    412251250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1945685                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1945685                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1945685                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1945685                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004890                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004890                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004890                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004890                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43326.458224                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43326.458224                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43326.458224                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43326.458224                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         9515                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         9515                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         9515                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         9515                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    397287875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    397287875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    397287875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    397287875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004890                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004890                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004890                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004890                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41753.849185                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41753.849185                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41753.849185                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41753.849185                       # average overall mshr miss latency
system.cpu.icache.replacements                   9339                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1936170                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1936170                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         9515                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          9515                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    412251250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    412251250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1945685                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1945685                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004890                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004890                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43326.458224                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43326.458224                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         9515                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         9515                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    397287875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    397287875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004890                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004890                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41753.849185                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41753.849185                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           467.085957                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11064669                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              9339                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1184.780919                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   467.085957                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.912277                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.912277                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          469                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          428                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.916016                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3900885                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3900885                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1755496                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1755496                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1755496                       # number of overall hits
system.cpu.dcache.overall_hits::total         1755496                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        10805                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10805                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        10805                       # number of overall misses
system.cpu.dcache.overall_misses::total         10805                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    789727625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    789727625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    789727625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    789727625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1766301                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1766301                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1766301                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1766301                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006117                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006117                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006117                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006117                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73089.090699                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73089.090699                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73089.090699                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73089.090699                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5413                       # number of writebacks
system.cpu.dcache.writebacks::total              5413                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2284                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2284                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2284                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2284                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         8521                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         8521                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         8521                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         8521                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        43467                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        43467                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    616648500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    616648500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    616648500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    616648500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91601125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91601125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004824                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004824                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004824                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004824                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72368.090600                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72368.090600                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72368.090600                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72368.090600                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2107.371684                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2107.371684                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   8522                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1109699                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1109699                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         6509                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6509                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    485444250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    485444250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1116208                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1116208                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005831                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005831                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74580.465509                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74580.465509                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          418                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          418                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         6091                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6091                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4210                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4210                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    447931250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    447931250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91601125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91601125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005457                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005457                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73539.853883                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73539.853883                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21757.986936                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21757.986936                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       645797                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         645797                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4296                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4296                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    304283375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    304283375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       650093                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       650093                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006608                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006608                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70829.463454                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70829.463454                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1866                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1866                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2430                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2430                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        39257                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        39257                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    168717250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    168717250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003738                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003738                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69430.967078                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69430.967078                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              929411                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              8522                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            109.060197                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          330                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7073726                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7073726                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161964504375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               161966733750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1978                       # Simulator instruction rate (inst/s)
host_mem_usage                               34573652                       # Number of bytes of host memory used
host_op_rate                                     2027                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 70131.37                       # Real time elapsed on the host
host_tick_rate                                 713137                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   138729675                       # Number of instructions simulated
sim_ops                                     142184189                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050013                       # Number of seconds simulated
sim_ticks                                 50013278750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.157128                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  418110                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               521613                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4736                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             34740                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            523427                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              61563                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           70532                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8969                       # Number of indirect misses.
system.cpu.branchPred.lookups                  919353                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  158414                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8230                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5792257                       # Number of instructions committed
system.cpu.committedOps                       6238387                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.648385                       # CPI: cycles per instruction
system.cpu.discardedOps                         90854                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3917390                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1016485                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           452084                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8148726                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.377589                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4115                       # number of quiesce instructions executed
system.cpu.numCycles                         15340125                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4115                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4415466     70.78%     70.78% # Class of committed instruction
system.cpu.op_class_0::IntMult                  15894      0.25%     71.03% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::MemRead                1114398     17.86%     88.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                692628     11.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6238387                       # Class of committed instruction
system.cpu.quiesceCycles                     64681121                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7191399                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          506                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        17928                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         35960                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1693421                       # Transaction distribution
system.membus.trans_dist::ReadResp            1709031                       # Transaction distribution
system.membus.trans_dist::WriteReq             624729                       # Transaction distribution
system.membus.trans_dist::WriteResp            624729                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5419                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12453                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2437                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2438                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           9518                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6092                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        28378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        28378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        16838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        24011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        70096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       112523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4549366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4549366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4690267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       609152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       609152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        34112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        33676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       858624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        92753                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1019165                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    145578136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    145578136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               147206453                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2340110                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000240                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.015495                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2339548     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     562      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2340110                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5392776575                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            87732748                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            29196120                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            16681122                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           96207834                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         9899413319                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             19.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           47599750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3931116                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       982779                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4913895                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       982779                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3931116                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4913895                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4913895                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4913895                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9827790                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1303040                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1303040                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3545557                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3545557                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1540                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        36516                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        30800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           72                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        70096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       299272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       348424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       151552                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      8998918                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      9183238                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        43008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         6348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         6348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      9697194                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1034                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        40170                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        48400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        92753                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      4787316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5573748                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2424832                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    143982604                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    146931724                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       688128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    154125033                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        16725182251                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             33.4                       # Network utilization (%)
system.acctest.local_bus.numRequests         10428896                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          673                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.14                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  13865555602                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         27.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   7459285000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         14.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       655360                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1867776                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       294912                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       688128                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       344064                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       107520                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     13103720                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     10482976                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5896674                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7862232                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     37345602                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7862232                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5896674                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13758906                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     13103720                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     10482976                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13758906                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13758906                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     51104508                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       294912                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       688128                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       983040                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       294912                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       101400                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       396312                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         9216                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       688128                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       697344                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       294912                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         3174                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       298086                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5896674                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13758906                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       19655580                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5896674                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2027462                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7924136                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5896674                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19655580                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2027462                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      27579716                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1689211                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1689211                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       585472                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       585472                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       125060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4407302                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        12288                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         3180                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4549366                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4000884                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    141033484                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    145578136                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2705068                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2705068    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2705068                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   5774698200                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9031463000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     99993424                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2359296                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2424832                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    104777552                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2372036                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2428020                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4800056                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24998356                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        73728                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        75776                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     25147860                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       593009                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        75908                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       668917                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1999337506                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     47173392                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     48483764                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2094994662                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47428124                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48547507                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95975631                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2046765630                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     95720899                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     48483764                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2190970293                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    205878108                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     34668544                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    240874332                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    119617916                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    109314060                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    228931976                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     51469527                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1083392                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     52563159                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     29904479                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3416067                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     33320546                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      2620744                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4116468929                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    693186787                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3931116                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4816207576                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2391723138                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2185700733                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4577423871                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      2620744                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6508192067                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2878887519                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3931116                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9393631446                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       609152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        34112                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       643264                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       609152                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       609152                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         9518                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          533                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        10051                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     12179805                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       682059                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       12861864                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     12179805                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     12179805                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     12179805                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       682059                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      12861864                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1641588                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    106364940                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       101400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         511744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          108619672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       346816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2359296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     34668544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        37817024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        25666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1661955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1697207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5419                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        36864                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       541696                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             590891                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     32823043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2126733993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2027462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          10232163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2171816660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6934478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     47173392                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    693186787                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7862232                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       982779                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            756139668                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6934478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     79996435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2819920780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7862232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       982779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2027462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         10232163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2927956328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     62530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2200965.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      6144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000423350250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2531                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2531                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3031123                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             626111                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1697207                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     590891                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1697207                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   590891                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3010                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    92                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            105814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            106133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            105812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            105875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            105911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            106194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            105878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            105916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            105938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            105864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           105811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           105890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           105787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           105842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           105791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           105741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             36879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             37015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             36876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             36918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             36923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             37075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             36918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             36911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             36934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            36912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            36889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            36896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            36931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            36891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            36875                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  56609719890                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8470985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            101082391140                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33413.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59663.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3872                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1578641                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  546998                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     9                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1697198                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               590891                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1468030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   60516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   59262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   58879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    8169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  91882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  87741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  41257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  13090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   9861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   5449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   9493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  12138                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       159353                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    917.706576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   817.555449                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   264.732537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6097      3.83%      3.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4622      2.90%      6.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2847      1.79%      8.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3013      1.89%     10.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3620      2.27%     12.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2191      1.37%     14.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2038      1.28%     15.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2224      1.40%     16.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       132701     83.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       159353                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2531                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     668.165942                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1503.981277                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2048     80.92%     80.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            4      0.16%     81.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.04%     81.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            4      0.16%     81.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.04%     81.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.08%     81.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.04%     81.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.16%     81.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           33      1.30%     82.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.04%     82.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.08%     83.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.08%     83.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     83.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.08%     83.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.08%     83.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.16%     83.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           26      1.03%     84.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            5      0.20%     84.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            3      0.12%     84.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            3      0.12%     84.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            2      0.08%     84.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            3      0.12%     85.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.04%     85.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          188      7.43%     92.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.04%     92.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.04%     92.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.04%     92.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            7      0.28%     92.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            6      0.24%     93.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4224-4351            1      0.04%     93.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4480-4607            1      0.04%     93.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           58      2.29%     95.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247          112      4.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2531                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     233.423943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     42.272251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    410.487134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1897     74.95%     74.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            25      0.99%     75.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            24      0.95%     76.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           14      0.55%     77.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            8      0.32%     77.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            8      0.32%     78.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           13      0.51%     78.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.08%     78.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.04%     78.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.04%     78.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.04%     78.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.12%     78.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.04%     78.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.04%     78.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.04%     79.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            2      0.08%     79.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.04%     79.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.04%     79.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            2      0.08%     79.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.04%     79.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            3      0.12%     79.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            3      0.12%     79.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           19      0.75%     80.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          498     19.68%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1088-1119            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2531                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              108428608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  192640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                37810944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               108619672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             37817024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2168.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       756.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2171.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    756.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50013311875                       # Total gap between requests
system.mem_ctrls.avgGap                      21858.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1641588                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    106193036                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       101400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       491008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       341824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2359296                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     34667456                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 32823043.020349871367                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2123296825.445582151413                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2027461.556897026952                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 9817552.703440783545                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6834664.883873465471                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 47173391.926439136267                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 693165032.696441650391                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7862231.987739855424                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 982778.998467481928                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        25666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1661955                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7996                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5419                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        36864                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       541696                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1849538895                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  98627365675                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    270347565                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    335139005                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 149259734635                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  49504065610                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 831396419225                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   7417248365                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1687628065                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     72061.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59344.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    170029.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41913.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27543778.31                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1342883.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1534802.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1207234.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   2197432.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         78630727.724997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         54881173.199996                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3081326250                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          821058741                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478779947.099897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     840502850.549957                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     358691394.600031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5713871084.175135                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        114.247081                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18434430435                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705430000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28873647315                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8230                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4115                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9824424.119077                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2356276.765655                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4115    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        33375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     20218875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4115                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    121539228500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  40427505250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1936781                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1936781                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1936781                       # number of overall hits
system.cpu.icache.overall_hits::total         1936781                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         9518                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           9518                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         9518                       # number of overall misses
system.cpu.icache.overall_misses::total          9518                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    412380625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    412380625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    412380625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    412380625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1946299                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1946299                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1946299                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1946299                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004890                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004890                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004890                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004890                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43326.394726                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43326.394726                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43326.394726                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43326.394726                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         9518                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         9518                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         9518                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         9518                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    397413000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    397413000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    397413000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    397413000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004890                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004890                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004890                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004890                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41753.834839                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41753.834839                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41753.834839                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41753.834839                       # average overall mshr miss latency
system.cpu.icache.replacements                   9342                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1936781                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1936781                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         9518                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          9518                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    412380625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    412380625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1946299                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1946299                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004890                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004890                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43326.394726                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43326.394726                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         9518                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         9518                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    397413000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    397413000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004890                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004890                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41753.834839                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41753.834839                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           467.086042                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            41963585                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              9811                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4277.197533                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   467.086042                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.912277                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.912277                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          469                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          425                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.916016                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3902116                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3902116                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1756477                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1756477                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1756477                       # number of overall hits
system.cpu.dcache.overall_hits::total         1756477                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        10813                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10813                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        10813                       # number of overall misses
system.cpu.dcache.overall_misses::total         10813                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    790468250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    790468250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    790468250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    790468250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1767290                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1767290                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1767290                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1767290                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006118                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006118                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006118                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006118                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73103.509664                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73103.509664                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73103.509664                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73103.509664                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5419                       # number of writebacks
system.cpu.dcache.writebacks::total              5419                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2284                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2284                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2284                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2284                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         8529                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         8529                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         8529                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         8529                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        43467                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        43467                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    617378125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    617378125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    617378125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    617378125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91601125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91601125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004826                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004826                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004826                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004826                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72385.757416                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72385.757416                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72385.757416                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72385.757416                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2107.371684                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2107.371684                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   8530                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1110236                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1110236                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         6517                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6517                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    486184875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    486184875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1116753                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1116753                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005836                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005836                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74602.558693                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74602.558693                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          418                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          418                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         6099                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6099                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4210                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4210                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    448660875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    448660875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91601125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91601125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005461                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005461                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73563.022627                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73563.022627                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21757.986936                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21757.986936                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       646241                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         646241                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4296                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4296                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    304283375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    304283375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       650537                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       650537                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006604                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006604                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70829.463454                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70829.463454                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1866                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1866                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2430                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2430                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        39257                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        39257                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    168717250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    168717250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003735                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003735                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69430.967078                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69430.967078                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1777279                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              9042                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            196.558173                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          324                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7077690                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7077690                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161966733750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
