int\r\ngf100_grctx_mmio_data(struct gf100_grctx *info, u32 size, u32 align, u32 access)\r\n{\r\nif (info->data) {\r\ninfo->buffer[info->buffer_nr] = round_up(info->addr, align);\r\ninfo->addr = info->buffer[info->buffer_nr] + size;\r\ninfo->data->size = size;\r\ninfo->data->align = align;\r\ninfo->data->access = access;\r\ninfo->data++;\r\nreturn info->buffer_nr++;\r\n}\r\nreturn -1;\r\n}\r\nvoid\r\ngf100_grctx_mmio_item(struct gf100_grctx *info, u32 addr, u32 data,\r\nint shift, int buffer)\r\n{\r\nif (info->data) {\r\nif (shift >= 0) {\r\ninfo->mmio->addr = addr;\r\ninfo->mmio->data = data;\r\ninfo->mmio->shift = shift;\r\ninfo->mmio->buffer = buffer;\r\nif (buffer >= 0)\r\ndata |= info->buffer[buffer] >> shift;\r\ninfo->mmio++;\r\n} else\r\nreturn;\r\n} else {\r\nif (buffer >= 0)\r\nreturn;\r\n}\r\nnv_wr32(info->priv, addr, data);\r\n}\r\nvoid\r\ngf100_grctx_generate_bundle(struct gf100_grctx *info)\r\n{\r\nconst struct gf100_grctx_oclass *impl = gf100_grctx_impl(info->priv);\r\nconst u32 access = NV_MEM_ACCESS_RW | NV_MEM_ACCESS_SYS;\r\nconst int s = 8;\r\nconst int b = mmio_vram(info, impl->bundle_size, (1 << s), access);\r\nmmio_refn(info, 0x408004, 0x00000000, s, b);\r\nmmio_wr32(info, 0x408008, 0x80000000 | (impl->bundle_size >> s));\r\nmmio_refn(info, 0x418808, 0x00000000, s, b);\r\nmmio_wr32(info, 0x41880c, 0x80000000 | (impl->bundle_size >> s));\r\n}\r\nvoid\r\ngf100_grctx_generate_pagepool(struct gf100_grctx *info)\r\n{\r\nconst struct gf100_grctx_oclass *impl = gf100_grctx_impl(info->priv);\r\nconst u32 access = NV_MEM_ACCESS_RW | NV_MEM_ACCESS_SYS;\r\nconst int s = 8;\r\nconst int b = mmio_vram(info, impl->pagepool_size, (1 << s), access);\r\nmmio_refn(info, 0x40800c, 0x00000000, s, b);\r\nmmio_wr32(info, 0x408010, 0x80000000);\r\nmmio_refn(info, 0x419004, 0x00000000, s, b);\r\nmmio_wr32(info, 0x419008, 0x00000000);\r\n}\r\nvoid\r\ngf100_grctx_generate_attrib(struct gf100_grctx *info)\r\n{\r\nstruct gf100_gr_priv *priv = info->priv;\r\nconst struct gf100_grctx_oclass *impl = gf100_grctx_impl(priv);\r\nconst u32 attrib = impl->attrib_nr;\r\nconst u32 size = 0x20 * (impl->attrib_nr_max + impl->alpha_nr_max);\r\nconst u32 access = NV_MEM_ACCESS_RW;\r\nconst int s = 12;\r\nconst int b = mmio_vram(info, size * priv->tpc_total, (1 << s), access);\r\nint gpc, tpc;\r\nu32 bo = 0;\r\nmmio_refn(info, 0x418810, 0x80000000, s, b);\r\nmmio_refn(info, 0x419848, 0x10000000, s, b);\r\nmmio_wr32(info, 0x405830, (attrib << 16));\r\nfor (gpc = 0; gpc < priv->gpc_nr; gpc++) {\r\nfor (tpc = 0; tpc < priv->tpc_nr[gpc]; tpc++) {\r\nconst u32 o = TPC_UNIT(gpc, tpc, 0x0520);\r\nmmio_skip(info, o, (attrib << 16) | ++bo);\r\nmmio_wr32(info, o, (attrib << 16) | --bo);\r\nbo += impl->attrib_nr_max;\r\n}\r\n}\r\n}\r\nvoid\r\ngf100_grctx_generate_unkn(struct gf100_gr_priv *priv)\r\n{\r\n}\r\nvoid\r\ngf100_grctx_generate_tpcid(struct gf100_gr_priv *priv)\r\n{\r\nint gpc, tpc, id;\r\nfor (tpc = 0, id = 0; tpc < 4; tpc++) {\r\nfor (gpc = 0; gpc < priv->gpc_nr; gpc++) {\r\nif (tpc < priv->tpc_nr[gpc]) {\r\nnv_wr32(priv, TPC_UNIT(gpc, tpc, 0x698), id);\r\nnv_wr32(priv, TPC_UNIT(gpc, tpc, 0x4e8), id);\r\nnv_wr32(priv, GPC_UNIT(gpc, 0x0c10 + tpc * 4), id);\r\nnv_wr32(priv, TPC_UNIT(gpc, tpc, 0x088), id);\r\nid++;\r\n}\r\nnv_wr32(priv, GPC_UNIT(gpc, 0x0c08), priv->tpc_nr[gpc]);\r\nnv_wr32(priv, GPC_UNIT(gpc, 0x0c8c), priv->tpc_nr[gpc]);\r\n}\r\n}\r\n}\r\nvoid\r\ngf100_grctx_generate_r406028(struct gf100_gr_priv *priv)\r\n{\r\nu32 tmp[GPC_MAX / 8] = {}, i = 0;\r\nfor (i = 0; i < priv->gpc_nr; i++)\r\ntmp[i / 8] |= priv->tpc_nr[i] << ((i % 8) * 4);\r\nfor (i = 0; i < 4; i++) {\r\nnv_wr32(priv, 0x406028 + (i * 4), tmp[i]);\r\nnv_wr32(priv, 0x405870 + (i * 4), tmp[i]);\r\n}\r\n}\r\nvoid\r\ngf100_grctx_generate_r4060a8(struct gf100_gr_priv *priv)\r\n{\r\nu8 tpcnr[GPC_MAX], data[TPC_MAX];\r\nint gpc, tpc, i;\r\nmemcpy(tpcnr, priv->tpc_nr, sizeof(priv->tpc_nr));\r\nmemset(data, 0x1f, sizeof(data));\r\ngpc = -1;\r\nfor (tpc = 0; tpc < priv->tpc_total; tpc++) {\r\ndo {\r\ngpc = (gpc + 1) % priv->gpc_nr;\r\n} while (!tpcnr[gpc]);\r\ntpcnr[gpc]--;\r\ndata[tpc] = gpc;\r\n}\r\nfor (i = 0; i < 4; i++)\r\nnv_wr32(priv, 0x4060a8 + (i * 4), ((u32 *)data)[i]);\r\n}\r\nvoid\r\ngf100_grctx_generate_r418bb8(struct gf100_gr_priv *priv)\r\n{\r\nu32 data[6] = {}, data2[2] = {};\r\nu8 tpcnr[GPC_MAX];\r\nu8 shift, ntpcv;\r\nint gpc, tpc, i;\r\nmemcpy(tpcnr, priv->tpc_nr, sizeof(priv->tpc_nr));\r\ngpc = -1;\r\nfor (tpc = 0; tpc < priv->tpc_total; tpc++) {\r\ndo {\r\ngpc = (gpc + 1) % priv->gpc_nr;\r\n} while (!tpcnr[gpc]);\r\ntpcnr[gpc]--;\r\ndata[tpc / 6] |= gpc << ((tpc % 6) * 5);\r\n}\r\nfor (; tpc < 32; tpc++)\r\ndata[tpc / 6] |= 7 << ((tpc % 6) * 5);\r\nshift = 0;\r\nntpcv = priv->tpc_total;\r\nwhile (!(ntpcv & (1 << 4))) {\r\nntpcv <<= 1;\r\nshift++;\r\n}\r\ndata2[0] = (ntpcv << 16);\r\ndata2[0] |= (shift << 21);\r\ndata2[0] |= (((1 << (0 + 5)) % ntpcv) << 24);\r\nfor (i = 1; i < 7; i++)\r\ndata2[1] |= ((1 << (i + 5)) % ntpcv) << ((i - 1) * 5);\r\nnv_wr32(priv, 0x418bb8, (priv->tpc_total << 8) |\r\npriv->magic_not_rop_nr);\r\nfor (i = 0; i < 6; i++)\r\nnv_wr32(priv, 0x418b08 + (i * 4), data[i]);\r\nnv_wr32(priv, 0x419bd0, (priv->tpc_total << 8) |\r\npriv->magic_not_rop_nr | data2[0]);\r\nnv_wr32(priv, 0x419be4, data2[1]);\r\nfor (i = 0; i < 6; i++)\r\nnv_wr32(priv, 0x419b00 + (i * 4), data[i]);\r\nnv_wr32(priv, 0x4078bc, (priv->tpc_total << 8) |\r\npriv->magic_not_rop_nr);\r\nfor (i = 0; i < 6; i++)\r\nnv_wr32(priv, 0x40780c + (i * 4), data[i]);\r\n}\r\nvoid\r\ngf100_grctx_generate_r406800(struct gf100_gr_priv *priv)\r\n{\r\nu64 tpc_mask = 0, tpc_set = 0;\r\nu8 tpcnr[GPC_MAX];\r\nint gpc, tpc;\r\nint i, a, b;\r\nmemcpy(tpcnr, priv->tpc_nr, sizeof(priv->tpc_nr));\r\nfor (gpc = 0; gpc < priv->gpc_nr; gpc++)\r\ntpc_mask |= ((1ULL << priv->tpc_nr[gpc]) - 1) << (gpc * 8);\r\nfor (i = 0, gpc = -1, b = -1; i < 32; i++) {\r\na = (i * (priv->tpc_total - 1)) / 32;\r\nif (a != b) {\r\nb = a;\r\ndo {\r\ngpc = (gpc + 1) % priv->gpc_nr;\r\n} while (!tpcnr[gpc]);\r\ntpc = priv->tpc_nr[gpc] - tpcnr[gpc]--;\r\ntpc_set |= 1ULL << ((gpc * 8) + tpc);\r\n}\r\nnv_wr32(priv, 0x406800 + (i * 0x20), lower_32_bits(tpc_set));\r\nnv_wr32(priv, 0x406c00 + (i * 0x20), lower_32_bits(tpc_set ^ tpc_mask));\r\nif (priv->gpc_nr > 4) {\r\nnv_wr32(priv, 0x406804 + (i * 0x20), upper_32_bits(tpc_set));\r\nnv_wr32(priv, 0x406c04 + (i * 0x20), upper_32_bits(tpc_set ^ tpc_mask));\r\n}\r\n}\r\n}\r\nvoid\r\ngf100_grctx_generate_main(struct gf100_gr_priv *priv, struct gf100_grctx *info)\r\n{\r\nstruct gf100_grctx_oclass *oclass = (void *)nv_engine(priv)->cclass;\r\nnvkm_mc(priv)->unk260(nvkm_mc(priv), 0);\r\ngf100_gr_mmio(priv, oclass->hub);\r\ngf100_gr_mmio(priv, oclass->gpc);\r\ngf100_gr_mmio(priv, oclass->zcull);\r\ngf100_gr_mmio(priv, oclass->tpc);\r\ngf100_gr_mmio(priv, oclass->ppc);\r\nnv_wr32(priv, 0x404154, 0x00000000);\r\noclass->bundle(info);\r\noclass->pagepool(info);\r\noclass->attrib(info);\r\noclass->unkn(priv);\r\ngf100_grctx_generate_tpcid(priv);\r\ngf100_grctx_generate_r406028(priv);\r\ngf100_grctx_generate_r4060a8(priv);\r\ngf100_grctx_generate_r418bb8(priv);\r\ngf100_grctx_generate_r406800(priv);\r\ngf100_gr_icmd(priv, oclass->icmd);\r\nnv_wr32(priv, 0x404154, 0x00000400);\r\ngf100_gr_mthd(priv, oclass->mthd);\r\nnvkm_mc(priv)->unk260(nvkm_mc(priv), 1);\r\n}\r\nint\r\ngf100_grctx_generate(struct gf100_gr_priv *priv)\r\n{\r\nstruct gf100_grctx_oclass *oclass = (void *)nv_engine(priv)->cclass;\r\nstruct nvkm_bar *bar = nvkm_bar(priv);\r\nstruct nvkm_gpuobj *chan;\r\nstruct gf100_grctx info;\r\nint ret, i;\r\nret = nvkm_gpuobj_new(nv_object(priv), NULL, 0x80000 + priv->size,\r\n0x1000, NVOBJ_FLAG_ZERO_ALLOC, &chan);\r\nif (ret) {\r\nnv_error(priv, "failed to allocate channel memory, %d\n", ret);\r\nreturn ret;\r\n}\r\nnv_wo32(chan, 0x0200, lower_32_bits(chan->addr + 0x1000));\r\nnv_wo32(chan, 0x0204, upper_32_bits(chan->addr + 0x1000));\r\nnv_wo32(chan, 0x0208, 0xffffffff);\r\nnv_wo32(chan, 0x020c, 0x000000ff);\r\nnv_wo32(chan, 0x1000, 0x00000000);\r\nnv_wo32(chan, 0x1004, 0x00000001 | (chan->addr + 0x2000) >> 8);\r\nfor (i = 0; i < chan->size / 4096; i++) {\r\nu64 addr = ((chan->addr + (i * 4096)) >> 8) | 1;\r\nnv_wo32(chan, 0x2000 + (i * 8), lower_32_bits(addr));\r\nnv_wo32(chan, 0x2004 + (i * 8), upper_32_bits(addr));\r\n}\r\nnv_wo32(chan, 0x0210, 0x00080004);\r\nnv_wo32(chan, 0x0214, 0x00000000);\r\nbar->flush(bar);\r\nnv_wr32(priv, 0x100cb8, (chan->addr + 0x1000) >> 8);\r\nnv_wr32(priv, 0x100cbc, 0x80000001);\r\nnv_wait(priv, 0x100c80, 0x00008000, 0x00008000);\r\ninfo.priv = priv;\r\ninfo.data = priv->mmio_data;\r\ninfo.mmio = priv->mmio_list;\r\ninfo.addr = 0x2000 + (i * 8);\r\ninfo.buffer_nr = 0;\r\nif (priv->firmware) {\r\nnv_wr32(priv, 0x409840, 0x00000030);\r\nnv_wr32(priv, 0x409500, 0x80000000 | chan->addr >> 12);\r\nnv_wr32(priv, 0x409504, 0x00000003);\r\nif (!nv_wait(priv, 0x409800, 0x00000010, 0x00000010))\r\nnv_error(priv, "load_ctx timeout\n");\r\nnv_wo32(chan, 0x8001c, 1);\r\nnv_wo32(chan, 0x80020, 0);\r\nnv_wo32(chan, 0x80028, 0);\r\nnv_wo32(chan, 0x8002c, 0);\r\nbar->flush(bar);\r\n} else {\r\nnv_wr32(priv, 0x409840, 0x80000000);\r\nnv_wr32(priv, 0x409500, 0x80000000 | chan->addr >> 12);\r\nnv_wr32(priv, 0x409504, 0x00000001);\r\nif (!nv_wait(priv, 0x409800, 0x80000000, 0x80000000))\r\nnv_error(priv, "HUB_SET_CHAN timeout\n");\r\n}\r\noclass->main(priv, &info);\r\nnv_mask(priv, 0x409b04, 0x80000000, 0x00000000);\r\nnv_wr32(priv, 0x409000, 0x00000100);\r\nif (!nv_wait(priv, 0x409b00, 0x80000000, 0x00000000)) {\r\nnv_error(priv, "grctx template channel unload timeout\n");\r\nret = -EBUSY;\r\ngoto done;\r\n}\r\npriv->data = kmalloc(priv->size, GFP_KERNEL);\r\nif (priv->data) {\r\nfor (i = 0; i < priv->size; i += 4)\r\npriv->data[i / 4] = nv_ro32(chan, 0x80000 + i);\r\nret = 0;\r\n} else {\r\nret = -ENOMEM;\r\n}\r\ndone:\r\nnvkm_gpuobj_ref(NULL, &chan);\r\nreturn ret;\r\n}
