Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Sat Dec 14 01:17:20 2024
| Host              : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file postphysopt_timing_summary_ml3.rpt
| Design            : mipi_csi_top_v2
| Device            : xcku3p-ffva676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Physopt postPlace
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (80)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (80)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: mipi_subsystem/gen_packet_decoder.packet_decoder_4l/output_valid_o_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_o_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.091     -983.449                    160                 6310       -2.385       -3.728                     54                 6294       -1.667       -5.001                       3                  2960  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                ------------         ----------      --------------
csi                                                                                                  {0.000 1.250}        2.500           400.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}       50.000          20.000          
dphy_byte_clk                                                                                        {0.000 5.000}        10.000          100.000         
sys_clk_p                                                                                            {0.000 2.500}        5.000           200.000         
  clk_27m_clk_wiz_0                                                                                  {0.000 18.519}       37.037          27.000          
  clk_297m_clk_wiz_0                                                                                 {0.000 1.684}        3.367           297.000         
    mutli_pixel_clk_x                                                                                {0.000 6.734}        13.468          74.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
csi                                                                                                        0.268        0.000                      0                    4       -0.066       -0.200                      4                    4        0.530        0.000                       0                    57  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       14.267        0.000                      0                  992       -0.045       -0.354                     23                  992       24.468        0.000                       0                   479  
dphy_byte_clk                                                                                              2.342        0.000                      0                 2940       -0.022       -0.031                      3                 2940        3.560        0.000                       0                  1372  
sys_clk_p                                                                                                  0.761        0.000                      0                  943       -0.482       -0.627                     13                  943       -1.667       -5.001                       3                   606  
  clk_27m_clk_wiz_0                                                                                       26.899        0.000                      0                  256        0.042        0.000                      0                  256       18.244        0.000                       0                   136  
  clk_297m_clk_wiz_0                                                                                      -4.430     -116.697                     28                  214       -0.006       -0.006                      1                  214        1.409        0.000                       0                   116  
    mutli_pixel_clk_x                                                                                     11.231        0.000                      0                  579       -0.002       -0.002                      1                  579        6.192        0.000                       0                   194  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_p                                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        4.691        0.000                      0                    8                                                                        
csi                                                                                                  dphy_byte_clk                                                                                             -8.091     -460.187                     59                   59        5.663        0.000                      0                   59  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  sys_clk_p                                                                                                 49.697        0.000                      0                    8                                                                        
dphy_byte_clk                                                                                        sys_clk_p                                                                                                  2.747        0.000                      0                    2        0.137        0.000                      0                    2  
sys_clk_p                                                                                            clk_27m_clk_wiz_0                                                                                          1.022        0.000                      0                    1       -2.385       -2.385                      1                    1  
dphy_byte_clk                                                                                        clk_297m_clk_wiz_0                                                                                        -2.926       -2.926                      1                    1        0.091        0.000                      0                    1  
mutli_pixel_clk_x                                                                                    clk_297m_clk_wiz_0                                                                                         0.120        0.000                      0                   48        0.809        0.000                      0                   48  
csi                                                                                                  mutli_pixel_clk_x                                                                                         -5.885     -172.210                     30                   30        0.383        0.000                      0                   30  
dphy_byte_clk                                                                                        mutli_pixel_clk_x                                                                                         -3.877      -39.918                     11                   11       -0.045       -0.077                      2                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_27m_clk_wiz_0                                                                                    clk_27m_clk_wiz_0                                                                                         34.305        0.000                      0                   53        0.215        0.000                      0                   53  
**async_default**                                                                                    clk_297m_clk_wiz_0                                                                                   clk_297m_clk_wiz_0                                                                                         0.706        0.000                      0                   86       -0.008       -0.046                      6                   86  
**async_default**                                                                                    csi                                                                                                  csi                                                                                                       -0.323       -0.323                      1                    1        1.489        0.000                      0                    1  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       48.281        0.000                      0                  100        0.135        0.000                      0                  100  
**async_default**                                                                                    csi                                                                                                  dphy_byte_clk                                                                                             -7.083     -190.521                     27                   27        6.959        0.000                      0                   27  
**async_default**                                                                                    dphy_byte_clk                                                                                        dphy_byte_clk                                                                                              7.365        0.000                      0                    2        1.310        0.000                      0                    2  
**async_default**                                                                                    sys_clk_p                                                                                            dphy_byte_clk                                                                                              2.293        0.000                      0                    2        1.028        0.000                      0                    2  
**async_default**                                                                                    sys_clk_p                                                                                            sys_clk_p                                                                                                 -0.298       -0.669                      3                  108        0.110        0.000                      0                  108  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  csi
  To Clock:  csi

Setup :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.066ns,  Total Violation       -0.200ns
PW    :            0  Failing Endpoints,  Worst Slack        0.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 dphy_data_p_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst1/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi rise@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.527ns  (logic 0.433ns (82.155%)  route 0.094ns (17.845%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.723ns = ( 3.223 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.333ns (routing 0.000ns, distribution 0.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AC19                                              0.000     2.250 r  dphy_data_p_i[1] (IN)
                         net (fo=0)                   0.000     2.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/I
    HPIOBDIFFINBUF_X0Y38 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     2.535 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.050     2.585    mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/OUT
    AC19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.585 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.044     2.629    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_1
    BITSLICE_RX_TX_X0Y82 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.148     2.777 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst1/DATAOUT
                         net (fo=1, routed)           0.000     2.777    mipi_subsystem/mipi_dphy/idelay_hs_data_x_1
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/D
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        2.500     2.500 r  
    AA19                                              0.000     2.500 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     2.500    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     2.686 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.040     2.726    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.726 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.147     2.873    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.890 r  mipi_subsystem/mipi_dphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, estimated)        0.333     3.223    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK
                         clock pessimism              0.000     3.223    
                         clock uncertainty           -0.235     2.988    
    BITSLICE_RX_TX_X0Y82 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.057     3.045    mipi_subsystem/mipi_dphy/ISERDESE3_inst1
  -------------------------------------------------------------------
                         required time                          3.045    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 dphy_data_p_i[2]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst2/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi rise@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.525ns  (logic 0.432ns (82.278%)  route 0.093ns (17.722%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.723ns = ( 3.223 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.333ns (routing 0.000ns, distribution 0.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AD20                                              0.000     2.250 r  dphy_data_p_i[2] (IN)
                         net (fo=0)                   0.000     2.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/I
    HPIOBDIFFINBUF_X0Y41 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     2.535 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.050     2.585    mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.585 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.043     2.628    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_2
    BITSLICE_RX_TX_X0Y88 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.147     2.775 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst2/DATAOUT
                         net (fo=1, routed)           0.000     2.775    mipi_subsystem/mipi_dphy/idelay_hs_data_x_2
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/D
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        2.500     2.500 r  
    AA19                                              0.000     2.500 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     2.500    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     2.686 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.040     2.726    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.726 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.147     2.873    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.890 r  mipi_subsystem/mipi_dphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, estimated)        0.333     3.223    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK
                         clock pessimism              0.000     3.223    
                         clock uncertainty           -0.235     2.988    
    BITSLICE_RX_TX_X0Y88 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.062     3.050    mipi_subsystem/mipi_dphy/ISERDESE3_inst2
  -------------------------------------------------------------------
                         required time                          3.050    
                         arrival time                          -2.775    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 dphy_data_p_i[0]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst0/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi rise@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.525ns  (logic 0.432ns (82.278%)  route 0.093ns (17.722%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.725ns = ( 3.225 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.335ns (routing 0.000ns, distribution 0.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    W20                                               0.000     2.250 r  dphy_data_p_i[0] (IN)
                         net (fo=0)                   0.000     2.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/I
    HPIOBDIFFINBUF_X0Y35 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     2.535 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.050     2.585    mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/OUT
    W20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.585 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.043     2.628    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_0
    BITSLICE_RX_TX_X0Y75 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.147     2.775 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst0/DATAOUT
                         net (fo=1, routed)           0.000     2.775    mipi_subsystem/mipi_dphy/idelay_hs_data_x_0
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/D
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        2.500     2.500 r  
    AA19                                              0.000     2.500 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     2.500    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     2.686 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.040     2.726    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.726 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.147     2.873    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.890 r  mipi_subsystem/mipi_dphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, estimated)        0.335     3.225    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK
                         clock pessimism              0.000     3.225    
                         clock uncertainty           -0.235     2.990    
    BITSLICE_RX_TX_X0Y75 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.062     3.052    mipi_subsystem/mipi_dphy/ISERDESE3_inst0
  -------------------------------------------------------------------
                         required time                          3.052    
                         arrival time                          -2.775    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 dphy_data_p_i[3]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst3/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi fall@1.250ns - csi rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.432ns (81.966%)  route 0.095ns (18.034%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.726ns = ( 1.976 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.336ns (routing 0.000ns, distribution 0.336ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    AB21                                              0.000     1.000 r  dphy_data_p_i[3] (IN)
                         net (fo=0)                   0.000     1.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/I
    HPIOBDIFFINBUF_X0Y40 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     1.285 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.050     1.335    mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/OUT
    AB21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.335 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.045     1.380    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_3
    BITSLICE_RX_TX_X0Y86 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.147     1.527 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst3/DATAOUT
                         net (fo=1, routed)           0.000     1.527    mipi_subsystem/mipi_dphy/idelay_hs_data_x_3
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/D
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     1.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     1.436 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.040     1.476    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.476 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.147     1.623    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.640 f  mipi_subsystem/mipi_dphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, estimated)        0.336     1.976    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     1.976    
                         clock uncertainty           -0.235     1.741    
    BITSLICE_RX_TX_X0Y86 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.069     1.810    mipi_subsystem/mipi_dphy/ISERDESE3_inst3
  -------------------------------------------------------------------
                         required time                          1.810    
                         arrival time                          -1.527    
  -------------------------------------------------------------------
                         slack                                  0.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 dphy_data_p_i[3]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst3/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.434ns (86.124%)  route 0.070ns (13.876%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.613ns (routing 0.000ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    AB21                                              0.000     1.000 r  dphy_data_p_i[3] (IN)
                         net (fo=0)                   0.000     1.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/I
    HPIOBDIFFINBUF_X0Y40 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     1.305 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.040     1.345    mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/OUT
    AB21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.345 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.030     1.375    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_3
    BITSLICE_RX_TX_X0Y86 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     1.504 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst3/DATAOUT
                         net (fo=1, routed)           0.000     1.504    mipi_subsystem/mipi_dphy/idelay_hs_data_x_3
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/D
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.050     0.436    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.331     0.767    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.795 r  mipi_subsystem/mipi_dphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, estimated)        0.613     1.408    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLK
                         clock pessimism              0.000     1.408    
    BITSLICE_RX_TX_X0Y86 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.162     1.570    mipi_subsystem/mipi_dphy/ISERDESE3_inst3
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.049ns  (arrival time - required time)
  Source:                 dphy_data_p_i[0]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst0/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi fall@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.504ns  (logic 0.434ns (86.124%)  route 0.070ns (13.876%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns = ( 2.660 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.615ns (routing 0.000ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    W20                                               0.000     2.250 r  dphy_data_p_i[0] (IN)
                         net (fo=0)                   0.000     2.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/I
    HPIOBDIFFINBUF_X0Y35 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.555 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.040     2.595    mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/OUT
    W20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.595 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.030     2.625    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_0
    BITSLICE_RX_TX_X0Y75 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     2.754 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst0/DATAOUT
                         net (fo=1, routed)           0.000     2.754    mipi_subsystem/mipi_dphy/idelay_hs_data_x_0
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/D
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     1.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     1.636 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.050     1.686    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.686 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.331     2.017    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.045 f  mipi_subsystem/mipi_dphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, estimated)        0.615     2.660    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     2.660    
    BITSLICE_RX_TX_X0Y75 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.143     2.803    mipi_subsystem/mipi_dphy/ISERDESE3_inst0
  -------------------------------------------------------------------
                         required time                         -2.803    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                 -0.049    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 dphy_data_p_i[2]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst2/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi fall@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.503ns  (logic 0.434ns (86.295%)  route 0.069ns (13.705%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 2.658 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.613ns (routing 0.000ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AD20                                              0.000     2.250 r  dphy_data_p_i[2] (IN)
                         net (fo=0)                   0.000     2.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/I
    HPIOBDIFFINBUF_X0Y41 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.555 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.040     2.595    mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.595 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.029     2.624    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_2
    BITSLICE_RX_TX_X0Y88 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     2.753 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst2/DATAOUT
                         net (fo=1, routed)           0.000     2.753    mipi_subsystem/mipi_dphy/idelay_hs_data_x_2
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/D
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     1.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     1.636 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.050     1.686    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.686 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.331     2.017    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.045 f  mipi_subsystem/mipi_dphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, estimated)        0.613     2.658    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     2.658    
    BITSLICE_RX_TX_X0Y88 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.143     2.801    mipi_subsystem/mipi_dphy/ISERDESE3_inst2
  -------------------------------------------------------------------
                         required time                         -2.801    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.039ns  (arrival time - required time)
  Source:                 dphy_data_p_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst1/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi fall@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.503ns  (logic 0.434ns (86.295%)  route 0.069ns (13.705%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 2.658 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.613ns (routing 0.000ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AC19                                              0.000     2.250 r  dphy_data_p_i[1] (IN)
                         net (fo=0)                   0.000     2.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/I
    HPIOBDIFFINBUF_X0Y38 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.555 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.040     2.595    mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/OUT
    AC19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.595 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.029     2.624    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_1
    BITSLICE_RX_TX_X0Y82 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     2.753 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst1/DATAOUT
                         net (fo=1, routed)           0.000     2.753    mipi_subsystem/mipi_dphy/idelay_hs_data_x_1
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/D
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     1.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     1.636 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.050     1.686    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.686 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.331     2.017    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.045 f  mipi_subsystem/mipi_dphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, estimated)        0.613     2.658    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     2.658    
    BITSLICE_RX_TX_X0Y82 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.134     2.792    mipi_subsystem/mipi_dphy/ISERDESE3_inst1
  -------------------------------------------------------------------
                         required time                         -2.792    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                 -0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         csi
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { dphy_clk_i[1] }

Check Type        Corner  Lib Pin          Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLK_B
Min Period        n/a     BUFGCE/I         n/a              1.290         2.500       1.210      BUFGCE_X0Y30          mipi_subsystem/mipi_dphy/bit_clk_buf/I
Min Period        n/a     BUFGCE_DIV/I     n/a              1.071         2.500       1.429      BUFGCE_DIV_X0Y7       mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/I
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK_B
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.055       0.709      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.054       0.710      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.054       0.710      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.053       0.711      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.037       0.713      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.036       0.714      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.035       0.715      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.035       0.715      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B
Max Skew          Slow    ISERDESE3/CLK_B  ISERDESE3/CLK    0.975         0.059       0.916      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLK_B
Max Skew          Slow    ISERDESE3/CLK_B  ISERDESE3/CLK    0.975         0.058       0.917      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       14.267ns,  Total Violation        0.000ns
Hold  :           23  Failing Endpoints,  Worst Slack       -0.045ns,  Total Violation       -0.354ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.267ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.166ns (12.434%)  route 1.169ns (87.566%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -9.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    9.163ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.080ns (routing 1.249ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        2.755     7.055    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      2.080     9.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X71Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y102        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     9.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/Q
                         net (fo=1, estimated)        0.614     9.857    dbg_hub/inst/BSCANID.u_xsdbm_id/TDO
    SLICE_X97Y102        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     9.908 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, estimated)        0.136    10.044    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X97Y99         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035    10.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, estimated)        0.419    10.498    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TDO
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -10.498    
  -------------------------------------------------------------------
                         slack                                 14.267    

Slack (MET) :             21.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.221ns  (logic 5.200ns (83.588%)  route 1.021ns (16.412%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 53.014 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.112ns (routing 0.675ns, distribution 0.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, estimated)       0.322    30.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X96Y101        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.033    30.455 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, estimated)        0.453    30.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X71Y102        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.033    30.941 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, estimated)        0.119    31.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X72Y103        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.034    31.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, estimated)        0.127    31.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.420    51.885    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.112    53.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    53.014    
                         clock uncertainty           -0.235    52.779    
    SLICE_X72Y102        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.044    52.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         52.735    
                         arrival time                         -31.221    
  -------------------------------------------------------------------
                         slack                                 21.514    

Slack (MET) :             21.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.221ns  (logic 5.200ns (83.588%)  route 1.021ns (16.412%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 53.014 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.112ns (routing 0.675ns, distribution 0.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, estimated)       0.322    30.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X96Y101        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.033    30.455 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, estimated)        0.453    30.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X71Y102        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.033    30.941 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, estimated)        0.119    31.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X72Y103        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.034    31.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, estimated)        0.127    31.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.420    51.885    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.112    53.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    53.014    
                         clock uncertainty           -0.235    52.779    
    SLICE_X72Y102        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.044    52.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         52.735    
                         arrival time                         -31.221    
  -------------------------------------------------------------------
                         slack                                 21.514    

Slack (MET) :             21.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.221ns  (logic 5.200ns (83.588%)  route 1.021ns (16.412%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 53.014 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.112ns (routing 0.675ns, distribution 0.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, estimated)       0.322    30.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X96Y101        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.033    30.455 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, estimated)        0.453    30.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X71Y102        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.033    30.941 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, estimated)        0.119    31.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X72Y103        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.034    31.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, estimated)        0.127    31.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.420    51.885    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.112    53.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    53.014    
                         clock uncertainty           -0.235    52.779    
    SLICE_X72Y102        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.044    52.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         52.735    
                         arrival time                         -31.221    
  -------------------------------------------------------------------
                         slack                                 21.514    

Slack (MET) :             21.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.221ns  (logic 5.200ns (83.588%)  route 1.021ns (16.412%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 53.014 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.112ns (routing 0.675ns, distribution 0.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, estimated)       0.322    30.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X96Y101        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.033    30.455 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, estimated)        0.453    30.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X71Y102        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.033    30.941 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, estimated)        0.119    31.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X72Y103        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.034    31.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, estimated)        0.127    31.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.420    51.885    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.112    53.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    53.014    
                         clock uncertainty           -0.235    52.779    
    SLICE_X72Y102        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.044    52.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         52.735    
                         arrival time                         -31.221    
  -------------------------------------------------------------------
                         slack                                 21.514    

Slack (MET) :             21.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.221ns  (logic 5.200ns (83.588%)  route 1.021ns (16.412%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 53.014 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.112ns (routing 0.675ns, distribution 0.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, estimated)       0.322    30.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X96Y101        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.033    30.455 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, estimated)        0.453    30.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X71Y102        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.033    30.941 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, estimated)        0.119    31.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X72Y103        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.034    31.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, estimated)        0.127    31.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.420    51.885    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.112    53.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    53.014    
                         clock uncertainty           -0.235    52.779    
    SLICE_X72Y102        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.044    52.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         52.735    
                         arrival time                         -31.221    
  -------------------------------------------------------------------
                         slack                                 21.514    

Slack (MET) :             21.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.221ns  (logic 5.200ns (83.588%)  route 1.021ns (16.412%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 53.014 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.112ns (routing 0.675ns, distribution 0.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, estimated)       0.322    30.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X96Y101        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.033    30.455 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, estimated)        0.453    30.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X71Y102        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.033    30.941 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, estimated)        0.119    31.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X72Y103        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.034    31.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, estimated)        0.127    31.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.420    51.885    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.112    53.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    53.014    
                         clock uncertainty           -0.235    52.779    
    SLICE_X72Y102        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.044    52.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         52.735    
                         arrival time                         -31.221    
  -------------------------------------------------------------------
                         slack                                 21.514    

Slack (MET) :             21.615ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.125ns  (logic 5.180ns (84.571%)  route 0.945ns (15.429%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 53.019 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.117ns (routing 0.675ns, distribution 0.442ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, estimated)       0.322    30.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X96Y101        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.033    30.455 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, estimated)        0.453    30.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X71Y102        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.047    30.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, estimated)        0.170    31.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X71Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.420    51.885    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.117    53.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X71Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.000    53.019    
                         clock uncertainty           -0.235    52.784    
    SLICE_X71Y103        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.044    52.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         52.740    
                         arrival time                         -31.125    
  -------------------------------------------------------------------
                         slack                                 21.615    

Slack (MET) :             21.615ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.125ns  (logic 5.180ns (84.571%)  route 0.945ns (15.429%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 53.019 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.117ns (routing 0.675ns, distribution 0.442ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, estimated)       0.322    30.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X96Y101        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.033    30.455 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, estimated)        0.453    30.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X71Y102        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.047    30.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, estimated)        0.170    31.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X71Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.420    51.885    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.117    53.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X71Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.000    53.019    
                         clock uncertainty           -0.235    52.784    
    SLICE_X71Y103        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.044    52.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         52.740    
                         arrival time                         -31.125    
  -------------------------------------------------------------------
                         slack                                 21.615    

Slack (MET) :             21.615ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.125ns  (logic 5.180ns (84.571%)  route 0.945ns (15.429%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 53.019 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.117ns (routing 0.675ns, distribution 0.442ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, estimated)       0.322    30.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X96Y101        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.033    30.455 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, estimated)        0.453    30.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X71Y102        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.047    30.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, estimated)        0.170    31.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X71Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.420    51.885    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.117    53.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X71Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.000    53.019    
                         clock uncertainty           -0.235    52.784    
    SLICE_X71Y103        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.044    52.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         52.740    
                         arrival time                         -31.125    
  -------------------------------------------------------------------
                         slack                                 21.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.045ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.060ns (47.619%)  route 0.066ns (52.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.211ns
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    4.893ns
  Clock Net Delay (Source):      1.840ns (routing 1.141ns, distribution 0.699ns)
  Clock Net Delay (Destination): 2.128ns (routing 1.249ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.896     2.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.840     4.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X62Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y109        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     4.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, estimated)        0.066     4.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB0
    SLICE_X62Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        2.755     7.055    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      2.128     9.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X62Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism             -4.893     4.318    
    SLICE_X62Y110        RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.078     4.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -4.396    
                         arrival time                           4.351    
  -------------------------------------------------------------------
                         slack                                 -0.045    

Slack (VIOLATED) :        -0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.061ns (46.923%)  route 0.069ns (53.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.211ns
    Source Clock Delay      (SCD):    4.226ns
    Clock Pessimism Removal (CPR):    4.893ns
  Clock Net Delay (Source):      1.841ns (routing 1.141ns, distribution 0.700ns)
  Clock Net Delay (Destination): 2.128ns (routing 1.249ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.896     2.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.841     4.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X62Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     4.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, estimated)        0.069     4.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE0
    SLICE_X62Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        2.755     7.055    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      2.128     9.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X62Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                         clock pessimism             -4.893     4.318    
    SLICE_X62Y110        RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.077     4.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME
  -------------------------------------------------------------------
                         required time                         -4.395    
                         arrival time                           4.356    
  -------------------------------------------------------------------
                         slack                                 -0.039    

Slack (VIOLATED) :        -0.037ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.060ns (45.113%)  route 0.073ns (54.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.211ns
    Source Clock Delay      (SCD):    4.226ns
    Clock Pessimism Removal (CPR):    4.893ns
  Clock Net Delay (Source):      1.841ns (routing 1.141ns, distribution 0.700ns)
  Clock Net Delay (Destination): 2.128ns (routing 1.249ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.896     2.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.841     4.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X62Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     4.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, estimated)        0.073     4.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF0
    SLICE_X62Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        2.755     7.055    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      2.128     9.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X62Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                         clock pessimism             -4.893     4.318    
    SLICE_X62Y110        RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.078     4.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF
  -------------------------------------------------------------------
                         required time                         -4.396    
                         arrival time                           4.359    
  -------------------------------------------------------------------
                         slack                                 -0.037    

Slack (VIOLATED) :        -0.020ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.059ns (28.641%)  route 0.147ns (71.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.212ns
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    4.854ns
  Clock Net Delay (Source):      1.837ns (routing 1.141ns, distribution 0.696ns)
  Clock Net Delay (Destination): 2.129ns (routing 1.249ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.896     2.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.837     4.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=24, estimated)       0.147     4.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/A2
    SLICE_X61Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        2.755     7.055    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      2.129     9.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X61Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                         clock pessimism             -4.854     4.358    
    SLICE_X61Y110        RAMD32 (Hold_G6LUT_SLICEM_CLK_WADR2)
                                                      0.090     4.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP
  -------------------------------------------------------------------
                         required time                         -4.448    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                 -0.020    

Slack (VIOLATED) :        -0.020ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.059ns (28.641%)  route 0.147ns (71.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.212ns
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    4.854ns
  Clock Net Delay (Source):      1.837ns (routing 1.141ns, distribution 0.696ns)
  Clock Net Delay (Destination): 2.129ns (routing 1.249ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.896     2.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.837     4.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=24, estimated)       0.147     4.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/A2
    SLICE_X61Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        2.755     7.055    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      2.129     9.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X61Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/CLK
                         clock pessimism             -4.854     4.358    
    SLICE_X61Y110        RAMD32 (Hold_H6LUT_SLICEM_CLK_WADR2)
                                                      0.090     4.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP
  -------------------------------------------------------------------
                         required time                         -4.448    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                 -0.020    

Slack (VIOLATED) :        -0.020ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.059ns (28.641%)  route 0.147ns (71.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.212ns
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    4.854ns
  Clock Net Delay (Source):      1.837ns (routing 1.141ns, distribution 0.696ns)
  Clock Net Delay (Destination): 2.129ns (routing 1.249ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.896     2.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.837     4.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=24, estimated)       0.147     4.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/A2
    SLICE_X61Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        2.755     7.055    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      2.129     9.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X61Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
                         clock pessimism             -4.854     4.358    
    SLICE_X61Y110        RAMD32 (Hold_G5LUT_SLICEM_CLK_WADR2)
                                                      0.090     4.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP
  -------------------------------------------------------------------
                         required time                         -4.448    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                 -0.020    

Slack (VIOLATED) :        -0.020ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.059ns (28.641%)  route 0.147ns (71.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.212ns
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    4.854ns
  Clock Net Delay (Source):      1.837ns (routing 1.141ns, distribution 0.696ns)
  Clock Net Delay (Destination): 2.129ns (routing 1.249ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.896     2.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.837     4.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=24, estimated)       0.147     4.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/A2
    SLICE_X61Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        2.755     7.055    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      2.129     9.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X61Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/CLK
                         clock pessimism             -4.854     4.358    
    SLICE_X61Y110        RAMD32 (Hold_H5LUT_SLICEM_CLK_WADR2)
                                                      0.090     4.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP
  -------------------------------------------------------------------
                         required time                         -4.448    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                 -0.020    

Slack (VIOLATED) :        -0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.059ns (41.549%)  route 0.083ns (58.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.160ns
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    4.854ns
  Clock Net Delay (Source):      1.822ns (routing 1.141ns, distribution 0.681ns)
  Clock Net Delay (Destination): 2.077ns (routing 1.249ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.896     2.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.822     4.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X70Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y101        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.266 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/Q
                         net (fo=1, estimated)        0.083     4.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp
    SLICE_X68Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        2.755     7.055    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      2.077     9.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X68Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                         clock pessimism             -4.854     4.306    
    SLICE_X68Y101        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]
  -------------------------------------------------------------------
                         required time                         -4.368    
                         arrival time                           4.349    
  -------------------------------------------------------------------
                         slack                                 -0.019    

Slack (VIOLATED) :        -0.014ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.060ns (38.462%)  route 0.096ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.211ns
    Source Clock Delay      (SCD):    4.226ns
    Clock Pessimism Removal (CPR):    4.893ns
  Clock Net Delay (Source):      1.841ns (routing 1.141ns, distribution 0.700ns)
  Clock Net Delay (Destination): 2.128ns (routing 1.249ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.896     2.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.841     4.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X62Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     4.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, estimated)        0.096     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG0
    SLICE_X62Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        2.755     7.055    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      2.128     9.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X62Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
                         clock pessimism             -4.893     4.318    
    SLICE_X62Y110        RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.078     4.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG
  -------------------------------------------------------------------
                         required time                         -4.396    
                         arrival time                           4.382    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (VIOLATED) :        -0.013ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.058ns (42.029%)  route 0.080ns (57.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.211ns
    Source Clock Delay      (SCD):    4.226ns
    Clock Pessimism Removal (CPR):    4.893ns
  Clock Net Delay (Source):      1.841ns (routing 1.141ns, distribution 0.700ns)
  Clock Net Delay (Destination): 2.128ns (routing 1.249ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.896     2.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.841     4.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X62Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.284 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, estimated)        0.080     4.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID1
    SLICE_X62Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        2.755     7.055    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      2.128     9.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X62Y110        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism             -4.893     4.318    
    SLICE_X62Y110        RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.059     4.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -4.377    
                         arrival time                           4.364    
  -------------------------------------------------------------------
                         slack                                 -0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dphy_byte_clk
  To Clock:  dphy_byte_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.342ns,  Total Violation        0.000ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.022ns,  Total Violation       -0.031ns
PW    :            0  Failing Endpoints,  Worst Slack        3.560ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        7.128ns  (logic 0.330ns (4.630%)  route 6.798ns (95.370%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.111ns = ( 11.111 - 10.000 ) 
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.234ns (routing 0.232ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.210ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.234     1.234    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X11Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.315 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/Q
                         net (fo=12, estimated)       1.707     3.022    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2
    SLICE_X35Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     3.092 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix/O
                         net (fo=1, estimated)        1.167     4.259    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.331 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        2.767     7.098    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1
    SLICE_X1Y96          LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.168 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.393     7.561    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     7.598 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, estimated)       0.764     8.362    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X0Y52         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.111    11.111    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y52         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.022    11.133    
                         clock uncertainty           -0.035    11.098    
    RAMB18_X0Y52         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_WEA[0])
                                                     -0.394    10.704    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.704    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        7.093ns  (logic 0.330ns (4.652%)  route 6.763ns (95.348%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.115ns = ( 11.115 - 10.000 ) 
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.234ns (routing 0.232ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.210ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.234     1.234    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X11Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.315 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/Q
                         net (fo=12, estimated)       1.707     3.022    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2
    SLICE_X35Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     3.092 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix/O
                         net (fo=1, estimated)        1.167     4.259    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.331 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        2.767     7.098    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1
    SLICE_X1Y96          LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.168 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.393     7.561    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     7.598 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, estimated)       0.729     8.327    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X0Y51         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.115    11.115    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y51         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.022    11.137    
                         clock uncertainty           -0.035    11.102    
    RAMB18_X0Y51         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_WEA[0])
                                                     -0.394    10.708    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.708    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        7.017ns  (logic 0.330ns (4.703%)  route 6.687ns (95.297%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.114ns = ( 11.114 - 10.000 ) 
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.234ns (routing 0.232ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.210ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.234     1.234    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X11Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.315 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/Q
                         net (fo=12, estimated)       1.707     3.022    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2
    SLICE_X35Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     3.092 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix/O
                         net (fo=1, estimated)        1.167     4.259    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.331 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        2.767     7.098    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1
    SLICE_X1Y96          LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.168 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.393     7.561    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     7.598 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, estimated)       0.653     8.251    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y24         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.114    11.114    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y24         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.022    11.136    
                         clock uncertainty           -0.035    11.101    
    RAMB36_X0Y24         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394    10.707    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.707    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                  2.456    

Slack (MET) :             2.463ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 0.330ns (4.682%)  route 6.718ns (95.318%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.075ns = ( 11.075 - 10.000 ) 
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.234ns (routing 0.232ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.210ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.234     1.234    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X11Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.315 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/Q
                         net (fo=12, estimated)       1.707     3.022    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2
    SLICE_X35Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     3.092 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix/O
                         net (fo=1, estimated)        1.167     4.259    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.331 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        2.767     7.098    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1
    SLICE_X1Y96          LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.168 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.393     7.561    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     7.598 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, estimated)       0.684     8.282    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y23         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.075    11.075    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y23         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    11.174    
                         clock uncertainty           -0.035    11.139    
    RAMB36_X0Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    10.745    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.745    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 0.330ns (4.686%)  route 6.713ns (95.315%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.075ns = ( 11.075 - 10.000 ) 
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.234ns (routing 0.232ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.210ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.234     1.234    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X11Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.315 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/Q
                         net (fo=12, estimated)       1.707     3.022    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2
    SLICE_X35Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     3.092 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix/O
                         net (fo=1, estimated)        1.167     4.259    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.331 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        2.767     7.098    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1
    SLICE_X1Y96          LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.168 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.393     7.561    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     7.598 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, estimated)       0.679     8.277    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y23         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.075    11.075    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y23         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    11.174    
                         clock uncertainty           -0.035    11.139    
    RAMB36_X0Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394    10.745    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.745    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.472ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 0.330ns (4.714%)  route 6.671ns (95.286%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.114ns = ( 11.114 - 10.000 ) 
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.234ns (routing 0.232ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.210ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.234     1.234    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X11Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.315 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/Q
                         net (fo=12, estimated)       1.707     3.022    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2
    SLICE_X35Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     3.092 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix/O
                         net (fo=1, estimated)        1.167     4.259    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.331 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        2.767     7.098    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1
    SLICE_X1Y96          LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.168 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.393     7.561    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     7.598 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, estimated)       0.637     8.235    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y24         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.114    11.114    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y24         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.022    11.136    
                         clock uncertainty           -0.035    11.101    
    RAMB36_X0Y24         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    10.707    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.707    
                         arrival time                          -8.235    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.524ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 0.330ns (4.724%)  route 6.656ns (95.276%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.074ns = ( 11.074 - 10.000 ) 
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.234ns (routing 0.232ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.210ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.234     1.234    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X11Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.315 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/Q
                         net (fo=12, estimated)       1.707     3.022    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2
    SLICE_X35Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     3.092 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix/O
                         net (fo=1, estimated)        1.167     4.259    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.331 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        2.767     7.098    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1
    SLICE_X1Y96          LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.168 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.393     7.561    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     7.598 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, estimated)       0.622     8.220    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y22         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.074    11.074    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    11.173    
                         clock uncertainty           -0.035    11.138    
    RAMB36_X0Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    10.744    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.744    
                         arrival time                          -8.220    
  -------------------------------------------------------------------
                         slack                                  2.524    

Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.330ns (4.728%)  route 6.650ns (95.272%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.074ns = ( 11.074 - 10.000 ) 
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.234ns (routing 0.232ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.210ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.234     1.234    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X11Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.315 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/Q
                         net (fo=12, estimated)       1.707     3.022    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2
    SLICE_X35Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     3.092 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix/O
                         net (fo=1, estimated)        1.167     4.259    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.331 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        2.767     7.098    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1
    SLICE_X1Y96          LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.168 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.393     7.561    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     7.598 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, estimated)       0.616     8.214    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y22         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.074    11.074    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    11.173    
                         clock uncertainty           -0.035    11.138    
    RAMB36_X0Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394    10.744    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.744    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.553ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        6.989ns  (logic 0.330ns (4.722%)  route 6.659ns (95.278%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.106ns = ( 11.106 - 10.000 ) 
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.234ns (routing 0.232ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.210ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.234     1.234    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X11Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.315 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/Q
                         net (fo=12, estimated)       1.707     3.022    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2
    SLICE_X35Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     3.092 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix/O
                         net (fo=1, estimated)        1.167     4.259    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.331 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        2.767     7.098    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1
    SLICE_X1Y96          LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.168 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.393     7.561    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     7.598 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, estimated)       0.625     8.223    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y13         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.106    11.106    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    11.205    
                         clock uncertainty           -0.035    11.170    
    RAMB36_X1Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394    10.776    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.776    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                  2.553    

Slack (MET) :             2.560ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        6.982ns  (logic 0.330ns (4.726%)  route 6.652ns (95.274%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.106ns = ( 11.106 - 10.000 ) 
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.234ns (routing 0.232ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.210ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.234     1.234    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X11Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.315 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/Q
                         net (fo=12, estimated)       1.707     3.022    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2
    SLICE_X35Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     3.092 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix/O
                         net (fo=1, estimated)        1.167     4.259    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.331 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        2.767     7.098    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1
    SLICE_X1Y96          LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.168 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.393     7.561    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     7.598 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, estimated)       0.618     8.216    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y13         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.106    11.106    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.099    11.205    
                         clock uncertainty           -0.035    11.170    
    RAMB36_X1Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    10.776    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.776    
                         arrival time                          -8.216    
  -------------------------------------------------------------------
                         slack                                  2.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.022ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_o_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.059ns (48.760%)  route 0.062ns (51.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    1.064ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.064ns (routing 0.210ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.361ns (routing 0.232ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.064     1.064    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X14Y80         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.123 r  pixel_processor/debayer_filter/output_o_reg[87]/Q
                         net (fo=2, estimated)        0.062     1.185    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y16         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.361     1.361    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.126     1.235    
    RAMB36_X1Y16         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.028     1.207    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.007ns  (arrival time - required time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[3][31]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[4][31]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.058ns (38.667%)  route 0.092ns (61.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    1.043ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.043ns (routing 0.210ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.232ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.043     1.043    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X11Y92         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[3][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.101 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[3][31]/Q
                         net (fo=3, estimated)        0.092     1.193    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg_n_0_[3][31]
    SLICE_X12Y92         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[4][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.237     1.237    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X12Y92         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[4][31]/C
                         clock pessimism             -0.097     1.140    
    SLICE_X12Y92         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     1.200    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[4][31]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                 -0.007    

Slack (VIOLATED) :        -0.002ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/RAM_out_reg_reg[1][19]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/last_ram_outputs_reg[1][19]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.060ns (39.735%)  route 0.091ns (60.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      1.034ns (routing 0.210ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.232ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.034     1.034    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X4Y92          FDRE                                         r  pixel_processor/debayer_filter/RAM_out_reg_reg[1][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     1.094 r  pixel_processor/debayer_filter/RAM_out_reg_reg[1][19]/Q
                         net (fo=1, estimated)        0.091     1.185    pixel_processor/debayer_filter/RAM_out_reg_reg[1]_6[19]
    SLICE_X5Y92          FDRE                                         r  pixel_processor/debayer_filter/last_ram_outputs_reg[1][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.223     1.223    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X5Y92          FDRE                                         r  pixel_processor/debayer_filter/last_ram_outputs_reg[1][19]/C
                         clock pessimism             -0.098     1.125    
    SLICE_X5Y92          FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     1.187    pixel_processor/debayer_filter/last_ram_outputs_reg[1][19]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                 -0.002    

Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/RAM_out_reg_reg[3][25]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/last_ram_outputs_reg[3][25]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.060ns (37.975%)  route 0.098ns (62.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    1.044ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.044ns (routing 0.210ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.232ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.044     1.044    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X4Y101         FDRE                                         r  pixel_processor/debayer_filter/RAM_out_reg_reg[3][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.104 r  pixel_processor/debayer_filter/RAM_out_reg_reg[3][25]/Q
                         net (fo=1, estimated)        0.098     1.202    pixel_processor/debayer_filter/RAM_out_reg_reg[3]_10[25]
    SLICE_X5Y101         FDRE                                         r  pixel_processor/debayer_filter/last_ram_outputs_reg[3][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.236     1.236    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X5Y101         FDRE                                         r  pixel_processor/debayer_filter/last_ram_outputs_reg[3][25]/C
                         clock pessimism             -0.097     1.139    
    SLICE_X5Y101         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     1.201    pixel_processor/debayer_filter/last_ram_outputs_reg[3][25]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_o_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.059ns (39.333%)  route 0.091ns (60.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    1.064ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.064ns (routing 0.210ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.361ns (routing 0.232ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.064     1.064    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X14Y80         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.123 r  pixel_processor/debayer_filter/output_o_reg[89]/Q
                         net (fo=2, estimated)        0.091     1.214    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X1Y16         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.361     1.361    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.126     1.235    
    RAMB36_X1Y16         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[4])
                                                     -0.028     1.207    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_o_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.058ns (38.667%)  route 0.092ns (61.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.067ns (routing 0.210ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.361ns (routing 0.232ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.067     1.067    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X14Y79         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.125 r  pixel_processor/debayer_filter/output_o_reg[85]/Q
                         net (fo=2, estimated)        0.092     1.217    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y16         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.361     1.361    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.126     1.235    
    RAMB36_X1Y16         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.028     1.207    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 mipi_subsystem/lane_aligner/lane_byte_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/gen_packet_decoder.packet_decoder_4l/data_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.059ns (45.385%)  route 0.071ns (54.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      1.053ns (routing 0.210ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.232ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.053     1.053    mipi_subsystem/lane_aligner/lane_byte_o_reg[31]_0
    SLICE_X13Y99         FDRE                                         r  mipi_subsystem/lane_aligner/lane_byte_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.112 r  mipi_subsystem/lane_aligner/lane_byte_o_reg[14]/Q
                         net (fo=1, estimated)        0.071     1.183    mipi_subsystem/gen_packet_decoder.packet_decoder_4l/data_reg_reg[23]_1[14]
    SLICE_X13Y100        FDRE                                         r  mipi_subsystem/gen_packet_decoder.packet_decoder_4l/data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.238     1.238    mipi_subsystem/gen_packet_decoder.packet_decoder_4l/output_valid_o_reg_0
    SLICE_X13Y100        FDRE                                         r  mipi_subsystem/gen_packet_decoder.packet_decoder_4l/data_reg_reg[14]/C
                         clock pessimism             -0.128     1.110    
    SLICE_X13Y100        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.172    mipi_subsystem/gen_packet_decoder.packet_decoder_4l/data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[3][27]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[4][27]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.058ns (43.609%)  route 0.075ns (56.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.057ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      1.057ns (routing 0.210ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.232ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.057     1.057    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X14Y95         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[3][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.115 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[3][27]/Q
                         net (fo=3, estimated)        0.075     1.190    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg_n_0_[3][27]
    SLICE_X14Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[4][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.245     1.245    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X14Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[4][27]/C
                         clock pessimism             -0.128     1.117    
    SLICE_X14Y96         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.179    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[4][27]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 mipi_subsystem/lane_aligner/lane_byte_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/gen_packet_decoder.packet_decoder_4l/data_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.059ns (45.736%)  route 0.070ns (54.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      1.055ns (routing 0.210ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.232ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.055     1.055    mipi_subsystem/lane_aligner/lane_byte_o_reg[31]_0
    SLICE_X13Y101        FDRE                                         r  mipi_subsystem/lane_aligner/lane_byte_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.114 r  mipi_subsystem/lane_aligner/lane_byte_o_reg[8]/Q
                         net (fo=1, estimated)        0.070     1.184    mipi_subsystem/gen_packet_decoder.packet_decoder_4l/data_reg_reg[23]_1[8]
    SLICE_X13Y100        FDRE                                         r  mipi_subsystem/gen_packet_decoder.packet_decoder_4l/data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.238     1.238    mipi_subsystem/gen_packet_decoder.packet_decoder_4l/output_valid_o_reg_0
    SLICE_X13Y100        FDRE                                         r  mipi_subsystem/gen_packet_decoder.packet_decoder_4l/data_reg_reg[8]/C
                         clock pessimism             -0.128     1.110    
    SLICE_X13Y100        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     1.172    mipi_subsystem/gen_packet_decoder.packet_decoder_4l/data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 mipi_subsystem/lane_aligner/lane_byte_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/gen_packet_decoder.packet_decoder_4l/data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.058ns (36.025%)  route 0.103ns (63.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.072ns (routing 0.210ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.232ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.072     1.072    mipi_subsystem/lane_aligner/lane_byte_o_reg[31]_0
    SLICE_X16Y100        FDRE                                         r  mipi_subsystem/lane_aligner/lane_byte_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y100        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.130 r  mipi_subsystem/lane_aligner/lane_byte_o_reg[3]/Q
                         net (fo=1, estimated)        0.103     1.233    mipi_subsystem/gen_packet_decoder.packet_decoder_4l/data_reg_reg[23]_1[3]
    SLICE_X15Y100        FDRE                                         r  mipi_subsystem/gen_packet_decoder.packet_decoder_4l/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.258     1.258    mipi_subsystem/gen_packet_decoder.packet_decoder_4l/output_valid_o_reg_0
    SLICE_X15Y100        FDRE                                         r  mipi_subsystem/gen_packet_decoder.packet_decoder_4l/data_reg_reg[3]/C
                         clock pessimism             -0.097     1.161    
    SLICE_X15Y100        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     1.221    mipi_subsystem/gen_packet_decoder.packet_decoder_4l/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dphy_byte_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLKDIV
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/IDELAYE3_inst0/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/IDELAYE3_inst1/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/IDELAYE3_inst2/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/IDELAYE3_inst3/CLK
Min Period        n/a     ISERDESE3/FIFO_RD_CLK  n/a            1.694         10.000      8.306      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/FIFO_RD_CLK
Min Period        n/a     ISERDESE3/FIFO_RD_CLK  n/a            1.694         10.000      8.306      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/FIFO_RD_CLK
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLKDIV
Low Pulse Width   Slow    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/IDELAYE3_inst0/CLK
Low Pulse Width   Fast    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/IDELAYE3_inst0/CLK
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLKDIV
High Pulse Width  Slow    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/IDELAYE3_inst0/CLK
High Pulse Width  Fast    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/IDELAYE3_inst0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        0.761ns,  Total Violation        0.000ns
Hold  :           13  Failing Endpoints,  Worst Slack       -0.482ns,  Total Violation       -0.627ns
PW    :            3  Failing Endpoints,  Worst Slack       -1.667ns,  Total Violation       -5.001ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 0.623ns (10.460%)  route 5.329ns (89.540%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        2.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 7.723 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.848ns (routing 0.895ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 f  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 f  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 f  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        2.510     4.025    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.097 f  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        2.052     6.149    reset_i_IBUF_hold_fix_1
    SLICE_X39Y101        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     6.185 r  reset_n_x_inferred_i_1/O
                         net (fo=8, estimated)        0.767     6.952    signal_debug/inst/PROBE_IN_INST/D[0]
    SLICE_X61Y104        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     5.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.875 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.848     7.723    signal_debug/inst/PROBE_IN_INST/clk
    SLICE_X61Y104        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
                         clock pessimism              0.000     7.723    
                         clock uncertainty           -0.035     7.687    
    SLICE_X61Y104        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     7.712    signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.712    
                         arrival time                          -6.952    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             3.355ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.526ns (34.001%)  route 1.021ns (65.999%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 7.743 - 5.000 ) 
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.983ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.895ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      2.117     3.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X65Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, estimated)        0.271     3.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X70Y108        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     3.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FSM_onehot_current_state[17]_i_1/O
                         net (fo=2, estimated)        0.101     3.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_2[0]
    SLICE_X70Y108        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.141     3.891 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2/O
                         net (fo=1, estimated)        0.162     4.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2_n_0
    SLICE_X70Y109        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     4.102 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, estimated)       0.232     4.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X69Y108        LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.073     4.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__1/O
                         net (fo=1, estimated)        0.206     4.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__1_n_0
    SLICE_X69Y108        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     4.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/auto_sl_drdy_i_1/O
                         net (fo=1, routed)           0.049     4.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_8
    SLICE_X69Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     5.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.875 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.868     7.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.322     8.064    
                         clock uncertainty           -0.035     8.029    
    SLICE_X69Y108        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          8.054    
                         arrival time                          -4.698    
  -------------------------------------------------------------------
                         slack                                  3.355    

Slack (MET) :             3.368ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.522ns (34.140%)  route 1.007ns (65.860%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 7.738 - 5.000 ) 
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.983ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.895ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      2.117     3.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X65Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, estimated)        0.271     3.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X70Y108        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     3.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FSM_onehot_current_state[17]_i_1/O
                         net (fo=2, estimated)        0.101     3.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_2[0]
    SLICE_X70Y108        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.141     3.891 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2/O
                         net (fo=1, estimated)        0.162     4.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2_n_0
    SLICE_X70Y109        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     4.102 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, estimated)       0.261     4.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X68Y106        LUT5 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.069     4.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9/O
                         net (fo=1, estimated)        0.163     4.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_n_0
    SLICE_X68Y107        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     4.631 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r[0]_i_1/O
                         net (fo=1, routed)           0.049     4.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_13
    SLICE_X68Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     5.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.875 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.863     7.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X68Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.322     8.059    
                         clock uncertainty           -0.035     8.024    
    SLICE_X68Y107        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.049    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                  3.368    

Slack (MET) :             3.371ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.503ns (32.833%)  route 1.029ns (67.167%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 7.744 - 5.000 ) 
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.983ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.895ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      2.117     3.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X65Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, estimated)        0.271     3.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X70Y108        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     3.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FSM_onehot_current_state[17]_i_1/O
                         net (fo=2, estimated)        0.101     3.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_2[0]
    SLICE_X70Y108        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.141     3.891 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2/O
                         net (fo=1, estimated)        0.162     4.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2_n_0
    SLICE_X70Y109        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     4.102 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, estimated)       0.261     4.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X68Y106        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     4.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__8/O
                         net (fo=1, estimated)        0.183     4.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__8_n_0
    SLICE_X69Y106        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r[0]_i_1/O
                         net (fo=1, routed)           0.051     4.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_12
    SLICE_X69Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     5.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.875 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.869     7.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.322     8.065    
                         clock uncertainty           -0.035     8.030    
    SLICE_X69Y106        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.055    
                         arrival time                          -4.683    
  -------------------------------------------------------------------
                         slack                                  3.371    

Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.536ns (35.520%)  route 0.973ns (64.480%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 7.743 - 5.000 ) 
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.983ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.895ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      2.117     3.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X65Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, estimated)        0.271     3.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X70Y108        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     3.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FSM_onehot_current_state[17]_i_1/O
                         net (fo=2, estimated)        0.101     3.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_2[0]
    SLICE_X70Y108        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.141     3.891 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2/O
                         net (fo=1, estimated)        0.162     4.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2_n_0
    SLICE_X70Y109        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     4.102 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, estimated)       0.233     4.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X69Y108        LUT5 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.069     4.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7/O
                         net (fo=1, estimated)        0.156     4.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7_n_0
    SLICE_X69Y108        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     4.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/dec_wdc_r_i_1/O
                         net (fo=1, routed)           0.050     4.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_10
    SLICE_X69Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     5.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.875 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.868     7.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.322     8.064    
                         clock uncertainty           -0.035     8.029    
    SLICE_X69Y108        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          8.054    
                         arrival time                          -4.660    
  -------------------------------------------------------------------
                         slack                                  3.393    

Slack (MET) :             3.402ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.466ns (32.933%)  route 0.949ns (67.067%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 7.742 - 5.000 ) 
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.983ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.895ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      2.117     3.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X65Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, estimated)        0.271     3.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X70Y108        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     3.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FSM_onehot_current_state[17]_i_1/O
                         net (fo=2, estimated)        0.101     3.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_2[0]
    SLICE_X70Y108        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.141     3.891 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2/O
                         net (fo=1, estimated)        0.162     4.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2_n_0
    SLICE_X70Y109        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     4.102 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, estimated)       0.237     4.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X69Y106        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, estimated)        0.178     4.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X70Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     5.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.875 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.867     7.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X70Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.322     8.063    
                         clock uncertainty           -0.035     8.028    
    SLICE_X70Y106        FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     7.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.969    
                         arrival time                          -4.566    
  -------------------------------------------------------------------
                         slack                                  3.402    

Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.504ns (34.450%)  route 0.959ns (65.550%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 7.742 - 5.000 ) 
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.983ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.895ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      2.117     3.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X65Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, estimated)        0.271     3.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X70Y108        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     3.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FSM_onehot_current_state[17]_i_1/O
                         net (fo=2, estimated)        0.101     3.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_2[0]
    SLICE_X70Y108        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.141     3.891 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2/O
                         net (fo=1, estimated)        0.162     4.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2_n_0
    SLICE_X70Y109        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     4.102 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, estimated)       0.232     4.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X69Y108        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     4.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0/O
                         net (fo=1, estimated)        0.144     4.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0_n_0
    SLICE_X69Y106        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     4.565 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_berr_r[0]_i_1/O
                         net (fo=1, routed)           0.049     4.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_5
    SLICE_X69Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     5.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.875 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.867     7.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.322     8.063    
                         clock uncertainty           -0.035     8.028    
    SLICE_X69Y106        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025     8.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.053    
                         arrival time                          -4.614    
  -------------------------------------------------------------------
                         slack                                  3.438    

Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.375ns  (logic 0.466ns (33.891%)  route 0.909ns (66.109%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 7.744 - 5.000 ) 
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.983ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.895ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      2.117     3.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X65Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, estimated)        0.271     3.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X70Y108        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     3.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FSM_onehot_current_state[17]_i_1/O
                         net (fo=2, estimated)        0.101     3.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_2[0]
    SLICE_X70Y108        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.141     3.891 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2/O
                         net (fo=1, estimated)        0.162     4.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2_n_0
    SLICE_X70Y109        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     4.102 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, estimated)       0.237     4.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X69Y106        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, estimated)        0.138     4.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X70Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     5.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.875 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.869     7.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X70Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.322     8.065    
                         clock uncertainty           -0.035     8.030    
    SLICE_X70Y106        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     7.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                          7.970    
                         arrival time                          -4.526    
  -------------------------------------------------------------------
                         slack                                  3.443    

Slack (MET) :             3.448ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.536ns (36.813%)  route 0.920ns (63.187%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 7.745 - 5.000 ) 
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.983ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.870ns (routing 0.895ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      2.117     3.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X65Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, estimated)        0.271     3.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X70Y108        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     3.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FSM_onehot_current_state[17]_i_1/O
                         net (fo=2, estimated)        0.101     3.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_2[0]
    SLICE_X70Y108        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.141     3.891 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2/O
                         net (fo=1, estimated)        0.162     4.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2_n_0
    SLICE_X70Y109        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     4.102 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, estimated)       0.185     4.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X69Y108        LUT5 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.070     4.357 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__5/O
                         net (fo=1, estimated)        0.150     4.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__5_n_0
    SLICE_X69Y108        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     4.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/inc_addr_r_i_1/O
                         net (fo=1, routed)           0.051     4.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_9
    SLICE_X69Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     5.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.875 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.870     7.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.322     8.066    
                         clock uncertainty           -0.035     8.031    
    SLICE_X69Y108        FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.025     8.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                          8.056    
                         arrival time                          -4.607    
  -------------------------------------------------------------------
                         slack                                  3.448    

Slack (MET) :             3.533ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.537ns (39.254%)  route 0.831ns (60.746%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 7.742 - 5.000 ) 
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.983ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.895ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      2.117     3.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X65Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, estimated)        0.271     3.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X70Y108        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     3.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FSM_onehot_current_state[17]_i_1/O
                         net (fo=2, estimated)        0.101     3.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_2[0]
    SLICE_X70Y108        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.141     3.891 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2/O
                         net (fo=1, estimated)        0.162     4.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2_n_0
    SLICE_X70Y109        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     4.102 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, estimated)       0.185     4.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X69Y108        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     4.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b1/O
                         net (fo=1, estimated)        0.095     4.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_16
    SLICE_X69Y106        LUT4 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.069     4.502 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r[1]_i_1/O
                         net (fo=1, routed)           0.017     4.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r[1]_i_1_n_0
    SLICE_X69Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     5.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.875 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.867     7.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.322     8.063    
                         clock uncertainty           -0.035     8.028    
    SLICE_X69Y106        FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     8.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.053    
                         arrival time                          -4.519    
  -------------------------------------------------------------------
                         slack                                  3.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.482ns  (arrival time - required time)
  Source:                 video_src_sel
                            (input port clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.282ns (16.352%)  route 1.441ns (83.648%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.144ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.110ns (routing 0.983ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    G14                                               0.000     1.000 r  video_src_sel (IN)
                         net (fo=0)                   0.000     1.000    video_src_sel_IBUF_inst/I
    G14                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.282     1.282 r  video_src_sel_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.282    video_src_sel_IBUF_inst/OUT
    G14                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     1.282 r  video_src_sel_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        1.441     2.723    signal_debug/inst/PROBE_IN_INST/D[6]
    SLICE_X61Y106        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      2.110     3.144    signal_debug/inst/PROBE_IN_INST/clk
    SLICE_X61Y106        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[6]/C
                         clock pessimism              0.000     3.144    
    SLICE_X61Y106        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     3.204    signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.204    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                 -0.482    

Slack (VIOLATED) :        -0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.059ns (34.503%)  route 0.112ns (65.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      1.849ns (routing 0.895ns, distribution 0.954ns)
  Clock Net Delay (Destination): 2.157ns (routing 0.983ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     0.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.849     2.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X63Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/Q
                         net (fo=1, estimated)        0.112     2.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB1
    SLICE_X66Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      2.157     3.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X66Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism             -0.322     2.870    
    SLICE_X66Y106        RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.060     2.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.930    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                 -0.035    

Slack (VIOLATED) :        -0.029ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.060ns (30.769%)  route 0.135ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      1.849ns (routing 0.895ns, distribution 0.954ns)
  Clock Net Delay (Destination): 2.157ns (routing 0.983ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     0.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.849     2.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X63Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.784 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/Q
                         net (fo=1, estimated)        0.135     2.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC0
    SLICE_X66Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      2.157     3.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X66Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism             -0.322     2.870    
    SLICE_X66Y106        RAMD32 (Hold_C5LUT_SLICEM_CLK_I)
                                                      0.078     2.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                 -0.029    

Slack (VIOLATED) :        -0.026ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.060ns (30.612%)  route 0.136ns (69.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      1.849ns (routing 0.895ns, distribution 0.954ns)
  Clock Net Delay (Destination): 2.157ns (routing 0.983ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     0.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.849     2.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X63Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.784 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/Q
                         net (fo=1, estimated)        0.136     2.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID0
    SLICE_X66Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      2.157     3.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X66Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                         clock pessimism             -0.322     2.870    
    SLICE_X66Y106        RAMD32 (Hold_D5LUT_SLICEM_CLK_I)
                                                      0.076     2.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -2.946    
                         arrival time                           2.920    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (VIOLATED) :        -0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.060ns (29.851%)  route 0.141ns (70.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    2.725ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      1.850ns (routing 0.895ns, distribution 0.955ns)
  Clock Net Delay (Destination): 2.157ns (routing 0.983ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     0.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.850     2.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X61Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y106        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.785 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/Q
                         net (fo=1, estimated)        0.141     2.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE0
    SLICE_X66Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      2.157     3.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X66Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                         clock pessimism             -0.322     2.870    
    SLICE_X66Y106        RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.077     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME
  -------------------------------------------------------------------
                         required time                         -2.947    
                         arrival time                           2.926    
  -------------------------------------------------------------------
                         slack                                 -0.021    

Slack (VIOLATED) :        -0.008ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.058ns (36.025%)  route 0.103ns (63.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      1.862ns (routing 0.895ns, distribution 0.967ns)
  Clock Net Delay (Destination): 2.157ns (routing 0.983ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     0.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.862     2.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X66Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/Q
                         net (fo=1, estimated)        0.103     2.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA0
    SLICE_X66Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      2.157     3.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X66Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism             -0.361     2.831    
    SLICE_X66Y106        RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.075     2.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (VIOLATED) :        -0.007ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.061ns (31.122%)  route 0.135ns (68.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      1.852ns (routing 0.895ns, distribution 0.957ns)
  Clock Net Delay (Destination): 2.157ns (routing 0.983ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     0.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.852     2.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X64Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y106        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/Q
                         net (fo=1, estimated)        0.135     2.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE1
    SLICE_X66Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      2.157     3.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X66Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                         clock pessimism             -0.322     2.870    
    SLICE_X66Y106        RAMD32 (Hold_E6LUT_SLICEM_CLK_I)
                                                      0.060     2.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1
  -------------------------------------------------------------------
                         required time                         -2.930    
                         arrival time                           2.923    
  -------------------------------------------------------------------
                         slack                                 -0.007    

Slack (VIOLATED) :        -0.005ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signal_debug/inst/U_XSDB_SLAVE/reg_test_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.060ns (40.268%)  route 0.089ns (59.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.144ns
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      1.856ns (routing 0.895ns, distribution 0.961ns)
  Clock Net Delay (Destination): 2.110ns (routing 0.983ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     0.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.856     2.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X62Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y106        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/Q
                         net (fo=2, estimated)        0.089     2.880    signal_debug/inst/U_XSDB_SLAVE/sl_iport_i[29]
    SLICE_X61Y106        FDRE                                         r  signal_debug/inst/U_XSDB_SLAVE/reg_test_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      2.110     3.144    signal_debug/inst/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X61Y106        FDRE                                         r  signal_debug/inst/U_XSDB_SLAVE/reg_test_reg[8]/C
                         clock pessimism             -0.322     2.823    
    SLICE_X61Y106        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.885    signal_debug/inst/U_XSDB_SLAVE/reg_test_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.885    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (VIOLATED) :        -0.003ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.059ns (32.778%)  route 0.121ns (67.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      1.865ns (routing 0.895ns, distribution 0.970ns)
  Clock Net Delay (Destination): 2.158ns (routing 0.983ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     0.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.865     2.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.799 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, estimated)       0.121     2.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/A3
    SLICE_X66Y107        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      2.158     3.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X66Y107        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                         clock pessimism             -0.361     2.832    
    SLICE_X66Y107        RAMD32 (Hold_G6LUT_SLICEM_CLK_WADR3)
                                                      0.091     2.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP
  -------------------------------------------------------------------
                         required time                         -2.923    
                         arrival time                           2.920    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (VIOLATED) :        -0.003ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.059ns (32.778%)  route 0.121ns (67.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      1.865ns (routing 0.895ns, distribution 0.970ns)
  Clock Net Delay (Destination): 2.158ns (routing 0.983ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     0.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.865     2.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.799 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, estimated)       0.121     2.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/A3
    SLICE_X66Y107        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      2.158     3.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X66Y107        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/CLK
                         clock pessimism             -0.361     2.832    
    SLICE_X66Y107        RAMD32 (Hold_H6LUT_SLICEM_CLK_WADR3)
                                                      0.091     2.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP
  -------------------------------------------------------------------
                         required time                         -2.923    
                         arrival time                           2.920    
  -------------------------------------------------------------------
                         slack                                 -0.003    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BUFGCE/I           n/a            1.290         5.000       3.710      BUFGCE_X0Y76            BUFG_inst/I
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            1.250         5.000       3.750      BITSLICE_CONTROL_X0Y11  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            1.250         5.000       3.750      BITSLICE_CONTROL_X0Y12  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            1.250         5.000       3.750      BITSLICE_CONTROL_X0Y13  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0_1/REFCLK
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCM_X0Y3               sys_clk_gen/inst/mmcme4_adv_inst/CLKIN1
Min Period        n/a     RAMD32/CLK         n/a            1.064         5.000       3.936      SLICE_X66Y106           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK         n/a            1.064         5.000       3.936      SLICE_X66Y106           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK         n/a            1.064         5.000       3.936      SLICE_X66Y106           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK         n/a            1.064         5.000       3.936      SLICE_X66Y106           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK         n/a            1.064         5.000       3.936      SLICE_X66Y106           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            3.333         5.000       -1.667     BITSLICE_CONTROL_X0Y11  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            3.333         5.000       -1.667     BITSLICE_CONTROL_X0Y12  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            3.333         5.000       -1.667     BITSLICE_CONTROL_X0Y13  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0_1/REFCLK
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y3               sys_clk_gen/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3               sys_clk_gen/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3               sys_clk_gen/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y11  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y11  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/REFCLK
Low Pulse Width   Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y12  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y12  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0/REFCLK
Low Pulse Width   Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y13  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0_1/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y13  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0_1/REFCLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.532         2.500       1.968      SLICE_X66Y106           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.532         2.500       1.968      SLICE_X66Y106           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3               sys_clk_gen/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3               sys_clk_gen/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y11  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/REFCLK
High Pulse Width  Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y11  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/REFCLK
High Pulse Width  Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y12  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0/REFCLK
High Pulse Width  Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y12  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0/REFCLK
High Pulse Width  Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y13  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0_1/REFCLK
High Pulse Width  Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y13  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0_1/REFCLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.532         2.500       1.968      SLICE_X66Y106           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.532         2.500       1.968      SLICE_X66Y106           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_27m_clk_wiz_0
  To Clock:  clk_27m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       26.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.899ns  (required time - arrival time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_scl_io
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.365ns  (logic 5.804ns (91.187%)  route 0.561ns (8.813%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 40.302 - 37.037 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.420ns (routing 1.568ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.245     3.107    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.135 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      2.420     5.554    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y3          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.633 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/Q
                         net (fo=9, estimated)        0.561     6.194    hdmi_controller/hdmi_i2c_scl_IOBUF_inst/T
    AF15                 OBUFT (TriStatD_OUTBUF_HDIOB_S_T_O)
                                                      5.725    11.920 r  hdmi_controller/hdmi_i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.920    hdmi_i2c_scl_io
    AF15                                                              r  hdmi_i2c_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.403    36.634    
                         clock uncertainty           -0.080    36.554    
                         output delay                -1.000    35.554    
  -------------------------------------------------------------------
                         required time                         38.819    
                         arrival time                         -11.920    
  -------------------------------------------------------------------
                         slack                                 26.899    

Slack (MET) :             26.904ns  (required time - arrival time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_sda_io
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 5.802ns (91.227%)  route 0.558ns (8.773%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 40.302 - 37.037 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.420ns (routing 1.568ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.245     3.107    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.135 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      2.420     5.554    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y4          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.633 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/Q
                         net (fo=4, estimated)        0.558     6.191    hdmi_controller/hdmi_i2c_sda_IOBUF_inst/T
    AE16                 OBUFT (TriStatD_OUTBUF_HDIOB_M_T_O)
                                                      5.723    11.915 r  hdmi_controller/hdmi_i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.915    hdmi_i2c_sda_io
    AE16                                                              r  hdmi_i2c_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.403    36.634    
                         clock uncertainty           -0.080    36.554    
                         output delay                -1.000    35.554    
  -------------------------------------------------------------------
                         required time                         38.819    
                         arrival time                         -11.915    
  -------------------------------------------------------------------
                         slack                                 26.904    

Slack (MET) :             28.874ns  (required time - arrival time)
  Source:                 hdmi_controller/video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_data_o[5]
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 2.708ns (62.156%)  route 1.649ns (37.844%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 40.302 - 37.037 ) 
    Source Clock Delay      (SCD):    5.587ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 1.568ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.245     3.107    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.135 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      2.453     5.587    hdmi_controller/video_mux/clk_27m
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.668 r  hdmi_controller/video_mux/s_vid_src_sel_reg/Q
                         net (fo=27, estimated)       0.624     6.292    hdmi_controller/video_mux/s_vid_src_sel
    SLICE_X26Y94         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     6.343 r  hdmi_controller/video_mux/video_data[5]_INST_0/O
                         net (fo=1, estimated)        1.025     7.368    hdmi_data_o_OBUF[5]
    W9                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.576     9.945 r  hdmi_data_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.945    hdmi_data_o[5]
    W9                                                                r  hdmi_data_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.403    36.634    
                         clock uncertainty           -0.080    36.554    
                         output delay                -1.000    35.554    
  -------------------------------------------------------------------
                         required time                         38.819    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                 28.874    

Slack (MET) :             29.025ns  (required time - arrival time)
  Source:                 hdmi_controller/video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_data_o[10]
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 2.723ns (64.723%)  route 1.484ns (35.277%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 40.302 - 37.037 ) 
    Source Clock Delay      (SCD):    5.587ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 1.568ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.245     3.107    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.135 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      2.453     5.587    hdmi_controller/video_mux/clk_27m
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.668 r  hdmi_controller/video_mux/s_vid_src_sel_reg/Q
                         net (fo=27, estimated)       0.811     6.479    hdmi_controller/video_mux/s_vid_src_sel
    SLICE_X41Y28         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.567 r  hdmi_controller/video_mux/video_data[10]_INST_0/O
                         net (fo=1, estimated)        0.673     7.240    hdmi_data_o_OBUF[10]
    AC14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.554     9.794 r  hdmi_data_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.794    hdmi_data_o[10]
    AC14                                                              r  hdmi_data_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.403    36.634    
                         clock uncertainty           -0.080    36.554    
                         output delay                -1.000    35.554    
  -------------------------------------------------------------------
                         required time                         38.819    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                 29.025    

Slack (MET) :             29.044ns  (required time - arrival time)
  Source:                 hdmi_controller/video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_vs_o
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 2.711ns (64.750%)  route 1.476ns (35.250%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 40.302 - 37.037 ) 
    Source Clock Delay      (SCD):    5.587ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 1.568ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.245     3.107    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.135 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      2.453     5.587    hdmi_controller/video_mux/clk_27m
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.668 r  hdmi_controller/video_mux/s_vid_src_sel_reg/Q
                         net (fo=27, estimated)       0.675     6.343    hdmi_controller/video_mux/s_vid_src_sel
    SLICE_X30Y63         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     6.433 r  hdmi_controller/video_mux/video_vs_INST_0/O
                         net (fo=1, estimated)        0.801     7.234    hdmi_vs_o_OBUF
    Y15                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.540     9.775 r  hdmi_vs_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.775    hdmi_vs_o
    Y15                                                               r  hdmi_vs_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.403    36.634    
                         clock uncertainty           -0.080    36.554    
                         output delay                -1.000    35.554    
  -------------------------------------------------------------------
                         required time                         38.819    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                 29.044    

Slack (MET) :             29.141ns  (required time - arrival time)
  Source:                 hdmi_controller/video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_de_o
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 2.770ns (67.728%)  route 1.320ns (32.272%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 40.302 - 37.037 ) 
    Source Clock Delay      (SCD):    5.587ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 1.568ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.245     3.107    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.135 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      2.453     5.587    hdmi_controller/video_mux/clk_27m
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.668 r  hdmi_controller/video_mux/s_vid_src_sel_reg/Q
                         net (fo=27, estimated)       0.826     6.494    hdmi_controller/video_mux/s_vid_src_sel
    SLICE_X42Y31         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     6.642 r  hdmi_controller/video_mux/video_de_INST_0_comp/O
                         net (fo=1, estimated)        0.494     7.136    hdmi_de_o_OBUF
    AA15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.541     9.678 r  hdmi_de_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.678    hdmi_de_o
    AA15                                                              r  hdmi_de_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.403    36.634    
                         clock uncertainty           -0.080    36.554    
                         output delay                -1.000    35.554    
  -------------------------------------------------------------------
                         required time                         38.819    
                         arrival time                          -9.678    
  -------------------------------------------------------------------
                         slack                                 29.141    

Slack (MET) :             29.189ns  (required time - arrival time)
  Source:                 hdmi_controller/video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_data_o[8]
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 2.696ns (66.680%)  route 1.347ns (33.320%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 40.302 - 37.037 ) 
    Source Clock Delay      (SCD):    5.587ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 1.568ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.245     3.107    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.135 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      2.453     5.587    hdmi_controller/video_mux/clk_27m
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.668 r  hdmi_controller/video_mux/s_vid_src_sel_reg/Q
                         net (fo=27, estimated)       0.440     6.108    hdmi_controller/video_mux/s_vid_src_sel
    SLICE_X42Y75         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.159 r  hdmi_controller/video_mux/video_data[8]_INST_0/O
                         net (fo=1, estimated)        0.907     7.066    hdmi_data_o_OBUF[8]
    AD14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.564     9.630 r  hdmi_data_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.630    hdmi_data_o[8]
    AD14                                                              r  hdmi_data_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.403    36.634    
                         clock uncertainty           -0.080    36.554    
                         output delay                -1.000    35.554    
  -------------------------------------------------------------------
                         required time                         38.819    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                 29.189    

Slack (MET) :             29.202ns  (required time - arrival time)
  Source:                 hdmi_controller/video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_data_o[9]
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 2.697ns (66.919%)  route 1.333ns (33.081%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 40.302 - 37.037 ) 
    Source Clock Delay      (SCD):    5.587ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 1.568ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.245     3.107    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.135 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      2.453     5.587    hdmi_controller/video_mux/clk_27m
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.668 r  hdmi_controller/video_mux/s_vid_src_sel_reg/Q
                         net (fo=27, estimated)       0.816     6.484    hdmi_controller/video_mux/s_vid_src_sel
    SLICE_X41Y28         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     6.535 r  hdmi_controller/video_mux/video_data[9]_INST_0/O
                         net (fo=1, estimated)        0.517     7.052    hdmi_data_o_OBUF[9]
    AD13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.565     9.617 r  hdmi_data_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.617    hdmi_data_o[9]
    AD13                                                              r  hdmi_data_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.403    36.634    
                         clock uncertainty           -0.080    36.554    
                         output delay                -1.000    35.554    
  -------------------------------------------------------------------
                         required time                         38.819    
                         arrival time                          -9.617    
  -------------------------------------------------------------------
                         slack                                 29.202    

Slack (MET) :             29.211ns  (required time - arrival time)
  Source:                 hdmi_controller/video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_data_o[7]
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 2.749ns (68.386%)  route 1.271ns (31.614%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 40.302 - 37.037 ) 
    Source Clock Delay      (SCD):    5.587ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 1.568ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.245     3.107    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.135 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      2.453     5.587    hdmi_controller/video_mux/clk_27m
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.668 r  hdmi_controller/video_mux/s_vid_src_sel_reg/Q
                         net (fo=27, estimated)       0.506     6.174    hdmi_controller/video_mux/s_vid_src_sel
    SLICE_X42Y78         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     6.262 r  hdmi_controller/video_mux/video_data[7]_INST_0/O
                         net (fo=1, estimated)        0.765     7.027    hdmi_data_o_OBUF[7]
    W8                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.580     9.608 r  hdmi_data_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.608    hdmi_data_o[7]
    W8                                                                r  hdmi_data_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.403    36.634    
                         clock uncertainty           -0.080    36.554    
                         output delay                -1.000    35.554    
  -------------------------------------------------------------------
                         required time                         38.819    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                 29.211    

Slack (MET) :             29.255ns  (required time - arrival time)
  Source:                 hdmi_controller/video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_data_o[16]
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 2.741ns (68.940%)  route 1.235ns (31.060%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 40.302 - 37.037 ) 
    Source Clock Delay      (SCD):    5.587ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 1.568ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.245     3.107    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.135 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      2.453     5.587    hdmi_controller/video_mux/clk_27m
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.668 r  hdmi_controller/video_mux/s_vid_src_sel_reg/Q
                         net (fo=27, estimated)       0.580     6.248    hdmi_controller/video_mux/s_vid_src_sel
    SLICE_X42Y64         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     6.336 r  hdmi_controller/video_mux/video_data[16]_INST_0/O
                         net (fo=1, estimated)        0.655     6.991    hdmi_data_o_OBUF[16]
    AC12                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.572     9.564 r  hdmi_data_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     9.564    hdmi_data_o[16]
    AC12                                                              r  hdmi_data_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.403    36.634    
                         clock uncertainty           -0.080    36.554    
                         output delay                -1.000    35.554    
  -------------------------------------------------------------------
                         required time                         38.819    
                         arrival time                          -9.564    
  -------------------------------------------------------------------
                         slack                                 29.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.222ns
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    -0.061ns
  Clock Net Delay (Source):      1.312ns (routing 0.853ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.481ns (routing 0.952ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070     1.572    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.802 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.146     1.948    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.965 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      1.312     3.277    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y3          FDSE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDSE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     3.316 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]/Q
                         net (fo=2, estimated)        0.055     3.371    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/p_0_in__1[2]
    SLICE_X42Y3          FDSE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
                         net (fo=605, estimated)      1.196     1.851    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.166     1.722    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.741 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      1.481     3.222    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y3          FDSE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[2]/C
                         clock pessimism              0.061     3.283    
    SLICE_X42Y3          FDSE (Hold_FFF_SLICEM_C_D)
                                                      0.046     3.329    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.329    
                         arrival time                           3.371    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.222ns
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    -0.061ns
  Clock Net Delay (Source):      1.312ns (routing 0.853ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.481ns (routing 0.952ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070     1.572    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.802 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.146     1.948    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.965 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      1.312     3.277    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y1          FDSE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDSE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     3.316 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[1]/Q
                         net (fo=2, estimated)        0.055     3.371    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg_n_0_[1]
    SLICE_X42Y1          FDSE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
                         net (fo=605, estimated)      1.196     1.851    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.166     1.722    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.741 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      1.481     3.222    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y1          FDSE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]/C
                         clock pessimism              0.061     3.283    
    SLICE_X42Y1          FDSE (Hold_FFF_SLICEM_C_D)
                                                      0.046     3.329    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.329    
                         arrival time                           3.371    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.216ns
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    -0.063ns
  Clock Net Delay (Source):      1.308ns (routing 0.853ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.475ns (routing 0.952ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070     1.572    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.802 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.146     1.948    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.965 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      1.308     3.273    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X41Y9          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.312 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[2]/Q
                         net (fo=1, estimated)        0.026     3.338    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/sr[2]
    SLICE_X41Y9          LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     3.352 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/i2c_master_byte_LUT4_2/O
                         net (fo=1, routed)           0.017     3.369    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/sr[3]_i_1_n_0
    SLICE_X41Y9          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
                         net (fo=605, estimated)      1.196     1.851    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.166     1.722    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.741 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      1.475     3.216    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X41Y9          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[3]/C
                         clock pessimism              0.063     3.279    
    SLICE_X41Y9          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.325    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.325    
                         arrival time                           3.369    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.059ns (59.000%)  route 0.041ns (41.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.220ns
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    -0.062ns
  Clock Net Delay (Source):      1.311ns (routing 0.853ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.479ns (routing 0.952ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070     1.572    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.802 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.146     1.948    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.965 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      1.311     3.276    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X41Y8          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.315 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[1]/Q
                         net (fo=6, estimated)        0.035     3.350    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg_n_0_[1]
    SLICE_X41Y8          LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     3.370 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/dcnt[2]_i_2/O
                         net (fo=1, routed)           0.006     3.376    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/dcnt[2]_i_2_n_0
    SLICE_X41Y8          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
                         net (fo=605, estimated)      1.196     1.851    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.166     1.722    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.741 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      1.479     3.220    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X41Y8          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[2]/C
                         clock pessimism              0.062     3.282    
    SLICE_X41Y8          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.329    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.329    
                         arrival time                           3.376    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.058ns (33.721%)  route 0.114ns (66.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.561ns
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    -0.142ns
  Clock Net Delay (Source):      2.137ns (routing 1.426ns, distribution 0.711ns)
  Clock Net Delay (Destination): 2.427ns (routing 1.568ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     0.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760     2.635    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.265 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.216     3.481    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.505 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      2.137     5.642    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y2          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     5.700 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/Q
                         net (fo=1, estimated)        0.114     5.814    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/p_0_in[1]
    SLICE_X42Y3          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.245     3.107    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.135 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      2.427     5.561    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y3          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/C
                         clock pessimism              0.142     5.704    
    SLICE_X42Y3          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     5.766    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.766    
                         arrival time                           5.814    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hdmi_controller/i2c_config/lut_index_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/lut_index_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.054ns (51.429%)  route 0.051ns (48.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.221ns
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    -0.062ns
  Clock Net Delay (Source):      1.312ns (routing 0.853ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.480ns (routing 0.952ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070     1.572    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.802 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.146     1.948    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.965 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      1.312     3.277    hdmi_controller/i2c_config/clk_27m
    SLICE_X39Y9          FDCE                                         r  hdmi_controller/i2c_config/lut_index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.316 r  hdmi_controller/i2c_config/lut_index_reg[4]/Q
                         net (fo=6, estimated)        0.034     3.350    hdmi_controller/i2c_config/lut_index[4]
    SLICE_X39Y9          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     3.365 r  hdmi_controller/i2c_config/lut_index[4]_i_1/O
                         net (fo=1, routed)           0.017     3.382    hdmi_controller/i2c_config/lut_index0_in[4]
    SLICE_X39Y9          FDCE                                         r  hdmi_controller/i2c_config/lut_index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
                         net (fo=605, estimated)      1.196     1.851    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.166     1.722    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.741 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      1.480     3.221    hdmi_controller/i2c_config/clk_27m
    SLICE_X39Y9          FDCE                                         r  hdmi_controller/i2c_config/lut_index_reg[4]/C
                         clock pessimism              0.062     3.283    
    SLICE_X39Y9          FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     3.329    hdmi_controller/i2c_config/lut_index_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.329    
                         arrival time                           3.382    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/dout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.052ns (49.057%)  route 0.054ns (50.943%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.222ns
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    -0.062ns
  Clock Net Delay (Source):      1.313ns (routing 0.853ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.481ns (routing 0.952ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070     1.572    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.802 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.146     1.948    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.965 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      1.313     3.278    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y5          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     3.316 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/dout_reg/Q
                         net (fo=3, estimated)        0.030     3.346    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/core_rxd
    SLICE_X42Y5          LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.014     3.360 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/dout_i_1/O
                         net (fo=1, routed)           0.024     3.384    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/dout_i_1_n_0
    SLICE_X42Y5          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
                         net (fo=605, estimated)      1.196     1.851    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.166     1.722    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.741 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      1.481     3.222    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y5          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/dout_reg/C
                         clock pessimism              0.062     3.284    
    SLICE_X42Y5          FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     3.330    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/dout_reg
  -------------------------------------------------------------------
                         required time                         -3.330    
                         arrival time                           3.384    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.214ns
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    -0.063ns
  Clock Net Delay (Source):      1.306ns (routing 0.853ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.473ns (routing 0.952ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070     1.572    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.802 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.146     1.948    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.965 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      1.306     3.271    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y15         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.310 r  hdmi_controller/reset_power_on_i2c/cnt_reg[12]/Q
                         net (fo=2, estimated)        0.046     3.356    hdmi_controller/reset_power_on_i2c/cnt[12]
    SLICE_X40Y15         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     3.373 r  hdmi_controller/reset_power_on_i2c/cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.007     3.380    hdmi_controller/reset_power_on_i2c/p_1_in[12]
    SLICE_X40Y15         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
                         net (fo=605, estimated)      1.196     1.851    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.166     1.722    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.741 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      1.473     3.214    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y15         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[12]/C
                         clock pessimism              0.063     3.277    
    SLICE_X40Y15         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.323    hdmi_controller/reset_power_on_i2c/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.323    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.214ns
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Net Delay (Source):      1.307ns (routing 0.853ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.473ns (routing 0.952ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070     1.572    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.802 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.146     1.948    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.965 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      1.307     3.272    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y14         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.311 r  hdmi_controller/reset_power_on_i2c/cnt_reg[4]/Q
                         net (fo=1, estimated)        0.046     3.357    hdmi_controller/reset_power_on_i2c/cnt[4]
    SLICE_X40Y14         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     3.374 r  hdmi_controller/reset_power_on_i2c/cnt0_carry/O[3]
                         net (fo=1, routed)           0.007     3.381    hdmi_controller/reset_power_on_i2c/p_1_in[4]
    SLICE_X40Y14         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
                         net (fo=605, estimated)      1.196     1.851    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.166     1.722    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.741 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      1.473     3.214    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y14         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[4]/C
                         clock pessimism              0.064     3.278    
    SLICE_X40Y14         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.324    hdmi_controller/reset_power_on_i2c/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.324    
                         arrival time                           3.381    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/al_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.077ns (70.000%)  route 0.033ns (30.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.220ns
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    -0.063ns
  Clock Net Delay (Source):      1.312ns (routing 0.853ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.479ns (routing 0.952ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070     1.572    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.802 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.146     1.948    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.965 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      1.312     3.277    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y5          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.316 f  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg/Q
                         net (fo=2, estimated)        0.027     3.343    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg_n_0
    SLICE_X41Y5          LUT5 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.038     3.381 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/al_i_1/O
                         net (fo=1, routed)           0.006     3.387    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/al_i_1_n_0
    SLICE_X41Y5          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/al_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
                         net (fo=605, estimated)      1.196     1.851    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.166     1.722    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.741 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      1.479     3.220    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y5          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/al_reg/C
                         clock pessimism              0.063     3.283    
    SLICE_X41Y5          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     3.330    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/al_reg
  -------------------------------------------------------------------
                         required time                         -3.330    
                         arrival time                           3.387    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_27m_clk_wiz_0
Waveform(ns):       { 0.000 18.519 }
Period(ns):         37.037
Sources:            { sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         37.037      35.747     BUFGCE_X0Y95  sys_clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         37.037      35.966     MMCM_X0Y3     sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X39Y8   hdmi_controller/i2c_config/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X39Y8   hdmi_controller/i2c_config/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         37.037      36.487     SLICE_X40Y8   hdmi_controller/i2c_config/i2c_write_req_reg/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X39Y8   hdmi_controller/i2c_config/lut_index_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X40Y9   hdmi_controller/i2c_config/lut_index_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X40Y9   hdmi_controller/i2c_config/lut_index_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X40Y9   hdmi_controller/i2c_config/lut_index_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X39Y9   hdmi_controller/i2c_config/lut_index_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X40Y8   hdmi_controller/i2c_config/i2c_write_req_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X40Y8   hdmi_controller/i2c_config/i2c_write_req_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/lut_index_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/lut_index_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X40Y9   hdmi_controller/i2c_config/lut_index_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X40Y9   hdmi_controller/i2c_config/lut_index_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X40Y8   hdmi_controller/i2c_config/i2c_write_req_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X40Y8   hdmi_controller/i2c_config/i2c_write_req_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/lut_index_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/lut_index_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X40Y9   hdmi_controller/i2c_config/lut_index_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X40Y9   hdmi_controller/i2c_config/lut_index_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_297m_clk_wiz_0
  To Clock:  clk_297m_clk_wiz_0

Setup :           28  Failing Endpoints,  Worst Slack       -4.430ns,  Total Violation     -116.697ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.006ns,  Total Violation       -0.006ns
PW    :            0  Failing Endpoints,  Worst Slack        1.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.430ns  (required time - arrival time)
  Source:                 pixel_processor/video_timing_ctrl/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_de_o
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 2.840ns (65.319%)  route 1.508ns (34.681%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 6.632 - 3.367 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.114ns (routing 1.257ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      2.114     5.250    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X16Y71         FDCE                                         r  pixel_processor/video_timing_ctrl/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y71         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     5.328 r  pixel_processor/video_timing_ctrl/h_pos_reg[3]/Q
                         net (fo=6, estimated)        0.241     5.569    pixel_processor/video_timing_ctrl/h_pos_reg_n_0_[3]
    SLICE_X14Y70         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     5.692 f  pixel_processor/video_timing_ctrl/video_timing_ct_LUT6_1/O
                         net (fo=1, estimated)        0.773     6.465    hdmi_controller/video_mux/video_timing_ct_net_5_alias
    SLICE_X42Y31         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     6.563 r  hdmi_controller/video_mux/video_de_INST_0_comp/O
                         net (fo=1, estimated)        0.494     7.057    hdmi_de_o_OBUF
    AA15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.541     9.599 r  hdmi_de_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.599    hdmi_de_o
    AA15                                                              r  hdmi_de_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.403     2.964    
                         clock uncertainty           -0.060     2.904    
                         output delay                -1.000     1.904    
  -------------------------------------------------------------------
                         required time                          5.168    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                 -4.430    

Slack (VIOLATED) :        -4.424ns  (required time - arrival time)
  Source:                 hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_data_o[5]
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 2.693ns (61.954%)  route 1.654ns (38.046%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 6.632 - 3.367 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.108ns (routing 1.257ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      2.108     5.244    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y73         FDCE                                         r  hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.325 r  hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/Q
                         net (fo=8, estimated)        0.629     5.954    hdmi_controller/video_mux/rgb_b_reg[0]
    SLICE_X26Y94         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     5.990 r  hdmi_controller/video_mux/video_data[5]_INST_0/O
                         net (fo=1, estimated)        1.025     7.015    hdmi_data_o_OBUF[5]
    W9                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.576     9.592 r  hdmi_data_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.592    hdmi_data_o[5]
    W9                                                                r  hdmi_data_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.403     2.964    
                         clock uncertainty           -0.060     2.904    
                         output delay                -1.000     1.904    
  -------------------------------------------------------------------
                         required time                          5.168    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                 -4.424    

Slack (VIOLATED) :        -4.421ns  (required time - arrival time)
  Source:                 pixel_processor/video_timing_ctrl/v_pos_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_vs_o
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 2.829ns (65.111%)  route 1.516ns (34.889%))
  Logic Levels:           5  (LUT3=2 LUT5=2 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 6.632 - 3.367 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.108ns (routing 1.257ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      2.108     5.244    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X17Y71         FDCE                                         r  pixel_processor/video_timing_ctrl/v_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y71         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     5.323 f  pixel_processor/video_timing_ctrl/v_pos_reg[10]/Q
                         net (fo=4, estimated)        0.098     5.421    pixel_processor/video_timing_ctrl/v_pos[10]
    SLICE_X17Y72         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     5.510 r  pixel_processor/video_timing_ctrl/video_timing_ct_LUT3/O
                         net (fo=2, estimated)        0.087     5.597    pixel_processor/video_timing_ctrl/video_timing_ct_net
    SLICE_X18Y72         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     5.647 r  pixel_processor/video_timing_ctrl/video_timing_ct_LUT5_1/O
                         net (fo=1, estimated)        0.085     5.732    pixel_processor/video_timing_ctrl/video_timing_ct_net_7
    SLICE_X17Y72         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     5.767 r  pixel_processor/video_timing_ctrl/video_timing_ct_LUT5_2/O
                         net (fo=1, estimated)        0.445     6.212    hdmi_controller/video_mux/cam_video_vsync_in
    SLICE_X30Y63         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     6.248 r  hdmi_controller/video_mux/video_vs_INST_0/O
                         net (fo=1, estimated)        0.801     7.049    hdmi_vs_o_OBUF
    Y15                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.540     9.590 r  hdmi_vs_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.590    hdmi_vs_o
    Y15                                                               r  hdmi_vs_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.403     2.964    
                         clock uncertainty           -0.060     2.904    
                         output delay                -1.000     1.904    
  -------------------------------------------------------------------
                         required time                          5.168    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                 -4.421    

Slack (VIOLATED) :        -4.413ns  (required time - arrival time)
  Source:                 hdmi_controller/color_bar_gen/rgb_g_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_data_o[10]
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 2.683ns (61.861%)  route 1.654ns (38.140%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 6.632 - 3.367 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.108ns (routing 1.257ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      2.108     5.244    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y73         FDCE                                         r  hdmi_controller/color_bar_gen/rgb_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.323 r  hdmi_controller/color_bar_gen/rgb_g_reg_reg[7]/Q
                         net (fo=8, estimated)        0.981     6.304    hdmi_controller/video_mux/rgb_g_reg[0]
    SLICE_X41Y28         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     6.354 r  hdmi_controller/video_mux/video_data[10]_INST_0/O
                         net (fo=1, estimated)        0.673     7.027    hdmi_data_o_OBUF[10]
    AC14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.554     9.581 r  hdmi_data_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.581    hdmi_data_o[10]
    AC14                                                              r  hdmi_data_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.403     2.964    
                         clock uncertainty           -0.060     2.904    
                         output delay                -1.000     1.904    
  -------------------------------------------------------------------
                         required time                          5.168    
                         arrival time                          -9.581    
  -------------------------------------------------------------------
                         slack                                 -4.413    

Slack (VIOLATED) :        -4.391ns  (required time - arrival time)
  Source:                 hdmi_controller/color_bar_gen/rgb_g_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_data_o[8]
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 2.680ns (62.106%)  route 1.635ns (37.895%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 6.632 - 3.367 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.108ns (routing 1.257ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      2.108     5.244    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y73         FDCE                                         r  hdmi_controller/color_bar_gen/rgb_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.323 r  hdmi_controller/color_bar_gen/rgb_g_reg_reg[7]/Q
                         net (fo=8, estimated)        0.728     6.051    hdmi_controller/video_mux/rgb_g_reg[0]
    SLICE_X42Y75         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     6.089 r  hdmi_controller/video_mux/video_data[8]_INST_0/O
                         net (fo=1, estimated)        0.907     6.996    hdmi_data_o_OBUF[8]
    AD14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.564     9.559 r  hdmi_data_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.559    hdmi_data_o[8]
    AD14                                                              r  hdmi_data_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.403     2.964    
                         clock uncertainty           -0.060     2.904    
                         output delay                -1.000     1.904    
  -------------------------------------------------------------------
                         required time                          5.168    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                 -4.391    

Slack (VIOLATED) :        -4.387ns  (required time - arrival time)
  Source:                 pixel_processor/video_timing_ctrl/h_pos_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_hs_o
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 2.777ns (64.540%)  route 1.526ns (35.460%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 6.632 - 3.367 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.115ns (routing 1.257ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      2.115     5.251    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X12Y72         FDCE                                         r  pixel_processor/video_timing_ctrl/h_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     5.328 f  pixel_processor/video_timing_ctrl/h_pos_reg[10]/Q
                         net (fo=4, estimated)        0.101     5.429    pixel_processor/video_timing_ctrl/h_pos_reg_n_0_[10]
    SLICE_X13Y72         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     5.479 r  pixel_processor/video_timing_ctrl/video_timing_ct_LUT2/O
                         net (fo=2, estimated)        0.096     5.575    pixel_processor/video_timing_ctrl/video_timing_ct_net_3
    SLICE_X13Y70         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     5.610 r  pixel_processor/video_timing_ctrl/video_timing_ct_LUT6_3/O
                         net (fo=1, estimated)        0.833     6.443    pixel_processor/video_timing_ctrl/video_timing_ct_net_6
    SLICE_X41Y33         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     6.479 r  pixel_processor/video_timing_ctrl/video_timing_ct_LUT5/O
                         net (fo=1, estimated)        0.089     6.568    hdmi_controller/video_mux/cam_video_hsync_in
    SLICE_X42Y33         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     6.605 r  hdmi_controller/video_mux/video_hs_INST_0/O
                         net (fo=1, estimated)        0.407     7.012    hdmi_hs_o_OBUF
    AB15                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.542     9.555 r  hdmi_hs_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.555    hdmi_hs_o
    AB15                                                              r  hdmi_hs_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.403     2.964    
                         clock uncertainty           -0.060     2.904    
                         output delay                -1.000     1.904    
  -------------------------------------------------------------------
                         required time                          5.168    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                 -4.387    

Slack (VIOLATED) :        -4.348ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/output_o_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_data_o[11]
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 2.725ns (63.893%)  route 1.540ns (36.107%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 6.632 - 3.367 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.115ns (routing 1.257ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      2.115     5.251    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X8Y79          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.330 r  pixel_processor/output_reformatter/output_o_reg[11]/Q
                         net (fo=1, estimated)        0.711     6.041    hdmi_controller/video_mux/cam_video_data_in[11]
    SLICE_X42Y74         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     6.132 r  hdmi_controller/video_mux/video_data[11]_INST_0/O
                         net (fo=1, estimated)        0.829     6.961    hdmi_data_o_OBUF[11]
    AC13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.555     9.517 r  hdmi_data_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.517    hdmi_data_o[11]
    AC13                                                              r  hdmi_data_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.403     2.964    
                         clock uncertainty           -0.060     2.904    
                         output delay                -1.000     1.904    
  -------------------------------------------------------------------
                         required time                          5.168    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                 -4.348    

Slack (VIOLATED) :        -4.306ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/output_o_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_data_o[7]
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 2.757ns (65.134%)  route 1.476ns (34.866%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 6.632 - 3.367 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.104ns (routing 1.257ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      2.104     5.240    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X9Y89          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     5.318 r  pixel_processor/output_reformatter/output_o_reg[7]/Q
                         net (fo=1, estimated)        0.711     6.029    hdmi_controller/video_mux/cam_video_data_in[7]
    SLICE_X42Y78         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     6.128 r  hdmi_controller/video_mux/video_data[7]_INST_0/O
                         net (fo=1, estimated)        0.765     6.893    hdmi_data_o_OBUF[7]
    W8                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.580     9.474 r  hdmi_data_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.474    hdmi_data_o[7]
    W8                                                                r  hdmi_data_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.403     2.964    
                         clock uncertainty           -0.060     2.904    
                         output delay                -1.000     1.904    
  -------------------------------------------------------------------
                         required time                          5.168    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                 -4.306    

Slack (VIOLATED) :        -4.284ns  (required time - arrival time)
  Source:                 hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_data_o[6]
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 2.726ns (64.781%)  route 1.482ns (35.219%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 6.632 - 3.367 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.108ns (routing 1.257ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      2.108     5.244    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y73         FDCE                                         r  hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.325 r  hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/Q
                         net (fo=8, estimated)        0.945     6.270    hdmi_controller/video_mux/rgb_b_reg[0]
    SLICE_X42Y102        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     6.336 r  hdmi_controller/video_mux/video_data[6]_INST_0/O
                         net (fo=1, estimated)        0.537     6.873    hdmi_data_o_OBUF[6]
    Y8                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.579     9.452 r  hdmi_data_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.452    hdmi_data_o[6]
    Y8                                                                r  hdmi_data_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.403     2.964    
                         clock uncertainty           -0.060     2.904    
                         output delay                -1.000     1.904    
  -------------------------------------------------------------------
                         required time                          5.168    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                 -4.284    

Slack (VIOLATED) :        -4.238ns  (required time - arrival time)
  Source:                 hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_data_o[4]
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 2.714ns (65.211%)  route 1.448ns (34.789%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 6.632 - 3.367 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.108ns (routing 1.257ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      2.108     5.244    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y73         FDCE                                         r  hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.325 r  hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/Q
                         net (fo=8, estimated)        0.945     6.270    hdmi_controller/video_mux/rgb_b_reg[0]
    SLICE_X42Y102        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     6.321 r  hdmi_controller/video_mux/video_data[4]_INST_0/O
                         net (fo=1, estimated)        0.503     6.824    hdmi_data_o_OBUF[4]
    AA8                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.582     9.407 r  hdmi_data_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.407    hdmi_data_o[4]
    AA8                                                               r  hdmi_data_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.403     2.964    
                         clock uncertainty           -0.060     2.904    
                         output delay                -1.000     1.904    
  -------------------------------------------------------------------
                         required time                          5.168    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                 -4.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.006ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/video_timing_ctrl/ext_sync_last_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.334ns (7.885%)  route 3.897ns (92.115%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.115ns (routing 1.257ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        1.706     2.971    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.035     3.006 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        1.740     4.746    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.780 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      0.451     5.231    pixel_processor/video_timing_ctrl/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X12Y70         FDRE                                         r  pixel_processor/video_timing_ctrl/ext_sync_last_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      2.115     5.251    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X12Y70         FDRE                                         r  pixel_processor/video_timing_ctrl/ext_sync_last_reg/C
                         clock pessimism              0.000     5.251    
    SLICE_X12Y70         FDRE (Hold_EFF_SLICEM_C_CE)
                                                     -0.015     5.236    pixel_processor/video_timing_ctrl/ext_sync_last_reg
  -------------------------------------------------------------------
                         required time                         -5.236    
                         arrival time                           5.231    
  -------------------------------------------------------------------
                         slack                                 -0.006    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/vs_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/vs_reg_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.059ns (36.875%)  route 0.101ns (63.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.241ns
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    -0.147ns
  Clock Net Delay (Source):      1.841ns (routing 1.141ns, distribution 0.700ns)
  Clock Net Delay (Destination): 2.105ns (routing 1.257ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     0.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760     2.635    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.265 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217     3.482    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.506 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.841     5.347    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X14Y72         FDCE                                         r  hdmi_controller/color_bar_gen/vs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     5.406 r  hdmi_controller/color_bar_gen/vs_reg_reg/Q
                         net (fo=2, estimated)        0.101     5.507    hdmi_controller/color_bar_gen/vs_reg
    SLICE_X14Y72         FDCE                                         r  hdmi_controller/color_bar_gen/vs_reg_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      2.105     5.241    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X14Y72         FDCE                                         r  hdmi_controller/color_bar_gen/vs_reg_d0_reg/C
                         clock pessimism              0.147     5.389    
    SLICE_X14Y72         FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     5.451    hdmi_controller/color_bar_gen/vs_reg_d0_reg
  -------------------------------------------------------------------
                         required time                         -5.451    
                         arrival time                           5.507    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/h_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/active_x_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.106ns (51.961%)  route 0.098ns (48.039%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.245ns
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    -0.191ns
  Clock Net Delay (Source):      1.845ns (routing 1.141ns, distribution 0.704ns)
  Clock Net Delay (Destination): 2.109ns (routing 1.257ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     0.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760     2.635    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.265 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217     3.482    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.506 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.845     5.351    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X13Y71         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     5.409 f  hdmi_controller/color_bar_gen/h_cnt_reg[11]/Q
                         net (fo=5, estimated)        0.078     5.487    hdmi_controller/color_bar_gen/h_cnt_reg_n_0_[11]
    SLICE_X11Y71         LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     5.509 r  hdmi_controller/color_bar_gen/i__carry__0_i_5/O
                         net (fo=1, routed)           0.010     5.519    hdmi_controller/color_bar_gen/i__carry__0_i_5_n_0
    SLICE_X11Y71         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.026     5.545 r  hdmi_controller/color_bar_gen/active_x0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.010     5.555    hdmi_controller/color_bar_gen/active_x0[11]
    SLICE_X11Y71         FDCE                                         r  hdmi_controller/color_bar_gen/active_x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      2.109     5.245    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y71         FDCE                                         r  hdmi_controller/color_bar_gen/active_x_reg[11]/C
                         clock pessimism              0.191     5.437    
    SLICE_X11Y71         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.060     5.497    hdmi_controller/color_bar_gen/active_x_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           5.555    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/active_x_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.108ns (52.427%)  route 0.098ns (47.573%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.245ns
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    -0.191ns
  Clock Net Delay (Source):      1.845ns (routing 1.141ns, distribution 0.704ns)
  Clock Net Delay (Destination): 2.109ns (routing 1.257ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     0.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760     2.635    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.265 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217     3.482    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.506 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.845     5.351    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X13Y71         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     5.410 f  hdmi_controller/color_bar_gen/h_cnt_reg[10]/Q
                         net (fo=6, estimated)        0.079     5.489    hdmi_controller/color_bar_gen/h_cnt_reg_n_0_[10]
    SLICE_X11Y71         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     5.512 r  hdmi_controller/color_bar_gen/i__carry__0_i_6/O
                         net (fo=1, routed)           0.009     5.521    hdmi_controller/color_bar_gen/i__carry__0_i_6_n_0
    SLICE_X11Y71         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.026     5.547 r  hdmi_controller/color_bar_gen/active_x0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.010     5.557    hdmi_controller/color_bar_gen/active_x0[10]
    SLICE_X11Y71         FDCE                                         r  hdmi_controller/color_bar_gen/active_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      2.109     5.245    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y71         FDCE                                         r  hdmi_controller/color_bar_gen/active_x_reg[10]/C
                         clock pessimism              0.191     5.437    
    SLICE_X11Y71         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.060     5.497    hdmi_controller/color_bar_gen/active_x_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           5.557    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/h_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/active_x_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.111ns (53.110%)  route 0.098ns (46.890%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.245ns
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    -0.191ns
  Clock Net Delay (Source):      1.845ns (routing 1.141ns, distribution 0.704ns)
  Clock Net Delay (Destination): 2.109ns (routing 1.257ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     0.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760     2.635    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.265 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217     3.482    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.506 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.845     5.351    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X13Y71         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     5.409 r  hdmi_controller/color_bar_gen/h_cnt_reg[11]/Q
                         net (fo=5, estimated)        0.088     5.497    hdmi_controller/color_bar_gen/h_cnt_reg_n_0_[11]
    SLICE_X11Y71         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[3])
                                                      0.053     5.550 r  hdmi_controller/color_bar_gen/active_x0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.010     5.560    hdmi_controller/color_bar_gen/active_x0[12]
    SLICE_X11Y71         FDCE                                         r  hdmi_controller/color_bar_gen/active_x_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      2.109     5.245    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y71         FDCE                                         r  hdmi_controller/color_bar_gen/active_x_reg[12]/C
                         clock pessimism              0.191     5.437    
    SLICE_X11Y71         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     5.497    hdmi_controller/color_bar_gen/active_x_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           5.560    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/h_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/h_active_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.062ns (52.101%)  route 0.057ns (47.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    3.115ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Net Delay (Source):      1.150ns (routing 0.691ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.774ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070     1.572    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.802 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.146     1.948    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.965 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.150     3.115    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X12Y69         FDCE                                         r  hdmi_controller/color_bar_gen/h_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y69         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     3.154 r  hdmi_controller/color_bar_gen/h_active_reg/Q
                         net (fo=4, estimated)        0.036     3.190    hdmi_controller/color_bar_gen/h_active_reg_n_0
    SLICE_X12Y69         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.023     3.213 r  hdmi_controller/color_bar_gen/h_active_i_1/O
                         net (fo=1, routed)           0.021     3.234    hdmi_controller/color_bar_gen/h_active_i_1_n_0
    SLICE_X12Y69         FDCE                                         r  hdmi_controller/color_bar_gen/h_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
                         net (fo=605, estimated)      1.196     1.851    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.166     1.722    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.741 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.304     3.045    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X12Y69         FDCE                                         r  hdmi_controller/color_bar_gen/h_active_reg/C
                         clock pessimism              0.076     3.121    
    SLICE_X12Y69         FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     3.167    hdmi_controller/color_bar_gen/h_active_reg
  -------------------------------------------------------------------
                         required time                         -3.167    
                         arrival time                           3.234    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 pixel_processor/video_timing_ctrl/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/video_timing_ctrl/v_pos_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.062ns (50.820%)  route 0.060ns (49.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    3.115ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Net Delay (Source):      1.150ns (routing 0.691ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.774ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070     1.572    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.802 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.146     1.948    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.965 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.150     3.115    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X16Y72         FDCE                                         r  pixel_processor/video_timing_ctrl/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     3.154 r  pixel_processor/video_timing_ctrl/v_pos_reg[4]/Q
                         net (fo=5, estimated)        0.039     3.193    pixel_processor/video_timing_ctrl/v_pos[4]
    SLICE_X16Y72         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.023     3.216 r  pixel_processor/video_timing_ctrl/video_timing_ct_LUT6_15/O
                         net (fo=1, routed)           0.021     3.237    pixel_processor/video_timing_ctrl/v_pos[4]_i_1_n_0
    SLICE_X16Y72         FDCE                                         r  pixel_processor/video_timing_ctrl/v_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
                         net (fo=605, estimated)      1.196     1.851    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.166     1.722    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.741 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.304     3.045    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X16Y72         FDCE                                         r  pixel_processor/video_timing_ctrl/v_pos_reg[4]/C
                         clock pessimism              0.076     3.121    
    SLICE_X16Y72         FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     3.167    pixel_processor/video_timing_ctrl/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.167    
                         arrival time                           3.237    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/output_reformatter/pixel_select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.060ns (48.000%)  route 0.065ns (52.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Net Delay (Source):      1.156ns (routing 0.691ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.774ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070     1.572    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.802 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.146     1.948    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.965 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.156     3.121    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X4Y79          FDRE                                         r  pixel_processor/output_reformatter/pixel_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     3.160 r  pixel_processor/output_reformatter/pixel_select_reg[0]/Q
                         net (fo=29, estimated)       0.059     3.219    pixel_processor/output_reformatter/pixel_select[0]
    SLICE_X4Y79          LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.021     3.240 r  pixel_processor/output_reformatter/pixel_select[1]_i_1/O
                         net (fo=1, routed)           0.006     3.246    pixel_processor/output_reformatter/pixel_select[1]_i_1_n_0
    SLICE_X4Y79          FDRE                                         r  pixel_processor/output_reformatter/pixel_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
                         net (fo=605, estimated)      1.196     1.851    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.166     1.722    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.741 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.310     3.051    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X4Y79          FDRE                                         r  pixel_processor/output_reformatter/pixel_select_reg[1]/C
                         clock pessimism              0.076     3.127    
    SLICE_X4Y79          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     3.174    pixel_processor/output_reformatter/pixel_select_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.174    
                         arrival time                           3.246    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/active_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/rgb_r_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.093ns (48.691%)  route 0.098ns (51.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.244ns
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Net Delay (Source):      1.848ns (routing 1.141ns, distribution 0.707ns)
  Clock Net Delay (Destination): 2.108ns (routing 1.257ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     0.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760     2.635    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.265 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217     3.482    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.506 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.848     5.354    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y71         FDCE                                         r  hdmi_controller/color_bar_gen/active_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     5.412 r  hdmi_controller/color_bar_gen/active_x_reg[9]/Q
                         net (fo=6, estimated)        0.076     5.488    hdmi_controller/color_bar_gen/active_x[9]
    SLICE_X11Y72         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.035     5.523 r  hdmi_controller/color_bar_gen/rgb_r_reg[7]_i_1/O
                         net (fo=1, routed)           0.022     5.545    hdmi_controller/color_bar_gen/rgb_r_reg[7]_i_1_n_0
    SLICE_X11Y72         FDCE                                         r  hdmi_controller/color_bar_gen/rgb_r_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      2.108     5.244    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y72         FDCE                                         r  hdmi_controller/color_bar_gen/rgb_r_reg_reg[7]/C
                         clock pessimism              0.166     5.410    
    SLICE_X11Y72         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     5.470    hdmi_controller/color_bar_gen/rgb_r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.470    
                         arrival time                           5.545    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/hs_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/hs_reg_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.058ns (31.868%)  route 0.124ns (68.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.252ns
    Source Clock Delay      (SCD):    5.359ns
    Clock Pessimism Removal (CPR):    -0.146ns
  Clock Net Delay (Source):      1.853ns (routing 1.141ns, distribution 0.712ns)
  Clock Net Delay (Destination): 2.116ns (routing 1.257ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     0.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760     2.635    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.265 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217     3.482    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.506 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.853     5.359    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X12Y68         FDCE                                         r  hdmi_controller/color_bar_gen/hs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     5.417 r  hdmi_controller/color_bar_gen/hs_reg_reg/Q
                         net (fo=2, estimated)        0.124     5.541    hdmi_controller/color_bar_gen/hs_reg
    SLICE_X12Y68         FDCE                                         r  hdmi_controller/color_bar_gen/hs_reg_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      2.116     5.252    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X12Y68         FDCE                                         r  hdmi_controller/color_bar_gen/hs_reg_d0_reg/C
                         clock pessimism              0.146     5.399    
    SLICE_X12Y68         FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.060     5.459    hdmi_controller/color_bar_gen/hs_reg_d0_reg
  -------------------------------------------------------------------
                         required time                         -5.459    
                         arrival time                           5.541    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_297m_clk_wiz_0
Waveform(ns):       { 0.000 1.684 }
Period(ns):         3.367
Sources:            { sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         3.367       2.077      BUFGCE_X0Y87     sys_clk_gen/inst/clkout2_buf/I
Min Period        n/a     BUFGCE_DIV/I        n/a            1.071         3.367       2.296      BUFGCE_DIV_X0Y1  pixel_processor/BUFGCE_DIV_PIXEL_CLK/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         3.367       2.296      MMCM_X0Y3        sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X11Y72     hdmi_controller/color_bar_gen/active_x_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[12]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y72     hdmi_controller/color_bar_gen/active_x_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y72     hdmi_controller/color_bar_gen/active_x_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y72     hdmi_controller/color_bar_gen/active_x_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y72     hdmi_controller/color_bar_gen/active_x_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  mutli_pixel_clk_x
  To Clock:  mutli_pixel_clk_x

Setup :            0  Failing Endpoints,  Worst Slack       11.231ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.002ns,  Total Violation       -0.002ns
PW    :            0  Failing Endpoints,  Worst Slack        6.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.231ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/pixel_reg_x_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 1.134ns (59.093%)  route 0.785ns (40.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.556ns = ( 20.024 - 13.468 ) 
    Source Clock Delay      (SCD):    6.701ns
    Clock Pessimism Removal (CPR):    -0.137ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.710ns (routing 0.609ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.373ns (routing 0.555ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.710     6.701    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.977     7.678 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[0]
                         net (fo=1, estimated)        0.770     8.448    pixel_processor/output_reformatter/ram_odd_o[31]
    SLICE_X7Y88          LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     8.605 r  pixel_processor/output_reformatter/pixel_reg_x[31]_i_1/O
                         net (fo=1, routed)           0.015     8.620    pixel_processor/output_reformatter/pixel_reg_1x[31]
    SLICE_X7Y88          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    13.468    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    13.996 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    14.036    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.036 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283    14.319    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.343 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760    16.103    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    16.733 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217    16.950    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.974 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.545    18.519    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    18.651 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.373    20.024    pixel_processor/output_reformatter/CLK
    SLICE_X7Y88          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[31]/C
                         clock pessimism             -0.137    19.887    
                         clock uncertainty           -0.060    19.826    
    SLICE_X7Y88          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    19.851    pixel_processor/output_reformatter/pixel_reg_x_reg[31]
  -------------------------------------------------------------------
                         required time                         19.851    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                 11.231    

Slack (MET) :             11.261ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/pixel_reg_x_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 1.123ns (59.293%)  route 0.771ns (40.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.567ns = ( 20.035 - 13.468 ) 
    Source Clock Delay      (SCD):    6.707ns
    Clock Pessimism Removal (CPR):    -0.137ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.716ns (routing 0.609ns, distribution 1.107ns)
  Clock Net Delay (Destination): 1.384ns (routing 0.555ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.716     6.707    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.966     7.673 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[1]
                         net (fo=1, estimated)        0.756     8.429    pixel_processor/output_reformatter/ram_odd_o[68]
    SLICE_X14Y89         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     8.586 r  pixel_processor/output_reformatter/pixel_reg_x[68]_i_1/O
                         net (fo=1, routed)           0.015     8.601    pixel_processor/output_reformatter/pixel_reg_1x[68]
    SLICE_X14Y89         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    13.468    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    13.996 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    14.036    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.036 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283    14.319    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.343 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760    16.103    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    16.733 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217    16.950    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.974 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.545    18.519    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    18.651 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.384    20.035    pixel_processor/output_reformatter/CLK
    SLICE_X14Y89         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[68]/C
                         clock pessimism             -0.137    19.898    
                         clock uncertainty           -0.060    19.837    
    SLICE_X14Y89         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    19.862    pixel_processor/output_reformatter/pixel_reg_x_reg[68]
  -------------------------------------------------------------------
                         required time                         19.862    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                 11.261    

Slack (MET) :             11.271ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/pixel_reg_x_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 1.068ns (56.839%)  route 0.811ns (43.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.556ns = ( 20.024 - 13.468 ) 
    Source Clock Delay      (SCD):    6.701ns
    Clock Pessimism Removal (CPR):    -0.137ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.710ns (routing 0.609ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.373ns (routing 0.555ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.710     6.701    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.902     7.603 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[4]
                         net (fo=1, estimated)        0.777     8.380    pixel_processor/output_reformatter/ram_odd_o[35]
    SLICE_X5Y91          LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.166     8.546 r  pixel_processor/output_reformatter/pixel_reg_x[35]_i_1/O
                         net (fo=1, routed)           0.034     8.580    pixel_processor/output_reformatter/pixel_reg_1x[35]
    SLICE_X5Y91          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    13.468    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    13.996 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    14.036    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.036 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283    14.319    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.343 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760    16.103    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    16.733 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217    16.950    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.974 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.545    18.519    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    18.651 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.373    20.024    pixel_processor/output_reformatter/CLK
    SLICE_X5Y91          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[35]/C
                         clock pessimism             -0.137    19.887    
                         clock uncertainty           -0.060    19.826    
    SLICE_X5Y91          FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    19.851    pixel_processor/output_reformatter/pixel_reg_x_reg[35]
  -------------------------------------------------------------------
                         required time                         19.851    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                 11.271    

Slack (MET) :             11.277ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/pixel_reg_x_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 1.042ns (55.633%)  route 0.831ns (44.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.556ns = ( 20.024 - 13.468 ) 
    Source Clock Delay      (SCD):    6.701ns
    Clock Pessimism Removal (CPR):    -0.137ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.710ns (routing 0.609ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.373ns (routing 0.555ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.710     6.701    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.944     7.645 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[3]
                         net (fo=1, estimated)        0.764     8.409    pixel_processor/output_reformatter/ram_odd_o[34]
    SLICE_X5Y91          LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     8.507 r  pixel_processor/output_reformatter/pixel_reg_x[34]_i_1/O
                         net (fo=1, routed)           0.067     8.574    pixel_processor/output_reformatter/pixel_reg_1x[34]
    SLICE_X5Y91          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    13.468    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    13.996 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    14.036    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.036 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283    14.319    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.343 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760    16.103    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    16.733 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217    16.950    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.974 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.545    18.519    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    18.651 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.373    20.024    pixel_processor/output_reformatter/CLK
    SLICE_X5Y91          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[34]/C
                         clock pessimism             -0.137    19.887    
                         clock uncertainty           -0.060    19.826    
    SLICE_X5Y91          FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    19.851    pixel_processor/output_reformatter/pixel_reg_x_reg[34]
  -------------------------------------------------------------------
                         required time                         19.851    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                 11.277    

Slack (MET) :             11.278ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/pixel_reg_x_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 1.076ns (57.326%)  route 0.801ns (42.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.567ns = ( 20.035 - 13.468 ) 
    Source Clock Delay      (SCD):    6.707ns
    Clock Pessimism Removal (CPR):    -0.137ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.716ns (routing 0.609ns, distribution 1.107ns)
  Clock Net Delay (Destination): 1.384ns (routing 0.555ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.716     6.707    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.977     7.684 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[0]
                         net (fo=1, estimated)        0.752     8.436    pixel_processor/output_reformatter/ram_odd_o[67]
    SLICE_X14Y89         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     8.535 r  pixel_processor/output_reformatter/pixel_reg_x[67]_i_1/O
                         net (fo=1, routed)           0.049     8.584    pixel_processor/output_reformatter/pixel_reg_1x[67]
    SLICE_X14Y89         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    13.468    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    13.996 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    14.036    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.036 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283    14.319    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.343 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760    16.103    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    16.733 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217    16.950    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.974 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.545    18.519    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    18.651 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.384    20.035    pixel_processor/output_reformatter/CLK
    SLICE_X14Y89         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[67]/C
                         clock pessimism             -0.137    19.898    
                         clock uncertainty           -0.060    19.837    
    SLICE_X14Y89         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    19.862    pixel_processor/output_reformatter/pixel_reg_x_reg[67]
  -------------------------------------------------------------------
                         required time                         19.862    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                 11.278    

Slack (MET) :             11.278ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/pixel_reg_x_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 1.066ns (56.313%)  route 0.827ns (43.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.583ns = ( 20.051 - 13.468 ) 
    Source Clock Delay      (SCD):    6.707ns
    Clock Pessimism Removal (CPR):    -0.137ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.716ns (routing 0.609ns, distribution 1.107ns)
  Clock Net Delay (Destination): 1.400ns (routing 0.555ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.716     6.707    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[6])
                                                      0.901     7.608 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[6]
                         net (fo=1, estimated)        0.809     8.417    pixel_processor/output_reformatter/ram_odd_o[73]
    SLICE_X17Y80         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     8.582 r  pixel_processor/output_reformatter/pixel_reg_x[73]_i_1/O
                         net (fo=1, routed)           0.018     8.600    pixel_processor/output_reformatter/pixel_reg_1x[73]
    SLICE_X17Y80         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    13.468    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    13.996 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    14.036    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.036 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283    14.319    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.343 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760    16.103    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    16.733 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217    16.950    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.974 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.545    18.519    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    18.651 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.400    20.051    pixel_processor/output_reformatter/CLK
    SLICE_X17Y80         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[73]/C
                         clock pessimism             -0.137    19.914    
                         clock uncertainty           -0.060    19.853    
    SLICE_X17Y80         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    19.878    pixel_processor/output_reformatter/pixel_reg_x_reg[73]
  -------------------------------------------------------------------
                         required time                         19.878    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                 11.278    

Slack (MET) :             11.292ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/pixel_reg_x_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 1.086ns (58.356%)  route 0.775ns (41.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.559ns = ( 20.027 - 13.468 ) 
    Source Clock Delay      (SCD):    6.701ns
    Clock Pessimism Removal (CPR):    -0.137ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.710ns (routing 0.609ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.555ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.710     6.701    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.927     7.628 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[2]
                         net (fo=1, estimated)        0.748     8.376    pixel_processor/output_reformatter/ram_odd_o[33]
    SLICE_X5Y89          LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.159     8.535 r  pixel_processor/output_reformatter/pixel_reg_x[33]_i_1/O
                         net (fo=1, routed)           0.027     8.562    pixel_processor/output_reformatter/pixel_reg_1x[33]
    SLICE_X5Y89          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    13.468    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    13.996 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    14.036    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.036 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283    14.319    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.343 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760    16.103    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    16.733 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217    16.950    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.974 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.545    18.519    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    18.651 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.376    20.027    pixel_processor/output_reformatter/CLK
    SLICE_X5Y89          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[33]/C
                         clock pessimism             -0.137    19.890    
                         clock uncertainty           -0.060    19.829    
    SLICE_X5Y89          FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    19.854    pixel_processor/output_reformatter/pixel_reg_x_reg[33]
  -------------------------------------------------------------------
                         required time                         19.854    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                 11.292    

Slack (MET) :             11.297ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/pixel_reg_x_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 1.134ns (60.416%)  route 0.743ns (39.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.596ns = ( 20.064 - 13.468 ) 
    Source Clock Delay      (SCD):    6.717ns
    Clock Pessimism Removal (CPR):    -0.137ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.726ns (routing 0.609ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.413ns (routing 0.555ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.726     6.717    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.977     7.694 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[0]
                         net (fo=1, estimated)        0.728     8.422    pixel_processor/output_reformatter/ram_odd_o[13]
    SLICE_X26Y73         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     8.579 r  pixel_processor/output_reformatter/pixel_reg_x[13]_i_1/O
                         net (fo=1, routed)           0.015     8.594    pixel_processor/output_reformatter/pixel_reg_1x[13]
    SLICE_X26Y73         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    13.468    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    13.996 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    14.036    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.036 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283    14.319    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.343 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760    16.103    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    16.733 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217    16.950    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.974 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.545    18.519    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    18.651 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.413    20.064    pixel_processor/output_reformatter/CLK
    SLICE_X26Y73         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[13]/C
                         clock pessimism             -0.137    19.927    
                         clock uncertainty           -0.060    19.866    
    SLICE_X26Y73         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    19.891    pixel_processor/output_reformatter/pixel_reg_x_reg[13]
  -------------------------------------------------------------------
                         required time                         19.891    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                 11.297    

Slack (MET) :             11.297ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/pixel_reg_x_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 1.026ns (54.896%)  route 0.843ns (45.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns = ( 20.046 - 13.468 ) 
    Source Clock Delay      (SCD):    6.707ns
    Clock Pessimism Removal (CPR):    -0.137ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.716ns (routing 0.609ns, distribution 1.107ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.555ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.716     6.707    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.927     7.634 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[2]
                         net (fo=1, estimated)        0.792     8.426    pixel_processor/output_reformatter/ram_odd_o[69]
    SLICE_X14Y83         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     8.525 r  pixel_processor/output_reformatter/pixel_reg_x[69]_i_1/O
                         net (fo=1, routed)           0.051     8.576    pixel_processor/output_reformatter/pixel_reg_1x[69]
    SLICE_X14Y83         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    13.468    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    13.996 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    14.036    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.036 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283    14.319    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.343 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760    16.103    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    16.733 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217    16.950    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.974 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.545    18.519    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    18.651 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.395    20.046    pixel_processor/output_reformatter/CLK
    SLICE_X14Y83         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[69]/C
                         clock pessimism             -0.137    19.909    
                         clock uncertainty           -0.060    19.848    
    SLICE_X14Y83         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    19.873    pixel_processor/output_reformatter/pixel_reg_x_reg[69]
  -------------------------------------------------------------------
                         required time                         19.873    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                 11.297    

Slack (MET) :             11.306ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/pixel_reg_x_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.847ns  (logic 1.064ns (57.607%)  route 0.783ns (42.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.559ns = ( 20.027 - 13.468 ) 
    Source Clock Delay      (SCD):    6.701ns
    Clock Pessimism Removal (CPR):    -0.137ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.710ns (routing 0.609ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.555ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.710     6.701    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.966     7.667 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[1]
                         net (fo=1, estimated)        0.717     8.384    pixel_processor/output_reformatter/ram_odd_o[32]
    SLICE_X5Y89          LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     8.482 r  pixel_processor/output_reformatter/pixel_reg_x[32]_i_1/O
                         net (fo=1, routed)           0.066     8.548    pixel_processor/output_reformatter/pixel_reg_1x[32]
    SLICE_X5Y89          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    13.468    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    13.996 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    14.036    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.036 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283    14.319    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.343 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760    16.103    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    16.733 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217    16.950    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.974 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.545    18.519    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    18.651 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.376    20.027    pixel_processor/output_reformatter/CLK
    SLICE_X5Y89          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[32]/C
                         clock pessimism             -0.137    19.890    
                         clock uncertainty           -0.060    19.829    
    SLICE_X5Y89          FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    19.854    pixel_processor/output_reformatter/pixel_reg_x_reg[32]
  -------------------------------------------------------------------
                         required time                         19.854    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                 11.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.002ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_meta2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.061ns (39.355%)  route 0.094ns (60.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.587ns
    Source Clock Delay      (SCD):    6.555ns
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Net Delay (Source):      1.372ns (routing 0.555ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.609ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     0.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760     2.635    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.265 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217     3.482    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.506 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.545     5.051    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.183 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.372     6.555    pixel_processor/output_reformatter/CLK
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     6.616 r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[9]/Q
                         net (fo=1, estimated)        0.094     6.710    pixel_processor/output_reformatter/input_pixel_count_meta2[9]
    SLICE_X4Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.596     6.587    pixel_processor/output_reformatter/CLK
    SLICE_X4Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[9]/C
                         clock pessimism              0.064     6.652    
    SLICE_X4Y101         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     6.712    pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.712    
                         arrival time                           6.710    
  -------------------------------------------------------------------
                         slack                                 -0.002    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_meta2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.059ns (44.697%)  route 0.073ns (55.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.578ns
    Source Clock Delay      (SCD):    6.555ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Net Delay (Source):      1.372ns (routing 0.555ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.609ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     0.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760     2.635    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.265 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217     3.482    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.506 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.545     5.051    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.183 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.372     6.555    pixel_processor/output_reformatter/CLK
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     6.614 r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[1]/Q
                         net (fo=1, estimated)        0.073     6.687    pixel_processor/output_reformatter/input_pixel_count_meta2[1]
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.587     6.578    pixel_processor/output_reformatter/CLK
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[1]/C
                         clock pessimism              0.039     6.617    
    SLICE_X3Y101         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     6.679    pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.679    
                         arrival time                           6.687    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_meta2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.058ns (43.284%)  route 0.076ns (56.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.578ns
    Source Clock Delay      (SCD):    6.555ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Net Delay (Source):      1.372ns (routing 0.555ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.609ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     0.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760     2.635    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.265 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217     3.482    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.506 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.545     5.051    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.183 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.372     6.555    pixel_processor/output_reformatter/CLK
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     6.613 r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[10]/Q
                         net (fo=1, estimated)        0.076     6.689    pixel_processor/output_reformatter/input_pixel_count_meta2[10]
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.587     6.578    pixel_processor/output_reformatter/CLK
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[10]/C
                         clock pessimism              0.039     6.617    
    SLICE_X3Y101         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     6.679    pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.679    
                         arrival time                           6.689    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.850ns
    Source Clock Delay      (SCD):    3.848ns
    Clock Pessimism Removal (CPR):    -0.004ns
  Clock Net Delay (Source):      0.857ns (routing 0.340ns, distribution 0.517ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.376ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070     1.572    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.802 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.146     1.948    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.965 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      0.937     2.902    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     2.991 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      0.857     3.848    pixel_processor/output_reformatter/CLK
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.887 r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]/Q
                         net (fo=1, estimated)        0.033     3.920    pixel_processor/output_reformatter/input_pixel_count_meta1[7]
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
                         net (fo=605, estimated)      1.196     1.851    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.166     1.722    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.741 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.041     2.782    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     2.883 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      0.967     3.850    pixel_processor/output_reformatter/CLK
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[7]/C
                         clock pessimism              0.004     3.854    
    SLICE_X2Y98          FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     3.901    pixel_processor/output_reformatter/input_pixel_count_meta2_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.901    
                         arrival time                           3.920    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.850ns
    Source Clock Delay      (SCD):    3.848ns
    Clock Pessimism Removal (CPR):    -0.004ns
  Clock Net Delay (Source):      0.857ns (routing 0.340ns, distribution 0.517ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.376ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070     1.572    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.802 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.146     1.948    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.965 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      0.937     2.902    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     2.991 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      0.857     3.848    pixel_processor/output_reformatter/CLK
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     3.887 r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]/Q
                         net (fo=1, estimated)        0.035     3.922    pixel_processor/output_reformatter/input_pixel_count_meta1[3]
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
                         net (fo=605, estimated)      1.196     1.851    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.166     1.722    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.741 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.041     2.782    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     2.883 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      0.967     3.850    pixel_processor/output_reformatter/CLK
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[3]/C
                         clock pessimism              0.004     3.854    
    SLICE_X2Y98          FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     3.901    pixel_processor/output_reformatter/input_pixel_count_meta2_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.901    
                         arrival time                           3.922    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_meta2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.856ns
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Net Delay (Source):      0.861ns (routing 0.340ns, distribution 0.521ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.376ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070     1.572    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.802 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.146     1.948    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.965 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      0.937     2.902    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     2.991 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      0.861     3.852    pixel_processor/output_reformatter/CLK
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.891 r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[4]/Q
                         net (fo=1, estimated)        0.037     3.928    pixel_processor/output_reformatter/input_pixel_count_meta2[4]
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
                         net (fo=605, estimated)      1.196     1.851    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.166     1.722    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.741 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.041     2.782    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     2.883 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      0.973     3.856    pixel_processor/output_reformatter/CLK
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[4]/C
                         clock pessimism              0.002     3.858    
    SLICE_X3Y101         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     3.905    pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.905    
                         arrival time                           3.928    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.039ns (49.367%)  route 0.040ns (50.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.852ns
    Source Clock Delay      (SCD):    3.849ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Net Delay (Source):      0.858ns (routing 0.340ns, distribution 0.518ns)
  Clock Net Delay (Destination): 0.969ns (routing 0.376ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070     1.572    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.802 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.146     1.948    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.965 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      0.937     2.902    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     2.991 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      0.858     3.849    pixel_processor/output_reformatter/CLK
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.888 r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/Q
                         net (fo=1, estimated)        0.040     3.928    pixel_processor/output_reformatter/input_pixel_count_meta1[2]
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
                         net (fo=605, estimated)      1.196     1.851    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.166     1.722    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.741 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.041     2.782    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     2.883 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      0.969     3.852    pixel_processor/output_reformatter/CLK
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[2]/C
                         clock pessimism              0.003     3.855    
    SLICE_X3Y100         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.901    pixel_processor/output_reformatter/input_pixel_count_meta2_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.901    
                         arrival time                           3.928    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.039ns (47.561%)  route 0.043ns (52.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.856ns
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Net Delay (Source):      0.861ns (routing 0.340ns, distribution 0.521ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.376ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070     1.572    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.802 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.146     1.948    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.965 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      0.937     2.902    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     2.991 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      0.861     3.852    pixel_processor/output_reformatter/CLK
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     3.891 r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/Q
                         net (fo=1, estimated)        0.043     3.934    pixel_processor/output_reformatter/input_pixel_count_meta1[5]
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
                         net (fo=605, estimated)      1.196     1.851    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.166     1.722    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.741 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.041     2.782    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     2.883 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      0.973     3.856    pixel_processor/output_reformatter/CLK
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[5]/C
                         clock pessimism              0.002     3.858    
    SLICE_X3Y101         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     3.904    pixel_processor/output_reformatter/input_pixel_count_meta2_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.904    
                         arrival time                           3.934    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.039ns (29.104%)  route 0.095ns (70.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.935ns
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Net Delay (Source):      0.862ns (routing 0.340ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.376ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070     1.572    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.802 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.146     1.948    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.965 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      0.937     2.902    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     2.991 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      0.862     3.853    pixel_processor/output_reformatter/CLK
    SLICE_X3Y103         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.892 r  pixel_processor/output_reformatter/read_address_reg[8]/Q
                         net (fo=31, estimated)       0.095     3.987    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
                         net (fo=605, estimated)      1.196     1.851    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.166     1.722    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.741 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.041     2.782    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     2.883 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.052     3.935    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.013     3.948    
    RAMB36_X0Y20         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.006     3.954    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.954    
                         arrival time                           3.987    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_meta2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.059ns (31.551%)  route 0.128ns (68.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.587ns
    Source Clock Delay      (SCD):    6.558ns
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Net Delay (Source):      1.375ns (routing 0.555ns, distribution 0.820ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.609ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     0.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760     2.635    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.265 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217     3.482    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.506 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.545     5.051    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.183 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.375     6.558    pixel_processor/output_reformatter/CLK
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     6.617 r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[5]/Q
                         net (fo=1, estimated)        0.128     6.745    pixel_processor/output_reformatter/input_pixel_count_meta2[5]
    SLICE_X4Y102         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.596     6.587    pixel_processor/output_reformatter/CLK
    SLICE_X4Y102         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[5]/C
                         clock pessimism              0.064     6.652    
    SLICE_X4Y102         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     6.712    pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.712    
                         arrival time                           6.745    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mutli_pixel_clk_x
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { pixel_processor/BUFGCE_DIV_PIXEL_CLK/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         13.468      12.113     RAMB18_X0Y53  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113     RAMB36_X1Y20  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113     RAMB36_X1Y12  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113     RAMB36_X0Y17  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113     RAMB36_X0Y20  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113     RAMB36_X2Y17  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113     RAMB36_X1Y23  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113     RAMB36_X2Y15  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113     RAMB36_X1Y17  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113     RAMB36_X2Y20  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB18_X0Y53  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB18_X0Y53  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X1Y20  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X1Y20  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X1Y12  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X1Y12  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X0Y17  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X0Y17  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X0Y20  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X0Y20  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB18_X0Y53  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB18_X0Y53  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X1Y20  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X1Y20  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X1Y12  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X1Y12  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X0Y17  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X0Y17  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X0Y20  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X0Y20  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.691ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.334ns  (logic 0.078ns (23.353%)  route 0.256ns (76.647%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X66Y108        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, estimated)        0.256     0.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X65Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X65Y108        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             4.703ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.322ns  (logic 0.076ns (23.602%)  route 0.246ns (76.398%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X61Y111        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, estimated)        0.246     0.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X61Y112        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  4.703    

Slack (MET) :             4.721ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.304ns  (logic 0.076ns (25.000%)  route 0.228ns (75.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X61Y112        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, estimated)        0.228     0.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X61Y112        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  4.721    

Slack (MET) :             4.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.294ns  (logic 0.077ns (26.190%)  route 0.217ns (73.810%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X66Y108        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, estimated)        0.217     0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X66Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X66Y108        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  4.731    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.293ns  (logic 0.078ns (26.621%)  route 0.215ns (73.379%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X61Y112        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, estimated)        0.215     0.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X61Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X61Y113        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.284ns  (logic 0.080ns (28.169%)  route 0.204ns (71.831%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X66Y108        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, estimated)        0.204     0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X65Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X65Y108        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.254ns  (logic 0.076ns (29.921%)  route 0.178ns (70.079%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X61Y111        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, estimated)        0.178     0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X61Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X61Y111        FDCE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.246ns  (logic 0.078ns (31.707%)  route 0.168ns (68.293%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X66Y108        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, estimated)        0.168     0.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X66Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X66Y108        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  4.779    





---------------------------------------------------------------------------------------------------
From Clock:  csi
  To Clock:  dphy_byte_clk

Setup :           59  Failing Endpoints,  Worst Slack       -8.091ns,  Total Violation     -460.187ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.663ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.091ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.099ns  (logic 8.473ns (83.899%)  route 1.626ns (16.101%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.113ns = ( 11.113 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.113ns (routing 0.210ns, distribution 0.903ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.188 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.912    18.100    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X3Y78          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    18.135 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=12, estimated)       0.714    18.849    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X1Y10         RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.113    11.113    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.113    
                         clock uncertainty           -0.035    11.078    
    RAMB36_X1Y10         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.758    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.758    
                         arrival time                         -18.849    
  -------------------------------------------------------------------
                         slack                                 -8.091    

Slack (VIOLATED) :        -8.085ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.093ns  (logic 8.489ns (84.108%)  route 1.604ns (15.892%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.113ns = ( 11.113 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.113ns (routing 0.210ns, distribution 0.903ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.188 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.821    18.009    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y91          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051    18.060 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, estimated)       0.783    18.843    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X2Y15         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.113    11.113    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.113    
                         clock uncertainty           -0.035    11.078    
    RAMB36_X2Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.758    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.758    
                         arrival time                         -18.843    
  -------------------------------------------------------------------
                         slack                                 -8.085    

Slack (VIOLATED) :        -8.081ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.078ns  (logic 8.489ns (84.233%)  route 1.589ns (15.767%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 11.102 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.102ns (routing 0.210ns, distribution 0.892ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.188 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.821    18.009    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y91          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051    18.060 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, estimated)       0.768    18.828    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X2Y17         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.102    11.102    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.102    
                         clock uncertainty           -0.035    11.067    
    RAMB36_X2Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.747    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.747    
                         arrival time                         -18.828    
  -------------------------------------------------------------------
                         slack                                 -8.081    

Slack (VIOLATED) :        -8.079ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.040ns  (logic 8.473ns (84.392%)  route 1.567ns (15.608%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.066ns = ( 11.066 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.066ns (routing 0.210ns, distribution 0.856ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.188 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.912    18.100    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X3Y78          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    18.135 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=12, estimated)       0.655    18.790    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X0Y6          RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.066    11.066    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.066    
                         clock uncertainty           -0.035    11.031    
    RAMB36_X0Y6          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.711    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.711    
                         arrival time                         -18.790    
  -------------------------------------------------------------------
                         slack                                 -8.079    

Slack (VIOLATED) :        -8.067ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.034ns  (logic 8.473ns (84.443%)  route 1.561ns (15.557%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.072ns = ( 11.072 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.072ns (routing 0.210ns, distribution 0.862ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.188 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.912    18.100    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X3Y78          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    18.135 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=12, estimated)       0.649    18.784    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X0Y7          RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.072    11.072    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.072    
                         clock uncertainty           -0.035    11.037    
    RAMB36_X0Y7          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.717    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.717    
                         arrival time                         -18.784    
  -------------------------------------------------------------------
                         slack                                 -8.067    

Slack (VIOLATED) :        -8.038ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.040ns  (logic 8.489ns (84.552%)  route 1.551ns (15.448%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.107ns = ( 11.107 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.107ns (routing 0.210ns, distribution 0.897ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.188 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.821    18.009    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y91          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051    18.060 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, estimated)       0.730    18.790    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X2Y20         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.107    11.107    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.107    
                         clock uncertainty           -0.035    11.072    
    RAMB36_X2Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.752    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.752    
                         arrival time                         -18.790    
  -------------------------------------------------------------------
                         slack                                 -8.038    

Slack (VIOLATED) :        -8.027ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.000ns  (logic 8.473ns (84.730%)  route 1.527ns (15.270%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.078ns = ( 11.078 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.078ns (routing 0.210ns, distribution 0.868ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.188 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.911    18.099    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X3Y79          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    18.134 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3_replica/O
                         net (fo=1, estimated)        0.616    18.750    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ram_rstram_a_repN_alias
    RAMB36_X0Y8          RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.078    11.078    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.078    
                         clock uncertainty           -0.035    11.043    
    RAMB36_X0Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.723    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.723    
                         arrival time                         -18.750    
  -------------------------------------------------------------------
                         slack                                 -8.027    

Slack (VIOLATED) :        -8.014ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.004ns  (logic 8.489ns (84.856%)  route 1.515ns (15.144%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.095ns = ( 11.095 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.095ns (routing 0.210ns, distribution 0.885ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.188 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.821    18.009    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y91          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051    18.060 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, estimated)       0.694    18.754    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X2Y18         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.095    11.095    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.095    
                         clock uncertainty           -0.035    11.060    
    RAMB36_X2Y18         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.740    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.740    
                         arrival time                         -18.754    
  -------------------------------------------------------------------
                         slack                                 -8.014    

Slack (VIOLATED) :        -8.012ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.014ns  (logic 8.489ns (84.771%)  route 1.525ns (15.229%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.107ns = ( 11.107 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.107ns (routing 0.210ns, distribution 0.897ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.188 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.821    18.009    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y91          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051    18.060 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, estimated)       0.704    18.764    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X1Y12         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.107    11.107    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.107    
                         clock uncertainty           -0.035    11.072    
    RAMB36_X1Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.752    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.752    
                         arrival time                         -18.764    
  -------------------------------------------------------------------
                         slack                                 -8.012    

Slack (VIOLATED) :        -8.007ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.015ns  (logic 8.489ns (84.763%)  route 1.526ns (15.237%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.113ns = ( 11.113 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.113ns (routing 0.210ns, distribution 0.903ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.188 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.821    18.009    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y91          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051    18.060 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, estimated)       0.705    18.765    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB18_X0Y53         RAMB18E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.113    11.113    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y53         RAMB18E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    11.113    
                         clock uncertainty           -0.035    11.078    
    RAMB18_X0Y53         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.758    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.758    
                         arrival time                         -18.765    
  -------------------------------------------------------------------
                         slack                                 -8.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.663ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        6.504ns  (logic 6.009ns (92.389%)  route 0.495ns (7.611%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.759ns (routing 0.144ns, distribution 0.615ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.473     6.468    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X1Y92          LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     6.482 r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.022     6.504    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ram_rstram_a
    SLICE_X1Y92          FDRE                                         r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     0.759     0.759    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clka
    SLICE_X1Y92          FDRE                                         r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
                         clock pessimism              0.000     0.759    
                         clock uncertainty            0.035     0.794    
    SLICE_X1Y92          FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.841    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           6.504    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.664ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        6.505ns  (logic 6.009ns (92.375%)  route 0.496ns (7.625%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.759ns (routing 0.144ns, distribution 0.615ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.472     6.467    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X1Y92          LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     6.481 r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.024     6.505    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ram_rstram_a
    SLICE_X1Y92          FDRE                                         r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     0.759     0.759    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clka
    SLICE_X1Y92          FDRE                                         r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
                         clock pessimism              0.000     0.759    
                         clock uncertainty            0.035     0.794    
    SLICE_X1Y92          FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.841    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           6.505    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.680ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 6.009ns (92.290%)  route 0.502ns (7.710%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        0.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.750ns (routing 0.144ns, distribution 0.606ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.486     6.481    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X0Y93          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.014     6.495 r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.016     6.511    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ram_rstram_a
    SLICE_X0Y93          FDRE                                         r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     0.750     0.750    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clka
    SLICE_X0Y93          FDRE                                         r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
                         clock pessimism              0.000     0.750    
                         clock uncertainty            0.035     0.785    
    SLICE_X0Y93          FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.831    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           6.511    
  -------------------------------------------------------------------
                         slack                                  5.680    

Slack (MET) :             5.725ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 6.017ns (91.541%)  route 0.556ns (8.459%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.766ns (routing 0.144ns, distribution 0.622ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.532     6.527    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y91          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.022     6.549 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, routed)          0.024     6.573    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ram_rstram_a
    SLICE_X4Y91          FDRE                                         r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     0.766     0.766    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/clka
    SLICE_X4Y91          FDRE                                         r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
                         clock pessimism              0.000     0.766    
                         clock uncertainty            0.035     0.801    
    SLICE_X4Y91          FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     0.848    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           6.573    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.760ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        6.608ns  (logic 6.009ns (90.935%)  route 0.599ns (9.065%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.767ns (routing 0.144ns, distribution 0.623ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.583     6.578    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X3Y78          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.014     6.592 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=12, routed)          0.016     6.608    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ram_rstram_a
    SLICE_X3Y78          FDRE                                         r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     0.767     0.767    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/clka
    SLICE_X3Y78          FDRE                                         r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
                         clock pessimism              0.000     0.767    
                         clock uncertainty            0.035     0.802    
    SLICE_X3Y78          FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.848    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           6.608    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             5.761ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        6.601ns  (logic 6.009ns (91.032%)  route 0.592ns (8.968%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.759ns (routing 0.144ns, distribution 0.615ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.576     6.571    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X0Y111         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.014     6.585 r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.016     6.601    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ram_rstram_a
    SLICE_X0Y111         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     0.759     0.759    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clka
    SLICE_X0Y111         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
                         clock pessimism              0.000     0.759    
                         clock uncertainty            0.035     0.794    
    SLICE_X0Y111         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.840    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           6.601    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.798ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        6.662ns  (logic 6.009ns (90.198%)  route 0.653ns (9.802%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.840ns (routing 0.144ns, distribution 0.696ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.472     6.467    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X1Y92          LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     6.481 r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, estimated)        0.181     6.662    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB18_X0Y37         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     0.840     0.840    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y37         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.035     0.875    
    RAMB18_X0Y37         RAMB18E2 (Hold_RAMB18E2_U_RAMB181_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.011     0.864    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           6.662    
  -------------------------------------------------------------------
                         slack                                  5.798    

Slack (MET) :             5.801ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
                            (rising edge-triggered cell RAMB18E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 6.009ns (90.171%)  route 0.655ns (9.829%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.839ns (routing 0.144ns, distribution 0.695ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.493     6.488    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rstb
    SLICE_X1Y92          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.014     6.502 r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=3, estimated)        0.162     6.664    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB18_X0Y37         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     0.839     0.839    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y37         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.035     0.874    
    RAMB18_X0Y37         RAMB18E2 (Hold_RAMB18E2_U_RAMB181_CLKBWRCLK_RSTRAMB)
                                                     -0.011     0.863    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           6.664    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.807ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 6.009ns (90.130%)  route 0.658ns (9.870%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.836ns (routing 0.144ns, distribution 0.692ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.473     6.468    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X1Y92          LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     6.482 r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, estimated)        0.185     6.667    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB18_X0Y36         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     0.836     0.836    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y36         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.035     0.871    
    RAMB18_X0Y36         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.011     0.860    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           6.667    
  -------------------------------------------------------------------
                         slack                                  5.807    

Slack (MET) :             5.814ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        6.682ns  (logic 6.009ns (89.928%)  route 0.673ns (10.072%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.844ns (routing 0.144ns, distribution 0.700ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.525     6.520    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y92          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.014     6.534 r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=3, estimated)        0.148     6.682    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y19         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     0.844     0.844    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y19         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     0.844    
                         clock uncertainty            0.035     0.879    
    RAMB36_X0Y19         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.011     0.868    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           6.682    
  -------------------------------------------------------------------
                         slack                                  5.814    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack       49.697ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.697ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.328ns  (logic 0.081ns (24.695%)  route 0.247ns (75.305%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y107                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X65Y107        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, estimated)        0.247     0.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X65Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X65Y107        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                 49.697    

Slack (MET) :             49.721ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.304ns  (logic 0.076ns (25.000%)  route 0.228ns (75.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X61Y110        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, estimated)        0.228     0.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X61Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X61Y110        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                 49.721    

Slack (MET) :             49.729ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.296ns  (logic 0.078ns (26.351%)  route 0.218ns (73.649%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X61Y111        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, estimated)        0.218     0.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X61Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X61Y111        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                 49.729    

Slack (MET) :             49.732ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.293ns  (logic 0.080ns (27.304%)  route 0.213ns (72.696%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y107                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X65Y107        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, estimated)        0.213     0.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X65Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X65Y109        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                 49.732    

Slack (MET) :             49.738ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.287ns  (logic 0.079ns (27.526%)  route 0.208ns (72.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y107                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X65Y107        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, estimated)        0.208     0.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X65Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X65Y109        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                 49.738    

Slack (MET) :             49.761ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.264ns  (logic 0.076ns (28.788%)  route 0.188ns (71.212%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X61Y110        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, estimated)        0.188     0.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X61Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X61Y110        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                 49.761    

Slack (MET) :             49.771ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.254ns  (logic 0.077ns (30.315%)  route 0.177ns (69.685%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X61Y111        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, estimated)        0.177     0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X61Y112        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                 49.771    

Slack (MET) :             49.788ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.237ns  (logic 0.079ns (33.333%)  route 0.158ns (66.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y107                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X65Y107        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, estimated)        0.158     0.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X65Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X65Y107        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                 49.788    





---------------------------------------------------------------------------------------------------
From Clock:  dphy_byte_clk
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                            (clock source 'dphy_byte_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@10.000ns - dphy_byte_clk fall@5.000ns)
  Data Path Delay:        4.968ns  (logic 0.274ns (5.515%)  route 4.694ns (94.485%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        2.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.851ns (routing 0.895ns, distribution 0.956ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk fall edge)
                                                      5.000     5.000 f  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     5.000 f  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, estimated)     1.369     6.369    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X12Y104        LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.066     6.435 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt/O
                         net (fo=1, estimated)        1.006     7.441    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1
    SLICE_X12Y210        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.511 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix/O
                         net (fo=1, estimated)        0.494     8.005    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix_1
    SLICE_X8Y239         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     8.074 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        1.312     9.386    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix_1_hold_fix_1
    SLICE_X2Y104         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     9.455 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.513     9.968    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X12Y104        FDRE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    D19                                               0.000    10.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    10.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    10.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283    10.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.875 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.851    12.726    mipi_subsystem/mipi_dphy/rx_clock_det_rst/sys_clk_bufg_i
    SLICE_X12Y104        FDRE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg/C
                         clock pessimism              0.000    12.726    
                         clock uncertainty           -0.035    12.690    
    SLICE_X12Y104        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    12.715    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                          -9.968    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.893ns  (required time - arrival time)
  Source:                 mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.323ns (9.032%)  route 3.253ns (90.968%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 7.724 - 5.000 ) 
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.244ns (routing 0.232ns, distribution 1.012ns)
  Clock Net Delay (Destination): 1.849ns (routing 0.895ns, distribution 0.954ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.244     1.244    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X13Y107        FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.325 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/Q
                         net (fo=4, estimated)        0.651     1.976    mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]
    SLICE_X13Y172        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     2.045 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix/O
                         net (fo=1, estimated)        0.854     2.899    mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix_1
    SLICE_X0Y107         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     2.968 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.226     3.194    mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix_1_hold_fix_1
    SLICE_X0Y113         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     3.263 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.447     3.710    mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X13Y107        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     3.745 r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/mipi_subsystem_reset_o_INST_0/O
                         net (fo=2, estimated)        1.075     4.820    signal_debug/inst/PROBE_IN_INST/D[5]
    SLICE_X61Y106        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     5.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.875 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.849     7.724    signal_debug/inst/PROBE_IN_INST/clk
    SLICE_X61Y106        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[5]/C
                         clock pessimism              0.000     7.724    
                         clock uncertainty           -0.035     7.688    
    SLICE_X61Y106        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     7.713    signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.713    
                         arrival time                          -4.820    
  -------------------------------------------------------------------
                         slack                                  2.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.179ns (7.722%)  route 2.139ns (92.278%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.144ns
    Source Clock Delay      (SCD):    1.059ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.059ns (routing 0.210ns, distribution 0.849ns)
  Clock Net Delay (Destination): 2.110ns (routing 0.983ns, distribution 1.127ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.059     1.059    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X13Y107        FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.120 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/Q
                         net (fo=4, estimated)        0.430     1.550    mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]
    SLICE_X13Y172        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     1.582 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix/O
                         net (fo=1, estimated)        0.558     2.140    mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix_1
    SLICE_X0Y107         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     2.172 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.159     2.331    mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix_1_hold_fix_1
    SLICE_X0Y113         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     2.363 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.308     2.671    mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X13Y107        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.022     2.693 r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/mipi_subsystem_reset_o_INST_0/O
                         net (fo=2, estimated)        0.684     3.377    signal_debug/inst/PROBE_IN_INST/D[5]
    SLICE_X61Y106        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      2.110     3.144    signal_debug/inst/PROBE_IN_INST/clk
    SLICE_X61Y106        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[5]/C
                         clock pessimism              0.000     3.144    
                         clock uncertainty            0.035     3.180    
    SLICE_X61Y106        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     3.240    signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.240    
                         arrival time                           3.377    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                            (clock source 'dphy_byte_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@5.000ns - dphy_byte_clk fall@5.000ns)
  Data Path Delay:        3.411ns  (logic 0.132ns (3.870%)  route 3.279ns (96.130%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        3.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns = ( 8.146 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.112ns (routing 0.983ns, distribution 1.129ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk fall edge)
                                                      5.000     5.000 f  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     5.000 f  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, estimated)     1.086     6.086    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X12Y104        LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.034     6.120 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt/O
                         net (fo=1, estimated)        0.665     6.785    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1
    SLICE_X12Y210        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     6.819 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix/O
                         net (fo=1, estimated)        0.328     7.147    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix_1
    SLICE_X8Y239         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     7.179 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.873     8.052    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix_1_hold_fix_1
    SLICE_X2Y104         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     8.084 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.327     8.411    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X12Y104        FDRE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     5.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     5.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     6.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.035 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      2.112     8.146    mipi_subsystem/mipi_dphy/rx_clock_det_rst/sys_clk_bufg_i
    SLICE_X12Y104        FDRE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg/C
                         clock pessimism              0.000     8.146    
                         clock uncertainty            0.035     8.182    
    SLICE_X12Y104        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     8.244    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg
  -------------------------------------------------------------------
                         required time                         -8.244    
                         arrival time                           8.411    
  -------------------------------------------------------------------
                         slack                                  0.167    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  clk_27m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.022ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -2.385ns,  Total Violation       -2.385ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_controller/video_mux/s_vid_src_sel_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.185ns  (clk_27m_clk_wiz_0 rise@185.185ns - sys_clk_p rise@185.000ns)
  Data Path Delay:        0.531ns  (logic 0.099ns (18.644%)  route 0.432ns (81.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.292ns = ( 188.477 - 185.185 ) 
    Source Clock Delay      (SCD):    1.945ns = ( 186.945 - 185.000 ) 
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.290ns (routing 0.601ns, distribution 0.689ns)
  Clock Net Delay (Destination): 1.327ns (routing 0.853ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                    185.000   185.000 r  
    D19                                               0.000   185.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000   185.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409   185.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050   185.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   185.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177   185.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019   185.655 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.290   186.945    signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X60Y103        FDRE                                         r  signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.053   186.998 f  signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, estimated)        0.412   187.410    hdmi_controller/video_mux/video_src_sel
    SLICE_X41Y102        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.046   187.456 r  hdmi_controller/video_mux/s_vid_src_sel_i_1/O
                         net (fo=1, routed)           0.020   187.476    hdmi_controller/video_mux/s_vid_src_sel_i_1_n_0
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                    185.185   185.185 r  
    D19                                               0.000   185.185 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000   185.185    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304   185.489 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040   185.529    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   185.529 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141   185.670    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017   185.687 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070   186.757    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230   186.987 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.146   187.133    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017   187.150 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      1.327   188.477    hdmi_controller/video_mux/clk_27m
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
                         clock pessimism              0.216   188.693    
                         clock uncertainty           -0.219   188.474    
    SLICE_X41Y102        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.024   188.498    hdmi_controller/video_mux/s_vid_src_sel_reg
  -------------------------------------------------------------------
                         required time                        188.498    
                         arrival time                        -187.476    
  -------------------------------------------------------------------
                         slack                                  1.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.385ns  (arrival time - required time)
  Source:                 signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_controller/video_mux/s_vid_src_sel_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.090ns (17.274%)  route 0.431ns (82.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.587ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.840ns (routing 0.895ns, distribution 0.945ns)
  Clock Net Delay (Destination): 2.453ns (routing 1.568ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     0.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.875 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.840     2.715    signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X60Y103        FDRE                                         r  signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.773 f  signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, estimated)        0.422     3.195    hdmi_controller/video_mux/video_src_sel
    SLICE_X41Y102        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.032     3.227 r  hdmi_controller/video_mux/s_vid_src_sel_i_1/O
                         net (fo=1, routed)           0.009     3.236    hdmi_controller/video_mux/s_vid_src_sel_i_1_n_0
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.245     3.107    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.135 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      2.453     5.587    hdmi_controller/video_mux/clk_27m
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
                         clock pessimism             -0.248     5.340    
                         clock uncertainty            0.219     5.558    
    SLICE_X41Y102        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     5.620    hdmi_controller/video_mux/s_vid_src_sel_reg
  -------------------------------------------------------------------
                         required time                         -5.620    
                         arrival time                           3.236    
  -------------------------------------------------------------------
                         slack                                 -2.385    





---------------------------------------------------------------------------------------------------
From Clock:  dphy_byte_clk
  To Clock:  clk_297m_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -2.926ns,  Total Violation       -2.926ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.926ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/video_timing_ctrl/ext_sync_curr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_297m_clk_wiz_0 rise@670.034ns - dphy_byte_clk rise@670.000ns)
  Data Path Delay:        6.902ns  (logic 0.330ns (4.781%)  route 6.572ns (95.219%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        4.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.351ns = ( 675.384 - 670.034 ) 
    Source Clock Delay      (SCD):    1.234ns = ( 671.234 - 670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.234ns (routing 0.232ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.845ns (routing 1.141ns, distribution 0.704ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                    670.000   670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000   670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.234   671.234    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X11Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081   671.315 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/Q
                         net (fo=12, estimated)       1.707   673.022    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2
    SLICE_X35Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070   673.092 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix/O
                         net (fo=1, estimated)        1.167   674.259    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072   674.331 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        2.767   677.098    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1
    SLICE_X1Y96          LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070   677.168 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.393   677.561    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037   677.598 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, estimated)       0.538   678.136    pixel_processor/video_timing_ctrl/raw_line_valid_i
    SLICE_X12Y79         FDRE                                         r  pixel_processor/video_timing_ctrl/ext_sync_curr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                    670.034   670.034 r  
    D19                                               0.000   670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000   670.034    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528   670.561 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040   670.601    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.601 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283   670.884    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   670.908 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760   672.668    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   673.298 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217   673.515    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   673.539 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.845   675.384    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X12Y79         FDRE                                         r  pixel_processor/video_timing_ctrl/ext_sync_curr_reg/C
                         clock pessimism              0.000   675.384    
                         clock uncertainty           -0.199   675.185    
    SLICE_X12Y79         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025   675.210    pixel_processor/video_timing_ctrl/ext_sync_curr_reg
  -------------------------------------------------------------------
                         required time                        675.210    
                         arrival time                        -678.136    
  -------------------------------------------------------------------
                         slack                                 -2.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mipi_subsystem/gen_packet_decoder.packet_decoder_4l/output_valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/video_timing_ctrl/ext_sync_curr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 0.212ns (4.669%)  route 4.329ns (95.331%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        4.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.244ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.054ns (routing 0.210ns, distribution 0.844ns)
  Clock Net Delay (Destination): 2.108ns (routing 1.257ns, distribution 0.851ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.054     1.054    mipi_subsystem/gen_packet_decoder.packet_decoder_4l/output_valid_o_reg_0
    SLICE_X13Y100        FDRE                                         r  mipi_subsystem/gen_packet_decoder.packet_decoder_4l/output_valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.113 r  mipi_subsystem/gen_packet_decoder.packet_decoder_4l/output_valid_o_reg/Q
                         net (fo=2, estimated)        1.088     2.201    mipi_subsystem/gen_packet_decoder.packet_decoder_4l/decoded_data_valid_x
    SLICE_X38Y239        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     2.233 r  mipi_subsystem/gen_packet_decoder.packet_decoder_4l/decoded_data_valid_x_hold_fix/O
                         net (fo=1, estimated)        0.749     2.982    mipi_subsystem/gen_packet_decoder.packet_decoder_4l/decoded_data_valid_x_hold_fix_1
    SLICE_X94Y239        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     3.014 r  mipi_subsystem/gen_packet_decoder.packet_decoder_4l/decoded_data_valid_x_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        1.863     4.877    mipi_subsystem/gen_packet_decoder.packet_decoder_4l/decoded_data_valid_x_hold_fix_1_hold_fix_1
    SLICE_X0Y96          LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.032     4.909 r  mipi_subsystem/gen_packet_decoder.packet_decoder_4l/decoded_data_valid_x_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.285     5.194    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/decoded_data_valid_x_hold_fix_1_hold_fix_1_hold_fix_1_alias
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.057     5.251 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, estimated)       0.344     5.595    pixel_processor/video_timing_ctrl/raw_line_valid_i
    SLICE_X12Y79         FDRE                                         r  pixel_processor/video_timing_ctrl/ext_sync_curr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      2.108     5.244    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X12Y79         FDRE                                         r  pixel_processor/video_timing_ctrl/ext_sync_curr_reg/C
                         clock pessimism              0.000     5.244    
                         clock uncertainty            0.199     5.444    
    SLICE_X12Y79         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     5.504    pixel_processor/video_timing_ctrl/ext_sync_curr_reg
  -------------------------------------------------------------------
                         required time                         -5.504    
                         arrival time                           5.595    
  -------------------------------------------------------------------
                         slack                                  0.091    





---------------------------------------------------------------------------------------------------
From Clock:  mutli_pixel_clk_x
  To Clock:  clk_297m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.809ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.369ns (22.404%)  route 1.278ns (77.596%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 8.765 - 3.367 ) 
    Source Clock Delay      (SCD):    6.596ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.605ns (routing 0.609ns, distribution 0.996ns)
  Clock Net Delay (Destination): 1.892ns (routing 1.141ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.605     6.596    pixel_processor/output_reformatter/CLK
    SLICE_X9Y81          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     6.675 r  pixel_processor/output_reformatter/pixel_reg_x_reg[108]/Q
                         net (fo=1, estimated)        0.112     6.787    pixel_processor/output_reformatter/pixel_reg_x[108]
    SLICE_X9Y79          LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     6.932 r  pixel_processor/output_reformatter/output_o[15]_i_3/O
                         net (fo=3, estimated)        0.159     7.091    pixel_processor/output_reformatter/output_o[15]_i_3_n_0
    SLICE_X9Y76          LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     7.236 r  pixel_processor/output_reformatter/output_o[15]_i_1/O
                         net (fo=8, estimated)        1.007     8.243    pixel_processor/output_reformatter/output_o[15]_i_1_n_0
    SLICE_X41Y28         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.895 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.935    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.935 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     4.218    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.242 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760     6.002    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.632 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217     6.849    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.873 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.892     8.765    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X41Y28         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[10]/C
                         clock pessimism             -0.267     8.498    
                         clock uncertainty           -0.060     8.437    
    SLICE_X41Y28         FDSE (Setup_DFF_SLICEL_C_S)
                                                     -0.074     8.363    pixel_processor/output_reformatter/output_o_reg[10]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -8.243    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.369ns (22.404%)  route 1.278ns (77.596%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 8.765 - 3.367 ) 
    Source Clock Delay      (SCD):    6.596ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.605ns (routing 0.609ns, distribution 0.996ns)
  Clock Net Delay (Destination): 1.892ns (routing 1.141ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.605     6.596    pixel_processor/output_reformatter/CLK
    SLICE_X9Y81          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     6.675 r  pixel_processor/output_reformatter/pixel_reg_x_reg[108]/Q
                         net (fo=1, estimated)        0.112     6.787    pixel_processor/output_reformatter/pixel_reg_x[108]
    SLICE_X9Y79          LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     6.932 r  pixel_processor/output_reformatter/output_o[15]_i_3/O
                         net (fo=3, estimated)        0.159     7.091    pixel_processor/output_reformatter/output_o[15]_i_3_n_0
    SLICE_X9Y76          LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     7.236 r  pixel_processor/output_reformatter/output_o[15]_i_1/O
                         net (fo=8, estimated)        1.007     8.243    pixel_processor/output_reformatter/output_o[15]_i_1_n_0
    SLICE_X41Y28         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.895 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.935    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.935 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     4.218    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.242 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760     6.002    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.632 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217     6.849    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.873 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.892     8.765    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X41Y28         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[9]/C
                         clock pessimism             -0.267     8.498    
                         clock uncertainty           -0.060     8.437    
    SLICE_X41Y28         FDSE (Setup_DFF2_SLICEL_C_S)
                                                     -0.074     8.363    pixel_processor/output_reformatter/output_o_reg[9]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -8.243    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.424ns (27.497%)  route 1.118ns (72.503%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 8.722 - 3.367 ) 
    Source Clock Delay      (SCD):    6.583ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.609ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.849ns (routing 1.141ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.592     6.583    pixel_processor/output_reformatter/CLK
    SLICE_X8Y81          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     6.662 r  pixel_processor/output_reformatter/pixel_reg_x_reg[103]/Q
                         net (fo=1, estimated)        0.456     7.118    pixel_processor/output_reformatter/pixel_reg_x[103]
    SLICE_X30Y80         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     7.267 f  pixel_processor/output_reformatter/output_o[11]_i_4/O
                         net (fo=4, estimated)        0.515     7.782    pixel_processor/output_reformatter/output_o[11]_i_4_n_0
    SLICE_X8Y79          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     7.928 r  pixel_processor/output_reformatter/output_o[15]_i_9/O
                         net (fo=4, estimated)        0.097     8.025    pixel_processor/output_reformatter/output_o[15]_i_9_n_0
    SLICE_X7Y79          LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     8.075 r  pixel_processor/output_reformatter/output_o[14]_i_1/O
                         net (fo=1, routed)           0.050     8.125    pixel_processor/output_reformatter/output_o[14]_i_1_n_0
    SLICE_X7Y79          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.895 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.935    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.935 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     4.218    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.242 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760     6.002    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.632 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217     6.849    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.873 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.849     8.722    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X7Y79          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[14]/C
                         clock pessimism             -0.267     8.455    
                         clock uncertainty           -0.060     8.394    
    SLICE_X7Y79          FDSE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.419    pixel_processor/output_reformatter/output_o_reg[14]
  -------------------------------------------------------------------
                         required time                          8.419    
                         arrival time                          -8.125    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.424ns (27.550%)  route 1.115ns (72.450%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 8.722 - 3.367 ) 
    Source Clock Delay      (SCD):    6.583ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.609ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.849ns (routing 1.141ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.592     6.583    pixel_processor/output_reformatter/CLK
    SLICE_X8Y81          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     6.662 r  pixel_processor/output_reformatter/pixel_reg_x_reg[103]/Q
                         net (fo=1, estimated)        0.456     7.118    pixel_processor/output_reformatter/pixel_reg_x[103]
    SLICE_X30Y80         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     7.267 f  pixel_processor/output_reformatter/output_o[11]_i_4/O
                         net (fo=4, estimated)        0.515     7.782    pixel_processor/output_reformatter/output_o[11]_i_4_n_0
    SLICE_X8Y79          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     7.928 r  pixel_processor/output_reformatter/output_o[15]_i_9/O
                         net (fo=4, estimated)        0.095     8.023    pixel_processor/output_reformatter/output_o[15]_i_9_n_0
    SLICE_X7Y79          LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     8.073 r  pixel_processor/output_reformatter/output_o[12]_i_1/O
                         net (fo=1, routed)           0.049     8.122    pixel_processor/output_reformatter/output_o[12]_i_1_n_0
    SLICE_X7Y79          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.895 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.935    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.935 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     4.218    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.242 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760     6.002    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.632 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217     6.849    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.873 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.849     8.722    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X7Y79          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[12]/C
                         clock pessimism             -0.267     8.455    
                         clock uncertainty           -0.060     8.394    
    SLICE_X7Y79          FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.419    pixel_processor/output_reformatter/output_o_reg[12]
  -------------------------------------------------------------------
                         required time                          8.419    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.442ns (28.965%)  route 1.084ns (71.035%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 8.722 - 3.367 ) 
    Source Clock Delay      (SCD):    6.583ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.609ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.849ns (routing 1.141ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.592     6.583    pixel_processor/output_reformatter/CLK
    SLICE_X8Y81          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     6.662 r  pixel_processor/output_reformatter/pixel_reg_x_reg[103]/Q
                         net (fo=1, estimated)        0.456     7.118    pixel_processor/output_reformatter/pixel_reg_x[103]
    SLICE_X30Y80         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     7.267 f  pixel_processor/output_reformatter/output_o[11]_i_4/O
                         net (fo=4, estimated)        0.515     7.782    pixel_processor/output_reformatter/output_o[11]_i_4_n_0
    SLICE_X8Y79          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     7.928 r  pixel_processor/output_reformatter/output_o[15]_i_9/O
                         net (fo=4, estimated)        0.097     8.025    pixel_processor/output_reformatter/output_o[15]_i_9_n_0
    SLICE_X7Y79          LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.068     8.093 r  pixel_processor/output_reformatter/output_o[15]_i_2__0/O
                         net (fo=1, routed)           0.016     8.109    pixel_processor/output_reformatter/output_o[15]_i_2__0_n_0
    SLICE_X7Y79          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.895 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.935    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.935 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     4.218    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.242 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760     6.002    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.632 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217     6.849    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.873 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.849     8.722    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X7Y79          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[15]/C
                         clock pessimism             -0.267     8.455    
                         clock uncertainty           -0.060     8.394    
    SLICE_X7Y79          FDSE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     8.419    pixel_processor/output_reformatter/output_o_reg[15]
  -------------------------------------------------------------------
                         required time                          8.419    
                         arrival time                          -8.109    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.440ns (28.928%)  route 1.081ns (71.072%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 8.722 - 3.367 ) 
    Source Clock Delay      (SCD):    6.583ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.609ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.849ns (routing 1.141ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.592     6.583    pixel_processor/output_reformatter/CLK
    SLICE_X8Y81          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     6.662 r  pixel_processor/output_reformatter/pixel_reg_x_reg[103]/Q
                         net (fo=1, estimated)        0.456     7.118    pixel_processor/output_reformatter/pixel_reg_x[103]
    SLICE_X30Y80         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     7.267 f  pixel_processor/output_reformatter/output_o[11]_i_4/O
                         net (fo=4, estimated)        0.515     7.782    pixel_processor/output_reformatter/output_o[11]_i_4_n_0
    SLICE_X8Y79          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     7.928 r  pixel_processor/output_reformatter/output_o[15]_i_9/O
                         net (fo=4, estimated)        0.095     8.023    pixel_processor/output_reformatter/output_o[15]_i_9_n_0
    SLICE_X7Y79          LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     8.089 r  pixel_processor/output_reformatter/output_o[13]_i_1/O
                         net (fo=1, routed)           0.015     8.104    pixel_processor/output_reformatter/output_o[13]_i_1_n_0
    SLICE_X7Y79          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.895 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.935    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.935 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     4.218    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.242 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760     6.002    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.632 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217     6.849    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.873 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.849     8.722    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X7Y79          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[13]/C
                         clock pessimism             -0.267     8.455    
                         clock uncertainty           -0.060     8.394    
    SLICE_X7Y79          FDSE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     8.419    pixel_processor/output_reformatter/output_o_reg[13]
  -------------------------------------------------------------------
                         required time                          8.419    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.317ns (20.360%)  route 1.240ns (79.640%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 8.765 - 3.367 ) 
    Source Clock Delay      (SCD):    6.583ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.609ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.892ns (routing 1.141ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.592     6.583    pixel_processor/output_reformatter/CLK
    SLICE_X8Y81          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     6.662 f  pixel_processor/output_reformatter/pixel_reg_x_reg[103]/Q
                         net (fo=1, estimated)        0.456     7.118    pixel_processor/output_reformatter/pixel_reg_x[103]
    SLICE_X30Y80         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     7.267 r  pixel_processor/output_reformatter/output_o[11]_i_4/O
                         net (fo=4, estimated)        0.735     8.002    pixel_processor/output_reformatter/output_o[11]_i_4_n_0
    SLICE_X41Y28         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     8.091 r  pixel_processor/output_reformatter/output_o[10]_i_1/O
                         net (fo=1, routed)           0.049     8.140    pixel_processor/output_reformatter/output_o[10]_i_1_n_0
    SLICE_X41Y28         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.895 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.935    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.935 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     4.218    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.242 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760     6.002    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.632 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217     6.849    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.873 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.892     8.765    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X41Y28         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[10]/C
                         clock pessimism             -0.267     8.498    
                         clock uncertainty           -0.060     8.437    
    SLICE_X41Y28         FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.462    pixel_processor/output_reformatter/output_o_reg[10]
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.324ns (21.176%)  route 1.206ns (78.824%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 8.765 - 3.367 ) 
    Source Clock Delay      (SCD):    6.583ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.609ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.892ns (routing 1.141ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.592     6.583    pixel_processor/output_reformatter/CLK
    SLICE_X8Y81          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     6.662 f  pixel_processor/output_reformatter/pixel_reg_x_reg[103]/Q
                         net (fo=1, estimated)        0.456     7.118    pixel_processor/output_reformatter/pixel_reg_x[103]
    SLICE_X30Y80         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     7.267 r  pixel_processor/output_reformatter/output_o[11]_i_4/O
                         net (fo=4, estimated)        0.735     8.002    pixel_processor/output_reformatter/output_o[11]_i_4_n_0
    SLICE_X41Y28         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.096     8.098 r  pixel_processor/output_reformatter/output_o[9]_i_1/O
                         net (fo=1, routed)           0.015     8.113    pixel_processor/output_reformatter/output_o[9]_i_1_n_0
    SLICE_X41Y28         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.895 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.935    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.935 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     4.218    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.242 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760     6.002    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.632 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217     6.849    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.873 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.892     8.765    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X41Y28         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[9]/C
                         clock pessimism             -0.267     8.498    
                         clock uncertainty           -0.060     8.437    
    SLICE_X41Y28         FDSE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     8.462    pixel_processor/output_reformatter/output_o_reg[9]
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.369ns (25.968%)  route 1.052ns (74.032%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.453ns = ( 8.820 - 3.367 ) 
    Source Clock Delay      (SCD):    6.596ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.605ns (routing 0.609ns, distribution 0.996ns)
  Clock Net Delay (Destination): 1.947ns (routing 1.141ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.605     6.596    pixel_processor/output_reformatter/CLK
    SLICE_X9Y81          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     6.675 r  pixel_processor/output_reformatter/pixel_reg_x_reg[108]/Q
                         net (fo=1, estimated)        0.112     6.787    pixel_processor/output_reformatter/pixel_reg_x[108]
    SLICE_X9Y79          LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     6.932 r  pixel_processor/output_reformatter/output_o[15]_i_3/O
                         net (fo=3, estimated)        0.159     7.091    pixel_processor/output_reformatter/output_o[15]_i_3_n_0
    SLICE_X9Y76          LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     7.236 r  pixel_processor/output_reformatter/output_o[15]_i_1/O
                         net (fo=8, estimated)        0.781     8.017    pixel_processor/output_reformatter/output_o[15]_i_1_n_0
    SLICE_X41Y78         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.895 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.935    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.935 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     4.218    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.242 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760     6.002    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.632 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217     6.849    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.873 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.947     8.820    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X41Y78         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[8]/C
                         clock pessimism             -0.267     8.553    
                         clock uncertainty           -0.060     8.492    
    SLICE_X41Y78         FDSE (Setup_DFF2_SLICEL_C_S)
                                                     -0.074     8.418    pixel_processor/output_reformatter/output_o_reg[8]
  -------------------------------------------------------------------
                         required time                          8.418    
                         arrival time                          -8.017    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.329ns (25.906%)  route 0.941ns (74.095%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.339ns = ( 8.706 - 3.367 ) 
    Source Clock Delay      (SCD):    6.570ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.579ns (routing 0.609ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.833ns (routing 1.141ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.579     6.570    pixel_processor/output_reformatter/CLK
    SLICE_X6Y89          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     6.649 r  pixel_processor/output_reformatter/pixel_reg_x_reg[94]/Q
                         net (fo=1, estimated)        0.312     6.961    pixel_processor/output_reformatter/pixel_reg_x[94]
    SLICE_X10Y92         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     7.061 r  pixel_processor/output_reformatter/output_o[7]_i_3/O
                         net (fo=5, estimated)        0.194     7.255    pixel_processor/output_reformatter/output_o[7]_i_3_n_0
    SLICE_X12Y91         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     7.405 r  pixel_processor/output_reformatter/output_o[7]_i_1/O
                         net (fo=8, estimated)        0.435     7.840    pixel_processor/output_reformatter/output_o[7]_i_1_n_0
    SLICE_X26Y94         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.895 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.935    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.935 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     4.218    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.242 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760     6.002    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.632 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217     6.849    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.873 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.833     8.706    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X26Y94         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[5]/C
                         clock pessimism             -0.267     8.439    
                         clock uncertainty           -0.060     8.378    
    SLICE_X26Y94         FDSE (Setup_DFF2_SLICEL_C_S)
                                                     -0.074     8.304    pixel_processor/output_reformatter/output_o_reg[5]
  -------------------------------------------------------------------
                         required time                          8.304    
                         arrival time                          -7.840    
  -------------------------------------------------------------------
                         slack                                  0.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.075ns (39.267%)  route 0.116ns (60.733%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Net Delay (Source):      0.870ns (routing 0.340ns, distribution 0.530ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.774ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070     1.572    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.802 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.146     1.948    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.965 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      0.937     2.902    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     2.991 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      0.870     3.861    pixel_processor/output_reformatter/CLK
    SLICE_X9Y81          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.900 r  pixel_processor/output_reformatter/pixel_reg_x_reg[75]/Q
                         net (fo=1, estimated)        0.051     3.951    pixel_processor/output_reformatter/pixel_reg_x[75]
    SLICE_X9Y80          LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.014     3.965 r  pixel_processor/output_reformatter/output_o[15]_i_6__0/O
                         net (fo=3, estimated)        0.050     4.015    pixel_processor/output_reformatter/output_o[15]_i_6__0_n_0
    SLICE_X8Y79          LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.022     4.037 r  pixel_processor/output_reformatter/output_o[11]_i_1/O
                         net (fo=1, routed)           0.015     4.052    pixel_processor/output_reformatter/output_o[11]_i_1_n_0
    SLICE_X8Y79          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
                         net (fo=605, estimated)      1.196     1.851    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.166     1.722    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.741 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.304     3.045    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X8Y79          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[11]/C
                         clock pessimism              0.152     3.197    
    SLICE_X8Y79          FDSE (Hold_EFF_SLICEL_C_D)
                                                      0.046     3.243    pixel_processor/output_reformatter/output_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.243    
                         arrival time                           4.052    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.085ns (42.500%)  route 0.115ns (57.500%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Net Delay (Source):      0.873ns (routing 0.340ns, distribution 0.533ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.774ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070     1.572    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.802 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.146     1.948    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.965 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      0.937     2.902    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     2.991 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      0.873     3.864    pixel_processor/output_reformatter/CLK
    SLICE_X9Y77          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.902 r  pixel_processor/output_reformatter/pixel_reg_x_reg[56]/Q
                         net (fo=1, estimated)        0.050     3.952    pixel_processor/output_reformatter/pixel_reg_x[56]
    SLICE_X9Y77          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.014     3.966 r  pixel_processor/output_reformatter/output_o[23]_i_5/O
                         net (fo=5, estimated)        0.059     4.025    pixel_processor/output_reformatter/output_o[23]_i_5_n_0
    SLICE_X9Y75          LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.033     4.058 r  pixel_processor/output_reformatter/output_o[21]_i_1/O
                         net (fo=1, routed)           0.006     4.064    pixel_processor/output_reformatter/output_o0[5]
    SLICE_X9Y75          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
                         net (fo=605, estimated)      1.196     1.851    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.166     1.722    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.741 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.307     3.048    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X9Y75          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[21]/C
                         clock pessimism              0.152     3.200    
    SLICE_X9Y75          FDSE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     3.247    pixel_processor/output_reformatter/output_o_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.247    
                         arrival time                           4.064    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.092ns (43.810%)  route 0.118ns (56.191%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Net Delay (Source):      0.873ns (routing 0.340ns, distribution 0.533ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.774ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070     1.572    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.802 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.146     1.948    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.965 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      0.937     2.902    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     2.991 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      0.873     3.864    pixel_processor/output_reformatter/CLK
    SLICE_X9Y77          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.902 r  pixel_processor/output_reformatter/pixel_reg_x_reg[56]/Q
                         net (fo=1, estimated)        0.050     3.952    pixel_processor/output_reformatter/pixel_reg_x[56]
    SLICE_X9Y77          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.014     3.966 r  pixel_processor/output_reformatter/output_o[23]_i_5/O
                         net (fo=5, estimated)        0.060     4.026    pixel_processor/output_reformatter/output_o[23]_i_5_n_0
    SLICE_X9Y75          LUT5 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.040     4.066 r  pixel_processor/output_reformatter/output_o[23]_i_2/O
                         net (fo=1, routed)           0.008     4.074    pixel_processor/output_reformatter/output_o0[7]
    SLICE_X9Y75          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
                         net (fo=605, estimated)      1.196     1.851    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.166     1.722    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.741 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.307     3.048    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X9Y75          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[23]/C
                         clock pessimism              0.152     3.200    
    SLICE_X9Y75          FDSE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     3.247    pixel_processor/output_reformatter/output_o_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.247    
                         arrival time                           4.074    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.087ns (40.092%)  route 0.130ns (59.908%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Net Delay (Source):      0.873ns (routing 0.340ns, distribution 0.533ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.774ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070     1.572    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.802 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.146     1.948    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.965 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      0.937     2.902    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     2.991 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      0.873     3.864    pixel_processor/output_reformatter/CLK
    SLICE_X9Y77          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.902 r  pixel_processor/output_reformatter/pixel_reg_x_reg[56]/Q
                         net (fo=1, estimated)        0.050     3.952    pixel_processor/output_reformatter/pixel_reg_x[56]
    SLICE_X9Y77          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.014     3.966 r  pixel_processor/output_reformatter/output_o[23]_i_5/O
                         net (fo=5, estimated)        0.059     4.025    pixel_processor/output_reformatter/output_o[23]_i_5_n_0
    SLICE_X9Y75          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.035     4.060 r  pixel_processor/output_reformatter/output_o[20]_i_1/O
                         net (fo=1, routed)           0.021     4.081    pixel_processor/output_reformatter/output_o0[4]
    SLICE_X9Y75          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
                         net (fo=605, estimated)      1.196     1.851    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.166     1.722    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.741 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.307     3.048    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X9Y75          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[20]/C
                         clock pessimism              0.152     3.200    
    SLICE_X9Y75          FDSE (Hold_HFF_SLICEM_C_D)
                                                      0.046     3.246    pixel_processor/output_reformatter/output_o_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.246    
                         arrival time                           4.081    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.092ns (41.256%)  route 0.131ns (58.744%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Net Delay (Source):      0.873ns (routing 0.340ns, distribution 0.533ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.774ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070     1.572    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.802 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.146     1.948    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.965 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      0.937     2.902    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     2.991 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      0.873     3.864    pixel_processor/output_reformatter/CLK
    SLICE_X9Y77          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.902 r  pixel_processor/output_reformatter/pixel_reg_x_reg[56]/Q
                         net (fo=1, estimated)        0.050     3.952    pixel_processor/output_reformatter/pixel_reg_x[56]
    SLICE_X9Y77          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.014     3.966 r  pixel_processor/output_reformatter/output_o[23]_i_5/O
                         net (fo=5, estimated)        0.060     4.026    pixel_processor/output_reformatter/output_o[23]_i_5_n_0
    SLICE_X9Y75          LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.040     4.066 r  pixel_processor/output_reformatter/output_o[22]_i_1/O
                         net (fo=1, routed)           0.021     4.087    pixel_processor/output_reformatter/output_o0[6]
    SLICE_X9Y75          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
                         net (fo=605, estimated)      1.196     1.851    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.166     1.722    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.741 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.307     3.048    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X9Y75          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[22]/C
                         clock pessimism              0.152     3.200    
    SLICE_X9Y75          FDSE (Hold_GFF_SLICEM_C_D)
                                                      0.046     3.246    pixel_processor/output_reformatter/output_o_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.246    
                         arrival time                           4.087    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.109ns (48.018%)  route 0.118ns (51.982%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.041ns
    Source Clock Delay      (SCD):    3.862ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Net Delay (Source):      0.871ns (routing 0.340ns, distribution 0.531ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.774ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070     1.572    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.802 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.146     1.948    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.965 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      0.937     2.902    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     2.991 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      0.871     3.862    pixel_processor/output_reformatter/CLK
    SLICE_X9Y81          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     3.900 f  pixel_processor/output_reformatter/pixel_reg_x_reg[49]/Q
                         net (fo=1, estimated)        0.027     3.927    pixel_processor/output_reformatter/pixel_reg_x[49]
    SLICE_X9Y81          LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.014     3.941 r  pixel_processor/output_reformatter/output_o[15]_i_8__0/O
                         net (fo=2, estimated)        0.085     4.026    pixel_processor/output_reformatter/output_o[15]_i_8__0_n_0
    SLICE_X7Y79          LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.057     4.083 r  pixel_processor/output_reformatter/output_o[15]_i_2__0/O
                         net (fo=1, routed)           0.006     4.089    pixel_processor/output_reformatter/output_o[15]_i_2__0_n_0
    SLICE_X7Y79          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
                         net (fo=605, estimated)      1.196     1.851    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.166     1.722    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.741 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.300     3.041    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X7Y79          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[15]/C
                         clock pessimism              0.152     3.193    
    SLICE_X7Y79          FDSE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     3.240    pixel_processor/output_reformatter/output_o_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.240    
                         arrival time                           4.089    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.090ns (37.657%)  route 0.149ns (62.343%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Net Delay (Source):      0.862ns (routing 0.340ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.774ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070     1.572    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.802 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.146     1.948    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.965 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      0.937     2.902    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     2.991 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      0.862     3.853    pixel_processor/output_reformatter/CLK
    SLICE_X7Y89          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.892 f  pixel_processor/output_reformatter/pixel_reg_x_reg[92]/Q
                         net (fo=1, estimated)        0.051     3.943    pixel_processor/output_reformatter/pixel_reg_x[92]
    SLICE_X5Y89          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.014     3.957 r  pixel_processor/output_reformatter/output_o[4]_i_3/O
                         net (fo=6, estimated)        0.089     4.046    pixel_processor/output_reformatter/output_o[4]_i_3_n_0
    SLICE_X9Y89          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.037     4.083 r  pixel_processor/output_reformatter/output_o[1]_i_1/O
                         net (fo=1, routed)           0.009     4.092    pixel_processor/output_reformatter/output_o[1]_i_1_n_0
    SLICE_X9Y89          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
                         net (fo=605, estimated)      1.196     1.851    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.166     1.722    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.741 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.298     3.039    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X9Y89          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[1]/C
                         clock pessimism              0.152     3.191    
    SLICE_X9Y89          FDSE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     3.238    pixel_processor/output_reformatter/output_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.238    
                         arrival time                           4.092    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.072ns (29.388%)  route 0.173ns (70.612%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.043ns
    Source Clock Delay      (SCD):    3.862ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Net Delay (Source):      0.871ns (routing 0.340ns, distribution 0.531ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.774ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070     1.572    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.802 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.146     1.948    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.965 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      0.937     2.902    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     2.991 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      0.871     3.862    pixel_processor/output_reformatter/CLK
    SLICE_X9Y81          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.900 f  pixel_processor/output_reformatter/pixel_reg_x_reg[81]/Q
                         net (fo=1, estimated)        0.073     3.973    pixel_processor/output_reformatter/pixel_reg_x[81]
    SLICE_X8Y81          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.014     3.987 r  pixel_processor/output_reformatter/output_o[19]_i_2__0/O
                         net (fo=5, estimated)        0.094     4.081    pixel_processor/output_reformatter/output_o[19]_i_2__0_n_0
    SLICE_X8Y75          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.020     4.101 r  pixel_processor/output_reformatter/output_o[16]_i_1/O
                         net (fo=1, routed)           0.006     4.107    pixel_processor/output_reformatter/output_o0[0]
    SLICE_X8Y75          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
                         net (fo=605, estimated)      1.196     1.851    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.166     1.722    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.741 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.302     3.043    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X8Y75          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[16]/C
                         clock pessimism              0.152     3.195    
    SLICE_X8Y75          FDSE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     3.242    pixel_processor/output_reformatter/output_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.242    
                         arrival time                           4.107    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.088ns (35.341%)  route 0.161ns (64.659%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Net Delay (Source):      0.862ns (routing 0.340ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.774ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070     1.572    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.802 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.146     1.948    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.965 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      0.937     2.902    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     2.991 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      0.862     3.853    pixel_processor/output_reformatter/CLK
    SLICE_X7Y89          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.892 f  pixel_processor/output_reformatter/pixel_reg_x_reg[92]/Q
                         net (fo=1, estimated)        0.051     3.943    pixel_processor/output_reformatter/pixel_reg_x[92]
    SLICE_X5Y89          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.014     3.957 r  pixel_processor/output_reformatter/output_o[4]_i_3/O
                         net (fo=6, estimated)        0.089     4.046    pixel_processor/output_reformatter/output_o[4]_i_3_n_0
    SLICE_X9Y89          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.035     4.081 r  pixel_processor/output_reformatter/output_o[4]_i_1/O
                         net (fo=1, routed)           0.021     4.102    pixel_processor/output_reformatter/output_o[4]_i_1_n_0
    SLICE_X9Y89          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
                         net (fo=605, estimated)      1.196     1.851    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.166     1.722    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.741 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.297     3.038    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X9Y89          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[4]/C
                         clock pessimism              0.152     3.190    
    SLICE_X9Y89          FDSE (Hold_GFF_SLICEM_C_D)
                                                      0.046     3.236    pixel_processor/output_reformatter/output_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           4.102    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.088ns (34.646%)  route 0.166ns (65.354%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Net Delay (Source):      0.862ns (routing 0.340ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.774ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070     1.572    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.802 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.146     1.948    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.965 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      0.937     2.902    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     2.991 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      0.862     3.853    pixel_processor/output_reformatter/CLK
    SLICE_X7Y89          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.892 f  pixel_processor/output_reformatter/pixel_reg_x_reg[92]/Q
                         net (fo=1, estimated)        0.051     3.943    pixel_processor/output_reformatter/pixel_reg_x[92]
    SLICE_X5Y89          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.014     3.957 r  pixel_processor/output_reformatter/output_o[4]_i_3/O
                         net (fo=6, estimated)        0.089     4.046    pixel_processor/output_reformatter/output_o[4]_i_3_n_0
    SLICE_X9Y89          LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     4.081 r  pixel_processor/output_reformatter/output_o[0]_i_1/O
                         net (fo=1, routed)           0.026     4.107    pixel_processor/output_reformatter/output_o[0]_i_1_n_0
    SLICE_X9Y89          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
                         net (fo=605, estimated)      1.196     1.851    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.166     1.722    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.741 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.298     3.039    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X9Y89          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[0]/C
                         clock pessimism              0.152     3.191    
    SLICE_X9Y89          FDSE (Hold_DFF_SLICEM_C_D)
                                                      0.046     3.237    pixel_processor/output_reformatter/output_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           4.107    
  -------------------------------------------------------------------
                         slack                                  0.870    





---------------------------------------------------------------------------------------------------
From Clock:  csi
  To Clock:  mutli_pixel_clk_x

Setup :           30  Failing Endpoints,  Worst Slack       -5.885ns,  Total Violation     -172.210ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.383ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.885ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.379ns  (logic 8.134ns (86.726%)  route 1.245ns (13.274%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 2212.667 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 0.922ns (routing 0.340ns, distribution 0.582ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000  2208.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.792  2217.655    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.021  2217.676 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, estimated)       0.453  2218.129    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y10         RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  2208.754    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.058 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  2209.098    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.098 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141  2209.239    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.256 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070  2210.326    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.146  2210.702    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.719 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      0.937  2211.656    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.745 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      0.922  2212.667    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y10         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.667    
                         clock uncertainty           -0.199  2212.468    
    RAMB36_X1Y10         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.244    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.244    
                         arrival time                       -2218.129    
  -------------------------------------------------------------------
                         slack                                 -5.885    

Slack (VIOLATED) :        -5.880ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.361ns  (logic 8.146ns (87.021%)  route 1.215ns (12.979%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 2212.654 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 0.909ns (routing 0.340ns, distribution 0.569ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000  2208.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.636  2217.499    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.033  2217.532 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, estimated)       0.579  2218.111    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y12         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  2208.754    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.058 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  2209.098    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.098 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141  2209.239    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.256 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070  2210.326    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.146  2210.702    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.719 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      0.937  2211.656    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.745 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      0.909  2212.654    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y12         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.654    
                         clock uncertainty           -0.199  2212.455    
    RAMB36_X1Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.231    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.230    
                         arrival time                       -2218.111    
  -------------------------------------------------------------------
                         slack                                 -5.880    

Slack (VIOLATED) :        -5.879ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.363ns  (logic 8.146ns (87.002%)  route 1.217ns (12.998%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.903ns = ( 2212.657 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 0.912ns (routing 0.340ns, distribution 0.572ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000  2208.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.636  2217.499    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.033  2217.532 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, estimated)       0.581  2218.113    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y15         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  2208.754    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.058 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  2209.098    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.098 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141  2209.239    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.256 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070  2210.326    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.146  2210.702    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.719 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      0.937  2211.656    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.745 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      0.912  2212.657    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y15         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.657    
                         clock uncertainty           -0.199  2212.458    
    RAMB36_X2Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.234    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.234    
                         arrival time                       -2218.113    
  -------------------------------------------------------------------
                         slack                                 -5.879    

Slack (VIOLATED) :        -5.873ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.355ns  (logic 8.146ns (87.076%)  route 1.209ns (12.924%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 2212.655 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 0.910ns (routing 0.340ns, distribution 0.570ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000  2208.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.636  2217.499    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.033  2217.532 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, estimated)       0.573  2218.105    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y20         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  2208.754    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.058 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  2209.098    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.098 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141  2209.239    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.256 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070  2210.326    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.146  2210.702    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.719 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      0.937  2211.656    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.745 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      0.910  2212.655    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.655    
                         clock uncertainty           -0.199  2212.456    
    RAMB36_X2Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.232    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.232    
                         arrival time                       -2218.105    
  -------------------------------------------------------------------
                         slack                                 -5.873    

Slack (VIOLATED) :        -5.870ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.342ns  (logic 8.134ns (87.069%)  route 1.208ns (12.931%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.891ns = ( 2212.645 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 0.900ns (routing 0.340ns, distribution 0.560ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000  2208.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.792  2217.655    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.021  2217.676 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, estimated)       0.416  2218.092    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y6          RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  2208.754    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.058 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  2209.098    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.098 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141  2209.239    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.256 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070  2210.326    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.146  2210.702    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.719 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      0.937  2211.656    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.745 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      0.900  2212.645    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.645    
                         clock uncertainty           -0.199  2212.446    
    RAMB36_X0Y6          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.222    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.222    
                         arrival time                       -2218.092    
  -------------------------------------------------------------------
                         slack                                 -5.870    

Slack (VIOLATED) :        -5.858ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.335ns  (logic 8.146ns (87.263%)  route 1.189ns (12.737%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns = ( 2212.650 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 0.905ns (routing 0.340ns, distribution 0.565ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000  2208.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.636  2217.499    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.033  2217.532 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, estimated)       0.553  2218.085    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y17         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  2208.754    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.058 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  2209.098    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.098 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141  2209.239    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.256 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070  2210.326    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.146  2210.702    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.719 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      0.937  2211.656    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.745 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      0.905  2212.650    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.650    
                         clock uncertainty           -0.199  2212.451    
    RAMB36_X2Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.227    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.227    
                         arrival time                       -2218.085    
  -------------------------------------------------------------------
                         slack                                 -5.858    

Slack (VIOLATED) :        -5.852ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.328ns  (logic 8.134ns (87.200%)  route 1.194ns (12.800%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 2212.649 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 0.904ns (routing 0.340ns, distribution 0.564ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000  2208.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.792  2217.655    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.021  2217.676 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, estimated)       0.402  2218.078    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y7          RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  2208.754    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.058 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  2209.098    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.098 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141  2209.239    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.256 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070  2210.326    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.146  2210.702    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.719 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      0.937  2211.656    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.745 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      0.904  2212.649    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.649    
                         clock uncertainty           -0.199  2212.450    
    RAMB36_X0Y7          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.226    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.226    
                         arrival time                       -2218.078    
  -------------------------------------------------------------------
                         slack                                 -5.852    

Slack (VIOLATED) :        -5.842ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.318ns  (logic 8.146ns (87.422%)  route 1.172ns (12.578%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 2212.649 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 0.904ns (routing 0.340ns, distribution 0.564ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000  2208.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.636  2217.499    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.033  2217.532 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, estimated)       0.536  2218.068    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y18         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  2208.754    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.058 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  2209.098    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.098 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141  2209.239    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.256 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070  2210.326    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.146  2210.702    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.719 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      0.937  2211.656    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.745 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      0.904  2212.649    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.649    
                         clock uncertainty           -0.199  2212.450    
    RAMB36_X2Y18         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.226    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.226    
                         arrival time                       -2218.068    
  -------------------------------------------------------------------
                         slack                                 -5.842    

Slack (VIOLATED) :        -5.837ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.315ns  (logic 8.134ns (87.322%)  route 1.181ns (12.678%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.897ns = ( 2212.651 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 0.906ns (routing 0.340ns, distribution 0.566ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000  2208.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.792  2217.655    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.021  2217.676 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, estimated)       0.389  2218.065    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y8          RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  2208.754    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.058 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  2209.098    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.098 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141  2209.239    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.256 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070  2210.326    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.146  2210.702    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.719 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      0.937  2211.656    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.745 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      0.906  2212.651    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.651    
                         clock uncertainty           -0.199  2212.452    
    RAMB36_X0Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.228    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.228    
                         arrival time                       -2218.065    
  -------------------------------------------------------------------
                         slack                                 -5.837    

Slack (VIOLATED) :        -5.835ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.314ns  (logic 8.134ns (87.331%)  route 1.180ns (12.669%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.898ns = ( 2212.652 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 0.907ns (routing 0.340ns, distribution 0.567ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000  2208.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.792  2217.655    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.021  2217.676 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, estimated)       0.388  2218.064    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y14         RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  2208.754    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.058 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  2209.098    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.098 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141  2209.239    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.256 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070  2210.326    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.146  2210.702    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.719 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      0.937  2211.656    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.745 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      0.907  2212.652    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y14         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.652    
                         clock uncertainty           -0.199  2212.453    
    RAMB36_X1Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.229    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.229    
                         arrival time                       -2218.064    
  -------------------------------------------------------------------
                         slack                                 -5.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.207ns  (logic 6.553ns (90.925%)  route 0.654ns (9.075%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        6.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.571ns (routing 0.609ns, distribution 0.962ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.518 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.548     7.066    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     7.101 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, estimated)       0.106     7.207    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ram_rstram_b
    SLICE_X0Y91          FDRE                                         r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.571     6.562    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/clkb
    SLICE_X0Y91          FDRE                                         r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
                         clock pessimism              0.000     6.562    
                         clock uncertainty            0.199     6.762    
    SLICE_X0Y91          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     6.824    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg
  -------------------------------------------------------------------
                         required time                         -6.824    
                         arrival time                           7.207    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.279ns  (logic 6.540ns (89.848%)  route 0.739ns (10.152%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        6.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.579ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.588ns (routing 0.609ns, distribution 0.979ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.518 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.716     7.234    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     7.256 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.023     7.279    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ram_rstram_b
    SLICE_X3Y76          FDRE                                         r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.588     6.579    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/clkb
    SLICE_X3Y76          FDRE                                         r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
                         clock pessimism              0.000     6.579    
                         clock uncertainty            0.199     6.779    
    SLICE_X3Y76          FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     6.839    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg
  -------------------------------------------------------------------
                         required time                         -6.839    
                         arrival time                           7.279    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.402ns  (logic 6.540ns (88.354%)  route 0.862ns (11.646%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        6.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.694ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.703ns (routing 0.609ns, distribution 1.094ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.518 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.716     7.234    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     7.256 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, estimated)       0.146     7.402    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y15         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.703     6.694    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.694    
                         clock uncertainty            0.199     6.894    
    RAMB36_X0Y15         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                      0.011     6.905    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.905    
                         arrival time                           7.402    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 6.553ns (88.506%)  route 0.851ns (11.494%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        6.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.681ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.690ns (routing 0.609ns, distribution 1.081ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.518 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.548     7.066    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     7.101 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, estimated)       0.303     7.404    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.690     6.681    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.681    
                         clock uncertainty            0.199     6.881    
    RAMB36_X0Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                      0.011     6.892    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.892    
                         arrival time                           7.404    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.431ns  (logic 6.553ns (88.185%)  route 0.878ns (11.815%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        6.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.705ns (routing 0.609ns, distribution 1.096ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.518 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.548     7.066    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     7.101 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, estimated)       0.330     7.431    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y21         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.705     6.696    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y21         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.696    
                         clock uncertainty            0.199     6.896    
    RAMB36_X0Y21         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                      0.011     6.907    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.907    
                         arrival time                           7.431    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.430ns  (logic 6.553ns (88.197%)  route 0.877ns (11.803%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        6.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.701ns (routing 0.609ns, distribution 1.092ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.518 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.548     7.066    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     7.101 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, estimated)       0.329     7.430    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.701     6.692    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.692    
                         clock uncertainty            0.199     6.892    
    RAMB36_X0Y20         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                      0.011     6.903    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.903    
                         arrival time                           7.430    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.479ns  (logic 6.540ns (87.445%)  route 0.939ns (12.555%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        6.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.708ns (routing 0.609ns, distribution 1.099ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.518 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.716     7.234    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     7.256 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, estimated)       0.223     7.479    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y14         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.708     6.699    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.699    
                         clock uncertainty            0.199     6.899    
    RAMB36_X0Y14         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                      0.011     6.910    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.910    
                         arrival time                           7.479    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.485ns  (logic 6.540ns (87.375%)  route 0.945ns (12.625%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        6.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.689ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.698ns (routing 0.609ns, distribution 1.089ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.518 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.716     7.234    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     7.256 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, estimated)       0.229     7.485    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y16         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.698     6.689    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y16         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.689    
                         clock uncertainty            0.199     6.889    
    RAMB36_X0Y16         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                      0.011     6.900    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.900    
                         arrival time                           7.485    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.516ns  (logic 6.553ns (87.187%)  route 0.963ns (12.813%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        6.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.712ns (routing 0.609ns, distribution 1.103ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.518 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.548     7.066    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     7.101 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, estimated)       0.415     7.516    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y18         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.712     6.703    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y18         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.703    
                         clock uncertainty            0.199     6.903    
    RAMB36_X1Y18         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                      0.011     6.914    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.914    
                         arrival time                           7.516    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
                            (rising edge-triggered cell RAMB18E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.561ns  (logic 6.553ns (86.668%)  route 1.008ns (13.332%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        6.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.753ns (routing 0.609ns, distribution 1.144ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.518 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.548     7.066    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     7.101 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, estimated)       0.460     7.561    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB18_X0Y53         RAMB18E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.753     6.744    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y53         RAMB18E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     6.744    
                         clock uncertainty            0.199     6.944    
    RAMB18_X0Y53         RAMB18E2 (Hold_RAMB18E2_U_RAMB181_CLKBWRCLK_RSTRAMB)
                                                      0.011     6.955    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -6.955    
                         arrival time                           7.561    
  -------------------------------------------------------------------
                         slack                                  0.606    





---------------------------------------------------------------------------------------------------
From Clock:  dphy_byte_clk
  To Clock:  mutli_pixel_clk_x

Setup :           11  Failing Endpoints,  Worst Slack       -3.877ns,  Total Violation      -39.918ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.045ns,  Total Violation       -0.077ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.877ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        9.098ns  (logic 0.429ns (4.715%)  route 8.669ns (95.285%))
  Logic Levels:           5  (LUT1=5)
  Clock Path Skew:        5.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.552ns = ( 1676.585 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.190ns = ( 1671.190 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.190ns (routing 0.232ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.555ns, distribution 0.814ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.190  1671.190    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081  1671.271 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/Q
                         net (fo=1, estimated)        2.261  1673.532    pixel_processor/output_reformatter/input_pixel_count_clk_i[3]
    SLICE_X68Y239        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1673.601 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix/O
                         net (fo=1, estimated)        2.424  1676.025    pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1
    SLICE_X112Y61        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072  1676.097 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        2.642  1678.739    pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix_1
    SLICE_X2Y146         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1678.808 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.299  1679.107    pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X2Y163         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1679.176 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.712  1679.888    pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X0Y98          LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1679.957 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.331  1680.288    pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  1670.034    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.561 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  1670.601    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.601 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283  1670.884    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.908 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760  1672.668    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  1673.298 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217  1673.515    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.539 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.545  1675.084    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1675.216 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.369  1676.585    pixel_processor/output_reformatter/CLK
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]/C
                         clock pessimism              0.000  1676.585    
                         clock uncertainty           -0.199  1676.386    
    SLICE_X2Y98          FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025  1676.411    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]
  -------------------------------------------------------------------
                         required time                       1676.411    
                         arrival time                       -1680.288    
  -------------------------------------------------------------------
                         slack                                 -3.877    

Slack (VIOLATED) :        -3.707ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        8.923ns  (logic 0.357ns (4.001%)  route 8.566ns (95.999%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.552ns = ( 1676.585 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.195ns = ( 1671.195 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.195ns (routing 0.232ns, distribution 0.963ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.555ns, distribution 0.814ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.195  1671.195    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080  1671.275 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/Q
                         net (fo=1, estimated)        2.269  1673.544    pixel_processor/output_reformatter/input_pixel_count_clk_i[6]
    SLICE_X70Y239        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1673.613 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix/O
                         net (fo=1, estimated)        2.510  1676.123    pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1
    SLICE_X112Y61        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070  1676.193 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        2.688  1678.881    pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1_hold_fix_1
    SLICE_X2Y144         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1678.950 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.345  1679.295    pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X2Y157         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1679.364 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.754  1680.118    pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  1670.034    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.561 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  1670.601    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.601 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283  1670.884    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.908 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760  1672.668    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  1673.298 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217  1673.515    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.539 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.545  1675.084    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1675.216 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.369  1676.585    pixel_processor/output_reformatter/CLK
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]/C
                         clock pessimism              0.000  1676.585    
                         clock uncertainty           -0.199  1676.386    
    SLICE_X2Y98          FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025  1676.411    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]
  -------------------------------------------------------------------
                         required time                       1676.411    
                         arrival time                       -1680.118    
  -------------------------------------------------------------------
                         slack                                 -3.707    

Slack (VIOLATED) :        -3.671ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/line_even_nodd_clk_i_reg/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/line_even_nodd_meta4_reg_srl4/D
                            (rising edge-triggered cell SRL16E clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        8.853ns  (logic 0.290ns (3.276%)  route 8.563ns (96.724%))
  Logic Levels:           3  (LUT1=3)
  Clock Path Skew:        5.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.598ns = ( 1676.631 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.190ns = ( 1671.190 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.190ns (routing 0.232ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.555ns, distribution 0.860ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.190  1671.190    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/line_even_nodd_clk_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080  1671.270 r  pixel_processor/output_reformatter/line_even_nodd_clk_i_reg/Q
                         net (fo=16, estimated)       2.276  1673.546    pixel_processor/output_reformatter/line_even_nodd_clk_i
    SLICE_X61Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070  1673.616 r  pixel_processor/output_reformatter/line_even_nodd_clk_i_hold_fix/O
                         net (fo=1, estimated)        3.014  1676.630    pixel_processor/output_reformatter/line_even_nodd_clk_i_hold_fix_1
    SLICE_X112Y3         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070  1676.700 r  pixel_processor/output_reformatter/line_even_nodd_clk_i_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        2.752  1679.452    pixel_processor/output_reformatter/line_even_nodd_clk_i_hold_fix_1_hold_fix_1
    SLICE_X1Y100         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070  1679.522 r  pixel_processor/output_reformatter/line_even_nodd_clk_i_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.521  1680.043    pixel_processor/output_reformatter/line_even_nodd_clk_i_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X1Y65          SRL16E                                       r  pixel_processor/output_reformatter/line_even_nodd_meta4_reg_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  1670.034    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.561 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  1670.601    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.601 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283  1670.884    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.908 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760  1672.668    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  1673.298 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217  1673.515    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.539 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.545  1675.084    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1675.216 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.415  1676.631    pixel_processor/output_reformatter/CLK
    SLICE_X1Y65          SRL16E                                       r  pixel_processor/output_reformatter/line_even_nodd_meta4_reg_srl4/CLK
                         clock pessimism              0.000  1676.631    
                         clock uncertainty           -0.199  1676.432    
    SLICE_X1Y65          SRL16E (Setup_A6LUT_SLICEM_CLK_D)
                                                     -0.060  1676.372    pixel_processor/output_reformatter/line_even_nodd_meta4_reg_srl4
  -------------------------------------------------------------------
                         required time                       1676.372    
                         arrival time                       -1680.043    
  -------------------------------------------------------------------
                         slack                                 -3.671    

Slack (VIOLATED) :        -3.652ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        8.870ns  (logic 0.355ns (4.002%)  route 8.515ns (95.998%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.554ns = ( 1676.587 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.195ns = ( 1671.195 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.195ns (routing 0.232ns, distribution 0.963ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.555ns, distribution 0.816ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.195  1671.195    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079  1671.274 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/Q
                         net (fo=1, estimated)        2.314  1673.588    pixel_processor/output_reformatter/input_pixel_count_clk_i[8]
    SLICE_X70Y239        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068  1673.656 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix/O
                         net (fo=1, estimated)        2.496  1676.152    pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1
    SLICE_X112Y64        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070  1676.222 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        2.624  1678.846    pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1_hold_fix_1
    SLICE_X3Y143         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1678.915 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.333  1679.248    pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y158         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1679.317 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.748  1680.065    pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y99          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  1670.034    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.561 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  1670.601    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.601 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283  1670.884    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.908 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760  1672.668    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  1673.298 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217  1673.515    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.539 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.545  1675.084    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1675.216 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.371  1676.587    pixel_processor/output_reformatter/CLK
    SLICE_X3Y99          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[8]/C
                         clock pessimism              0.000  1676.587    
                         clock uncertainty           -0.199  1676.388    
    SLICE_X3Y99          FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025  1676.413    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[8]
  -------------------------------------------------------------------
                         required time                       1676.413    
                         arrival time                       -1680.065    
  -------------------------------------------------------------------
                         slack                                 -3.652    

Slack (VIOLATED) :        -3.618ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        8.839ns  (logic 0.357ns (4.039%)  route 8.482ns (95.961%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.552ns = ( 1676.585 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.190ns = ( 1671.190 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.190ns (routing 0.232ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.555ns, distribution 0.814ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.190  1671.190    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080  1671.270 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/Q
                         net (fo=1, estimated)        2.259  1673.529    pixel_processor/output_reformatter/input_pixel_count_clk_i[7]
    SLICE_X69Y239        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1673.598 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix/O
                         net (fo=1, estimated)        2.507  1676.105    pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1
    SLICE_X112Y59        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070  1676.175 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        2.658  1678.833    pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1_hold_fix_1
    SLICE_X2Y141         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1678.902 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.333  1679.235    pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X2Y156         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1679.304 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.725  1680.029    pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  1670.034    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.561 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  1670.601    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.601 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283  1670.884    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.908 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760  1672.668    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  1673.298 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217  1673.515    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.539 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.545  1675.084    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1675.216 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.369  1676.585    pixel_processor/output_reformatter/CLK
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]/C
                         clock pessimism              0.000  1676.585    
                         clock uncertainty           -0.199  1676.386    
    SLICE_X2Y98          FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025  1676.411    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]
  -------------------------------------------------------------------
                         required time                       1676.411    
                         arrival time                       -1680.029    
  -------------------------------------------------------------------
                         slack                                 -3.618    

Slack (VIOLATED) :        -3.603ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        8.822ns  (logic 0.363ns (4.115%)  route 8.459ns (95.885%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.555ns = ( 1676.588 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.195ns = ( 1671.195 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.195ns (routing 0.232ns, distribution 0.963ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.555ns, distribution 0.817ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.195  1671.195    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081  1671.276 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/Q
                         net (fo=1, estimated)        2.313  1673.589    pixel_processor/output_reformatter/input_pixel_count_clk_i[9]
    SLICE_X70Y239        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066  1673.655 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix/O
                         net (fo=1, estimated)        2.496  1676.151    pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1
    SLICE_X112Y63        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070  1676.221 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        2.574  1678.795    pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix_1
    SLICE_X3Y146         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073  1678.868 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.343  1679.211    pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y162         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073  1679.284 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.733  1680.017    pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  1670.034    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.561 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  1670.601    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.601 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283  1670.884    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.908 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760  1672.668    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  1673.298 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217  1673.515    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.539 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.545  1675.084    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1675.216 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.372  1676.588    pixel_processor/output_reformatter/CLK
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[9]/C
                         clock pessimism              0.000  1676.588    
                         clock uncertainty           -0.199  1676.389    
    SLICE_X3Y100         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025  1676.414    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[9]
  -------------------------------------------------------------------
                         required time                       1676.414    
                         arrival time                       -1680.017    
  -------------------------------------------------------------------
                         slack                                 -3.603    

Slack (VIOLATED) :        -3.601ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        8.820ns  (logic 0.358ns (4.059%)  route 8.462ns (95.941%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.555ns = ( 1676.588 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.195ns = ( 1671.195 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.195ns (routing 0.232ns, distribution 0.963ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.555ns, distribution 0.817ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.195  1671.195    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079  1671.274 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/Q
                         net (fo=1, estimated)        2.260  1673.534    pixel_processor/output_reformatter/input_pixel_count_clk_i[1]
    SLICE_X70Y239        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073  1673.607 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix/O
                         net (fo=1, estimated)        2.504  1676.111    pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1
    SLICE_X112Y61        LUT1 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068  1676.179 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        2.593  1678.772    pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix_1
    SLICE_X3Y146         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1678.841 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.368  1679.209    pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y162         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1679.278 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.737  1680.015    pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  1670.034    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.561 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  1670.601    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.601 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283  1670.884    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.908 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760  1672.668    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  1673.298 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217  1673.515    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.539 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.545  1675.084    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1675.216 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.372  1676.588    pixel_processor/output_reformatter/CLK
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]/C
                         clock pessimism              0.000  1676.588    
                         clock uncertainty           -0.199  1676.389    
    SLICE_X3Y100         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025  1676.414    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]
  -------------------------------------------------------------------
                         required time                       1676.414    
                         arrival time                       -1680.015    
  -------------------------------------------------------------------
                         slack                                 -3.601    

Slack (VIOLATED) :        -3.588ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        8.807ns  (logic 0.352ns (3.997%)  route 8.455ns (96.003%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.555ns = ( 1676.588 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.195ns = ( 1671.195 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.195ns (routing 0.232ns, distribution 0.963ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.555ns, distribution 0.817ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.195  1671.195    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079  1671.274 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/Q
                         net (fo=1, estimated)        2.248  1673.522    pixel_processor/output_reformatter/input_pixel_count_clk_i[2]
    SLICE_X70Y239        LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.070  1673.592 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix/O
                         net (fo=1, estimated)        2.501  1676.093    pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1
    SLICE_X112Y61        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066  1676.159 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        2.646  1678.805    pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix_1
    SLICE_X3Y146         LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068  1678.873 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.346  1679.219    pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y161         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1679.288 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.714  1680.002    pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  1670.034    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.561 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  1670.601    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.601 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283  1670.884    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.908 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760  1672.668    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  1673.298 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217  1673.515    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.539 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.545  1675.084    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1675.216 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.372  1676.588    pixel_processor/output_reformatter/CLK
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/C
                         clock pessimism              0.000  1676.588    
                         clock uncertainty           -0.199  1676.389    
    SLICE_X3Y100         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025  1676.414    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]
  -------------------------------------------------------------------
                         required time                       1676.414    
                         arrival time                       -1680.002    
  -------------------------------------------------------------------
                         slack                                 -3.588    

Slack (VIOLATED) :        -3.578ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        8.800ns  (logic 0.359ns (4.080%)  route 8.441ns (95.920%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.558ns = ( 1676.591 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.195ns = ( 1671.195 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.195ns (routing 0.232ns, distribution 0.963ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.555ns, distribution 0.820ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.195  1671.195    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081  1671.276 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/Q
                         net (fo=1, estimated)        2.268  1673.544    pixel_processor/output_reformatter/input_pixel_count_clk_i[5]
    SLICE_X70Y239        LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.067  1673.611 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix/O
                         net (fo=1, estimated)        2.509  1676.120    pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1
    SLICE_X112Y62        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072  1676.192 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        2.574  1678.766    pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix_1
    SLICE_X3Y145         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073  1678.839 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.329  1679.168    pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y162         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066  1679.234 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.761  1679.995    pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  1670.034    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.561 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  1670.601    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.601 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283  1670.884    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.908 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760  1672.668    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  1673.298 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217  1673.515    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.539 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.545  1675.084    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1675.216 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.375  1676.591    pixel_processor/output_reformatter/CLK
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/C
                         clock pessimism              0.000  1676.591    
                         clock uncertainty           -0.199  1676.392    
    SLICE_X3Y101         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025  1676.417    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]
  -------------------------------------------------------------------
                         required time                       1676.417    
                         arrival time                       -1679.995    
  -------------------------------------------------------------------
                         slack                                 -3.578    

Slack (VIOLATED) :        -3.514ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        8.736ns  (logic 0.360ns (4.121%)  route 8.376ns (95.879%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.558ns = ( 1676.591 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.195ns = ( 1671.195 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.195ns (routing 0.232ns, distribution 0.963ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.555ns, distribution 0.820ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.195  1671.195    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079  1671.274 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/Q
                         net (fo=1, estimated)        2.254  1673.528    pixel_processor/output_reformatter/input_pixel_count_clk_i[4]
    SLICE_X70Y239        LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.074  1673.602 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix/O
                         net (fo=1, estimated)        2.528  1676.130    pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1
    SLICE_X112Y62        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070  1676.200 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        2.574  1678.774    pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix_1
    SLICE_X3Y145         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1678.843 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.286  1679.129    pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y162         LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068  1679.197 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.734  1679.931    pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  1670.034    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.561 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  1670.601    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.601 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283  1670.884    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.908 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760  1672.668    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  1673.298 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217  1673.515    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.539 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.545  1675.084    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1675.216 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.375  1676.591    pixel_processor/output_reformatter/CLK
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]/C
                         clock pessimism              0.000  1676.591    
                         clock uncertainty           -0.199  1676.392    
    SLICE_X3Y101         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025  1676.417    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]
  -------------------------------------------------------------------
                         required time                       1676.417    
                         arrival time                       -1679.931    
  -------------------------------------------------------------------
                         slack                                 -3.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.045ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 0.193ns (3.342%)  route 5.582ns (96.658%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.572ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.012ns (routing 0.210ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.609ns, distribution 0.972ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.012     1.012    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.072 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/Q
                         net (fo=1, estimated)        1.515     2.587    pixel_processor/output_reformatter/input_pixel_count_clk_i[10]
    SLICE_X68Y239        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.032     2.619 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix/O
                         net (fo=1, estimated)        1.609     4.228    pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1
    SLICE_X112Y62        LUT1 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.037     4.265 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        1.776     6.041    pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1_hold_fix_1
    SLICE_X3Y150         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     6.073 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.185     6.258    pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y167         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     6.290 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.497     6.787    pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.581     6.572    pixel_processor/output_reformatter/CLK
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]/C
                         clock pessimism              0.000     6.572    
                         clock uncertainty            0.199     6.772    
    SLICE_X3Y100         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     6.832    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.832    
                         arrival time                           6.787    
  -------------------------------------------------------------------
                         slack                                 -0.045    

Slack (VIOLATED) :        -0.033ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        5.793ns  (logic 0.190ns (3.280%)  route 5.603ns (96.720%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.578ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.012ns (routing 0.210ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.609ns, distribution 0.978ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.012     1.012    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.071 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/Q
                         net (fo=1, estimated)        1.520     2.591    pixel_processor/output_reformatter/input_pixel_count_clk_i[4]
    SLICE_X70Y239        LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.033     2.624 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix/O
                         net (fo=1, estimated)        1.714     4.338    pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1
    SLICE_X112Y62        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.372 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        1.711     6.083    pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix_1
    SLICE_X3Y145         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     6.115 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.198     6.313    pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y162         LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.032     6.345 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.460     6.805    pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.587     6.578    pixel_processor/output_reformatter/CLK
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]/C
                         clock pessimism              0.000     6.578    
                         clock uncertainty            0.199     6.778    
    SLICE_X3Y101         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     6.838    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.838    
                         arrival time                           6.805    
  -------------------------------------------------------------------
                         slack                                 -0.033    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 0.190ns (3.258%)  route 5.641ns (96.742%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.572ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.012ns (routing 0.210ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.609ns, distribution 0.972ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.012     1.012    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.072 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/Q
                         net (fo=1, estimated)        1.556     2.628    pixel_processor/output_reformatter/input_pixel_count_clk_i[9]
    SLICE_X70Y239        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.032     2.660 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix/O
                         net (fo=1, estimated)        1.693     4.353    pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1
    SLICE_X112Y63        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.387 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        1.711     6.098    pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix_1
    SLICE_X3Y146         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.032     6.130 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.224     6.354    pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y162         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.032     6.386 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.457     6.843    pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.581     6.572    pixel_processor/output_reformatter/CLK
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[9]/C
                         clock pessimism              0.000     6.572    
                         clock uncertainty            0.199     6.772    
    SLICE_X3Y100         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     6.834    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.834    
                         arrival time                           6.843    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 0.192ns (3.287%)  route 5.649ns (96.713%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.572ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.012ns (routing 0.210ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.609ns, distribution 0.972ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.012     1.012    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.070 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/Q
                         net (fo=1, estimated)        1.512     2.582    pixel_processor/output_reformatter/input_pixel_count_clk_i[2]
    SLICE_X70Y239        LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.032     2.614 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix/O
                         net (fo=1, estimated)        1.691     4.305    pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1
    SLICE_X112Y61        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.038     4.343 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        1.780     6.123    pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix_1
    SLICE_X3Y146         LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.032     6.155 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.226     6.381    pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y161         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     6.413 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.440     6.853    pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.581     6.572    pixel_processor/output_reformatter/CLK
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/C
                         clock pessimism              0.000     6.572    
                         clock uncertainty            0.199     6.772    
    SLICE_X3Y100         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     6.832    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.832    
                         arrival time                           6.853    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 0.191ns (3.265%)  route 5.659ns (96.735%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.578ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.012ns (routing 0.210ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.609ns, distribution 0.978ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.012     1.012    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.072 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/Q
                         net (fo=1, estimated)        1.535     2.607    pixel_processor/output_reformatter/input_pixel_count_clk_i[5]
    SLICE_X70Y239        LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.032     2.639 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix/O
                         net (fo=1, estimated)        1.702     4.341    pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1
    SLICE_X112Y62        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.035     4.376 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        1.711     6.087    pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix_1
    SLICE_X3Y145         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.032     6.119 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.225     6.344    pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y162         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.032     6.376 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.486     6.862    pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.587     6.578    pixel_processor/output_reformatter/CLK
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/C
                         clock pessimism              0.000     6.578    
                         clock uncertainty            0.199     6.778    
    SLICE_X3Y101         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     6.838    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.838    
                         arrival time                           6.862    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 0.190ns (3.251%)  route 5.655ns (96.749%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.569ns
    Source Clock Delay      (SCD):    1.010ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.010ns (routing 0.210ns, distribution 0.800ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.609ns, distribution 0.969ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.010     1.010    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.070 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/Q
                         net (fo=1, estimated)        1.518     2.588    pixel_processor/output_reformatter/input_pixel_count_clk_i[7]
    SLICE_X69Y239        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     2.620 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix/O
                         net (fo=1, estimated)        1.697     4.317    pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1
    SLICE_X112Y59        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.351 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        1.764     6.115    pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1_hold_fix_1
    SLICE_X2Y141         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     6.147 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.225     6.372    pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X2Y156         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     6.404 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.451     6.855    pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.578     6.569    pixel_processor/output_reformatter/CLK
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]/C
                         clock pessimism              0.000     6.569    
                         clock uncertainty            0.199     6.769    
    SLICE_X2Y98          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     6.829    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.829    
                         arrival time                           6.855    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 0.192ns (3.275%)  route 5.670ns (96.725%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.572ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.012ns (routing 0.210ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.609ns, distribution 0.972ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.012     1.012    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.071 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/Q
                         net (fo=1, estimated)        1.527     2.598    pixel_processor/output_reformatter/input_pixel_count_clk_i[1]
    SLICE_X70Y239        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.032     2.630 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix/O
                         net (fo=1, estimated)        1.691     4.321    pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1
    SLICE_X112Y61        LUT1 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.037     4.358 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        1.736     6.094    pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix_1
    SLICE_X3Y146         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     6.126 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.259     6.385    pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y162         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     6.417 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.457     6.874    pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.581     6.572    pixel_processor/output_reformatter/CLK
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]/C
                         clock pessimism              0.000     6.572    
                         clock uncertainty            0.199     6.772    
    SLICE_X3Y100         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     6.834    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.834    
                         arrival time                           6.874    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/line_even_nodd_clk_i_reg/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/line_even_nodd_meta4_reg_srl4/D
                            (rising edge-triggered cell SRL16E clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 0.161ns (2.724%)  route 5.749ns (97.276%))
  Logic Levels:           3  (LUT1=3)
  Clock Path Skew:        5.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.627ns
    Source Clock Delay      (SCD):    1.010ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.010ns (routing 0.210ns, distribution 0.800ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.609ns, distribution 1.027ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.010     1.010    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/line_even_nodd_clk_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.069 r  pixel_processor/output_reformatter/line_even_nodd_clk_i_reg/Q
                         net (fo=16, estimated)       1.546     2.615    pixel_processor/output_reformatter/line_even_nodd_clk_i
    SLICE_X61Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     2.649 r  pixel_processor/output_reformatter/line_even_nodd_clk_i_hold_fix/O
                         net (fo=1, estimated)        2.006     4.655    pixel_processor/output_reformatter/line_even_nodd_clk_i_hold_fix_1
    SLICE_X112Y3         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.689 r  pixel_processor/output_reformatter/line_even_nodd_clk_i_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        1.846     6.535    pixel_processor/output_reformatter/line_even_nodd_clk_i_hold_fix_1_hold_fix_1
    SLICE_X1Y100         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     6.569 r  pixel_processor/output_reformatter/line_even_nodd_clk_i_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.351     6.920    pixel_processor/output_reformatter/line_even_nodd_clk_i_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X1Y65          SRL16E                                       r  pixel_processor/output_reformatter/line_even_nodd_meta4_reg_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.636     6.627    pixel_processor/output_reformatter/CLK
    SLICE_X1Y65          SRL16E                                       r  pixel_processor/output_reformatter/line_even_nodd_meta4_reg_srl4/CLK
                         clock pessimism              0.000     6.627    
                         clock uncertainty            0.199     6.827    
    SLICE_X1Y65          SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.029     6.856    pixel_processor/output_reformatter/line_even_nodd_meta4_reg_srl4
  -------------------------------------------------------------------
                         required time                         -6.856    
                         arrival time                           6.920    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 0.188ns (3.193%)  route 5.699ns (96.807%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.571ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.012ns (routing 0.210ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.609ns, distribution 0.971ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.012     1.012    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.070 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/Q
                         net (fo=1, estimated)        1.553     2.623    pixel_processor/output_reformatter/input_pixel_count_clk_i[8]
    SLICE_X70Y239        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.032     2.655 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix/O
                         net (fo=1, estimated)        1.679     4.334    pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1
    SLICE_X112Y64        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.368 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        1.761     6.129    pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1_hold_fix_1
    SLICE_X3Y143         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     6.161 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.225     6.386    pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y158         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     6.418 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.481     6.899    pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y99          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.580     6.571    pixel_processor/output_reformatter/CLK
    SLICE_X3Y99          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[8]/C
                         clock pessimism              0.000     6.571    
                         clock uncertainty            0.199     6.771    
    SLICE_X3Y99          FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     6.831    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.831    
                         arrival time                           6.899    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 0.189ns (3.195%)  route 5.727ns (96.805%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.569ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.012ns (routing 0.210ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.609ns, distribution 0.969ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.012     1.012    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.071 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/Q
                         net (fo=1, estimated)        1.535     2.606    pixel_processor/output_reformatter/input_pixel_count_clk_i[6]
    SLICE_X70Y239        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     2.638 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix/O
                         net (fo=1, estimated)        1.694     4.332    pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1
    SLICE_X112Y61        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.366 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        1.798     6.164    pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1_hold_fix_1
    SLICE_X2Y144         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     6.196 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.231     6.427    pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X2Y157         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     6.459 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, estimated)        0.469     6.928    pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, estimated)      1.703     4.840    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     4.992 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, estimated)      1.578     6.569    pixel_processor/output_reformatter/CLK
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]/C
                         clock pessimism              0.000     6.569    
                         clock uncertainty            0.199     6.769    
    SLICE_X2Y98          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     6.831    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.831    
                         arrival time                           6.928    
  -------------------------------------------------------------------
                         slack                                  0.097    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_27m_clk_wiz_0
  To Clock:  clk_27m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.305ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.219ns  (logic 0.657ns (9.095%)  route 6.562ns (90.905%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns = ( 42.670 - 37.037 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.128ns (routing 1.426ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        2.510     4.025    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.097 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        2.569     6.666    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     6.736 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      1.483     8.219    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y15         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    37.037    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.565 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    37.605    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.605 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283    37.888    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.912 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760    39.672    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    40.302 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.216    40.518    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.542 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      2.128    42.670    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y15         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[10]/C
                         clock pessimism              0.000    42.670    
                         clock uncertainty           -0.080    42.590    
    SLICE_X40Y15         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    42.524    hdmi_controller/reset_power_on_i2c/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         42.524    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                 34.305    

Slack (MET) :             34.305ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.219ns  (logic 0.657ns (9.095%)  route 6.562ns (90.905%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns = ( 42.670 - 37.037 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.128ns (routing 1.426ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        2.510     4.025    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.097 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        2.569     6.666    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     6.736 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      1.483     8.219    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y15         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    37.037    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.565 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    37.605    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.605 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283    37.888    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.912 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760    39.672    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    40.302 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.216    40.518    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.542 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      2.128    42.670    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y15         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[11]/C
                         clock pessimism              0.000    42.670    
                         clock uncertainty           -0.080    42.590    
    SLICE_X40Y15         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    42.524    hdmi_controller/reset_power_on_i2c/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         42.524    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                 34.305    

Slack (MET) :             34.305ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.219ns  (logic 0.657ns (9.095%)  route 6.562ns (90.905%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns = ( 42.670 - 37.037 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.128ns (routing 1.426ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        2.510     4.025    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.097 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        2.569     6.666    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     6.736 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      1.483     8.219    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y15         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    37.037    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.565 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    37.605    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.605 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283    37.888    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.912 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760    39.672    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    40.302 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.216    40.518    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.542 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      2.128    42.670    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y15         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[12]/C
                         clock pessimism              0.000    42.670    
                         clock uncertainty           -0.080    42.590    
    SLICE_X40Y15         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    42.524    hdmi_controller/reset_power_on_i2c/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         42.524    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                 34.305    

Slack (MET) :             34.305ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.219ns  (logic 0.657ns (9.095%)  route 6.562ns (90.905%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns = ( 42.670 - 37.037 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.128ns (routing 1.426ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        2.510     4.025    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.097 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        2.569     6.666    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     6.736 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      1.483     8.219    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y15         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    37.037    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.565 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    37.605    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.605 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283    37.888    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.912 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760    39.672    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    40.302 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.216    40.518    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.542 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      2.128    42.670    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y15         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[9]/C
                         clock pessimism              0.000    42.670    
                         clock uncertainty           -0.080    42.590    
    SLICE_X40Y15         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    42.524    hdmi_controller/reset_power_on_i2c/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         42.524    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                 34.305    

Slack (MET) :             34.308ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 0.657ns (9.096%)  route 6.561ns (90.904%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.635ns = ( 42.672 - 37.037 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.130ns (routing 1.426ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        2.510     4.025    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.097 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        2.569     6.666    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     6.736 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      1.482     8.218    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y15         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    37.037    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.565 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    37.605    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.605 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283    37.888    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.912 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760    39.672    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    40.302 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.216    40.518    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.542 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      2.130    42.672    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y15         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[13]/C
                         clock pessimism              0.000    42.672    
                         clock uncertainty           -0.080    42.592    
    SLICE_X40Y15         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    42.526    hdmi_controller/reset_power_on_i2c/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         42.526    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                 34.308    

Slack (MET) :             34.308ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 0.657ns (9.096%)  route 6.561ns (90.904%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.635ns = ( 42.672 - 37.037 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.130ns (routing 1.426ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        2.510     4.025    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.097 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        2.569     6.666    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     6.736 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      1.482     8.218    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y15         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    37.037    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.565 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    37.605    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.605 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283    37.888    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.912 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760    39.672    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    40.302 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.216    40.518    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.542 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      2.130    42.672    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y15         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[14]/C
                         clock pessimism              0.000    42.672    
                         clock uncertainty           -0.080    42.592    
    SLICE_X40Y15         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    42.526    hdmi_controller/reset_power_on_i2c/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         42.526    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                 34.308    

Slack (MET) :             34.308ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[15]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 0.657ns (9.096%)  route 6.561ns (90.904%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.635ns = ( 42.672 - 37.037 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.130ns (routing 1.426ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        2.510     4.025    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.097 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        2.569     6.666    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     6.736 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      1.482     8.218    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y15         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    37.037    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.565 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    37.605    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.605 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283    37.888    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.912 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760    39.672    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    40.302 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.216    40.518    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.542 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      2.130    42.672    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y15         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[15]/C
                         clock pessimism              0.000    42.672    
                         clock uncertainty           -0.080    42.592    
    SLICE_X40Y15         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    42.526    hdmi_controller/reset_power_on_i2c/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         42.526    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                 34.308    

Slack (MET) :             34.308ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[16]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 0.657ns (9.096%)  route 6.561ns (90.904%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.635ns = ( 42.672 - 37.037 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.130ns (routing 1.426ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        2.510     4.025    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.097 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        2.569     6.666    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     6.736 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      1.482     8.218    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y15         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    37.037    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.565 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    37.605    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.605 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283    37.888    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.912 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760    39.672    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    40.302 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.216    40.518    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.542 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      2.130    42.672    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y15         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[16]/C
                         clock pessimism              0.000    42.672    
                         clock uncertainty           -0.080    42.592    
    SLICE_X40Y15         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    42.526    hdmi_controller/reset_power_on_i2c/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         42.526    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                 34.308    

Slack (MET) :             34.335ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.189ns  (logic 0.657ns (9.133%)  route 6.532ns (90.867%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns = ( 42.670 - 37.037 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.128ns (routing 1.426ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        2.510     4.025    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.097 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        2.569     6.666    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     6.736 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      1.453     8.189    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X41Y14         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    37.037    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.565 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    37.605    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.605 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283    37.888    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.912 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760    39.672    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    40.302 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.216    40.518    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.542 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      2.128    42.670    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X41Y14         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[0]/C
                         clock pessimism              0.000    42.670    
                         clock uncertainty           -0.080    42.590    
    SLICE_X41Y14         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    42.524    hdmi_controller/reset_power_on_i2c/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         42.524    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                 34.335    

Slack (MET) :             34.335ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.189ns  (logic 0.657ns (9.133%)  route 6.532ns (90.867%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns = ( 42.670 - 37.037 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.128ns (routing 1.426ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        2.510     4.025    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.097 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        2.569     6.666    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     6.736 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      1.453     8.189    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y14         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    37.037    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.565 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    37.605    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.605 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283    37.888    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.912 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760    39.672    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    40.302 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.216    40.518    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.542 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      2.128    42.670    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y14         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[1]/C
                         clock pessimism              0.000    42.670    
                         clock uncertainty           -0.080    42.590    
    SLICE_X40Y14         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    42.524    hdmi_controller/reset_power_on_i2c/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         42.524    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                 34.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[2]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.039ns (18.660%)  route 0.170ns (81.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.215ns
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Net Delay (Source):      1.309ns (routing 0.853ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.952ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070     1.572    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.802 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.146     1.948    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.965 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      1.309     3.274    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X41Y15         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.313 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, estimated)       0.170     3.483    hdmi_controller/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X40Y10         FDCE                                         f  hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
                         net (fo=605, estimated)      1.196     1.851    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.166     1.722    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.741 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      1.474     3.215    hdmi_controller/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X40Y10         FDCE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[2]/C
                         clock pessimism              0.073     3.287    
    SLICE_X40Y10         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     3.267    hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.267    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[3]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.039ns (18.660%)  route 0.170ns (81.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.215ns
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Net Delay (Source):      1.309ns (routing 0.853ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.952ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070     1.572    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.802 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.146     1.948    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.965 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      1.309     3.274    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X41Y15         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.313 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, estimated)       0.170     3.483    hdmi_controller/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X40Y10         FDCE                                         f  hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
                         net (fo=605, estimated)      1.196     1.851    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.166     1.722    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.741 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      1.474     3.215    hdmi_controller/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X40Y10         FDCE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[3]/C
                         clock pessimism              0.073     3.287    
    SLICE_X40Y10         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     3.267    hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.267    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[7]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.039ns (18.660%)  route 0.170ns (81.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.215ns
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Net Delay (Source):      1.309ns (routing 0.853ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.952ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070     1.572    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.802 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.146     1.948    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.965 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      1.309     3.274    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X41Y15         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.313 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, estimated)       0.170     3.483    hdmi_controller/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X40Y10         FDCE                                         f  hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
                         net (fo=605, estimated)      1.196     1.851    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.166     1.722    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.741 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      1.474     3.215    hdmi_controller/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X40Y10         FDCE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[7]/C
                         clock pessimism              0.073     3.287    
    SLICE_X40Y10         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     3.267    hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.267    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/lut_index_reg[4]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.039ns (16.318%)  route 0.200ns (83.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.221ns
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    -0.096ns
  Clock Net Delay (Source):      1.309ns (routing 0.853ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.480ns (routing 0.952ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
                         net (fo=605, estimated)      1.070     1.572    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.802 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.146     1.948    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.965 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      1.309     3.274    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X41Y15         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.313 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, estimated)       0.200     3.513    hdmi_controller/i2c_config/fSDA_reg[0]
    SLICE_X39Y9          FDCE                                         f  hdmi_controller/i2c_config/lut_index_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
                         net (fo=605, estimated)      1.196     1.851    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.556 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.166     1.722    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.741 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      1.480     3.221    hdmi_controller/i2c_config/clk_27m
    SLICE_X39Y9          FDCE                                         r  hdmi_controller/i2c_config/lut_index_reg[4]/C
                         clock pessimism              0.096     3.317    
    SLICE_X39Y9          FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     3.297    hdmi_controller/i2c_config/lut_index_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.297    
                         arrival time                           3.513    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[21]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.334ns (7.043%)  route 4.403ns (92.957%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.418ns (routing 1.568ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        1.706     2.971    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.035     3.006 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        1.740     4.746    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.780 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      0.957     5.737    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y16         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.245     3.107    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.135 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      2.418     5.552    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y16         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[21]/C
                         clock pessimism              0.000     5.552    
    SLICE_X40Y16         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.032     5.520    hdmi_controller/reset_power_on_i2c/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -5.520    
                         arrival time                           5.737    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[22]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.334ns (7.043%)  route 4.403ns (92.957%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.418ns (routing 1.568ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        1.706     2.971    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.035     3.006 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        1.740     4.746    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.780 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      0.957     5.737    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y16         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[22]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.245     3.107    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.135 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      2.418     5.552    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y16         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[22]/C
                         clock pessimism              0.000     5.552    
    SLICE_X40Y16         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.032     5.520    hdmi_controller/reset_power_on_i2c/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -5.520    
                         arrival time                           5.737    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 0.334ns (7.035%)  route 4.408ns (92.965%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.420ns (routing 1.568ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        1.706     2.971    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.035     3.006 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        1.740     4.746    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.780 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      0.962     5.742    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y14         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.245     3.107    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.135 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      2.420     5.554    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y14         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[5]/C
                         clock pessimism              0.000     5.554    
    SLICE_X40Y14         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.032     5.522    hdmi_controller/reset_power_on_i2c/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.522    
                         arrival time                           5.742    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 0.334ns (7.035%)  route 4.408ns (92.965%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.420ns (routing 1.568ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        1.706     2.971    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.035     3.006 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        1.740     4.746    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.780 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      0.962     5.742    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y14         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.245     3.107    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.135 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      2.420     5.554    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y14         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[6]/C
                         clock pessimism              0.000     5.554    
    SLICE_X40Y14         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.032     5.522    hdmi_controller/reset_power_on_i2c/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.522    
                         arrival time                           5.742    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 0.334ns (7.035%)  route 4.408ns (92.965%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.420ns (routing 1.568ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        1.706     2.971    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.035     3.006 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        1.740     4.746    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.780 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      0.962     5.742    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y14         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.245     3.107    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.135 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      2.420     5.554    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y14         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[7]/C
                         clock pessimism              0.000     5.554    
    SLICE_X40Y14         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.032     5.522    hdmi_controller/reset_power_on_i2c/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.522    
                         arrival time                           5.742    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 0.334ns (7.035%)  route 4.408ns (92.965%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.420ns (routing 1.568ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        1.706     2.971    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.035     3.006 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        1.740     4.746    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.780 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      0.962     5.742    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y14         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.245     3.107    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.135 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, estimated)      2.420     5.554    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y14         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[8]/C
                         clock pessimism              0.000     5.554    
    SLICE_X40Y14         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.032     5.522    hdmi_controller/reset_power_on_i2c/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.522    
                         arrival time                           5.742    
  -------------------------------------------------------------------
                         slack                                  0.219    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_297m_clk_wiz_0
  To Clock:  clk_297m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.706ns,  Total Violation        0.000ns
Hold  :            6  Failing Endpoints,  Worst Slack       -0.008ns,  Total Violation       -0.046ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/BUFGCE_DIV_PIXEL_CLK/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.571ns  (logic 0.587ns (8.927%)  route 5.984ns (91.073%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 8.418 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.545ns (routing 1.141ns, distribution 0.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        2.510     4.025    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.097 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        3.474     7.571    pixel_processor/reset_i_IBUF_hold_fix_1_alias
    BUFGCE_DIV_X0Y1      BUFGCE_DIV                                   f  pixel_processor/BUFGCE_DIV_PIXEL_CLK/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.895 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.935    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.935 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     4.218    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.242 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760     6.002    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.632 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217     6.849    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.873 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.545     8.418    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV                                   r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/I
                         clock pessimism              0.000     8.418    
                         clock uncertainty           -0.060     8.357    
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Recov_BUFGCE_DIV_I_CLR)
                                                     -0.081     8.276    pixel_processor/BUFGCE_DIV_PIXEL_CLK
  -------------------------------------------------------------------
                         required time                          8.276    
                         arrival time                          -7.571    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/video_timing_ctrl/h_pos_reg[3]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.580ns  (logic 0.657ns (9.979%)  route 5.923ns (90.021%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 8.723 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.850ns (routing 1.141ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        2.510     4.025    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.097 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        2.569     6.666    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     6.736 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      0.844     7.580    pixel_processor/video_timing_ctrl/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X16Y71         FDCE                                         f  pixel_processor/video_timing_ctrl/h_pos_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.895 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.935    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.935 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     4.218    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.242 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760     6.002    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.632 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217     6.849    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.873 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.850     8.723    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X16Y71         FDCE                                         r  pixel_processor/video_timing_ctrl/h_pos_reg[3]/C
                         clock pessimism              0.000     8.723    
                         clock uncertainty           -0.060     8.662    
    SLICE_X16Y71         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     8.596    pixel_processor/video_timing_ctrl/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/video_timing_ctrl/v_pos_reg[6]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.565ns  (logic 0.657ns (10.001%)  route 5.908ns (89.999%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.349ns = ( 8.716 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.843ns (routing 1.141ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        2.510     4.025    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.097 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        2.569     6.666    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     6.736 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      0.829     7.565    pixel_processor/video_timing_ctrl/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X17Y71         FDCE                                         f  pixel_processor/video_timing_ctrl/v_pos_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.895 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.935    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.935 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     4.218    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.242 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760     6.002    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.632 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217     6.849    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.873 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.843     8.716    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X17Y71         FDCE                                         r  pixel_processor/video_timing_ctrl/v_pos_reg[6]/C
                         clock pessimism              0.000     8.716    
                         clock uncertainty           -0.060     8.655    
    SLICE_X17Y71         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     8.589    pixel_processor/video_timing_ctrl/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          8.589    
                         arrival time                          -7.565    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/video_timing_ctrl/v_pos_reg[10]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.564ns  (logic 0.657ns (10.003%)  route 5.907ns (89.997%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.351ns = ( 8.718 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.845ns (routing 1.141ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        2.510     4.025    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.097 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        2.569     6.666    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     6.736 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      0.828     7.564    pixel_processor/video_timing_ctrl/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X17Y71         FDCE                                         f  pixel_processor/video_timing_ctrl/v_pos_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.895 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.935    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.935 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     4.218    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.242 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760     6.002    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.632 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217     6.849    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.873 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.845     8.718    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X17Y71         FDCE                                         r  pixel_processor/video_timing_ctrl/v_pos_reg[10]/C
                         clock pessimism              0.000     8.718    
                         clock uncertainty           -0.060     8.657    
    SLICE_X17Y71         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     8.591    pixel_processor/video_timing_ctrl/v_pos_reg[10]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -7.564    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/video_timing_ctrl/h_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.537ns  (logic 0.657ns (10.044%)  route 5.880ns (89.956%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 8.722 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.849ns (routing 1.141ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        2.510     4.025    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.097 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        2.569     6.666    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     6.736 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      0.801     7.537    pixel_processor/video_timing_ctrl/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X15Y71         FDCE                                         f  pixel_processor/video_timing_ctrl/h_pos_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.895 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.935    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.935 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     4.218    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.242 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760     6.002    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.632 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217     6.849    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.873 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.849     8.722    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X15Y71         FDCE                                         r  pixel_processor/video_timing_ctrl/h_pos_reg[0]/C
                         clock pessimism              0.000     8.722    
                         clock uncertainty           -0.060     8.661    
    SLICE_X15Y71         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     8.595    pixel_processor/video_timing_ctrl/h_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/v_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.528ns  (logic 0.657ns (10.058%)  route 5.871ns (89.942%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.348ns = ( 8.715 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.842ns (routing 1.141ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        2.510     4.025    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.097 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        2.569     6.666    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     6.736 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      0.792     7.528    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X14Y69         FDCE                                         f  hdmi_controller/color_bar_gen/v_cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.895 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.935    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.935 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     4.218    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.242 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760     6.002    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.632 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217     6.849    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.873 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.842     8.715    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X14Y69         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[5]/C
                         clock pessimism              0.000     8.715    
                         clock uncertainty           -0.060     8.654    
    SLICE_X14Y69         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     8.588    hdmi_controller/color_bar_gen/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/v_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.527ns  (logic 0.657ns (10.060%)  route 5.870ns (89.940%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.350ns = ( 8.717 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.844ns (routing 1.141ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        2.510     4.025    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.097 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        2.569     6.666    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     6.736 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      0.791     7.527    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X14Y69         FDCE                                         f  hdmi_controller/color_bar_gen/v_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.895 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.935    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.935 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     4.218    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.242 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760     6.002    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.632 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217     6.849    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.873 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.844     8.717    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X14Y69         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[2]/C
                         clock pessimism              0.000     8.717    
                         clock uncertainty           -0.060     8.656    
    SLICE_X14Y69         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     8.590    hdmi_controller/color_bar_gen/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.590    
                         arrival time                          -7.527    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/v_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.527ns  (logic 0.657ns (10.060%)  route 5.870ns (89.940%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.350ns = ( 8.717 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.844ns (routing 1.141ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        2.510     4.025    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.097 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        2.569     6.666    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     6.736 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      0.791     7.527    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X14Y69         FDCE                                         f  hdmi_controller/color_bar_gen/v_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.895 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.935    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.935 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     4.218    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.242 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760     6.002    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.632 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217     6.849    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.873 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.844     8.717    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X14Y69         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[3]/C
                         clock pessimism              0.000     8.717    
                         clock uncertainty           -0.060     8.656    
    SLICE_X14Y69         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066     8.590    hdmi_controller/color_bar_gen/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.590    
                         arrival time                          -7.527    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/v_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.527ns  (logic 0.657ns (10.060%)  route 5.870ns (89.940%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.350ns = ( 8.717 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.844ns (routing 1.141ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        2.510     4.025    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.097 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        2.569     6.666    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     6.736 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      0.791     7.527    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X14Y69         FDCE                                         f  hdmi_controller/color_bar_gen/v_cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.895 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.935    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.935 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     4.218    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.242 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760     6.002    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.632 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217     6.849    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.873 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.844     8.717    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X14Y69         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[4]/C
                         clock pessimism              0.000     8.717    
                         clock uncertainty           -0.060     8.656    
    SLICE_X14Y69         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066     8.590    hdmi_controller/color_bar_gen/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.590    
                         arrival time                          -7.527    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/video_timing_ctrl/h_pos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.529ns  (logic 0.657ns (10.056%)  route 5.872ns (89.944%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.357ns = ( 8.724 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.851ns (routing 1.141ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        2.510     4.025    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.097 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        2.569     6.666    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     6.736 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      0.793     7.529    pixel_processor/video_timing_ctrl/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X16Y70         FDCE                                         f  pixel_processor/video_timing_ctrl/h_pos_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.895 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.935    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.935 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     4.218    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.242 r  BUFG_inst/O
                         net (fo=605, estimated)      1.760     6.002    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.632 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.217     6.849    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.873 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      1.851     8.724    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X16Y70         FDCE                                         r  pixel_processor/video_timing_ctrl/h_pos_reg[2]/C
                         clock pessimism              0.000     8.724    
                         clock uncertainty           -0.060     8.663    
    SLICE_X16Y70         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     8.597    pixel_processor/video_timing_ctrl/h_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          8.597    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  1.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.008ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/h_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.334ns (7.921%)  route 3.878ns (92.079%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.115ns (routing 1.257ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        1.706     2.971    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.035     3.006 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        1.740     4.746    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.780 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      0.432     5.212    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X12Y72         FDCE                                         f  hdmi_controller/color_bar_gen/h_cnt_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      2.115     5.251    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X12Y72         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[12]/C
                         clock pessimism              0.000     5.251    
    SLICE_X12Y72         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.032     5.219    hdmi_controller/color_bar_gen/h_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.219    
                         arrival time                           5.212    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (VIOLATED) :        -0.008ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/h_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.334ns (7.921%)  route 3.878ns (92.079%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.115ns (routing 1.257ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        1.706     2.971    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.035     3.006 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        1.740     4.746    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.780 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      0.432     5.212    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X12Y72         FDCE                                         f  hdmi_controller/color_bar_gen/h_cnt_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      2.115     5.251    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X12Y72         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[13]/C
                         clock pessimism              0.000     5.251    
    SLICE_X12Y72         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.032     5.219    hdmi_controller/color_bar_gen/h_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.219    
                         arrival time                           5.212    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (VIOLATED) :        -0.008ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/h_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.334ns (7.921%)  route 3.878ns (92.079%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.115ns (routing 1.257ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        1.706     2.971    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.035     3.006 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        1.740     4.746    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.780 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      0.432     5.212    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X12Y72         FDCE                                         f  hdmi_controller/color_bar_gen/h_cnt_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      2.115     5.251    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X12Y72         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[14]/C
                         clock pessimism              0.000     5.251    
    SLICE_X12Y72         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.032     5.219    hdmi_controller/color_bar_gen/h_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.219    
                         arrival time                           5.212    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (VIOLATED) :        -0.008ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/video_timing_ctrl/h_pos_reg[10]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.334ns (7.921%)  route 3.878ns (92.079%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.115ns (routing 1.257ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        1.706     2.971    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.035     3.006 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        1.740     4.746    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.780 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      0.432     5.212    pixel_processor/video_timing_ctrl/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X12Y72         FDCE                                         f  pixel_processor/video_timing_ctrl/h_pos_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      2.115     5.251    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X12Y72         FDCE                                         r  pixel_processor/video_timing_ctrl/h_pos_reg[10]/C
                         clock pessimism              0.000     5.251    
    SLICE_X12Y72         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.032     5.219    pixel_processor/video_timing_ctrl/h_pos_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.219    
                         arrival time                           5.212    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (VIOLATED) :        -0.007ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/video_timing_ctrl/h_pos_reg[5]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 0.334ns (7.939%)  route 3.868ns (92.061%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.240ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.104ns (routing 1.257ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        1.706     2.971    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.035     3.006 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        1.740     4.746    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.780 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      0.422     5.202    pixel_processor/video_timing_ctrl/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X13Y72         FDCE                                         f  pixel_processor/video_timing_ctrl/h_pos_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      2.104     5.240    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X13Y72         FDCE                                         r  pixel_processor/video_timing_ctrl/h_pos_reg[5]/C
                         clock pessimism              0.000     5.240    
    SLICE_X13Y72         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.032     5.208    pixel_processor/video_timing_ctrl/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.208    
                         arrival time                           5.202    
  -------------------------------------------------------------------
                         slack                                 -0.007    

Slack (VIOLATED) :        -0.007ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/video_timing_ctrl/h_pos_reg[8]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 0.334ns (7.939%)  route 3.868ns (92.061%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.240ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.104ns (routing 1.257ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        1.706     2.971    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.035     3.006 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        1.740     4.746    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.780 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      0.422     5.202    pixel_processor/video_timing_ctrl/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X13Y72         FDCE                                         f  pixel_processor/video_timing_ctrl/h_pos_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      2.104     5.240    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X13Y72         FDCE                                         r  pixel_processor/video_timing_ctrl/h_pos_reg[8]/C
                         clock pessimism              0.000     5.240    
    SLICE_X13Y72         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.032     5.208    pixel_processor/video_timing_ctrl/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.208    
                         arrival time                           5.202    
  -------------------------------------------------------------------
                         slack                                 -0.007    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/active_x_reg[5]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.334ns (7.904%)  route 3.887ns (92.096%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.114ns (routing 1.257ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        1.706     2.971    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.035     3.006 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        1.740     4.746    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.780 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      0.441     5.221    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X11Y70         FDCE                                         f  hdmi_controller/color_bar_gen/active_x_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      2.114     5.250    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y70         FDCE                                         r  hdmi_controller/color_bar_gen/active_x_reg[5]/C
                         clock pessimism              0.000     5.250    
    SLICE_X11Y70         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.032     5.218    hdmi_controller/color_bar_gen/active_x_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.221    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/active_x_reg[6]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.334ns (7.904%)  route 3.887ns (92.096%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.114ns (routing 1.257ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        1.706     2.971    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.035     3.006 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        1.740     4.746    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.780 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      0.441     5.221    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X11Y70         FDCE                                         f  hdmi_controller/color_bar_gen/active_x_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      2.114     5.250    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y70         FDCE                                         r  hdmi_controller/color_bar_gen/active_x_reg[6]/C
                         clock pessimism              0.000     5.250    
    SLICE_X11Y70         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.032     5.218    hdmi_controller/color_bar_gen/active_x_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.221    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/active_x_reg[7]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.334ns (7.904%)  route 3.887ns (92.096%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.114ns (routing 1.257ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        1.706     2.971    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.035     3.006 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        1.740     4.746    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.780 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      0.441     5.221    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X11Y70         FDCE                                         f  hdmi_controller/color_bar_gen/active_x_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      2.114     5.250    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y70         FDCE                                         r  hdmi_controller/color_bar_gen/active_x_reg[7]/C
                         clock pessimism              0.000     5.250    
    SLICE_X11Y70         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.032     5.218    hdmi_controller/color_bar_gen/active_x_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.221    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/active_x_reg[8]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.334ns (7.904%)  route 3.887ns (92.096%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.114ns (routing 1.257ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        1.706     2.971    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.035     3.006 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        1.740     4.746    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.780 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, estimated)      0.441     5.221    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X11Y70         FDCE                                         f  hdmi_controller/color_bar_gen/active_x_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
                         net (fo=605, estimated)      1.954     2.989    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.862 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.247     3.109    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.137 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, estimated)      2.114     5.250    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y70         FDCE                                         r  hdmi_controller/color_bar_gen/active_x_reg[8]/C
                         clock pessimism              0.000     5.250    
    SLICE_X11Y70         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.032     5.218    hdmi_controller/color_bar_gen/active_x_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.221    
  -------------------------------------------------------------------
                         slack                                  0.002    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  csi
  To Clock:  csi

Setup :            1  Failing Endpoint ,  Worst Slack       -0.323ns,  Total Violation       -0.323ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.489ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.323ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/CLR
                            (recovery check against rising-edge clock csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (csi rise@2.500ns - csi rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.515ns (21.909%)  route 1.834ns (78.091%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.642ns = ( 3.142 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        1.834     3.349    mipi_subsystem/mipi_dphy/lopt
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   f  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        2.500     2.500 r  
    AA19                                              0.000     2.500 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     2.500    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.805 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.040     2.845    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.845 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.297     3.142    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/I
                         clock pessimism              0.000     3.142    
                         clock uncertainty           -0.035     3.107    
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Recov_BUFGCE_DIV_I_CLR)
                                                     -0.081     3.026    mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst
  -------------------------------------------------------------------
                         required time                          3.026    
                         arrival time                          -3.349    
  -------------------------------------------------------------------
                         slack                                 -0.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.489ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/CLR
                            (removal check against rising-edge clock csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.150ns (15.100%)  route 0.841ns (84.900%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     1.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        0.841     1.991    mipi_subsystem/mipi_dphy/lopt
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   f  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.050     0.335    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.182     0.517    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/I
                         clock pessimism              0.000     0.517    
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Remov_BUFGCE_DIV_I_CLR)
                                                     -0.015     0.502    mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  1.489    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       48.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.281ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.296ns (20.414%)  route 1.154ns (79.586%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 54.204 - 50.000 ) 
    Source Clock Delay      (SCD):    9.227ns
    Clock Pessimism Removal (CPR):    4.856ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 1.249ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.819ns (routing 1.141ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        2.755     7.055    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      2.144     9.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     9.303 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, estimated)        0.168     9.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X96Y98         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     9.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, estimated)        0.168     9.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X96Y101        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.068     9.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, estimated)       0.818    10.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.896    52.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.819    54.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.856    59.060    
                         clock uncertainty           -0.035    59.024    
    SLICE_X72Y103        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    58.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         58.958    
                         arrival time                         -10.677    
  -------------------------------------------------------------------
                         slack                                 48.281    

Slack (MET) :             48.281ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.296ns (20.414%)  route 1.154ns (79.586%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 54.204 - 50.000 ) 
    Source Clock Delay      (SCD):    9.227ns
    Clock Pessimism Removal (CPR):    4.856ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 1.249ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.819ns (routing 1.141ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        2.755     7.055    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      2.144     9.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     9.303 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, estimated)        0.168     9.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X96Y98         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     9.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, estimated)        0.168     9.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X96Y101        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.068     9.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, estimated)       0.818    10.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.896    52.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.819    54.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.856    59.060    
                         clock uncertainty           -0.035    59.024    
    SLICE_X72Y103        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    58.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         58.958    
                         arrival time                         -10.677    
  -------------------------------------------------------------------
                         slack                                 48.281    

Slack (MET) :             48.284ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.296ns (20.428%)  route 1.153ns (79.572%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 54.206 - 50.000 ) 
    Source Clock Delay      (SCD):    9.227ns
    Clock Pessimism Removal (CPR):    4.856ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 1.249ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.821ns (routing 1.141ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        2.755     7.055    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      2.144     9.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     9.303 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, estimated)        0.168     9.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X96Y98         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     9.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, estimated)        0.168     9.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X96Y101        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.068     9.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, estimated)       0.817    10.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.896    52.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.821    54.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.856    59.062    
                         clock uncertainty           -0.035    59.026    
    SLICE_X72Y103        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    58.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         58.960    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                 48.284    

Slack (MET) :             48.284ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.296ns (20.428%)  route 1.153ns (79.572%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 54.206 - 50.000 ) 
    Source Clock Delay      (SCD):    9.227ns
    Clock Pessimism Removal (CPR):    4.856ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 1.249ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.821ns (routing 1.141ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        2.755     7.055    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      2.144     9.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     9.303 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, estimated)        0.168     9.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X96Y98         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     9.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, estimated)        0.168     9.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X96Y101        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.068     9.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, estimated)       0.817    10.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.896    52.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.821    54.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.856    59.062    
                         clock uncertainty           -0.035    59.026    
    SLICE_X72Y103        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    58.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         58.960    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                 48.284    

Slack (MET) :             48.284ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.296ns (20.428%)  route 1.153ns (79.572%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 54.206 - 50.000 ) 
    Source Clock Delay      (SCD):    9.227ns
    Clock Pessimism Removal (CPR):    4.856ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 1.249ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.821ns (routing 1.141ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        2.755     7.055    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      2.144     9.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     9.303 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, estimated)        0.168     9.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X96Y98         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     9.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, estimated)        0.168     9.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X96Y101        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.068     9.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, estimated)       0.817    10.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.896    52.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.821    54.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.856    59.062    
                         clock uncertainty           -0.035    59.026    
    SLICE_X72Y103        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    58.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         58.960    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                 48.284    

Slack (MET) :             48.284ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.296ns (20.428%)  route 1.153ns (79.572%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 54.206 - 50.000 ) 
    Source Clock Delay      (SCD):    9.227ns
    Clock Pessimism Removal (CPR):    4.856ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 1.249ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.821ns (routing 1.141ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        2.755     7.055    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      2.144     9.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     9.303 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, estimated)        0.168     9.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X96Y98         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     9.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, estimated)        0.168     9.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X96Y101        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.068     9.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, estimated)       0.817    10.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.896    52.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.821    54.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.856    59.062    
                         clock uncertainty           -0.035    59.026    
    SLICE_X72Y103        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    58.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         58.960    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                 48.284    

Slack (MET) :             48.284ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.296ns (20.428%)  route 1.153ns (79.572%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 54.206 - 50.000 ) 
    Source Clock Delay      (SCD):    9.227ns
    Clock Pessimism Removal (CPR):    4.856ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 1.249ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.821ns (routing 1.141ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        2.755     7.055    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      2.144     9.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     9.303 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, estimated)        0.168     9.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X96Y98         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     9.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, estimated)        0.168     9.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X96Y101        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.068     9.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, estimated)       0.817    10.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.896    52.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.821    54.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.856    59.062    
                         clock uncertainty           -0.035    59.026    
    SLICE_X72Y103        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    58.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         58.960    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                 48.284    

Slack (MET) :             48.284ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.296ns (20.428%)  route 1.153ns (79.572%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 54.206 - 50.000 ) 
    Source Clock Delay      (SCD):    9.227ns
    Clock Pessimism Removal (CPR):    4.856ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 1.249ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.821ns (routing 1.141ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        2.755     7.055    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      2.144     9.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     9.303 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, estimated)        0.168     9.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X96Y98         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     9.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, estimated)        0.168     9.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X96Y101        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.068     9.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, estimated)       0.817    10.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.896    52.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.821    54.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.856    59.062    
                         clock uncertainty           -0.035    59.026    
    SLICE_X72Y103        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    58.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         58.960    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                 48.284    

Slack (MET) :             48.284ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.296ns (20.428%)  route 1.153ns (79.572%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 54.206 - 50.000 ) 
    Source Clock Delay      (SCD):    9.227ns
    Clock Pessimism Removal (CPR):    4.856ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 1.249ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.821ns (routing 1.141ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        2.755     7.055    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      2.144     9.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     9.303 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, estimated)        0.168     9.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X96Y98         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     9.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, estimated)        0.168     9.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X96Y101        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.068     9.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, estimated)       0.817    10.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.896    52.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.821    54.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.856    59.062    
                         clock uncertainty           -0.035    59.026    
    SLICE_X72Y103        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    58.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         58.960    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                 48.284    

Slack (MET) :             48.284ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.296ns (20.428%)  route 1.153ns (79.572%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 54.206 - 50.000 ) 
    Source Clock Delay      (SCD):    9.227ns
    Clock Pessimism Removal (CPR):    4.856ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 1.249ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.821ns (routing 1.141ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        2.755     7.055    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      2.144     9.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     9.303 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, estimated)        0.168     9.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X96Y98         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     9.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, estimated)        0.168     9.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X96Y101        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.068     9.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, estimated)       0.817    10.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.896    52.361    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.821    54.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.856    59.062    
                         clock uncertainty           -0.035    59.026    
    SLICE_X72Y103        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    58.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         58.960    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                 48.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.039ns (25.325%)  route 0.115ns (74.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.471ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    4.407ns
  Clock Net Delay (Source):      1.123ns (routing 0.675ns, distribution 0.448ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.747ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.420     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.123     3.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y108        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     3.064 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, estimated)        0.115     3.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X64Y109        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.888     6.188    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.264     7.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y109        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -4.407     3.064    
    SLICE_X64Y109        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     3.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.044    
                         arrival time                           3.179    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.040ns (31.008%)  route 0.089ns (68.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.470ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    4.439ns
  Clock Net Delay (Source):      1.122ns (routing 0.675ns, distribution 0.447ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.747ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.420     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.122     3.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.064 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, estimated)       0.089     3.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X65Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.888     6.188    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.263     7.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X65Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -4.439     3.031    
    SLICE_X65Y108        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     3.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           3.153    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.040ns (31.008%)  route 0.089ns (68.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.470ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    4.439ns
  Clock Net Delay (Source):      1.122ns (routing 0.675ns, distribution 0.447ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.747ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.420     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.122     3.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.064 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, estimated)       0.089     3.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X65Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.888     6.188    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.263     7.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X65Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -4.439     3.031    
    SLICE_X65Y108        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     3.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           3.153    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.039ns (23.636%)  route 0.126ns (76.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.477ns
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    4.407ns
  Clock Net Delay (Source):      1.126ns (routing 0.675ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.747ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.420     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.126     3.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X60Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.067 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, estimated)       0.126     3.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X61Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.888     6.188    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.270     7.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -4.407     3.070    
    SLICE_X61Y112        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     3.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.039ns (23.636%)  route 0.126ns (76.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.477ns
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    4.407ns
  Clock Net Delay (Source):      1.126ns (routing 0.675ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.747ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.420     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.126     3.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X60Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.067 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, estimated)       0.126     3.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X61Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.888     6.188    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.270     7.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.407     3.070    
    SLICE_X61Y112        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     3.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.039ns (23.636%)  route 0.126ns (76.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.477ns
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    4.407ns
  Clock Net Delay (Source):      1.126ns (routing 0.675ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.747ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.420     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.126     3.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X60Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.067 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, estimated)       0.126     3.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X61Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.888     6.188    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.270     7.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -4.407     3.070    
    SLICE_X61Y112        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     3.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.039ns (23.636%)  route 0.126ns (76.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.477ns
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    4.407ns
  Clock Net Delay (Source):      1.126ns (routing 0.675ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.747ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.420     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.126     3.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X60Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.067 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, estimated)       0.126     3.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X61Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.888     6.188    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.270     7.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.407     3.070    
    SLICE_X61Y112        FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     3.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.040ns (24.390%)  route 0.124ns (75.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.472ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    4.407ns
  Clock Net Delay (Source):      1.122ns (routing 0.675ns, distribution 0.447ns)
  Clock Net Delay (Destination): 1.265ns (routing 0.747ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.420     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.122     3.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.064 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, estimated)       0.124     3.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X66Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.888     6.188    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.265     7.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X66Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -4.407     3.065    
    SLICE_X66Y108        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     3.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.045    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.040ns (24.390%)  route 0.124ns (75.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.472ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    4.407ns
  Clock Net Delay (Source):      1.122ns (routing 0.675ns, distribution 0.447ns)
  Clock Net Delay (Destination): 1.265ns (routing 0.747ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.420     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.122     3.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.064 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, estimated)       0.124     3.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X66Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.888     6.188    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.265     7.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X66Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.407     3.065    
    SLICE_X66Y108        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     3.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.045    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.040ns (24.390%)  route 0.124ns (75.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.472ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    4.407ns
  Clock Net Delay (Source):      1.122ns (routing 0.675ns, distribution 0.447ns)
  Clock Net Delay (Destination): 1.265ns (routing 0.747ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.420     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.122     3.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.064 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, estimated)       0.124     3.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X66Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, estimated)        1.888     6.188    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, estimated)      1.265     7.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X66Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -4.407     3.065    
    SLICE_X66Y108        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     3.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.045    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.143    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  csi
  To Clock:  dphy_byte_clk

Setup :           27  Failing Endpoints,  Worst Slack       -7.083ns,  Total Violation     -190.521ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.959ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.083ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/data_valid_reg_reg/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.243ns  (logic 8.438ns (91.291%)  route 0.805ns (8.709%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.011ns = ( 11.011 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.011ns (routing 0.210ns, distribution 0.801ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.188 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.805    17.993    pixel_processor/debayer_filter/frame_sync_i
    SLICE_X0Y91          FDCE                                         f  pixel_processor/debayer_filter/data_valid_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.011    11.011    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/debayer_filter/data_valid_reg_reg/C
                         clock pessimism              0.000    11.011    
                         clock uncertainty           -0.035    10.976    
    SLICE_X0Y91          FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    10.910    pixel_processor/debayer_filter/data_valid_reg_reg
  -------------------------------------------------------------------
                         required time                         10.910    
                         arrival time                         -17.993    
  -------------------------------------------------------------------
                         slack                                 -7.083    

Slack (VIOLATED) :        -7.083ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/output_valid_o_reg/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.243ns  (logic 8.438ns (91.291%)  route 0.805ns (8.709%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.011ns = ( 11.011 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.011ns (routing 0.210ns, distribution 0.801ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.188 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.805    17.993    pixel_processor/debayer_filter/frame_sync_i
    SLICE_X0Y91          FDCE                                         f  pixel_processor/debayer_filter/output_valid_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.011    11.011    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/debayer_filter/output_valid_o_reg/C
                         clock pessimism              0.000    11.011    
                         clock uncertainty           -0.035    10.976    
    SLICE_X0Y91          FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    10.910    pixel_processor/debayer_filter/output_valid_o_reg
  -------------------------------------------------------------------
                         required time                         10.910    
                         arrival time                         -17.993    
  -------------------------------------------------------------------
                         slack                                 -7.083    

Slack (VIOLATED) :        -7.083ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[5]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.243ns  (logic 8.438ns (91.291%)  route 0.805ns (8.709%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.011ns = ( 11.011 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.011ns (routing 0.210ns, distribution 0.801ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.188 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.805    17.993    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y91          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.011    11.011    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[5]/C
                         clock pessimism              0.000    11.011    
                         clock uncertainty           -0.035    10.976    
    SLICE_X0Y91          FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    10.910    pixel_processor/output_reformatter/write_address_reg[5]
  -------------------------------------------------------------------
                         required time                         10.910    
                         arrival time                         -17.993    
  -------------------------------------------------------------------
                         slack                                 -7.083    

Slack (VIOLATED) :        -7.083ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[6]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.243ns  (logic 8.438ns (91.291%)  route 0.805ns (8.709%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.011ns = ( 11.011 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.011ns (routing 0.210ns, distribution 0.801ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.188 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.805    17.993    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y91          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.011    11.011    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[6]/C
                         clock pessimism              0.000    11.011    
                         clock uncertainty           -0.035    10.976    
    SLICE_X0Y91          FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    10.910    pixel_processor/output_reformatter/write_address_reg[6]
  -------------------------------------------------------------------
                         required time                         10.910    
                         arrival time                         -17.993    
  -------------------------------------------------------------------
                         slack                                 -7.083    

Slack (VIOLATED) :        -7.081ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/data_valid_reg2_reg/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.243ns  (logic 8.438ns (91.291%)  route 0.805ns (8.709%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 11.013 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.013ns (routing 0.210ns, distribution 0.803ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.188 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.805    17.993    pixel_processor/debayer_filter/frame_sync_i
    SLICE_X0Y93          FDCE                                         f  pixel_processor/debayer_filter/data_valid_reg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.013    11.013    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/debayer_filter/data_valid_reg2_reg/C
                         clock pessimism              0.000    11.013    
                         clock uncertainty           -0.035    10.978    
    SLICE_X0Y93          FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    10.912    pixel_processor/debayer_filter/data_valid_reg2_reg
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                         -17.993    
  -------------------------------------------------------------------
                         slack                                 -7.081    

Slack (VIOLATED) :        -7.081ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/last_line_sync_reg/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.243ns  (logic 8.438ns (91.291%)  route 0.805ns (8.709%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 11.013 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.013ns (routing 0.210ns, distribution 0.803ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.188 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.805    17.993    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y93          FDCE                                         f  pixel_processor/output_reformatter/last_line_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.013    11.013    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/last_line_sync_reg/C
                         clock pessimism              0.000    11.013    
                         clock uncertainty           -0.035    10.978    
    SLICE_X0Y93          FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    10.912    pixel_processor/output_reformatter/last_line_sync_reg
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                         -17.993    
  -------------------------------------------------------------------
                         slack                                 -7.081    

Slack (VIOLATED) :        -7.081ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[0]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.243ns  (logic 8.438ns (91.291%)  route 0.805ns (8.709%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 11.013 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.013ns (routing 0.210ns, distribution 0.803ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.188 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.805    17.993    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y93          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.013    11.013    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[0]/C
                         clock pessimism              0.000    11.013    
                         clock uncertainty           -0.035    10.978    
    SLICE_X0Y93          FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    10.912    pixel_processor/output_reformatter/write_address_reg[0]
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                         -17.993    
  -------------------------------------------------------------------
                         slack                                 -7.081    

Slack (VIOLATED) :        -7.081ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[1]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.243ns  (logic 8.438ns (91.291%)  route 0.805ns (8.709%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 11.013 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.013ns (routing 0.210ns, distribution 0.803ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.188 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.805    17.993    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y93          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.013    11.013    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[1]/C
                         clock pessimism              0.000    11.013    
                         clock uncertainty           -0.035    10.978    
    SLICE_X0Y93          FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    10.912    pixel_processor/output_reformatter/write_address_reg[1]
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                         -17.993    
  -------------------------------------------------------------------
                         slack                                 -7.081    

Slack (VIOLATED) :        -7.081ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[3]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.243ns  (logic 8.438ns (91.291%)  route 0.805ns (8.709%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 11.013 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.013ns (routing 0.210ns, distribution 0.803ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.188 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.805    17.993    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y93          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.013    11.013    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[3]/C
                         clock pessimism              0.000    11.013    
                         clock uncertainty           -0.035    10.978    
    SLICE_X0Y93          FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    10.912    pixel_processor/output_reformatter/write_address_reg[3]
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                         -17.993    
  -------------------------------------------------------------------
                         slack                                 -7.081    

Slack (VIOLATED) :        -7.081ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[4]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.243ns  (logic 8.438ns (91.291%)  route 0.805ns (8.709%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 11.013 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.013ns (routing 0.210ns, distribution 0.803ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.188 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.805    17.993    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y93          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.013    11.013    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[4]/C
                         clock pessimism              0.000    11.013    
                         clock uncertainty           -0.035    10.978    
    SLICE_X0Y93          FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    10.912    pixel_processor/output_reformatter/write_address_reg[4]
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                         -17.993    
  -------------------------------------------------------------------
                         slack                                 -7.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.959ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        6.477ns  (logic 5.995ns (92.558%)  route 0.482ns (7.442%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.753ns (routing 0.144ns, distribution 0.609ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     1.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     7.245 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.482     7.727    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y92          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     0.753     0.753    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/C
                         clock pessimism              0.000     0.753    
                         clock uncertainty            0.035     0.788    
    SLICE_X0Y92          FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     0.768    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           7.727    
  -------------------------------------------------------------------
                         slack                                  6.959    

Slack (MET) :             6.959ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        6.477ns  (logic 5.995ns (92.558%)  route 0.482ns (7.442%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.753ns (routing 0.144ns, distribution 0.609ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     1.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     7.245 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.482     7.727    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y92          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     0.753     0.753    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/C
                         clock pessimism              0.000     0.753    
                         clock uncertainty            0.035     0.788    
    SLICE_X0Y92          FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     0.768    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           7.727    
  -------------------------------------------------------------------
                         slack                                  6.959    

Slack (MET) :             6.959ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        6.477ns  (logic 5.995ns (92.558%)  route 0.482ns (7.442%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.753ns (routing 0.144ns, distribution 0.609ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     1.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     7.245 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.482     7.727    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y92          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     0.753     0.753    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/C
                         clock pessimism              0.000     0.753    
                         clock uncertainty            0.035     0.788    
    SLICE_X0Y92          FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     0.768    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           7.727    
  -------------------------------------------------------------------
                         slack                                  6.959    

Slack (MET) :             6.959ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        6.477ns  (logic 5.995ns (92.558%)  route 0.482ns (7.442%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.753ns (routing 0.144ns, distribution 0.609ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     1.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     7.245 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.482     7.727    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y92          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     0.753     0.753    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/C
                         clock pessimism              0.000     0.753    
                         clock uncertainty            0.035     0.788    
    SLICE_X0Y92          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.768    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           7.727    
  -------------------------------------------------------------------
                         slack                                  6.959    

Slack (MET) :             6.959ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        6.477ns  (logic 5.995ns (92.558%)  route 0.482ns (7.442%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.753ns (routing 0.144ns, distribution 0.609ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     1.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     7.245 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.482     7.727    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y92          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     0.753     0.753    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/C
                         clock pessimism              0.000     0.753    
                         clock uncertainty            0.035     0.788    
    SLICE_X0Y92          FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     0.768    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           7.727    
  -------------------------------------------------------------------
                         slack                                  6.959    

Slack (MET) :             6.959ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        6.477ns  (logic 5.995ns (92.558%)  route 0.482ns (7.442%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.753ns (routing 0.144ns, distribution 0.609ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     1.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     7.245 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.482     7.727    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y92          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     0.753     0.753    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/C
                         clock pessimism              0.000     0.753    
                         clock uncertainty            0.035     0.788    
    SLICE_X0Y92          FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     0.768    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           7.727    
  -------------------------------------------------------------------
                         slack                                  6.959    

Slack (MET) :             6.959ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        6.477ns  (logic 5.995ns (92.558%)  route 0.482ns (7.442%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.753ns (routing 0.144ns, distribution 0.609ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     1.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     7.245 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.482     7.727    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y92          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     0.753     0.753    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/C
                         clock pessimism              0.000     0.753    
                         clock uncertainty            0.035     0.788    
    SLICE_X0Y92          FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.768    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           7.727    
  -------------------------------------------------------------------
                         slack                                  6.959    

Slack (MET) :             6.959ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        6.477ns  (logic 5.995ns (92.558%)  route 0.482ns (7.442%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.753ns (routing 0.144ns, distribution 0.609ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     1.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     7.245 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.482     7.727    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y92          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     0.753     0.753    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/C
                         clock pessimism              0.000     0.753    
                         clock uncertainty            0.035     0.788    
    SLICE_X0Y92          FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     0.768    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           7.727    
  -------------------------------------------------------------------
                         slack                                  6.959    

Slack (MET) :             6.963ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        6.477ns  (logic 5.995ns (92.558%)  route 0.482ns (7.442%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        0.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.749ns (routing 0.144ns, distribution 0.605ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     1.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     7.245 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.482     7.727    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y92          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     0.749     0.749    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/C
                         clock pessimism              0.000     0.749    
                         clock uncertainty            0.035     0.784    
    SLICE_X0Y92          FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     0.764    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           7.727    
  -------------------------------------------------------------------
                         slack                                  6.963    

Slack (MET) :             6.963ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        6.477ns  (logic 5.995ns (92.558%)  route 0.482ns (7.442%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        0.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.749ns (routing 0.144ns, distribution 0.605ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     1.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     7.245 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=62, estimated)       0.482     7.727    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y92          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     0.749     0.749    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y92          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/C
                         clock pessimism              0.000     0.749    
                         clock uncertainty            0.035     0.784    
    SLICE_X0Y92          FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     0.764    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           7.727    
  -------------------------------------------------------------------
                         slack                                  6.963    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dphy_byte_clk
  To Clock:  dphy_byte_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.310ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.663ns (25.556%)  route 1.930ns (74.444%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 11.059 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.059ns (routing 0.210ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        1.768     3.283    mipi_subsystem/mipi_dphy/rx_clock_det_rst/lopt
    SLICE_X13Y107        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.431 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3/O
                         net (fo=2, estimated)        0.162     3.593    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3_n_0
    SLICE_X13Y107        FDCE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.059    11.059    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X13Y107        FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/C
                         clock pessimism              0.000    11.059    
                         clock uncertainty           -0.035    11.024    
    SLICE_X13Y107        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    10.958    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                          -3.593    
  -------------------------------------------------------------------
                         slack                                  7.365    

Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.663ns (25.556%)  route 1.930ns (74.444%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 11.059 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.059ns (routing 0.210ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        1.768     3.283    mipi_subsystem/mipi_dphy/rx_clock_det_rst/lopt
    SLICE_X13Y107        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.431 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3/O
                         net (fo=2, estimated)        0.162     3.593    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3_n_0
    SLICE_X13Y107        FDCE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.059    11.059    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X13Y107        FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/C
                         clock pessimism              0.000    11.059    
                         clock uncertainty           -0.035    11.024    
    SLICE_X13Y107        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    10.958    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                          -3.593    
  -------------------------------------------------------------------
                         slack                                  7.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.310ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.209ns (19.501%)  route 0.861ns (80.499%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.780ns (routing 0.144ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     1.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        0.796     1.946    mipi_subsystem/mipi_dphy/rx_clock_det_rst/lopt
    SLICE_X13Y107        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.059     2.005 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3/O
                         net (fo=2, estimated)        0.065     2.070    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3_n_0
    SLICE_X13Y107        FDCE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     0.780     0.780    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X13Y107        FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/C
                         clock pessimism              0.000     0.780    
    SLICE_X13Y107        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.760    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.310ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.209ns (19.501%)  route 0.861ns (80.499%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.780ns (routing 0.144ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     1.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        0.796     1.946    mipi_subsystem/mipi_dphy/rx_clock_det_rst/lopt
    SLICE_X13Y107        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.059     2.005 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3/O
                         net (fo=2, estimated)        0.065     2.070    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3_n_0
    SLICE_X13Y107        FDCE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     0.780     0.780    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X13Y107        FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/C
                         clock pessimism              0.000     0.780    
    SLICE_X13Y107        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     0.760    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  1.310    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_p
  To Clock:  dphy_byte_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (dphy_byte_clk rise@10.000ns - sys_clk_p rise@5.000ns)
  Data Path Delay:        0.525ns  (logic 0.203ns (38.667%)  route 0.322ns (61.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 11.059 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 8.139 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.105ns (routing 0.983ns, distribution 1.122ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.210ns, distribution 0.849ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     5.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     5.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     6.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.035 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      2.105     8.139    mipi_subsystem/mipi_dphy/rx_clock_det_rst/sys_clk_bufg_i
    SLICE_X13Y108        FDRE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     8.219 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[7]/Q
                         net (fo=3, estimated)        0.160     8.379    mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[7]
    SLICE_X13Y107        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     8.502 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3/O
                         net (fo=2, estimated)        0.162     8.664    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3_n_0
    SLICE_X13Y107        FDCE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.059    11.059    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X13Y107        FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/C
                         clock pessimism              0.000    11.059    
                         clock uncertainty           -0.035    11.024    
    SLICE_X13Y107        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    10.958    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (dphy_byte_clk rise@10.000ns - sys_clk_p rise@5.000ns)
  Data Path Delay:        0.525ns  (logic 0.203ns (38.667%)  route 0.322ns (61.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 11.059 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 8.139 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.105ns (routing 0.983ns, distribution 1.122ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.210ns, distribution 0.849ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     5.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     5.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     6.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.035 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      2.105     8.139    mipi_subsystem/mipi_dphy/rx_clock_det_rst/sys_clk_bufg_i
    SLICE_X13Y108        FDRE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     8.219 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[7]/Q
                         net (fo=3, estimated)        0.160     8.379    mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[7]
    SLICE_X13Y107        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     8.502 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3/O
                         net (fo=2, estimated)        0.162     8.664    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3_n_0
    SLICE_X13Y107        FDCE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     1.059    11.059    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X13Y107        FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/C
                         clock pessimism              0.000    11.059    
                         clock uncertainty           -0.035    11.024    
    SLICE_X13Y107        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    10.958    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                  2.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.028ns  (arrival time - required time)
  Source:                 mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.079ns (45.143%)  route 0.096ns (54.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.147ns (routing 0.538ns, distribution 0.609ns)
  Clock Net Delay (Destination): 0.780ns (routing 0.144ns, distribution 0.636ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.147     1.649    mipi_subsystem/mipi_dphy/rx_clock_det_rst/sys_clk_bufg_i
    SLICE_X13Y107        FDRE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.688 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[5]/Q
                         net (fo=4, estimated)        0.031     1.719    mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[5]
    SLICE_X13Y107        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.040     1.759 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3/O
                         net (fo=2, estimated)        0.065     1.824    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3_n_0
    SLICE_X13Y107        FDCE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     0.780     0.780    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X13Y107        FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/C
                         clock pessimism              0.000     0.780    
                         clock uncertainty            0.035     0.815    
    SLICE_X13Y107        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.795    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.028ns  (arrival time - required time)
  Source:                 mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.079ns (45.143%)  route 0.096ns (54.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.147ns (routing 0.538ns, distribution 0.609ns)
  Clock Net Delay (Destination): 0.780ns (routing 0.144ns, distribution 0.636ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.147     1.649    mipi_subsystem/mipi_dphy/rx_clock_det_rst/sys_clk_bufg_i
    SLICE_X13Y107        FDRE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.688 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[5]/Q
                         net (fo=4, estimated)        0.031     1.719    mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[5]
    SLICE_X13Y107        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.040     1.759 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3/O
                         net (fo=2, estimated)        0.065     1.824    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3_n_0
    SLICE_X13Y107        FDCE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, estimated)     0.780     0.780    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X13Y107        FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/C
                         clock pessimism              0.000     0.780    
                         clock uncertainty            0.035     0.815    
    SLICE_X13Y107        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     0.795    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  1.028    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            3  Failing Endpoints,  Worst Slack       -0.298ns,  Total Violation       -0.669ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.298ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/RST
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        6.610ns  (logic 0.623ns (9.419%)  route 5.987ns (90.581%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        2.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 7.764 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.889ns (routing 0.895ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        2.510     4.025    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.097 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        2.052     6.149    reset_i_IBUF_hold_fix_1
    SLICE_X39Y101        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     6.185 f  reset_n_x_inferred_i_1/O
                         net (fo=8, estimated)        1.425     7.610    mipi_subsystem/mipi_dphy/reset_n_i
    BITSLICE_CONTROL_X0Y11
                         IDELAYCTRL                                   f  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     5.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.875 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.889     7.764    mipi_subsystem/mipi_dphy/sys_clk_bufg_i
    BITSLICE_CONTROL_X0Y11
                         IDELAYCTRL                                   r  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/REFCLK
                         clock pessimism              0.000     7.764    
                         clock uncertainty           -0.035     7.728    
    BITSLICE_CONTROL_X0Y11
                         IDELAYCTRL (Recov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                     -0.417     7.311    mipi_subsystem/mipi_dphy/gen_idctl.delayctrl
  -------------------------------------------------------------------
                         required time                          7.311    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                 -0.298    

Slack (VIOLATED) :        -0.292ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0/RST
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        6.580ns  (logic 0.623ns (9.462%)  route 5.957ns (90.538%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        2.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 7.761 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.886ns (routing 0.895ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        2.510     4.025    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.097 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        2.052     6.149    reset_i_IBUF_hold_fix_1
    SLICE_X39Y101        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     6.185 f  reset_n_x_inferred_i_1/O
                         net (fo=8, estimated)        1.395     7.580    mipi_subsystem/mipi_dphy/reset_n_i
    BITSLICE_CONTROL_X0Y12
                         IDELAYCTRL                                   f  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     5.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.875 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.886     7.761    mipi_subsystem/mipi_dphy/sys_clk_bufg_i
    BITSLICE_CONTROL_X0Y12
                         IDELAYCTRL                                   r  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0/REFCLK
                         clock pessimism              0.000     7.761    
                         clock uncertainty           -0.035     7.725    
    BITSLICE_CONTROL_X0Y12
                         IDELAYCTRL (Recov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                     -0.438     7.287    mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0
  -------------------------------------------------------------------
                         required time                          7.287    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                 -0.292    

Slack (VIOLATED) :        -0.078ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0_1/RST
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        6.395ns  (logic 0.623ns (9.736%)  route 5.772ns (90.264%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        2.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns = ( 7.769 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.894ns (routing 0.895ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, estimated)        2.510     4.025    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     4.097 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, estimated)        2.052     6.149    reset_i_IBUF_hold_fix_1
    SLICE_X39Y101        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     6.185 f  reset_n_x_inferred_i_1/O
                         net (fo=8, estimated)        1.210     7.395    mipi_subsystem/mipi_dphy/reset_n_i
    BITSLICE_CONTROL_X0Y13
                         IDELAYCTRL                                   f  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     5.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.875 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.894     7.769    mipi_subsystem/mipi_dphy/sys_clk_bufg_i
    BITSLICE_CONTROL_X0Y13
                         IDELAYCTRL                                   r  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0_1/REFCLK
                         clock pessimism              0.000     7.769    
                         clock uncertainty           -0.035     7.733    
    BITSLICE_CONTROL_X0Y13
                         IDELAYCTRL (Recov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                     -0.417     7.316    mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0_1
  -------------------------------------------------------------------
                         required time                          7.316    
                         arrival time                          -7.395    
  -------------------------------------------------------------------
                         slack                                 -0.078    

Slack (MET) :             4.213ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.170ns (28.620%)  route 0.424ns (71.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 7.740 - 5.000 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.118ns (routing 0.983ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.895ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      2.118     3.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y110        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, estimated)        0.187     3.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X65Y110        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     3.509 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, estimated)        0.237     3.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X66Y110        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     5.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.875 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.865     7.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y110        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.322     8.061    
                         clock uncertainty           -0.035     8.026    
    SLICE_X66Y110        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066     7.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.960    
                         arrival time                          -3.746    
  -------------------------------------------------------------------
                         slack                                  4.213    

Slack (MET) :             4.213ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.170ns (28.620%)  route 0.424ns (71.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 7.740 - 5.000 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.118ns (routing 0.983ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.895ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      2.118     3.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y110        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, estimated)        0.187     3.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X65Y110        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     3.509 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, estimated)        0.237     3.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X66Y110        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     5.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.875 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.865     7.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y110        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.322     8.061    
                         clock uncertainty           -0.035     8.026    
    SLICE_X66Y110        FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.066     7.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.960    
                         arrival time                          -3.746    
  -------------------------------------------------------------------
                         slack                                  4.213    

Slack (MET) :             4.213ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.170ns (28.620%)  route 0.424ns (71.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 7.740 - 5.000 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.118ns (routing 0.983ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.895ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      2.118     3.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y110        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, estimated)        0.187     3.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X65Y110        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     3.509 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, estimated)        0.237     3.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X66Y110        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     5.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.875 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.865     7.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y110        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.322     8.061    
                         clock uncertainty           -0.035     8.026    
    SLICE_X66Y110        FDPE (Recov_FFF_SLICEM_C_PRE)
                                                     -0.066     7.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.960    
                         arrival time                          -3.746    
  -------------------------------------------------------------------
                         slack                                  4.213    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.170ns (29.617%)  route 0.404ns (70.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 7.727 - 5.000 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.115ns (routing 0.983ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.895ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      2.115     3.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y113        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.229 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, estimated)        0.187     3.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X63Y113        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     3.506 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, estimated)        0.217     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X63Y112        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     5.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.875 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.852     7.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.360     8.087    
                         clock uncertainty           -0.035     8.051    
    SLICE_X63Y112        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.066     7.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.985    
                         arrival time                          -3.723    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.170ns (29.617%)  route 0.404ns (70.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 7.727 - 5.000 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.115ns (routing 0.983ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.895ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      2.115     3.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y113        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.229 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, estimated)        0.187     3.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X63Y113        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     3.506 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, estimated)        0.217     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X63Y112        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     5.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.875 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.852     7.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.360     8.087    
                         clock uncertainty           -0.035     8.051    
    SLICE_X63Y112        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     7.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.985    
                         arrival time                          -3.723    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.170ns (29.617%)  route 0.404ns (70.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 7.727 - 5.000 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.115ns (routing 0.983ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.895ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      2.115     3.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y113        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.229 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, estimated)        0.187     3.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X63Y113        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     3.506 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, estimated)        0.217     3.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X63Y112        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     5.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.875 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.852     7.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.360     8.087    
                         clock uncertainty           -0.035     8.051    
    SLICE_X63Y112        FDPE (Recov_BFF_SLICEL_C_PRE)
                                                     -0.066     7.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.985    
                         arrival time                          -3.723    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.079ns (14.878%)  route 0.452ns (85.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 7.747 - 5.000 ) 
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.123ns (routing 0.983ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.895ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     1.007    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      2.123     3.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y103        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.236 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, estimated)      0.452     3.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X67Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.283     5.851    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.875 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.872     7.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X67Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.322     8.068    
                         clock uncertainty           -0.035     8.033    
    SLICE_X67Y109        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     7.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -3.688    
  -------------------------------------------------------------------
                         slack                                  4.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.040ns (30.534%)  route 0.091ns (69.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Net Delay (Source):      1.149ns (routing 0.538ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.601ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.149     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y113        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, estimated)        0.091     1.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X63Y113        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.301     1.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.264     1.692    
    SLICE_X63Y113        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.039ns (30.952%)  route 0.087ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Net Delay (Source):      1.160ns (routing 0.538ns, distribution 0.622ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.601ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.160     1.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y107        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.701 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, estimated)        0.087     1.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X70Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.310     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X70Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.296     1.669    
    SLICE_X70Y107        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.040ns (23.952%)  route 0.127ns (76.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Net Delay (Source):      1.147ns (routing 0.538ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.601ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.147     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.689 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, estimated)       0.127     1.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X61Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.299     1.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.264     1.690    
    SLICE_X61Y112        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.040ns (23.952%)  route 0.127ns (76.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Net Delay (Source):      1.147ns (routing 0.538ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.601ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.147     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.689 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, estimated)       0.127     1.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X61Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.299     1.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.264     1.690    
    SLICE_X61Y112        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.040ns (23.952%)  route 0.127ns (76.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Net Delay (Source):      1.147ns (routing 0.538ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.601ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.147     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.689 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, estimated)       0.127     1.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X61Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.299     1.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.264     1.690    
    SLICE_X61Y112        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.040ns (23.952%)  route 0.127ns (76.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Net Delay (Source):      1.147ns (routing 0.538ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.601ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.147     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.689 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, estimated)       0.127     1.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X61Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.299     1.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.264     1.690    
    SLICE_X61Y112        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Net Delay (Source):      1.157ns (routing 0.538ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.601ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.157     1.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y110        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y110        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.698 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, estimated)       0.119     1.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X66Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.309     1.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.286     1.677    
    SLICE_X66Y109        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Net Delay (Source):      1.157ns (routing 0.538ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.601ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.157     1.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y110        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y110        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.698 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, estimated)       0.119     1.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X66Y109        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.309     1.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y109        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.286     1.677    
    SLICE_X66Y109        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Net Delay (Source):      1.157ns (routing 0.538ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.601ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.157     1.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y110        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y110        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.698 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, estimated)       0.119     1.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X66Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.309     1.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.286     1.677    
    SLICE_X66Y109        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Net Delay (Source):      1.157ns (routing 0.538ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.601ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.141     0.485    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.502 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.157     1.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y110        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y110        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.698 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, estimated)       0.119     1.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X66Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.177     0.636    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.655 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, estimated)      1.309     1.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.286     1.677    
    SLICE_X66Y109        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.159    





