// Seed: 2045709448
module module_0;
  tri0 id_1;
  assign id_1 = id_1;
  assign id_1.id_1.id_1 = id_1 ^ 1;
  wire id_2;
  id_3(
      1
  ); id_4(
      1, !1
  );
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    output uwire id_2,
    output supply0 id_3,
    output logic id_4,
    input wand id_5,
    input tri id_6
);
  assign id_2 = 1;
  assign id_4 = 1;
  assign id_4 = 1 & 1;
  always_latch id_3 = 1'b0;
  id_8(
      id_1
  );
  always id_4 <= 1;
  wire id_9;
  module_0 modCall_1 ();
  assign id_8 = id_8;
  uwire id_10 = 1'b0;
  uwire id_11 = id_6, id_12 = 1;
  id_13(
      id_10
  );
  assign id_12 = 1;
  assign id_4  = 1'h0;
  wire id_14, id_15;
endmodule
