Classic Timing Analyzer report for hardware
Sat May 05 13:14:03 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                         ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                             ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.123 ns                         ; reset                            ; controlador:ctrl|state[6]   ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 42.316 ns                        ; Instr_Reg:inst_reg|Instr31_26[3] ; WriteDataReg[0]             ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.531 ns                        ; reset                            ; controlador:ctrl|state[3]   ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 28.25 MHz ( period = 35.394 ns ) ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                  ;                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+-----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 28.25 MHz ( period = 35.394 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[24]             ; clock      ; clock    ; None                        ; None                      ; 35.187 ns               ;
; N/A                                     ; 28.28 MHz ( period = 35.365 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[24]             ; clock      ; clock    ; None                        ; None                      ; 35.141 ns               ;
; N/A                                     ; 28.28 MHz ( period = 35.358 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[24]             ; clock      ; clock    ; None                        ; None                      ; 35.134 ns               ;
; N/A                                     ; 28.39 MHz ( period = 35.222 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[6]              ; clock      ; clock    ; None                        ; None                      ; 35.008 ns               ;
; N/A                                     ; 28.40 MHz ( period = 35.216 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[24]             ; clock      ; clock    ; None                        ; None                      ; 34.992 ns               ;
; N/A                                     ; 28.41 MHz ( period = 35.193 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[6]              ; clock      ; clock    ; None                        ; None                      ; 34.962 ns               ;
; N/A                                     ; 28.42 MHz ( period = 35.186 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[6]              ; clock      ; clock    ; None                        ; None                      ; 34.955 ns               ;
; N/A                                     ; 28.50 MHz ( period = 35.093 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[24]             ; clock      ; clock    ; None                        ; None                      ; 34.884 ns               ;
; N/A                                     ; 28.51 MHz ( period = 35.075 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[22]             ; clock      ; clock    ; None                        ; None                      ; 34.832 ns               ;
; N/A                                     ; 28.51 MHz ( period = 35.073 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[24]             ; clock      ; clock    ; None                        ; None                      ; 34.849 ns               ;
; N/A                                     ; 28.53 MHz ( period = 35.046 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[22]             ; clock      ; clock    ; None                        ; None                      ; 34.786 ns               ;
; N/A                                     ; 28.54 MHz ( period = 35.044 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[6]              ; clock      ; clock    ; None                        ; None                      ; 34.813 ns               ;
; N/A                                     ; 28.54 MHz ( period = 35.039 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[22]             ; clock      ; clock    ; None                        ; None                      ; 34.779 ns               ;
; N/A                                     ; 28.55 MHz ( period = 35.029 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[16]             ; clock      ; clock    ; None                        ; None                      ; 34.791 ns               ;
; N/A                                     ; 28.57 MHz ( period = 35.006 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 34.773 ns               ;
; N/A                                     ; 28.57 MHz ( period = 35.000 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[16]             ; clock      ; clock    ; None                        ; None                      ; 34.745 ns               ;
; N/A                                     ; 28.57 MHz ( period = 34.996 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[24]             ; clock      ; clock    ; None                        ; None                      ; 34.788 ns               ;
; N/A                                     ; 28.58 MHz ( period = 34.993 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[16]             ; clock      ; clock    ; None                        ; None                      ; 34.738 ns               ;
; N/A                                     ; 28.59 MHz ( period = 34.977 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 34.727 ns               ;
; N/A                                     ; 28.60 MHz ( period = 34.970 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 34.720 ns               ;
; N/A                                     ; 28.61 MHz ( period = 34.953 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[24]             ; clock      ; clock    ; None                        ; None                      ; 34.746 ns               ;
; N/A                                     ; 28.62 MHz ( period = 34.937 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[3]              ; clock      ; clock    ; None                        ; None                      ; 34.723 ns               ;
; N/A                                     ; 28.63 MHz ( period = 34.926 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 34.712 ns               ;
; N/A                                     ; 28.64 MHz ( period = 34.922 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[4]              ; clock      ; clock    ; None                        ; None                      ; 34.708 ns               ;
; N/A                                     ; 28.64 MHz ( period = 34.921 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[6]              ; clock      ; clock    ; None                        ; None                      ; 34.705 ns               ;
; N/A                                     ; 28.65 MHz ( period = 34.908 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[3]              ; clock      ; clock    ; None                        ; None                      ; 34.677 ns               ;
; N/A                                     ; 28.65 MHz ( period = 34.901 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[3]              ; clock      ; clock    ; None                        ; None                      ; 34.670 ns               ;
; N/A                                     ; 28.65 MHz ( period = 34.901 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[6]              ; clock      ; clock    ; None                        ; None                      ; 34.670 ns               ;
; N/A                                     ; 28.65 MHz ( period = 34.901 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 34.670 ns               ;
; N/A                                     ; 28.65 MHz ( period = 34.899 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 34.668 ns               ;
; N/A                                     ; 28.66 MHz ( period = 34.897 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 34.666 ns               ;
; N/A                                     ; 28.66 MHz ( period = 34.897 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[22]             ; clock      ; clock    ; None                        ; None                      ; 34.637 ns               ;
; N/A                                     ; 28.66 MHz ( period = 34.893 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[4]              ; clock      ; clock    ; None                        ; None                      ; 34.662 ns               ;
; N/A                                     ; 28.66 MHz ( period = 34.893 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[20]             ; clock      ; clock    ; None                        ; None                      ; 34.655 ns               ;
; N/A                                     ; 28.66 MHz ( period = 34.890 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 34.659 ns               ;
; N/A                                     ; 28.66 MHz ( period = 34.886 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[4]              ; clock      ; clock    ; None                        ; None                      ; 34.655 ns               ;
; N/A                                     ; 28.67 MHz ( period = 34.883 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[18]             ; clock      ; clock    ; None                        ; None                      ; 34.645 ns               ;
; N/A                                     ; 28.67 MHz ( period = 34.880 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 34.651 ns               ;
; N/A                                     ; 28.68 MHz ( period = 34.872 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 34.624 ns               ;
; N/A                                     ; 28.68 MHz ( period = 34.870 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 34.622 ns               ;
; N/A                                     ; 28.68 MHz ( period = 34.865 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 34.617 ns               ;
; N/A                                     ; 28.68 MHz ( period = 34.864 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[20]             ; clock      ; clock    ; None                        ; None                      ; 34.609 ns               ;
; N/A                                     ; 28.68 MHz ( period = 34.863 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 34.615 ns               ;
; N/A                                     ; 28.69 MHz ( period = 34.858 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 34.660 ns               ;
; N/A                                     ; 28.69 MHz ( period = 34.857 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[20]             ; clock      ; clock    ; None                        ; None                      ; 34.602 ns               ;
; N/A                                     ; 28.69 MHz ( period = 34.854 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[28]             ; clock      ; clock    ; None                        ; None                      ; 34.640 ns               ;
; N/A                                     ; 28.69 MHz ( period = 34.854 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 34.657 ns               ;
; N/A                                     ; 28.69 MHz ( period = 34.854 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 34.656 ns               ;
; N/A                                     ; 28.69 MHz ( period = 34.854 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[18]             ; clock      ; clock    ; None                        ; None                      ; 34.599 ns               ;
; N/A                                     ; 28.69 MHz ( period = 34.852 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 34.655 ns               ;
; N/A                                     ; 28.69 MHz ( period = 34.851 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 34.605 ns               ;
; N/A                                     ; 28.69 MHz ( period = 34.851 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[16]             ; clock      ; clock    ; None                        ; None                      ; 34.596 ns               ;
; N/A                                     ; 28.70 MHz ( period = 34.847 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[18]             ; clock      ; clock    ; None                        ; None                      ; 34.592 ns               ;
; N/A                                     ; 28.70 MHz ( period = 34.844 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 34.598 ns               ;
; N/A                                     ; 28.70 MHz ( period = 34.843 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 34.645 ns               ;
; N/A                                     ; 28.70 MHz ( period = 34.841 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[7]              ; clock      ; clock    ; None                        ; None                      ; 34.627 ns               ;
; N/A                                     ; 28.70 MHz ( period = 34.840 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[5]              ; clock      ; clock    ; None                        ; None                      ; 34.626 ns               ;
; N/A                                     ; 28.70 MHz ( period = 34.839 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 34.641 ns               ;
; N/A                                     ; 28.71 MHz ( period = 34.830 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[17]             ; clock      ; clock    ; None                        ; None                      ; 34.589 ns               ;
; N/A                                     ; 28.71 MHz ( period = 34.829 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 34.614 ns               ;
; N/A                                     ; 28.71 MHz ( period = 34.828 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 34.578 ns               ;
; N/A                                     ; 28.71 MHz ( period = 34.826 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[23]             ; clock      ; clock    ; None                        ; None                      ; 34.619 ns               ;
; N/A                                     ; 28.72 MHz ( period = 34.825 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[28]             ; clock      ; clock    ; None                        ; None                      ; 34.594 ns               ;
; N/A                                     ; 28.72 MHz ( period = 34.825 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 34.611 ns               ;
; N/A                                     ; 28.72 MHz ( period = 34.825 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 34.610 ns               ;
; N/A                                     ; 28.72 MHz ( period = 34.824 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[6]              ; clock      ; clock    ; None                        ; None                      ; 34.609 ns               ;
; N/A                                     ; 28.72 MHz ( period = 34.823 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 34.609 ns               ;
; N/A                                     ; 28.72 MHz ( period = 34.822 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 34.607 ns               ;
; N/A                                     ; 28.72 MHz ( period = 34.822 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[25]             ; clock      ; clock    ; None                        ; None                      ; 34.615 ns               ;
; N/A                                     ; 28.72 MHz ( period = 34.818 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[28]             ; clock      ; clock    ; None                        ; None                      ; 34.587 ns               ;
; N/A                                     ; 28.72 MHz ( period = 34.818 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 34.604 ns               ;
; N/A                                     ; 28.72 MHz ( period = 34.818 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 34.603 ns               ;
; N/A                                     ; 28.72 MHz ( period = 34.816 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 34.602 ns               ;
; N/A                                     ; 28.72 MHz ( period = 34.814 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 34.599 ns               ;
; N/A                                     ; 28.73 MHz ( period = 34.812 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[7]              ; clock      ; clock    ; None                        ; None                      ; 34.581 ns               ;
; N/A                                     ; 28.73 MHz ( period = 34.811 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[5]              ; clock      ; clock    ; None                        ; None                      ; 34.580 ns               ;
; N/A                                     ; 28.73 MHz ( period = 34.810 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 34.595 ns               ;
; N/A                                     ; 28.73 MHz ( period = 34.809 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[24]             ; clock      ; clock    ; None                        ; None                      ; 34.600 ns               ;
; N/A                                     ; 28.73 MHz ( period = 34.807 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 34.592 ns               ;
; N/A                                     ; 28.73 MHz ( period = 34.807 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[12]             ; clock      ; clock    ; None                        ; None                      ; 34.566 ns               ;
; N/A                                     ; 28.73 MHz ( period = 34.806 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[14]             ; clock      ; clock    ; None                        ; None                      ; 34.565 ns               ;
; N/A                                     ; 28.73 MHz ( period = 34.805 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[7]              ; clock      ; clock    ; None                        ; None                      ; 34.574 ns               ;
; N/A                                     ; 28.73 MHz ( period = 34.804 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[5]              ; clock      ; clock    ; None                        ; None                      ; 34.573 ns               ;
; N/A                                     ; 28.73 MHz ( period = 34.803 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 34.588 ns               ;
; N/A                                     ; 28.73 MHz ( period = 34.801 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[17]             ; clock      ; clock    ; None                        ; None                      ; 34.543 ns               ;
; N/A                                     ; 28.74 MHz ( period = 34.797 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[23]             ; clock      ; clock    ; None                        ; None                      ; 34.573 ns               ;
; N/A                                     ; 28.74 MHz ( period = 34.794 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[17]             ; clock      ; clock    ; None                        ; None                      ; 34.536 ns               ;
; N/A                                     ; 28.74 MHz ( period = 34.793 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[25]             ; clock      ; clock    ; None                        ; None                      ; 34.569 ns               ;
; N/A                                     ; 28.74 MHz ( period = 34.790 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[23]             ; clock      ; clock    ; None                        ; None                      ; 34.566 ns               ;
; N/A                                     ; 28.75 MHz ( period = 34.786 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[25]             ; clock      ; clock    ; None                        ; None                      ; 34.562 ns               ;
; N/A                                     ; 28.75 MHz ( period = 34.781 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[6]              ; clock      ; clock    ; None                        ; None                      ; 34.567 ns               ;
; N/A                                     ; 28.75 MHz ( period = 34.778 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[12]             ; clock      ; clock    ; None                        ; None                      ; 34.520 ns               ;
; N/A                                     ; 28.75 MHz ( period = 34.777 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[14]             ; clock      ; clock    ; None                        ; None                      ; 34.519 ns               ;
; N/A                                     ; 28.76 MHz ( period = 34.775 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[26]             ; clock      ; clock    ; None                        ; None                      ; 34.556 ns               ;
; N/A                                     ; 28.76 MHz ( period = 34.774 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[22]             ; clock      ; clock    ; None                        ; None                      ; 34.529 ns               ;
; N/A                                     ; 28.76 MHz ( period = 34.771 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[12]             ; clock      ; clock    ; None                        ; None                      ; 34.513 ns               ;
; N/A                                     ; 28.76 MHz ( period = 34.770 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[14]             ; clock      ; clock    ; None                        ; None                      ; 34.512 ns               ;
; N/A                                     ; 28.76 MHz ( period = 34.769 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[27]             ; clock      ; clock    ; None                        ; None                      ; 34.550 ns               ;
; N/A                                     ; 28.77 MHz ( period = 34.759 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[3]              ; clock      ; clock    ; None                        ; None                      ; 34.528 ns               ;
; N/A                                     ; 28.77 MHz ( period = 34.754 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[22]             ; clock      ; clock    ; None                        ; None                      ; 34.494 ns               ;
; N/A                                     ; 28.78 MHz ( period = 34.749 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[15]             ; clock      ; clock    ; None                        ; None                      ; 34.530 ns               ;
; N/A                                     ; 28.78 MHz ( period = 34.748 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 34.517 ns               ;
; N/A                                     ; 28.78 MHz ( period = 34.746 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[30]             ; clock      ; clock    ; None                        ; None                      ; 34.500 ns               ;
; N/A                                     ; 28.78 MHz ( period = 34.746 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 34.500 ns               ;
; N/A                                     ; 28.78 MHz ( period = 34.746 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[26]             ; clock      ; clock    ; None                        ; None                      ; 34.510 ns               ;
; N/A                                     ; 28.78 MHz ( period = 34.744 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[4]              ; clock      ; clock    ; None                        ; None                      ; 34.513 ns               ;
; N/A                                     ; 28.79 MHz ( period = 34.740 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[27]             ; clock      ; clock    ; None                        ; None                      ; 34.504 ns               ;
; N/A                                     ; 28.79 MHz ( period = 34.739 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[26]             ; clock      ; clock    ; None                        ; None                      ; 34.503 ns               ;
; N/A                                     ; 28.79 MHz ( period = 34.733 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[27]             ; clock      ; clock    ; None                        ; None                      ; 34.497 ns               ;
; N/A                                     ; 28.80 MHz ( period = 34.728 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[16]             ; clock      ; clock    ; None                        ; None                      ; 34.488 ns               ;
; N/A                                     ; 28.80 MHz ( period = 34.723 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 34.475 ns               ;
; N/A                                     ; 28.80 MHz ( period = 34.721 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 34.473 ns               ;
; N/A                                     ; 28.80 MHz ( period = 34.720 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[15]             ; clock      ; clock    ; None                        ; None                      ; 34.484 ns               ;
; N/A                                     ; 28.80 MHz ( period = 34.717 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[30]             ; clock      ; clock    ; None                        ; None                      ; 34.454 ns               ;
; N/A                                     ; 28.80 MHz ( period = 34.717 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 34.454 ns               ;
; N/A                                     ; 28.81 MHz ( period = 34.715 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[20]             ; clock      ; clock    ; None                        ; None                      ; 34.460 ns               ;
; N/A                                     ; 28.81 MHz ( period = 34.713 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[15]             ; clock      ; clock    ; None                        ; None                      ; 34.477 ns               ;
; N/A                                     ; 28.81 MHz ( period = 34.710 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[30]             ; clock      ; clock    ; None                        ; None                      ; 34.447 ns               ;
; N/A                                     ; 28.81 MHz ( period = 34.710 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 34.447 ns               ;
; N/A                                     ; 28.81 MHz ( period = 34.708 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[16]             ; clock      ; clock    ; None                        ; None                      ; 34.453 ns               ;
; N/A                                     ; 28.81 MHz ( period = 34.705 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 34.470 ns               ;
; N/A                                     ; 28.81 MHz ( period = 34.705 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[18]             ; clock      ; clock    ; None                        ; None                      ; 34.450 ns               ;
; N/A                                     ; 28.82 MHz ( period = 34.702 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 34.456 ns               ;
; N/A                                     ; 28.83 MHz ( period = 34.685 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 34.435 ns               ;
; N/A                                     ; 28.84 MHz ( period = 34.680 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 34.465 ns               ;
; N/A                                     ; 28.84 MHz ( period = 34.677 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[22]             ; clock      ; clock    ; None                        ; None                      ; 34.433 ns               ;
; N/A                                     ; 28.84 MHz ( period = 34.676 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[28]             ; clock      ; clock    ; None                        ; None                      ; 34.445 ns               ;
; N/A                                     ; 28.84 MHz ( period = 34.676 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 34.462 ns               ;
; N/A                                     ; 28.84 MHz ( period = 34.676 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 34.461 ns               ;
; N/A                                     ; 28.84 MHz ( period = 34.674 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 34.460 ns               ;
; N/A                                     ; 28.85 MHz ( period = 34.665 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 34.450 ns               ;
; N/A                                     ; 28.85 MHz ( period = 34.663 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[7]              ; clock      ; clock    ; None                        ; None                      ; 34.432 ns               ;
; N/A                                     ; 28.85 MHz ( period = 34.662 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[5]              ; clock      ; clock    ; None                        ; None                      ; 34.431 ns               ;
; N/A                                     ; 28.85 MHz ( period = 34.661 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 34.446 ns               ;
; N/A                                     ; 28.86 MHz ( period = 34.652 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[17]             ; clock      ; clock    ; None                        ; None                      ; 34.394 ns               ;
; N/A                                     ; 28.86 MHz ( period = 34.648 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 34.421 ns               ;
; N/A                                     ; 28.86 MHz ( period = 34.648 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[23]             ; clock      ; clock    ; None                        ; None                      ; 34.424 ns               ;
; N/A                                     ; 28.86 MHz ( period = 34.645 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; clock      ; clock    ; None                        ; None                      ; 34.418 ns               ;
; N/A                                     ; 28.87 MHz ( period = 34.644 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[25]             ; clock      ; clock    ; None                        ; None                      ; 34.420 ns               ;
; N/A                                     ; 28.87 MHz ( period = 34.637 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[6]              ; clock      ; clock    ; None                        ; None                      ; 34.421 ns               ;
; N/A                                     ; 28.87 MHz ( period = 34.636 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[3]              ; clock      ; clock    ; None                        ; None                      ; 34.420 ns               ;
; N/A                                     ; 28.87 MHz ( period = 34.634 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[22]             ; clock      ; clock    ; None                        ; None                      ; 34.391 ns               ;
; N/A                                     ; 28.88 MHz ( period = 34.631 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[16]             ; clock      ; clock    ; None                        ; None                      ; 34.392 ns               ;
; N/A                                     ; 28.88 MHz ( period = 34.629 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[12]             ; clock      ; clock    ; None                        ; None                      ; 34.371 ns               ;
; N/A                                     ; 28.88 MHz ( period = 34.628 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 34.403 ns               ;
; N/A                                     ; 28.88 MHz ( period = 34.628 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[14]             ; clock      ; clock    ; None                        ; None                      ; 34.370 ns               ;
; N/A                                     ; 28.88 MHz ( period = 34.625 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 34.409 ns               ;
; N/A                                     ; 28.88 MHz ( period = 34.625 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 34.400 ns               ;
; N/A                                     ; 28.88 MHz ( period = 34.621 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[4]              ; clock      ; clock    ; None                        ; None                      ; 34.405 ns               ;
; N/A                                     ; 28.89 MHz ( period = 34.619 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 34.375 ns               ;
; N/A                                     ; 28.89 MHz ( period = 34.616 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[3]              ; clock      ; clock    ; None                        ; None                      ; 34.385 ns               ;
; N/A                                     ; 28.89 MHz ( period = 34.616 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; clock      ; clock    ; None                        ; None                      ; 34.372 ns               ;
; N/A                                     ; 28.89 MHz ( period = 34.612 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 34.368 ns               ;
; N/A                                     ; 28.89 MHz ( period = 34.609 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; clock      ; clock    ; None                        ; None                      ; 34.365 ns               ;
; N/A                                     ; 28.90 MHz ( period = 34.608 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 34.374 ns               ;
; N/A                                     ; 28.90 MHz ( period = 34.605 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 34.374 ns               ;
; N/A                                     ; 28.90 MHz ( period = 34.601 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[4]              ; clock      ; clock    ; None                        ; None                      ; 34.370 ns               ;
; N/A                                     ; 28.90 MHz ( period = 34.600 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 34.367 ns               ;
; N/A                                     ; 28.90 MHz ( period = 34.599 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 34.357 ns               ;
; N/A                                     ; 28.90 MHz ( period = 34.598 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 34.367 ns               ;
; N/A                                     ; 28.90 MHz ( period = 34.598 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 34.367 ns               ;
; N/A                                     ; 28.90 MHz ( period = 34.598 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 34.365 ns               ;
; N/A                                     ; 28.90 MHz ( period = 34.597 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[26]             ; clock      ; clock    ; None                        ; None                      ; 34.361 ns               ;
; N/A                                     ; 28.91 MHz ( period = 34.596 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 34.354 ns               ;
; N/A                                     ; 28.91 MHz ( period = 34.592 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 34.350 ns               ;
; N/A                                     ; 28.91 MHz ( period = 34.592 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[20]             ; clock      ; clock    ; None                        ; None                      ; 34.352 ns               ;
; N/A                                     ; 28.91 MHz ( period = 34.591 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[27]             ; clock      ; clock    ; None                        ; None                      ; 34.355 ns               ;
; N/A                                     ; 28.91 MHz ( period = 34.589 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 34.347 ns               ;
; N/A                                     ; 28.91 MHz ( period = 34.588 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[16]             ; clock      ; clock    ; None                        ; None                      ; 34.350 ns               ;
; N/A                                     ; 28.91 MHz ( period = 34.587 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 34.358 ns               ;
; N/A                                     ; 28.92 MHz ( period = 34.582 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 34.353 ns               ;
; N/A                                     ; 28.92 MHz ( period = 34.582 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[18]             ; clock      ; clock    ; None                        ; None                      ; 34.342 ns               ;
; N/A                                     ; 28.92 MHz ( period = 34.580 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 34.332 ns               ;
; N/A                                     ; 28.92 MHz ( period = 34.579 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 34.348 ns               ;
; N/A                                     ; 28.92 MHz ( period = 34.578 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 34.330 ns               ;
; N/A                                     ; 28.92 MHz ( period = 34.576 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 34.356 ns               ;
; N/A                                     ; 28.92 MHz ( period = 34.575 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 34.379 ns               ;
; N/A                                     ; 28.92 MHz ( period = 34.575 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 34.355 ns               ;
; N/A                                     ; 28.92 MHz ( period = 34.575 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[19]             ; clock      ; clock    ; None                        ; None                      ; 34.367 ns               ;
; N/A                                     ; 28.92 MHz ( period = 34.574 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 34.378 ns               ;
; N/A                                     ; 28.93 MHz ( period = 34.572 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[20]             ; clock      ; clock    ; None                        ; None                      ; 34.317 ns               ;
; N/A                                     ; 28.93 MHz ( period = 34.571 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[15]             ; clock      ; clock    ; None                        ; None                      ; 34.335 ns               ;
; N/A                                     ; 28.93 MHz ( period = 34.569 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 34.321 ns               ;
; N/A                                     ; 28.93 MHz ( period = 34.569 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 34.321 ns               ;
; N/A                                     ; 28.93 MHz ( period = 34.569 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[21]             ; clock      ; clock    ; None                        ; None                      ; 34.361 ns               ;
; N/A                                     ; 28.93 MHz ( period = 34.569 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[9]              ; clock      ; clock    ; None                        ; None                      ; 34.350 ns               ;
; N/A                                     ; 28.93 MHz ( period = 34.568 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[30]             ; clock      ; clock    ; None                        ; None                      ; 34.305 ns               ;
; N/A                                     ; 28.93 MHz ( period = 34.568 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 34.305 ns               ;
; N/A                                     ; 28.93 MHz ( period = 34.565 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 34.332 ns               ;
; N/A                                     ; 28.93 MHz ( period = 34.562 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 34.314 ns               ;
; N/A                                     ; 28.93 MHz ( period = 34.562 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 34.366 ns               ;
; N/A                                     ; 28.93 MHz ( period = 34.562 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 34.314 ns               ;
; N/A                                     ; 28.93 MHz ( period = 34.562 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[18]             ; clock      ; clock    ; None                        ; None                      ; 34.307 ns               ;
; N/A                                     ; 28.94 MHz ( period = 34.559 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 34.313 ns               ;
; N/A                                     ; 28.94 MHz ( period = 34.558 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 34.312 ns               ;
; N/A                                     ; 28.94 MHz ( period = 34.558 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg18[0] ; clock      ; clock    ; None                        ; None                      ; 34.336 ns               ;
; N/A                                     ; 28.94 MHz ( period = 34.557 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 34.361 ns               ;
; N/A                                     ; 28.94 MHz ( period = 34.557 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 34.328 ns               ;
; N/A                                     ; 28.94 MHz ( period = 34.557 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 34.357 ns               ;
; N/A                                     ; 28.94 MHz ( period = 34.554 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg2[0]  ; clock      ; clock    ; None                        ; None                      ; 34.332 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                        ; To Clock ;
+-------+--------------+------------+-------+---------------------------+----------+
; N/A   ; None         ; 1.123 ns   ; reset ; controlador:ctrl|state[5] ; clock    ;
; N/A   ; None         ; 1.123 ns   ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A   ; None         ; 1.123 ns   ; reset ; controlador:ctrl|state[6] ; clock    ;
; N/A   ; None         ; 0.841 ns   ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A   ; None         ; 0.802 ns   ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A   ; None         ; 0.802 ns   ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A   ; None         ; 0.779 ns   ; reset ; controlador:ctrl|state[3] ; clock    ;
+-------+--------------+------------+-------+---------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+-----------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                             ; To              ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+-----------------+------------+
; N/A                                     ; None                                                ; 42.316 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 42.287 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 42.280 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 42.138 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 42.015 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 41.995 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 41.918 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 41.875 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 41.731 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 41.454 ns  ; controlador:ctrl|state[1]        ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 41.449 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 41.420 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 41.413 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 41.271 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 41.239 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 41.156 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 41.148 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 41.128 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 41.105 ns  ; controlador:ctrl|state[6]        ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 41.051 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 41.025 ns  ; controlador:ctrl|state[2]        ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 41.008 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 40.956 ns  ; controlador:ctrl|state[3]        ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 40.951 ns  ; controlador:ctrl|state[5]        ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 40.926 ns  ; controlador:ctrl|state[4]        ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 40.894 ns  ; controlador:ctrl|state[0]        ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 40.864 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 40.587 ns  ; controlador:ctrl|state[1]        ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 40.372 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 40.334 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 40.289 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 40.238 ns  ; controlador:ctrl|state[6]        ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 40.158 ns  ; controlador:ctrl|state[2]        ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 40.089 ns  ; controlador:ctrl|state[3]        ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 40.084 ns  ; controlador:ctrl|state[5]        ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 40.059 ns  ; controlador:ctrl|state[4]        ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 40.027 ns  ; controlador:ctrl|state[0]        ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 39.577 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 39.548 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 39.541 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 39.496 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 39.467 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 39.467 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 39.460 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 39.399 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 39.318 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 39.276 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 39.256 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 39.195 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 39.179 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 39.175 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 39.136 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 39.098 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 39.055 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 38.992 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 38.911 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 38.715 ns  ; controlador:ctrl|state[1]        ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 38.634 ns  ; controlador:ctrl|state[1]        ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 38.500 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 38.419 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 38.417 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 38.366 ns  ; controlador:ctrl|state[6]        ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 38.336 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 38.306 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 38.286 ns  ; controlador:ctrl|state[2]        ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 38.285 ns  ; controlador:ctrl|state[6]        ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 38.277 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 38.270 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 38.217 ns  ; controlador:ctrl|state[3]        ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 38.212 ns  ; controlador:ctrl|state[5]        ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 38.205 ns  ; controlador:ctrl|state[2]        ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 38.187 ns  ; controlador:ctrl|state[4]        ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 38.155 ns  ; controlador:ctrl|state[0]        ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 38.136 ns  ; controlador:ctrl|state[3]        ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 38.131 ns  ; controlador:ctrl|state[5]        ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 38.128 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 38.106 ns  ; controlador:ctrl|state[4]        ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 38.094 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 38.074 ns  ; controlador:ctrl|state[0]        ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 38.065 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 38.058 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 38.005 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 37.985 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 37.916 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 37.913 ns  ; RegDesloc:Deslocamento|temp[1]   ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 37.908 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 37.865 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 37.793 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 37.773 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 37.750 ns  ; RegDesloc:Deslocamento|temp[0]   ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 37.721 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 37.696 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 37.653 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 37.608 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[24]         ; clock      ;
; N/A                                     ; None                                                ; 37.595 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 37.579 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[24]         ; clock      ;
; N/A                                     ; None                                                ; 37.572 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[24]         ; clock      ;
; N/A                                     ; None                                                ; 37.562 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[25]         ; clock      ;
; N/A                                     ; None                                                ; 37.533 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[25]         ; clock      ;
; N/A                                     ; None                                                ; 37.526 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[25]         ; clock      ;
; N/A                                     ; None                                                ; 37.514 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 37.509 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 37.444 ns  ; controlador:ctrl|state[1]        ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 37.430 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[24]         ; clock      ;
; N/A                                     ; None                                                ; 37.384 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[25]         ; clock      ;
; N/A                                     ; None                                                ; 37.307 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[24]         ; clock      ;
; N/A                                     ; None                                                ; 37.287 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[24]         ; clock      ;
; N/A                                     ; None                                                ; 37.261 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[25]         ; clock      ;
; N/A                                     ; None                                                ; 37.241 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[25]         ; clock      ;
; N/A                                     ; None                                                ; 37.232 ns  ; controlador:ctrl|state[1]        ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 37.229 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 37.214 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 37.210 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[24]         ; clock      ;
; N/A                                     ; None                                                ; 37.185 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 37.178 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 37.167 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[24]         ; clock      ;
; N/A                                     ; None                                                ; 37.164 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[25]         ; clock      ;
; N/A                                     ; None                                                ; 37.146 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 37.121 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[25]         ; clock      ;
; N/A                                     ; None                                                ; 37.095 ns  ; controlador:ctrl|state[6]        ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 37.046 ns  ; RegDesloc:Deslocamento|temp[1]   ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 37.036 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 37.023 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[24]         ; clock      ;
; N/A                                     ; None                                                ; 37.017 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 37.015 ns  ; controlador:ctrl|state[2]        ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 36.977 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[25]         ; clock      ;
; N/A                                     ; None                                                ; 36.946 ns  ; controlador:ctrl|state[3]        ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 36.941 ns  ; controlador:ctrl|state[5]        ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 36.934 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 36.916 ns  ; controlador:ctrl|state[4]        ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 36.913 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 36.893 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 36.884 ns  ; controlador:ctrl|state[0]        ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 36.883 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 36.883 ns  ; controlador:ctrl|state[6]        ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 36.816 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 36.810 ns  ; Registrador:B|Saida[0]           ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 36.803 ns  ; controlador:ctrl|state[2]        ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 36.773 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 36.746 ns  ; controlador:ctrl|state[1]        ; Alu[24]         ; clock      ;
; N/A                                     ; None                                                ; 36.734 ns  ; controlador:ctrl|state[3]        ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 36.729 ns  ; controlador:ctrl|state[5]        ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 36.704 ns  ; controlador:ctrl|state[4]        ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 36.700 ns  ; controlador:ctrl|state[1]        ; Alu[25]         ; clock      ;
; N/A                                     ; None                                                ; 36.675 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[26]         ; clock      ;
; N/A                                     ; None                                                ; 36.672 ns  ; controlador:ctrl|state[0]        ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 36.646 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[26]         ; clock      ;
; N/A                                     ; None                                                ; 36.639 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[26]         ; clock      ;
; N/A                                     ; None                                                ; 36.629 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 36.531 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[24]         ; clock      ;
; N/A                                     ; None                                                ; 36.497 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[26]         ; clock      ;
; N/A                                     ; None                                                ; 36.485 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[25]         ; clock      ;
; N/A                                     ; None                                                ; 36.448 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[24]         ; clock      ;
; N/A                                     ; None                                                ; 36.402 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[25]         ; clock      ;
; N/A                                     ; None                                                ; 36.397 ns  ; controlador:ctrl|state[6]        ; Alu[24]         ; clock      ;
; N/A                                     ; None                                                ; 36.374 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[26]         ; clock      ;
; N/A                                     ; None                                                ; 36.354 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[26]         ; clock      ;
; N/A                                     ; None                                                ; 36.352 ns  ; controlador:ctrl|state[1]        ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 36.351 ns  ; controlador:ctrl|state[6]        ; Alu[25]         ; clock      ;
; N/A                                     ; None                                                ; 36.324 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 36.317 ns  ; controlador:ctrl|state[2]        ; Alu[24]         ; clock      ;
; N/A                                     ; None                                                ; 36.277 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[26]         ; clock      ;
; N/A                                     ; None                                                ; 36.271 ns  ; controlador:ctrl|state[2]        ; Alu[25]         ; clock      ;
; N/A                                     ; None                                                ; 36.248 ns  ; controlador:ctrl|state[3]        ; Alu[24]         ; clock      ;
; N/A                                     ; None                                                ; 36.243 ns  ; RegDesloc:Deslocamento|temp[3]   ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 36.243 ns  ; controlador:ctrl|state[5]        ; Alu[24]         ; clock      ;
; N/A                                     ; None                                                ; 36.234 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[26]         ; clock      ;
; N/A                                     ; None                                                ; 36.218 ns  ; controlador:ctrl|state[4]        ; Alu[24]         ; clock      ;
; N/A                                     ; None                                                ; 36.202 ns  ; controlador:ctrl|state[3]        ; Alu[25]         ; clock      ;
; N/A                                     ; None                                                ; 36.197 ns  ; controlador:ctrl|state[5]        ; Alu[25]         ; clock      ;
; N/A                                     ; None                                                ; 36.186 ns  ; controlador:ctrl|state[0]        ; Alu[24]         ; clock      ;
; N/A                                     ; None                                                ; 36.172 ns  ; controlador:ctrl|state[4]        ; Alu[25]         ; clock      ;
; N/A                                     ; None                                                ; 36.154 ns  ; RegDesloc:Deslocamento|temp[2]   ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 36.140 ns  ; controlador:ctrl|state[0]        ; Alu[25]         ; clock      ;
; N/A                                     ; None                                                ; 36.137 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 36.118 ns  ; Registrador:B|Saida[1]           ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 36.112 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 36.090 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[26]         ; clock      ;
; N/A                                     ; None                                                ; 36.061 ns  ; RegDesloc:Deslocamento|temp[4]   ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 36.054 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 36.003 ns  ; controlador:ctrl|state[6]        ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 35.943 ns  ; Registrador:B|Saida[0]           ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 35.923 ns  ; controlador:ctrl|state[2]        ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 35.868 ns  ; Registrador:PCreg|Saida[1]       ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 35.854 ns  ; controlador:ctrl|state[3]        ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 35.849 ns  ; controlador:ctrl|state[5]        ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 35.824 ns  ; controlador:ctrl|state[4]        ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 35.813 ns  ; controlador:ctrl|state[1]        ; Alu[26]         ; clock      ;
; N/A                                     ; None                                                ; 35.792 ns  ; controlador:ctrl|state[0]        ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 35.692 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[21]         ; clock      ;
; N/A                                     ; None                                                ; 35.681 ns  ; Registrador:PCreg|Saida[0]       ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 35.663 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[21]         ; clock      ;
; N/A                                     ; None                                                ; 35.656 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[21]         ; clock      ;
; N/A                                     ; None                                                ; 35.636 ns  ; Registrador:B|Saida[4]           ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 35.626 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[24]         ; clock      ;
; N/A                                     ; None                                                ; 35.598 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[26]         ; clock      ;
; N/A                                     ; None                                                ; 35.580 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[25]         ; clock      ;
; N/A                                     ; None                                                ; 35.515 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[26]         ; clock      ;
; N/A                                     ; None                                                ; 35.514 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[21]         ; clock      ;
; N/A                                     ; None                                                ; 35.464 ns  ; controlador:ctrl|state[6]        ; Alu[26]         ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                  ;                 ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+-----------------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                        ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; N/A           ; None        ; -0.531 ns ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A           ; None        ; -0.554 ns ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A           ; None        ; -0.554 ns ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A           ; None        ; -0.593 ns ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A           ; None        ; -0.875 ns ; reset ; controlador:ctrl|state[5] ; clock    ;
; N/A           ; None        ; -0.875 ns ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A           ; None        ; -0.875 ns ; reset ; controlador:ctrl|state[6] ; clock    ;
+---------------+-------------+-----------+-------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat May 05 13:14:02 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 28.25 MHz between source register "Instr_Reg:inst_reg|Instr31_26[3]" and destination register "Registrador:PCreg|Saida[24]" (period= 35.394 ns)
    Info: + Longest register to register delay is 35.187 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y34_N1; Fanout = 39; REG Node = 'Instr_Reg:inst_reg|Instr31_26[3]'
        Info: 2: + IC(0.951 ns) + CELL(0.485 ns) = 1.436 ns; Loc. = LCCOMB_X41_Y34_N12; Fanout = 1; COMB Node = 'controlador:ctrl|Selector9~5'
        Info: 3: + IC(0.534 ns) + CELL(0.521 ns) = 2.491 ns; Loc. = LCCOMB_X40_Y34_N30; Fanout = 1; COMB Node = 'controlador:ctrl|Selector9~7'
        Info: 4: + IC(0.290 ns) + CELL(0.178 ns) = 2.959 ns; Loc. = LCCOMB_X40_Y34_N8; Fanout = 1; COMB Node = 'controlador:ctrl|Selector9~8'
        Info: 5: + IC(0.296 ns) + CELL(0.322 ns) = 3.577 ns; Loc. = LCCOMB_X40_Y34_N10; Fanout = 1; COMB Node = 'controlador:ctrl|Selector9~9'
        Info: 6: + IC(0.302 ns) + CELL(0.178 ns) = 4.057 ns; Loc. = LCCOMB_X40_Y34_N12; Fanout = 2; COMB Node = 'controlador:ctrl|Selector9~10'
        Info: 7: + IC(0.308 ns) + CELL(0.178 ns) = 4.543 ns; Loc. = LCCOMB_X40_Y34_N18; Fanout = 2; COMB Node = 'controlador:ctrl|Selector10~0'
        Info: 8: + IC(0.895 ns) + CELL(0.178 ns) = 5.616 ns; Loc. = LCCOMB_X41_Y32_N12; Fanout = 1; COMB Node = 'AluControl:AluControl|Mux2~3'
        Info: 9: + IC(0.294 ns) + CELL(0.177 ns) = 6.087 ns; Loc. = LCCOMB_X41_Y32_N0; Fanout = 1; COMB Node = 'AluControl:AluControl|Mux2~5'
        Info: 10: + IC(0.892 ns) + CELL(0.178 ns) = 7.157 ns; Loc. = LCCOMB_X40_Y34_N2; Fanout = 68; COMB Node = 'AluControl:AluControl|Mux2~4'
        Info: 11: + IC(0.311 ns) + CELL(0.178 ns) = 7.646 ns; Loc. = LCCOMB_X40_Y34_N14; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[0]~11'
        Info: 12: + IC(0.884 ns) + CELL(0.178 ns) = 8.708 ns; Loc. = LCCOMB_X41_Y33_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~12'
        Info: 13: + IC(0.313 ns) + CELL(0.319 ns) = 9.340 ns; Loc. = LCCOMB_X41_Y33_N2; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[1]~13'
        Info: 14: + IC(0.563 ns) + CELL(0.178 ns) = 10.081 ns; Loc. = LCCOMB_X40_Y33_N22; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[4]~61'
        Info: 15: + IC(0.289 ns) + CELL(0.178 ns) = 10.548 ns; Loc. = LCCOMB_X40_Y33_N26; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[4]~17'
        Info: 16: + IC(0.553 ns) + CELL(0.521 ns) = 11.622 ns; Loc. = LCCOMB_X41_Y33_N6; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[6]~22'
        Info: 17: + IC(0.298 ns) + CELL(0.178 ns) = 12.098 ns; Loc. = LCCOMB_X41_Y33_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[6]~23'
        Info: 18: + IC(0.308 ns) + CELL(0.322 ns) = 12.728 ns; Loc. = LCCOMB_X41_Y33_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~24'
        Info: 19: + IC(0.309 ns) + CELL(0.178 ns) = 13.215 ns; Loc. = LCCOMB_X41_Y33_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[8]~25'
        Info: 20: + IC(0.311 ns) + CELL(0.322 ns) = 13.848 ns; Loc. = LCCOMB_X41_Y33_N24; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~27'
        Info: 21: + IC(0.312 ns) + CELL(0.322 ns) = 14.482 ns; Loc. = LCCOMB_X41_Y33_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[10]~29'
        Info: 22: + IC(1.381 ns) + CELL(0.322 ns) = 16.185 ns; Loc. = LCCOMB_X50_Y33_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~30'
        Info: 23: + IC(0.305 ns) + CELL(0.178 ns) = 16.668 ns; Loc. = LCCOMB_X50_Y33_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[12]~32'
        Info: 24: + IC(0.307 ns) + CELL(0.322 ns) = 17.297 ns; Loc. = LCCOMB_X50_Y33_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~33'
        Info: 25: + IC(0.316 ns) + CELL(0.178 ns) = 17.791 ns; Loc. = LCCOMB_X50_Y33_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[14]~34'
        Info: 26: + IC(0.306 ns) + CELL(0.322 ns) = 18.419 ns; Loc. = LCCOMB_X50_Y33_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~36'
        Info: 27: + IC(0.309 ns) + CELL(0.178 ns) = 18.906 ns; Loc. = LCCOMB_X50_Y33_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[16]~38'
        Info: 28: + IC(0.316 ns) + CELL(0.322 ns) = 19.544 ns; Loc. = LCCOMB_X50_Y33_N2; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[17]~39'
        Info: 29: + IC(0.318 ns) + CELL(0.178 ns) = 20.040 ns; Loc. = LCCOMB_X50_Y33_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~40'
        Info: 30: + IC(0.312 ns) + CELL(0.322 ns) = 20.674 ns; Loc. = LCCOMB_X50_Y33_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~42'
        Info: 31: + IC(0.320 ns) + CELL(0.322 ns) = 21.316 ns; Loc. = LCCOMB_X50_Y33_N12; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[20]~44'
        Info: 32: + IC(0.324 ns) + CELL(0.545 ns) = 22.185 ns; Loc. = LCCOMB_X50_Y33_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~45'
        Info: 33: + IC(0.924 ns) + CELL(0.178 ns) = 23.287 ns; Loc. = LCCOMB_X51_Y31_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[22]~47'
        Info: 34: + IC(0.302 ns) + CELL(0.322 ns) = 23.911 ns; Loc. = LCCOMB_X51_Y31_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~48'
        Info: 35: + IC(0.313 ns) + CELL(0.178 ns) = 24.402 ns; Loc. = LCCOMB_X51_Y31_N0; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~49'
        Info: 36: + IC(0.320 ns) + CELL(0.521 ns) = 25.243 ns; Loc. = LCCOMB_X51_Y31_N20; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~51'
        Info: 37: + IC(0.307 ns) + CELL(0.322 ns) = 25.872 ns; Loc. = LCCOMB_X51_Y31_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~52'
        Info: 38: + IC(0.486 ns) + CELL(0.322 ns) = 26.680 ns; Loc. = LCCOMB_X50_Y31_N28; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[27]~54'
        Info: 39: + IC(0.310 ns) + CELL(0.178 ns) = 27.168 ns; Loc. = LCCOMB_X50_Y31_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[28]~56'
        Info: 40: + IC(0.312 ns) + CELL(0.322 ns) = 27.802 ns; Loc. = LCCOMB_X50_Y31_N18; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[29]~57'
        Info: 41: + IC(0.848 ns) + CELL(0.178 ns) = 28.828 ns; Loc. = LCCOMB_X47_Y31_N12; Fanout = 9; COMB Node = 'Ula32:ULA|carry_temp[30]~58'
        Info: 42: + IC(0.313 ns) + CELL(0.178 ns) = 29.319 ns; Loc. = LCCOMB_X47_Y31_N14; Fanout = 8; COMB Node = 'Ula32:ULA|carry_temp[31]~59'
        Info: 43: + IC(0.319 ns) + CELL(0.322 ns) = 29.960 ns; Loc. = LCCOMB_X47_Y31_N0; Fanout = 5; COMB Node = 'controlador:ctrl|Selector24~1'
        Info: 44: + IC(0.318 ns) + CELL(0.178 ns) = 30.456 ns; Loc. = LCCOMB_X47_Y31_N28; Fanout = 1; COMB Node = 'controlador:ctrl|Selector6~2'
        Info: 45: + IC(0.300 ns) + CELL(0.178 ns) = 30.934 ns; Loc. = LCCOMB_X47_Y31_N6; Fanout = 1; COMB Node = 'controlador:ctrl|Selector6~3'
        Info: 46: + IC(0.297 ns) + CELL(0.178 ns) = 31.409 ns; Loc. = LCCOMB_X47_Y31_N16; Fanout = 12; COMB Node = 'controlador:ctrl|Selector6~4'
        Info: 47: + IC(0.333 ns) + CELL(0.322 ns) = 32.064 ns; Loc. = LCCOMB_X47_Y31_N20; Fanout = 39; COMB Node = 'Registrador:PCreg|Saida[11]~9'
        Info: 48: + IC(0.881 ns) + CELL(0.319 ns) = 33.264 ns; Loc. = LCCOMB_X50_Y31_N12; Fanout = 1; COMB Node = 'mux8entradas32bits:FontePCSelection|Mux7~3'
        Info: 49: + IC(0.289 ns) + CELL(0.178 ns) = 33.731 ns; Loc. = LCCOMB_X50_Y31_N30; Fanout = 1; COMB Node = 'mux8entradas32bits:FontePCSelection|Mux7~4'
        Info: 50: + IC(1.182 ns) + CELL(0.178 ns) = 35.091 ns; Loc. = LCCOMB_X48_Y30_N10; Fanout = 1; COMB Node = 'mux8entradas32bits:FontePCSelection|Mux7~5'
        Info: 51: + IC(0.000 ns) + CELL(0.096 ns) = 35.187 ns; Loc. = LCFF_X48_Y30_N11; Fanout = 5; REG Node = 'Registrador:PCreg|Saida[24]'
        Info: Total cell delay = 13.106 ns ( 37.25 % )
        Info: Total interconnect delay = 22.081 ns ( 62.75 % )
    Info: - Smallest clock skew is 0.032 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.096 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1678; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.344 ns) + CELL(0.602 ns) = 3.096 ns; Loc. = LCFF_X48_Y30_N11; Fanout = 5; REG Node = 'Registrador:PCreg|Saida[24]'
            Info: Total cell delay = 1.628 ns ( 52.58 % )
            Info: Total interconnect delay = 1.468 ns ( 47.42 % )
        Info: - Longest clock path from clock "clock" to source register is 3.064 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1678; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.312 ns) + CELL(0.602 ns) = 3.064 ns; Loc. = LCFF_X40_Y34_N1; Fanout = 39; REG Node = 'Instr_Reg:inst_reg|Instr31_26[3]'
            Info: Total cell delay = 1.628 ns ( 53.13 % )
            Info: Total interconnect delay = 1.436 ns ( 46.87 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "controlador:ctrl|state[5]" (data pin = "reset", clock pin = "clock") is 1.123 ns
    Info: + Longest pin to register delay is 4.216 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 9; PIN Node = 'reset'
        Info: 2: + IC(2.610 ns) + CELL(0.580 ns) = 4.216 ns; Loc. = LCFF_X41_Y35_N25; Fanout = 106; REG Node = 'controlador:ctrl|state[5]'
        Info: Total cell delay = 1.606 ns ( 38.09 % )
        Info: Total interconnect delay = 2.610 ns ( 61.91 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.055 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1678; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.303 ns) + CELL(0.602 ns) = 3.055 ns; Loc. = LCFF_X41_Y35_N25; Fanout = 106; REG Node = 'controlador:ctrl|state[5]'
        Info: Total cell delay = 1.628 ns ( 53.29 % )
        Info: Total interconnect delay = 1.427 ns ( 46.71 % )
Info: tco from clock "clock" to destination pin "WriteDataReg[0]" through register "Instr_Reg:inst_reg|Instr31_26[3]" is 42.316 ns
    Info: + Longest clock path from clock "clock" to source register is 3.064 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1678; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.312 ns) + CELL(0.602 ns) = 3.064 ns; Loc. = LCFF_X40_Y34_N1; Fanout = 39; REG Node = 'Instr_Reg:inst_reg|Instr31_26[3]'
        Info: Total cell delay = 1.628 ns ( 53.13 % )
        Info: Total interconnect delay = 1.436 ns ( 46.87 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 38.975 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y34_N1; Fanout = 39; REG Node = 'Instr_Reg:inst_reg|Instr31_26[3]'
        Info: 2: + IC(0.951 ns) + CELL(0.485 ns) = 1.436 ns; Loc. = LCCOMB_X41_Y34_N12; Fanout = 1; COMB Node = 'controlador:ctrl|Selector9~5'
        Info: 3: + IC(0.534 ns) + CELL(0.521 ns) = 2.491 ns; Loc. = LCCOMB_X40_Y34_N30; Fanout = 1; COMB Node = 'controlador:ctrl|Selector9~7'
        Info: 4: + IC(0.290 ns) + CELL(0.178 ns) = 2.959 ns; Loc. = LCCOMB_X40_Y34_N8; Fanout = 1; COMB Node = 'controlador:ctrl|Selector9~8'
        Info: 5: + IC(0.296 ns) + CELL(0.322 ns) = 3.577 ns; Loc. = LCCOMB_X40_Y34_N10; Fanout = 1; COMB Node = 'controlador:ctrl|Selector9~9'
        Info: 6: + IC(0.302 ns) + CELL(0.178 ns) = 4.057 ns; Loc. = LCCOMB_X40_Y34_N12; Fanout = 2; COMB Node = 'controlador:ctrl|Selector9~10'
        Info: 7: + IC(0.308 ns) + CELL(0.178 ns) = 4.543 ns; Loc. = LCCOMB_X40_Y34_N18; Fanout = 2; COMB Node = 'controlador:ctrl|Selector10~0'
        Info: 8: + IC(0.895 ns) + CELL(0.178 ns) = 5.616 ns; Loc. = LCCOMB_X41_Y32_N12; Fanout = 1; COMB Node = 'AluControl:AluControl|Mux2~3'
        Info: 9: + IC(0.294 ns) + CELL(0.177 ns) = 6.087 ns; Loc. = LCCOMB_X41_Y32_N0; Fanout = 1; COMB Node = 'AluControl:AluControl|Mux2~5'
        Info: 10: + IC(0.892 ns) + CELL(0.178 ns) = 7.157 ns; Loc. = LCCOMB_X40_Y34_N2; Fanout = 68; COMB Node = 'AluControl:AluControl|Mux2~4'
        Info: 11: + IC(0.311 ns) + CELL(0.178 ns) = 7.646 ns; Loc. = LCCOMB_X40_Y34_N14; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[0]~11'
        Info: 12: + IC(0.884 ns) + CELL(0.178 ns) = 8.708 ns; Loc. = LCCOMB_X41_Y33_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~12'
        Info: 13: + IC(0.313 ns) + CELL(0.319 ns) = 9.340 ns; Loc. = LCCOMB_X41_Y33_N2; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[1]~13'
        Info: 14: + IC(0.563 ns) + CELL(0.178 ns) = 10.081 ns; Loc. = LCCOMB_X40_Y33_N22; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[4]~61'
        Info: 15: + IC(0.289 ns) + CELL(0.178 ns) = 10.548 ns; Loc. = LCCOMB_X40_Y33_N26; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[4]~17'
        Info: 16: + IC(0.553 ns) + CELL(0.521 ns) = 11.622 ns; Loc. = LCCOMB_X41_Y33_N6; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[6]~22'
        Info: 17: + IC(0.298 ns) + CELL(0.178 ns) = 12.098 ns; Loc. = LCCOMB_X41_Y33_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[6]~23'
        Info: 18: + IC(0.308 ns) + CELL(0.322 ns) = 12.728 ns; Loc. = LCCOMB_X41_Y33_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~24'
        Info: 19: + IC(0.309 ns) + CELL(0.178 ns) = 13.215 ns; Loc. = LCCOMB_X41_Y33_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[8]~25'
        Info: 20: + IC(0.311 ns) + CELL(0.322 ns) = 13.848 ns; Loc. = LCCOMB_X41_Y33_N24; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~27'
        Info: 21: + IC(0.312 ns) + CELL(0.322 ns) = 14.482 ns; Loc. = LCCOMB_X41_Y33_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[10]~29'
        Info: 22: + IC(1.381 ns) + CELL(0.322 ns) = 16.185 ns; Loc. = LCCOMB_X50_Y33_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~30'
        Info: 23: + IC(0.305 ns) + CELL(0.178 ns) = 16.668 ns; Loc. = LCCOMB_X50_Y33_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[12]~32'
        Info: 24: + IC(0.307 ns) + CELL(0.322 ns) = 17.297 ns; Loc. = LCCOMB_X50_Y33_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~33'
        Info: 25: + IC(0.316 ns) + CELL(0.178 ns) = 17.791 ns; Loc. = LCCOMB_X50_Y33_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[14]~34'
        Info: 26: + IC(0.306 ns) + CELL(0.322 ns) = 18.419 ns; Loc. = LCCOMB_X50_Y33_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~36'
        Info: 27: + IC(0.309 ns) + CELL(0.178 ns) = 18.906 ns; Loc. = LCCOMB_X50_Y33_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[16]~38'
        Info: 28: + IC(0.316 ns) + CELL(0.322 ns) = 19.544 ns; Loc. = LCCOMB_X50_Y33_N2; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[17]~39'
        Info: 29: + IC(0.318 ns) + CELL(0.178 ns) = 20.040 ns; Loc. = LCCOMB_X50_Y33_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~40'
        Info: 30: + IC(0.312 ns) + CELL(0.322 ns) = 20.674 ns; Loc. = LCCOMB_X50_Y33_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~42'
        Info: 31: + IC(0.320 ns) + CELL(0.322 ns) = 21.316 ns; Loc. = LCCOMB_X50_Y33_N12; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[20]~44'
        Info: 32: + IC(0.324 ns) + CELL(0.545 ns) = 22.185 ns; Loc. = LCCOMB_X50_Y33_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~45'
        Info: 33: + IC(0.924 ns) + CELL(0.178 ns) = 23.287 ns; Loc. = LCCOMB_X51_Y31_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[22]~47'
        Info: 34: + IC(0.302 ns) + CELL(0.322 ns) = 23.911 ns; Loc. = LCCOMB_X51_Y31_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~48'
        Info: 35: + IC(0.313 ns) + CELL(0.178 ns) = 24.402 ns; Loc. = LCCOMB_X51_Y31_N0; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~49'
        Info: 36: + IC(0.320 ns) + CELL(0.521 ns) = 25.243 ns; Loc. = LCCOMB_X51_Y31_N20; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~51'
        Info: 37: + IC(0.307 ns) + CELL(0.322 ns) = 25.872 ns; Loc. = LCCOMB_X51_Y31_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~52'
        Info: 38: + IC(0.486 ns) + CELL(0.322 ns) = 26.680 ns; Loc. = LCCOMB_X50_Y31_N28; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[27]~54'
        Info: 39: + IC(0.310 ns) + CELL(0.178 ns) = 27.168 ns; Loc. = LCCOMB_X50_Y31_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[28]~56'
        Info: 40: + IC(0.312 ns) + CELL(0.322 ns) = 27.802 ns; Loc. = LCCOMB_X50_Y31_N18; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[29]~57'
        Info: 41: + IC(0.848 ns) + CELL(0.178 ns) = 28.828 ns; Loc. = LCCOMB_X47_Y31_N12; Fanout = 9; COMB Node = 'Ula32:ULA|carry_temp[30]~58'
        Info: 42: + IC(0.313 ns) + CELL(0.178 ns) = 29.319 ns; Loc. = LCCOMB_X47_Y31_N14; Fanout = 8; COMB Node = 'Ula32:ULA|carry_temp[31]~59'
        Info: 43: + IC(0.533 ns) + CELL(0.544 ns) = 30.396 ns; Loc. = LCCOMB_X48_Y31_N26; Fanout = 1; COMB Node = 'Ula32:ULA|Maior~2'
        Info: 44: + IC(0.295 ns) + CELL(0.178 ns) = 30.869 ns; Loc. = LCCOMB_X48_Y31_N12; Fanout = 1; COMB Node = 'Ula32:ULA|Maior~3'
        Info: 45: + IC(0.290 ns) + CELL(0.178 ns) = 31.337 ns; Loc. = LCCOMB_X48_Y31_N22; Fanout = 1; COMB Node = 'mux8entradas32bits:DadoASerEscritoSelection|Mux31~1'
        Info: 46: + IC(1.537 ns) + CELL(0.178 ns) = 33.052 ns; Loc. = LCCOMB_X50_Y26_N0; Fanout = 33; COMB Node = 'mux8entradas32bits:DadoASerEscritoSelection|Mux31~3'
        Info: 47: + IC(2.917 ns) + CELL(3.006 ns) = 38.975 ns; Loc. = PIN_C16; Fanout = 0; PIN Node = 'WriteDataReg[0]'
        Info: Total cell delay = 15.241 ns ( 39.10 % )
        Info: Total interconnect delay = 23.734 ns ( 60.90 % )
Info: th for register "controlador:ctrl|state[3]" (data pin = "reset", clock pin = "clock") is -0.531 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.072 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1678; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.320 ns) + CELL(0.602 ns) = 3.072 ns; Loc. = LCFF_X39_Y33_N25; Fanout = 100; REG Node = 'controlador:ctrl|state[3]'
        Info: Total cell delay = 1.628 ns ( 52.99 % )
        Info: Total interconnect delay = 1.444 ns ( 47.01 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 3.889 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 9; PIN Node = 'reset'
        Info: 2: + IC(2.283 ns) + CELL(0.580 ns) = 3.889 ns; Loc. = LCFF_X39_Y33_N25; Fanout = 100; REG Node = 'controlador:ctrl|state[3]'
        Info: Total cell delay = 1.606 ns ( 41.30 % )
        Info: Total interconnect delay = 2.283 ns ( 58.70 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 212 megabytes
    Info: Processing ended: Sat May 05 13:14:03 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


