verilog xil_defaultlib --include "E:/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../xillydemo.gen/sources_1/ip/fifo_RN_Host_FPGA/sim/fifo_RN_Host_FPGA.v" \

verilog xil_defaultlib "glbl.v"

nosort
