
micro_ros.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001beb0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001cc8  0801c050  0801c050  0001d050  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801dd18  0801dd18  00021e90  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801dd18  0801dd18  0001ed18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801dd20  0801dd20  00021e90  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  0801dd20  0801dd20  0001ed20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801dd30  0801dd30  0001ed30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00002e90  20000000  0801dd34  0001f000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000e608  20002e90  08020bc4  00021e90  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20011498  08020bc4  00022498  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00021e90  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a23b  00000000  00000000  00021ec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a29  00000000  00000000  0003c0fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013a0  00000000  00000000  0003fb28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f2c  00000000  00000000  00040ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000091a1  00000000  00000000  00041df4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000190c6  00000000  00000000  0004af95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a44a9  00000000  00000000  0006405b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000069  00000000  00000000  00108504  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000065d4  00000000  00000000  00108570  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0010eb44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20002e90 	.word	0x20002e90
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0801c038 	.word	0x0801c038

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20002e94 	.word	0x20002e94
 80001dc:	0801c038 	.word	0x0801c038

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_ldivmod>:
 8000c78:	b97b      	cbnz	r3, 8000c9a <__aeabi_ldivmod+0x22>
 8000c7a:	b972      	cbnz	r2, 8000c9a <__aeabi_ldivmod+0x22>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bfbe      	ittt	lt
 8000c80:	2000      	movlt	r0, #0
 8000c82:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000c86:	e006      	blt.n	8000c96 <__aeabi_ldivmod+0x1e>
 8000c88:	bf08      	it	eq
 8000c8a:	2800      	cmpeq	r0, #0
 8000c8c:	bf1c      	itt	ne
 8000c8e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000c92:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c96:	f000 b9d3 	b.w	8001040 <__aeabi_idiv0>
 8000c9a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c9e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	db09      	blt.n	8000cba <__aeabi_ldivmod+0x42>
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	db1a      	blt.n	8000ce0 <__aeabi_ldivmod+0x68>
 8000caa:	f000 f84d 	bl	8000d48 <__udivmoddi4>
 8000cae:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb6:	b004      	add	sp, #16
 8000cb8:	4770      	bx	lr
 8000cba:	4240      	negs	r0, r0
 8000cbc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	db1b      	blt.n	8000cfc <__aeabi_ldivmod+0x84>
 8000cc4:	f000 f840 	bl	8000d48 <__udivmoddi4>
 8000cc8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ccc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd0:	b004      	add	sp, #16
 8000cd2:	4240      	negs	r0, r0
 8000cd4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd8:	4252      	negs	r2, r2
 8000cda:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cde:	4770      	bx	lr
 8000ce0:	4252      	negs	r2, r2
 8000ce2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ce6:	f000 f82f 	bl	8000d48 <__udivmoddi4>
 8000cea:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf2:	b004      	add	sp, #16
 8000cf4:	4240      	negs	r0, r0
 8000cf6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cfa:	4770      	bx	lr
 8000cfc:	4252      	negs	r2, r2
 8000cfe:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d02:	f000 f821 	bl	8000d48 <__udivmoddi4>
 8000d06:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d0a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d0e:	b004      	add	sp, #16
 8000d10:	4252      	negs	r2, r2
 8000d12:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d16:	4770      	bx	lr

08000d18 <__aeabi_uldivmod>:
 8000d18:	b953      	cbnz	r3, 8000d30 <__aeabi_uldivmod+0x18>
 8000d1a:	b94a      	cbnz	r2, 8000d30 <__aeabi_uldivmod+0x18>
 8000d1c:	2900      	cmp	r1, #0
 8000d1e:	bf08      	it	eq
 8000d20:	2800      	cmpeq	r0, #0
 8000d22:	bf1c      	itt	ne
 8000d24:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000d28:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000d2c:	f000 b988 	b.w	8001040 <__aeabi_idiv0>
 8000d30:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d38:	f000 f806 	bl	8000d48 <__udivmoddi4>
 8000d3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d44:	b004      	add	sp, #16
 8000d46:	4770      	bx	lr

08000d48 <__udivmoddi4>:
 8000d48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d4c:	9d08      	ldr	r5, [sp, #32]
 8000d4e:	468e      	mov	lr, r1
 8000d50:	4604      	mov	r4, r0
 8000d52:	4688      	mov	r8, r1
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d14a      	bne.n	8000dee <__udivmoddi4+0xa6>
 8000d58:	428a      	cmp	r2, r1
 8000d5a:	4617      	mov	r7, r2
 8000d5c:	d962      	bls.n	8000e24 <__udivmoddi4+0xdc>
 8000d5e:	fab2 f682 	clz	r6, r2
 8000d62:	b14e      	cbz	r6, 8000d78 <__udivmoddi4+0x30>
 8000d64:	f1c6 0320 	rsb	r3, r6, #32
 8000d68:	fa01 f806 	lsl.w	r8, r1, r6
 8000d6c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d70:	40b7      	lsls	r7, r6
 8000d72:	ea43 0808 	orr.w	r8, r3, r8
 8000d76:	40b4      	lsls	r4, r6
 8000d78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7c:	fa1f fc87 	uxth.w	ip, r7
 8000d80:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d84:	0c23      	lsrs	r3, r4, #16
 8000d86:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d8a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d8e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d92:	429a      	cmp	r2, r3
 8000d94:	d909      	bls.n	8000daa <__udivmoddi4+0x62>
 8000d96:	18fb      	adds	r3, r7, r3
 8000d98:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d9c:	f080 80ea 	bcs.w	8000f74 <__udivmoddi4+0x22c>
 8000da0:	429a      	cmp	r2, r3
 8000da2:	f240 80e7 	bls.w	8000f74 <__udivmoddi4+0x22c>
 8000da6:	3902      	subs	r1, #2
 8000da8:	443b      	add	r3, r7
 8000daa:	1a9a      	subs	r2, r3, r2
 8000dac:	b2a3      	uxth	r3, r4
 8000dae:	fbb2 f0fe 	udiv	r0, r2, lr
 8000db2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dba:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dbe:	459c      	cmp	ip, r3
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x8e>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000dc8:	f080 80d6 	bcs.w	8000f78 <__udivmoddi4+0x230>
 8000dcc:	459c      	cmp	ip, r3
 8000dce:	f240 80d3 	bls.w	8000f78 <__udivmoddi4+0x230>
 8000dd2:	443b      	add	r3, r7
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dda:	eba3 030c 	sub.w	r3, r3, ip
 8000dde:	2100      	movs	r1, #0
 8000de0:	b11d      	cbz	r5, 8000dea <__udivmoddi4+0xa2>
 8000de2:	40f3      	lsrs	r3, r6
 8000de4:	2200      	movs	r2, #0
 8000de6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d905      	bls.n	8000dfe <__udivmoddi4+0xb6>
 8000df2:	b10d      	cbz	r5, 8000df8 <__udivmoddi4+0xb0>
 8000df4:	e9c5 0100 	strd	r0, r1, [r5]
 8000df8:	2100      	movs	r1, #0
 8000dfa:	4608      	mov	r0, r1
 8000dfc:	e7f5      	b.n	8000dea <__udivmoddi4+0xa2>
 8000dfe:	fab3 f183 	clz	r1, r3
 8000e02:	2900      	cmp	r1, #0
 8000e04:	d146      	bne.n	8000e94 <__udivmoddi4+0x14c>
 8000e06:	4573      	cmp	r3, lr
 8000e08:	d302      	bcc.n	8000e10 <__udivmoddi4+0xc8>
 8000e0a:	4282      	cmp	r2, r0
 8000e0c:	f200 8105 	bhi.w	800101a <__udivmoddi4+0x2d2>
 8000e10:	1a84      	subs	r4, r0, r2
 8000e12:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e16:	2001      	movs	r0, #1
 8000e18:	4690      	mov	r8, r2
 8000e1a:	2d00      	cmp	r5, #0
 8000e1c:	d0e5      	beq.n	8000dea <__udivmoddi4+0xa2>
 8000e1e:	e9c5 4800 	strd	r4, r8, [r5]
 8000e22:	e7e2      	b.n	8000dea <__udivmoddi4+0xa2>
 8000e24:	2a00      	cmp	r2, #0
 8000e26:	f000 8090 	beq.w	8000f4a <__udivmoddi4+0x202>
 8000e2a:	fab2 f682 	clz	r6, r2
 8000e2e:	2e00      	cmp	r6, #0
 8000e30:	f040 80a4 	bne.w	8000f7c <__udivmoddi4+0x234>
 8000e34:	1a8a      	subs	r2, r1, r2
 8000e36:	0c03      	lsrs	r3, r0, #16
 8000e38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e3c:	b280      	uxth	r0, r0
 8000e3e:	b2bc      	uxth	r4, r7
 8000e40:	2101      	movs	r1, #1
 8000e42:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e46:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e4e:	fb04 f20c 	mul.w	r2, r4, ip
 8000e52:	429a      	cmp	r2, r3
 8000e54:	d907      	bls.n	8000e66 <__udivmoddi4+0x11e>
 8000e56:	18fb      	adds	r3, r7, r3
 8000e58:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e5c:	d202      	bcs.n	8000e64 <__udivmoddi4+0x11c>
 8000e5e:	429a      	cmp	r2, r3
 8000e60:	f200 80e0 	bhi.w	8001024 <__udivmoddi4+0x2dc>
 8000e64:	46c4      	mov	ip, r8
 8000e66:	1a9b      	subs	r3, r3, r2
 8000e68:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e6c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e70:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e74:	fb02 f404 	mul.w	r4, r2, r4
 8000e78:	429c      	cmp	r4, r3
 8000e7a:	d907      	bls.n	8000e8c <__udivmoddi4+0x144>
 8000e7c:	18fb      	adds	r3, r7, r3
 8000e7e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e82:	d202      	bcs.n	8000e8a <__udivmoddi4+0x142>
 8000e84:	429c      	cmp	r4, r3
 8000e86:	f200 80ca 	bhi.w	800101e <__udivmoddi4+0x2d6>
 8000e8a:	4602      	mov	r2, r0
 8000e8c:	1b1b      	subs	r3, r3, r4
 8000e8e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e92:	e7a5      	b.n	8000de0 <__udivmoddi4+0x98>
 8000e94:	f1c1 0620 	rsb	r6, r1, #32
 8000e98:	408b      	lsls	r3, r1
 8000e9a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9e:	431f      	orrs	r7, r3
 8000ea0:	fa0e f401 	lsl.w	r4, lr, r1
 8000ea4:	fa20 f306 	lsr.w	r3, r0, r6
 8000ea8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000eac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000eb0:	4323      	orrs	r3, r4
 8000eb2:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb6:	fa1f fc87 	uxth.w	ip, r7
 8000eba:	fbbe f0f9 	udiv	r0, lr, r9
 8000ebe:	0c1c      	lsrs	r4, r3, #16
 8000ec0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ec4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ec8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ecc:	45a6      	cmp	lr, r4
 8000ece:	fa02 f201 	lsl.w	r2, r2, r1
 8000ed2:	d909      	bls.n	8000ee8 <__udivmoddi4+0x1a0>
 8000ed4:	193c      	adds	r4, r7, r4
 8000ed6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000eda:	f080 809c 	bcs.w	8001016 <__udivmoddi4+0x2ce>
 8000ede:	45a6      	cmp	lr, r4
 8000ee0:	f240 8099 	bls.w	8001016 <__udivmoddi4+0x2ce>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	443c      	add	r4, r7
 8000ee8:	eba4 040e 	sub.w	r4, r4, lr
 8000eec:	fa1f fe83 	uxth.w	lr, r3
 8000ef0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ef4:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000efc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f00:	45a4      	cmp	ip, r4
 8000f02:	d908      	bls.n	8000f16 <__udivmoddi4+0x1ce>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000f0a:	f080 8082 	bcs.w	8001012 <__udivmoddi4+0x2ca>
 8000f0e:	45a4      	cmp	ip, r4
 8000f10:	d97f      	bls.n	8001012 <__udivmoddi4+0x2ca>
 8000f12:	3b02      	subs	r3, #2
 8000f14:	443c      	add	r4, r7
 8000f16:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f1a:	eba4 040c 	sub.w	r4, r4, ip
 8000f1e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f22:	4564      	cmp	r4, ip
 8000f24:	4673      	mov	r3, lr
 8000f26:	46e1      	mov	r9, ip
 8000f28:	d362      	bcc.n	8000ff0 <__udivmoddi4+0x2a8>
 8000f2a:	d05f      	beq.n	8000fec <__udivmoddi4+0x2a4>
 8000f2c:	b15d      	cbz	r5, 8000f46 <__udivmoddi4+0x1fe>
 8000f2e:	ebb8 0203 	subs.w	r2, r8, r3
 8000f32:	eb64 0409 	sbc.w	r4, r4, r9
 8000f36:	fa04 f606 	lsl.w	r6, r4, r6
 8000f3a:	fa22 f301 	lsr.w	r3, r2, r1
 8000f3e:	431e      	orrs	r6, r3
 8000f40:	40cc      	lsrs	r4, r1
 8000f42:	e9c5 6400 	strd	r6, r4, [r5]
 8000f46:	2100      	movs	r1, #0
 8000f48:	e74f      	b.n	8000dea <__udivmoddi4+0xa2>
 8000f4a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f4e:	0c01      	lsrs	r1, r0, #16
 8000f50:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f54:	b280      	uxth	r0, r0
 8000f56:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f5a:	463b      	mov	r3, r7
 8000f5c:	4638      	mov	r0, r7
 8000f5e:	463c      	mov	r4, r7
 8000f60:	46b8      	mov	r8, r7
 8000f62:	46be      	mov	lr, r7
 8000f64:	2620      	movs	r6, #32
 8000f66:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f6a:	eba2 0208 	sub.w	r2, r2, r8
 8000f6e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f72:	e766      	b.n	8000e42 <__udivmoddi4+0xfa>
 8000f74:	4601      	mov	r1, r0
 8000f76:	e718      	b.n	8000daa <__udivmoddi4+0x62>
 8000f78:	4610      	mov	r0, r2
 8000f7a:	e72c      	b.n	8000dd6 <__udivmoddi4+0x8e>
 8000f7c:	f1c6 0220 	rsb	r2, r6, #32
 8000f80:	fa2e f302 	lsr.w	r3, lr, r2
 8000f84:	40b7      	lsls	r7, r6
 8000f86:	40b1      	lsls	r1, r6
 8000f88:	fa20 f202 	lsr.w	r2, r0, r2
 8000f8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f90:	430a      	orrs	r2, r1
 8000f92:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f96:	b2bc      	uxth	r4, r7
 8000f98:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f9c:	0c11      	lsrs	r1, r2, #16
 8000f9e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fa2:	fb08 f904 	mul.w	r9, r8, r4
 8000fa6:	40b0      	lsls	r0, r6
 8000fa8:	4589      	cmp	r9, r1
 8000faa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fae:	b280      	uxth	r0, r0
 8000fb0:	d93e      	bls.n	8001030 <__udivmoddi4+0x2e8>
 8000fb2:	1879      	adds	r1, r7, r1
 8000fb4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000fb8:	d201      	bcs.n	8000fbe <__udivmoddi4+0x276>
 8000fba:	4589      	cmp	r9, r1
 8000fbc:	d81f      	bhi.n	8000ffe <__udivmoddi4+0x2b6>
 8000fbe:	eba1 0109 	sub.w	r1, r1, r9
 8000fc2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc6:	fb09 f804 	mul.w	r8, r9, r4
 8000fca:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fce:	b292      	uxth	r2, r2
 8000fd0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fd4:	4542      	cmp	r2, r8
 8000fd6:	d229      	bcs.n	800102c <__udivmoddi4+0x2e4>
 8000fd8:	18ba      	adds	r2, r7, r2
 8000fda:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000fde:	d2c4      	bcs.n	8000f6a <__udivmoddi4+0x222>
 8000fe0:	4542      	cmp	r2, r8
 8000fe2:	d2c2      	bcs.n	8000f6a <__udivmoddi4+0x222>
 8000fe4:	f1a9 0102 	sub.w	r1, r9, #2
 8000fe8:	443a      	add	r2, r7
 8000fea:	e7be      	b.n	8000f6a <__udivmoddi4+0x222>
 8000fec:	45f0      	cmp	r8, lr
 8000fee:	d29d      	bcs.n	8000f2c <__udivmoddi4+0x1e4>
 8000ff0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ff4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ff8:	3801      	subs	r0, #1
 8000ffa:	46e1      	mov	r9, ip
 8000ffc:	e796      	b.n	8000f2c <__udivmoddi4+0x1e4>
 8000ffe:	eba7 0909 	sub.w	r9, r7, r9
 8001002:	4449      	add	r1, r9
 8001004:	f1a8 0c02 	sub.w	ip, r8, #2
 8001008:	fbb1 f9fe 	udiv	r9, r1, lr
 800100c:	fb09 f804 	mul.w	r8, r9, r4
 8001010:	e7db      	b.n	8000fca <__udivmoddi4+0x282>
 8001012:	4673      	mov	r3, lr
 8001014:	e77f      	b.n	8000f16 <__udivmoddi4+0x1ce>
 8001016:	4650      	mov	r0, sl
 8001018:	e766      	b.n	8000ee8 <__udivmoddi4+0x1a0>
 800101a:	4608      	mov	r0, r1
 800101c:	e6fd      	b.n	8000e1a <__udivmoddi4+0xd2>
 800101e:	443b      	add	r3, r7
 8001020:	3a02      	subs	r2, #2
 8001022:	e733      	b.n	8000e8c <__udivmoddi4+0x144>
 8001024:	f1ac 0c02 	sub.w	ip, ip, #2
 8001028:	443b      	add	r3, r7
 800102a:	e71c      	b.n	8000e66 <__udivmoddi4+0x11e>
 800102c:	4649      	mov	r1, r9
 800102e:	e79c      	b.n	8000f6a <__udivmoddi4+0x222>
 8001030:	eba1 0109 	sub.w	r1, r1, r9
 8001034:	46c4      	mov	ip, r8
 8001036:	fbb1 f9fe 	udiv	r9, r1, lr
 800103a:	fb09 f804 	mul.w	r8, r9, r4
 800103e:	e7c4      	b.n	8000fca <__udivmoddi4+0x282>

08001040 <__aeabi_idiv0>:
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop

08001044 <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b08a      	sub	sp, #40	@ 0x28
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800104c:	2300      	movs	r3, #0
 800104e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8001050:	f006 fe82 	bl	8007d58 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8001054:	4b5a      	ldr	r3, [pc, #360]	@ (80011c0 <pvPortMallocMicroROS+0x17c>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d101      	bne.n	8001060 <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 800105c:	f000 f986 	bl	800136c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8001060:	4b58      	ldr	r3, [pc, #352]	@ (80011c4 <pvPortMallocMicroROS+0x180>)
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	4013      	ands	r3, r2
 8001068:	2b00      	cmp	r3, #0
 800106a:	f040 8090 	bne.w	800118e <pvPortMallocMicroROS+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d01e      	beq.n	80010b2 <pvPortMallocMicroROS+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8001074:	2208      	movs	r2, #8
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	4413      	add	r3, r2
 800107a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	f003 0307 	and.w	r3, r3, #7
 8001082:	2b00      	cmp	r3, #0
 8001084:	d015      	beq.n	80010b2 <pvPortMallocMicroROS+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	f023 0307 	bic.w	r3, r3, #7
 800108c:	3308      	adds	r3, #8
 800108e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	f003 0307 	and.w	r3, r3, #7
 8001096:	2b00      	cmp	r3, #0
 8001098:	d00b      	beq.n	80010b2 <pvPortMallocMicroROS+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800109a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800109e:	f383 8811 	msr	BASEPRI, r3
 80010a2:	f3bf 8f6f 	isb	sy
 80010a6:	f3bf 8f4f 	dsb	sy
 80010aa:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80010ac:	bf00      	nop
 80010ae:	bf00      	nop
 80010b0:	e7fd      	b.n	80010ae <pvPortMallocMicroROS+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d06a      	beq.n	800118e <pvPortMallocMicroROS+0x14a>
 80010b8:	4b43      	ldr	r3, [pc, #268]	@ (80011c8 <pvPortMallocMicroROS+0x184>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	687a      	ldr	r2, [r7, #4]
 80010be:	429a      	cmp	r2, r3
 80010c0:	d865      	bhi.n	800118e <pvPortMallocMicroROS+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80010c2:	4b42      	ldr	r3, [pc, #264]	@ (80011cc <pvPortMallocMicroROS+0x188>)
 80010c4:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80010c6:	4b41      	ldr	r3, [pc, #260]	@ (80011cc <pvPortMallocMicroROS+0x188>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80010cc:	e004      	b.n	80010d8 <pvPortMallocMicroROS+0x94>
				{
					pxPreviousBlock = pxBlock;
 80010ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010d0:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80010d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80010d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	687a      	ldr	r2, [r7, #4]
 80010de:	429a      	cmp	r2, r3
 80010e0:	d903      	bls.n	80010ea <pvPortMallocMicroROS+0xa6>
 80010e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d1f1      	bne.n	80010ce <pvPortMallocMicroROS+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80010ea:	4b35      	ldr	r3, [pc, #212]	@ (80011c0 <pvPortMallocMicroROS+0x17c>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80010f0:	429a      	cmp	r2, r3
 80010f2:	d04c      	beq.n	800118e <pvPortMallocMicroROS+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80010f4:	6a3b      	ldr	r3, [r7, #32]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	2208      	movs	r2, #8
 80010fa:	4413      	add	r3, r2
 80010fc:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80010fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001100:	681a      	ldr	r2, [r3, #0]
 8001102:	6a3b      	ldr	r3, [r7, #32]
 8001104:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001108:	685a      	ldr	r2, [r3, #4]
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	1ad2      	subs	r2, r2, r3
 800110e:	2308      	movs	r3, #8
 8001110:	005b      	lsls	r3, r3, #1
 8001112:	429a      	cmp	r2, r3
 8001114:	d920      	bls.n	8001158 <pvPortMallocMicroROS+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001116:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	4413      	add	r3, r2
 800111c:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800111e:	69bb      	ldr	r3, [r7, #24]
 8001120:	f003 0307 	and.w	r3, r3, #7
 8001124:	2b00      	cmp	r3, #0
 8001126:	d00b      	beq.n	8001140 <pvPortMallocMicroROS+0xfc>
	__asm volatile
 8001128:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800112c:	f383 8811 	msr	BASEPRI, r3
 8001130:	f3bf 8f6f 	isb	sy
 8001134:	f3bf 8f4f 	dsb	sy
 8001138:	613b      	str	r3, [r7, #16]
}
 800113a:	bf00      	nop
 800113c:	bf00      	nop
 800113e:	e7fd      	b.n	800113c <pvPortMallocMicroROS+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001142:	685a      	ldr	r2, [r3, #4]
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	1ad2      	subs	r2, r2, r3
 8001148:	69bb      	ldr	r3, [r7, #24]
 800114a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800114c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800114e:	687a      	ldr	r2, [r7, #4]
 8001150:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001152:	69b8      	ldr	r0, [r7, #24]
 8001154:	f000 f96c 	bl	8001430 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001158:	4b1b      	ldr	r3, [pc, #108]	@ (80011c8 <pvPortMallocMicroROS+0x184>)
 800115a:	681a      	ldr	r2, [r3, #0]
 800115c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	1ad3      	subs	r3, r2, r3
 8001162:	4a19      	ldr	r2, [pc, #100]	@ (80011c8 <pvPortMallocMicroROS+0x184>)
 8001164:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001166:	4b18      	ldr	r3, [pc, #96]	@ (80011c8 <pvPortMallocMicroROS+0x184>)
 8001168:	681a      	ldr	r2, [r3, #0]
 800116a:	4b19      	ldr	r3, [pc, #100]	@ (80011d0 <pvPortMallocMicroROS+0x18c>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	429a      	cmp	r2, r3
 8001170:	d203      	bcs.n	800117a <pvPortMallocMicroROS+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001172:	4b15      	ldr	r3, [pc, #84]	@ (80011c8 <pvPortMallocMicroROS+0x184>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4a16      	ldr	r2, [pc, #88]	@ (80011d0 <pvPortMallocMicroROS+0x18c>)
 8001178:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800117a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800117c:	685a      	ldr	r2, [r3, #4]
 800117e:	4b11      	ldr	r3, [pc, #68]	@ (80011c4 <pvPortMallocMicroROS+0x180>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	431a      	orrs	r2, r3
 8001184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001186:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8001188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800118a:	2200      	movs	r2, #0
 800118c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800118e:	f006 fdf1 	bl	8007d74 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8001192:	69fb      	ldr	r3, [r7, #28]
 8001194:	f003 0307 	and.w	r3, r3, #7
 8001198:	2b00      	cmp	r3, #0
 800119a:	d00b      	beq.n	80011b4 <pvPortMallocMicroROS+0x170>
	__asm volatile
 800119c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80011a0:	f383 8811 	msr	BASEPRI, r3
 80011a4:	f3bf 8f6f 	isb	sy
 80011a8:	f3bf 8f4f 	dsb	sy
 80011ac:	60fb      	str	r3, [r7, #12]
}
 80011ae:	bf00      	nop
 80011b0:	bf00      	nop
 80011b2:	e7fd      	b.n	80011b0 <pvPortMallocMicroROS+0x16c>
	return pvReturn;
 80011b4:	69fb      	ldr	r3, [r7, #28]
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	3728      	adds	r7, #40	@ 0x28
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	20006ab4 	.word	0x20006ab4
 80011c4:	20006ac0 	.word	0x20006ac0
 80011c8:	20006ab8 	.word	0x20006ab8
 80011cc:	20006aac 	.word	0x20006aac
 80011d0:	20006abc 	.word	0x20006abc

080011d4 <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b086      	sub	sp, #24
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d04a      	beq.n	800127c <vPortFreeMicroROS+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80011e6:	2308      	movs	r3, #8
 80011e8:	425b      	negs	r3, r3
 80011ea:	697a      	ldr	r2, [r7, #20]
 80011ec:	4413      	add	r3, r2
 80011ee:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80011f4:	693b      	ldr	r3, [r7, #16]
 80011f6:	685a      	ldr	r2, [r3, #4]
 80011f8:	4b22      	ldr	r3, [pc, #136]	@ (8001284 <vPortFreeMicroROS+0xb0>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4013      	ands	r3, r2
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d10b      	bne.n	800121a <vPortFreeMicroROS+0x46>
	__asm volatile
 8001202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001206:	f383 8811 	msr	BASEPRI, r3
 800120a:	f3bf 8f6f 	isb	sy
 800120e:	f3bf 8f4f 	dsb	sy
 8001212:	60fb      	str	r3, [r7, #12]
}
 8001214:	bf00      	nop
 8001216:	bf00      	nop
 8001218:	e7fd      	b.n	8001216 <vPortFreeMicroROS+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800121a:	693b      	ldr	r3, [r7, #16]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d00b      	beq.n	800123a <vPortFreeMicroROS+0x66>
	__asm volatile
 8001222:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001226:	f383 8811 	msr	BASEPRI, r3
 800122a:	f3bf 8f6f 	isb	sy
 800122e:	f3bf 8f4f 	dsb	sy
 8001232:	60bb      	str	r3, [r7, #8]
}
 8001234:	bf00      	nop
 8001236:	bf00      	nop
 8001238:	e7fd      	b.n	8001236 <vPortFreeMicroROS+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	685a      	ldr	r2, [r3, #4]
 800123e:	4b11      	ldr	r3, [pc, #68]	@ (8001284 <vPortFreeMicroROS+0xb0>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4013      	ands	r3, r2
 8001244:	2b00      	cmp	r3, #0
 8001246:	d019      	beq.n	800127c <vPortFreeMicroROS+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8001248:	693b      	ldr	r3, [r7, #16]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d115      	bne.n	800127c <vPortFreeMicroROS+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001250:	693b      	ldr	r3, [r7, #16]
 8001252:	685a      	ldr	r2, [r3, #4]
 8001254:	4b0b      	ldr	r3, [pc, #44]	@ (8001284 <vPortFreeMicroROS+0xb0>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	43db      	mvns	r3, r3
 800125a:	401a      	ands	r2, r3
 800125c:	693b      	ldr	r3, [r7, #16]
 800125e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8001260:	f006 fd7a 	bl	8007d58 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001264:	693b      	ldr	r3, [r7, #16]
 8001266:	685a      	ldr	r2, [r3, #4]
 8001268:	4b07      	ldr	r3, [pc, #28]	@ (8001288 <vPortFreeMicroROS+0xb4>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4413      	add	r3, r2
 800126e:	4a06      	ldr	r2, [pc, #24]	@ (8001288 <vPortFreeMicroROS+0xb4>)
 8001270:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001272:	6938      	ldr	r0, [r7, #16]
 8001274:	f000 f8dc 	bl	8001430 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8001278:	f006 fd7c 	bl	8007d74 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800127c:	bf00      	nop
 800127e:	3718      	adds	r7, #24
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	20006ac0 	.word	0x20006ac0
 8001288:	20006ab8 	.word	0x20006ab8

0800128c <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 800128c:	b480      	push	{r7}
 800128e:	b087      	sub	sp, #28
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 8001298:	2308      	movs	r3, #8
 800129a:	425b      	negs	r3, r3
 800129c:	697a      	ldr	r2, [r7, #20]
 800129e:	4413      	add	r3, r2
 80012a0:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 80012a6:	693b      	ldr	r3, [r7, #16]
 80012a8:	685a      	ldr	r2, [r3, #4]
 80012aa:	4b06      	ldr	r3, [pc, #24]	@ (80012c4 <getBlockSize+0x38>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	43db      	mvns	r3, r3
 80012b0:	4013      	ands	r3, r2
 80012b2:	60fb      	str	r3, [r7, #12]

	return count;
 80012b4:	68fb      	ldr	r3, [r7, #12]
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	371c      	adds	r7, #28
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr
 80012c2:	bf00      	nop
 80012c4:	20006ac0 	.word	0x20006ac0

080012c8 <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
 80012d0:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 80012d2:	f006 fd41 	bl	8007d58 <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 80012d6:	6838      	ldr	r0, [r7, #0]
 80012d8:	f7ff feb4 	bl	8001044 <pvPortMallocMicroROS>
 80012dc:	60b8      	str	r0, [r7, #8]
	if (newmem != NULL && pv != NULL)
 80012de:	68bb      	ldr	r3, [r7, #8]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d017      	beq.n	8001314 <pvPortReallocMicroROS+0x4c>
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d014      	beq.n	8001314 <pvPortReallocMicroROS+0x4c>
	{
		size_t count = getBlockSize(pv) - xHeapStructSize;
 80012ea:	6878      	ldr	r0, [r7, #4]
 80012ec:	f7ff ffce 	bl	800128c <getBlockSize>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2208      	movs	r2, #8
 80012f4:	1a9b      	subs	r3, r3, r2
 80012f6:	60fb      	str	r3, [r7, #12]
		if (xWantedSize < count)
 80012f8:	683a      	ldr	r2, [r7, #0]
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	429a      	cmp	r2, r3
 80012fe:	d201      	bcs.n	8001304 <pvPortReallocMicroROS+0x3c>
		{
			count = xWantedSize;
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	60fb      	str	r3, [r7, #12]
		}
		memcpy(newmem, pv, count);
 8001304:	68fa      	ldr	r2, [r7, #12]
 8001306:	6879      	ldr	r1, [r7, #4]
 8001308:	68b8      	ldr	r0, [r7, #8]
 800130a:	f018 fc76 	bl	8019bfa <memcpy>

		vPortFreeMicroROS(pv);
 800130e:	6878      	ldr	r0, [r7, #4]
 8001310:	f7ff ff60 	bl	80011d4 <vPortFreeMicroROS>
	}

	( void ) xTaskResumeAll();
 8001314:	f006 fd2e 	bl	8007d74 <xTaskResumeAll>

	return newmem;
 8001318:	68bb      	ldr	r3, [r7, #8]
}
 800131a:	4618      	mov	r0, r3
 800131c:	3710      	adds	r7, #16
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}

08001322 <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 8001322:	b580      	push	{r7, lr}
 8001324:	b086      	sub	sp, #24
 8001326:	af00      	add	r7, sp, #0
 8001328:	6078      	str	r0, [r7, #4]
 800132a:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 800132c:	f006 fd14 	bl	8007d58 <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	687a      	ldr	r2, [r7, #4]
 8001334:	fb02 f303 	mul.w	r3, r2, r3
 8001338:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 800133a:	6978      	ldr	r0, [r7, #20]
 800133c:	f7ff fe82 	bl	8001044 <pvPortMallocMicroROS>
 8001340:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	613b      	str	r3, [r7, #16]

  	while(count--)
 8001346:	e004      	b.n	8001352 <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 8001348:	693b      	ldr	r3, [r7, #16]
 800134a:	1c5a      	adds	r2, r3, #1
 800134c:	613a      	str	r2, [r7, #16]
 800134e:	2200      	movs	r2, #0
 8001350:	701a      	strb	r2, [r3, #0]
  	while(count--)
 8001352:	697b      	ldr	r3, [r7, #20]
 8001354:	1e5a      	subs	r2, r3, #1
 8001356:	617a      	str	r2, [r7, #20]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d1f5      	bne.n	8001348 <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 800135c:	f006 fd0a 	bl	8007d74 <xTaskResumeAll>
  	return mem;
 8001360:	68fb      	ldr	r3, [r7, #12]
}
 8001362:	4618      	mov	r0, r3
 8001364:	3718      	adds	r7, #24
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
	...

0800136c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800136c:	b480      	push	{r7}
 800136e:	b085      	sub	sp, #20
 8001370:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8001372:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8001376:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8001378:	4b27      	ldr	r3, [pc, #156]	@ (8001418 <prvHeapInit+0xac>)
 800137a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	f003 0307 	and.w	r3, r3, #7
 8001382:	2b00      	cmp	r3, #0
 8001384:	d00c      	beq.n	80013a0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	3307      	adds	r3, #7
 800138a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	f023 0307 	bic.w	r3, r3, #7
 8001392:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8001394:	68ba      	ldr	r2, [r7, #8]
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	1ad3      	subs	r3, r2, r3
 800139a:	4a1f      	ldr	r2, [pc, #124]	@ (8001418 <prvHeapInit+0xac>)
 800139c:	4413      	add	r3, r2
 800139e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80013a4:	4a1d      	ldr	r2, [pc, #116]	@ (800141c <prvHeapInit+0xb0>)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80013aa:	4b1c      	ldr	r3, [pc, #112]	@ (800141c <prvHeapInit+0xb0>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	68ba      	ldr	r2, [r7, #8]
 80013b4:	4413      	add	r3, r2
 80013b6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80013b8:	2208      	movs	r2, #8
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	1a9b      	subs	r3, r3, r2
 80013be:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	f023 0307 	bic.w	r3, r3, #7
 80013c6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	4a15      	ldr	r2, [pc, #84]	@ (8001420 <prvHeapInit+0xb4>)
 80013cc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80013ce:	4b14      	ldr	r3, [pc, #80]	@ (8001420 <prvHeapInit+0xb4>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	2200      	movs	r2, #0
 80013d4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80013d6:	4b12      	ldr	r3, [pc, #72]	@ (8001420 <prvHeapInit+0xb4>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	2200      	movs	r2, #0
 80013dc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	68fa      	ldr	r2, [r7, #12]
 80013e6:	1ad2      	subs	r2, r2, r3
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80013ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001420 <prvHeapInit+0xb4>)
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	4a0a      	ldr	r2, [pc, #40]	@ (8001424 <prvHeapInit+0xb8>)
 80013fa:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	4a09      	ldr	r2, [pc, #36]	@ (8001428 <prvHeapInit+0xbc>)
 8001402:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001404:	4b09      	ldr	r3, [pc, #36]	@ (800142c <prvHeapInit+0xc0>)
 8001406:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800140a:	601a      	str	r2, [r3, #0]
}
 800140c:	bf00      	nop
 800140e:	3714      	adds	r7, #20
 8001410:	46bd      	mov	sp, r7
 8001412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001416:	4770      	bx	lr
 8001418:	20002eac 	.word	0x20002eac
 800141c:	20006aac 	.word	0x20006aac
 8001420:	20006ab4 	.word	0x20006ab4
 8001424:	20006abc 	.word	0x20006abc
 8001428:	20006ab8 	.word	0x20006ab8
 800142c:	20006ac0 	.word	0x20006ac0

08001430 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001430:	b480      	push	{r7}
 8001432:	b085      	sub	sp, #20
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001438:	4b28      	ldr	r3, [pc, #160]	@ (80014dc <prvInsertBlockIntoFreeList+0xac>)
 800143a:	60fb      	str	r3, [r7, #12]
 800143c:	e002      	b.n	8001444 <prvInsertBlockIntoFreeList+0x14>
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	60fb      	str	r3, [r7, #12]
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	687a      	ldr	r2, [r7, #4]
 800144a:	429a      	cmp	r2, r3
 800144c:	d8f7      	bhi.n	800143e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	68ba      	ldr	r2, [r7, #8]
 8001458:	4413      	add	r3, r2
 800145a:	687a      	ldr	r2, [r7, #4]
 800145c:	429a      	cmp	r2, r3
 800145e:	d108      	bne.n	8001472 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	685a      	ldr	r2, [r3, #4]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	441a      	add	r2, r3
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	68ba      	ldr	r2, [r7, #8]
 800147c:	441a      	add	r2, r3
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	429a      	cmp	r2, r3
 8001484:	d118      	bne.n	80014b8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	4b15      	ldr	r3, [pc, #84]	@ (80014e0 <prvInsertBlockIntoFreeList+0xb0>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	429a      	cmp	r2, r3
 8001490:	d00d      	beq.n	80014ae <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	685a      	ldr	r2, [r3, #4]
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	441a      	add	r2, r3
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	601a      	str	r2, [r3, #0]
 80014ac:	e008      	b.n	80014c0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80014ae:	4b0c      	ldr	r3, [pc, #48]	@ (80014e0 <prvInsertBlockIntoFreeList+0xb0>)
 80014b0:	681a      	ldr	r2, [r3, #0]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	601a      	str	r2, [r3, #0]
 80014b6:	e003      	b.n	80014c0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	681a      	ldr	r2, [r3, #0]
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80014c0:	68fa      	ldr	r2, [r7, #12]
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	d002      	beq.n	80014ce <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	687a      	ldr	r2, [r7, #4]
 80014cc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80014ce:	bf00      	nop
 80014d0:	3714      	adds	r7, #20
 80014d2:	46bd      	mov	sp, r7
 80014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	20006aac 	.word	0x20006aac
 80014e0:	20006ab4 	.word	0x20006ab4

080014e4 <cmd_vel_callback>:
float AX,AY,AZ,GX,GY,GZ;

double pitch = 0,roll = 0, yaw = 0;

void cmd_vel_callback(const void * msgin)
{
 80014e4:	b5b0      	push	{r4, r5, r7, lr}
 80014e6:	b084      	sub	sp, #16
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  // Cast received message to used type
  const geometry_msgs__msg__Twist * msg = (const geometry_msgs__msg__Twist *)msgin;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	60fb      	str	r3, [r7, #12]

   v = msg->linear.x;
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f6:	4938      	ldr	r1, [pc, #224]	@ (80015d8 <cmd_vel_callback+0xf4>)
 80014f8:	e9c1 2300 	strd	r2, r3, [r1]
   omega = msg->angular.z;
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8001502:	4936      	ldr	r1, [pc, #216]	@ (80015dc <cmd_vel_callback+0xf8>)
 8001504:	e9c1 2300 	strd	r2, r3, [r1]

   vl = (2 * v - omega * L) / (2 * R);
 8001508:	4b33      	ldr	r3, [pc, #204]	@ (80015d8 <cmd_vel_callback+0xf4>)
 800150a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800150e:	4602      	mov	r2, r0
 8001510:	460b      	mov	r3, r1
 8001512:	f7fe fed3 	bl	80002bc <__adddf3>
 8001516:	4602      	mov	r2, r0
 8001518:	460b      	mov	r3, r1
 800151a:	4614      	mov	r4, r2
 800151c:	461d      	mov	r5, r3
 800151e:	4b2f      	ldr	r3, [pc, #188]	@ (80015dc <cmd_vel_callback+0xf8>)
 8001520:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001524:	4b2e      	ldr	r3, [pc, #184]	@ (80015e0 <cmd_vel_callback+0xfc>)
 8001526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800152a:	f7ff f87d 	bl	8000628 <__aeabi_dmul>
 800152e:	4602      	mov	r2, r0
 8001530:	460b      	mov	r3, r1
 8001532:	4620      	mov	r0, r4
 8001534:	4629      	mov	r1, r5
 8001536:	f7fe febf 	bl	80002b8 <__aeabi_dsub>
 800153a:	4602      	mov	r2, r0
 800153c:	460b      	mov	r3, r1
 800153e:	4614      	mov	r4, r2
 8001540:	461d      	mov	r5, r3
 8001542:	4b28      	ldr	r3, [pc, #160]	@ (80015e4 <cmd_vel_callback+0x100>)
 8001544:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001548:	4602      	mov	r2, r0
 800154a:	460b      	mov	r3, r1
 800154c:	f7fe feb6 	bl	80002bc <__adddf3>
 8001550:	4602      	mov	r2, r0
 8001552:	460b      	mov	r3, r1
 8001554:	4620      	mov	r0, r4
 8001556:	4629      	mov	r1, r5
 8001558:	f7ff f990 	bl	800087c <__aeabi_ddiv>
 800155c:	4602      	mov	r2, r0
 800155e:	460b      	mov	r3, r1
 8001560:	4921      	ldr	r1, [pc, #132]	@ (80015e8 <cmd_vel_callback+0x104>)
 8001562:	e9c1 2300 	strd	r2, r3, [r1]
   vr = (2 * v + omega * L) / (2 * R);
 8001566:	4b1c      	ldr	r3, [pc, #112]	@ (80015d8 <cmd_vel_callback+0xf4>)
 8001568:	e9d3 0100 	ldrd	r0, r1, [r3]
 800156c:	4602      	mov	r2, r0
 800156e:	460b      	mov	r3, r1
 8001570:	f7fe fea4 	bl	80002bc <__adddf3>
 8001574:	4602      	mov	r2, r0
 8001576:	460b      	mov	r3, r1
 8001578:	4614      	mov	r4, r2
 800157a:	461d      	mov	r5, r3
 800157c:	4b17      	ldr	r3, [pc, #92]	@ (80015dc <cmd_vel_callback+0xf8>)
 800157e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001582:	4b17      	ldr	r3, [pc, #92]	@ (80015e0 <cmd_vel_callback+0xfc>)
 8001584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001588:	f7ff f84e 	bl	8000628 <__aeabi_dmul>
 800158c:	4602      	mov	r2, r0
 800158e:	460b      	mov	r3, r1
 8001590:	4620      	mov	r0, r4
 8001592:	4629      	mov	r1, r5
 8001594:	f7fe fe92 	bl	80002bc <__adddf3>
 8001598:	4602      	mov	r2, r0
 800159a:	460b      	mov	r3, r1
 800159c:	4614      	mov	r4, r2
 800159e:	461d      	mov	r5, r3
 80015a0:	4b10      	ldr	r3, [pc, #64]	@ (80015e4 <cmd_vel_callback+0x100>)
 80015a2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80015a6:	4602      	mov	r2, r0
 80015a8:	460b      	mov	r3, r1
 80015aa:	f7fe fe87 	bl	80002bc <__adddf3>
 80015ae:	4602      	mov	r2, r0
 80015b0:	460b      	mov	r3, r1
 80015b2:	4620      	mov	r0, r4
 80015b4:	4629      	mov	r1, r5
 80015b6:	f7ff f961 	bl	800087c <__aeabi_ddiv>
 80015ba:	4602      	mov	r2, r0
 80015bc:	460b      	mov	r3, r1
 80015be:	490b      	ldr	r1, [pc, #44]	@ (80015ec <cmd_vel_callback+0x108>)
 80015c0:	e9c1 2300 	strd	r2, r3, [r1]
  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80015c4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015c8:	4809      	ldr	r0, [pc, #36]	@ (80015f0 <cmd_vel_callback+0x10c>)
 80015ca:	f002 fb2e 	bl	8003c2a <HAL_GPIO_TogglePin>
}
 80015ce:	bf00      	nop
 80015d0:	3710      	adds	r7, #16
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bdb0      	pop	{r4, r5, r7, pc}
 80015d6:	bf00      	nop
 80015d8:	20006c58 	.word	0x20006c58
 80015dc:	20006c60 	.word	0x20006c60
 80015e0:	20000008 	.word	0x20000008
 80015e4:	20000000 	.word	0x20000000
 80015e8:	20006c68 	.word	0x20006c68
 80015ec:	20006c70 	.word	0x20006c70
 80015f0:	40020800 	.word	0x40020800

080015f4 <MPU6050Init>:

void MPU6050Init(void){
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b086      	sub	sp, #24
 80015f8:	af04      	add	r7, sp, #16
  uint8_t check;
  uint8_t mdata;
  HAL_I2C_Mem_Read(&hi2c2,ADD, 0x75 ,1, &check,1,1000);
 80015fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015fe:	9302      	str	r3, [sp, #8]
 8001600:	2301      	movs	r3, #1
 8001602:	9301      	str	r3, [sp, #4]
 8001604:	1dfb      	adds	r3, r7, #7
 8001606:	9300      	str	r3, [sp, #0]
 8001608:	2301      	movs	r3, #1
 800160a:	2275      	movs	r2, #117	@ 0x75
 800160c:	21d0      	movs	r1, #208	@ 0xd0
 800160e:	4823      	ldr	r0, [pc, #140]	@ (800169c <MPU6050Init+0xa8>)
 8001610:	f002 fd64 	bl	80040dc <HAL_I2C_Mem_Read>
  if(check == 0x68){
 8001614:	79fb      	ldrb	r3, [r7, #7]
 8001616:	2b68      	cmp	r3, #104	@ 0x68
 8001618:	d13b      	bne.n	8001692 <MPU6050Init+0x9e>
    mdata = 0x00;
 800161a:	2300      	movs	r3, #0
 800161c:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c2,ADD,0x6B,1,&mdata,1,1000);
 800161e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001622:	9302      	str	r3, [sp, #8]
 8001624:	2301      	movs	r3, #1
 8001626:	9301      	str	r3, [sp, #4]
 8001628:	1dbb      	adds	r3, r7, #6
 800162a:	9300      	str	r3, [sp, #0]
 800162c:	2301      	movs	r3, #1
 800162e:	226b      	movs	r2, #107	@ 0x6b
 8001630:	21d0      	movs	r1, #208	@ 0xd0
 8001632:	481a      	ldr	r0, [pc, #104]	@ (800169c <MPU6050Init+0xa8>)
 8001634:	f002 fc58 	bl	8003ee8 <HAL_I2C_Mem_Write>
    mdata = 0x07;
 8001638:	2307      	movs	r3, #7
 800163a:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c2,ADD,0x19,1,&mdata,1,1000);
 800163c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001640:	9302      	str	r3, [sp, #8]
 8001642:	2301      	movs	r3, #1
 8001644:	9301      	str	r3, [sp, #4]
 8001646:	1dbb      	adds	r3, r7, #6
 8001648:	9300      	str	r3, [sp, #0]
 800164a:	2301      	movs	r3, #1
 800164c:	2219      	movs	r2, #25
 800164e:	21d0      	movs	r1, #208	@ 0xd0
 8001650:	4812      	ldr	r0, [pc, #72]	@ (800169c <MPU6050Init+0xa8>)
 8001652:	f002 fc49 	bl	8003ee8 <HAL_I2C_Mem_Write>
    mdata = 0x00;
 8001656:	2300      	movs	r3, #0
 8001658:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c2,ADD,0x1B,1,&mdata,1,1000);
 800165a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800165e:	9302      	str	r3, [sp, #8]
 8001660:	2301      	movs	r3, #1
 8001662:	9301      	str	r3, [sp, #4]
 8001664:	1dbb      	adds	r3, r7, #6
 8001666:	9300      	str	r3, [sp, #0]
 8001668:	2301      	movs	r3, #1
 800166a:	221b      	movs	r2, #27
 800166c:	21d0      	movs	r1, #208	@ 0xd0
 800166e:	480b      	ldr	r0, [pc, #44]	@ (800169c <MPU6050Init+0xa8>)
 8001670:	f002 fc3a 	bl	8003ee8 <HAL_I2C_Mem_Write>
    mdata = 0x00;
 8001674:	2300      	movs	r3, #0
 8001676:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c2,ADD,0x1C,1,&mdata,1,1000);
 8001678:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800167c:	9302      	str	r3, [sp, #8]
 800167e:	2301      	movs	r3, #1
 8001680:	9301      	str	r3, [sp, #4]
 8001682:	1dbb      	adds	r3, r7, #6
 8001684:	9300      	str	r3, [sp, #0]
 8001686:	2301      	movs	r3, #1
 8001688:	221c      	movs	r2, #28
 800168a:	21d0      	movs	r1, #208	@ 0xd0
 800168c:	4803      	ldr	r0, [pc, #12]	@ (800169c <MPU6050Init+0xa8>)
 800168e:	f002 fc2b 	bl	8003ee8 <HAL_I2C_Mem_Write>
  }
}
 8001692:	bf00      	nop
 8001694:	3708      	adds	r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	20006ac4 	.word	0x20006ac4

080016a0 <MPU6050ReadG>:


void MPU6050ReadG(void){
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b086      	sub	sp, #24
 80016a4:	af04      	add	r7, sp, #16
  uint8_t dataG[6];

  HAL_I2C_Mem_Read(&hi2c2 ,ADD,0x43 ,1 , dataG,6,1000);
 80016a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016aa:	9302      	str	r3, [sp, #8]
 80016ac:	2306      	movs	r3, #6
 80016ae:	9301      	str	r3, [sp, #4]
 80016b0:	463b      	mov	r3, r7
 80016b2:	9300      	str	r3, [sp, #0]
 80016b4:	2301      	movs	r3, #1
 80016b6:	2243      	movs	r2, #67	@ 0x43
 80016b8:	21d0      	movs	r1, #208	@ 0xd0
 80016ba:	4827      	ldr	r0, [pc, #156]	@ (8001758 <MPU6050ReadG+0xb8>)
 80016bc:	f002 fd0e 	bl	80040dc <HAL_I2C_Mem_Read>
  gx = (int16_t)(dataG[0] << 8 | dataG[1]);
 80016c0:	783b      	ldrb	r3, [r7, #0]
 80016c2:	b21b      	sxth	r3, r3
 80016c4:	021b      	lsls	r3, r3, #8
 80016c6:	b21a      	sxth	r2, r3
 80016c8:	787b      	ldrb	r3, [r7, #1]
 80016ca:	b21b      	sxth	r3, r3
 80016cc:	4313      	orrs	r3, r2
 80016ce:	b21a      	sxth	r2, r3
 80016d0:	4b22      	ldr	r3, [pc, #136]	@ (800175c <MPU6050ReadG+0xbc>)
 80016d2:	801a      	strh	r2, [r3, #0]
  gy = (int16_t)(dataG[2] << 8 | dataG[3]);
 80016d4:	78bb      	ldrb	r3, [r7, #2]
 80016d6:	b21b      	sxth	r3, r3
 80016d8:	021b      	lsls	r3, r3, #8
 80016da:	b21a      	sxth	r2, r3
 80016dc:	78fb      	ldrb	r3, [r7, #3]
 80016de:	b21b      	sxth	r3, r3
 80016e0:	4313      	orrs	r3, r2
 80016e2:	b21a      	sxth	r2, r3
 80016e4:	4b1e      	ldr	r3, [pc, #120]	@ (8001760 <MPU6050ReadG+0xc0>)
 80016e6:	801a      	strh	r2, [r3, #0]
  gz = (int16_t)(dataG[4] << 8 | dataG[5]);
 80016e8:	793b      	ldrb	r3, [r7, #4]
 80016ea:	b21b      	sxth	r3, r3
 80016ec:	021b      	lsls	r3, r3, #8
 80016ee:	b21a      	sxth	r2, r3
 80016f0:	797b      	ldrb	r3, [r7, #5]
 80016f2:	b21b      	sxth	r3, r3
 80016f4:	4313      	orrs	r3, r2
 80016f6:	b21a      	sxth	r2, r3
 80016f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001764 <MPU6050ReadG+0xc4>)
 80016fa:	801a      	strh	r2, [r3, #0]
  GX = (float)gx /131.0;
 80016fc:	4b17      	ldr	r3, [pc, #92]	@ (800175c <MPU6050ReadG+0xbc>)
 80016fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001702:	ee07 3a90 	vmov	s15, r3
 8001706:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800170a:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8001768 <MPU6050ReadG+0xc8>
 800170e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001712:	4b16      	ldr	r3, [pc, #88]	@ (800176c <MPU6050ReadG+0xcc>)
 8001714:	edc3 7a00 	vstr	s15, [r3]
  GY = (float)gy /131.0;
 8001718:	4b11      	ldr	r3, [pc, #68]	@ (8001760 <MPU6050ReadG+0xc0>)
 800171a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800171e:	ee07 3a90 	vmov	s15, r3
 8001722:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001726:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8001768 <MPU6050ReadG+0xc8>
 800172a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800172e:	4b10      	ldr	r3, [pc, #64]	@ (8001770 <MPU6050ReadG+0xd0>)
 8001730:	edc3 7a00 	vstr	s15, [r3]
  GZ = (float)gz /131.0;
 8001734:	4b0b      	ldr	r3, [pc, #44]	@ (8001764 <MPU6050ReadG+0xc4>)
 8001736:	f9b3 3000 	ldrsh.w	r3, [r3]
 800173a:	ee07 3a90 	vmov	s15, r3
 800173e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001742:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8001768 <MPU6050ReadG+0xc8>
 8001746:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800174a:	4b0a      	ldr	r3, [pc, #40]	@ (8001774 <MPU6050ReadG+0xd4>)
 800174c:	edc3 7a00 	vstr	s15, [r3]

}
 8001750:	bf00      	nop
 8001752:	3708      	adds	r7, #8
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	20006ac4 	.word	0x20006ac4
 800175c:	20006c7e 	.word	0x20006c7e
 8001760:	20006c80 	.word	0x20006c80
 8001764:	20006c82 	.word	0x20006c82
 8001768:	43030000 	.word	0x43030000
 800176c:	20006c90 	.word	0x20006c90
 8001770:	20006c94 	.word	0x20006c94
 8001774:	20006c98 	.word	0x20006c98

08001778 <MPU6050ReadA>:
void MPU6050ReadA(void){
 8001778:	b580      	push	{r7, lr}
 800177a:	b086      	sub	sp, #24
 800177c:	af04      	add	r7, sp, #16
  uint8_t dataA[6];
  HAL_I2C_Mem_Read(&hi2c2 ,ADD,0x3B ,1 , dataA,6,1000);
 800177e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001782:	9302      	str	r3, [sp, #8]
 8001784:	2306      	movs	r3, #6
 8001786:	9301      	str	r3, [sp, #4]
 8001788:	463b      	mov	r3, r7
 800178a:	9300      	str	r3, [sp, #0]
 800178c:	2301      	movs	r3, #1
 800178e:	223b      	movs	r2, #59	@ 0x3b
 8001790:	21d0      	movs	r1, #208	@ 0xd0
 8001792:	4827      	ldr	r0, [pc, #156]	@ (8001830 <MPU6050ReadA+0xb8>)
 8001794:	f002 fca2 	bl	80040dc <HAL_I2C_Mem_Read>
  ax = (int16_t)(dataA[0] << 8 | dataA[1]);
 8001798:	783b      	ldrb	r3, [r7, #0]
 800179a:	b21b      	sxth	r3, r3
 800179c:	021b      	lsls	r3, r3, #8
 800179e:	b21a      	sxth	r2, r3
 80017a0:	787b      	ldrb	r3, [r7, #1]
 80017a2:	b21b      	sxth	r3, r3
 80017a4:	4313      	orrs	r3, r2
 80017a6:	b21a      	sxth	r2, r3
 80017a8:	4b22      	ldr	r3, [pc, #136]	@ (8001834 <MPU6050ReadA+0xbc>)
 80017aa:	801a      	strh	r2, [r3, #0]
  ay = (int16_t)(dataA[2] << 8 | dataA[3]);
 80017ac:	78bb      	ldrb	r3, [r7, #2]
 80017ae:	b21b      	sxth	r3, r3
 80017b0:	021b      	lsls	r3, r3, #8
 80017b2:	b21a      	sxth	r2, r3
 80017b4:	78fb      	ldrb	r3, [r7, #3]
 80017b6:	b21b      	sxth	r3, r3
 80017b8:	4313      	orrs	r3, r2
 80017ba:	b21a      	sxth	r2, r3
 80017bc:	4b1e      	ldr	r3, [pc, #120]	@ (8001838 <MPU6050ReadA+0xc0>)
 80017be:	801a      	strh	r2, [r3, #0]
  az = (int16_t)(dataA[4] << 8 | dataA[5]);
 80017c0:	793b      	ldrb	r3, [r7, #4]
 80017c2:	b21b      	sxth	r3, r3
 80017c4:	021b      	lsls	r3, r3, #8
 80017c6:	b21a      	sxth	r2, r3
 80017c8:	797b      	ldrb	r3, [r7, #5]
 80017ca:	b21b      	sxth	r3, r3
 80017cc:	4313      	orrs	r3, r2
 80017ce:	b21a      	sxth	r2, r3
 80017d0:	4b1a      	ldr	r3, [pc, #104]	@ (800183c <MPU6050ReadA+0xc4>)
 80017d2:	801a      	strh	r2, [r3, #0]
  AX = (float)ax /16384.0;
 80017d4:	4b17      	ldr	r3, [pc, #92]	@ (8001834 <MPU6050ReadA+0xbc>)
 80017d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017da:	ee07 3a90 	vmov	s15, r3
 80017de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017e2:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8001840 <MPU6050ReadA+0xc8>
 80017e6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017ea:	4b16      	ldr	r3, [pc, #88]	@ (8001844 <MPU6050ReadA+0xcc>)
 80017ec:	edc3 7a00 	vstr	s15, [r3]
  AY = (float)ay /16384.0;
 80017f0:	4b11      	ldr	r3, [pc, #68]	@ (8001838 <MPU6050ReadA+0xc0>)
 80017f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017f6:	ee07 3a90 	vmov	s15, r3
 80017fa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017fe:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8001840 <MPU6050ReadA+0xc8>
 8001802:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001806:	4b10      	ldr	r3, [pc, #64]	@ (8001848 <MPU6050ReadA+0xd0>)
 8001808:	edc3 7a00 	vstr	s15, [r3]
  AZ = (float)az /16384.0;
 800180c:	4b0b      	ldr	r3, [pc, #44]	@ (800183c <MPU6050ReadA+0xc4>)
 800180e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001812:	ee07 3a90 	vmov	s15, r3
 8001816:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800181a:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8001840 <MPU6050ReadA+0xc8>
 800181e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001822:	4b0a      	ldr	r3, [pc, #40]	@ (800184c <MPU6050ReadA+0xd4>)
 8001824:	edc3 7a00 	vstr	s15, [r3]
}
 8001828:	bf00      	nop
 800182a:	3708      	adds	r7, #8
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	20006ac4 	.word	0x20006ac4
 8001834:	20006c78 	.word	0x20006c78
 8001838:	20006c7a 	.word	0x20006c7a
 800183c:	20006c7c 	.word	0x20006c7c
 8001840:	46800000 	.word	0x46800000
 8001844:	20006c84 	.word	0x20006c84
 8001848:	20006c88 	.word	0x20006c88
 800184c:	20006c8c 	.word	0x20006c8c

08001850 <filter>:
void filter(float AX,float AY,float AZ,float GX,float GY,float GZ){
 8001850:	b5b0      	push	{r4, r5, r7, lr}
 8001852:	b08a      	sub	sp, #40	@ 0x28
 8001854:	af00      	add	r7, sp, #0
 8001856:	ed87 0a05 	vstr	s0, [r7, #20]
 800185a:	edc7 0a04 	vstr	s1, [r7, #16]
 800185e:	ed87 1a03 	vstr	s2, [r7, #12]
 8001862:	edc7 1a02 	vstr	s3, [r7, #8]
 8001866:	ed87 2a01 	vstr	s4, [r7, #4]
 800186a:	edc7 2a00 	vstr	s5, [r7]
  float pitchG = pitch +GX*(1000/1000000.0f);
 800186e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001872:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8001a40 <filter+0x1f0>
 8001876:	ee67 7a87 	vmul.f32	s15, s15, s14
 800187a:	ee17 0a90 	vmov	r0, s15
 800187e:	f7fe fe7b 	bl	8000578 <__aeabi_f2d>
 8001882:	4b70      	ldr	r3, [pc, #448]	@ (8001a44 <filter+0x1f4>)
 8001884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001888:	f7fe fd18 	bl	80002bc <__adddf3>
 800188c:	4602      	mov	r2, r0
 800188e:	460b      	mov	r3, r1
 8001890:	4610      	mov	r0, r2
 8001892:	4619      	mov	r1, r3
 8001894:	f7ff f9a0 	bl	8000bd8 <__aeabi_d2f>
 8001898:	4603      	mov	r3, r0
 800189a:	627b      	str	r3, [r7, #36]	@ 0x24
  float rollG = roll +GY*(1000/1000000.0f);
 800189c:	edd7 7a01 	vldr	s15, [r7, #4]
 80018a0:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 8001a40 <filter+0x1f0>
 80018a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018a8:	ee17 0a90 	vmov	r0, s15
 80018ac:	f7fe fe64 	bl	8000578 <__aeabi_f2d>
 80018b0:	4b65      	ldr	r3, [pc, #404]	@ (8001a48 <filter+0x1f8>)
 80018b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018b6:	f7fe fd01 	bl	80002bc <__adddf3>
 80018ba:	4602      	mov	r2, r0
 80018bc:	460b      	mov	r3, r1
 80018be:	4610      	mov	r0, r2
 80018c0:	4619      	mov	r1, r3
 80018c2:	f7ff f989 	bl	8000bd8 <__aeabi_d2f>
 80018c6:	4603      	mov	r3, r0
 80018c8:	623b      	str	r3, [r7, #32]

  float pitchA = atan2(AY,sqrt(AX*AX+AZ*AZ));
 80018ca:	6938      	ldr	r0, [r7, #16]
 80018cc:	f7fe fe54 	bl	8000578 <__aeabi_f2d>
 80018d0:	4604      	mov	r4, r0
 80018d2:	460d      	mov	r5, r1
 80018d4:	edd7 7a05 	vldr	s15, [r7, #20]
 80018d8:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80018dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80018e0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80018e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018e8:	ee17 0a90 	vmov	r0, s15
 80018ec:	f7fe fe44 	bl	8000578 <__aeabi_f2d>
 80018f0:	4602      	mov	r2, r0
 80018f2:	460b      	mov	r3, r1
 80018f4:	ec43 2b10 	vmov	d0, r2, r3
 80018f8:	f018 ffc0 	bl	801a87c <sqrt>
 80018fc:	eeb0 7a40 	vmov.f32	s14, s0
 8001900:	eef0 7a60 	vmov.f32	s15, s1
 8001904:	eeb0 1a47 	vmov.f32	s2, s14
 8001908:	eef0 1a67 	vmov.f32	s3, s15
 800190c:	ec45 4b10 	vmov	d0, r4, r5
 8001910:	f018 ffb2 	bl	801a878 <atan2>
 8001914:	ec53 2b10 	vmov	r2, r3, d0
 8001918:	4610      	mov	r0, r2
 800191a:	4619      	mov	r1, r3
 800191c:	f7ff f95c 	bl	8000bd8 <__aeabi_d2f>
 8001920:	4603      	mov	r3, r0
 8001922:	61fb      	str	r3, [r7, #28]
  float rollA = atan2(AX,sqrt(AY*AY+AZ*AZ));
 8001924:	6978      	ldr	r0, [r7, #20]
 8001926:	f7fe fe27 	bl	8000578 <__aeabi_f2d>
 800192a:	4604      	mov	r4, r0
 800192c:	460d      	mov	r5, r1
 800192e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001932:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001936:	edd7 7a03 	vldr	s15, [r7, #12]
 800193a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800193e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001942:	ee17 0a90 	vmov	r0, s15
 8001946:	f7fe fe17 	bl	8000578 <__aeabi_f2d>
 800194a:	4602      	mov	r2, r0
 800194c:	460b      	mov	r3, r1
 800194e:	ec43 2b10 	vmov	d0, r2, r3
 8001952:	f018 ff93 	bl	801a87c <sqrt>
 8001956:	eeb0 7a40 	vmov.f32	s14, s0
 800195a:	eef0 7a60 	vmov.f32	s15, s1
 800195e:	eeb0 1a47 	vmov.f32	s2, s14
 8001962:	eef0 1a67 	vmov.f32	s3, s15
 8001966:	ec45 4b10 	vmov	d0, r4, r5
 800196a:	f018 ff85 	bl	801a878 <atan2>
 800196e:	ec53 2b10 	vmov	r2, r3, d0
 8001972:	4610      	mov	r0, r2
 8001974:	4619      	mov	r1, r3
 8001976:	f7ff f92f 	bl	8000bd8 <__aeabi_d2f>
 800197a:	4603      	mov	r3, r0
 800197c:	61bb      	str	r3, [r7, #24]

  pitch = 0.98*pitchG + 0.02*pitchA ;
 800197e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001980:	f7fe fdfa 	bl	8000578 <__aeabi_f2d>
 8001984:	a32a      	add	r3, pc, #168	@ (adr r3, 8001a30 <filter+0x1e0>)
 8001986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800198a:	f7fe fe4d 	bl	8000628 <__aeabi_dmul>
 800198e:	4602      	mov	r2, r0
 8001990:	460b      	mov	r3, r1
 8001992:	4614      	mov	r4, r2
 8001994:	461d      	mov	r5, r3
 8001996:	69f8      	ldr	r0, [r7, #28]
 8001998:	f7fe fdee 	bl	8000578 <__aeabi_f2d>
 800199c:	a326      	add	r3, pc, #152	@ (adr r3, 8001a38 <filter+0x1e8>)
 800199e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019a2:	f7fe fe41 	bl	8000628 <__aeabi_dmul>
 80019a6:	4602      	mov	r2, r0
 80019a8:	460b      	mov	r3, r1
 80019aa:	4620      	mov	r0, r4
 80019ac:	4629      	mov	r1, r5
 80019ae:	f7fe fc85 	bl	80002bc <__adddf3>
 80019b2:	4602      	mov	r2, r0
 80019b4:	460b      	mov	r3, r1
 80019b6:	4923      	ldr	r1, [pc, #140]	@ (8001a44 <filter+0x1f4>)
 80019b8:	e9c1 2300 	strd	r2, r3, [r1]
  roll = 0.98*rollG + 0.02*rollA;
 80019bc:	6a38      	ldr	r0, [r7, #32]
 80019be:	f7fe fddb 	bl	8000578 <__aeabi_f2d>
 80019c2:	a31b      	add	r3, pc, #108	@ (adr r3, 8001a30 <filter+0x1e0>)
 80019c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019c8:	f7fe fe2e 	bl	8000628 <__aeabi_dmul>
 80019cc:	4602      	mov	r2, r0
 80019ce:	460b      	mov	r3, r1
 80019d0:	4614      	mov	r4, r2
 80019d2:	461d      	mov	r5, r3
 80019d4:	69b8      	ldr	r0, [r7, #24]
 80019d6:	f7fe fdcf 	bl	8000578 <__aeabi_f2d>
 80019da:	a317      	add	r3, pc, #92	@ (adr r3, 8001a38 <filter+0x1e8>)
 80019dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019e0:	f7fe fe22 	bl	8000628 <__aeabi_dmul>
 80019e4:	4602      	mov	r2, r0
 80019e6:	460b      	mov	r3, r1
 80019e8:	4620      	mov	r0, r4
 80019ea:	4629      	mov	r1, r5
 80019ec:	f7fe fc66 	bl	80002bc <__adddf3>
 80019f0:	4602      	mov	r2, r0
 80019f2:	460b      	mov	r3, r1
 80019f4:	4914      	ldr	r1, [pc, #80]	@ (8001a48 <filter+0x1f8>)
 80019f6:	e9c1 2300 	strd	r2, r3, [r1]
  yaw = yaw   + GZ *(1000/1000000.0f);
 80019fa:	edd7 7a00 	vldr	s15, [r7]
 80019fe:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001a40 <filter+0x1f0>
 8001a02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a06:	ee17 0a90 	vmov	r0, s15
 8001a0a:	f7fe fdb5 	bl	8000578 <__aeabi_f2d>
 8001a0e:	4b0f      	ldr	r3, [pc, #60]	@ (8001a4c <filter+0x1fc>)
 8001a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a14:	f7fe fc52 	bl	80002bc <__adddf3>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	460b      	mov	r3, r1
 8001a1c:	490b      	ldr	r1, [pc, #44]	@ (8001a4c <filter+0x1fc>)
 8001a1e:	e9c1 2300 	strd	r2, r3, [r1]
}
 8001a22:	bf00      	nop
 8001a24:	3728      	adds	r7, #40	@ 0x28
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bdb0      	pop	{r4, r5, r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	f3af 8000 	nop.w
 8001a30:	f5c28f5c 	.word	0xf5c28f5c
 8001a34:	3fef5c28 	.word	0x3fef5c28
 8001a38:	47ae147b 	.word	0x47ae147b
 8001a3c:	3f947ae1 	.word	0x3f947ae1
 8001a40:	3a83126f 	.word	0x3a83126f
 8001a44:	20006ca0 	.word	0x20006ca0
 8001a48:	20006ca8 	.word	0x20006ca8
 8001a4c:	20006cb0 	.word	0x20006cb0

08001a50 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a54:	f001 f9c6 	bl	8002de4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a58:	f000 f81e 	bl	8001a98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a5c:	f000 f8fa 	bl	8001c54 <MX_GPIO_Init>
  MX_DMA_Init();
 8001a60:	f000 f8d0 	bl	8001c04 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001a64:	f000 f8a4 	bl	8001bb0 <MX_USART2_UART_Init>
  MX_I2C2_Init();
 8001a68:	f000 f874 	bl	8001b54 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  MPU6050Init();
 8001a6c:	f7ff fdc2 	bl	80015f4 <MPU6050Init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001a70:	f005 f834 	bl	8006adc <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001a74:	4a05      	ldr	r2, [pc, #20]	@ (8001a8c <main+0x3c>)
 8001a76:	2100      	movs	r1, #0
 8001a78:	4805      	ldr	r0, [pc, #20]	@ (8001a90 <main+0x40>)
 8001a7a:	f005 f879 	bl	8006b70 <osThreadNew>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	4a04      	ldr	r2, [pc, #16]	@ (8001a94 <main+0x44>)
 8001a82:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001a84:	f005 f84e 	bl	8006b24 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001a88:	bf00      	nop
 8001a8a:	e7fd      	b.n	8001a88 <main+0x38>
 8001a8c:	0801c168 	.word	0x0801c168
 8001a90:	080021bd 	.word	0x080021bd
 8001a94:	20006c20 	.word	0x20006c20

08001a98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b094      	sub	sp, #80	@ 0x50
 8001a9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a9e:	f107 0320 	add.w	r3, r7, #32
 8001aa2:	2230      	movs	r2, #48	@ 0x30
 8001aa4:	2100      	movs	r1, #0
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f017 ff6e 	bl	8019988 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001aac:	f107 030c 	add.w	r3, r7, #12
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	601a      	str	r2, [r3, #0]
 8001ab4:	605a      	str	r2, [r3, #4]
 8001ab6:	609a      	str	r2, [r3, #8]
 8001ab8:	60da      	str	r2, [r3, #12]
 8001aba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001abc:	2300      	movs	r3, #0
 8001abe:	60bb      	str	r3, [r7, #8]
 8001ac0:	4b22      	ldr	r3, [pc, #136]	@ (8001b4c <SystemClock_Config+0xb4>)
 8001ac2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac4:	4a21      	ldr	r2, [pc, #132]	@ (8001b4c <SystemClock_Config+0xb4>)
 8001ac6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001aca:	6413      	str	r3, [r2, #64]	@ 0x40
 8001acc:	4b1f      	ldr	r3, [pc, #124]	@ (8001b4c <SystemClock_Config+0xb4>)
 8001ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ad4:	60bb      	str	r3, [r7, #8]
 8001ad6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ad8:	2300      	movs	r3, #0
 8001ada:	607b      	str	r3, [r7, #4]
 8001adc:	4b1c      	ldr	r3, [pc, #112]	@ (8001b50 <SystemClock_Config+0xb8>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a1b      	ldr	r2, [pc, #108]	@ (8001b50 <SystemClock_Config+0xb8>)
 8001ae2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001ae6:	6013      	str	r3, [r2, #0]
 8001ae8:	4b19      	ldr	r3, [pc, #100]	@ (8001b50 <SystemClock_Config+0xb8>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001af0:	607b      	str	r3, [r7, #4]
 8001af2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001af4:	2302      	movs	r3, #2
 8001af6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001af8:	2301      	movs	r3, #1
 8001afa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001afc:	2310      	movs	r3, #16
 8001afe:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001b00:	2300      	movs	r3, #0
 8001b02:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b04:	f107 0320 	add.w	r3, r7, #32
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f003 f8cd 	bl	8004ca8 <HAL_RCC_OscConfig>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d001      	beq.n	8001b18 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001b14:	f000 fcc8 	bl	80024a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b18:	230f      	movs	r3, #15
 8001b1a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b20:	2300      	movs	r3, #0
 8001b22:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b24:	2300      	movs	r3, #0
 8001b26:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001b2c:	f107 030c 	add.w	r3, r7, #12
 8001b30:	2100      	movs	r1, #0
 8001b32:	4618      	mov	r0, r3
 8001b34:	f003 fb30 	bl	8005198 <HAL_RCC_ClockConfig>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d001      	beq.n	8001b42 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001b3e:	f000 fcb3 	bl	80024a8 <Error_Handler>
  }
}
 8001b42:	bf00      	nop
 8001b44:	3750      	adds	r7, #80	@ 0x50
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	40023800 	.word	0x40023800
 8001b50:	40007000 	.word	0x40007000

08001b54 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001b58:	4b12      	ldr	r3, [pc, #72]	@ (8001ba4 <MX_I2C2_Init+0x50>)
 8001b5a:	4a13      	ldr	r2, [pc, #76]	@ (8001ba8 <MX_I2C2_Init+0x54>)
 8001b5c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001b5e:	4b11      	ldr	r3, [pc, #68]	@ (8001ba4 <MX_I2C2_Init+0x50>)
 8001b60:	4a12      	ldr	r2, [pc, #72]	@ (8001bac <MX_I2C2_Init+0x58>)
 8001b62:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b64:	4b0f      	ldr	r3, [pc, #60]	@ (8001ba4 <MX_I2C2_Init+0x50>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001b6a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ba4 <MX_I2C2_Init+0x50>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b70:	4b0c      	ldr	r3, [pc, #48]	@ (8001ba4 <MX_I2C2_Init+0x50>)
 8001b72:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001b76:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b78:	4b0a      	ldr	r3, [pc, #40]	@ (8001ba4 <MX_I2C2_Init+0x50>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001b7e:	4b09      	ldr	r3, [pc, #36]	@ (8001ba4 <MX_I2C2_Init+0x50>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b84:	4b07      	ldr	r3, [pc, #28]	@ (8001ba4 <MX_I2C2_Init+0x50>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b8a:	4b06      	ldr	r3, [pc, #24]	@ (8001ba4 <MX_I2C2_Init+0x50>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001b90:	4804      	ldr	r0, [pc, #16]	@ (8001ba4 <MX_I2C2_Init+0x50>)
 8001b92:	f002 f865 	bl	8003c60 <HAL_I2C_Init>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d001      	beq.n	8001ba0 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001b9c:	f000 fc84 	bl	80024a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001ba0:	bf00      	nop
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	20006ac4 	.word	0x20006ac4
 8001ba8:	40005800 	.word	0x40005800
 8001bac:	000186a0 	.word	0x000186a0

08001bb0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001bb4:	4b11      	ldr	r3, [pc, #68]	@ (8001bfc <MX_USART2_UART_Init+0x4c>)
 8001bb6:	4a12      	ldr	r2, [pc, #72]	@ (8001c00 <MX_USART2_UART_Init+0x50>)
 8001bb8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001bba:	4b10      	ldr	r3, [pc, #64]	@ (8001bfc <MX_USART2_UART_Init+0x4c>)
 8001bbc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001bc0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001bc2:	4b0e      	ldr	r3, [pc, #56]	@ (8001bfc <MX_USART2_UART_Init+0x4c>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001bc8:	4b0c      	ldr	r3, [pc, #48]	@ (8001bfc <MX_USART2_UART_Init+0x4c>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001bce:	4b0b      	ldr	r3, [pc, #44]	@ (8001bfc <MX_USART2_UART_Init+0x4c>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bd4:	4b09      	ldr	r3, [pc, #36]	@ (8001bfc <MX_USART2_UART_Init+0x4c>)
 8001bd6:	220c      	movs	r2, #12
 8001bd8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bda:	4b08      	ldr	r3, [pc, #32]	@ (8001bfc <MX_USART2_UART_Init+0x4c>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001be0:	4b06      	ldr	r3, [pc, #24]	@ (8001bfc <MX_USART2_UART_Init+0x4c>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001be6:	4805      	ldr	r0, [pc, #20]	@ (8001bfc <MX_USART2_UART_Init+0x4c>)
 8001be8:	f003 fcb6 	bl	8005558 <HAL_UART_Init>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001bf2:	f000 fc59 	bl	80024a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001bf6:	bf00      	nop
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	20006b18 	.word	0x20006b18
 8001c00:	40004400 	.word	0x40004400

08001c04 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	607b      	str	r3, [r7, #4]
 8001c0e:	4b10      	ldr	r3, [pc, #64]	@ (8001c50 <MX_DMA_Init+0x4c>)
 8001c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c12:	4a0f      	ldr	r2, [pc, #60]	@ (8001c50 <MX_DMA_Init+0x4c>)
 8001c14:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001c18:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c1a:	4b0d      	ldr	r3, [pc, #52]	@ (8001c50 <MX_DMA_Init+0x4c>)
 8001c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c1e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c22:	607b      	str	r3, [r7, #4]
 8001c24:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001c26:	2200      	movs	r2, #0
 8001c28:	2105      	movs	r1, #5
 8001c2a:	2010      	movs	r0, #16
 8001c2c:	f001 fa27 	bl	800307e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001c30:	2010      	movs	r0, #16
 8001c32:	f001 fa40 	bl	80030b6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8001c36:	2200      	movs	r2, #0
 8001c38:	2105      	movs	r1, #5
 8001c3a:	2011      	movs	r0, #17
 8001c3c:	f001 fa1f 	bl	800307e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001c40:	2011      	movs	r0, #17
 8001c42:	f001 fa38 	bl	80030b6 <HAL_NVIC_EnableIRQ>

}
 8001c46:	bf00      	nop
 8001c48:	3708      	adds	r7, #8
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	40023800 	.word	0x40023800

08001c54 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b08a      	sub	sp, #40	@ 0x28
 8001c58:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c5a:	f107 0314 	add.w	r3, r7, #20
 8001c5e:	2200      	movs	r2, #0
 8001c60:	601a      	str	r2, [r3, #0]
 8001c62:	605a      	str	r2, [r3, #4]
 8001c64:	609a      	str	r2, [r3, #8]
 8001c66:	60da      	str	r2, [r3, #12]
 8001c68:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	613b      	str	r3, [r7, #16]
 8001c6e:	4b27      	ldr	r3, [pc, #156]	@ (8001d0c <MX_GPIO_Init+0xb8>)
 8001c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c72:	4a26      	ldr	r2, [pc, #152]	@ (8001d0c <MX_GPIO_Init+0xb8>)
 8001c74:	f043 0304 	orr.w	r3, r3, #4
 8001c78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c7a:	4b24      	ldr	r3, [pc, #144]	@ (8001d0c <MX_GPIO_Init+0xb8>)
 8001c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c7e:	f003 0304 	and.w	r3, r3, #4
 8001c82:	613b      	str	r3, [r7, #16]
 8001c84:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c86:	2300      	movs	r3, #0
 8001c88:	60fb      	str	r3, [r7, #12]
 8001c8a:	4b20      	ldr	r3, [pc, #128]	@ (8001d0c <MX_GPIO_Init+0xb8>)
 8001c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8e:	4a1f      	ldr	r2, [pc, #124]	@ (8001d0c <MX_GPIO_Init+0xb8>)
 8001c90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c94:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c96:	4b1d      	ldr	r3, [pc, #116]	@ (8001d0c <MX_GPIO_Init+0xb8>)
 8001c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c9e:	60fb      	str	r3, [r7, #12]
 8001ca0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	60bb      	str	r3, [r7, #8]
 8001ca6:	4b19      	ldr	r3, [pc, #100]	@ (8001d0c <MX_GPIO_Init+0xb8>)
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001caa:	4a18      	ldr	r2, [pc, #96]	@ (8001d0c <MX_GPIO_Init+0xb8>)
 8001cac:	f043 0301 	orr.w	r3, r3, #1
 8001cb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cb2:	4b16      	ldr	r3, [pc, #88]	@ (8001d0c <MX_GPIO_Init+0xb8>)
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb6:	f003 0301 	and.w	r3, r3, #1
 8001cba:	60bb      	str	r3, [r7, #8]
 8001cbc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	607b      	str	r3, [r7, #4]
 8001cc2:	4b12      	ldr	r3, [pc, #72]	@ (8001d0c <MX_GPIO_Init+0xb8>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc6:	4a11      	ldr	r2, [pc, #68]	@ (8001d0c <MX_GPIO_Init+0xb8>)
 8001cc8:	f043 0302 	orr.w	r3, r3, #2
 8001ccc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cce:	4b0f      	ldr	r3, [pc, #60]	@ (8001d0c <MX_GPIO_Init+0xb8>)
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd2:	f003 0302 	and.w	r3, r3, #2
 8001cd6:	607b      	str	r3, [r7, #4]
 8001cd8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001cda:	2200      	movs	r2, #0
 8001cdc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001ce0:	480b      	ldr	r0, [pc, #44]	@ (8001d10 <MX_GPIO_Init+0xbc>)
 8001ce2:	f001 ff89 	bl	8003bf8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001ce6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001cea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cec:	2301      	movs	r3, #1
 8001cee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cf8:	f107 0314 	add.w	r3, r7, #20
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	4804      	ldr	r0, [pc, #16]	@ (8001d10 <MX_GPIO_Init+0xbc>)
 8001d00:	f001 fdf6 	bl	80038f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001d04:	bf00      	nop
 8001d06:	3728      	adds	r7, #40	@ 0x28
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	40023800 	.word	0x40023800
 8001d10:	40020800 	.word	0x40020800

08001d14 <euler_to_quaternion>:
geometry_msgs__msg__TransformStamped tf;
tf2_msgs__msg__TFMessage tf_msg;
double x_pos = 0, y_pos = 0, z_pos = 0;
double vx = 1;
double a_x = 0, v_yaw = 0;
geometry_msgs__msg__Quaternion euler_to_quaternion(double roll, double pitch, double yaw) {
 8001d14:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001d18:	b0aa      	sub	sp, #168	@ 0xa8
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 8001d20:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 8001d24:	ed87 2b08 	vstr	d2, [r7, #32]
    geometry_msgs__msg__Quaternion q;

    double cy = cos(yaw * 0.5);
 8001d28:	f04f 0200 	mov.w	r2, #0
 8001d2c:	4ba2      	ldr	r3, [pc, #648]	@ (8001fb8 <euler_to_quaternion+0x2a4>)
 8001d2e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001d32:	f7fe fc79 	bl	8000628 <__aeabi_dmul>
 8001d36:	4602      	mov	r2, r0
 8001d38:	460b      	mov	r3, r1
 8001d3a:	ec43 2b17 	vmov	d7, r2, r3
 8001d3e:	eeb0 0a47 	vmov.f32	s0, s14
 8001d42:	eef0 0a67 	vmov.f32	s1, s15
 8001d46:	f018 fdc7 	bl	801a8d8 <cos>
 8001d4a:	ed87 0b28 	vstr	d0, [r7, #160]	@ 0xa0
    double sy = sin(yaw * 0.5);
 8001d4e:	f04f 0200 	mov.w	r2, #0
 8001d52:	4b99      	ldr	r3, [pc, #612]	@ (8001fb8 <euler_to_quaternion+0x2a4>)
 8001d54:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001d58:	f7fe fc66 	bl	8000628 <__aeabi_dmul>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	460b      	mov	r3, r1
 8001d60:	ec43 2b17 	vmov	d7, r2, r3
 8001d64:	eeb0 0a47 	vmov.f32	s0, s14
 8001d68:	eef0 0a67 	vmov.f32	s1, s15
 8001d6c:	f018 fe08 	bl	801a980 <sin>
 8001d70:	ed87 0b26 	vstr	d0, [r7, #152]	@ 0x98
    double cp = cos(pitch * 0.5);
 8001d74:	f04f 0200 	mov.w	r2, #0
 8001d78:	4b8f      	ldr	r3, [pc, #572]	@ (8001fb8 <euler_to_quaternion+0x2a4>)
 8001d7a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001d7e:	f7fe fc53 	bl	8000628 <__aeabi_dmul>
 8001d82:	4602      	mov	r2, r0
 8001d84:	460b      	mov	r3, r1
 8001d86:	ec43 2b17 	vmov	d7, r2, r3
 8001d8a:	eeb0 0a47 	vmov.f32	s0, s14
 8001d8e:	eef0 0a67 	vmov.f32	s1, s15
 8001d92:	f018 fda1 	bl	801a8d8 <cos>
 8001d96:	ed87 0b24 	vstr	d0, [r7, #144]	@ 0x90
    double sp = sin(pitch * 0.5);
 8001d9a:	f04f 0200 	mov.w	r2, #0
 8001d9e:	4b86      	ldr	r3, [pc, #536]	@ (8001fb8 <euler_to_quaternion+0x2a4>)
 8001da0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001da4:	f7fe fc40 	bl	8000628 <__aeabi_dmul>
 8001da8:	4602      	mov	r2, r0
 8001daa:	460b      	mov	r3, r1
 8001dac:	ec43 2b17 	vmov	d7, r2, r3
 8001db0:	eeb0 0a47 	vmov.f32	s0, s14
 8001db4:	eef0 0a67 	vmov.f32	s1, s15
 8001db8:	f018 fde2 	bl	801a980 <sin>
 8001dbc:	ed87 0b22 	vstr	d0, [r7, #136]	@ 0x88
    double cr = cos(roll * 0.5);
 8001dc0:	f04f 0200 	mov.w	r2, #0
 8001dc4:	4b7c      	ldr	r3, [pc, #496]	@ (8001fb8 <euler_to_quaternion+0x2a4>)
 8001dc6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001dca:	f7fe fc2d 	bl	8000628 <__aeabi_dmul>
 8001dce:	4602      	mov	r2, r0
 8001dd0:	460b      	mov	r3, r1
 8001dd2:	ec43 2b17 	vmov	d7, r2, r3
 8001dd6:	eeb0 0a47 	vmov.f32	s0, s14
 8001dda:	eef0 0a67 	vmov.f32	s1, s15
 8001dde:	f018 fd7b 	bl	801a8d8 <cos>
 8001de2:	ed87 0b20 	vstr	d0, [r7, #128]	@ 0x80
    double sr = sin(roll * 0.5);
 8001de6:	f04f 0200 	mov.w	r2, #0
 8001dea:	4b73      	ldr	r3, [pc, #460]	@ (8001fb8 <euler_to_quaternion+0x2a4>)
 8001dec:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001df0:	f7fe fc1a 	bl	8000628 <__aeabi_dmul>
 8001df4:	4602      	mov	r2, r0
 8001df6:	460b      	mov	r3, r1
 8001df8:	ec43 2b17 	vmov	d7, r2, r3
 8001dfc:	eeb0 0a47 	vmov.f32	s0, s14
 8001e00:	eef0 0a67 	vmov.f32	s1, s15
 8001e04:	f018 fdbc 	bl	801a980 <sin>
 8001e08:	ed87 0b1e 	vstr	d0, [r7, #120]	@ 0x78

    q.w = cr * cp * cy + sr * sp * sy;
 8001e0c:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8001e10:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001e14:	f7fe fc08 	bl	8000628 <__aeabi_dmul>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	460b      	mov	r3, r1
 8001e1c:	4610      	mov	r0, r2
 8001e1e:	4619      	mov	r1, r3
 8001e20:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8001e24:	f7fe fc00 	bl	8000628 <__aeabi_dmul>
 8001e28:	4602      	mov	r2, r0
 8001e2a:	460b      	mov	r3, r1
 8001e2c:	4614      	mov	r4, r2
 8001e2e:	461d      	mov	r5, r3
 8001e30:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001e34:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001e38:	f7fe fbf6 	bl	8000628 <__aeabi_dmul>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	460b      	mov	r3, r1
 8001e40:	4610      	mov	r0, r2
 8001e42:	4619      	mov	r1, r3
 8001e44:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8001e48:	f7fe fbee 	bl	8000628 <__aeabi_dmul>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	460b      	mov	r3, r1
 8001e50:	4620      	mov	r0, r4
 8001e52:	4629      	mov	r1, r5
 8001e54:	f7fe fa32 	bl	80002bc <__adddf3>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	460b      	mov	r3, r1
 8001e5c:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    q.x = sr * cp * cy - cr * sp * sy;
 8001e60:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8001e64:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001e68:	f7fe fbde 	bl	8000628 <__aeabi_dmul>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	460b      	mov	r3, r1
 8001e70:	4610      	mov	r0, r2
 8001e72:	4619      	mov	r1, r3
 8001e74:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8001e78:	f7fe fbd6 	bl	8000628 <__aeabi_dmul>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	460b      	mov	r3, r1
 8001e80:	4614      	mov	r4, r2
 8001e82:	461d      	mov	r5, r3
 8001e84:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001e88:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001e8c:	f7fe fbcc 	bl	8000628 <__aeabi_dmul>
 8001e90:	4602      	mov	r2, r0
 8001e92:	460b      	mov	r3, r1
 8001e94:	4610      	mov	r0, r2
 8001e96:	4619      	mov	r1, r3
 8001e98:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8001e9c:	f7fe fbc4 	bl	8000628 <__aeabi_dmul>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	460b      	mov	r3, r1
 8001ea4:	4620      	mov	r0, r4
 8001ea6:	4629      	mov	r1, r5
 8001ea8:	f7fe fa06 	bl	80002b8 <__aeabi_dsub>
 8001eac:	4602      	mov	r2, r0
 8001eae:	460b      	mov	r3, r1
 8001eb0:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    q.y = cr * sp * cy + sr * cp * sy;
 8001eb4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001eb8:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001ebc:	f7fe fbb4 	bl	8000628 <__aeabi_dmul>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	460b      	mov	r3, r1
 8001ec4:	4610      	mov	r0, r2
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8001ecc:	f7fe fbac 	bl	8000628 <__aeabi_dmul>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	460b      	mov	r3, r1
 8001ed4:	4614      	mov	r4, r2
 8001ed6:	461d      	mov	r5, r3
 8001ed8:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8001edc:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001ee0:	f7fe fba2 	bl	8000628 <__aeabi_dmul>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	460b      	mov	r3, r1
 8001ee8:	4610      	mov	r0, r2
 8001eea:	4619      	mov	r1, r3
 8001eec:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8001ef0:	f7fe fb9a 	bl	8000628 <__aeabi_dmul>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	460b      	mov	r3, r1
 8001ef8:	4620      	mov	r0, r4
 8001efa:	4629      	mov	r1, r5
 8001efc:	f7fe f9de 	bl	80002bc <__adddf3>
 8001f00:	4602      	mov	r2, r0
 8001f02:	460b      	mov	r3, r1
 8001f04:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    q.z = cr * cp * sy - sr * sp * cy;
 8001f08:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8001f0c:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001f10:	f7fe fb8a 	bl	8000628 <__aeabi_dmul>
 8001f14:	4602      	mov	r2, r0
 8001f16:	460b      	mov	r3, r1
 8001f18:	4610      	mov	r0, r2
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8001f20:	f7fe fb82 	bl	8000628 <__aeabi_dmul>
 8001f24:	4602      	mov	r2, r0
 8001f26:	460b      	mov	r3, r1
 8001f28:	4614      	mov	r4, r2
 8001f2a:	461d      	mov	r5, r3
 8001f2c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001f30:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001f34:	f7fe fb78 	bl	8000628 <__aeabi_dmul>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	460b      	mov	r3, r1
 8001f3c:	4610      	mov	r0, r2
 8001f3e:	4619      	mov	r1, r3
 8001f40:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8001f44:	f7fe fb70 	bl	8000628 <__aeabi_dmul>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	460b      	mov	r3, r1
 8001f4c:	4620      	mov	r0, r4
 8001f4e:	4629      	mov	r1, r5
 8001f50:	f7fe f9b2 	bl	80002b8 <__aeabi_dsub>
 8001f54:	4602      	mov	r2, r0
 8001f56:	460b      	mov	r3, r1
 8001f58:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

    return q;
 8001f5c:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 8001f60:	f107 0538 	add.w	r5, r7, #56	@ 0x38
 8001f64:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f66:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f68:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001f6c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001f70:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	@ 0x58
 8001f74:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001f78:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8001f7c:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001f80:	ec49 8b14 	vmov	d4, r8, r9
 8001f84:	ec45 4b15 	vmov	d5, r4, r5
 8001f88:	ec41 0b16 	vmov	d6, r0, r1
 8001f8c:	ec43 2b17 	vmov	d7, r2, r3
}
 8001f90:	eeb0 0a44 	vmov.f32	s0, s8
 8001f94:	eef0 0a64 	vmov.f32	s1, s9
 8001f98:	eeb0 1a45 	vmov.f32	s2, s10
 8001f9c:	eef0 1a65 	vmov.f32	s3, s11
 8001fa0:	eeb0 2a46 	vmov.f32	s4, s12
 8001fa4:	eef0 2a66 	vmov.f32	s5, s13
 8001fa8:	eeb0 3a47 	vmov.f32	s6, s14
 8001fac:	eef0 3a67 	vmov.f32	s7, s15
 8001fb0:	37a8      	adds	r7, #168	@ 0xa8
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001fb8:	3fe00000 	.word	0x3fe00000
 8001fbc:	00000000 	.word	0x00000000

08001fc0 <timer_callback>:
void timer_callback(rcl_timer_t * timer, int64_t last_call_time)
{
 8001fc0:	b5b0      	push	{r4, r5, r7, lr}
 8001fc2:	b090      	sub	sp, #64	@ 0x40
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	60f8      	str	r0, [r7, #12]
 8001fc8:	e9c7 2300 	strd	r2, r3, [r7]
	(void) last_call_time;
	if (timer != NULL) {
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	f000 80cc 	beq.w	800216c <timer_callback+0x1ac>
		//Get time actual from agent ros to mcu
        uint64_t time_ns = rmw_uros_epoch_nanos();
 8001fd4:	f00a fbaa 	bl	800c72c <rmw_uros_epoch_nanos>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	460b      	mov	r3, r1
 8001fdc:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
        odom_msg.header.stamp.sec     = time_ns / 1000000000ULL;
 8001fe0:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8001fe4:	a364      	add	r3, pc, #400	@ (adr r3, 8002178 <timer_callback+0x1b8>)
 8001fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fea:	f7fe fe95 	bl	8000d18 <__aeabi_uldivmod>
 8001fee:	4602      	mov	r2, r0
 8001ff0:	460b      	mov	r3, r1
 8001ff2:	4b67      	ldr	r3, [pc, #412]	@ (8002190 <timer_callback+0x1d0>)
 8001ff4:	601a      	str	r2, [r3, #0]
        odom_msg.header.stamp.nanosec = time_ns % 1000000000ULL;
 8001ff6:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8001ffa:	a35f      	add	r3, pc, #380	@ (adr r3, 8002178 <timer_callback+0x1b8>)
 8001ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002000:	f7fe fe8a 	bl	8000d18 <__aeabi_uldivmod>
 8002004:	4b62      	ldr	r3, [pc, #392]	@ (8002190 <timer_callback+0x1d0>)
 8002006:	605a      	str	r2, [r3, #4]

        geometry_msgs__msg__Quaternion q = euler_to_quaternion(roll, pitch, 0);
 8002008:	4b62      	ldr	r3, [pc, #392]	@ (8002194 <timer_callback+0x1d4>)
 800200a:	ed93 7b00 	vldr	d7, [r3]
 800200e:	4b62      	ldr	r3, [pc, #392]	@ (8002198 <timer_callback+0x1d8>)
 8002010:	ed93 6b00 	vldr	d6, [r3]
 8002014:	ed9f 2b5a 	vldr	d2, [pc, #360]	@ 8002180 <timer_callback+0x1c0>
 8002018:	eeb0 1a46 	vmov.f32	s2, s12
 800201c:	eef0 1a66 	vmov.f32	s3, s13
 8002020:	eeb0 0a47 	vmov.f32	s0, s14
 8002024:	eef0 0a67 	vmov.f32	s1, s15
 8002028:	f7ff fe74 	bl	8001d14 <euler_to_quaternion>
 800202c:	eeb0 4a40 	vmov.f32	s8, s0
 8002030:	eef0 4a60 	vmov.f32	s9, s1
 8002034:	eeb0 5a41 	vmov.f32	s10, s2
 8002038:	eef0 5a61 	vmov.f32	s11, s3
 800203c:	eeb0 6a42 	vmov.f32	s12, s4
 8002040:	eef0 6a62 	vmov.f32	s13, s5
 8002044:	eeb0 7a43 	vmov.f32	s14, s6
 8002048:	eef0 7a63 	vmov.f32	s15, s7
 800204c:	ed87 4b04 	vstr	d4, [r7, #16]
 8002050:	ed87 5b06 	vstr	d5, [r7, #24]
 8002054:	ed87 6b08 	vstr	d6, [r7, #32]
 8002058:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28
        // update data /odom

        x_pos = x_pos;
 800205c:	4b4f      	ldr	r3, [pc, #316]	@ (800219c <timer_callback+0x1dc>)
 800205e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002062:	494e      	ldr	r1, [pc, #312]	@ (800219c <timer_callback+0x1dc>)
 8002064:	e9c1 2300 	strd	r2, r3, [r1]
        odom_msg.pose.pose.position.x = x_pos;
 8002068:	4b4c      	ldr	r3, [pc, #304]	@ (800219c <timer_callback+0x1dc>)
 800206a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800206e:	4948      	ldr	r1, [pc, #288]	@ (8002190 <timer_callback+0x1d0>)
 8002070:	e9c1 2308 	strd	r2, r3, [r1, #32]
        odom_msg.pose.pose.position.y = y_pos;
 8002074:	4b4a      	ldr	r3, [pc, #296]	@ (80021a0 <timer_callback+0x1e0>)
 8002076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800207a:	4945      	ldr	r1, [pc, #276]	@ (8002190 <timer_callback+0x1d0>)
 800207c:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
        odom_msg.pose.pose.position.z = z_pos;
 8002080:	4b48      	ldr	r3, [pc, #288]	@ (80021a4 <timer_callback+0x1e4>)
 8002082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002086:	4942      	ldr	r1, [pc, #264]	@ (8002190 <timer_callback+0x1d0>)
 8002088:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
        odom_msg.pose.pose.orientation = q;
 800208c:	4b40      	ldr	r3, [pc, #256]	@ (8002190 <timer_callback+0x1d0>)
 800208e:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 8002092:	f107 0510 	add.w	r5, r7, #16
 8002096:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002098:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800209a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800209e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        odom_msg.twist.twist.linear.x = 0.05;
 80020a2:	493b      	ldr	r1, [pc, #236]	@ (8002190 <timer_callback+0x1d0>)
 80020a4:	a338      	add	r3, pc, #224	@ (adr r3, 8002188 <timer_callback+0x1c8>)
 80020a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020aa:	e9c1 235e 	strd	r2, r3, [r1, #376]	@ 0x178
        odom_msg.twist.twist.angular.z = 0.0;
 80020ae:	4938      	ldr	r1, [pc, #224]	@ (8002190 <timer_callback+0x1d0>)
 80020b0:	f04f 0200 	mov.w	r2, #0
 80020b4:	f04f 0300 	mov.w	r3, #0
 80020b8:	e9c1 2368 	strd	r2, r3, [r1, #416]	@ 0x1a0


        tf.header.stamp.sec = time_ns / 1000000000ULL;
 80020bc:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 80020c0:	a32d      	add	r3, pc, #180	@ (adr r3, 8002178 <timer_callback+0x1b8>)
 80020c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020c6:	f7fe fe27 	bl	8000d18 <__aeabi_uldivmod>
 80020ca:	4602      	mov	r2, r0
 80020cc:	460b      	mov	r3, r1
 80020ce:	4b36      	ldr	r3, [pc, #216]	@ (80021a8 <timer_callback+0x1e8>)
 80020d0:	601a      	str	r2, [r3, #0]
        tf.header.stamp.nanosec = time_ns % 1000000000ULL;
 80020d2:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 80020d6:	a328      	add	r3, pc, #160	@ (adr r3, 8002178 <timer_callback+0x1b8>)
 80020d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020dc:	f7fe fe1c 	bl	8000d18 <__aeabi_uldivmod>
 80020e0:	4b31      	ldr	r3, [pc, #196]	@ (80021a8 <timer_callback+0x1e8>)
 80020e2:	605a      	str	r2, [r3, #4]

        tf.transform.translation.x = x_pos;
 80020e4:	4b2d      	ldr	r3, [pc, #180]	@ (800219c <timer_callback+0x1dc>)
 80020e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020ea:	492f      	ldr	r1, [pc, #188]	@ (80021a8 <timer_callback+0x1e8>)
 80020ec:	e9c1 2308 	strd	r2, r3, [r1, #32]
        tf.transform.translation.y = y_pos;
 80020f0:	4b2b      	ldr	r3, [pc, #172]	@ (80021a0 <timer_callback+0x1e0>)
 80020f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020f6:	492c      	ldr	r1, [pc, #176]	@ (80021a8 <timer_callback+0x1e8>)
 80020f8:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
        tf.transform.translation.z = z_pos;
 80020fc:	4b29      	ldr	r3, [pc, #164]	@ (80021a4 <timer_callback+0x1e4>)
 80020fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002102:	4929      	ldr	r1, [pc, #164]	@ (80021a8 <timer_callback+0x1e8>)
 8002104:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30

        tf.transform.rotation = q;
 8002108:	4b27      	ldr	r3, [pc, #156]	@ (80021a8 <timer_callback+0x1e8>)
 800210a:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 800210e:	f107 0510 	add.w	r5, r7, #16
 8002112:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002114:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002116:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800211a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

        tf_msg.transforms.data = &tf;
 800211e:	4b23      	ldr	r3, [pc, #140]	@ (80021ac <timer_callback+0x1ec>)
 8002120:	4a21      	ldr	r2, [pc, #132]	@ (80021a8 <timer_callback+0x1e8>)
 8002122:	601a      	str	r2, [r3, #0]
        tf_msg.transforms.size = 1;
 8002124:	4b21      	ldr	r3, [pc, #132]	@ (80021ac <timer_callback+0x1ec>)
 8002126:	2201      	movs	r2, #1
 8002128:	605a      	str	r2, [r3, #4]
        tf_msg.transforms.capacity = 1;
 800212a:	4b20      	ldr	r3, [pc, #128]	@ (80021ac <timer_callback+0x1ec>)
 800212c:	2201      	movs	r2, #1
 800212e:	609a      	str	r2, [r3, #8]
		RCSOFTCHECK(rcl_publish(&odom_pub, &odom_msg, NULL));
 8002130:	2200      	movs	r2, #0
 8002132:	4917      	ldr	r1, [pc, #92]	@ (8002190 <timer_callback+0x1d0>)
 8002134:	481e      	ldr	r0, [pc, #120]	@ (80021b0 <timer_callback+0x1f0>)
 8002136:	f009 f90f 	bl	800b358 <rcl_publish>
 800213a:	6378      	str	r0, [r7, #52]	@ 0x34
 800213c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800213e:	2b00      	cmp	r3, #0
 8002140:	d005      	beq.n	800214e <timer_callback+0x18e>
 8002142:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002144:	f240 11e9 	movw	r1, #489	@ 0x1e9
 8002148:	481a      	ldr	r0, [pc, #104]	@ (80021b4 <timer_callback+0x1f4>)
 800214a:	f017 fa39 	bl	80195c0 <iprintf>
		RCSOFTCHECK(rcl_publish(&tf_pub, &tf_msg, NULL));
 800214e:	2200      	movs	r2, #0
 8002150:	4916      	ldr	r1, [pc, #88]	@ (80021ac <timer_callback+0x1ec>)
 8002152:	4819      	ldr	r0, [pc, #100]	@ (80021b8 <timer_callback+0x1f8>)
 8002154:	f009 f900 	bl	800b358 <rcl_publish>
 8002158:	6338      	str	r0, [r7, #48]	@ 0x30
 800215a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800215c:	2b00      	cmp	r3, #0
 800215e:	d005      	beq.n	800216c <timer_callback+0x1ac>
 8002160:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002162:	f44f 71f5 	mov.w	r1, #490	@ 0x1ea
 8002166:	4813      	ldr	r0, [pc, #76]	@ (80021b4 <timer_callback+0x1f4>)
 8002168:	f017 fa2a 	bl	80195c0 <iprintf>
	}
}
 800216c:	bf00      	nop
 800216e:	3740      	adds	r7, #64	@ 0x40
 8002170:	46bd      	mov	sp, r7
 8002172:	bdb0      	pop	{r4, r5, r7, pc}
 8002174:	f3af 8000 	nop.w
 8002178:	3b9aca00 	.word	0x3b9aca00
	...
 8002188:	9999999a 	.word	0x9999999a
 800218c:	3fa99999 	.word	0x3fa99999
 8002190:	20006d18 	.word	0x20006d18
 8002194:	20006ca8 	.word	0x20006ca8
 8002198:	20006ca0 	.word	0x20006ca0
 800219c:	20007048 	.word	0x20007048
 80021a0:	20007050 	.word	0x20007050
 80021a4:	20007058 	.word	0x20007058
 80021a8:	20006fe0 	.word	0x20006fe0
 80021ac:	20007038 	.word	0x20007038
 80021b0:	20006cb8 	.word	0x20006cb8
 80021b4:	0801c05c 	.word	0x0801c05c
 80021b8:	20006cbc 	.word	0x20006cbc

080021bc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80021bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021c0:	b0bc      	sub	sp, #240	@ 0xf0
 80021c2:	af02      	add	r7, sp, #8
 80021c4:	6378      	str	r0, [r7, #52]	@ 0x34
  /* USER CODE BEGIN 5 */

	  // micro-ROS configuration

	  rmw_uros_set_custom_transport(
 80021c6:	4b92      	ldr	r3, [pc, #584]	@ (8002410 <StartDefaultTask+0x254>)
 80021c8:	9301      	str	r3, [sp, #4]
 80021ca:	4b92      	ldr	r3, [pc, #584]	@ (8002414 <StartDefaultTask+0x258>)
 80021cc:	9300      	str	r3, [sp, #0]
 80021ce:	4b92      	ldr	r3, [pc, #584]	@ (8002418 <StartDefaultTask+0x25c>)
 80021d0:	4a92      	ldr	r2, [pc, #584]	@ (800241c <StartDefaultTask+0x260>)
 80021d2:	4993      	ldr	r1, [pc, #588]	@ (8002420 <StartDefaultTask+0x264>)
 80021d4:	2001      	movs	r0, #1
 80021d6:	f00a f8f3 	bl	800c3c0 <rmw_uros_set_custom_transport>
	    cubemx_transport_open,
	    cubemx_transport_close,
	    cubemx_transport_write,
	    cubemx_transport_read);

	  rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 80021da:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80021de:	4618      	mov	r0, r3
 80021e0:	f00a f814 	bl	800c20c <rcutils_get_zero_initialized_allocator>
	  freeRTOS_allocator.allocate = microros_allocate;
 80021e4:	4b8f      	ldr	r3, [pc, #572]	@ (8002424 <StartDefaultTask+0x268>)
 80021e6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
	  freeRTOS_allocator.deallocate = microros_deallocate;
 80021ea:	4b8f      	ldr	r3, [pc, #572]	@ (8002428 <StartDefaultTask+0x26c>)
 80021ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
	  freeRTOS_allocator.reallocate = microros_reallocate;
 80021f0:	4b8e      	ldr	r3, [pc, #568]	@ (800242c <StartDefaultTask+0x270>)
 80021f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
	  freeRTOS_allocator.zero_allocate =  microros_zero_allocate;
 80021f6:	4b8e      	ldr	r3, [pc, #568]	@ (8002430 <StartDefaultTask+0x274>)
 80021f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8

	  if (!rcutils_set_default_allocator(&freeRTOS_allocator)) {
 80021fc:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002200:	4618      	mov	r0, r3
 8002202:	f00a f81f 	bl	800c244 <rcutils_set_default_allocator>
 8002206:	4603      	mov	r3, r0
 8002208:	f083 0301 	eor.w	r3, r3, #1
 800220c:	b2db      	uxtb	r3, r3
 800220e:	2b00      	cmp	r3, #0
 8002210:	d004      	beq.n	800221c <StartDefaultTask+0x60>
	      printf("Error on default allocators (line %d)\n", __LINE__);
 8002212:	f240 210b 	movw	r1, #523	@ 0x20b
 8002216:	4887      	ldr	r0, [pc, #540]	@ (8002434 <StartDefaultTask+0x278>)
 8002218:	f017 f9d2 	bl	80195c0 <iprintf>
	  }

	 // Initialize micro-ROS allocator
	 allocator = rcl_get_default_allocator();
 800221c:	4c86      	ldr	r4, [pc, #536]	@ (8002438 <StartDefaultTask+0x27c>)
 800221e:	f107 0318 	add.w	r3, r7, #24
 8002222:	4618      	mov	r0, r3
 8002224:	f00a f800 	bl	800c228 <rcutils_get_default_allocator>
 8002228:	4625      	mov	r5, r4
 800222a:	f107 0418 	add.w	r4, r7, #24
 800222e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002230:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002232:	6823      	ldr	r3, [r4, #0]
 8002234:	602b      	str	r3, [r5, #0]

	 // create init_options
	 rclc_support_init(&support, 0, NULL, &allocator);
 8002236:	4b80      	ldr	r3, [pc, #512]	@ (8002438 <StartDefaultTask+0x27c>)
 8002238:	2200      	movs	r2, #0
 800223a:	2100      	movs	r1, #0
 800223c:	487f      	ldr	r0, [pc, #508]	@ (800243c <StartDefaultTask+0x280>)
 800223e:	f009 febd 	bl	800bfbc <rclc_support_init>

	 //create node_sub
	 rclc_node_init_default(&node, "stm32_node","", &support);
 8002242:	4b7e      	ldr	r3, [pc, #504]	@ (800243c <StartDefaultTask+0x280>)
 8002244:	4a7e      	ldr	r2, [pc, #504]	@ (8002440 <StartDefaultTask+0x284>)
 8002246:	497f      	ldr	r1, [pc, #508]	@ (8002444 <StartDefaultTask+0x288>)
 8002248:	487f      	ldr	r0, [pc, #508]	@ (8002448 <StartDefaultTask+0x28c>)
 800224a:	f009 ff01 	bl	800c050 <rclc_node_init_default>

	  // create publisher
	 rclc_publisher_init_default(
 800224e:	f008 febf 	bl	800afd0 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>
 8002252:	4602      	mov	r2, r0
 8002254:	4b7d      	ldr	r3, [pc, #500]	@ (800244c <StartDefaultTask+0x290>)
 8002256:	497c      	ldr	r1, [pc, #496]	@ (8002448 <StartDefaultTask+0x28c>)
 8002258:	487d      	ldr	r0, [pc, #500]	@ (8002450 <StartDefaultTask+0x294>)
 800225a:	f009 ff35 	bl	800c0c8 <rclc_publisher_init_default>
		ROSIDL_GET_MSG_TYPE_SUPPORT(nav_msgs, msg, Odometry),
	    "/odom_data");


	//create subscriber
	rclc_subscription_init_default(
 800225e:	f007 fa13 	bl	8009688 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 8002262:	4602      	mov	r2, r0
 8002264:	4b7b      	ldr	r3, [pc, #492]	@ (8002454 <StartDefaultTask+0x298>)
 8002266:	4978      	ldr	r1, [pc, #480]	@ (8002448 <StartDefaultTask+0x28c>)
 8002268:	487b      	ldr	r0, [pc, #492]	@ (8002458 <StartDefaultTask+0x29c>)
 800226a:	f009 ff61 	bl	800c130 <rclc_subscription_init_default>
		&subscriber,
		&node,
		ROSIDL_GET_MSG_TYPE_SUPPORT(geometry_msgs, msg, Twist),
		"/cmd_vel");

	rclc_publisher_init_default(
 800226e:	f00a fedb 	bl	800d028 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>
 8002272:	4602      	mov	r2, r0
 8002274:	4b79      	ldr	r3, [pc, #484]	@ (800245c <StartDefaultTask+0x2a0>)
 8002276:	4974      	ldr	r1, [pc, #464]	@ (8002448 <StartDefaultTask+0x28c>)
 8002278:	4879      	ldr	r0, [pc, #484]	@ (8002460 <StartDefaultTask+0x2a4>)
 800227a:	f009 ff25 	bl	800c0c8 <rclc_publisher_init_default>
	    &node,
	    ROSIDL_GET_MSG_TYPE_SUPPORT(tf2_msgs, msg, TFMessage),
	    "/tf");
	// create timer
	rcl_timer_t timer;
	const unsigned int timer_timeout = 1000;
 800227e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002282:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
	RCCHECK(rclc_timer_init_default(
 8002286:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800228a:	2200      	movs	r2, #0
 800228c:	613b      	str	r3, [r7, #16]
 800228e:	617a      	str	r2, [r7, #20]
 8002290:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002294:	4622      	mov	r2, r4
 8002296:	462b      	mov	r3, r5
 8002298:	f04f 0000 	mov.w	r0, #0
 800229c:	f04f 0100 	mov.w	r1, #0
 80022a0:	0159      	lsls	r1, r3, #5
 80022a2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80022a6:	0150      	lsls	r0, r2, #5
 80022a8:	4602      	mov	r2, r0
 80022aa:	460b      	mov	r3, r1
 80022ac:	4621      	mov	r1, r4
 80022ae:	ebb2 0801 	subs.w	r8, r2, r1
 80022b2:	4629      	mov	r1, r5
 80022b4:	eb63 0901 	sbc.w	r9, r3, r1
 80022b8:	f04f 0200 	mov.w	r2, #0
 80022bc:	f04f 0300 	mov.w	r3, #0
 80022c0:	ea4f 2349 	mov.w	r3, r9, lsl #9
 80022c4:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 80022c8:	ea4f 2248 	mov.w	r2, r8, lsl #9
 80022cc:	4690      	mov	r8, r2
 80022ce:	4699      	mov	r9, r3
 80022d0:	4623      	mov	r3, r4
 80022d2:	eb18 0a03 	adds.w	sl, r8, r3
 80022d6:	462b      	mov	r3, r5
 80022d8:	eb49 0b03 	adc.w	fp, r9, r3
 80022dc:	f04f 0200 	mov.w	r2, #0
 80022e0:	f04f 0300 	mov.w	r3, #0
 80022e4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80022e8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80022ec:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80022f0:	ebb2 010a 	subs.w	r1, r2, sl
 80022f4:	6039      	str	r1, [r7, #0]
 80022f6:	eb63 030b 	sbc.w	r3, r3, fp
 80022fa:	607b      	str	r3, [r7, #4]
 80022fc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002300:	4603      	mov	r3, r0
 8002302:	4622      	mov	r2, r4
 8002304:	189b      	adds	r3, r3, r2
 8002306:	60bb      	str	r3, [r7, #8]
 8002308:	462b      	mov	r3, r5
 800230a:	460a      	mov	r2, r1
 800230c:	eb42 0303 	adc.w	r3, r2, r3
 8002310:	60fb      	str	r3, [r7, #12]
 8002312:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002316:	f107 00c8 	add.w	r0, r7, #200	@ 0xc8
 800231a:	4952      	ldr	r1, [pc, #328]	@ (8002464 <StartDefaultTask+0x2a8>)
 800231c:	9100      	str	r1, [sp, #0]
 800231e:	4947      	ldr	r1, [pc, #284]	@ (800243c <StartDefaultTask+0x280>)
 8002320:	f009 ff3a 	bl	800c198 <rclc_timer_init_default>
 8002324:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
 8002328:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800232c:	2b00      	cmp	r3, #0
 800232e:	d006      	beq.n	800233e <StartDefaultTask+0x182>
 8002330:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8002334:	f240 212e 	movw	r1, #558	@ 0x22e
 8002338:	484b      	ldr	r0, [pc, #300]	@ (8002468 <StartDefaultTask+0x2ac>)
 800233a:	f017 f941 	bl	80195c0 <iprintf>
		&support,
		RCL_MS_TO_NS(timer_timeout),
		timer_callback));

	// create executor
	rclc_executor_t executor = rclc_executor_get_zero_initialized_executor();
 800233e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002342:	4618      	mov	r0, r3
 8002344:	f009 fbb6 	bl	800bab4 <rclc_executor_get_zero_initialized_executor>
	rclc_executor_init(&executor, &support.context, 2, &allocator);
 8002348:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 800234c:	4b3a      	ldr	r3, [pc, #232]	@ (8002438 <StartDefaultTask+0x27c>)
 800234e:	2202      	movs	r2, #2
 8002350:	493a      	ldr	r1, [pc, #232]	@ (800243c <StartDefaultTask+0x280>)
 8002352:	f009 fbb9 	bl	800bac8 <rclc_executor_init>

	// add subscriber callback to the executor
	rclc_executor_add_subscription(&executor, &subscriber, &msg_cmd_vel, &cmd_vel_callback, ON_NEW_DATA);
 8002356:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 800235a:	2300      	movs	r3, #0
 800235c:	9300      	str	r3, [sp, #0]
 800235e:	4b43      	ldr	r3, [pc, #268]	@ (800246c <StartDefaultTask+0x2b0>)
 8002360:	4a43      	ldr	r2, [pc, #268]	@ (8002470 <StartDefaultTask+0x2b4>)
 8002362:	493d      	ldr	r1, [pc, #244]	@ (8002458 <StartDefaultTask+0x29c>)
 8002364:	f009 fc1c 	bl	800bba0 <rclc_executor_add_subscription>
	// add time for executor
	rclc_executor_add_timer(&executor, &timer);
 8002368:	f107 02c8 	add.w	r2, r7, #200	@ 0xc8
 800236c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002370:	4611      	mov	r1, r2
 8002372:	4618      	mov	r0, r3
 8002374:	f009 fc48 	bl	800bc08 <rclc_executor_add_timer>

    if (rmw_uros_sync_session(10) != RMW_RET_OK) {
 8002378:	200a      	movs	r0, #10
 800237a:	f00a f9e5 	bl	800c748 <rmw_uros_sync_session>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d002      	beq.n	800238a <StartDefaultTask+0x1ce>
        printf("Time sync failed\n");
 8002384:	483b      	ldr	r0, [pc, #236]	@ (8002474 <StartDefaultTask+0x2b8>)
 8002386:	f017 f983 	bl	8019690 <puts>
    }

    // init data odom
    odom_msg.header.frame_id.data = "odom";
 800238a:	4b3b      	ldr	r3, [pc, #236]	@ (8002478 <StartDefaultTask+0x2bc>)
 800238c:	4a3b      	ldr	r2, [pc, #236]	@ (800247c <StartDefaultTask+0x2c0>)
 800238e:	609a      	str	r2, [r3, #8]
    odom_msg.child_frame_id.data  = "base_link";
 8002390:	4b39      	ldr	r3, [pc, #228]	@ (8002478 <StartDefaultTask+0x2bc>)
 8002392:	4a3b      	ldr	r2, [pc, #236]	@ (8002480 <StartDefaultTask+0x2c4>)
 8002394:	615a      	str	r2, [r3, #20]

    tf.header.frame_id.data = "odom";
 8002396:	4b3b      	ldr	r3, [pc, #236]	@ (8002484 <StartDefaultTask+0x2c8>)
 8002398:	4a38      	ldr	r2, [pc, #224]	@ (800247c <StartDefaultTask+0x2c0>)
 800239a:	609a      	str	r2, [r3, #8]
    tf.child_frame_id.data = "base_link";
 800239c:	4b39      	ldr	r3, [pc, #228]	@ (8002484 <StartDefaultTask+0x2c8>)
 800239e:	4a38      	ldr	r2, [pc, #224]	@ (8002480 <StartDefaultTask+0x2c4>)
 80023a0:	615a      	str	r2, [r3, #20]
	while(1) {
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80023a2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80023a6:	4838      	ldr	r0, [pc, #224]	@ (8002488 <StartDefaultTask+0x2cc>)
 80023a8:	f001 fc3f 	bl	8003c2a <HAL_GPIO_TogglePin>
		MPU6050ReadA();
 80023ac:	f7ff f9e4 	bl	8001778 <MPU6050ReadA>
		MPU6050ReadG();
 80023b0:	f7ff f976 	bl	80016a0 <MPU6050ReadG>
		filter(AX, AY, AZ, GX, GY,GZ);
 80023b4:	4b35      	ldr	r3, [pc, #212]	@ (800248c <StartDefaultTask+0x2d0>)
 80023b6:	edd3 7a00 	vldr	s15, [r3]
 80023ba:	4b35      	ldr	r3, [pc, #212]	@ (8002490 <StartDefaultTask+0x2d4>)
 80023bc:	ed93 7a00 	vldr	s14, [r3]
 80023c0:	4b34      	ldr	r3, [pc, #208]	@ (8002494 <StartDefaultTask+0x2d8>)
 80023c2:	edd3 6a00 	vldr	s13, [r3]
 80023c6:	4b34      	ldr	r3, [pc, #208]	@ (8002498 <StartDefaultTask+0x2dc>)
 80023c8:	ed93 6a00 	vldr	s12, [r3]
 80023cc:	4b33      	ldr	r3, [pc, #204]	@ (800249c <StartDefaultTask+0x2e0>)
 80023ce:	edd3 5a00 	vldr	s11, [r3]
 80023d2:	4b33      	ldr	r3, [pc, #204]	@ (80024a0 <StartDefaultTask+0x2e4>)
 80023d4:	ed93 5a00 	vldr	s10, [r3]
 80023d8:	eef0 2a45 	vmov.f32	s5, s10
 80023dc:	eeb0 2a65 	vmov.f32	s4, s11
 80023e0:	eef0 1a46 	vmov.f32	s3, s12
 80023e4:	eeb0 1a66 	vmov.f32	s2, s13
 80023e8:	eef0 0a47 	vmov.f32	s1, s14
 80023ec:	eeb0 0a67 	vmov.f32	s0, s15
 80023f0:	f7ff fa2e 	bl	8001850 <filter>
		rclc_executor_spin_some(&executor, RCL_MS_TO_NS(10));
 80023f4:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 80023f8:	4a2a      	ldr	r2, [pc, #168]	@ (80024a4 <StartDefaultTask+0x2e8>)
 80023fa:	f04f 0300 	mov.w	r3, #0
 80023fe:	4608      	mov	r0, r1
 8002400:	f009 fc76 	bl	800bcf0 <rclc_executor_spin_some>
		vTaskDelay(pdMS_TO_TICKS(1));
 8002404:	2001      	movs	r0, #1
 8002406:	f005 fc01 	bl	8007c0c <vTaskDelay>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800240a:	bf00      	nop
 800240c:	e7c9      	b.n	80023a2 <StartDefaultTask+0x1e6>
 800240e:	bf00      	nop
 8002410:	08002ce9 	.word	0x08002ce9
 8002414:	08002c81 	.word	0x08002c81
 8002418:	08002c61 	.word	0x08002c61
 800241c:	08002c35 	.word	0x08002c35
 8002420:	20006b18 	.word	0x20006b18
 8002424:	080024b5 	.word	0x080024b5
 8002428:	080024f9 	.word	0x080024f9
 800242c:	08002531 	.word	0x08002531
 8002430:	0800259d 	.word	0x0800259d
 8002434:	0801c088 	.word	0x0801c088
 8002438:	20006cf8 	.word	0x20006cf8
 800243c:	20006cc4 	.word	0x20006cc4
 8002440:	0801c0b0 	.word	0x0801c0b0
 8002444:	0801c0b4 	.word	0x0801c0b4
 8002448:	20006d0c 	.word	0x20006d0c
 800244c:	0801c0c0 	.word	0x0801c0c0
 8002450:	20006cb8 	.word	0x20006cb8
 8002454:	0801c0cc 	.word	0x0801c0cc
 8002458:	20006cc0 	.word	0x20006cc0
 800245c:	0801c0d8 	.word	0x0801c0d8
 8002460:	20006cbc 	.word	0x20006cbc
 8002464:	08001fc1 	.word	0x08001fc1
 8002468:	0801c0dc 	.word	0x0801c0dc
 800246c:	080014e5 	.word	0x080014e5
 8002470:	20006c28 	.word	0x20006c28
 8002474:	0801c108 	.word	0x0801c108
 8002478:	20006d18 	.word	0x20006d18
 800247c:	0801c11c 	.word	0x0801c11c
 8002480:	0801c124 	.word	0x0801c124
 8002484:	20006fe0 	.word	0x20006fe0
 8002488:	40020800 	.word	0x40020800
 800248c:	20006c84 	.word	0x20006c84
 8002490:	20006c88 	.word	0x20006c88
 8002494:	20006c8c 	.word	0x20006c8c
 8002498:	20006c90 	.word	0x20006c90
 800249c:	20006c94 	.word	0x20006c94
 80024a0:	20006c98 	.word	0x20006c98
 80024a4:	00989680 	.word	0x00989680

080024a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024ac:	b672      	cpsid	i
}
 80024ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80024b0:	bf00      	nop
 80024b2:	e7fd      	b.n	80024b0 <Error_Handler+0x8>

080024b4 <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b082      	sub	sp, #8
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
 80024bc:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 80024be:	4b0c      	ldr	r3, [pc, #48]	@ (80024f0 <microros_allocate+0x3c>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	461a      	mov	r2, r3
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	4413      	add	r3, r2
 80024c8:	461a      	mov	r2, r3
 80024ca:	4b09      	ldr	r3, [pc, #36]	@ (80024f0 <microros_allocate+0x3c>)
 80024cc:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 80024ce:	4b09      	ldr	r3, [pc, #36]	@ (80024f4 <microros_allocate+0x40>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	461a      	mov	r2, r3
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	4413      	add	r3, r2
 80024d8:	461a      	mov	r2, r3
 80024da:	4b06      	ldr	r3, [pc, #24]	@ (80024f4 <microros_allocate+0x40>)
 80024dc:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 80024de:	6878      	ldr	r0, [r7, #4]
 80024e0:	f7fe fdb0 	bl	8001044 <pvPortMallocMicroROS>
 80024e4:	4603      	mov	r3, r0
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3708      	adds	r7, #8
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	20007060 	.word	0x20007060
 80024f4:	20007064 	.word	0x20007064

080024f8 <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b082      	sub	sp, #8
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
 8002500:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d00c      	beq.n	8002522 <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 8002508:	6878      	ldr	r0, [r7, #4]
 800250a:	f7fe febf 	bl	800128c <getBlockSize>
 800250e:	4603      	mov	r3, r0
 8002510:	4a06      	ldr	r2, [pc, #24]	@ (800252c <microros_deallocate+0x34>)
 8002512:	6812      	ldr	r2, [r2, #0]
 8002514:	1ad3      	subs	r3, r2, r3
 8002516:	461a      	mov	r2, r3
 8002518:	4b04      	ldr	r3, [pc, #16]	@ (800252c <microros_deallocate+0x34>)
 800251a:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	f7fe fe59 	bl	80011d4 <vPortFreeMicroROS>
  }
}
 8002522:	bf00      	nop
 8002524:	3708      	adds	r7, #8
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	20007064 	.word	0x20007064

08002530 <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0
 8002536:	60f8      	str	r0, [r7, #12]
 8002538:	60b9      	str	r1, [r7, #8]
 800253a:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 800253c:	4b15      	ldr	r3, [pc, #84]	@ (8002594 <microros_reallocate+0x64>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	461a      	mov	r2, r3
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	4413      	add	r3, r2
 8002546:	461a      	mov	r2, r3
 8002548:	4b12      	ldr	r3, [pc, #72]	@ (8002594 <microros_reallocate+0x64>)
 800254a:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 800254c:	4b12      	ldr	r3, [pc, #72]	@ (8002598 <microros_reallocate+0x68>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	461a      	mov	r2, r3
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	4413      	add	r3, r2
 8002556:	461a      	mov	r2, r3
 8002558:	4b0f      	ldr	r3, [pc, #60]	@ (8002598 <microros_reallocate+0x68>)
 800255a:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d104      	bne.n	800256c <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 8002562:	68b8      	ldr	r0, [r7, #8]
 8002564:	f7fe fd6e 	bl	8001044 <pvPortMallocMicroROS>
 8002568:	4603      	mov	r3, r0
 800256a:	e00e      	b.n	800258a <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 800256c:	68f8      	ldr	r0, [r7, #12]
 800256e:	f7fe fe8d 	bl	800128c <getBlockSize>
 8002572:	4603      	mov	r3, r0
 8002574:	4a08      	ldr	r2, [pc, #32]	@ (8002598 <microros_reallocate+0x68>)
 8002576:	6812      	ldr	r2, [r2, #0]
 8002578:	1ad3      	subs	r3, r2, r3
 800257a:	461a      	mov	r2, r3
 800257c:	4b06      	ldr	r3, [pc, #24]	@ (8002598 <microros_reallocate+0x68>)
 800257e:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 8002580:	68b9      	ldr	r1, [r7, #8]
 8002582:	68f8      	ldr	r0, [r7, #12]
 8002584:	f7fe fea0 	bl	80012c8 <pvPortReallocMicroROS>
 8002588:	4603      	mov	r3, r0
  }
}
 800258a:	4618      	mov	r0, r3
 800258c:	3710      	adds	r7, #16
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	20007060 	.word	0x20007060
 8002598:	20007064 	.word	0x20007064

0800259c <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 800259c:	b580      	push	{r7, lr}
 800259e:	b084      	sub	sp, #16
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	60f8      	str	r0, [r7, #12]
 80025a4:	60b9      	str	r1, [r7, #8]
 80025a6:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	68ba      	ldr	r2, [r7, #8]
 80025ac:	fb02 f303 	mul.w	r3, r2, r3
 80025b0:	4a0c      	ldr	r2, [pc, #48]	@ (80025e4 <microros_zero_allocate+0x48>)
 80025b2:	6812      	ldr	r2, [r2, #0]
 80025b4:	4413      	add	r3, r2
 80025b6:	461a      	mov	r2, r3
 80025b8:	4b0a      	ldr	r3, [pc, #40]	@ (80025e4 <microros_zero_allocate+0x48>)
 80025ba:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	68ba      	ldr	r2, [r7, #8]
 80025c0:	fb02 f303 	mul.w	r3, r2, r3
 80025c4:	4a08      	ldr	r2, [pc, #32]	@ (80025e8 <microros_zero_allocate+0x4c>)
 80025c6:	6812      	ldr	r2, [r2, #0]
 80025c8:	4413      	add	r3, r2
 80025ca:	461a      	mov	r2, r3
 80025cc:	4b06      	ldr	r3, [pc, #24]	@ (80025e8 <microros_zero_allocate+0x4c>)
 80025ce:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 80025d0:	68b9      	ldr	r1, [r7, #8]
 80025d2:	68f8      	ldr	r0, [r7, #12]
 80025d4:	f7fe fea5 	bl	8001322 <pvPortCallocMicroROS>
 80025d8:	4603      	mov	r3, r0
 80025da:	4618      	mov	r0, r3
 80025dc:	3710      	adds	r7, #16
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	20007060 	.word	0x20007060
 80025e8:	20007064 	.word	0x20007064
 80025ec:	00000000 	.word	0x00000000

080025f0 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 80025f0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80025f4:	b086      	sub	sp, #24
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80025fc:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 80025fe:	2300      	movs	r3, #0
 8002600:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 8002602:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002606:	a320      	add	r3, pc, #128	@ (adr r3, 8002688 <UTILS_NanosecondsToTimespec+0x98>)
 8002608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800260c:	f7fe fb34 	bl	8000c78 <__aeabi_ldivmod>
 8002610:	4602      	mov	r2, r0
 8002612:	460b      	mov	r3, r1
 8002614:	6879      	ldr	r1, [r7, #4]
 8002616:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 800261a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800261e:	a31a      	add	r3, pc, #104	@ (adr r3, 8002688 <UTILS_NanosecondsToTimespec+0x98>)
 8002620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002624:	f7fe fb28 	bl	8000c78 <__aeabi_ldivmod>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	2b00      	cmp	r3, #0
 8002632:	da20      	bge.n	8002676 <UTILS_NanosecondsToTimespec+0x86>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	689b      	ldr	r3, [r3, #8]
 8002638:	4a11      	ldr	r2, [pc, #68]	@ (8002680 <UTILS_NanosecondsToTimespec+0x90>)
 800263a:	fb82 1203 	smull	r1, r2, r2, r3
 800263e:	1712      	asrs	r2, r2, #28
 8002640:	17db      	asrs	r3, r3, #31
 8002642:	1ad3      	subs	r3, r2, r3
 8002644:	3301      	adds	r3, #1
 8002646:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800264e:	6979      	ldr	r1, [r7, #20]
 8002650:	17c8      	asrs	r0, r1, #31
 8002652:	460c      	mov	r4, r1
 8002654:	4605      	mov	r5, r0
 8002656:	ebb2 0804 	subs.w	r8, r2, r4
 800265a:	eb63 0905 	sbc.w	r9, r3, r5
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	e9c3 8900 	strd	r8, r9, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	689a      	ldr	r2, [r3, #8]
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	4906      	ldr	r1, [pc, #24]	@ (8002684 <UTILS_NanosecondsToTimespec+0x94>)
 800266c:	fb01 f303 	mul.w	r3, r1, r3
 8002670:	441a      	add	r2, r3
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	609a      	str	r2, [r3, #8]
    }
}
 8002676:	bf00      	nop
 8002678:	3718      	adds	r7, #24
 800267a:	46bd      	mov	sp, r7
 800267c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002680:	44b82fa1 	.word	0x44b82fa1
 8002684:	3b9aca00 	.word	0x3b9aca00
 8002688:	3b9aca00 	.word	0x3b9aca00
 800268c:	00000000 	.word	0x00000000

08002690 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 8002690:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002694:	b08e      	sub	sp, #56	@ 0x38
 8002696:	af00      	add	r7, sp, #0
 8002698:	6278      	str	r0, [r7, #36]	@ 0x24
 800269a:	6239      	str	r1, [r7, #32]
    TimeOut_t xCurrentTime = { 0 };
 800269c:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80026a0:	2300      	movs	r3, #0
 80026a2:	6013      	str	r3, [r2, #0]
 80026a4:	6053      	str	r3, [r2, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 80026a6:	f04f 0200 	mov.w	r2, #0
 80026aa:	f04f 0300 	mov.w	r3, #0
 80026ae:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 80026b2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80026b6:	4618      	mov	r0, r3
 80026b8:	f005 fde0 	bl	800827c <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 80026bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026be:	17da      	asrs	r2, r3, #31
 80026c0:	61bb      	str	r3, [r7, #24]
 80026c2:	61fa      	str	r2, [r7, #28]
 80026c4:	f04f 0200 	mov.w	r2, #0
 80026c8:	f04f 0300 	mov.w	r3, #0
 80026cc:	69b9      	ldr	r1, [r7, #24]
 80026ce:	000b      	movs	r3, r1
 80026d0:	2200      	movs	r2, #0
 80026d2:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 80026d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026d8:	2200      	movs	r2, #0
 80026da:	461c      	mov	r4, r3
 80026dc:	4615      	mov	r5, r2
 80026de:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80026e2:	1911      	adds	r1, r2, r4
 80026e4:	60b9      	str	r1, [r7, #8]
 80026e6:	416b      	adcs	r3, r5
 80026e8:	60fb      	str	r3, [r7, #12]
 80026ea:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80026ee:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 80026f2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80026f6:	4602      	mov	r2, r0
 80026f8:	460b      	mov	r3, r1
 80026fa:	f04f 0400 	mov.w	r4, #0
 80026fe:	f04f 0500 	mov.w	r5, #0
 8002702:	015d      	lsls	r5, r3, #5
 8002704:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8002708:	0154      	lsls	r4, r2, #5
 800270a:	4622      	mov	r2, r4
 800270c:	462b      	mov	r3, r5
 800270e:	ebb2 0800 	subs.w	r8, r2, r0
 8002712:	eb63 0901 	sbc.w	r9, r3, r1
 8002716:	f04f 0200 	mov.w	r2, #0
 800271a:	f04f 0300 	mov.w	r3, #0
 800271e:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8002722:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8002726:	ea4f 2248 	mov.w	r2, r8, lsl #9
 800272a:	4690      	mov	r8, r2
 800272c:	4699      	mov	r9, r3
 800272e:	eb18 0a00 	adds.w	sl, r8, r0
 8002732:	eb49 0b01 	adc.w	fp, r9, r1
 8002736:	f04f 0200 	mov.w	r2, #0
 800273a:	f04f 0300 	mov.w	r3, #0
 800273e:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002742:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002746:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800274a:	ebb2 040a 	subs.w	r4, r2, sl
 800274e:	603c      	str	r4, [r7, #0]
 8002750:	eb63 030b 	sbc.w	r3, r3, fp
 8002754:	607b      	str	r3, [r7, #4]
 8002756:	e9d7 4500 	ldrd	r4, r5, [r7]
 800275a:	4623      	mov	r3, r4
 800275c:	181b      	adds	r3, r3, r0
 800275e:	613b      	str	r3, [r7, #16]
 8002760:	462b      	mov	r3, r5
 8002762:	eb41 0303 	adc.w	r3, r1, r3
 8002766:	617b      	str	r3, [r7, #20]
 8002768:	6a3a      	ldr	r2, [r7, #32]
 800276a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800276e:	f7ff ff3f 	bl	80025f0 <UTILS_NanosecondsToTimespec>

    return 0;
 8002772:	2300      	movs	r3, #0
 8002774:	4618      	mov	r0, r3
 8002776:	3738      	adds	r7, #56	@ 0x38
 8002778:	46bd      	mov	sp, r7
 800277a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08002780 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b082      	sub	sp, #8
 8002784:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002786:	2300      	movs	r3, #0
 8002788:	607b      	str	r3, [r7, #4]
 800278a:	4b12      	ldr	r3, [pc, #72]	@ (80027d4 <HAL_MspInit+0x54>)
 800278c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800278e:	4a11      	ldr	r2, [pc, #68]	@ (80027d4 <HAL_MspInit+0x54>)
 8002790:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002794:	6453      	str	r3, [r2, #68]	@ 0x44
 8002796:	4b0f      	ldr	r3, [pc, #60]	@ (80027d4 <HAL_MspInit+0x54>)
 8002798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800279a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800279e:	607b      	str	r3, [r7, #4]
 80027a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027a2:	2300      	movs	r3, #0
 80027a4:	603b      	str	r3, [r7, #0]
 80027a6:	4b0b      	ldr	r3, [pc, #44]	@ (80027d4 <HAL_MspInit+0x54>)
 80027a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027aa:	4a0a      	ldr	r2, [pc, #40]	@ (80027d4 <HAL_MspInit+0x54>)
 80027ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80027b2:	4b08      	ldr	r3, [pc, #32]	@ (80027d4 <HAL_MspInit+0x54>)
 80027b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027ba:	603b      	str	r3, [r7, #0]
 80027bc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80027be:	2200      	movs	r2, #0
 80027c0:	210f      	movs	r1, #15
 80027c2:	f06f 0001 	mvn.w	r0, #1
 80027c6:	f000 fc5a 	bl	800307e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027ca:	bf00      	nop
 80027cc:	3708      	adds	r7, #8
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	40023800 	.word	0x40023800

080027d8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b08a      	sub	sp, #40	@ 0x28
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027e0:	f107 0314 	add.w	r3, r7, #20
 80027e4:	2200      	movs	r2, #0
 80027e6:	601a      	str	r2, [r3, #0]
 80027e8:	605a      	str	r2, [r3, #4]
 80027ea:	609a      	str	r2, [r3, #8]
 80027ec:	60da      	str	r2, [r3, #12]
 80027ee:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a21      	ldr	r2, [pc, #132]	@ (800287c <HAL_I2C_MspInit+0xa4>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d13c      	bne.n	8002874 <HAL_I2C_MspInit+0x9c>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027fa:	2300      	movs	r3, #0
 80027fc:	613b      	str	r3, [r7, #16]
 80027fe:	4b20      	ldr	r3, [pc, #128]	@ (8002880 <HAL_I2C_MspInit+0xa8>)
 8002800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002802:	4a1f      	ldr	r2, [pc, #124]	@ (8002880 <HAL_I2C_MspInit+0xa8>)
 8002804:	f043 0302 	orr.w	r3, r3, #2
 8002808:	6313      	str	r3, [r2, #48]	@ 0x30
 800280a:	4b1d      	ldr	r3, [pc, #116]	@ (8002880 <HAL_I2C_MspInit+0xa8>)
 800280c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800280e:	f003 0302 	and.w	r3, r3, #2
 8002812:	613b      	str	r3, [r7, #16]
 8002814:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB3     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002816:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800281a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800281c:	2312      	movs	r3, #18
 800281e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002820:	2300      	movs	r3, #0
 8002822:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002824:	2303      	movs	r3, #3
 8002826:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002828:	2304      	movs	r3, #4
 800282a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800282c:	f107 0314 	add.w	r3, r7, #20
 8002830:	4619      	mov	r1, r3
 8002832:	4814      	ldr	r0, [pc, #80]	@ (8002884 <HAL_I2C_MspInit+0xac>)
 8002834:	f001 f85c 	bl	80038f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002838:	2308      	movs	r3, #8
 800283a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800283c:	2312      	movs	r3, #18
 800283e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002840:	2300      	movs	r3, #0
 8002842:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002844:	2303      	movs	r3, #3
 8002846:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8002848:	2309      	movs	r3, #9
 800284a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800284c:	f107 0314 	add.w	r3, r7, #20
 8002850:	4619      	mov	r1, r3
 8002852:	480c      	ldr	r0, [pc, #48]	@ (8002884 <HAL_I2C_MspInit+0xac>)
 8002854:	f001 f84c 	bl	80038f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002858:	2300      	movs	r3, #0
 800285a:	60fb      	str	r3, [r7, #12]
 800285c:	4b08      	ldr	r3, [pc, #32]	@ (8002880 <HAL_I2C_MspInit+0xa8>)
 800285e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002860:	4a07      	ldr	r2, [pc, #28]	@ (8002880 <HAL_I2C_MspInit+0xa8>)
 8002862:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002866:	6413      	str	r3, [r2, #64]	@ 0x40
 8002868:	4b05      	ldr	r3, [pc, #20]	@ (8002880 <HAL_I2C_MspInit+0xa8>)
 800286a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800286c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002870:	60fb      	str	r3, [r7, #12]
 8002872:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8002874:	bf00      	nop
 8002876:	3728      	adds	r7, #40	@ 0x28
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}
 800287c:	40005800 	.word	0x40005800
 8002880:	40023800 	.word	0x40023800
 8002884:	40020400 	.word	0x40020400

08002888 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b08a      	sub	sp, #40	@ 0x28
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002890:	f107 0314 	add.w	r3, r7, #20
 8002894:	2200      	movs	r2, #0
 8002896:	601a      	str	r2, [r3, #0]
 8002898:	605a      	str	r2, [r3, #4]
 800289a:	609a      	str	r2, [r3, #8]
 800289c:	60da      	str	r2, [r3, #12]
 800289e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a4d      	ldr	r2, [pc, #308]	@ (80029dc <HAL_UART_MspInit+0x154>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	f040 8093 	bne.w	80029d2 <HAL_UART_MspInit+0x14a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80028ac:	2300      	movs	r3, #0
 80028ae:	613b      	str	r3, [r7, #16]
 80028b0:	4b4b      	ldr	r3, [pc, #300]	@ (80029e0 <HAL_UART_MspInit+0x158>)
 80028b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028b4:	4a4a      	ldr	r2, [pc, #296]	@ (80029e0 <HAL_UART_MspInit+0x158>)
 80028b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80028bc:	4b48      	ldr	r3, [pc, #288]	@ (80029e0 <HAL_UART_MspInit+0x158>)
 80028be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028c4:	613b      	str	r3, [r7, #16]
 80028c6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028c8:	2300      	movs	r3, #0
 80028ca:	60fb      	str	r3, [r7, #12]
 80028cc:	4b44      	ldr	r3, [pc, #272]	@ (80029e0 <HAL_UART_MspInit+0x158>)
 80028ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028d0:	4a43      	ldr	r2, [pc, #268]	@ (80029e0 <HAL_UART_MspInit+0x158>)
 80028d2:	f043 0301 	orr.w	r3, r3, #1
 80028d6:	6313      	str	r3, [r2, #48]	@ 0x30
 80028d8:	4b41      	ldr	r3, [pc, #260]	@ (80029e0 <HAL_UART_MspInit+0x158>)
 80028da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028dc:	f003 0301 	and.w	r3, r3, #1
 80028e0:	60fb      	str	r3, [r7, #12]
 80028e2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80028e4:	230c      	movs	r3, #12
 80028e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028e8:	2302      	movs	r3, #2
 80028ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ec:	2300      	movs	r3, #0
 80028ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028f0:	2303      	movs	r3, #3
 80028f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80028f4:	2307      	movs	r3, #7
 80028f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028f8:	f107 0314 	add.w	r3, r7, #20
 80028fc:	4619      	mov	r1, r3
 80028fe:	4839      	ldr	r0, [pc, #228]	@ (80029e4 <HAL_UART_MspInit+0x15c>)
 8002900:	f000 fff6 	bl	80038f0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002904:	4b38      	ldr	r3, [pc, #224]	@ (80029e8 <HAL_UART_MspInit+0x160>)
 8002906:	4a39      	ldr	r2, [pc, #228]	@ (80029ec <HAL_UART_MspInit+0x164>)
 8002908:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800290a:	4b37      	ldr	r3, [pc, #220]	@ (80029e8 <HAL_UART_MspInit+0x160>)
 800290c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002910:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002912:	4b35      	ldr	r3, [pc, #212]	@ (80029e8 <HAL_UART_MspInit+0x160>)
 8002914:	2200      	movs	r2, #0
 8002916:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002918:	4b33      	ldr	r3, [pc, #204]	@ (80029e8 <HAL_UART_MspInit+0x160>)
 800291a:	2200      	movs	r2, #0
 800291c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800291e:	4b32      	ldr	r3, [pc, #200]	@ (80029e8 <HAL_UART_MspInit+0x160>)
 8002920:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002924:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002926:	4b30      	ldr	r3, [pc, #192]	@ (80029e8 <HAL_UART_MspInit+0x160>)
 8002928:	2200      	movs	r2, #0
 800292a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800292c:	4b2e      	ldr	r3, [pc, #184]	@ (80029e8 <HAL_UART_MspInit+0x160>)
 800292e:	2200      	movs	r2, #0
 8002930:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8002932:	4b2d      	ldr	r3, [pc, #180]	@ (80029e8 <HAL_UART_MspInit+0x160>)
 8002934:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002938:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800293a:	4b2b      	ldr	r3, [pc, #172]	@ (80029e8 <HAL_UART_MspInit+0x160>)
 800293c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002940:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002942:	4b29      	ldr	r3, [pc, #164]	@ (80029e8 <HAL_UART_MspInit+0x160>)
 8002944:	2200      	movs	r2, #0
 8002946:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002948:	4827      	ldr	r0, [pc, #156]	@ (80029e8 <HAL_UART_MspInit+0x160>)
 800294a:	f000 fbcf 	bl	80030ec <HAL_DMA_Init>
 800294e:	4603      	mov	r3, r0
 8002950:	2b00      	cmp	r3, #0
 8002952:	d001      	beq.n	8002958 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8002954:	f7ff fda8 	bl	80024a8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	4a23      	ldr	r2, [pc, #140]	@ (80029e8 <HAL_UART_MspInit+0x160>)
 800295c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800295e:	4a22      	ldr	r2, [pc, #136]	@ (80029e8 <HAL_UART_MspInit+0x160>)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002964:	4b22      	ldr	r3, [pc, #136]	@ (80029f0 <HAL_UART_MspInit+0x168>)
 8002966:	4a23      	ldr	r2, [pc, #140]	@ (80029f4 <HAL_UART_MspInit+0x16c>)
 8002968:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800296a:	4b21      	ldr	r3, [pc, #132]	@ (80029f0 <HAL_UART_MspInit+0x168>)
 800296c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002970:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002972:	4b1f      	ldr	r3, [pc, #124]	@ (80029f0 <HAL_UART_MspInit+0x168>)
 8002974:	2240      	movs	r2, #64	@ 0x40
 8002976:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002978:	4b1d      	ldr	r3, [pc, #116]	@ (80029f0 <HAL_UART_MspInit+0x168>)
 800297a:	2200      	movs	r2, #0
 800297c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800297e:	4b1c      	ldr	r3, [pc, #112]	@ (80029f0 <HAL_UART_MspInit+0x168>)
 8002980:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002984:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002986:	4b1a      	ldr	r3, [pc, #104]	@ (80029f0 <HAL_UART_MspInit+0x168>)
 8002988:	2200      	movs	r2, #0
 800298a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800298c:	4b18      	ldr	r3, [pc, #96]	@ (80029f0 <HAL_UART_MspInit+0x168>)
 800298e:	2200      	movs	r2, #0
 8002990:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002992:	4b17      	ldr	r3, [pc, #92]	@ (80029f0 <HAL_UART_MspInit+0x168>)
 8002994:	2200      	movs	r2, #0
 8002996:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002998:	4b15      	ldr	r3, [pc, #84]	@ (80029f0 <HAL_UART_MspInit+0x168>)
 800299a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800299e:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80029a0:	4b13      	ldr	r3, [pc, #76]	@ (80029f0 <HAL_UART_MspInit+0x168>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80029a6:	4812      	ldr	r0, [pc, #72]	@ (80029f0 <HAL_UART_MspInit+0x168>)
 80029a8:	f000 fba0 	bl	80030ec <HAL_DMA_Init>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d001      	beq.n	80029b6 <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 80029b2:	f7ff fd79 	bl	80024a8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	4a0d      	ldr	r2, [pc, #52]	@ (80029f0 <HAL_UART_MspInit+0x168>)
 80029ba:	639a      	str	r2, [r3, #56]	@ 0x38
 80029bc:	4a0c      	ldr	r2, [pc, #48]	@ (80029f0 <HAL_UART_MspInit+0x168>)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80029c2:	2200      	movs	r2, #0
 80029c4:	2105      	movs	r1, #5
 80029c6:	2026      	movs	r0, #38	@ 0x26
 80029c8:	f000 fb59 	bl	800307e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80029cc:	2026      	movs	r0, #38	@ 0x26
 80029ce:	f000 fb72 	bl	80030b6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80029d2:	bf00      	nop
 80029d4:	3728      	adds	r7, #40	@ 0x28
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	40004400 	.word	0x40004400
 80029e0:	40023800 	.word	0x40023800
 80029e4:	40020000 	.word	0x40020000
 80029e8:	20006b60 	.word	0x20006b60
 80029ec:	40026088 	.word	0x40026088
 80029f0:	20006bc0 	.word	0x20006bc0
 80029f4:	400260a0 	.word	0x400260a0

080029f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029f8:	b480      	push	{r7}
 80029fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80029fc:	bf00      	nop
 80029fe:	e7fd      	b.n	80029fc <NMI_Handler+0x4>

08002a00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a04:	bf00      	nop
 8002a06:	e7fd      	b.n	8002a04 <HardFault_Handler+0x4>

08002a08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a0c:	bf00      	nop
 8002a0e:	e7fd      	b.n	8002a0c <MemManage_Handler+0x4>

08002a10 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a10:	b480      	push	{r7}
 8002a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a14:	bf00      	nop
 8002a16:	e7fd      	b.n	8002a14 <BusFault_Handler+0x4>

08002a18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a1c:	bf00      	nop
 8002a1e:	e7fd      	b.n	8002a1c <UsageFault_Handler+0x4>

08002a20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a20:	b480      	push	{r7}
 8002a22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a24:	bf00      	nop
 8002a26:	46bd      	mov	sp, r7
 8002a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2c:	4770      	bx	lr

08002a2e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a2e:	b580      	push	{r7, lr}
 8002a30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a32:	f000 fa29 	bl	8002e88 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002a36:	f005 fdab 	bl	8008590 <xTaskGetSchedulerState>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	2b01      	cmp	r3, #1
 8002a3e:	d001      	beq.n	8002a44 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8002a40:	f006 fba2 	bl	8009188 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a44:	bf00      	nop
 8002a46:	bd80      	pop	{r7, pc}

08002a48 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002a4c:	4802      	ldr	r0, [pc, #8]	@ (8002a58 <DMA1_Stream5_IRQHandler+0x10>)
 8002a4e:	f000 fce5 	bl	800341c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002a52:	bf00      	nop
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	20006b60 	.word	0x20006b60

08002a5c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002a60:	4802      	ldr	r0, [pc, #8]	@ (8002a6c <DMA1_Stream6_IRQHandler+0x10>)
 8002a62:	f000 fcdb 	bl	800341c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002a66:	bf00      	nop
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	bf00      	nop
 8002a6c:	20006bc0 	.word	0x20006bc0

08002a70 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002a74:	4802      	ldr	r0, [pc, #8]	@ (8002a80 <USART2_IRQHandler+0x10>)
 8002a76:	f002 fedf 	bl	8005838 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002a7a:	bf00      	nop
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	20006b18 	.word	0x20006b18

08002a84 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a84:	b480      	push	{r7}
 8002a86:	af00      	add	r7, sp, #0
  return 1;
 8002a88:	2301      	movs	r3, #1
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr

08002a94 <_kill>:

int _kill(int pid, int sig)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b082      	sub	sp, #8
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
 8002a9c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002a9e:	f017 f877 	bl	8019b90 <__errno>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	2216      	movs	r2, #22
 8002aa6:	601a      	str	r2, [r3, #0]
  return -1;
 8002aa8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	3708      	adds	r7, #8
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}

08002ab4 <_exit>:

void _exit (int status)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b082      	sub	sp, #8
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002abc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002ac0:	6878      	ldr	r0, [r7, #4]
 8002ac2:	f7ff ffe7 	bl	8002a94 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002ac6:	bf00      	nop
 8002ac8:	e7fd      	b.n	8002ac6 <_exit+0x12>

08002aca <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002aca:	b580      	push	{r7, lr}
 8002acc:	b086      	sub	sp, #24
 8002ace:	af00      	add	r7, sp, #0
 8002ad0:	60f8      	str	r0, [r7, #12]
 8002ad2:	60b9      	str	r1, [r7, #8]
 8002ad4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	617b      	str	r3, [r7, #20]
 8002ada:	e00a      	b.n	8002af2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002adc:	f3af 8000 	nop.w
 8002ae0:	4601      	mov	r1, r0
 8002ae2:	68bb      	ldr	r3, [r7, #8]
 8002ae4:	1c5a      	adds	r2, r3, #1
 8002ae6:	60ba      	str	r2, [r7, #8]
 8002ae8:	b2ca      	uxtb	r2, r1
 8002aea:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	3301      	adds	r3, #1
 8002af0:	617b      	str	r3, [r7, #20]
 8002af2:	697a      	ldr	r2, [r7, #20]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	429a      	cmp	r2, r3
 8002af8:	dbf0      	blt.n	8002adc <_read+0x12>
  }

  return len;
 8002afa:	687b      	ldr	r3, [r7, #4]
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	3718      	adds	r7, #24
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}

08002b04 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b086      	sub	sp, #24
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	60f8      	str	r0, [r7, #12]
 8002b0c:	60b9      	str	r1, [r7, #8]
 8002b0e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b10:	2300      	movs	r3, #0
 8002b12:	617b      	str	r3, [r7, #20]
 8002b14:	e009      	b.n	8002b2a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	1c5a      	adds	r2, r3, #1
 8002b1a:	60ba      	str	r2, [r7, #8]
 8002b1c:	781b      	ldrb	r3, [r3, #0]
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	3301      	adds	r3, #1
 8002b28:	617b      	str	r3, [r7, #20]
 8002b2a:	697a      	ldr	r2, [r7, #20]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	dbf1      	blt.n	8002b16 <_write+0x12>
  }
  return len;
 8002b32:	687b      	ldr	r3, [r7, #4]
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	3718      	adds	r7, #24
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}

08002b3c <_close>:

int _close(int file)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002b44:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	370c      	adds	r7, #12
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b52:	4770      	bx	lr

08002b54 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b083      	sub	sp, #12
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
 8002b5c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002b64:	605a      	str	r2, [r3, #4]
  return 0;
 8002b66:	2300      	movs	r3, #0
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	370c      	adds	r7, #12
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b72:	4770      	bx	lr

08002b74 <_isatty>:

int _isatty(int file)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b083      	sub	sp, #12
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002b7c:	2301      	movs	r3, #1
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	370c      	adds	r7, #12
 8002b82:	46bd      	mov	sp, r7
 8002b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b88:	4770      	bx	lr

08002b8a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b8a:	b480      	push	{r7}
 8002b8c:	b085      	sub	sp, #20
 8002b8e:	af00      	add	r7, sp, #0
 8002b90:	60f8      	str	r0, [r7, #12]
 8002b92:	60b9      	str	r1, [r7, #8]
 8002b94:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002b96:	2300      	movs	r3, #0
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	3714      	adds	r7, #20
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr

08002ba4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b086      	sub	sp, #24
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002bac:	4a14      	ldr	r2, [pc, #80]	@ (8002c00 <_sbrk+0x5c>)
 8002bae:	4b15      	ldr	r3, [pc, #84]	@ (8002c04 <_sbrk+0x60>)
 8002bb0:	1ad3      	subs	r3, r2, r3
 8002bb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002bb8:	4b13      	ldr	r3, [pc, #76]	@ (8002c08 <_sbrk+0x64>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d102      	bne.n	8002bc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002bc0:	4b11      	ldr	r3, [pc, #68]	@ (8002c08 <_sbrk+0x64>)
 8002bc2:	4a12      	ldr	r2, [pc, #72]	@ (8002c0c <_sbrk+0x68>)
 8002bc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002bc6:	4b10      	ldr	r3, [pc, #64]	@ (8002c08 <_sbrk+0x64>)
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	4413      	add	r3, r2
 8002bce:	693a      	ldr	r2, [r7, #16]
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	d207      	bcs.n	8002be4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002bd4:	f016 ffdc 	bl	8019b90 <__errno>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	220c      	movs	r2, #12
 8002bdc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002bde:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002be2:	e009      	b.n	8002bf8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002be4:	4b08      	ldr	r3, [pc, #32]	@ (8002c08 <_sbrk+0x64>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002bea:	4b07      	ldr	r3, [pc, #28]	@ (8002c08 <_sbrk+0x64>)
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	4413      	add	r3, r2
 8002bf2:	4a05      	ldr	r2, [pc, #20]	@ (8002c08 <_sbrk+0x64>)
 8002bf4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	3718      	adds	r7, #24
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}
 8002c00:	20020000 	.word	0x20020000
 8002c04:	00000400 	.word	0x00000400
 8002c08:	2000706c 	.word	0x2000706c
 8002c0c:	20011498 	.word	0x20011498

08002c10 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c10:	b480      	push	{r7}
 8002c12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c14:	4b06      	ldr	r3, [pc, #24]	@ (8002c30 <SystemInit+0x20>)
 8002c16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c1a:	4a05      	ldr	r2, [pc, #20]	@ (8002c30 <SystemInit+0x20>)
 8002c1c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002c20:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c24:	bf00      	nop
 8002c26:	46bd      	mov	sp, r7
 8002c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2c:	4770      	bx	lr
 8002c2e:	bf00      	nop
 8002c30:	e000ed00 	.word	0xe000ed00

08002c34 <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b084      	sub	sp, #16
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002c42:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 8002c44:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002c48:	4904      	ldr	r1, [pc, #16]	@ (8002c5c <cubemx_transport_open+0x28>)
 8002c4a:	68f8      	ldr	r0, [r7, #12]
 8002c4c:	f002 fd50 	bl	80056f0 <HAL_UART_Receive_DMA>
    return true;
 8002c50:	2301      	movs	r3, #1
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	3710      	adds	r7, #16
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	bf00      	nop
 8002c5c:	20007070 	.word	0x20007070

08002c60 <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b084      	sub	sp, #16
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002c6e:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 8002c70:	68f8      	ldr	r0, [r7, #12]
 8002c72:	f002 fd62 	bl	800573a <HAL_UART_DMAStop>
    return true;
 8002c76:	2301      	movs	r3, #1
}
 8002c78:	4618      	mov	r0, r3
 8002c7a:	3710      	adds	r7, #16
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}

08002c80 <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b086      	sub	sp, #24
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	60f8      	str	r0, [r7, #12]
 8002c88:	60b9      	str	r1, [r7, #8]
 8002c8a:	607a      	str	r2, [r7, #4]
 8002c8c:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002c94:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	2b20      	cmp	r3, #32
 8002ca0:	d11c      	bne.n	8002cdc <cubemx_transport_write+0x5c>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	b29b      	uxth	r3, r3
 8002ca6:	461a      	mov	r2, r3
 8002ca8:	68b9      	ldr	r1, [r7, #8]
 8002caa:	6978      	ldr	r0, [r7, #20]
 8002cac:	f002 fca4 	bl	80055f8 <HAL_UART_Transmit_DMA>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8002cb4:	e002      	b.n	8002cbc <cubemx_transport_write+0x3c>
            osDelay(1);
 8002cb6:	2001      	movs	r0, #1
 8002cb8:	f003 ffec 	bl	8006c94 <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8002cbc:	7cfb      	ldrb	r3, [r7, #19]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d105      	bne.n	8002cce <cubemx_transport_write+0x4e>
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	2b20      	cmp	r3, #32
 8002ccc:	d1f3      	bne.n	8002cb6 <cubemx_transport_write+0x36>
        }

        return (ret == HAL_OK) ? len : 0;
 8002cce:	7cfb      	ldrb	r3, [r7, #19]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d101      	bne.n	8002cd8 <cubemx_transport_write+0x58>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	e002      	b.n	8002cde <cubemx_transport_write+0x5e>
 8002cd8:	2300      	movs	r3, #0
 8002cda:	e000      	b.n	8002cde <cubemx_transport_write+0x5e>
    }else{
        return 0;
 8002cdc:	2300      	movs	r3, #0
    }
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	3718      	adds	r7, #24
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
	...

08002ce8 <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b088      	sub	sp, #32
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	60f8      	str	r0, [r7, #12]
 8002cf0:	60b9      	str	r1, [r7, #8]
 8002cf2:	607a      	str	r2, [r7, #4]
 8002cf4:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002cfc:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8002d02:	b672      	cpsid	i
}
 8002d04:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8002d12:	4a1c      	ldr	r2, [pc, #112]	@ (8002d84 <cubemx_transport_read+0x9c>)
 8002d14:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002d16:	b662      	cpsie	i
}
 8002d18:	bf00      	nop
        __enable_irq();
        ms_used++;
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	3301      	adds	r3, #1
 8002d1e:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 8002d20:	2001      	movs	r0, #1
 8002d22:	f003 ffb7 	bl	8006c94 <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 8002d26:	4b18      	ldr	r3, [pc, #96]	@ (8002d88 <cubemx_transport_read+0xa0>)
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	4b16      	ldr	r3, [pc, #88]	@ (8002d84 <cubemx_transport_read+0x9c>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	d103      	bne.n	8002d3a <cubemx_transport_read+0x52>
 8002d32:	69fa      	ldr	r2, [r7, #28]
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	429a      	cmp	r2, r3
 8002d38:	dbe3      	blt.n	8002d02 <cubemx_transport_read+0x1a>
    
    size_t wrote = 0;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8002d3e:	e011      	b.n	8002d64 <cubemx_transport_read+0x7c>
        buf[wrote] = dma_buffer[dma_head];
 8002d40:	4b11      	ldr	r3, [pc, #68]	@ (8002d88 <cubemx_transport_read+0xa0>)
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	68b9      	ldr	r1, [r7, #8]
 8002d46:	69bb      	ldr	r3, [r7, #24]
 8002d48:	440b      	add	r3, r1
 8002d4a:	4910      	ldr	r1, [pc, #64]	@ (8002d8c <cubemx_transport_read+0xa4>)
 8002d4c:	5c8a      	ldrb	r2, [r1, r2]
 8002d4e:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 8002d50:	4b0d      	ldr	r3, [pc, #52]	@ (8002d88 <cubemx_transport_read+0xa0>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	3301      	adds	r3, #1
 8002d56:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002d5a:	4a0b      	ldr	r2, [pc, #44]	@ (8002d88 <cubemx_transport_read+0xa0>)
 8002d5c:	6013      	str	r3, [r2, #0]
        wrote++;
 8002d5e:	69bb      	ldr	r3, [r7, #24]
 8002d60:	3301      	adds	r3, #1
 8002d62:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8002d64:	4b08      	ldr	r3, [pc, #32]	@ (8002d88 <cubemx_transport_read+0xa0>)
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	4b06      	ldr	r3, [pc, #24]	@ (8002d84 <cubemx_transport_read+0x9c>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	d003      	beq.n	8002d78 <cubemx_transport_read+0x90>
 8002d70:	69ba      	ldr	r2, [r7, #24]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d3e3      	bcc.n	8002d40 <cubemx_transport_read+0x58>
    }
    
    return wrote;
 8002d78:	69bb      	ldr	r3, [r7, #24]
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	3720      	adds	r7, #32
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	20007874 	.word	0x20007874
 8002d88:	20007870 	.word	0x20007870
 8002d8c:	20007070 	.word	0x20007070

08002d90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002d90:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002dc8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002d94:	f7ff ff3c 	bl	8002c10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002d98:	480c      	ldr	r0, [pc, #48]	@ (8002dcc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002d9a:	490d      	ldr	r1, [pc, #52]	@ (8002dd0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002d9c:	4a0d      	ldr	r2, [pc, #52]	@ (8002dd4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002d9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002da0:	e002      	b.n	8002da8 <LoopCopyDataInit>

08002da2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002da2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002da4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002da6:	3304      	adds	r3, #4

08002da8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002da8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002daa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002dac:	d3f9      	bcc.n	8002da2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002dae:	4a0a      	ldr	r2, [pc, #40]	@ (8002dd8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002db0:	4c0a      	ldr	r4, [pc, #40]	@ (8002ddc <LoopFillZerobss+0x22>)
  movs r3, #0
 8002db2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002db4:	e001      	b.n	8002dba <LoopFillZerobss>

08002db6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002db6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002db8:	3204      	adds	r2, #4

08002dba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002dba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002dbc:	d3fb      	bcc.n	8002db6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002dbe:	f016 feed 	bl	8019b9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002dc2:	f7fe fe45 	bl	8001a50 <main>
  bx  lr    
 8002dc6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002dc8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002dcc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002dd0:	20002e90 	.word	0x20002e90
  ldr r2, =_sidata
 8002dd4:	0801dd34 	.word	0x0801dd34
  ldr r2, =_sbss
 8002dd8:	20002e90 	.word	0x20002e90
  ldr r4, =_ebss
 8002ddc:	20011498 	.word	0x20011498

08002de0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002de0:	e7fe      	b.n	8002de0 <ADC_IRQHandler>
	...

08002de4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002de8:	4b0e      	ldr	r3, [pc, #56]	@ (8002e24 <HAL_Init+0x40>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a0d      	ldr	r2, [pc, #52]	@ (8002e24 <HAL_Init+0x40>)
 8002dee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002df2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002df4:	4b0b      	ldr	r3, [pc, #44]	@ (8002e24 <HAL_Init+0x40>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a0a      	ldr	r2, [pc, #40]	@ (8002e24 <HAL_Init+0x40>)
 8002dfa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002dfe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e00:	4b08      	ldr	r3, [pc, #32]	@ (8002e24 <HAL_Init+0x40>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a07      	ldr	r2, [pc, #28]	@ (8002e24 <HAL_Init+0x40>)
 8002e06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e0a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e0c:	2003      	movs	r0, #3
 8002e0e:	f000 f92b 	bl	8003068 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e12:	200f      	movs	r0, #15
 8002e14:	f000 f808 	bl	8002e28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e18:	f7ff fcb2 	bl	8002780 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e1c:	2300      	movs	r3, #0
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	40023c00 	.word	0x40023c00

08002e28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b082      	sub	sp, #8
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e30:	4b12      	ldr	r3, [pc, #72]	@ (8002e7c <HAL_InitTick+0x54>)
 8002e32:	681a      	ldr	r2, [r3, #0]
 8002e34:	4b12      	ldr	r3, [pc, #72]	@ (8002e80 <HAL_InitTick+0x58>)
 8002e36:	781b      	ldrb	r3, [r3, #0]
 8002e38:	4619      	mov	r1, r3
 8002e3a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002e3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e42:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e46:	4618      	mov	r0, r3
 8002e48:	f000 f943 	bl	80030d2 <HAL_SYSTICK_Config>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d001      	beq.n	8002e56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e00e      	b.n	8002e74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2b0f      	cmp	r3, #15
 8002e5a:	d80a      	bhi.n	8002e72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	6879      	ldr	r1, [r7, #4]
 8002e60:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002e64:	f000 f90b 	bl	800307e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e68:	4a06      	ldr	r2, [pc, #24]	@ (8002e84 <HAL_InitTick+0x5c>)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	e000      	b.n	8002e74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
}
 8002e74:	4618      	mov	r0, r3
 8002e76:	3708      	adds	r7, #8
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}
 8002e7c:	20000014 	.word	0x20000014
 8002e80:	2000001c 	.word	0x2000001c
 8002e84:	20000018 	.word	0x20000018

08002e88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e8c:	4b06      	ldr	r3, [pc, #24]	@ (8002ea8 <HAL_IncTick+0x20>)
 8002e8e:	781b      	ldrb	r3, [r3, #0]
 8002e90:	461a      	mov	r2, r3
 8002e92:	4b06      	ldr	r3, [pc, #24]	@ (8002eac <HAL_IncTick+0x24>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4413      	add	r3, r2
 8002e98:	4a04      	ldr	r2, [pc, #16]	@ (8002eac <HAL_IncTick+0x24>)
 8002e9a:	6013      	str	r3, [r2, #0]
}
 8002e9c:	bf00      	nop
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop
 8002ea8:	2000001c 	.word	0x2000001c
 8002eac:	20007878 	.word	0x20007878

08002eb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	af00      	add	r7, sp, #0
  return uwTick;
 8002eb4:	4b03      	ldr	r3, [pc, #12]	@ (8002ec4 <HAL_GetTick+0x14>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr
 8002ec2:	bf00      	nop
 8002ec4:	20007878 	.word	0x20007878

08002ec8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b085      	sub	sp, #20
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	f003 0307 	and.w	r3, r3, #7
 8002ed6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ed8:	4b0c      	ldr	r3, [pc, #48]	@ (8002f0c <__NVIC_SetPriorityGrouping+0x44>)
 8002eda:	68db      	ldr	r3, [r3, #12]
 8002edc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ede:	68ba      	ldr	r2, [r7, #8]
 8002ee0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ef0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ef4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ef8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002efa:	4a04      	ldr	r2, [pc, #16]	@ (8002f0c <__NVIC_SetPriorityGrouping+0x44>)
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	60d3      	str	r3, [r2, #12]
}
 8002f00:	bf00      	nop
 8002f02:	3714      	adds	r7, #20
 8002f04:	46bd      	mov	sp, r7
 8002f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0a:	4770      	bx	lr
 8002f0c:	e000ed00 	.word	0xe000ed00

08002f10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f10:	b480      	push	{r7}
 8002f12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f14:	4b04      	ldr	r3, [pc, #16]	@ (8002f28 <__NVIC_GetPriorityGrouping+0x18>)
 8002f16:	68db      	ldr	r3, [r3, #12]
 8002f18:	0a1b      	lsrs	r3, r3, #8
 8002f1a:	f003 0307 	and.w	r3, r3, #7
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	46bd      	mov	sp, r7
 8002f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f26:	4770      	bx	lr
 8002f28:	e000ed00 	.word	0xe000ed00

08002f2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b083      	sub	sp, #12
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	4603      	mov	r3, r0
 8002f34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	db0b      	blt.n	8002f56 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f3e:	79fb      	ldrb	r3, [r7, #7]
 8002f40:	f003 021f 	and.w	r2, r3, #31
 8002f44:	4907      	ldr	r1, [pc, #28]	@ (8002f64 <__NVIC_EnableIRQ+0x38>)
 8002f46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f4a:	095b      	lsrs	r3, r3, #5
 8002f4c:	2001      	movs	r0, #1
 8002f4e:	fa00 f202 	lsl.w	r2, r0, r2
 8002f52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f56:	bf00      	nop
 8002f58:	370c      	adds	r7, #12
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f60:	4770      	bx	lr
 8002f62:	bf00      	nop
 8002f64:	e000e100 	.word	0xe000e100

08002f68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b083      	sub	sp, #12
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	4603      	mov	r3, r0
 8002f70:	6039      	str	r1, [r7, #0]
 8002f72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	db0a      	blt.n	8002f92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	b2da      	uxtb	r2, r3
 8002f80:	490c      	ldr	r1, [pc, #48]	@ (8002fb4 <__NVIC_SetPriority+0x4c>)
 8002f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f86:	0112      	lsls	r2, r2, #4
 8002f88:	b2d2      	uxtb	r2, r2
 8002f8a:	440b      	add	r3, r1
 8002f8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f90:	e00a      	b.n	8002fa8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	b2da      	uxtb	r2, r3
 8002f96:	4908      	ldr	r1, [pc, #32]	@ (8002fb8 <__NVIC_SetPriority+0x50>)
 8002f98:	79fb      	ldrb	r3, [r7, #7]
 8002f9a:	f003 030f 	and.w	r3, r3, #15
 8002f9e:	3b04      	subs	r3, #4
 8002fa0:	0112      	lsls	r2, r2, #4
 8002fa2:	b2d2      	uxtb	r2, r2
 8002fa4:	440b      	add	r3, r1
 8002fa6:	761a      	strb	r2, [r3, #24]
}
 8002fa8:	bf00      	nop
 8002faa:	370c      	adds	r7, #12
 8002fac:	46bd      	mov	sp, r7
 8002fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb2:	4770      	bx	lr
 8002fb4:	e000e100 	.word	0xe000e100
 8002fb8:	e000ed00 	.word	0xe000ed00

08002fbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b089      	sub	sp, #36	@ 0x24
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	60f8      	str	r0, [r7, #12]
 8002fc4:	60b9      	str	r1, [r7, #8]
 8002fc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	f003 0307 	and.w	r3, r3, #7
 8002fce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fd0:	69fb      	ldr	r3, [r7, #28]
 8002fd2:	f1c3 0307 	rsb	r3, r3, #7
 8002fd6:	2b04      	cmp	r3, #4
 8002fd8:	bf28      	it	cs
 8002fda:	2304      	movcs	r3, #4
 8002fdc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fde:	69fb      	ldr	r3, [r7, #28]
 8002fe0:	3304      	adds	r3, #4
 8002fe2:	2b06      	cmp	r3, #6
 8002fe4:	d902      	bls.n	8002fec <NVIC_EncodePriority+0x30>
 8002fe6:	69fb      	ldr	r3, [r7, #28]
 8002fe8:	3b03      	subs	r3, #3
 8002fea:	e000      	b.n	8002fee <NVIC_EncodePriority+0x32>
 8002fec:	2300      	movs	r3, #0
 8002fee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ff0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002ff4:	69bb      	ldr	r3, [r7, #24]
 8002ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffa:	43da      	mvns	r2, r3
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	401a      	ands	r2, r3
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003004:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	fa01 f303 	lsl.w	r3, r1, r3
 800300e:	43d9      	mvns	r1, r3
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003014:	4313      	orrs	r3, r2
         );
}
 8003016:	4618      	mov	r0, r3
 8003018:	3724      	adds	r7, #36	@ 0x24
 800301a:	46bd      	mov	sp, r7
 800301c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003020:	4770      	bx	lr
	...

08003024 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b082      	sub	sp, #8
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	3b01      	subs	r3, #1
 8003030:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003034:	d301      	bcc.n	800303a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003036:	2301      	movs	r3, #1
 8003038:	e00f      	b.n	800305a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800303a:	4a0a      	ldr	r2, [pc, #40]	@ (8003064 <SysTick_Config+0x40>)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	3b01      	subs	r3, #1
 8003040:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003042:	210f      	movs	r1, #15
 8003044:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003048:	f7ff ff8e 	bl	8002f68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800304c:	4b05      	ldr	r3, [pc, #20]	@ (8003064 <SysTick_Config+0x40>)
 800304e:	2200      	movs	r2, #0
 8003050:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003052:	4b04      	ldr	r3, [pc, #16]	@ (8003064 <SysTick_Config+0x40>)
 8003054:	2207      	movs	r2, #7
 8003056:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003058:	2300      	movs	r3, #0
}
 800305a:	4618      	mov	r0, r3
 800305c:	3708      	adds	r7, #8
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	e000e010 	.word	0xe000e010

08003068 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b082      	sub	sp, #8
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003070:	6878      	ldr	r0, [r7, #4]
 8003072:	f7ff ff29 	bl	8002ec8 <__NVIC_SetPriorityGrouping>
}
 8003076:	bf00      	nop
 8003078:	3708      	adds	r7, #8
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}

0800307e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800307e:	b580      	push	{r7, lr}
 8003080:	b086      	sub	sp, #24
 8003082:	af00      	add	r7, sp, #0
 8003084:	4603      	mov	r3, r0
 8003086:	60b9      	str	r1, [r7, #8]
 8003088:	607a      	str	r2, [r7, #4]
 800308a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800308c:	2300      	movs	r3, #0
 800308e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003090:	f7ff ff3e 	bl	8002f10 <__NVIC_GetPriorityGrouping>
 8003094:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003096:	687a      	ldr	r2, [r7, #4]
 8003098:	68b9      	ldr	r1, [r7, #8]
 800309a:	6978      	ldr	r0, [r7, #20]
 800309c:	f7ff ff8e 	bl	8002fbc <NVIC_EncodePriority>
 80030a0:	4602      	mov	r2, r0
 80030a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030a6:	4611      	mov	r1, r2
 80030a8:	4618      	mov	r0, r3
 80030aa:	f7ff ff5d 	bl	8002f68 <__NVIC_SetPriority>
}
 80030ae:	bf00      	nop
 80030b0:	3718      	adds	r7, #24
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}

080030b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030b6:	b580      	push	{r7, lr}
 80030b8:	b082      	sub	sp, #8
 80030ba:	af00      	add	r7, sp, #0
 80030bc:	4603      	mov	r3, r0
 80030be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030c4:	4618      	mov	r0, r3
 80030c6:	f7ff ff31 	bl	8002f2c <__NVIC_EnableIRQ>
}
 80030ca:	bf00      	nop
 80030cc:	3708      	adds	r7, #8
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}

080030d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030d2:	b580      	push	{r7, lr}
 80030d4:	b082      	sub	sp, #8
 80030d6:	af00      	add	r7, sp, #0
 80030d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	f7ff ffa2 	bl	8003024 <SysTick_Config>
 80030e0:	4603      	mov	r3, r0
}
 80030e2:	4618      	mov	r0, r3
 80030e4:	3708      	adds	r7, #8
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}
	...

080030ec <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b086      	sub	sp, #24
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80030f4:	2300      	movs	r3, #0
 80030f6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80030f8:	f7ff feda 	bl	8002eb0 <HAL_GetTick>
 80030fc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d101      	bne.n	8003108 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003104:	2301      	movs	r3, #1
 8003106:	e099      	b.n	800323c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2202      	movs	r2, #2
 800310c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2200      	movs	r2, #0
 8003114:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f022 0201 	bic.w	r2, r2, #1
 8003126:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003128:	e00f      	b.n	800314a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800312a:	f7ff fec1 	bl	8002eb0 <HAL_GetTick>
 800312e:	4602      	mov	r2, r0
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	1ad3      	subs	r3, r2, r3
 8003134:	2b05      	cmp	r3, #5
 8003136:	d908      	bls.n	800314a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2220      	movs	r2, #32
 800313c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2203      	movs	r2, #3
 8003142:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003146:	2303      	movs	r3, #3
 8003148:	e078      	b.n	800323c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 0301 	and.w	r3, r3, #1
 8003154:	2b00      	cmp	r3, #0
 8003156:	d1e8      	bne.n	800312a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003160:	697a      	ldr	r2, [r7, #20]
 8003162:	4b38      	ldr	r3, [pc, #224]	@ (8003244 <HAL_DMA_Init+0x158>)
 8003164:	4013      	ands	r3, r2
 8003166:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	685a      	ldr	r2, [r3, #4]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003176:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	691b      	ldr	r3, [r3, #16]
 800317c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003182:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	699b      	ldr	r3, [r3, #24]
 8003188:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800318e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6a1b      	ldr	r3, [r3, #32]
 8003194:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003196:	697a      	ldr	r2, [r7, #20]
 8003198:	4313      	orrs	r3, r2
 800319a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a0:	2b04      	cmp	r3, #4
 80031a2:	d107      	bne.n	80031b4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ac:	4313      	orrs	r3, r2
 80031ae:	697a      	ldr	r2, [r7, #20]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	697a      	ldr	r2, [r7, #20]
 80031ba:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	695b      	ldr	r3, [r3, #20]
 80031c2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	f023 0307 	bic.w	r3, r3, #7
 80031ca:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031d0:	697a      	ldr	r2, [r7, #20]
 80031d2:	4313      	orrs	r3, r2
 80031d4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031da:	2b04      	cmp	r3, #4
 80031dc:	d117      	bne.n	800320e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031e2:	697a      	ldr	r2, [r7, #20]
 80031e4:	4313      	orrs	r3, r2
 80031e6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d00e      	beq.n	800320e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80031f0:	6878      	ldr	r0, [r7, #4]
 80031f2:	f000 fb01 	bl	80037f8 <DMA_CheckFifoParam>
 80031f6:	4603      	mov	r3, r0
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d008      	beq.n	800320e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2240      	movs	r2, #64	@ 0x40
 8003200:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2201      	movs	r2, #1
 8003206:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800320a:	2301      	movs	r3, #1
 800320c:	e016      	b.n	800323c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	697a      	ldr	r2, [r7, #20]
 8003214:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f000 fab8 	bl	800378c <DMA_CalcBaseAndBitshift>
 800321c:	4603      	mov	r3, r0
 800321e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003224:	223f      	movs	r2, #63	@ 0x3f
 8003226:	409a      	lsls	r2, r3
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2200      	movs	r2, #0
 8003230:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2201      	movs	r2, #1
 8003236:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800323a:	2300      	movs	r3, #0
}
 800323c:	4618      	mov	r0, r3
 800323e:	3718      	adds	r7, #24
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}
 8003244:	f010803f 	.word	0xf010803f

08003248 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b086      	sub	sp, #24
 800324c:	af00      	add	r7, sp, #0
 800324e:	60f8      	str	r0, [r7, #12]
 8003250:	60b9      	str	r1, [r7, #8]
 8003252:	607a      	str	r2, [r7, #4]
 8003254:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003256:	2300      	movs	r3, #0
 8003258:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800325e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003266:	2b01      	cmp	r3, #1
 8003268:	d101      	bne.n	800326e <HAL_DMA_Start_IT+0x26>
 800326a:	2302      	movs	r3, #2
 800326c:	e040      	b.n	80032f0 <HAL_DMA_Start_IT+0xa8>
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2201      	movs	r2, #1
 8003272:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800327c:	b2db      	uxtb	r3, r3
 800327e:	2b01      	cmp	r3, #1
 8003280:	d12f      	bne.n	80032e2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2202      	movs	r2, #2
 8003286:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	2200      	movs	r2, #0
 800328e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	687a      	ldr	r2, [r7, #4]
 8003294:	68b9      	ldr	r1, [r7, #8]
 8003296:	68f8      	ldr	r0, [r7, #12]
 8003298:	f000 fa4a 	bl	8003730 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032a0:	223f      	movs	r2, #63	@ 0x3f
 80032a2:	409a      	lsls	r2, r3
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f042 0216 	orr.w	r2, r2, #22
 80032b6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d007      	beq.n	80032d0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f042 0208 	orr.w	r2, r2, #8
 80032ce:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	681a      	ldr	r2, [r3, #0]
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f042 0201 	orr.w	r2, r2, #1
 80032de:	601a      	str	r2, [r3, #0]
 80032e0:	e005      	b.n	80032ee <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	2200      	movs	r2, #0
 80032e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80032ea:	2302      	movs	r3, #2
 80032ec:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80032ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	3718      	adds	r7, #24
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}

080032f8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b084      	sub	sp, #16
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003304:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003306:	f7ff fdd3 	bl	8002eb0 <HAL_GetTick>
 800330a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003312:	b2db      	uxtb	r3, r3
 8003314:	2b02      	cmp	r3, #2
 8003316:	d008      	beq.n	800332a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2280      	movs	r2, #128	@ 0x80
 800331c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2200      	movs	r2, #0
 8003322:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	e052      	b.n	80033d0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	681a      	ldr	r2, [r3, #0]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f022 0216 	bic.w	r2, r2, #22
 8003338:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	695a      	ldr	r2, [r3, #20]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003348:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800334e:	2b00      	cmp	r3, #0
 8003350:	d103      	bne.n	800335a <HAL_DMA_Abort+0x62>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003356:	2b00      	cmp	r3, #0
 8003358:	d007      	beq.n	800336a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f022 0208 	bic.w	r2, r2, #8
 8003368:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f022 0201 	bic.w	r2, r2, #1
 8003378:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800337a:	e013      	b.n	80033a4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800337c:	f7ff fd98 	bl	8002eb0 <HAL_GetTick>
 8003380:	4602      	mov	r2, r0
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	1ad3      	subs	r3, r2, r3
 8003386:	2b05      	cmp	r3, #5
 8003388:	d90c      	bls.n	80033a4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2220      	movs	r2, #32
 800338e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2203      	movs	r2, #3
 8003394:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2200      	movs	r2, #0
 800339c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80033a0:	2303      	movs	r3, #3
 80033a2:	e015      	b.n	80033d0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f003 0301 	and.w	r3, r3, #1
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d1e4      	bne.n	800337c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033b6:	223f      	movs	r2, #63	@ 0x3f
 80033b8:	409a      	lsls	r2, r3
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2201      	movs	r2, #1
 80033c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2200      	movs	r2, #0
 80033ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80033ce:	2300      	movs	r3, #0
}
 80033d0:	4618      	mov	r0, r3
 80033d2:	3710      	adds	r7, #16
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bd80      	pop	{r7, pc}

080033d8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80033d8:	b480      	push	{r7}
 80033da:	b083      	sub	sp, #12
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80033e6:	b2db      	uxtb	r3, r3
 80033e8:	2b02      	cmp	r3, #2
 80033ea:	d004      	beq.n	80033f6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2280      	movs	r2, #128	@ 0x80
 80033f0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	e00c      	b.n	8003410 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2205      	movs	r2, #5
 80033fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f022 0201 	bic.w	r2, r2, #1
 800340c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800340e:	2300      	movs	r3, #0
}
 8003410:	4618      	mov	r0, r3
 8003412:	370c      	adds	r7, #12
 8003414:	46bd      	mov	sp, r7
 8003416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341a:	4770      	bx	lr

0800341c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b086      	sub	sp, #24
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003424:	2300      	movs	r3, #0
 8003426:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003428:	4b8e      	ldr	r3, [pc, #568]	@ (8003664 <HAL_DMA_IRQHandler+0x248>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a8e      	ldr	r2, [pc, #568]	@ (8003668 <HAL_DMA_IRQHandler+0x24c>)
 800342e:	fba2 2303 	umull	r2, r3, r2, r3
 8003432:	0a9b      	lsrs	r3, r3, #10
 8003434:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800343a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003446:	2208      	movs	r2, #8
 8003448:	409a      	lsls	r2, r3
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	4013      	ands	r3, r2
 800344e:	2b00      	cmp	r3, #0
 8003450:	d01a      	beq.n	8003488 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 0304 	and.w	r3, r3, #4
 800345c:	2b00      	cmp	r3, #0
 800345e:	d013      	beq.n	8003488 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	681a      	ldr	r2, [r3, #0]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f022 0204 	bic.w	r2, r2, #4
 800346e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003474:	2208      	movs	r2, #8
 8003476:	409a      	lsls	r2, r3
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003480:	f043 0201 	orr.w	r2, r3, #1
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800348c:	2201      	movs	r2, #1
 800348e:	409a      	lsls	r2, r3
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	4013      	ands	r3, r2
 8003494:	2b00      	cmp	r3, #0
 8003496:	d012      	beq.n	80034be <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	695b      	ldr	r3, [r3, #20]
 800349e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d00b      	beq.n	80034be <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034aa:	2201      	movs	r2, #1
 80034ac:	409a      	lsls	r2, r3
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034b6:	f043 0202 	orr.w	r2, r3, #2
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034c2:	2204      	movs	r2, #4
 80034c4:	409a      	lsls	r2, r3
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	4013      	ands	r3, r2
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d012      	beq.n	80034f4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f003 0302 	and.w	r3, r3, #2
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d00b      	beq.n	80034f4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034e0:	2204      	movs	r2, #4
 80034e2:	409a      	lsls	r2, r3
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034ec:	f043 0204 	orr.w	r2, r3, #4
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034f8:	2210      	movs	r2, #16
 80034fa:	409a      	lsls	r2, r3
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	4013      	ands	r3, r2
 8003500:	2b00      	cmp	r3, #0
 8003502:	d043      	beq.n	800358c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f003 0308 	and.w	r3, r3, #8
 800350e:	2b00      	cmp	r3, #0
 8003510:	d03c      	beq.n	800358c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003516:	2210      	movs	r2, #16
 8003518:	409a      	lsls	r2, r3
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003528:	2b00      	cmp	r3, #0
 800352a:	d018      	beq.n	800355e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003536:	2b00      	cmp	r3, #0
 8003538:	d108      	bne.n	800354c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800353e:	2b00      	cmp	r3, #0
 8003540:	d024      	beq.n	800358c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003546:	6878      	ldr	r0, [r7, #4]
 8003548:	4798      	blx	r3
 800354a:	e01f      	b.n	800358c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003550:	2b00      	cmp	r3, #0
 8003552:	d01b      	beq.n	800358c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003558:	6878      	ldr	r0, [r7, #4]
 800355a:	4798      	blx	r3
 800355c:	e016      	b.n	800358c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003568:	2b00      	cmp	r3, #0
 800356a:	d107      	bne.n	800357c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f022 0208 	bic.w	r2, r2, #8
 800357a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003580:	2b00      	cmp	r3, #0
 8003582:	d003      	beq.n	800358c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003588:	6878      	ldr	r0, [r7, #4]
 800358a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003590:	2220      	movs	r2, #32
 8003592:	409a      	lsls	r2, r3
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	4013      	ands	r3, r2
 8003598:	2b00      	cmp	r3, #0
 800359a:	f000 808f 	beq.w	80036bc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f003 0310 	and.w	r3, r3, #16
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	f000 8087 	beq.w	80036bc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035b2:	2220      	movs	r2, #32
 80035b4:	409a      	lsls	r2, r3
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	2b05      	cmp	r3, #5
 80035c4:	d136      	bne.n	8003634 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f022 0216 	bic.w	r2, r2, #22
 80035d4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	695a      	ldr	r2, [r3, #20]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80035e4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d103      	bne.n	80035f6 <HAL_DMA_IRQHandler+0x1da>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d007      	beq.n	8003606 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	681a      	ldr	r2, [r3, #0]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f022 0208 	bic.w	r2, r2, #8
 8003604:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800360a:	223f      	movs	r2, #63	@ 0x3f
 800360c:	409a      	lsls	r2, r3
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2201      	movs	r2, #1
 8003616:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2200      	movs	r2, #0
 800361e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003626:	2b00      	cmp	r3, #0
 8003628:	d07e      	beq.n	8003728 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800362e:	6878      	ldr	r0, [r7, #4]
 8003630:	4798      	blx	r3
        }
        return;
 8003632:	e079      	b.n	8003728 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800363e:	2b00      	cmp	r3, #0
 8003640:	d01d      	beq.n	800367e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800364c:	2b00      	cmp	r3, #0
 800364e:	d10d      	bne.n	800366c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003654:	2b00      	cmp	r3, #0
 8003656:	d031      	beq.n	80036bc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800365c:	6878      	ldr	r0, [r7, #4]
 800365e:	4798      	blx	r3
 8003660:	e02c      	b.n	80036bc <HAL_DMA_IRQHandler+0x2a0>
 8003662:	bf00      	nop
 8003664:	20000014 	.word	0x20000014
 8003668:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003670:	2b00      	cmp	r3, #0
 8003672:	d023      	beq.n	80036bc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003678:	6878      	ldr	r0, [r7, #4]
 800367a:	4798      	blx	r3
 800367c:	e01e      	b.n	80036bc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003688:	2b00      	cmp	r3, #0
 800368a:	d10f      	bne.n	80036ac <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f022 0210 	bic.w	r2, r2, #16
 800369a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2201      	movs	r2, #1
 80036a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2200      	movs	r2, #0
 80036a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d003      	beq.n	80036bc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036b8:	6878      	ldr	r0, [r7, #4]
 80036ba:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d032      	beq.n	800372a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036c8:	f003 0301 	and.w	r3, r3, #1
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d022      	beq.n	8003716 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2205      	movs	r2, #5
 80036d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f022 0201 	bic.w	r2, r2, #1
 80036e6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80036e8:	68bb      	ldr	r3, [r7, #8]
 80036ea:	3301      	adds	r3, #1
 80036ec:	60bb      	str	r3, [r7, #8]
 80036ee:	697a      	ldr	r2, [r7, #20]
 80036f0:	429a      	cmp	r2, r3
 80036f2:	d307      	bcc.n	8003704 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f003 0301 	and.w	r3, r3, #1
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d1f2      	bne.n	80036e8 <HAL_DMA_IRQHandler+0x2cc>
 8003702:	e000      	b.n	8003706 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003704:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2201      	movs	r2, #1
 800370a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2200      	movs	r2, #0
 8003712:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800371a:	2b00      	cmp	r3, #0
 800371c:	d005      	beq.n	800372a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	4798      	blx	r3
 8003726:	e000      	b.n	800372a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003728:	bf00      	nop
    }
  }
}
 800372a:	3718      	adds	r7, #24
 800372c:	46bd      	mov	sp, r7
 800372e:	bd80      	pop	{r7, pc}

08003730 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003730:	b480      	push	{r7}
 8003732:	b085      	sub	sp, #20
 8003734:	af00      	add	r7, sp, #0
 8003736:	60f8      	str	r0, [r7, #12]
 8003738:	60b9      	str	r1, [r7, #8]
 800373a:	607a      	str	r2, [r7, #4]
 800373c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	681a      	ldr	r2, [r3, #0]
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800374c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	683a      	ldr	r2, [r7, #0]
 8003754:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	689b      	ldr	r3, [r3, #8]
 800375a:	2b40      	cmp	r3, #64	@ 0x40
 800375c:	d108      	bne.n	8003770 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	68ba      	ldr	r2, [r7, #8]
 800376c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800376e:	e007      	b.n	8003780 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	68ba      	ldr	r2, [r7, #8]
 8003776:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	687a      	ldr	r2, [r7, #4]
 800377e:	60da      	str	r2, [r3, #12]
}
 8003780:	bf00      	nop
 8003782:	3714      	adds	r7, #20
 8003784:	46bd      	mov	sp, r7
 8003786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378a:	4770      	bx	lr

0800378c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800378c:	b480      	push	{r7}
 800378e:	b085      	sub	sp, #20
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	b2db      	uxtb	r3, r3
 800379a:	3b10      	subs	r3, #16
 800379c:	4a14      	ldr	r2, [pc, #80]	@ (80037f0 <DMA_CalcBaseAndBitshift+0x64>)
 800379e:	fba2 2303 	umull	r2, r3, r2, r3
 80037a2:	091b      	lsrs	r3, r3, #4
 80037a4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80037a6:	4a13      	ldr	r2, [pc, #76]	@ (80037f4 <DMA_CalcBaseAndBitshift+0x68>)
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	4413      	add	r3, r2
 80037ac:	781b      	ldrb	r3, [r3, #0]
 80037ae:	461a      	mov	r2, r3
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	2b03      	cmp	r3, #3
 80037b8:	d909      	bls.n	80037ce <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80037c2:	f023 0303 	bic.w	r3, r3, #3
 80037c6:	1d1a      	adds	r2, r3, #4
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	659a      	str	r2, [r3, #88]	@ 0x58
 80037cc:	e007      	b.n	80037de <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80037d6:	f023 0303 	bic.w	r3, r3, #3
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3714      	adds	r7, #20
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr
 80037ee:	bf00      	nop
 80037f0:	aaaaaaab 	.word	0xaaaaaaab
 80037f4:	0801c1a4 	.word	0x0801c1a4

080037f8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b085      	sub	sp, #20
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003800:	2300      	movs	r3, #0
 8003802:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003808:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	699b      	ldr	r3, [r3, #24]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d11f      	bne.n	8003852 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	2b03      	cmp	r3, #3
 8003816:	d856      	bhi.n	80038c6 <DMA_CheckFifoParam+0xce>
 8003818:	a201      	add	r2, pc, #4	@ (adr r2, 8003820 <DMA_CheckFifoParam+0x28>)
 800381a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800381e:	bf00      	nop
 8003820:	08003831 	.word	0x08003831
 8003824:	08003843 	.word	0x08003843
 8003828:	08003831 	.word	0x08003831
 800382c:	080038c7 	.word	0x080038c7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003834:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003838:	2b00      	cmp	r3, #0
 800383a:	d046      	beq.n	80038ca <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003840:	e043      	b.n	80038ca <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003846:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800384a:	d140      	bne.n	80038ce <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800384c:	2301      	movs	r3, #1
 800384e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003850:	e03d      	b.n	80038ce <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	699b      	ldr	r3, [r3, #24]
 8003856:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800385a:	d121      	bne.n	80038a0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	2b03      	cmp	r3, #3
 8003860:	d837      	bhi.n	80038d2 <DMA_CheckFifoParam+0xda>
 8003862:	a201      	add	r2, pc, #4	@ (adr r2, 8003868 <DMA_CheckFifoParam+0x70>)
 8003864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003868:	08003879 	.word	0x08003879
 800386c:	0800387f 	.word	0x0800387f
 8003870:	08003879 	.word	0x08003879
 8003874:	08003891 	.word	0x08003891
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	73fb      	strb	r3, [r7, #15]
      break;
 800387c:	e030      	b.n	80038e0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003882:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003886:	2b00      	cmp	r3, #0
 8003888:	d025      	beq.n	80038d6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800388e:	e022      	b.n	80038d6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003894:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003898:	d11f      	bne.n	80038da <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800389e:	e01c      	b.n	80038da <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	2b02      	cmp	r3, #2
 80038a4:	d903      	bls.n	80038ae <DMA_CheckFifoParam+0xb6>
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	2b03      	cmp	r3, #3
 80038aa:	d003      	beq.n	80038b4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80038ac:	e018      	b.n	80038e0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80038ae:	2301      	movs	r3, #1
 80038b0:	73fb      	strb	r3, [r7, #15]
      break;
 80038b2:	e015      	b.n	80038e0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038b8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d00e      	beq.n	80038de <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80038c0:	2301      	movs	r3, #1
 80038c2:	73fb      	strb	r3, [r7, #15]
      break;
 80038c4:	e00b      	b.n	80038de <DMA_CheckFifoParam+0xe6>
      break;
 80038c6:	bf00      	nop
 80038c8:	e00a      	b.n	80038e0 <DMA_CheckFifoParam+0xe8>
      break;
 80038ca:	bf00      	nop
 80038cc:	e008      	b.n	80038e0 <DMA_CheckFifoParam+0xe8>
      break;
 80038ce:	bf00      	nop
 80038d0:	e006      	b.n	80038e0 <DMA_CheckFifoParam+0xe8>
      break;
 80038d2:	bf00      	nop
 80038d4:	e004      	b.n	80038e0 <DMA_CheckFifoParam+0xe8>
      break;
 80038d6:	bf00      	nop
 80038d8:	e002      	b.n	80038e0 <DMA_CheckFifoParam+0xe8>
      break;   
 80038da:	bf00      	nop
 80038dc:	e000      	b.n	80038e0 <DMA_CheckFifoParam+0xe8>
      break;
 80038de:	bf00      	nop
    }
  } 
  
  return status; 
 80038e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	3714      	adds	r7, #20
 80038e6:	46bd      	mov	sp, r7
 80038e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ec:	4770      	bx	lr
 80038ee:	bf00      	nop

080038f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b089      	sub	sp, #36	@ 0x24
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
 80038f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80038fa:	2300      	movs	r3, #0
 80038fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80038fe:	2300      	movs	r3, #0
 8003900:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003902:	2300      	movs	r3, #0
 8003904:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003906:	2300      	movs	r3, #0
 8003908:	61fb      	str	r3, [r7, #28]
 800390a:	e159      	b.n	8003bc0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800390c:	2201      	movs	r2, #1
 800390e:	69fb      	ldr	r3, [r7, #28]
 8003910:	fa02 f303 	lsl.w	r3, r2, r3
 8003914:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	697a      	ldr	r2, [r7, #20]
 800391c:	4013      	ands	r3, r2
 800391e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003920:	693a      	ldr	r2, [r7, #16]
 8003922:	697b      	ldr	r3, [r7, #20]
 8003924:	429a      	cmp	r2, r3
 8003926:	f040 8148 	bne.w	8003bba <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	f003 0303 	and.w	r3, r3, #3
 8003932:	2b01      	cmp	r3, #1
 8003934:	d005      	beq.n	8003942 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800393e:	2b02      	cmp	r3, #2
 8003940:	d130      	bne.n	80039a4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003948:	69fb      	ldr	r3, [r7, #28]
 800394a:	005b      	lsls	r3, r3, #1
 800394c:	2203      	movs	r2, #3
 800394e:	fa02 f303 	lsl.w	r3, r2, r3
 8003952:	43db      	mvns	r3, r3
 8003954:	69ba      	ldr	r2, [r7, #24]
 8003956:	4013      	ands	r3, r2
 8003958:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	68da      	ldr	r2, [r3, #12]
 800395e:	69fb      	ldr	r3, [r7, #28]
 8003960:	005b      	lsls	r3, r3, #1
 8003962:	fa02 f303 	lsl.w	r3, r2, r3
 8003966:	69ba      	ldr	r2, [r7, #24]
 8003968:	4313      	orrs	r3, r2
 800396a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	69ba      	ldr	r2, [r7, #24]
 8003970:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003978:	2201      	movs	r2, #1
 800397a:	69fb      	ldr	r3, [r7, #28]
 800397c:	fa02 f303 	lsl.w	r3, r2, r3
 8003980:	43db      	mvns	r3, r3
 8003982:	69ba      	ldr	r2, [r7, #24]
 8003984:	4013      	ands	r3, r2
 8003986:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	091b      	lsrs	r3, r3, #4
 800398e:	f003 0201 	and.w	r2, r3, #1
 8003992:	69fb      	ldr	r3, [r7, #28]
 8003994:	fa02 f303 	lsl.w	r3, r2, r3
 8003998:	69ba      	ldr	r2, [r7, #24]
 800399a:	4313      	orrs	r3, r2
 800399c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	69ba      	ldr	r2, [r7, #24]
 80039a2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	f003 0303 	and.w	r3, r3, #3
 80039ac:	2b03      	cmp	r3, #3
 80039ae:	d017      	beq.n	80039e0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	68db      	ldr	r3, [r3, #12]
 80039b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80039b6:	69fb      	ldr	r3, [r7, #28]
 80039b8:	005b      	lsls	r3, r3, #1
 80039ba:	2203      	movs	r2, #3
 80039bc:	fa02 f303 	lsl.w	r3, r2, r3
 80039c0:	43db      	mvns	r3, r3
 80039c2:	69ba      	ldr	r2, [r7, #24]
 80039c4:	4013      	ands	r3, r2
 80039c6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	689a      	ldr	r2, [r3, #8]
 80039cc:	69fb      	ldr	r3, [r7, #28]
 80039ce:	005b      	lsls	r3, r3, #1
 80039d0:	fa02 f303 	lsl.w	r3, r2, r3
 80039d4:	69ba      	ldr	r2, [r7, #24]
 80039d6:	4313      	orrs	r3, r2
 80039d8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	69ba      	ldr	r2, [r7, #24]
 80039de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	f003 0303 	and.w	r3, r3, #3
 80039e8:	2b02      	cmp	r3, #2
 80039ea:	d123      	bne.n	8003a34 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80039ec:	69fb      	ldr	r3, [r7, #28]
 80039ee:	08da      	lsrs	r2, r3, #3
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	3208      	adds	r2, #8
 80039f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	f003 0307 	and.w	r3, r3, #7
 8003a00:	009b      	lsls	r3, r3, #2
 8003a02:	220f      	movs	r2, #15
 8003a04:	fa02 f303 	lsl.w	r3, r2, r3
 8003a08:	43db      	mvns	r3, r3
 8003a0a:	69ba      	ldr	r2, [r7, #24]
 8003a0c:	4013      	ands	r3, r2
 8003a0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	691a      	ldr	r2, [r3, #16]
 8003a14:	69fb      	ldr	r3, [r7, #28]
 8003a16:	f003 0307 	and.w	r3, r3, #7
 8003a1a:	009b      	lsls	r3, r3, #2
 8003a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a20:	69ba      	ldr	r2, [r7, #24]
 8003a22:	4313      	orrs	r3, r2
 8003a24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a26:	69fb      	ldr	r3, [r7, #28]
 8003a28:	08da      	lsrs	r2, r3, #3
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	3208      	adds	r2, #8
 8003a2e:	69b9      	ldr	r1, [r7, #24]
 8003a30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a3a:	69fb      	ldr	r3, [r7, #28]
 8003a3c:	005b      	lsls	r3, r3, #1
 8003a3e:	2203      	movs	r2, #3
 8003a40:	fa02 f303 	lsl.w	r3, r2, r3
 8003a44:	43db      	mvns	r3, r3
 8003a46:	69ba      	ldr	r2, [r7, #24]
 8003a48:	4013      	ands	r3, r2
 8003a4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	f003 0203 	and.w	r2, r3, #3
 8003a54:	69fb      	ldr	r3, [r7, #28]
 8003a56:	005b      	lsls	r3, r3, #1
 8003a58:	fa02 f303 	lsl.w	r3, r2, r3
 8003a5c:	69ba      	ldr	r2, [r7, #24]
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	69ba      	ldr	r2, [r7, #24]
 8003a66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	f000 80a2 	beq.w	8003bba <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a76:	2300      	movs	r3, #0
 8003a78:	60fb      	str	r3, [r7, #12]
 8003a7a:	4b57      	ldr	r3, [pc, #348]	@ (8003bd8 <HAL_GPIO_Init+0x2e8>)
 8003a7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a7e:	4a56      	ldr	r2, [pc, #344]	@ (8003bd8 <HAL_GPIO_Init+0x2e8>)
 8003a80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a84:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a86:	4b54      	ldr	r3, [pc, #336]	@ (8003bd8 <HAL_GPIO_Init+0x2e8>)
 8003a88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a8e:	60fb      	str	r3, [r7, #12]
 8003a90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a92:	4a52      	ldr	r2, [pc, #328]	@ (8003bdc <HAL_GPIO_Init+0x2ec>)
 8003a94:	69fb      	ldr	r3, [r7, #28]
 8003a96:	089b      	lsrs	r3, r3, #2
 8003a98:	3302      	adds	r3, #2
 8003a9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003aa0:	69fb      	ldr	r3, [r7, #28]
 8003aa2:	f003 0303 	and.w	r3, r3, #3
 8003aa6:	009b      	lsls	r3, r3, #2
 8003aa8:	220f      	movs	r2, #15
 8003aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8003aae:	43db      	mvns	r3, r3
 8003ab0:	69ba      	ldr	r2, [r7, #24]
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	4a49      	ldr	r2, [pc, #292]	@ (8003be0 <HAL_GPIO_Init+0x2f0>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d019      	beq.n	8003af2 <HAL_GPIO_Init+0x202>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	4a48      	ldr	r2, [pc, #288]	@ (8003be4 <HAL_GPIO_Init+0x2f4>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d013      	beq.n	8003aee <HAL_GPIO_Init+0x1fe>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	4a47      	ldr	r2, [pc, #284]	@ (8003be8 <HAL_GPIO_Init+0x2f8>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d00d      	beq.n	8003aea <HAL_GPIO_Init+0x1fa>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	4a46      	ldr	r2, [pc, #280]	@ (8003bec <HAL_GPIO_Init+0x2fc>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d007      	beq.n	8003ae6 <HAL_GPIO_Init+0x1f6>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	4a45      	ldr	r2, [pc, #276]	@ (8003bf0 <HAL_GPIO_Init+0x300>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d101      	bne.n	8003ae2 <HAL_GPIO_Init+0x1f2>
 8003ade:	2304      	movs	r3, #4
 8003ae0:	e008      	b.n	8003af4 <HAL_GPIO_Init+0x204>
 8003ae2:	2307      	movs	r3, #7
 8003ae4:	e006      	b.n	8003af4 <HAL_GPIO_Init+0x204>
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	e004      	b.n	8003af4 <HAL_GPIO_Init+0x204>
 8003aea:	2302      	movs	r3, #2
 8003aec:	e002      	b.n	8003af4 <HAL_GPIO_Init+0x204>
 8003aee:	2301      	movs	r3, #1
 8003af0:	e000      	b.n	8003af4 <HAL_GPIO_Init+0x204>
 8003af2:	2300      	movs	r3, #0
 8003af4:	69fa      	ldr	r2, [r7, #28]
 8003af6:	f002 0203 	and.w	r2, r2, #3
 8003afa:	0092      	lsls	r2, r2, #2
 8003afc:	4093      	lsls	r3, r2
 8003afe:	69ba      	ldr	r2, [r7, #24]
 8003b00:	4313      	orrs	r3, r2
 8003b02:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b04:	4935      	ldr	r1, [pc, #212]	@ (8003bdc <HAL_GPIO_Init+0x2ec>)
 8003b06:	69fb      	ldr	r3, [r7, #28]
 8003b08:	089b      	lsrs	r3, r3, #2
 8003b0a:	3302      	adds	r3, #2
 8003b0c:	69ba      	ldr	r2, [r7, #24]
 8003b0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b12:	4b38      	ldr	r3, [pc, #224]	@ (8003bf4 <HAL_GPIO_Init+0x304>)
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b18:	693b      	ldr	r3, [r7, #16]
 8003b1a:	43db      	mvns	r3, r3
 8003b1c:	69ba      	ldr	r2, [r7, #24]
 8003b1e:	4013      	ands	r3, r2
 8003b20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d003      	beq.n	8003b36 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003b2e:	69ba      	ldr	r2, [r7, #24]
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	4313      	orrs	r3, r2
 8003b34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b36:	4a2f      	ldr	r2, [pc, #188]	@ (8003bf4 <HAL_GPIO_Init+0x304>)
 8003b38:	69bb      	ldr	r3, [r7, #24]
 8003b3a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b3c:	4b2d      	ldr	r3, [pc, #180]	@ (8003bf4 <HAL_GPIO_Init+0x304>)
 8003b3e:	68db      	ldr	r3, [r3, #12]
 8003b40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	43db      	mvns	r3, r3
 8003b46:	69ba      	ldr	r2, [r7, #24]
 8003b48:	4013      	ands	r3, r2
 8003b4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d003      	beq.n	8003b60 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003b58:	69ba      	ldr	r2, [r7, #24]
 8003b5a:	693b      	ldr	r3, [r7, #16]
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003b60:	4a24      	ldr	r2, [pc, #144]	@ (8003bf4 <HAL_GPIO_Init+0x304>)
 8003b62:	69bb      	ldr	r3, [r7, #24]
 8003b64:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003b66:	4b23      	ldr	r3, [pc, #140]	@ (8003bf4 <HAL_GPIO_Init+0x304>)
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	43db      	mvns	r3, r3
 8003b70:	69ba      	ldr	r2, [r7, #24]
 8003b72:	4013      	ands	r3, r2
 8003b74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d003      	beq.n	8003b8a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003b82:	69ba      	ldr	r2, [r7, #24]
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	4313      	orrs	r3, r2
 8003b88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003b8a:	4a1a      	ldr	r2, [pc, #104]	@ (8003bf4 <HAL_GPIO_Init+0x304>)
 8003b8c:	69bb      	ldr	r3, [r7, #24]
 8003b8e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b90:	4b18      	ldr	r3, [pc, #96]	@ (8003bf4 <HAL_GPIO_Init+0x304>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	43db      	mvns	r3, r3
 8003b9a:	69ba      	ldr	r2, [r7, #24]
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d003      	beq.n	8003bb4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003bac:	69ba      	ldr	r2, [r7, #24]
 8003bae:	693b      	ldr	r3, [r7, #16]
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003bb4:	4a0f      	ldr	r2, [pc, #60]	@ (8003bf4 <HAL_GPIO_Init+0x304>)
 8003bb6:	69bb      	ldr	r3, [r7, #24]
 8003bb8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003bba:	69fb      	ldr	r3, [r7, #28]
 8003bbc:	3301      	adds	r3, #1
 8003bbe:	61fb      	str	r3, [r7, #28]
 8003bc0:	69fb      	ldr	r3, [r7, #28]
 8003bc2:	2b0f      	cmp	r3, #15
 8003bc4:	f67f aea2 	bls.w	800390c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003bc8:	bf00      	nop
 8003bca:	bf00      	nop
 8003bcc:	3724      	adds	r7, #36	@ 0x24
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd4:	4770      	bx	lr
 8003bd6:	bf00      	nop
 8003bd8:	40023800 	.word	0x40023800
 8003bdc:	40013800 	.word	0x40013800
 8003be0:	40020000 	.word	0x40020000
 8003be4:	40020400 	.word	0x40020400
 8003be8:	40020800 	.word	0x40020800
 8003bec:	40020c00 	.word	0x40020c00
 8003bf0:	40021000 	.word	0x40021000
 8003bf4:	40013c00 	.word	0x40013c00

08003bf8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b083      	sub	sp, #12
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
 8003c00:	460b      	mov	r3, r1
 8003c02:	807b      	strh	r3, [r7, #2]
 8003c04:	4613      	mov	r3, r2
 8003c06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c08:	787b      	ldrb	r3, [r7, #1]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d003      	beq.n	8003c16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c0e:	887a      	ldrh	r2, [r7, #2]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003c14:	e003      	b.n	8003c1e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003c16:	887b      	ldrh	r3, [r7, #2]
 8003c18:	041a      	lsls	r2, r3, #16
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	619a      	str	r2, [r3, #24]
}
 8003c1e:	bf00      	nop
 8003c20:	370c      	adds	r7, #12
 8003c22:	46bd      	mov	sp, r7
 8003c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c28:	4770      	bx	lr

08003c2a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003c2a:	b480      	push	{r7}
 8003c2c:	b085      	sub	sp, #20
 8003c2e:	af00      	add	r7, sp, #0
 8003c30:	6078      	str	r0, [r7, #4]
 8003c32:	460b      	mov	r3, r1
 8003c34:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	695b      	ldr	r3, [r3, #20]
 8003c3a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003c3c:	887a      	ldrh	r2, [r7, #2]
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	4013      	ands	r3, r2
 8003c42:	041a      	lsls	r2, r3, #16
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	43d9      	mvns	r1, r3
 8003c48:	887b      	ldrh	r3, [r7, #2]
 8003c4a:	400b      	ands	r3, r1
 8003c4c:	431a      	orrs	r2, r3
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	619a      	str	r2, [r3, #24]
}
 8003c52:	bf00      	nop
 8003c54:	3714      	adds	r7, #20
 8003c56:	46bd      	mov	sp, r7
 8003c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5c:	4770      	bx	lr
	...

08003c60 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b084      	sub	sp, #16
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d101      	bne.n	8003c72 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e12b      	b.n	8003eca <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c78:	b2db      	uxtb	r3, r3
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d106      	bne.n	8003c8c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2200      	movs	r2, #0
 8003c82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003c86:	6878      	ldr	r0, [r7, #4]
 8003c88:	f7fe fda6 	bl	80027d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2224      	movs	r2, #36	@ 0x24
 8003c90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	681a      	ldr	r2, [r3, #0]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f022 0201 	bic.w	r2, r2, #1
 8003ca2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003cb2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	681a      	ldr	r2, [r3, #0]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003cc2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003cc4:	f001 fc20 	bl	8005508 <HAL_RCC_GetPCLK1Freq>
 8003cc8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	4a81      	ldr	r2, [pc, #516]	@ (8003ed4 <HAL_I2C_Init+0x274>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d807      	bhi.n	8003ce4 <HAL_I2C_Init+0x84>
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	4a80      	ldr	r2, [pc, #512]	@ (8003ed8 <HAL_I2C_Init+0x278>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	bf94      	ite	ls
 8003cdc:	2301      	movls	r3, #1
 8003cde:	2300      	movhi	r3, #0
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	e006      	b.n	8003cf2 <HAL_I2C_Init+0x92>
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	4a7d      	ldr	r2, [pc, #500]	@ (8003edc <HAL_I2C_Init+0x27c>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	bf94      	ite	ls
 8003cec:	2301      	movls	r3, #1
 8003cee:	2300      	movhi	r3, #0
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d001      	beq.n	8003cfa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e0e7      	b.n	8003eca <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	4a78      	ldr	r2, [pc, #480]	@ (8003ee0 <HAL_I2C_Init+0x280>)
 8003cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8003d02:	0c9b      	lsrs	r3, r3, #18
 8003d04:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	68ba      	ldr	r2, [r7, #8]
 8003d16:	430a      	orrs	r2, r1
 8003d18:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	6a1b      	ldr	r3, [r3, #32]
 8003d20:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	4a6a      	ldr	r2, [pc, #424]	@ (8003ed4 <HAL_I2C_Init+0x274>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d802      	bhi.n	8003d34 <HAL_I2C_Init+0xd4>
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	3301      	adds	r3, #1
 8003d32:	e009      	b.n	8003d48 <HAL_I2C_Init+0xe8>
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003d3a:	fb02 f303 	mul.w	r3, r2, r3
 8003d3e:	4a69      	ldr	r2, [pc, #420]	@ (8003ee4 <HAL_I2C_Init+0x284>)
 8003d40:	fba2 2303 	umull	r2, r3, r2, r3
 8003d44:	099b      	lsrs	r3, r3, #6
 8003d46:	3301      	adds	r3, #1
 8003d48:	687a      	ldr	r2, [r7, #4]
 8003d4a:	6812      	ldr	r2, [r2, #0]
 8003d4c:	430b      	orrs	r3, r1
 8003d4e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	69db      	ldr	r3, [r3, #28]
 8003d56:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003d5a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	495c      	ldr	r1, [pc, #368]	@ (8003ed4 <HAL_I2C_Init+0x274>)
 8003d64:	428b      	cmp	r3, r1
 8003d66:	d819      	bhi.n	8003d9c <HAL_I2C_Init+0x13c>
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	1e59      	subs	r1, r3, #1
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	005b      	lsls	r3, r3, #1
 8003d72:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d76:	1c59      	adds	r1, r3, #1
 8003d78:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003d7c:	400b      	ands	r3, r1
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d00a      	beq.n	8003d98 <HAL_I2C_Init+0x138>
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	1e59      	subs	r1, r3, #1
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	005b      	lsls	r3, r3, #1
 8003d8c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d90:	3301      	adds	r3, #1
 8003d92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d96:	e051      	b.n	8003e3c <HAL_I2C_Init+0x1dc>
 8003d98:	2304      	movs	r3, #4
 8003d9a:	e04f      	b.n	8003e3c <HAL_I2C_Init+0x1dc>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d111      	bne.n	8003dc8 <HAL_I2C_Init+0x168>
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	1e58      	subs	r0, r3, #1
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6859      	ldr	r1, [r3, #4]
 8003dac:	460b      	mov	r3, r1
 8003dae:	005b      	lsls	r3, r3, #1
 8003db0:	440b      	add	r3, r1
 8003db2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003db6:	3301      	adds	r3, #1
 8003db8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	bf0c      	ite	eq
 8003dc0:	2301      	moveq	r3, #1
 8003dc2:	2300      	movne	r3, #0
 8003dc4:	b2db      	uxtb	r3, r3
 8003dc6:	e012      	b.n	8003dee <HAL_I2C_Init+0x18e>
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	1e58      	subs	r0, r3, #1
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6859      	ldr	r1, [r3, #4]
 8003dd0:	460b      	mov	r3, r1
 8003dd2:	009b      	lsls	r3, r3, #2
 8003dd4:	440b      	add	r3, r1
 8003dd6:	0099      	lsls	r1, r3, #2
 8003dd8:	440b      	add	r3, r1
 8003dda:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dde:	3301      	adds	r3, #1
 8003de0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	bf0c      	ite	eq
 8003de8:	2301      	moveq	r3, #1
 8003dea:	2300      	movne	r3, #0
 8003dec:	b2db      	uxtb	r3, r3
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d001      	beq.n	8003df6 <HAL_I2C_Init+0x196>
 8003df2:	2301      	movs	r3, #1
 8003df4:	e022      	b.n	8003e3c <HAL_I2C_Init+0x1dc>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	689b      	ldr	r3, [r3, #8]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d10e      	bne.n	8003e1c <HAL_I2C_Init+0x1bc>
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	1e58      	subs	r0, r3, #1
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6859      	ldr	r1, [r3, #4]
 8003e06:	460b      	mov	r3, r1
 8003e08:	005b      	lsls	r3, r3, #1
 8003e0a:	440b      	add	r3, r1
 8003e0c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e10:	3301      	adds	r3, #1
 8003e12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e16:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e1a:	e00f      	b.n	8003e3c <HAL_I2C_Init+0x1dc>
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	1e58      	subs	r0, r3, #1
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6859      	ldr	r1, [r3, #4]
 8003e24:	460b      	mov	r3, r1
 8003e26:	009b      	lsls	r3, r3, #2
 8003e28:	440b      	add	r3, r1
 8003e2a:	0099      	lsls	r1, r3, #2
 8003e2c:	440b      	add	r3, r1
 8003e2e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e32:	3301      	adds	r3, #1
 8003e34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e38:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003e3c:	6879      	ldr	r1, [r7, #4]
 8003e3e:	6809      	ldr	r1, [r1, #0]
 8003e40:	4313      	orrs	r3, r2
 8003e42:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	69da      	ldr	r2, [r3, #28]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6a1b      	ldr	r3, [r3, #32]
 8003e56:	431a      	orrs	r2, r3
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	430a      	orrs	r2, r1
 8003e5e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003e6a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003e6e:	687a      	ldr	r2, [r7, #4]
 8003e70:	6911      	ldr	r1, [r2, #16]
 8003e72:	687a      	ldr	r2, [r7, #4]
 8003e74:	68d2      	ldr	r2, [r2, #12]
 8003e76:	4311      	orrs	r1, r2
 8003e78:	687a      	ldr	r2, [r7, #4]
 8003e7a:	6812      	ldr	r2, [r2, #0]
 8003e7c:	430b      	orrs	r3, r1
 8003e7e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	68db      	ldr	r3, [r3, #12]
 8003e86:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	695a      	ldr	r2, [r3, #20]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	699b      	ldr	r3, [r3, #24]
 8003e92:	431a      	orrs	r2, r3
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	430a      	orrs	r2, r1
 8003e9a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f042 0201 	orr.w	r2, r2, #1
 8003eaa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2220      	movs	r2, #32
 8003eb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003ec8:	2300      	movs	r3, #0
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	3710      	adds	r7, #16
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}
 8003ed2:	bf00      	nop
 8003ed4:	000186a0 	.word	0x000186a0
 8003ed8:	001e847f 	.word	0x001e847f
 8003edc:	003d08ff 	.word	0x003d08ff
 8003ee0:	431bde83 	.word	0x431bde83
 8003ee4:	10624dd3 	.word	0x10624dd3

08003ee8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b088      	sub	sp, #32
 8003eec:	af02      	add	r7, sp, #8
 8003eee:	60f8      	str	r0, [r7, #12]
 8003ef0:	4608      	mov	r0, r1
 8003ef2:	4611      	mov	r1, r2
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	817b      	strh	r3, [r7, #10]
 8003efa:	460b      	mov	r3, r1
 8003efc:	813b      	strh	r3, [r7, #8]
 8003efe:	4613      	mov	r3, r2
 8003f00:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003f02:	f7fe ffd5 	bl	8002eb0 <HAL_GetTick>
 8003f06:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f0e:	b2db      	uxtb	r3, r3
 8003f10:	2b20      	cmp	r3, #32
 8003f12:	f040 80d9 	bne.w	80040c8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	9300      	str	r3, [sp, #0]
 8003f1a:	2319      	movs	r3, #25
 8003f1c:	2201      	movs	r2, #1
 8003f1e:	496d      	ldr	r1, [pc, #436]	@ (80040d4 <HAL_I2C_Mem_Write+0x1ec>)
 8003f20:	68f8      	ldr	r0, [r7, #12]
 8003f22:	f000 fc8b 	bl	800483c <I2C_WaitOnFlagUntilTimeout>
 8003f26:	4603      	mov	r3, r0
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d001      	beq.n	8003f30 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003f2c:	2302      	movs	r3, #2
 8003f2e:	e0cc      	b.n	80040ca <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d101      	bne.n	8003f3e <HAL_I2C_Mem_Write+0x56>
 8003f3a:	2302      	movs	r3, #2
 8003f3c:	e0c5      	b.n	80040ca <HAL_I2C_Mem_Write+0x1e2>
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2201      	movs	r2, #1
 8003f42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 0301 	and.w	r3, r3, #1
 8003f50:	2b01      	cmp	r3, #1
 8003f52:	d007      	beq.n	8003f64 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	681a      	ldr	r2, [r3, #0]
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f042 0201 	orr.w	r2, r2, #1
 8003f62:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f72:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	2221      	movs	r2, #33	@ 0x21
 8003f78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2240      	movs	r2, #64	@ 0x40
 8003f80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	2200      	movs	r2, #0
 8003f88:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	6a3a      	ldr	r2, [r7, #32]
 8003f8e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003f94:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f9a:	b29a      	uxth	r2, r3
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	4a4d      	ldr	r2, [pc, #308]	@ (80040d8 <HAL_I2C_Mem_Write+0x1f0>)
 8003fa4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003fa6:	88f8      	ldrh	r0, [r7, #6]
 8003fa8:	893a      	ldrh	r2, [r7, #8]
 8003faa:	8979      	ldrh	r1, [r7, #10]
 8003fac:	697b      	ldr	r3, [r7, #20]
 8003fae:	9301      	str	r3, [sp, #4]
 8003fb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fb2:	9300      	str	r3, [sp, #0]
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	68f8      	ldr	r0, [r7, #12]
 8003fb8:	f000 fac2 	bl	8004540 <I2C_RequestMemoryWrite>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d052      	beq.n	8004068 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e081      	b.n	80040ca <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003fc6:	697a      	ldr	r2, [r7, #20]
 8003fc8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003fca:	68f8      	ldr	r0, [r7, #12]
 8003fcc:	f000 fd50 	bl	8004a70 <I2C_WaitOnTXEFlagUntilTimeout>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d00d      	beq.n	8003ff2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fda:	2b04      	cmp	r3, #4
 8003fdc:	d107      	bne.n	8003fee <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fec:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e06b      	b.n	80040ca <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ff6:	781a      	ldrb	r2, [r3, #0]
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004002:	1c5a      	adds	r2, r3, #1
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800400c:	3b01      	subs	r3, #1
 800400e:	b29a      	uxth	r2, r3
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004018:	b29b      	uxth	r3, r3
 800401a:	3b01      	subs	r3, #1
 800401c:	b29a      	uxth	r2, r3
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	695b      	ldr	r3, [r3, #20]
 8004028:	f003 0304 	and.w	r3, r3, #4
 800402c:	2b04      	cmp	r3, #4
 800402e:	d11b      	bne.n	8004068 <HAL_I2C_Mem_Write+0x180>
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004034:	2b00      	cmp	r3, #0
 8004036:	d017      	beq.n	8004068 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800403c:	781a      	ldrb	r2, [r3, #0]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004048:	1c5a      	adds	r2, r3, #1
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004052:	3b01      	subs	r3, #1
 8004054:	b29a      	uxth	r2, r3
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800405e:	b29b      	uxth	r3, r3
 8004060:	3b01      	subs	r3, #1
 8004062:	b29a      	uxth	r2, r3
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800406c:	2b00      	cmp	r3, #0
 800406e:	d1aa      	bne.n	8003fc6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004070:	697a      	ldr	r2, [r7, #20]
 8004072:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004074:	68f8      	ldr	r0, [r7, #12]
 8004076:	f000 fd43 	bl	8004b00 <I2C_WaitOnBTFFlagUntilTimeout>
 800407a:	4603      	mov	r3, r0
 800407c:	2b00      	cmp	r3, #0
 800407e:	d00d      	beq.n	800409c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004084:	2b04      	cmp	r3, #4
 8004086:	d107      	bne.n	8004098 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	681a      	ldr	r2, [r3, #0]
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004096:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	e016      	b.n	80040ca <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2220      	movs	r2, #32
 80040b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2200      	movs	r2, #0
 80040b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2200      	movs	r2, #0
 80040c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80040c4:	2300      	movs	r3, #0
 80040c6:	e000      	b.n	80040ca <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80040c8:	2302      	movs	r3, #2
  }
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3718      	adds	r7, #24
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}
 80040d2:	bf00      	nop
 80040d4:	00100002 	.word	0x00100002
 80040d8:	ffff0000 	.word	0xffff0000

080040dc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b08c      	sub	sp, #48	@ 0x30
 80040e0:	af02      	add	r7, sp, #8
 80040e2:	60f8      	str	r0, [r7, #12]
 80040e4:	4608      	mov	r0, r1
 80040e6:	4611      	mov	r1, r2
 80040e8:	461a      	mov	r2, r3
 80040ea:	4603      	mov	r3, r0
 80040ec:	817b      	strh	r3, [r7, #10]
 80040ee:	460b      	mov	r3, r1
 80040f0:	813b      	strh	r3, [r7, #8]
 80040f2:	4613      	mov	r3, r2
 80040f4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80040f6:	f7fe fedb 	bl	8002eb0 <HAL_GetTick>
 80040fa:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004102:	b2db      	uxtb	r3, r3
 8004104:	2b20      	cmp	r3, #32
 8004106:	f040 8214 	bne.w	8004532 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800410a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800410c:	9300      	str	r3, [sp, #0]
 800410e:	2319      	movs	r3, #25
 8004110:	2201      	movs	r2, #1
 8004112:	497b      	ldr	r1, [pc, #492]	@ (8004300 <HAL_I2C_Mem_Read+0x224>)
 8004114:	68f8      	ldr	r0, [r7, #12]
 8004116:	f000 fb91 	bl	800483c <I2C_WaitOnFlagUntilTimeout>
 800411a:	4603      	mov	r3, r0
 800411c:	2b00      	cmp	r3, #0
 800411e:	d001      	beq.n	8004124 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004120:	2302      	movs	r3, #2
 8004122:	e207      	b.n	8004534 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800412a:	2b01      	cmp	r3, #1
 800412c:	d101      	bne.n	8004132 <HAL_I2C_Mem_Read+0x56>
 800412e:	2302      	movs	r3, #2
 8004130:	e200      	b.n	8004534 <HAL_I2C_Mem_Read+0x458>
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	2201      	movs	r2, #1
 8004136:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f003 0301 	and.w	r3, r3, #1
 8004144:	2b01      	cmp	r3, #1
 8004146:	d007      	beq.n	8004158 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f042 0201 	orr.w	r2, r2, #1
 8004156:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	681a      	ldr	r2, [r3, #0]
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004166:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2222      	movs	r2, #34	@ 0x22
 800416c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2240      	movs	r2, #64	@ 0x40
 8004174:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2200      	movs	r2, #0
 800417c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004182:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004188:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800418e:	b29a      	uxth	r2, r3
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	4a5b      	ldr	r2, [pc, #364]	@ (8004304 <HAL_I2C_Mem_Read+0x228>)
 8004198:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800419a:	88f8      	ldrh	r0, [r7, #6]
 800419c:	893a      	ldrh	r2, [r7, #8]
 800419e:	8979      	ldrh	r1, [r7, #10]
 80041a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a2:	9301      	str	r3, [sp, #4]
 80041a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041a6:	9300      	str	r3, [sp, #0]
 80041a8:	4603      	mov	r3, r0
 80041aa:	68f8      	ldr	r0, [r7, #12]
 80041ac:	f000 fa5e 	bl	800466c <I2C_RequestMemoryRead>
 80041b0:	4603      	mov	r3, r0
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d001      	beq.n	80041ba <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80041b6:	2301      	movs	r3, #1
 80041b8:	e1bc      	b.n	8004534 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d113      	bne.n	80041ea <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041c2:	2300      	movs	r3, #0
 80041c4:	623b      	str	r3, [r7, #32]
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	695b      	ldr	r3, [r3, #20]
 80041cc:	623b      	str	r3, [r7, #32]
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	699b      	ldr	r3, [r3, #24]
 80041d4:	623b      	str	r3, [r7, #32]
 80041d6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	681a      	ldr	r2, [r3, #0]
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041e6:	601a      	str	r2, [r3, #0]
 80041e8:	e190      	b.n	800450c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041ee:	2b01      	cmp	r3, #1
 80041f0:	d11b      	bne.n	800422a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004200:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004202:	2300      	movs	r3, #0
 8004204:	61fb      	str	r3, [r7, #28]
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	695b      	ldr	r3, [r3, #20]
 800420c:	61fb      	str	r3, [r7, #28]
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	699b      	ldr	r3, [r3, #24]
 8004214:	61fb      	str	r3, [r7, #28]
 8004216:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004226:	601a      	str	r2, [r3, #0]
 8004228:	e170      	b.n	800450c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800422e:	2b02      	cmp	r3, #2
 8004230:	d11b      	bne.n	800426a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004240:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004250:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004252:	2300      	movs	r3, #0
 8004254:	61bb      	str	r3, [r7, #24]
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	695b      	ldr	r3, [r3, #20]
 800425c:	61bb      	str	r3, [r7, #24]
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	699b      	ldr	r3, [r3, #24]
 8004264:	61bb      	str	r3, [r7, #24]
 8004266:	69bb      	ldr	r3, [r7, #24]
 8004268:	e150      	b.n	800450c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800426a:	2300      	movs	r3, #0
 800426c:	617b      	str	r3, [r7, #20]
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	695b      	ldr	r3, [r3, #20]
 8004274:	617b      	str	r3, [r7, #20]
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	699b      	ldr	r3, [r3, #24]
 800427c:	617b      	str	r3, [r7, #20]
 800427e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004280:	e144      	b.n	800450c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004286:	2b03      	cmp	r3, #3
 8004288:	f200 80f1 	bhi.w	800446e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004290:	2b01      	cmp	r3, #1
 8004292:	d123      	bne.n	80042dc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004294:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004296:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004298:	68f8      	ldr	r0, [r7, #12]
 800429a:	f000 fc79 	bl	8004b90 <I2C_WaitOnRXNEFlagUntilTimeout>
 800429e:	4603      	mov	r3, r0
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d001      	beq.n	80042a8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	e145      	b.n	8004534 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	691a      	ldr	r2, [r3, #16]
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b2:	b2d2      	uxtb	r2, r2
 80042b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ba:	1c5a      	adds	r2, r3, #1
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042c4:	3b01      	subs	r3, #1
 80042c6:	b29a      	uxth	r2, r3
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042d0:	b29b      	uxth	r3, r3
 80042d2:	3b01      	subs	r3, #1
 80042d4:	b29a      	uxth	r2, r3
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80042da:	e117      	b.n	800450c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042e0:	2b02      	cmp	r3, #2
 80042e2:	d14e      	bne.n	8004382 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80042e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042e6:	9300      	str	r3, [sp, #0]
 80042e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042ea:	2200      	movs	r2, #0
 80042ec:	4906      	ldr	r1, [pc, #24]	@ (8004308 <HAL_I2C_Mem_Read+0x22c>)
 80042ee:	68f8      	ldr	r0, [r7, #12]
 80042f0:	f000 faa4 	bl	800483c <I2C_WaitOnFlagUntilTimeout>
 80042f4:	4603      	mov	r3, r0
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d008      	beq.n	800430c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80042fa:	2301      	movs	r3, #1
 80042fc:	e11a      	b.n	8004534 <HAL_I2C_Mem_Read+0x458>
 80042fe:	bf00      	nop
 8004300:	00100002 	.word	0x00100002
 8004304:	ffff0000 	.word	0xffff0000
 8004308:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	681a      	ldr	r2, [r3, #0]
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800431a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	691a      	ldr	r2, [r3, #16]
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004326:	b2d2      	uxtb	r2, r2
 8004328:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800432e:	1c5a      	adds	r2, r3, #1
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004338:	3b01      	subs	r3, #1
 800433a:	b29a      	uxth	r2, r3
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004344:	b29b      	uxth	r3, r3
 8004346:	3b01      	subs	r3, #1
 8004348:	b29a      	uxth	r2, r3
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	691a      	ldr	r2, [r3, #16]
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004358:	b2d2      	uxtb	r2, r2
 800435a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004360:	1c5a      	adds	r2, r3, #1
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800436a:	3b01      	subs	r3, #1
 800436c:	b29a      	uxth	r2, r3
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004376:	b29b      	uxth	r3, r3
 8004378:	3b01      	subs	r3, #1
 800437a:	b29a      	uxth	r2, r3
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004380:	e0c4      	b.n	800450c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004384:	9300      	str	r3, [sp, #0]
 8004386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004388:	2200      	movs	r2, #0
 800438a:	496c      	ldr	r1, [pc, #432]	@ (800453c <HAL_I2C_Mem_Read+0x460>)
 800438c:	68f8      	ldr	r0, [r7, #12]
 800438e:	f000 fa55 	bl	800483c <I2C_WaitOnFlagUntilTimeout>
 8004392:	4603      	mov	r3, r0
 8004394:	2b00      	cmp	r3, #0
 8004396:	d001      	beq.n	800439c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	e0cb      	b.n	8004534 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	681a      	ldr	r2, [r3, #0]
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	691a      	ldr	r2, [r3, #16]
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043b6:	b2d2      	uxtb	r2, r2
 80043b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043be:	1c5a      	adds	r2, r3, #1
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043c8:	3b01      	subs	r3, #1
 80043ca:	b29a      	uxth	r2, r3
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043d4:	b29b      	uxth	r3, r3
 80043d6:	3b01      	subs	r3, #1
 80043d8:	b29a      	uxth	r2, r3
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80043de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043e0:	9300      	str	r3, [sp, #0]
 80043e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043e4:	2200      	movs	r2, #0
 80043e6:	4955      	ldr	r1, [pc, #340]	@ (800453c <HAL_I2C_Mem_Read+0x460>)
 80043e8:	68f8      	ldr	r0, [r7, #12]
 80043ea:	f000 fa27 	bl	800483c <I2C_WaitOnFlagUntilTimeout>
 80043ee:	4603      	mov	r3, r0
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d001      	beq.n	80043f8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80043f4:	2301      	movs	r3, #1
 80043f6:	e09d      	b.n	8004534 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	681a      	ldr	r2, [r3, #0]
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004406:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	691a      	ldr	r2, [r3, #16]
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004412:	b2d2      	uxtb	r2, r2
 8004414:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800441a:	1c5a      	adds	r2, r3, #1
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004424:	3b01      	subs	r3, #1
 8004426:	b29a      	uxth	r2, r3
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004430:	b29b      	uxth	r3, r3
 8004432:	3b01      	subs	r3, #1
 8004434:	b29a      	uxth	r2, r3
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	691a      	ldr	r2, [r3, #16]
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004444:	b2d2      	uxtb	r2, r2
 8004446:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800444c:	1c5a      	adds	r2, r3, #1
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004456:	3b01      	subs	r3, #1
 8004458:	b29a      	uxth	r2, r3
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004462:	b29b      	uxth	r3, r3
 8004464:	3b01      	subs	r3, #1
 8004466:	b29a      	uxth	r2, r3
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800446c:	e04e      	b.n	800450c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800446e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004470:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004472:	68f8      	ldr	r0, [r7, #12]
 8004474:	f000 fb8c 	bl	8004b90 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004478:	4603      	mov	r3, r0
 800447a:	2b00      	cmp	r3, #0
 800447c:	d001      	beq.n	8004482 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	e058      	b.n	8004534 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	691a      	ldr	r2, [r3, #16]
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800448c:	b2d2      	uxtb	r2, r2
 800448e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004494:	1c5a      	adds	r2, r3, #1
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800449e:	3b01      	subs	r3, #1
 80044a0:	b29a      	uxth	r2, r3
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044aa:	b29b      	uxth	r3, r3
 80044ac:	3b01      	subs	r3, #1
 80044ae:	b29a      	uxth	r2, r3
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	695b      	ldr	r3, [r3, #20]
 80044ba:	f003 0304 	and.w	r3, r3, #4
 80044be:	2b04      	cmp	r3, #4
 80044c0:	d124      	bne.n	800450c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044c6:	2b03      	cmp	r3, #3
 80044c8:	d107      	bne.n	80044da <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	681a      	ldr	r2, [r3, #0]
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044d8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	691a      	ldr	r2, [r3, #16]
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044e4:	b2d2      	uxtb	r2, r2
 80044e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ec:	1c5a      	adds	r2, r3, #1
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044f6:	3b01      	subs	r3, #1
 80044f8:	b29a      	uxth	r2, r3
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004502:	b29b      	uxth	r3, r3
 8004504:	3b01      	subs	r3, #1
 8004506:	b29a      	uxth	r2, r3
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004510:	2b00      	cmp	r3, #0
 8004512:	f47f aeb6 	bne.w	8004282 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2220      	movs	r2, #32
 800451a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	2200      	movs	r2, #0
 8004522:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	2200      	movs	r2, #0
 800452a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800452e:	2300      	movs	r3, #0
 8004530:	e000      	b.n	8004534 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004532:	2302      	movs	r3, #2
  }
}
 8004534:	4618      	mov	r0, r3
 8004536:	3728      	adds	r7, #40	@ 0x28
 8004538:	46bd      	mov	sp, r7
 800453a:	bd80      	pop	{r7, pc}
 800453c:	00010004 	.word	0x00010004

08004540 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b088      	sub	sp, #32
 8004544:	af02      	add	r7, sp, #8
 8004546:	60f8      	str	r0, [r7, #12]
 8004548:	4608      	mov	r0, r1
 800454a:	4611      	mov	r1, r2
 800454c:	461a      	mov	r2, r3
 800454e:	4603      	mov	r3, r0
 8004550:	817b      	strh	r3, [r7, #10]
 8004552:	460b      	mov	r3, r1
 8004554:	813b      	strh	r3, [r7, #8]
 8004556:	4613      	mov	r3, r2
 8004558:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004568:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800456a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800456c:	9300      	str	r3, [sp, #0]
 800456e:	6a3b      	ldr	r3, [r7, #32]
 8004570:	2200      	movs	r2, #0
 8004572:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004576:	68f8      	ldr	r0, [r7, #12]
 8004578:	f000 f960 	bl	800483c <I2C_WaitOnFlagUntilTimeout>
 800457c:	4603      	mov	r3, r0
 800457e:	2b00      	cmp	r3, #0
 8004580:	d00d      	beq.n	800459e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800458c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004590:	d103      	bne.n	800459a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004598:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800459a:	2303      	movs	r3, #3
 800459c:	e05f      	b.n	800465e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800459e:	897b      	ldrh	r3, [r7, #10]
 80045a0:	b2db      	uxtb	r3, r3
 80045a2:	461a      	mov	r2, r3
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80045ac:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80045ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045b0:	6a3a      	ldr	r2, [r7, #32]
 80045b2:	492d      	ldr	r1, [pc, #180]	@ (8004668 <I2C_RequestMemoryWrite+0x128>)
 80045b4:	68f8      	ldr	r0, [r7, #12]
 80045b6:	f000 f9bb 	bl	8004930 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80045ba:	4603      	mov	r3, r0
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d001      	beq.n	80045c4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80045c0:	2301      	movs	r3, #1
 80045c2:	e04c      	b.n	800465e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045c4:	2300      	movs	r3, #0
 80045c6:	617b      	str	r3, [r7, #20]
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	695b      	ldr	r3, [r3, #20]
 80045ce:	617b      	str	r3, [r7, #20]
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	699b      	ldr	r3, [r3, #24]
 80045d6:	617b      	str	r3, [r7, #20]
 80045d8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80045da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045dc:	6a39      	ldr	r1, [r7, #32]
 80045de:	68f8      	ldr	r0, [r7, #12]
 80045e0:	f000 fa46 	bl	8004a70 <I2C_WaitOnTXEFlagUntilTimeout>
 80045e4:	4603      	mov	r3, r0
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d00d      	beq.n	8004606 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ee:	2b04      	cmp	r3, #4
 80045f0:	d107      	bne.n	8004602 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	681a      	ldr	r2, [r3, #0]
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004600:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	e02b      	b.n	800465e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004606:	88fb      	ldrh	r3, [r7, #6]
 8004608:	2b01      	cmp	r3, #1
 800460a:	d105      	bne.n	8004618 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800460c:	893b      	ldrh	r3, [r7, #8]
 800460e:	b2da      	uxtb	r2, r3
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	611a      	str	r2, [r3, #16]
 8004616:	e021      	b.n	800465c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004618:	893b      	ldrh	r3, [r7, #8]
 800461a:	0a1b      	lsrs	r3, r3, #8
 800461c:	b29b      	uxth	r3, r3
 800461e:	b2da      	uxtb	r2, r3
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004626:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004628:	6a39      	ldr	r1, [r7, #32]
 800462a:	68f8      	ldr	r0, [r7, #12]
 800462c:	f000 fa20 	bl	8004a70 <I2C_WaitOnTXEFlagUntilTimeout>
 8004630:	4603      	mov	r3, r0
 8004632:	2b00      	cmp	r3, #0
 8004634:	d00d      	beq.n	8004652 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800463a:	2b04      	cmp	r3, #4
 800463c:	d107      	bne.n	800464e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	681a      	ldr	r2, [r3, #0]
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800464c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	e005      	b.n	800465e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004652:	893b      	ldrh	r3, [r7, #8]
 8004654:	b2da      	uxtb	r2, r3
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800465c:	2300      	movs	r3, #0
}
 800465e:	4618      	mov	r0, r3
 8004660:	3718      	adds	r7, #24
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}
 8004666:	bf00      	nop
 8004668:	00010002 	.word	0x00010002

0800466c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b088      	sub	sp, #32
 8004670:	af02      	add	r7, sp, #8
 8004672:	60f8      	str	r0, [r7, #12]
 8004674:	4608      	mov	r0, r1
 8004676:	4611      	mov	r1, r2
 8004678:	461a      	mov	r2, r3
 800467a:	4603      	mov	r3, r0
 800467c:	817b      	strh	r3, [r7, #10]
 800467e:	460b      	mov	r3, r1
 8004680:	813b      	strh	r3, [r7, #8]
 8004682:	4613      	mov	r3, r2
 8004684:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	681a      	ldr	r2, [r3, #0]
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004694:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80046a4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80046a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046a8:	9300      	str	r3, [sp, #0]
 80046aa:	6a3b      	ldr	r3, [r7, #32]
 80046ac:	2200      	movs	r2, #0
 80046ae:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80046b2:	68f8      	ldr	r0, [r7, #12]
 80046b4:	f000 f8c2 	bl	800483c <I2C_WaitOnFlagUntilTimeout>
 80046b8:	4603      	mov	r3, r0
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d00d      	beq.n	80046da <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046cc:	d103      	bne.n	80046d6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80046d4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80046d6:	2303      	movs	r3, #3
 80046d8:	e0aa      	b.n	8004830 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80046da:	897b      	ldrh	r3, [r7, #10]
 80046dc:	b2db      	uxtb	r3, r3
 80046de:	461a      	mov	r2, r3
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80046e8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80046ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ec:	6a3a      	ldr	r2, [r7, #32]
 80046ee:	4952      	ldr	r1, [pc, #328]	@ (8004838 <I2C_RequestMemoryRead+0x1cc>)
 80046f0:	68f8      	ldr	r0, [r7, #12]
 80046f2:	f000 f91d 	bl	8004930 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80046f6:	4603      	mov	r3, r0
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d001      	beq.n	8004700 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80046fc:	2301      	movs	r3, #1
 80046fe:	e097      	b.n	8004830 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004700:	2300      	movs	r3, #0
 8004702:	617b      	str	r3, [r7, #20]
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	695b      	ldr	r3, [r3, #20]
 800470a:	617b      	str	r3, [r7, #20]
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	699b      	ldr	r3, [r3, #24]
 8004712:	617b      	str	r3, [r7, #20]
 8004714:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004716:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004718:	6a39      	ldr	r1, [r7, #32]
 800471a:	68f8      	ldr	r0, [r7, #12]
 800471c:	f000 f9a8 	bl	8004a70 <I2C_WaitOnTXEFlagUntilTimeout>
 8004720:	4603      	mov	r3, r0
 8004722:	2b00      	cmp	r3, #0
 8004724:	d00d      	beq.n	8004742 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800472a:	2b04      	cmp	r3, #4
 800472c:	d107      	bne.n	800473e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	681a      	ldr	r2, [r3, #0]
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800473c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	e076      	b.n	8004830 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004742:	88fb      	ldrh	r3, [r7, #6]
 8004744:	2b01      	cmp	r3, #1
 8004746:	d105      	bne.n	8004754 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004748:	893b      	ldrh	r3, [r7, #8]
 800474a:	b2da      	uxtb	r2, r3
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	611a      	str	r2, [r3, #16]
 8004752:	e021      	b.n	8004798 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004754:	893b      	ldrh	r3, [r7, #8]
 8004756:	0a1b      	lsrs	r3, r3, #8
 8004758:	b29b      	uxth	r3, r3
 800475a:	b2da      	uxtb	r2, r3
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004762:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004764:	6a39      	ldr	r1, [r7, #32]
 8004766:	68f8      	ldr	r0, [r7, #12]
 8004768:	f000 f982 	bl	8004a70 <I2C_WaitOnTXEFlagUntilTimeout>
 800476c:	4603      	mov	r3, r0
 800476e:	2b00      	cmp	r3, #0
 8004770:	d00d      	beq.n	800478e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004776:	2b04      	cmp	r3, #4
 8004778:	d107      	bne.n	800478a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	681a      	ldr	r2, [r3, #0]
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004788:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800478a:	2301      	movs	r3, #1
 800478c:	e050      	b.n	8004830 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800478e:	893b      	ldrh	r3, [r7, #8]
 8004790:	b2da      	uxtb	r2, r3
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004798:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800479a:	6a39      	ldr	r1, [r7, #32]
 800479c:	68f8      	ldr	r0, [r7, #12]
 800479e:	f000 f967 	bl	8004a70 <I2C_WaitOnTXEFlagUntilTimeout>
 80047a2:	4603      	mov	r3, r0
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d00d      	beq.n	80047c4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ac:	2b04      	cmp	r3, #4
 80047ae:	d107      	bne.n	80047c0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047be:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80047c0:	2301      	movs	r3, #1
 80047c2:	e035      	b.n	8004830 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	681a      	ldr	r2, [r3, #0]
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047d2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80047d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047d6:	9300      	str	r3, [sp, #0]
 80047d8:	6a3b      	ldr	r3, [r7, #32]
 80047da:	2200      	movs	r2, #0
 80047dc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80047e0:	68f8      	ldr	r0, [r7, #12]
 80047e2:	f000 f82b 	bl	800483c <I2C_WaitOnFlagUntilTimeout>
 80047e6:	4603      	mov	r3, r0
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d00d      	beq.n	8004808 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047fa:	d103      	bne.n	8004804 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004802:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004804:	2303      	movs	r3, #3
 8004806:	e013      	b.n	8004830 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004808:	897b      	ldrh	r3, [r7, #10]
 800480a:	b2db      	uxtb	r3, r3
 800480c:	f043 0301 	orr.w	r3, r3, #1
 8004810:	b2da      	uxtb	r2, r3
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800481a:	6a3a      	ldr	r2, [r7, #32]
 800481c:	4906      	ldr	r1, [pc, #24]	@ (8004838 <I2C_RequestMemoryRead+0x1cc>)
 800481e:	68f8      	ldr	r0, [r7, #12]
 8004820:	f000 f886 	bl	8004930 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004824:	4603      	mov	r3, r0
 8004826:	2b00      	cmp	r3, #0
 8004828:	d001      	beq.n	800482e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800482a:	2301      	movs	r3, #1
 800482c:	e000      	b.n	8004830 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800482e:	2300      	movs	r3, #0
}
 8004830:	4618      	mov	r0, r3
 8004832:	3718      	adds	r7, #24
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}
 8004838:	00010002 	.word	0x00010002

0800483c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b084      	sub	sp, #16
 8004840:	af00      	add	r7, sp, #0
 8004842:	60f8      	str	r0, [r7, #12]
 8004844:	60b9      	str	r1, [r7, #8]
 8004846:	603b      	str	r3, [r7, #0]
 8004848:	4613      	mov	r3, r2
 800484a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800484c:	e048      	b.n	80048e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004854:	d044      	beq.n	80048e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004856:	f7fe fb2b 	bl	8002eb0 <HAL_GetTick>
 800485a:	4602      	mov	r2, r0
 800485c:	69bb      	ldr	r3, [r7, #24]
 800485e:	1ad3      	subs	r3, r2, r3
 8004860:	683a      	ldr	r2, [r7, #0]
 8004862:	429a      	cmp	r2, r3
 8004864:	d302      	bcc.n	800486c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d139      	bne.n	80048e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800486c:	68bb      	ldr	r3, [r7, #8]
 800486e:	0c1b      	lsrs	r3, r3, #16
 8004870:	b2db      	uxtb	r3, r3
 8004872:	2b01      	cmp	r3, #1
 8004874:	d10d      	bne.n	8004892 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	695b      	ldr	r3, [r3, #20]
 800487c:	43da      	mvns	r2, r3
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	4013      	ands	r3, r2
 8004882:	b29b      	uxth	r3, r3
 8004884:	2b00      	cmp	r3, #0
 8004886:	bf0c      	ite	eq
 8004888:	2301      	moveq	r3, #1
 800488a:	2300      	movne	r3, #0
 800488c:	b2db      	uxtb	r3, r3
 800488e:	461a      	mov	r2, r3
 8004890:	e00c      	b.n	80048ac <I2C_WaitOnFlagUntilTimeout+0x70>
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	699b      	ldr	r3, [r3, #24]
 8004898:	43da      	mvns	r2, r3
 800489a:	68bb      	ldr	r3, [r7, #8]
 800489c:	4013      	ands	r3, r2
 800489e:	b29b      	uxth	r3, r3
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	bf0c      	ite	eq
 80048a4:	2301      	moveq	r3, #1
 80048a6:	2300      	movne	r3, #0
 80048a8:	b2db      	uxtb	r3, r3
 80048aa:	461a      	mov	r2, r3
 80048ac:	79fb      	ldrb	r3, [r7, #7]
 80048ae:	429a      	cmp	r2, r3
 80048b0:	d116      	bne.n	80048e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	2200      	movs	r2, #0
 80048b6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	2220      	movs	r2, #32
 80048bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	2200      	movs	r2, #0
 80048c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048cc:	f043 0220 	orr.w	r2, r3, #32
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2200      	movs	r2, #0
 80048d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80048dc:	2301      	movs	r3, #1
 80048de:	e023      	b.n	8004928 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	0c1b      	lsrs	r3, r3, #16
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	2b01      	cmp	r3, #1
 80048e8:	d10d      	bne.n	8004906 <I2C_WaitOnFlagUntilTimeout+0xca>
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	695b      	ldr	r3, [r3, #20]
 80048f0:	43da      	mvns	r2, r3
 80048f2:	68bb      	ldr	r3, [r7, #8]
 80048f4:	4013      	ands	r3, r2
 80048f6:	b29b      	uxth	r3, r3
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	bf0c      	ite	eq
 80048fc:	2301      	moveq	r3, #1
 80048fe:	2300      	movne	r3, #0
 8004900:	b2db      	uxtb	r3, r3
 8004902:	461a      	mov	r2, r3
 8004904:	e00c      	b.n	8004920 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	699b      	ldr	r3, [r3, #24]
 800490c:	43da      	mvns	r2, r3
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	4013      	ands	r3, r2
 8004912:	b29b      	uxth	r3, r3
 8004914:	2b00      	cmp	r3, #0
 8004916:	bf0c      	ite	eq
 8004918:	2301      	moveq	r3, #1
 800491a:	2300      	movne	r3, #0
 800491c:	b2db      	uxtb	r3, r3
 800491e:	461a      	mov	r2, r3
 8004920:	79fb      	ldrb	r3, [r7, #7]
 8004922:	429a      	cmp	r2, r3
 8004924:	d093      	beq.n	800484e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004926:	2300      	movs	r3, #0
}
 8004928:	4618      	mov	r0, r3
 800492a:	3710      	adds	r7, #16
 800492c:	46bd      	mov	sp, r7
 800492e:	bd80      	pop	{r7, pc}

08004930 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b084      	sub	sp, #16
 8004934:	af00      	add	r7, sp, #0
 8004936:	60f8      	str	r0, [r7, #12]
 8004938:	60b9      	str	r1, [r7, #8]
 800493a:	607a      	str	r2, [r7, #4]
 800493c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800493e:	e071      	b.n	8004a24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	695b      	ldr	r3, [r3, #20]
 8004946:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800494a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800494e:	d123      	bne.n	8004998 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	681a      	ldr	r2, [r3, #0]
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800495e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004968:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2200      	movs	r2, #0
 800496e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2220      	movs	r2, #32
 8004974:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2200      	movs	r2, #0
 800497c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004984:	f043 0204 	orr.w	r2, r3, #4
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2200      	movs	r2, #0
 8004990:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004994:	2301      	movs	r3, #1
 8004996:	e067      	b.n	8004a68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800499e:	d041      	beq.n	8004a24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049a0:	f7fe fa86 	bl	8002eb0 <HAL_GetTick>
 80049a4:	4602      	mov	r2, r0
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	1ad3      	subs	r3, r2, r3
 80049aa:	687a      	ldr	r2, [r7, #4]
 80049ac:	429a      	cmp	r2, r3
 80049ae:	d302      	bcc.n	80049b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d136      	bne.n	8004a24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80049b6:	68bb      	ldr	r3, [r7, #8]
 80049b8:	0c1b      	lsrs	r3, r3, #16
 80049ba:	b2db      	uxtb	r3, r3
 80049bc:	2b01      	cmp	r3, #1
 80049be:	d10c      	bne.n	80049da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	695b      	ldr	r3, [r3, #20]
 80049c6:	43da      	mvns	r2, r3
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	4013      	ands	r3, r2
 80049cc:	b29b      	uxth	r3, r3
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	bf14      	ite	ne
 80049d2:	2301      	movne	r3, #1
 80049d4:	2300      	moveq	r3, #0
 80049d6:	b2db      	uxtb	r3, r3
 80049d8:	e00b      	b.n	80049f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	699b      	ldr	r3, [r3, #24]
 80049e0:	43da      	mvns	r2, r3
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	4013      	ands	r3, r2
 80049e6:	b29b      	uxth	r3, r3
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	bf14      	ite	ne
 80049ec:	2301      	movne	r3, #1
 80049ee:	2300      	moveq	r3, #0
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d016      	beq.n	8004a24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	2200      	movs	r2, #0
 80049fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	2220      	movs	r2, #32
 8004a00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2200      	movs	r2, #0
 8004a08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a10:	f043 0220 	orr.w	r2, r3, #32
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004a20:	2301      	movs	r3, #1
 8004a22:	e021      	b.n	8004a68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	0c1b      	lsrs	r3, r3, #16
 8004a28:	b2db      	uxtb	r3, r3
 8004a2a:	2b01      	cmp	r3, #1
 8004a2c:	d10c      	bne.n	8004a48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	695b      	ldr	r3, [r3, #20]
 8004a34:	43da      	mvns	r2, r3
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	4013      	ands	r3, r2
 8004a3a:	b29b      	uxth	r3, r3
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	bf14      	ite	ne
 8004a40:	2301      	movne	r3, #1
 8004a42:	2300      	moveq	r3, #0
 8004a44:	b2db      	uxtb	r3, r3
 8004a46:	e00b      	b.n	8004a60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	699b      	ldr	r3, [r3, #24]
 8004a4e:	43da      	mvns	r2, r3
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	4013      	ands	r3, r2
 8004a54:	b29b      	uxth	r3, r3
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	bf14      	ite	ne
 8004a5a:	2301      	movne	r3, #1
 8004a5c:	2300      	moveq	r3, #0
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	f47f af6d 	bne.w	8004940 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004a66:	2300      	movs	r3, #0
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	3710      	adds	r7, #16
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}

08004a70 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b084      	sub	sp, #16
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	60f8      	str	r0, [r7, #12]
 8004a78:	60b9      	str	r1, [r7, #8]
 8004a7a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004a7c:	e034      	b.n	8004ae8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004a7e:	68f8      	ldr	r0, [r7, #12]
 8004a80:	f000 f8e3 	bl	8004c4a <I2C_IsAcknowledgeFailed>
 8004a84:	4603      	mov	r3, r0
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d001      	beq.n	8004a8e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e034      	b.n	8004af8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004a94:	d028      	beq.n	8004ae8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a96:	f7fe fa0b 	bl	8002eb0 <HAL_GetTick>
 8004a9a:	4602      	mov	r2, r0
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	1ad3      	subs	r3, r2, r3
 8004aa0:	68ba      	ldr	r2, [r7, #8]
 8004aa2:	429a      	cmp	r2, r3
 8004aa4:	d302      	bcc.n	8004aac <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d11d      	bne.n	8004ae8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	695b      	ldr	r3, [r3, #20]
 8004ab2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ab6:	2b80      	cmp	r3, #128	@ 0x80
 8004ab8:	d016      	beq.n	8004ae8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	2200      	movs	r2, #0
 8004abe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	2220      	movs	r2, #32
 8004ac4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2200      	movs	r2, #0
 8004acc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ad4:	f043 0220 	orr.w	r2, r3, #32
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e007      	b.n	8004af8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	695b      	ldr	r3, [r3, #20]
 8004aee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004af2:	2b80      	cmp	r3, #128	@ 0x80
 8004af4:	d1c3      	bne.n	8004a7e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004af6:	2300      	movs	r3, #0
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	3710      	adds	r7, #16
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bd80      	pop	{r7, pc}

08004b00 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b084      	sub	sp, #16
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	60f8      	str	r0, [r7, #12]
 8004b08:	60b9      	str	r1, [r7, #8]
 8004b0a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004b0c:	e034      	b.n	8004b78 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004b0e:	68f8      	ldr	r0, [r7, #12]
 8004b10:	f000 f89b 	bl	8004c4a <I2C_IsAcknowledgeFailed>
 8004b14:	4603      	mov	r3, r0
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d001      	beq.n	8004b1e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e034      	b.n	8004b88 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b1e:	68bb      	ldr	r3, [r7, #8]
 8004b20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b24:	d028      	beq.n	8004b78 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b26:	f7fe f9c3 	bl	8002eb0 <HAL_GetTick>
 8004b2a:	4602      	mov	r2, r0
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	1ad3      	subs	r3, r2, r3
 8004b30:	68ba      	ldr	r2, [r7, #8]
 8004b32:	429a      	cmp	r2, r3
 8004b34:	d302      	bcc.n	8004b3c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d11d      	bne.n	8004b78 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	695b      	ldr	r3, [r3, #20]
 8004b42:	f003 0304 	and.w	r3, r3, #4
 8004b46:	2b04      	cmp	r3, #4
 8004b48:	d016      	beq.n	8004b78 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2220      	movs	r2, #32
 8004b54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b64:	f043 0220 	orr.w	r2, r3, #32
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	e007      	b.n	8004b88 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	695b      	ldr	r3, [r3, #20]
 8004b7e:	f003 0304 	and.w	r3, r3, #4
 8004b82:	2b04      	cmp	r3, #4
 8004b84:	d1c3      	bne.n	8004b0e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004b86:	2300      	movs	r3, #0
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3710      	adds	r7, #16
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}

08004b90 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b084      	sub	sp, #16
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	60f8      	str	r0, [r7, #12]
 8004b98:	60b9      	str	r1, [r7, #8]
 8004b9a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004b9c:	e049      	b.n	8004c32 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	695b      	ldr	r3, [r3, #20]
 8004ba4:	f003 0310 	and.w	r3, r3, #16
 8004ba8:	2b10      	cmp	r3, #16
 8004baa:	d119      	bne.n	8004be0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f06f 0210 	mvn.w	r2, #16
 8004bb4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2220      	movs	r2, #32
 8004bc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004bdc:	2301      	movs	r3, #1
 8004bde:	e030      	b.n	8004c42 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004be0:	f7fe f966 	bl	8002eb0 <HAL_GetTick>
 8004be4:	4602      	mov	r2, r0
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	1ad3      	subs	r3, r2, r3
 8004bea:	68ba      	ldr	r2, [r7, #8]
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d302      	bcc.n	8004bf6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d11d      	bne.n	8004c32 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	695b      	ldr	r3, [r3, #20]
 8004bfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c00:	2b40      	cmp	r3, #64	@ 0x40
 8004c02:	d016      	beq.n	8004c32 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	2200      	movs	r2, #0
 8004c08:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	2220      	movs	r2, #32
 8004c0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	2200      	movs	r2, #0
 8004c16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c1e:	f043 0220 	orr.w	r2, r3, #32
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	e007      	b.n	8004c42 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	695b      	ldr	r3, [r3, #20]
 8004c38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c3c:	2b40      	cmp	r3, #64	@ 0x40
 8004c3e:	d1ae      	bne.n	8004b9e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004c40:	2300      	movs	r3, #0
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	3710      	adds	r7, #16
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bd80      	pop	{r7, pc}

08004c4a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004c4a:	b480      	push	{r7}
 8004c4c:	b083      	sub	sp, #12
 8004c4e:	af00      	add	r7, sp, #0
 8004c50:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	695b      	ldr	r3, [r3, #20]
 8004c58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c60:	d11b      	bne.n	8004c9a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004c6a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2220      	movs	r2, #32
 8004c76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c86:	f043 0204 	orr.w	r2, r3, #4
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2200      	movs	r2, #0
 8004c92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	e000      	b.n	8004c9c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004c9a:	2300      	movs	r3, #0
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	370c      	adds	r7, #12
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca6:	4770      	bx	lr

08004ca8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b086      	sub	sp, #24
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d101      	bne.n	8004cba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	e267      	b.n	800518a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f003 0301 	and.w	r3, r3, #1
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d075      	beq.n	8004db2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004cc6:	4b88      	ldr	r3, [pc, #544]	@ (8004ee8 <HAL_RCC_OscConfig+0x240>)
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	f003 030c 	and.w	r3, r3, #12
 8004cce:	2b04      	cmp	r3, #4
 8004cd0:	d00c      	beq.n	8004cec <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004cd2:	4b85      	ldr	r3, [pc, #532]	@ (8004ee8 <HAL_RCC_OscConfig+0x240>)
 8004cd4:	689b      	ldr	r3, [r3, #8]
 8004cd6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004cda:	2b08      	cmp	r3, #8
 8004cdc:	d112      	bne.n	8004d04 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004cde:	4b82      	ldr	r3, [pc, #520]	@ (8004ee8 <HAL_RCC_OscConfig+0x240>)
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ce6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004cea:	d10b      	bne.n	8004d04 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cec:	4b7e      	ldr	r3, [pc, #504]	@ (8004ee8 <HAL_RCC_OscConfig+0x240>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d05b      	beq.n	8004db0 <HAL_RCC_OscConfig+0x108>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d157      	bne.n	8004db0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004d00:	2301      	movs	r3, #1
 8004d02:	e242      	b.n	800518a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d0c:	d106      	bne.n	8004d1c <HAL_RCC_OscConfig+0x74>
 8004d0e:	4b76      	ldr	r3, [pc, #472]	@ (8004ee8 <HAL_RCC_OscConfig+0x240>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a75      	ldr	r2, [pc, #468]	@ (8004ee8 <HAL_RCC_OscConfig+0x240>)
 8004d14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d18:	6013      	str	r3, [r2, #0]
 8004d1a:	e01d      	b.n	8004d58 <HAL_RCC_OscConfig+0xb0>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004d24:	d10c      	bne.n	8004d40 <HAL_RCC_OscConfig+0x98>
 8004d26:	4b70      	ldr	r3, [pc, #448]	@ (8004ee8 <HAL_RCC_OscConfig+0x240>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4a6f      	ldr	r2, [pc, #444]	@ (8004ee8 <HAL_RCC_OscConfig+0x240>)
 8004d2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d30:	6013      	str	r3, [r2, #0]
 8004d32:	4b6d      	ldr	r3, [pc, #436]	@ (8004ee8 <HAL_RCC_OscConfig+0x240>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a6c      	ldr	r2, [pc, #432]	@ (8004ee8 <HAL_RCC_OscConfig+0x240>)
 8004d38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d3c:	6013      	str	r3, [r2, #0]
 8004d3e:	e00b      	b.n	8004d58 <HAL_RCC_OscConfig+0xb0>
 8004d40:	4b69      	ldr	r3, [pc, #420]	@ (8004ee8 <HAL_RCC_OscConfig+0x240>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a68      	ldr	r2, [pc, #416]	@ (8004ee8 <HAL_RCC_OscConfig+0x240>)
 8004d46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d4a:	6013      	str	r3, [r2, #0]
 8004d4c:	4b66      	ldr	r3, [pc, #408]	@ (8004ee8 <HAL_RCC_OscConfig+0x240>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a65      	ldr	r2, [pc, #404]	@ (8004ee8 <HAL_RCC_OscConfig+0x240>)
 8004d52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d013      	beq.n	8004d88 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d60:	f7fe f8a6 	bl	8002eb0 <HAL_GetTick>
 8004d64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d66:	e008      	b.n	8004d7a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d68:	f7fe f8a2 	bl	8002eb0 <HAL_GetTick>
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	693b      	ldr	r3, [r7, #16]
 8004d70:	1ad3      	subs	r3, r2, r3
 8004d72:	2b64      	cmp	r3, #100	@ 0x64
 8004d74:	d901      	bls.n	8004d7a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004d76:	2303      	movs	r3, #3
 8004d78:	e207      	b.n	800518a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d7a:	4b5b      	ldr	r3, [pc, #364]	@ (8004ee8 <HAL_RCC_OscConfig+0x240>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d0f0      	beq.n	8004d68 <HAL_RCC_OscConfig+0xc0>
 8004d86:	e014      	b.n	8004db2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d88:	f7fe f892 	bl	8002eb0 <HAL_GetTick>
 8004d8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d8e:	e008      	b.n	8004da2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d90:	f7fe f88e 	bl	8002eb0 <HAL_GetTick>
 8004d94:	4602      	mov	r2, r0
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	1ad3      	subs	r3, r2, r3
 8004d9a:	2b64      	cmp	r3, #100	@ 0x64
 8004d9c:	d901      	bls.n	8004da2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004d9e:	2303      	movs	r3, #3
 8004da0:	e1f3      	b.n	800518a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004da2:	4b51      	ldr	r3, [pc, #324]	@ (8004ee8 <HAL_RCC_OscConfig+0x240>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d1f0      	bne.n	8004d90 <HAL_RCC_OscConfig+0xe8>
 8004dae:	e000      	b.n	8004db2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004db0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f003 0302 	and.w	r3, r3, #2
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d063      	beq.n	8004e86 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004dbe:	4b4a      	ldr	r3, [pc, #296]	@ (8004ee8 <HAL_RCC_OscConfig+0x240>)
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	f003 030c 	and.w	r3, r3, #12
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d00b      	beq.n	8004de2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004dca:	4b47      	ldr	r3, [pc, #284]	@ (8004ee8 <HAL_RCC_OscConfig+0x240>)
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004dd2:	2b08      	cmp	r3, #8
 8004dd4:	d11c      	bne.n	8004e10 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004dd6:	4b44      	ldr	r3, [pc, #272]	@ (8004ee8 <HAL_RCC_OscConfig+0x240>)
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d116      	bne.n	8004e10 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004de2:	4b41      	ldr	r3, [pc, #260]	@ (8004ee8 <HAL_RCC_OscConfig+0x240>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 0302 	and.w	r3, r3, #2
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d005      	beq.n	8004dfa <HAL_RCC_OscConfig+0x152>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	68db      	ldr	r3, [r3, #12]
 8004df2:	2b01      	cmp	r3, #1
 8004df4:	d001      	beq.n	8004dfa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004df6:	2301      	movs	r3, #1
 8004df8:	e1c7      	b.n	800518a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dfa:	4b3b      	ldr	r3, [pc, #236]	@ (8004ee8 <HAL_RCC_OscConfig+0x240>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	691b      	ldr	r3, [r3, #16]
 8004e06:	00db      	lsls	r3, r3, #3
 8004e08:	4937      	ldr	r1, [pc, #220]	@ (8004ee8 <HAL_RCC_OscConfig+0x240>)
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e0e:	e03a      	b.n	8004e86 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	68db      	ldr	r3, [r3, #12]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d020      	beq.n	8004e5a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e18:	4b34      	ldr	r3, [pc, #208]	@ (8004eec <HAL_RCC_OscConfig+0x244>)
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e1e:	f7fe f847 	bl	8002eb0 <HAL_GetTick>
 8004e22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e24:	e008      	b.n	8004e38 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e26:	f7fe f843 	bl	8002eb0 <HAL_GetTick>
 8004e2a:	4602      	mov	r2, r0
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	1ad3      	subs	r3, r2, r3
 8004e30:	2b02      	cmp	r3, #2
 8004e32:	d901      	bls.n	8004e38 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004e34:	2303      	movs	r3, #3
 8004e36:	e1a8      	b.n	800518a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e38:	4b2b      	ldr	r3, [pc, #172]	@ (8004ee8 <HAL_RCC_OscConfig+0x240>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f003 0302 	and.w	r3, r3, #2
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d0f0      	beq.n	8004e26 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e44:	4b28      	ldr	r3, [pc, #160]	@ (8004ee8 <HAL_RCC_OscConfig+0x240>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	691b      	ldr	r3, [r3, #16]
 8004e50:	00db      	lsls	r3, r3, #3
 8004e52:	4925      	ldr	r1, [pc, #148]	@ (8004ee8 <HAL_RCC_OscConfig+0x240>)
 8004e54:	4313      	orrs	r3, r2
 8004e56:	600b      	str	r3, [r1, #0]
 8004e58:	e015      	b.n	8004e86 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e5a:	4b24      	ldr	r3, [pc, #144]	@ (8004eec <HAL_RCC_OscConfig+0x244>)
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e60:	f7fe f826 	bl	8002eb0 <HAL_GetTick>
 8004e64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e66:	e008      	b.n	8004e7a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e68:	f7fe f822 	bl	8002eb0 <HAL_GetTick>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	1ad3      	subs	r3, r2, r3
 8004e72:	2b02      	cmp	r3, #2
 8004e74:	d901      	bls.n	8004e7a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004e76:	2303      	movs	r3, #3
 8004e78:	e187      	b.n	800518a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e7a:	4b1b      	ldr	r3, [pc, #108]	@ (8004ee8 <HAL_RCC_OscConfig+0x240>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f003 0302 	and.w	r3, r3, #2
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d1f0      	bne.n	8004e68 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f003 0308 	and.w	r3, r3, #8
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d036      	beq.n	8004f00 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	695b      	ldr	r3, [r3, #20]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d016      	beq.n	8004ec8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e9a:	4b15      	ldr	r3, [pc, #84]	@ (8004ef0 <HAL_RCC_OscConfig+0x248>)
 8004e9c:	2201      	movs	r2, #1
 8004e9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ea0:	f7fe f806 	bl	8002eb0 <HAL_GetTick>
 8004ea4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ea6:	e008      	b.n	8004eba <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ea8:	f7fe f802 	bl	8002eb0 <HAL_GetTick>
 8004eac:	4602      	mov	r2, r0
 8004eae:	693b      	ldr	r3, [r7, #16]
 8004eb0:	1ad3      	subs	r3, r2, r3
 8004eb2:	2b02      	cmp	r3, #2
 8004eb4:	d901      	bls.n	8004eba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004eb6:	2303      	movs	r3, #3
 8004eb8:	e167      	b.n	800518a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004eba:	4b0b      	ldr	r3, [pc, #44]	@ (8004ee8 <HAL_RCC_OscConfig+0x240>)
 8004ebc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ebe:	f003 0302 	and.w	r3, r3, #2
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d0f0      	beq.n	8004ea8 <HAL_RCC_OscConfig+0x200>
 8004ec6:	e01b      	b.n	8004f00 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ec8:	4b09      	ldr	r3, [pc, #36]	@ (8004ef0 <HAL_RCC_OscConfig+0x248>)
 8004eca:	2200      	movs	r2, #0
 8004ecc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ece:	f7fd ffef 	bl	8002eb0 <HAL_GetTick>
 8004ed2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ed4:	e00e      	b.n	8004ef4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ed6:	f7fd ffeb 	bl	8002eb0 <HAL_GetTick>
 8004eda:	4602      	mov	r2, r0
 8004edc:	693b      	ldr	r3, [r7, #16]
 8004ede:	1ad3      	subs	r3, r2, r3
 8004ee0:	2b02      	cmp	r3, #2
 8004ee2:	d907      	bls.n	8004ef4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004ee4:	2303      	movs	r3, #3
 8004ee6:	e150      	b.n	800518a <HAL_RCC_OscConfig+0x4e2>
 8004ee8:	40023800 	.word	0x40023800
 8004eec:	42470000 	.word	0x42470000
 8004ef0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ef4:	4b88      	ldr	r3, [pc, #544]	@ (8005118 <HAL_RCC_OscConfig+0x470>)
 8004ef6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ef8:	f003 0302 	and.w	r3, r3, #2
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d1ea      	bne.n	8004ed6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f003 0304 	and.w	r3, r3, #4
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	f000 8097 	beq.w	800503c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f12:	4b81      	ldr	r3, [pc, #516]	@ (8005118 <HAL_RCC_OscConfig+0x470>)
 8004f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d10f      	bne.n	8004f3e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f1e:	2300      	movs	r3, #0
 8004f20:	60bb      	str	r3, [r7, #8]
 8004f22:	4b7d      	ldr	r3, [pc, #500]	@ (8005118 <HAL_RCC_OscConfig+0x470>)
 8004f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f26:	4a7c      	ldr	r2, [pc, #496]	@ (8005118 <HAL_RCC_OscConfig+0x470>)
 8004f28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004f2e:	4b7a      	ldr	r3, [pc, #488]	@ (8005118 <HAL_RCC_OscConfig+0x470>)
 8004f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f36:	60bb      	str	r3, [r7, #8]
 8004f38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f3e:	4b77      	ldr	r3, [pc, #476]	@ (800511c <HAL_RCC_OscConfig+0x474>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d118      	bne.n	8004f7c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f4a:	4b74      	ldr	r3, [pc, #464]	@ (800511c <HAL_RCC_OscConfig+0x474>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4a73      	ldr	r2, [pc, #460]	@ (800511c <HAL_RCC_OscConfig+0x474>)
 8004f50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f56:	f7fd ffab 	bl	8002eb0 <HAL_GetTick>
 8004f5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f5c:	e008      	b.n	8004f70 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f5e:	f7fd ffa7 	bl	8002eb0 <HAL_GetTick>
 8004f62:	4602      	mov	r2, r0
 8004f64:	693b      	ldr	r3, [r7, #16]
 8004f66:	1ad3      	subs	r3, r2, r3
 8004f68:	2b02      	cmp	r3, #2
 8004f6a:	d901      	bls.n	8004f70 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004f6c:	2303      	movs	r3, #3
 8004f6e:	e10c      	b.n	800518a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f70:	4b6a      	ldr	r3, [pc, #424]	@ (800511c <HAL_RCC_OscConfig+0x474>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d0f0      	beq.n	8004f5e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	689b      	ldr	r3, [r3, #8]
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d106      	bne.n	8004f92 <HAL_RCC_OscConfig+0x2ea>
 8004f84:	4b64      	ldr	r3, [pc, #400]	@ (8005118 <HAL_RCC_OscConfig+0x470>)
 8004f86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f88:	4a63      	ldr	r2, [pc, #396]	@ (8005118 <HAL_RCC_OscConfig+0x470>)
 8004f8a:	f043 0301 	orr.w	r3, r3, #1
 8004f8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f90:	e01c      	b.n	8004fcc <HAL_RCC_OscConfig+0x324>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	689b      	ldr	r3, [r3, #8]
 8004f96:	2b05      	cmp	r3, #5
 8004f98:	d10c      	bne.n	8004fb4 <HAL_RCC_OscConfig+0x30c>
 8004f9a:	4b5f      	ldr	r3, [pc, #380]	@ (8005118 <HAL_RCC_OscConfig+0x470>)
 8004f9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f9e:	4a5e      	ldr	r2, [pc, #376]	@ (8005118 <HAL_RCC_OscConfig+0x470>)
 8004fa0:	f043 0304 	orr.w	r3, r3, #4
 8004fa4:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fa6:	4b5c      	ldr	r3, [pc, #368]	@ (8005118 <HAL_RCC_OscConfig+0x470>)
 8004fa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004faa:	4a5b      	ldr	r2, [pc, #364]	@ (8005118 <HAL_RCC_OscConfig+0x470>)
 8004fac:	f043 0301 	orr.w	r3, r3, #1
 8004fb0:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fb2:	e00b      	b.n	8004fcc <HAL_RCC_OscConfig+0x324>
 8004fb4:	4b58      	ldr	r3, [pc, #352]	@ (8005118 <HAL_RCC_OscConfig+0x470>)
 8004fb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fb8:	4a57      	ldr	r2, [pc, #348]	@ (8005118 <HAL_RCC_OscConfig+0x470>)
 8004fba:	f023 0301 	bic.w	r3, r3, #1
 8004fbe:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fc0:	4b55      	ldr	r3, [pc, #340]	@ (8005118 <HAL_RCC_OscConfig+0x470>)
 8004fc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fc4:	4a54      	ldr	r2, [pc, #336]	@ (8005118 <HAL_RCC_OscConfig+0x470>)
 8004fc6:	f023 0304 	bic.w	r3, r3, #4
 8004fca:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d015      	beq.n	8005000 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fd4:	f7fd ff6c 	bl	8002eb0 <HAL_GetTick>
 8004fd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fda:	e00a      	b.n	8004ff2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fdc:	f7fd ff68 	bl	8002eb0 <HAL_GetTick>
 8004fe0:	4602      	mov	r2, r0
 8004fe2:	693b      	ldr	r3, [r7, #16]
 8004fe4:	1ad3      	subs	r3, r2, r3
 8004fe6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d901      	bls.n	8004ff2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004fee:	2303      	movs	r3, #3
 8004ff0:	e0cb      	b.n	800518a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ff2:	4b49      	ldr	r3, [pc, #292]	@ (8005118 <HAL_RCC_OscConfig+0x470>)
 8004ff4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ff6:	f003 0302 	and.w	r3, r3, #2
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d0ee      	beq.n	8004fdc <HAL_RCC_OscConfig+0x334>
 8004ffe:	e014      	b.n	800502a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005000:	f7fd ff56 	bl	8002eb0 <HAL_GetTick>
 8005004:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005006:	e00a      	b.n	800501e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005008:	f7fd ff52 	bl	8002eb0 <HAL_GetTick>
 800500c:	4602      	mov	r2, r0
 800500e:	693b      	ldr	r3, [r7, #16]
 8005010:	1ad3      	subs	r3, r2, r3
 8005012:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005016:	4293      	cmp	r3, r2
 8005018:	d901      	bls.n	800501e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800501a:	2303      	movs	r3, #3
 800501c:	e0b5      	b.n	800518a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800501e:	4b3e      	ldr	r3, [pc, #248]	@ (8005118 <HAL_RCC_OscConfig+0x470>)
 8005020:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005022:	f003 0302 	and.w	r3, r3, #2
 8005026:	2b00      	cmp	r3, #0
 8005028:	d1ee      	bne.n	8005008 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800502a:	7dfb      	ldrb	r3, [r7, #23]
 800502c:	2b01      	cmp	r3, #1
 800502e:	d105      	bne.n	800503c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005030:	4b39      	ldr	r3, [pc, #228]	@ (8005118 <HAL_RCC_OscConfig+0x470>)
 8005032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005034:	4a38      	ldr	r2, [pc, #224]	@ (8005118 <HAL_RCC_OscConfig+0x470>)
 8005036:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800503a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	699b      	ldr	r3, [r3, #24]
 8005040:	2b00      	cmp	r3, #0
 8005042:	f000 80a1 	beq.w	8005188 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005046:	4b34      	ldr	r3, [pc, #208]	@ (8005118 <HAL_RCC_OscConfig+0x470>)
 8005048:	689b      	ldr	r3, [r3, #8]
 800504a:	f003 030c 	and.w	r3, r3, #12
 800504e:	2b08      	cmp	r3, #8
 8005050:	d05c      	beq.n	800510c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	699b      	ldr	r3, [r3, #24]
 8005056:	2b02      	cmp	r3, #2
 8005058:	d141      	bne.n	80050de <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800505a:	4b31      	ldr	r3, [pc, #196]	@ (8005120 <HAL_RCC_OscConfig+0x478>)
 800505c:	2200      	movs	r2, #0
 800505e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005060:	f7fd ff26 	bl	8002eb0 <HAL_GetTick>
 8005064:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005066:	e008      	b.n	800507a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005068:	f7fd ff22 	bl	8002eb0 <HAL_GetTick>
 800506c:	4602      	mov	r2, r0
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	1ad3      	subs	r3, r2, r3
 8005072:	2b02      	cmp	r3, #2
 8005074:	d901      	bls.n	800507a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005076:	2303      	movs	r3, #3
 8005078:	e087      	b.n	800518a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800507a:	4b27      	ldr	r3, [pc, #156]	@ (8005118 <HAL_RCC_OscConfig+0x470>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005082:	2b00      	cmp	r3, #0
 8005084:	d1f0      	bne.n	8005068 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	69da      	ldr	r2, [r3, #28]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6a1b      	ldr	r3, [r3, #32]
 800508e:	431a      	orrs	r2, r3
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005094:	019b      	lsls	r3, r3, #6
 8005096:	431a      	orrs	r2, r3
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800509c:	085b      	lsrs	r3, r3, #1
 800509e:	3b01      	subs	r3, #1
 80050a0:	041b      	lsls	r3, r3, #16
 80050a2:	431a      	orrs	r2, r3
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050a8:	061b      	lsls	r3, r3, #24
 80050aa:	491b      	ldr	r1, [pc, #108]	@ (8005118 <HAL_RCC_OscConfig+0x470>)
 80050ac:	4313      	orrs	r3, r2
 80050ae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80050b0:	4b1b      	ldr	r3, [pc, #108]	@ (8005120 <HAL_RCC_OscConfig+0x478>)
 80050b2:	2201      	movs	r2, #1
 80050b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050b6:	f7fd fefb 	bl	8002eb0 <HAL_GetTick>
 80050ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050bc:	e008      	b.n	80050d0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050be:	f7fd fef7 	bl	8002eb0 <HAL_GetTick>
 80050c2:	4602      	mov	r2, r0
 80050c4:	693b      	ldr	r3, [r7, #16]
 80050c6:	1ad3      	subs	r3, r2, r3
 80050c8:	2b02      	cmp	r3, #2
 80050ca:	d901      	bls.n	80050d0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80050cc:	2303      	movs	r3, #3
 80050ce:	e05c      	b.n	800518a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050d0:	4b11      	ldr	r3, [pc, #68]	@ (8005118 <HAL_RCC_OscConfig+0x470>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d0f0      	beq.n	80050be <HAL_RCC_OscConfig+0x416>
 80050dc:	e054      	b.n	8005188 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050de:	4b10      	ldr	r3, [pc, #64]	@ (8005120 <HAL_RCC_OscConfig+0x478>)
 80050e0:	2200      	movs	r2, #0
 80050e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050e4:	f7fd fee4 	bl	8002eb0 <HAL_GetTick>
 80050e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050ea:	e008      	b.n	80050fe <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050ec:	f7fd fee0 	bl	8002eb0 <HAL_GetTick>
 80050f0:	4602      	mov	r2, r0
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	1ad3      	subs	r3, r2, r3
 80050f6:	2b02      	cmp	r3, #2
 80050f8:	d901      	bls.n	80050fe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80050fa:	2303      	movs	r3, #3
 80050fc:	e045      	b.n	800518a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050fe:	4b06      	ldr	r3, [pc, #24]	@ (8005118 <HAL_RCC_OscConfig+0x470>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005106:	2b00      	cmp	r3, #0
 8005108:	d1f0      	bne.n	80050ec <HAL_RCC_OscConfig+0x444>
 800510a:	e03d      	b.n	8005188 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	699b      	ldr	r3, [r3, #24]
 8005110:	2b01      	cmp	r3, #1
 8005112:	d107      	bne.n	8005124 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005114:	2301      	movs	r3, #1
 8005116:	e038      	b.n	800518a <HAL_RCC_OscConfig+0x4e2>
 8005118:	40023800 	.word	0x40023800
 800511c:	40007000 	.word	0x40007000
 8005120:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005124:	4b1b      	ldr	r3, [pc, #108]	@ (8005194 <HAL_RCC_OscConfig+0x4ec>)
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	699b      	ldr	r3, [r3, #24]
 800512e:	2b01      	cmp	r3, #1
 8005130:	d028      	beq.n	8005184 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800513c:	429a      	cmp	r2, r3
 800513e:	d121      	bne.n	8005184 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800514a:	429a      	cmp	r2, r3
 800514c:	d11a      	bne.n	8005184 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800514e:	68fa      	ldr	r2, [r7, #12]
 8005150:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005154:	4013      	ands	r3, r2
 8005156:	687a      	ldr	r2, [r7, #4]
 8005158:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800515a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800515c:	4293      	cmp	r3, r2
 800515e:	d111      	bne.n	8005184 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800516a:	085b      	lsrs	r3, r3, #1
 800516c:	3b01      	subs	r3, #1
 800516e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005170:	429a      	cmp	r2, r3
 8005172:	d107      	bne.n	8005184 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800517e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005180:	429a      	cmp	r2, r3
 8005182:	d001      	beq.n	8005188 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005184:	2301      	movs	r3, #1
 8005186:	e000      	b.n	800518a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005188:	2300      	movs	r3, #0
}
 800518a:	4618      	mov	r0, r3
 800518c:	3718      	adds	r7, #24
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}
 8005192:	bf00      	nop
 8005194:	40023800 	.word	0x40023800

08005198 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b084      	sub	sp, #16
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
 80051a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d101      	bne.n	80051ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80051a8:	2301      	movs	r3, #1
 80051aa:	e0cc      	b.n	8005346 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80051ac:	4b68      	ldr	r3, [pc, #416]	@ (8005350 <HAL_RCC_ClockConfig+0x1b8>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f003 0307 	and.w	r3, r3, #7
 80051b4:	683a      	ldr	r2, [r7, #0]
 80051b6:	429a      	cmp	r2, r3
 80051b8:	d90c      	bls.n	80051d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051ba:	4b65      	ldr	r3, [pc, #404]	@ (8005350 <HAL_RCC_ClockConfig+0x1b8>)
 80051bc:	683a      	ldr	r2, [r7, #0]
 80051be:	b2d2      	uxtb	r2, r2
 80051c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051c2:	4b63      	ldr	r3, [pc, #396]	@ (8005350 <HAL_RCC_ClockConfig+0x1b8>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f003 0307 	and.w	r3, r3, #7
 80051ca:	683a      	ldr	r2, [r7, #0]
 80051cc:	429a      	cmp	r2, r3
 80051ce:	d001      	beq.n	80051d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80051d0:	2301      	movs	r3, #1
 80051d2:	e0b8      	b.n	8005346 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f003 0302 	and.w	r3, r3, #2
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d020      	beq.n	8005222 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f003 0304 	and.w	r3, r3, #4
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d005      	beq.n	80051f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80051ec:	4b59      	ldr	r3, [pc, #356]	@ (8005354 <HAL_RCC_ClockConfig+0x1bc>)
 80051ee:	689b      	ldr	r3, [r3, #8]
 80051f0:	4a58      	ldr	r2, [pc, #352]	@ (8005354 <HAL_RCC_ClockConfig+0x1bc>)
 80051f2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80051f6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f003 0308 	and.w	r3, r3, #8
 8005200:	2b00      	cmp	r3, #0
 8005202:	d005      	beq.n	8005210 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005204:	4b53      	ldr	r3, [pc, #332]	@ (8005354 <HAL_RCC_ClockConfig+0x1bc>)
 8005206:	689b      	ldr	r3, [r3, #8]
 8005208:	4a52      	ldr	r2, [pc, #328]	@ (8005354 <HAL_RCC_ClockConfig+0x1bc>)
 800520a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800520e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005210:	4b50      	ldr	r3, [pc, #320]	@ (8005354 <HAL_RCC_ClockConfig+0x1bc>)
 8005212:	689b      	ldr	r3, [r3, #8]
 8005214:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	689b      	ldr	r3, [r3, #8]
 800521c:	494d      	ldr	r1, [pc, #308]	@ (8005354 <HAL_RCC_ClockConfig+0x1bc>)
 800521e:	4313      	orrs	r3, r2
 8005220:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f003 0301 	and.w	r3, r3, #1
 800522a:	2b00      	cmp	r3, #0
 800522c:	d044      	beq.n	80052b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	2b01      	cmp	r3, #1
 8005234:	d107      	bne.n	8005246 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005236:	4b47      	ldr	r3, [pc, #284]	@ (8005354 <HAL_RCC_ClockConfig+0x1bc>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800523e:	2b00      	cmp	r3, #0
 8005240:	d119      	bne.n	8005276 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005242:	2301      	movs	r3, #1
 8005244:	e07f      	b.n	8005346 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	2b02      	cmp	r3, #2
 800524c:	d003      	beq.n	8005256 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005252:	2b03      	cmp	r3, #3
 8005254:	d107      	bne.n	8005266 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005256:	4b3f      	ldr	r3, [pc, #252]	@ (8005354 <HAL_RCC_ClockConfig+0x1bc>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800525e:	2b00      	cmp	r3, #0
 8005260:	d109      	bne.n	8005276 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005262:	2301      	movs	r3, #1
 8005264:	e06f      	b.n	8005346 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005266:	4b3b      	ldr	r3, [pc, #236]	@ (8005354 <HAL_RCC_ClockConfig+0x1bc>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f003 0302 	and.w	r3, r3, #2
 800526e:	2b00      	cmp	r3, #0
 8005270:	d101      	bne.n	8005276 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	e067      	b.n	8005346 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005276:	4b37      	ldr	r3, [pc, #220]	@ (8005354 <HAL_RCC_ClockConfig+0x1bc>)
 8005278:	689b      	ldr	r3, [r3, #8]
 800527a:	f023 0203 	bic.w	r2, r3, #3
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	4934      	ldr	r1, [pc, #208]	@ (8005354 <HAL_RCC_ClockConfig+0x1bc>)
 8005284:	4313      	orrs	r3, r2
 8005286:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005288:	f7fd fe12 	bl	8002eb0 <HAL_GetTick>
 800528c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800528e:	e00a      	b.n	80052a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005290:	f7fd fe0e 	bl	8002eb0 <HAL_GetTick>
 8005294:	4602      	mov	r2, r0
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	1ad3      	subs	r3, r2, r3
 800529a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800529e:	4293      	cmp	r3, r2
 80052a0:	d901      	bls.n	80052a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80052a2:	2303      	movs	r3, #3
 80052a4:	e04f      	b.n	8005346 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052a6:	4b2b      	ldr	r3, [pc, #172]	@ (8005354 <HAL_RCC_ClockConfig+0x1bc>)
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	f003 020c 	and.w	r2, r3, #12
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	009b      	lsls	r3, r3, #2
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d1eb      	bne.n	8005290 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80052b8:	4b25      	ldr	r3, [pc, #148]	@ (8005350 <HAL_RCC_ClockConfig+0x1b8>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f003 0307 	and.w	r3, r3, #7
 80052c0:	683a      	ldr	r2, [r7, #0]
 80052c2:	429a      	cmp	r2, r3
 80052c4:	d20c      	bcs.n	80052e0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052c6:	4b22      	ldr	r3, [pc, #136]	@ (8005350 <HAL_RCC_ClockConfig+0x1b8>)
 80052c8:	683a      	ldr	r2, [r7, #0]
 80052ca:	b2d2      	uxtb	r2, r2
 80052cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80052ce:	4b20      	ldr	r3, [pc, #128]	@ (8005350 <HAL_RCC_ClockConfig+0x1b8>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f003 0307 	and.w	r3, r3, #7
 80052d6:	683a      	ldr	r2, [r7, #0]
 80052d8:	429a      	cmp	r2, r3
 80052da:	d001      	beq.n	80052e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80052dc:	2301      	movs	r3, #1
 80052de:	e032      	b.n	8005346 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f003 0304 	and.w	r3, r3, #4
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d008      	beq.n	80052fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80052ec:	4b19      	ldr	r3, [pc, #100]	@ (8005354 <HAL_RCC_ClockConfig+0x1bc>)
 80052ee:	689b      	ldr	r3, [r3, #8]
 80052f0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	68db      	ldr	r3, [r3, #12]
 80052f8:	4916      	ldr	r1, [pc, #88]	@ (8005354 <HAL_RCC_ClockConfig+0x1bc>)
 80052fa:	4313      	orrs	r3, r2
 80052fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f003 0308 	and.w	r3, r3, #8
 8005306:	2b00      	cmp	r3, #0
 8005308:	d009      	beq.n	800531e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800530a:	4b12      	ldr	r3, [pc, #72]	@ (8005354 <HAL_RCC_ClockConfig+0x1bc>)
 800530c:	689b      	ldr	r3, [r3, #8]
 800530e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	691b      	ldr	r3, [r3, #16]
 8005316:	00db      	lsls	r3, r3, #3
 8005318:	490e      	ldr	r1, [pc, #56]	@ (8005354 <HAL_RCC_ClockConfig+0x1bc>)
 800531a:	4313      	orrs	r3, r2
 800531c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800531e:	f000 f821 	bl	8005364 <HAL_RCC_GetSysClockFreq>
 8005322:	4602      	mov	r2, r0
 8005324:	4b0b      	ldr	r3, [pc, #44]	@ (8005354 <HAL_RCC_ClockConfig+0x1bc>)
 8005326:	689b      	ldr	r3, [r3, #8]
 8005328:	091b      	lsrs	r3, r3, #4
 800532a:	f003 030f 	and.w	r3, r3, #15
 800532e:	490a      	ldr	r1, [pc, #40]	@ (8005358 <HAL_RCC_ClockConfig+0x1c0>)
 8005330:	5ccb      	ldrb	r3, [r1, r3]
 8005332:	fa22 f303 	lsr.w	r3, r2, r3
 8005336:	4a09      	ldr	r2, [pc, #36]	@ (800535c <HAL_RCC_ClockConfig+0x1c4>)
 8005338:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800533a:	4b09      	ldr	r3, [pc, #36]	@ (8005360 <HAL_RCC_ClockConfig+0x1c8>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4618      	mov	r0, r3
 8005340:	f7fd fd72 	bl	8002e28 <HAL_InitTick>

  return HAL_OK;
 8005344:	2300      	movs	r3, #0
}
 8005346:	4618      	mov	r0, r3
 8005348:	3710      	adds	r7, #16
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}
 800534e:	bf00      	nop
 8005350:	40023c00 	.word	0x40023c00
 8005354:	40023800 	.word	0x40023800
 8005358:	0801c18c 	.word	0x0801c18c
 800535c:	20000014 	.word	0x20000014
 8005360:	20000018 	.word	0x20000018

08005364 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005364:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005368:	b090      	sub	sp, #64	@ 0x40
 800536a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800536c:	2300      	movs	r3, #0
 800536e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005370:	2300      	movs	r3, #0
 8005372:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005374:	2300      	movs	r3, #0
 8005376:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005378:	2300      	movs	r3, #0
 800537a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800537c:	4b59      	ldr	r3, [pc, #356]	@ (80054e4 <HAL_RCC_GetSysClockFreq+0x180>)
 800537e:	689b      	ldr	r3, [r3, #8]
 8005380:	f003 030c 	and.w	r3, r3, #12
 8005384:	2b08      	cmp	r3, #8
 8005386:	d00d      	beq.n	80053a4 <HAL_RCC_GetSysClockFreq+0x40>
 8005388:	2b08      	cmp	r3, #8
 800538a:	f200 80a1 	bhi.w	80054d0 <HAL_RCC_GetSysClockFreq+0x16c>
 800538e:	2b00      	cmp	r3, #0
 8005390:	d002      	beq.n	8005398 <HAL_RCC_GetSysClockFreq+0x34>
 8005392:	2b04      	cmp	r3, #4
 8005394:	d003      	beq.n	800539e <HAL_RCC_GetSysClockFreq+0x3a>
 8005396:	e09b      	b.n	80054d0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005398:	4b53      	ldr	r3, [pc, #332]	@ (80054e8 <HAL_RCC_GetSysClockFreq+0x184>)
 800539a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800539c:	e09b      	b.n	80054d6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800539e:	4b53      	ldr	r3, [pc, #332]	@ (80054ec <HAL_RCC_GetSysClockFreq+0x188>)
 80053a0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80053a2:	e098      	b.n	80054d6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80053a4:	4b4f      	ldr	r3, [pc, #316]	@ (80054e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80053ac:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80053ae:	4b4d      	ldr	r3, [pc, #308]	@ (80054e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d028      	beq.n	800540c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80053ba:	4b4a      	ldr	r3, [pc, #296]	@ (80054e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	099b      	lsrs	r3, r3, #6
 80053c0:	2200      	movs	r2, #0
 80053c2:	623b      	str	r3, [r7, #32]
 80053c4:	627a      	str	r2, [r7, #36]	@ 0x24
 80053c6:	6a3b      	ldr	r3, [r7, #32]
 80053c8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80053cc:	2100      	movs	r1, #0
 80053ce:	4b47      	ldr	r3, [pc, #284]	@ (80054ec <HAL_RCC_GetSysClockFreq+0x188>)
 80053d0:	fb03 f201 	mul.w	r2, r3, r1
 80053d4:	2300      	movs	r3, #0
 80053d6:	fb00 f303 	mul.w	r3, r0, r3
 80053da:	4413      	add	r3, r2
 80053dc:	4a43      	ldr	r2, [pc, #268]	@ (80054ec <HAL_RCC_GetSysClockFreq+0x188>)
 80053de:	fba0 1202 	umull	r1, r2, r0, r2
 80053e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80053e4:	460a      	mov	r2, r1
 80053e6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80053e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80053ea:	4413      	add	r3, r2
 80053ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053f0:	2200      	movs	r2, #0
 80053f2:	61bb      	str	r3, [r7, #24]
 80053f4:	61fa      	str	r2, [r7, #28]
 80053f6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80053fa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80053fe:	f7fb fc8b 	bl	8000d18 <__aeabi_uldivmod>
 8005402:	4602      	mov	r2, r0
 8005404:	460b      	mov	r3, r1
 8005406:	4613      	mov	r3, r2
 8005408:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800540a:	e053      	b.n	80054b4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800540c:	4b35      	ldr	r3, [pc, #212]	@ (80054e4 <HAL_RCC_GetSysClockFreq+0x180>)
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	099b      	lsrs	r3, r3, #6
 8005412:	2200      	movs	r2, #0
 8005414:	613b      	str	r3, [r7, #16]
 8005416:	617a      	str	r2, [r7, #20]
 8005418:	693b      	ldr	r3, [r7, #16]
 800541a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800541e:	f04f 0b00 	mov.w	fp, #0
 8005422:	4652      	mov	r2, sl
 8005424:	465b      	mov	r3, fp
 8005426:	f04f 0000 	mov.w	r0, #0
 800542a:	f04f 0100 	mov.w	r1, #0
 800542e:	0159      	lsls	r1, r3, #5
 8005430:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005434:	0150      	lsls	r0, r2, #5
 8005436:	4602      	mov	r2, r0
 8005438:	460b      	mov	r3, r1
 800543a:	ebb2 080a 	subs.w	r8, r2, sl
 800543e:	eb63 090b 	sbc.w	r9, r3, fp
 8005442:	f04f 0200 	mov.w	r2, #0
 8005446:	f04f 0300 	mov.w	r3, #0
 800544a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800544e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005452:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005456:	ebb2 0408 	subs.w	r4, r2, r8
 800545a:	eb63 0509 	sbc.w	r5, r3, r9
 800545e:	f04f 0200 	mov.w	r2, #0
 8005462:	f04f 0300 	mov.w	r3, #0
 8005466:	00eb      	lsls	r3, r5, #3
 8005468:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800546c:	00e2      	lsls	r2, r4, #3
 800546e:	4614      	mov	r4, r2
 8005470:	461d      	mov	r5, r3
 8005472:	eb14 030a 	adds.w	r3, r4, sl
 8005476:	603b      	str	r3, [r7, #0]
 8005478:	eb45 030b 	adc.w	r3, r5, fp
 800547c:	607b      	str	r3, [r7, #4]
 800547e:	f04f 0200 	mov.w	r2, #0
 8005482:	f04f 0300 	mov.w	r3, #0
 8005486:	e9d7 4500 	ldrd	r4, r5, [r7]
 800548a:	4629      	mov	r1, r5
 800548c:	028b      	lsls	r3, r1, #10
 800548e:	4621      	mov	r1, r4
 8005490:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005494:	4621      	mov	r1, r4
 8005496:	028a      	lsls	r2, r1, #10
 8005498:	4610      	mov	r0, r2
 800549a:	4619      	mov	r1, r3
 800549c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800549e:	2200      	movs	r2, #0
 80054a0:	60bb      	str	r3, [r7, #8]
 80054a2:	60fa      	str	r2, [r7, #12]
 80054a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80054a8:	f7fb fc36 	bl	8000d18 <__aeabi_uldivmod>
 80054ac:	4602      	mov	r2, r0
 80054ae:	460b      	mov	r3, r1
 80054b0:	4613      	mov	r3, r2
 80054b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80054b4:	4b0b      	ldr	r3, [pc, #44]	@ (80054e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	0c1b      	lsrs	r3, r3, #16
 80054ba:	f003 0303 	and.w	r3, r3, #3
 80054be:	3301      	adds	r3, #1
 80054c0:	005b      	lsls	r3, r3, #1
 80054c2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80054c4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80054c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80054cc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80054ce:	e002      	b.n	80054d6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80054d0:	4b05      	ldr	r3, [pc, #20]	@ (80054e8 <HAL_RCC_GetSysClockFreq+0x184>)
 80054d2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80054d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80054d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80054d8:	4618      	mov	r0, r3
 80054da:	3740      	adds	r7, #64	@ 0x40
 80054dc:	46bd      	mov	sp, r7
 80054de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80054e2:	bf00      	nop
 80054e4:	40023800 	.word	0x40023800
 80054e8:	00f42400 	.word	0x00f42400
 80054ec:	017d7840 	.word	0x017d7840

080054f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80054f0:	b480      	push	{r7}
 80054f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80054f4:	4b03      	ldr	r3, [pc, #12]	@ (8005504 <HAL_RCC_GetHCLKFreq+0x14>)
 80054f6:	681b      	ldr	r3, [r3, #0]
}
 80054f8:	4618      	mov	r0, r3
 80054fa:	46bd      	mov	sp, r7
 80054fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005500:	4770      	bx	lr
 8005502:	bf00      	nop
 8005504:	20000014 	.word	0x20000014

08005508 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800550c:	f7ff fff0 	bl	80054f0 <HAL_RCC_GetHCLKFreq>
 8005510:	4602      	mov	r2, r0
 8005512:	4b05      	ldr	r3, [pc, #20]	@ (8005528 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005514:	689b      	ldr	r3, [r3, #8]
 8005516:	0a9b      	lsrs	r3, r3, #10
 8005518:	f003 0307 	and.w	r3, r3, #7
 800551c:	4903      	ldr	r1, [pc, #12]	@ (800552c <HAL_RCC_GetPCLK1Freq+0x24>)
 800551e:	5ccb      	ldrb	r3, [r1, r3]
 8005520:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005524:	4618      	mov	r0, r3
 8005526:	bd80      	pop	{r7, pc}
 8005528:	40023800 	.word	0x40023800
 800552c:	0801c19c 	.word	0x0801c19c

08005530 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005534:	f7ff ffdc 	bl	80054f0 <HAL_RCC_GetHCLKFreq>
 8005538:	4602      	mov	r2, r0
 800553a:	4b05      	ldr	r3, [pc, #20]	@ (8005550 <HAL_RCC_GetPCLK2Freq+0x20>)
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	0b5b      	lsrs	r3, r3, #13
 8005540:	f003 0307 	and.w	r3, r3, #7
 8005544:	4903      	ldr	r1, [pc, #12]	@ (8005554 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005546:	5ccb      	ldrb	r3, [r1, r3]
 8005548:	fa22 f303 	lsr.w	r3, r2, r3
}
 800554c:	4618      	mov	r0, r3
 800554e:	bd80      	pop	{r7, pc}
 8005550:	40023800 	.word	0x40023800
 8005554:	0801c19c 	.word	0x0801c19c

08005558 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b082      	sub	sp, #8
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d101      	bne.n	800556a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005566:	2301      	movs	r3, #1
 8005568:	e042      	b.n	80055f0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005570:	b2db      	uxtb	r3, r3
 8005572:	2b00      	cmp	r3, #0
 8005574:	d106      	bne.n	8005584 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2200      	movs	r2, #0
 800557a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800557e:	6878      	ldr	r0, [r7, #4]
 8005580:	f7fd f982 	bl	8002888 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2224      	movs	r2, #36	@ 0x24
 8005588:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	68da      	ldr	r2, [r3, #12]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800559a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800559c:	6878      	ldr	r0, [r7, #4]
 800559e:	f000 fff5 	bl	800658c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	691a      	ldr	r2, [r3, #16]
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80055b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	695a      	ldr	r2, [r3, #20]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80055c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	68da      	ldr	r2, [r3, #12]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80055d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2200      	movs	r2, #0
 80055d6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2220      	movs	r2, #32
 80055dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2220      	movs	r2, #32
 80055e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2200      	movs	r2, #0
 80055ec:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80055ee:	2300      	movs	r3, #0
}
 80055f0:	4618      	mov	r0, r3
 80055f2:	3708      	adds	r7, #8
 80055f4:	46bd      	mov	sp, r7
 80055f6:	bd80      	pop	{r7, pc}

080055f8 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b08c      	sub	sp, #48	@ 0x30
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	60f8      	str	r0, [r7, #12]
 8005600:	60b9      	str	r1, [r7, #8]
 8005602:	4613      	mov	r3, r2
 8005604:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800560c:	b2db      	uxtb	r3, r3
 800560e:	2b20      	cmp	r3, #32
 8005610:	d162      	bne.n	80056d8 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8005612:	68bb      	ldr	r3, [r7, #8]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d002      	beq.n	800561e <HAL_UART_Transmit_DMA+0x26>
 8005618:	88fb      	ldrh	r3, [r7, #6]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d101      	bne.n	8005622 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800561e:	2301      	movs	r3, #1
 8005620:	e05b      	b.n	80056da <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8005622:	68ba      	ldr	r2, [r7, #8]
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	88fa      	ldrh	r2, [r7, #6]
 800562c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	88fa      	ldrh	r2, [r7, #6]
 8005632:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2200      	movs	r2, #0
 8005638:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2221      	movs	r2, #33	@ 0x21
 800563e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005646:	4a27      	ldr	r2, [pc, #156]	@ (80056e4 <HAL_UART_Transmit_DMA+0xec>)
 8005648:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800564e:	4a26      	ldr	r2, [pc, #152]	@ (80056e8 <HAL_UART_Transmit_DMA+0xf0>)
 8005650:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005656:	4a25      	ldr	r2, [pc, #148]	@ (80056ec <HAL_UART_Transmit_DMA+0xf4>)
 8005658:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800565e:	2200      	movs	r2, #0
 8005660:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8005662:	f107 0308 	add.w	r3, r7, #8
 8005666:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800566c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800566e:	6819      	ldr	r1, [r3, #0]
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	3304      	adds	r3, #4
 8005676:	461a      	mov	r2, r3
 8005678:	88fb      	ldrh	r3, [r7, #6]
 800567a:	f7fd fde5 	bl	8003248 <HAL_DMA_Start_IT>
 800567e:	4603      	mov	r3, r0
 8005680:	2b00      	cmp	r3, #0
 8005682:	d008      	beq.n	8005696 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2210      	movs	r2, #16
 8005688:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	2220      	movs	r2, #32
 800568e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8005692:	2301      	movs	r3, #1
 8005694:	e021      	b.n	80056da <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800569e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	3314      	adds	r3, #20
 80056a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056a8:	69bb      	ldr	r3, [r7, #24]
 80056aa:	e853 3f00 	ldrex	r3, [r3]
 80056ae:	617b      	str	r3, [r7, #20]
   return(result);
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80056b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	3314      	adds	r3, #20
 80056be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80056c0:	627a      	str	r2, [r7, #36]	@ 0x24
 80056c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056c4:	6a39      	ldr	r1, [r7, #32]
 80056c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056c8:	e841 2300 	strex	r3, r2, [r1]
 80056cc:	61fb      	str	r3, [r7, #28]
   return(result);
 80056ce:	69fb      	ldr	r3, [r7, #28]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d1e5      	bne.n	80056a0 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 80056d4:	2300      	movs	r3, #0
 80056d6:	e000      	b.n	80056da <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 80056d8:	2302      	movs	r3, #2
  }
}
 80056da:	4618      	mov	r0, r3
 80056dc:	3730      	adds	r7, #48	@ 0x30
 80056de:	46bd      	mov	sp, r7
 80056e0:	bd80      	pop	{r7, pc}
 80056e2:	bf00      	nop
 80056e4:	08005e09 	.word	0x08005e09
 80056e8:	08005ea3 	.word	0x08005ea3
 80056ec:	08006027 	.word	0x08006027

080056f0 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	b084      	sub	sp, #16
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	60f8      	str	r0, [r7, #12]
 80056f8:	60b9      	str	r1, [r7, #8]
 80056fa:	4613      	mov	r3, r2
 80056fc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005704:	b2db      	uxtb	r3, r3
 8005706:	2b20      	cmp	r3, #32
 8005708:	d112      	bne.n	8005730 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d002      	beq.n	8005716 <HAL_UART_Receive_DMA+0x26>
 8005710:	88fb      	ldrh	r3, [r7, #6]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d101      	bne.n	800571a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005716:	2301      	movs	r3, #1
 8005718:	e00b      	b.n	8005732 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	2200      	movs	r2, #0
 800571e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005720:	88fb      	ldrh	r3, [r7, #6]
 8005722:	461a      	mov	r2, r3
 8005724:	68b9      	ldr	r1, [r7, #8]
 8005726:	68f8      	ldr	r0, [r7, #12]
 8005728:	f000 fcc8 	bl	80060bc <UART_Start_Receive_DMA>
 800572c:	4603      	mov	r3, r0
 800572e:	e000      	b.n	8005732 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005730:	2302      	movs	r3, #2
  }
}
 8005732:	4618      	mov	r0, r3
 8005734:	3710      	adds	r7, #16
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}

0800573a <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800573a:	b580      	push	{r7, lr}
 800573c:	b090      	sub	sp, #64	@ 0x40
 800573e:	af00      	add	r7, sp, #0
 8005740:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005742:	2300      	movs	r3, #0
 8005744:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	695b      	ldr	r3, [r3, #20]
 800574c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005750:	2b80      	cmp	r3, #128	@ 0x80
 8005752:	bf0c      	ite	eq
 8005754:	2301      	moveq	r3, #1
 8005756:	2300      	movne	r3, #0
 8005758:	b2db      	uxtb	r3, r3
 800575a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005762:	b2db      	uxtb	r3, r3
 8005764:	2b21      	cmp	r3, #33	@ 0x21
 8005766:	d128      	bne.n	80057ba <HAL_UART_DMAStop+0x80>
 8005768:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800576a:	2b00      	cmp	r3, #0
 800576c:	d025      	beq.n	80057ba <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	3314      	adds	r3, #20
 8005774:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005778:	e853 3f00 	ldrex	r3, [r3]
 800577c:	623b      	str	r3, [r7, #32]
   return(result);
 800577e:	6a3b      	ldr	r3, [r7, #32]
 8005780:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005784:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	3314      	adds	r3, #20
 800578c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800578e:	633a      	str	r2, [r7, #48]	@ 0x30
 8005790:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005792:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005794:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005796:	e841 2300 	strex	r3, r2, [r1]
 800579a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800579c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d1e5      	bne.n	800576e <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d004      	beq.n	80057b4 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057ae:	4618      	mov	r0, r3
 80057b0:	f7fd fda2 	bl	80032f8 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	f000 fd27 	bl	8006208 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	695b      	ldr	r3, [r3, #20]
 80057c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057c4:	2b40      	cmp	r3, #64	@ 0x40
 80057c6:	bf0c      	ite	eq
 80057c8:	2301      	moveq	r3, #1
 80057ca:	2300      	movne	r3, #0
 80057cc:	b2db      	uxtb	r3, r3
 80057ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80057d6:	b2db      	uxtb	r3, r3
 80057d8:	2b22      	cmp	r3, #34	@ 0x22
 80057da:	d128      	bne.n	800582e <HAL_UART_DMAStop+0xf4>
 80057dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d025      	beq.n	800582e <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	3314      	adds	r3, #20
 80057e8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ea:	693b      	ldr	r3, [r7, #16]
 80057ec:	e853 3f00 	ldrex	r3, [r3]
 80057f0:	60fb      	str	r3, [r7, #12]
   return(result);
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80057f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	3314      	adds	r3, #20
 8005800:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005802:	61fa      	str	r2, [r7, #28]
 8005804:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005806:	69b9      	ldr	r1, [r7, #24]
 8005808:	69fa      	ldr	r2, [r7, #28]
 800580a:	e841 2300 	strex	r3, r2, [r1]
 800580e:	617b      	str	r3, [r7, #20]
   return(result);
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d1e5      	bne.n	80057e2 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800581a:	2b00      	cmp	r3, #0
 800581c:	d004      	beq.n	8005828 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005822:	4618      	mov	r0, r3
 8005824:	f7fd fd68 	bl	80032f8 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8005828:	6878      	ldr	r0, [r7, #4]
 800582a:	f000 fd15 	bl	8006258 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800582e:	2300      	movs	r3, #0
}
 8005830:	4618      	mov	r0, r3
 8005832:	3740      	adds	r7, #64	@ 0x40
 8005834:	46bd      	mov	sp, r7
 8005836:	bd80      	pop	{r7, pc}

08005838 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b0ba      	sub	sp, #232	@ 0xe8
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	68db      	ldr	r3, [r3, #12]
 8005850:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	695b      	ldr	r3, [r3, #20]
 800585a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800585e:	2300      	movs	r3, #0
 8005860:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005864:	2300      	movs	r3, #0
 8005866:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800586a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800586e:	f003 030f 	and.w	r3, r3, #15
 8005872:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005876:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800587a:	2b00      	cmp	r3, #0
 800587c:	d10f      	bne.n	800589e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800587e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005882:	f003 0320 	and.w	r3, r3, #32
 8005886:	2b00      	cmp	r3, #0
 8005888:	d009      	beq.n	800589e <HAL_UART_IRQHandler+0x66>
 800588a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800588e:	f003 0320 	and.w	r3, r3, #32
 8005892:	2b00      	cmp	r3, #0
 8005894:	d003      	beq.n	800589e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f000 fdba 	bl	8006410 <UART_Receive_IT>
      return;
 800589c:	e273      	b.n	8005d86 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800589e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	f000 80de 	beq.w	8005a64 <HAL_UART_IRQHandler+0x22c>
 80058a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80058ac:	f003 0301 	and.w	r3, r3, #1
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d106      	bne.n	80058c2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80058b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058b8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80058bc:	2b00      	cmp	r3, #0
 80058be:	f000 80d1 	beq.w	8005a64 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80058c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058c6:	f003 0301 	and.w	r3, r3, #1
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d00b      	beq.n	80058e6 <HAL_UART_IRQHandler+0xae>
 80058ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d005      	beq.n	80058e6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058de:	f043 0201 	orr.w	r2, r3, #1
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80058e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058ea:	f003 0304 	and.w	r3, r3, #4
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d00b      	beq.n	800590a <HAL_UART_IRQHandler+0xd2>
 80058f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80058f6:	f003 0301 	and.w	r3, r3, #1
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d005      	beq.n	800590a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005902:	f043 0202 	orr.w	r2, r3, #2
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800590a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800590e:	f003 0302 	and.w	r3, r3, #2
 8005912:	2b00      	cmp	r3, #0
 8005914:	d00b      	beq.n	800592e <HAL_UART_IRQHandler+0xf6>
 8005916:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800591a:	f003 0301 	and.w	r3, r3, #1
 800591e:	2b00      	cmp	r3, #0
 8005920:	d005      	beq.n	800592e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005926:	f043 0204 	orr.w	r2, r3, #4
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800592e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005932:	f003 0308 	and.w	r3, r3, #8
 8005936:	2b00      	cmp	r3, #0
 8005938:	d011      	beq.n	800595e <HAL_UART_IRQHandler+0x126>
 800593a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800593e:	f003 0320 	and.w	r3, r3, #32
 8005942:	2b00      	cmp	r3, #0
 8005944:	d105      	bne.n	8005952 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005946:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800594a:	f003 0301 	and.w	r3, r3, #1
 800594e:	2b00      	cmp	r3, #0
 8005950:	d005      	beq.n	800595e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005956:	f043 0208 	orr.w	r2, r3, #8
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005962:	2b00      	cmp	r3, #0
 8005964:	f000 820a 	beq.w	8005d7c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005968:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800596c:	f003 0320 	and.w	r3, r3, #32
 8005970:	2b00      	cmp	r3, #0
 8005972:	d008      	beq.n	8005986 <HAL_UART_IRQHandler+0x14e>
 8005974:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005978:	f003 0320 	and.w	r3, r3, #32
 800597c:	2b00      	cmp	r3, #0
 800597e:	d002      	beq.n	8005986 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005980:	6878      	ldr	r0, [r7, #4]
 8005982:	f000 fd45 	bl	8006410 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	695b      	ldr	r3, [r3, #20]
 800598c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005990:	2b40      	cmp	r3, #64	@ 0x40
 8005992:	bf0c      	ite	eq
 8005994:	2301      	moveq	r3, #1
 8005996:	2300      	movne	r3, #0
 8005998:	b2db      	uxtb	r3, r3
 800599a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059a2:	f003 0308 	and.w	r3, r3, #8
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d103      	bne.n	80059b2 <HAL_UART_IRQHandler+0x17a>
 80059aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d04f      	beq.n	8005a52 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80059b2:	6878      	ldr	r0, [r7, #4]
 80059b4:	f000 fc50 	bl	8006258 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	695b      	ldr	r3, [r3, #20]
 80059be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059c2:	2b40      	cmp	r3, #64	@ 0x40
 80059c4:	d141      	bne.n	8005a4a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	3314      	adds	r3, #20
 80059cc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80059d4:	e853 3f00 	ldrex	r3, [r3]
 80059d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80059dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80059e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80059e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	3314      	adds	r3, #20
 80059ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80059f2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80059f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80059fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005a02:	e841 2300 	strex	r3, r2, [r1]
 8005a06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005a0a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d1d9      	bne.n	80059c6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d013      	beq.n	8005a42 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a1e:	4a8a      	ldr	r2, [pc, #552]	@ (8005c48 <HAL_UART_IRQHandler+0x410>)
 8005a20:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a26:	4618      	mov	r0, r3
 8005a28:	f7fd fcd6 	bl	80033d8 <HAL_DMA_Abort_IT>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d016      	beq.n	8005a60 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a38:	687a      	ldr	r2, [r7, #4]
 8005a3a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005a3c:	4610      	mov	r0, r2
 8005a3e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a40:	e00e      	b.n	8005a60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005a42:	6878      	ldr	r0, [r7, #4]
 8005a44:	f000 f9ca 	bl	8005ddc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a48:	e00a      	b.n	8005a60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005a4a:	6878      	ldr	r0, [r7, #4]
 8005a4c:	f000 f9c6 	bl	8005ddc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a50:	e006      	b.n	8005a60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005a52:	6878      	ldr	r0, [r7, #4]
 8005a54:	f000 f9c2 	bl	8005ddc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005a5e:	e18d      	b.n	8005d7c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a60:	bf00      	nop
    return;
 8005a62:	e18b      	b.n	8005d7c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a68:	2b01      	cmp	r3, #1
 8005a6a:	f040 8167 	bne.w	8005d3c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005a6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a72:	f003 0310 	and.w	r3, r3, #16
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	f000 8160 	beq.w	8005d3c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005a7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a80:	f003 0310 	and.w	r3, r3, #16
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	f000 8159 	beq.w	8005d3c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	60bb      	str	r3, [r7, #8]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	60bb      	str	r3, [r7, #8]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	60bb      	str	r3, [r7, #8]
 8005a9e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	695b      	ldr	r3, [r3, #20]
 8005aa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005aaa:	2b40      	cmp	r3, #64	@ 0x40
 8005aac:	f040 80ce 	bne.w	8005c4c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005abc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	f000 80a9 	beq.w	8005c18 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005aca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005ace:	429a      	cmp	r2, r3
 8005ad0:	f080 80a2 	bcs.w	8005c18 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005ada:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ae0:	69db      	ldr	r3, [r3, #28]
 8005ae2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ae6:	f000 8088 	beq.w	8005bfa <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	330c      	adds	r3, #12
 8005af0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005af8:	e853 3f00 	ldrex	r3, [r3]
 8005afc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005b00:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005b04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b08:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	330c      	adds	r3, #12
 8005b12:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005b16:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005b1a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b1e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005b22:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005b26:	e841 2300 	strex	r3, r2, [r1]
 8005b2a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005b2e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d1d9      	bne.n	8005aea <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	3314      	adds	r3, #20
 8005b3c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b3e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b40:	e853 3f00 	ldrex	r3, [r3]
 8005b44:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005b46:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005b48:	f023 0301 	bic.w	r3, r3, #1
 8005b4c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	3314      	adds	r3, #20
 8005b56:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005b5a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005b5e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b60:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005b62:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005b66:	e841 2300 	strex	r3, r2, [r1]
 8005b6a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005b6c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d1e1      	bne.n	8005b36 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	3314      	adds	r3, #20
 8005b78:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b7a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005b7c:	e853 3f00 	ldrex	r3, [r3]
 8005b80:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005b82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005b84:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b88:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	3314      	adds	r3, #20
 8005b92:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005b96:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005b98:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b9a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005b9c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005b9e:	e841 2300 	strex	r3, r2, [r1]
 8005ba2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005ba4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d1e3      	bne.n	8005b72 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2220      	movs	r2, #32
 8005bae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	330c      	adds	r3, #12
 8005bbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005bc2:	e853 3f00 	ldrex	r3, [r3]
 8005bc6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005bc8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005bca:	f023 0310 	bic.w	r3, r3, #16
 8005bce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	330c      	adds	r3, #12
 8005bd8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005bdc:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005bde:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005be0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005be2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005be4:	e841 2300 	strex	r3, r2, [r1]
 8005be8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005bea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d1e3      	bne.n	8005bb8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	f7fd fb7f 	bl	80032f8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2202      	movs	r2, #2
 8005bfe:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005c08:	b29b      	uxth	r3, r3
 8005c0a:	1ad3      	subs	r3, r2, r3
 8005c0c:	b29b      	uxth	r3, r3
 8005c0e:	4619      	mov	r1, r3
 8005c10:	6878      	ldr	r0, [r7, #4]
 8005c12:	f000 f8ed 	bl	8005df0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005c16:	e0b3      	b.n	8005d80 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005c1c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c20:	429a      	cmp	r2, r3
 8005c22:	f040 80ad 	bne.w	8005d80 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c2a:	69db      	ldr	r3, [r3, #28]
 8005c2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c30:	f040 80a6 	bne.w	8005d80 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2202      	movs	r2, #2
 8005c38:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005c3e:	4619      	mov	r1, r3
 8005c40:	6878      	ldr	r0, [r7, #4]
 8005c42:	f000 f8d5 	bl	8005df0 <HAL_UARTEx_RxEventCallback>
      return;
 8005c46:	e09b      	b.n	8005d80 <HAL_UART_IRQHandler+0x548>
 8005c48:	0800631f 	.word	0x0800631f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005c54:	b29b      	uxth	r3, r3
 8005c56:	1ad3      	subs	r3, r2, r3
 8005c58:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005c60:	b29b      	uxth	r3, r3
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	f000 808e 	beq.w	8005d84 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005c68:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	f000 8089 	beq.w	8005d84 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	330c      	adds	r3, #12
 8005c78:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c7c:	e853 3f00 	ldrex	r3, [r3]
 8005c80:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005c82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c84:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c88:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	330c      	adds	r3, #12
 8005c92:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005c96:	647a      	str	r2, [r7, #68]	@ 0x44
 8005c98:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c9a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005c9c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c9e:	e841 2300 	strex	r3, r2, [r1]
 8005ca2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005ca4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d1e3      	bne.n	8005c72 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	3314      	adds	r3, #20
 8005cb0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cb4:	e853 3f00 	ldrex	r3, [r3]
 8005cb8:	623b      	str	r3, [r7, #32]
   return(result);
 8005cba:	6a3b      	ldr	r3, [r7, #32]
 8005cbc:	f023 0301 	bic.w	r3, r3, #1
 8005cc0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	3314      	adds	r3, #20
 8005cca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005cce:	633a      	str	r2, [r7, #48]	@ 0x30
 8005cd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cd2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005cd4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cd6:	e841 2300 	strex	r3, r2, [r1]
 8005cda:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005cdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d1e3      	bne.n	8005caa <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2220      	movs	r2, #32
 8005ce6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2200      	movs	r2, #0
 8005cee:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	330c      	adds	r3, #12
 8005cf6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cf8:	693b      	ldr	r3, [r7, #16]
 8005cfa:	e853 3f00 	ldrex	r3, [r3]
 8005cfe:	60fb      	str	r3, [r7, #12]
   return(result);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	f023 0310 	bic.w	r3, r3, #16
 8005d06:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	330c      	adds	r3, #12
 8005d10:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005d14:	61fa      	str	r2, [r7, #28]
 8005d16:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d18:	69b9      	ldr	r1, [r7, #24]
 8005d1a:	69fa      	ldr	r2, [r7, #28]
 8005d1c:	e841 2300 	strex	r3, r2, [r1]
 8005d20:	617b      	str	r3, [r7, #20]
   return(result);
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d1e3      	bne.n	8005cf0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2202      	movs	r2, #2
 8005d2c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005d2e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005d32:	4619      	mov	r1, r3
 8005d34:	6878      	ldr	r0, [r7, #4]
 8005d36:	f000 f85b 	bl	8005df0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005d3a:	e023      	b.n	8005d84 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005d3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d009      	beq.n	8005d5c <HAL_UART_IRQHandler+0x524>
 8005d48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d003      	beq.n	8005d5c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005d54:	6878      	ldr	r0, [r7, #4]
 8005d56:	f000 faf3 	bl	8006340 <UART_Transmit_IT>
    return;
 8005d5a:	e014      	b.n	8005d86 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005d5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d00e      	beq.n	8005d86 <HAL_UART_IRQHandler+0x54e>
 8005d68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d008      	beq.n	8005d86 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005d74:	6878      	ldr	r0, [r7, #4]
 8005d76:	f000 fb33 	bl	80063e0 <UART_EndTransmit_IT>
    return;
 8005d7a:	e004      	b.n	8005d86 <HAL_UART_IRQHandler+0x54e>
    return;
 8005d7c:	bf00      	nop
 8005d7e:	e002      	b.n	8005d86 <HAL_UART_IRQHandler+0x54e>
      return;
 8005d80:	bf00      	nop
 8005d82:	e000      	b.n	8005d86 <HAL_UART_IRQHandler+0x54e>
      return;
 8005d84:	bf00      	nop
  }
}
 8005d86:	37e8      	adds	r7, #232	@ 0xe8
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bd80      	pop	{r7, pc}

08005d8c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b083      	sub	sp, #12
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005d94:	bf00      	nop
 8005d96:	370c      	adds	r7, #12
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9e:	4770      	bx	lr

08005da0 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005da0:	b480      	push	{r7}
 8005da2:	b083      	sub	sp, #12
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8005da8:	bf00      	nop
 8005daa:	370c      	adds	r7, #12
 8005dac:	46bd      	mov	sp, r7
 8005dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db2:	4770      	bx	lr

08005db4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b083      	sub	sp, #12
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005dbc:	bf00      	nop
 8005dbe:	370c      	adds	r7, #12
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc6:	4770      	bx	lr

08005dc8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b083      	sub	sp, #12
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005dd0:	bf00      	nop
 8005dd2:	370c      	adds	r7, #12
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dda:	4770      	bx	lr

08005ddc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	b083      	sub	sp, #12
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005de4:	bf00      	nop
 8005de6:	370c      	adds	r7, #12
 8005de8:	46bd      	mov	sp, r7
 8005dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dee:	4770      	bx	lr

08005df0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005df0:	b480      	push	{r7}
 8005df2:	b083      	sub	sp, #12
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
 8005df8:	460b      	mov	r3, r1
 8005dfa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005dfc:	bf00      	nop
 8005dfe:	370c      	adds	r7, #12
 8005e00:	46bd      	mov	sp, r7
 8005e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e06:	4770      	bx	lr

08005e08 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b090      	sub	sp, #64	@ 0x40
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e14:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d137      	bne.n	8005e94 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8005e24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e26:	2200      	movs	r2, #0
 8005e28:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005e2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	3314      	adds	r3, #20
 8005e30:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e34:	e853 3f00 	ldrex	r3, [r3]
 8005e38:	623b      	str	r3, [r7, #32]
   return(result);
 8005e3a:	6a3b      	ldr	r3, [r7, #32]
 8005e3c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e40:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005e42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	3314      	adds	r3, #20
 8005e48:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005e4a:	633a      	str	r2, [r7, #48]	@ 0x30
 8005e4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e4e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005e50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e52:	e841 2300 	strex	r3, r2, [r1]
 8005e56:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005e58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d1e5      	bne.n	8005e2a <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005e5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	330c      	adds	r3, #12
 8005e64:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e66:	693b      	ldr	r3, [r7, #16]
 8005e68:	e853 3f00 	ldrex	r3, [r3]
 8005e6c:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e74:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	330c      	adds	r3, #12
 8005e7c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005e7e:	61fa      	str	r2, [r7, #28]
 8005e80:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e82:	69b9      	ldr	r1, [r7, #24]
 8005e84:	69fa      	ldr	r2, [r7, #28]
 8005e86:	e841 2300 	strex	r3, r2, [r1]
 8005e8a:	617b      	str	r3, [r7, #20]
   return(result);
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d1e5      	bne.n	8005e5e <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005e92:	e002      	b.n	8005e9a <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8005e94:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8005e96:	f7ff ff79 	bl	8005d8c <HAL_UART_TxCpltCallback>
}
 8005e9a:	bf00      	nop
 8005e9c:	3740      	adds	r7, #64	@ 0x40
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	bd80      	pop	{r7, pc}

08005ea2 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005ea2:	b580      	push	{r7, lr}
 8005ea4:	b084      	sub	sp, #16
 8005ea6:	af00      	add	r7, sp, #0
 8005ea8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eae:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8005eb0:	68f8      	ldr	r0, [r7, #12]
 8005eb2:	f7ff ff75 	bl	8005da0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005eb6:	bf00      	nop
 8005eb8:	3710      	adds	r7, #16
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	bd80      	pop	{r7, pc}

08005ebe <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005ebe:	b580      	push	{r7, lr}
 8005ec0:	b09c      	sub	sp, #112	@ 0x70
 8005ec2:	af00      	add	r7, sp, #0
 8005ec4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eca:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d172      	bne.n	8005fc0 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005eda:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005edc:	2200      	movs	r2, #0
 8005ede:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005ee0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	330c      	adds	r3, #12
 8005ee6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ee8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005eea:	e853 3f00 	ldrex	r3, [r3]
 8005eee:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005ef0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ef2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ef6:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005ef8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	330c      	adds	r3, #12
 8005efe:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005f00:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005f02:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f04:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005f06:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005f08:	e841 2300 	strex	r3, r2, [r1]
 8005f0c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005f0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d1e5      	bne.n	8005ee0 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f14:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	3314      	adds	r3, #20
 8005f1a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f1e:	e853 3f00 	ldrex	r3, [r3]
 8005f22:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005f24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f26:	f023 0301 	bic.w	r3, r3, #1
 8005f2a:	667b      	str	r3, [r7, #100]	@ 0x64
 8005f2c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	3314      	adds	r3, #20
 8005f32:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005f34:	647a      	str	r2, [r7, #68]	@ 0x44
 8005f36:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f38:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005f3a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f3c:	e841 2300 	strex	r3, r2, [r1]
 8005f40:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005f42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d1e5      	bne.n	8005f14 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	3314      	adds	r3, #20
 8005f4e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f52:	e853 3f00 	ldrex	r3, [r3]
 8005f56:	623b      	str	r3, [r7, #32]
   return(result);
 8005f58:	6a3b      	ldr	r3, [r7, #32]
 8005f5a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f5e:	663b      	str	r3, [r7, #96]	@ 0x60
 8005f60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	3314      	adds	r3, #20
 8005f66:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005f68:	633a      	str	r2, [r7, #48]	@ 0x30
 8005f6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f6c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005f6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f70:	e841 2300 	strex	r3, r2, [r1]
 8005f74:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005f76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d1e5      	bne.n	8005f48 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005f7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f7e:	2220      	movs	r2, #32
 8005f80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f88:	2b01      	cmp	r3, #1
 8005f8a:	d119      	bne.n	8005fc0 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	330c      	adds	r3, #12
 8005f92:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	e853 3f00 	ldrex	r3, [r3]
 8005f9a:	60fb      	str	r3, [r7, #12]
   return(result);
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	f023 0310 	bic.w	r3, r3, #16
 8005fa2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005fa4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	330c      	adds	r3, #12
 8005faa:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005fac:	61fa      	str	r2, [r7, #28]
 8005fae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fb0:	69b9      	ldr	r1, [r7, #24]
 8005fb2:	69fa      	ldr	r2, [r7, #28]
 8005fb4:	e841 2300 	strex	r3, r2, [r1]
 8005fb8:	617b      	str	r3, [r7, #20]
   return(result);
 8005fba:	697b      	ldr	r3, [r7, #20]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d1e5      	bne.n	8005f8c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005fc0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fc6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fca:	2b01      	cmp	r3, #1
 8005fcc:	d106      	bne.n	8005fdc <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005fce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005fd0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005fd2:	4619      	mov	r1, r3
 8005fd4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005fd6:	f7ff ff0b 	bl	8005df0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005fda:	e002      	b.n	8005fe2 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8005fdc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005fde:	f7ff fee9 	bl	8005db4 <HAL_UART_RxCpltCallback>
}
 8005fe2:	bf00      	nop
 8005fe4:	3770      	adds	r7, #112	@ 0x70
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bd80      	pop	{r7, pc}

08005fea <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005fea:	b580      	push	{r7, lr}
 8005fec:	b084      	sub	sp, #16
 8005fee:	af00      	add	r7, sp, #0
 8005ff0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ff6:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006002:	2b01      	cmp	r3, #1
 8006004:	d108      	bne.n	8006018 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800600a:	085b      	lsrs	r3, r3, #1
 800600c:	b29b      	uxth	r3, r3
 800600e:	4619      	mov	r1, r3
 8006010:	68f8      	ldr	r0, [r7, #12]
 8006012:	f7ff feed 	bl	8005df0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006016:	e002      	b.n	800601e <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006018:	68f8      	ldr	r0, [r7, #12]
 800601a:	f7ff fed5 	bl	8005dc8 <HAL_UART_RxHalfCpltCallback>
}
 800601e:	bf00      	nop
 8006020:	3710      	adds	r7, #16
 8006022:	46bd      	mov	sp, r7
 8006024:	bd80      	pop	{r7, pc}

08006026 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006026:	b580      	push	{r7, lr}
 8006028:	b084      	sub	sp, #16
 800602a:	af00      	add	r7, sp, #0
 800602c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800602e:	2300      	movs	r3, #0
 8006030:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006036:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	695b      	ldr	r3, [r3, #20]
 800603e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006042:	2b80      	cmp	r3, #128	@ 0x80
 8006044:	bf0c      	ite	eq
 8006046:	2301      	moveq	r3, #1
 8006048:	2300      	movne	r3, #0
 800604a:	b2db      	uxtb	r3, r3
 800604c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006054:	b2db      	uxtb	r3, r3
 8006056:	2b21      	cmp	r3, #33	@ 0x21
 8006058:	d108      	bne.n	800606c <UART_DMAError+0x46>
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d005      	beq.n	800606c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	2200      	movs	r2, #0
 8006064:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8006066:	68b8      	ldr	r0, [r7, #8]
 8006068:	f000 f8ce 	bl	8006208 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800606c:	68bb      	ldr	r3, [r7, #8]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	695b      	ldr	r3, [r3, #20]
 8006072:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006076:	2b40      	cmp	r3, #64	@ 0x40
 8006078:	bf0c      	ite	eq
 800607a:	2301      	moveq	r3, #1
 800607c:	2300      	movne	r3, #0
 800607e:	b2db      	uxtb	r3, r3
 8006080:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006088:	b2db      	uxtb	r3, r3
 800608a:	2b22      	cmp	r3, #34	@ 0x22
 800608c:	d108      	bne.n	80060a0 <UART_DMAError+0x7a>
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	2b00      	cmp	r3, #0
 8006092:	d005      	beq.n	80060a0 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	2200      	movs	r2, #0
 8006098:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800609a:	68b8      	ldr	r0, [r7, #8]
 800609c:	f000 f8dc 	bl	8006258 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060a4:	f043 0210 	orr.w	r2, r3, #16
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80060ac:	68b8      	ldr	r0, [r7, #8]
 80060ae:	f7ff fe95 	bl	8005ddc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80060b2:	bf00      	nop
 80060b4:	3710      	adds	r7, #16
 80060b6:	46bd      	mov	sp, r7
 80060b8:	bd80      	pop	{r7, pc}
	...

080060bc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b098      	sub	sp, #96	@ 0x60
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	60f8      	str	r0, [r7, #12]
 80060c4:	60b9      	str	r1, [r7, #8]
 80060c6:	4613      	mov	r3, r2
 80060c8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80060ca:	68ba      	ldr	r2, [r7, #8]
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	88fa      	ldrh	r2, [r7, #6]
 80060d4:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	2200      	movs	r2, #0
 80060da:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2222      	movs	r2, #34	@ 0x22
 80060e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060e8:	4a44      	ldr	r2, [pc, #272]	@ (80061fc <UART_Start_Receive_DMA+0x140>)
 80060ea:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060f0:	4a43      	ldr	r2, [pc, #268]	@ (8006200 <UART_Start_Receive_DMA+0x144>)
 80060f2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060f8:	4a42      	ldr	r2, [pc, #264]	@ (8006204 <UART_Start_Receive_DMA+0x148>)
 80060fa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006100:	2200      	movs	r2, #0
 8006102:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006104:	f107 0308 	add.w	r3, r7, #8
 8006108:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	3304      	adds	r3, #4
 8006114:	4619      	mov	r1, r3
 8006116:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006118:	681a      	ldr	r2, [r3, #0]
 800611a:	88fb      	ldrh	r3, [r7, #6]
 800611c:	f7fd f894 	bl	8003248 <HAL_DMA_Start_IT>
 8006120:	4603      	mov	r3, r0
 8006122:	2b00      	cmp	r3, #0
 8006124:	d008      	beq.n	8006138 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	2210      	movs	r2, #16
 800612a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	2220      	movs	r2, #32
 8006130:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8006134:	2301      	movs	r3, #1
 8006136:	e05d      	b.n	80061f4 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006138:	2300      	movs	r3, #0
 800613a:	613b      	str	r3, [r7, #16]
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	613b      	str	r3, [r7, #16]
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	685b      	ldr	r3, [r3, #4]
 800614a:	613b      	str	r3, [r7, #16]
 800614c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	691b      	ldr	r3, [r3, #16]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d019      	beq.n	800618a <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	330c      	adds	r3, #12
 800615c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800615e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006160:	e853 3f00 	ldrex	r3, [r3]
 8006164:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006166:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006168:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800616c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	330c      	adds	r3, #12
 8006174:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006176:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8006178:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800617a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800617c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800617e:	e841 2300 	strex	r3, r2, [r1]
 8006182:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006184:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006186:	2b00      	cmp	r3, #0
 8006188:	d1e5      	bne.n	8006156 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	3314      	adds	r3, #20
 8006190:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006192:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006194:	e853 3f00 	ldrex	r3, [r3]
 8006198:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800619a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800619c:	f043 0301 	orr.w	r3, r3, #1
 80061a0:	657b      	str	r3, [r7, #84]	@ 0x54
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	3314      	adds	r3, #20
 80061a8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80061aa:	63ba      	str	r2, [r7, #56]	@ 0x38
 80061ac:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ae:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80061b0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80061b2:	e841 2300 	strex	r3, r2, [r1]
 80061b6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80061b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d1e5      	bne.n	800618a <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	3314      	adds	r3, #20
 80061c4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061c6:	69bb      	ldr	r3, [r7, #24]
 80061c8:	e853 3f00 	ldrex	r3, [r3]
 80061cc:	617b      	str	r3, [r7, #20]
   return(result);
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80061d4:	653b      	str	r3, [r7, #80]	@ 0x50
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	3314      	adds	r3, #20
 80061dc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80061de:	627a      	str	r2, [r7, #36]	@ 0x24
 80061e0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061e2:	6a39      	ldr	r1, [r7, #32]
 80061e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061e6:	e841 2300 	strex	r3, r2, [r1]
 80061ea:	61fb      	str	r3, [r7, #28]
   return(result);
 80061ec:	69fb      	ldr	r3, [r7, #28]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d1e5      	bne.n	80061be <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 80061f2:	2300      	movs	r3, #0
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	3760      	adds	r7, #96	@ 0x60
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}
 80061fc:	08005ebf 	.word	0x08005ebf
 8006200:	08005feb 	.word	0x08005feb
 8006204:	08006027 	.word	0x08006027

08006208 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006208:	b480      	push	{r7}
 800620a:	b089      	sub	sp, #36	@ 0x24
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	330c      	adds	r3, #12
 8006216:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	e853 3f00 	ldrex	r3, [r3]
 800621e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006226:	61fb      	str	r3, [r7, #28]
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	330c      	adds	r3, #12
 800622e:	69fa      	ldr	r2, [r7, #28]
 8006230:	61ba      	str	r2, [r7, #24]
 8006232:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006234:	6979      	ldr	r1, [r7, #20]
 8006236:	69ba      	ldr	r2, [r7, #24]
 8006238:	e841 2300 	strex	r3, r2, [r1]
 800623c:	613b      	str	r3, [r7, #16]
   return(result);
 800623e:	693b      	ldr	r3, [r7, #16]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d1e5      	bne.n	8006210 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2220      	movs	r2, #32
 8006248:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800624c:	bf00      	nop
 800624e:	3724      	adds	r7, #36	@ 0x24
 8006250:	46bd      	mov	sp, r7
 8006252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006256:	4770      	bx	lr

08006258 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006258:	b480      	push	{r7}
 800625a:	b095      	sub	sp, #84	@ 0x54
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	330c      	adds	r3, #12
 8006266:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006268:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800626a:	e853 3f00 	ldrex	r3, [r3]
 800626e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006272:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006276:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	330c      	adds	r3, #12
 800627e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006280:	643a      	str	r2, [r7, #64]	@ 0x40
 8006282:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006284:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006286:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006288:	e841 2300 	strex	r3, r2, [r1]
 800628c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800628e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006290:	2b00      	cmp	r3, #0
 8006292:	d1e5      	bne.n	8006260 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	3314      	adds	r3, #20
 800629a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800629c:	6a3b      	ldr	r3, [r7, #32]
 800629e:	e853 3f00 	ldrex	r3, [r3]
 80062a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80062a4:	69fb      	ldr	r3, [r7, #28]
 80062a6:	f023 0301 	bic.w	r3, r3, #1
 80062aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	3314      	adds	r3, #20
 80062b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80062b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80062b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80062ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80062bc:	e841 2300 	strex	r3, r2, [r1]
 80062c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80062c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d1e5      	bne.n	8006294 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062cc:	2b01      	cmp	r3, #1
 80062ce:	d119      	bne.n	8006304 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	330c      	adds	r3, #12
 80062d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	e853 3f00 	ldrex	r3, [r3]
 80062de:	60bb      	str	r3, [r7, #8]
   return(result);
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	f023 0310 	bic.w	r3, r3, #16
 80062e6:	647b      	str	r3, [r7, #68]	@ 0x44
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	330c      	adds	r3, #12
 80062ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80062f0:	61ba      	str	r2, [r7, #24]
 80062f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062f4:	6979      	ldr	r1, [r7, #20]
 80062f6:	69ba      	ldr	r2, [r7, #24]
 80062f8:	e841 2300 	strex	r3, r2, [r1]
 80062fc:	613b      	str	r3, [r7, #16]
   return(result);
 80062fe:	693b      	ldr	r3, [r7, #16]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d1e5      	bne.n	80062d0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2220      	movs	r2, #32
 8006308:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2200      	movs	r2, #0
 8006310:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006312:	bf00      	nop
 8006314:	3754      	adds	r7, #84	@ 0x54
 8006316:	46bd      	mov	sp, r7
 8006318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631c:	4770      	bx	lr

0800631e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800631e:	b580      	push	{r7, lr}
 8006320:	b084      	sub	sp, #16
 8006322:	af00      	add	r7, sp, #0
 8006324:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800632a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	2200      	movs	r2, #0
 8006330:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006332:	68f8      	ldr	r0, [r7, #12]
 8006334:	f7ff fd52 	bl	8005ddc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006338:	bf00      	nop
 800633a:	3710      	adds	r7, #16
 800633c:	46bd      	mov	sp, r7
 800633e:	bd80      	pop	{r7, pc}

08006340 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006340:	b480      	push	{r7}
 8006342:	b085      	sub	sp, #20
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800634e:	b2db      	uxtb	r3, r3
 8006350:	2b21      	cmp	r3, #33	@ 0x21
 8006352:	d13e      	bne.n	80063d2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	689b      	ldr	r3, [r3, #8]
 8006358:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800635c:	d114      	bne.n	8006388 <UART_Transmit_IT+0x48>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	691b      	ldr	r3, [r3, #16]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d110      	bne.n	8006388 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6a1b      	ldr	r3, [r3, #32]
 800636a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	881b      	ldrh	r3, [r3, #0]
 8006370:	461a      	mov	r2, r3
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800637a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6a1b      	ldr	r3, [r3, #32]
 8006380:	1c9a      	adds	r2, r3, #2
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	621a      	str	r2, [r3, #32]
 8006386:	e008      	b.n	800639a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6a1b      	ldr	r3, [r3, #32]
 800638c:	1c59      	adds	r1, r3, #1
 800638e:	687a      	ldr	r2, [r7, #4]
 8006390:	6211      	str	r1, [r2, #32]
 8006392:	781a      	ldrb	r2, [r3, #0]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800639e:	b29b      	uxth	r3, r3
 80063a0:	3b01      	subs	r3, #1
 80063a2:	b29b      	uxth	r3, r3
 80063a4:	687a      	ldr	r2, [r7, #4]
 80063a6:	4619      	mov	r1, r3
 80063a8:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d10f      	bne.n	80063ce <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	68da      	ldr	r2, [r3, #12]
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80063bc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	68da      	ldr	r2, [r3, #12]
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80063cc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80063ce:	2300      	movs	r3, #0
 80063d0:	e000      	b.n	80063d4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80063d2:	2302      	movs	r3, #2
  }
}
 80063d4:	4618      	mov	r0, r3
 80063d6:	3714      	adds	r7, #20
 80063d8:	46bd      	mov	sp, r7
 80063da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063de:	4770      	bx	lr

080063e0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b082      	sub	sp, #8
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	68da      	ldr	r2, [r3, #12]
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80063f6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2220      	movs	r2, #32
 80063fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006400:	6878      	ldr	r0, [r7, #4]
 8006402:	f7ff fcc3 	bl	8005d8c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006406:	2300      	movs	r3, #0
}
 8006408:	4618      	mov	r0, r3
 800640a:	3708      	adds	r7, #8
 800640c:	46bd      	mov	sp, r7
 800640e:	bd80      	pop	{r7, pc}

08006410 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006410:	b580      	push	{r7, lr}
 8006412:	b08c      	sub	sp, #48	@ 0x30
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006418:	2300      	movs	r3, #0
 800641a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800641c:	2300      	movs	r3, #0
 800641e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006426:	b2db      	uxtb	r3, r3
 8006428:	2b22      	cmp	r3, #34	@ 0x22
 800642a:	f040 80aa 	bne.w	8006582 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	689b      	ldr	r3, [r3, #8]
 8006432:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006436:	d115      	bne.n	8006464 <UART_Receive_IT+0x54>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	691b      	ldr	r3, [r3, #16]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d111      	bne.n	8006464 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006444:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	b29b      	uxth	r3, r3
 800644e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006452:	b29a      	uxth	r2, r3
 8006454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006456:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800645c:	1c9a      	adds	r2, r3, #2
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	629a      	str	r2, [r3, #40]	@ 0x28
 8006462:	e024      	b.n	80064ae <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006468:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006472:	d007      	beq.n	8006484 <UART_Receive_IT+0x74>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	689b      	ldr	r3, [r3, #8]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d10a      	bne.n	8006492 <UART_Receive_IT+0x82>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	691b      	ldr	r3, [r3, #16]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d106      	bne.n	8006492 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	685b      	ldr	r3, [r3, #4]
 800648a:	b2da      	uxtb	r2, r3
 800648c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800648e:	701a      	strb	r2, [r3, #0]
 8006490:	e008      	b.n	80064a4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	685b      	ldr	r3, [r3, #4]
 8006498:	b2db      	uxtb	r3, r3
 800649a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800649e:	b2da      	uxtb	r2, r3
 80064a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064a2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064a8:	1c5a      	adds	r2, r3, #1
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80064b2:	b29b      	uxth	r3, r3
 80064b4:	3b01      	subs	r3, #1
 80064b6:	b29b      	uxth	r3, r3
 80064b8:	687a      	ldr	r2, [r7, #4]
 80064ba:	4619      	mov	r1, r3
 80064bc:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d15d      	bne.n	800657e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	68da      	ldr	r2, [r3, #12]
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f022 0220 	bic.w	r2, r2, #32
 80064d0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	68da      	ldr	r2, [r3, #12]
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80064e0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	695a      	ldr	r2, [r3, #20]
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f022 0201 	bic.w	r2, r2, #1
 80064f0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2220      	movs	r2, #32
 80064f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2200      	movs	r2, #0
 80064fe:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006504:	2b01      	cmp	r3, #1
 8006506:	d135      	bne.n	8006574 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2200      	movs	r2, #0
 800650c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	330c      	adds	r3, #12
 8006514:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006516:	697b      	ldr	r3, [r7, #20]
 8006518:	e853 3f00 	ldrex	r3, [r3]
 800651c:	613b      	str	r3, [r7, #16]
   return(result);
 800651e:	693b      	ldr	r3, [r7, #16]
 8006520:	f023 0310 	bic.w	r3, r3, #16
 8006524:	627b      	str	r3, [r7, #36]	@ 0x24
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	330c      	adds	r3, #12
 800652c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800652e:	623a      	str	r2, [r7, #32]
 8006530:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006532:	69f9      	ldr	r1, [r7, #28]
 8006534:	6a3a      	ldr	r2, [r7, #32]
 8006536:	e841 2300 	strex	r3, r2, [r1]
 800653a:	61bb      	str	r3, [r7, #24]
   return(result);
 800653c:	69bb      	ldr	r3, [r7, #24]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d1e5      	bne.n	800650e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f003 0310 	and.w	r3, r3, #16
 800654c:	2b10      	cmp	r3, #16
 800654e:	d10a      	bne.n	8006566 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006550:	2300      	movs	r3, #0
 8006552:	60fb      	str	r3, [r7, #12]
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	60fb      	str	r3, [r7, #12]
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	685b      	ldr	r3, [r3, #4]
 8006562:	60fb      	str	r3, [r7, #12]
 8006564:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800656a:	4619      	mov	r1, r3
 800656c:	6878      	ldr	r0, [r7, #4]
 800656e:	f7ff fc3f 	bl	8005df0 <HAL_UARTEx_RxEventCallback>
 8006572:	e002      	b.n	800657a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006574:	6878      	ldr	r0, [r7, #4]
 8006576:	f7ff fc1d 	bl	8005db4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800657a:	2300      	movs	r3, #0
 800657c:	e002      	b.n	8006584 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800657e:	2300      	movs	r3, #0
 8006580:	e000      	b.n	8006584 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006582:	2302      	movs	r3, #2
  }
}
 8006584:	4618      	mov	r0, r3
 8006586:	3730      	adds	r7, #48	@ 0x30
 8006588:	46bd      	mov	sp, r7
 800658a:	bd80      	pop	{r7, pc}

0800658c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800658c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006590:	b0c0      	sub	sp, #256	@ 0x100
 8006592:	af00      	add	r7, sp, #0
 8006594:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006598:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	691b      	ldr	r3, [r3, #16]
 80065a0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80065a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065a8:	68d9      	ldr	r1, [r3, #12]
 80065aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065ae:	681a      	ldr	r2, [r3, #0]
 80065b0:	ea40 0301 	orr.w	r3, r0, r1
 80065b4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80065b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065ba:	689a      	ldr	r2, [r3, #8]
 80065bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065c0:	691b      	ldr	r3, [r3, #16]
 80065c2:	431a      	orrs	r2, r3
 80065c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065c8:	695b      	ldr	r3, [r3, #20]
 80065ca:	431a      	orrs	r2, r3
 80065cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065d0:	69db      	ldr	r3, [r3, #28]
 80065d2:	4313      	orrs	r3, r2
 80065d4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80065d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	68db      	ldr	r3, [r3, #12]
 80065e0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80065e4:	f021 010c 	bic.w	r1, r1, #12
 80065e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065ec:	681a      	ldr	r2, [r3, #0]
 80065ee:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80065f2:	430b      	orrs	r3, r1
 80065f4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80065f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	695b      	ldr	r3, [r3, #20]
 80065fe:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006602:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006606:	6999      	ldr	r1, [r3, #24]
 8006608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800660c:	681a      	ldr	r2, [r3, #0]
 800660e:	ea40 0301 	orr.w	r3, r0, r1
 8006612:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006618:	681a      	ldr	r2, [r3, #0]
 800661a:	4b8f      	ldr	r3, [pc, #572]	@ (8006858 <UART_SetConfig+0x2cc>)
 800661c:	429a      	cmp	r2, r3
 800661e:	d005      	beq.n	800662c <UART_SetConfig+0xa0>
 8006620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006624:	681a      	ldr	r2, [r3, #0]
 8006626:	4b8d      	ldr	r3, [pc, #564]	@ (800685c <UART_SetConfig+0x2d0>)
 8006628:	429a      	cmp	r2, r3
 800662a:	d104      	bne.n	8006636 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800662c:	f7fe ff80 	bl	8005530 <HAL_RCC_GetPCLK2Freq>
 8006630:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006634:	e003      	b.n	800663e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006636:	f7fe ff67 	bl	8005508 <HAL_RCC_GetPCLK1Freq>
 800663a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800663e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006642:	69db      	ldr	r3, [r3, #28]
 8006644:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006648:	f040 810c 	bne.w	8006864 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800664c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006650:	2200      	movs	r2, #0
 8006652:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006656:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800665a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800665e:	4622      	mov	r2, r4
 8006660:	462b      	mov	r3, r5
 8006662:	1891      	adds	r1, r2, r2
 8006664:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006666:	415b      	adcs	r3, r3
 8006668:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800666a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800666e:	4621      	mov	r1, r4
 8006670:	eb12 0801 	adds.w	r8, r2, r1
 8006674:	4629      	mov	r1, r5
 8006676:	eb43 0901 	adc.w	r9, r3, r1
 800667a:	f04f 0200 	mov.w	r2, #0
 800667e:	f04f 0300 	mov.w	r3, #0
 8006682:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006686:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800668a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800668e:	4690      	mov	r8, r2
 8006690:	4699      	mov	r9, r3
 8006692:	4623      	mov	r3, r4
 8006694:	eb18 0303 	adds.w	r3, r8, r3
 8006698:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800669c:	462b      	mov	r3, r5
 800669e:	eb49 0303 	adc.w	r3, r9, r3
 80066a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80066a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066aa:	685b      	ldr	r3, [r3, #4]
 80066ac:	2200      	movs	r2, #0
 80066ae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80066b2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80066b6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80066ba:	460b      	mov	r3, r1
 80066bc:	18db      	adds	r3, r3, r3
 80066be:	653b      	str	r3, [r7, #80]	@ 0x50
 80066c0:	4613      	mov	r3, r2
 80066c2:	eb42 0303 	adc.w	r3, r2, r3
 80066c6:	657b      	str	r3, [r7, #84]	@ 0x54
 80066c8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80066cc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80066d0:	f7fa fb22 	bl	8000d18 <__aeabi_uldivmod>
 80066d4:	4602      	mov	r2, r0
 80066d6:	460b      	mov	r3, r1
 80066d8:	4b61      	ldr	r3, [pc, #388]	@ (8006860 <UART_SetConfig+0x2d4>)
 80066da:	fba3 2302 	umull	r2, r3, r3, r2
 80066de:	095b      	lsrs	r3, r3, #5
 80066e0:	011c      	lsls	r4, r3, #4
 80066e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80066e6:	2200      	movs	r2, #0
 80066e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80066ec:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80066f0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80066f4:	4642      	mov	r2, r8
 80066f6:	464b      	mov	r3, r9
 80066f8:	1891      	adds	r1, r2, r2
 80066fa:	64b9      	str	r1, [r7, #72]	@ 0x48
 80066fc:	415b      	adcs	r3, r3
 80066fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006700:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006704:	4641      	mov	r1, r8
 8006706:	eb12 0a01 	adds.w	sl, r2, r1
 800670a:	4649      	mov	r1, r9
 800670c:	eb43 0b01 	adc.w	fp, r3, r1
 8006710:	f04f 0200 	mov.w	r2, #0
 8006714:	f04f 0300 	mov.w	r3, #0
 8006718:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800671c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006720:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006724:	4692      	mov	sl, r2
 8006726:	469b      	mov	fp, r3
 8006728:	4643      	mov	r3, r8
 800672a:	eb1a 0303 	adds.w	r3, sl, r3
 800672e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006732:	464b      	mov	r3, r9
 8006734:	eb4b 0303 	adc.w	r3, fp, r3
 8006738:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800673c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006740:	685b      	ldr	r3, [r3, #4]
 8006742:	2200      	movs	r2, #0
 8006744:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006748:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800674c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006750:	460b      	mov	r3, r1
 8006752:	18db      	adds	r3, r3, r3
 8006754:	643b      	str	r3, [r7, #64]	@ 0x40
 8006756:	4613      	mov	r3, r2
 8006758:	eb42 0303 	adc.w	r3, r2, r3
 800675c:	647b      	str	r3, [r7, #68]	@ 0x44
 800675e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006762:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006766:	f7fa fad7 	bl	8000d18 <__aeabi_uldivmod>
 800676a:	4602      	mov	r2, r0
 800676c:	460b      	mov	r3, r1
 800676e:	4611      	mov	r1, r2
 8006770:	4b3b      	ldr	r3, [pc, #236]	@ (8006860 <UART_SetConfig+0x2d4>)
 8006772:	fba3 2301 	umull	r2, r3, r3, r1
 8006776:	095b      	lsrs	r3, r3, #5
 8006778:	2264      	movs	r2, #100	@ 0x64
 800677a:	fb02 f303 	mul.w	r3, r2, r3
 800677e:	1acb      	subs	r3, r1, r3
 8006780:	00db      	lsls	r3, r3, #3
 8006782:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006786:	4b36      	ldr	r3, [pc, #216]	@ (8006860 <UART_SetConfig+0x2d4>)
 8006788:	fba3 2302 	umull	r2, r3, r3, r2
 800678c:	095b      	lsrs	r3, r3, #5
 800678e:	005b      	lsls	r3, r3, #1
 8006790:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006794:	441c      	add	r4, r3
 8006796:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800679a:	2200      	movs	r2, #0
 800679c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80067a0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80067a4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80067a8:	4642      	mov	r2, r8
 80067aa:	464b      	mov	r3, r9
 80067ac:	1891      	adds	r1, r2, r2
 80067ae:	63b9      	str	r1, [r7, #56]	@ 0x38
 80067b0:	415b      	adcs	r3, r3
 80067b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80067b4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80067b8:	4641      	mov	r1, r8
 80067ba:	1851      	adds	r1, r2, r1
 80067bc:	6339      	str	r1, [r7, #48]	@ 0x30
 80067be:	4649      	mov	r1, r9
 80067c0:	414b      	adcs	r3, r1
 80067c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80067c4:	f04f 0200 	mov.w	r2, #0
 80067c8:	f04f 0300 	mov.w	r3, #0
 80067cc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80067d0:	4659      	mov	r1, fp
 80067d2:	00cb      	lsls	r3, r1, #3
 80067d4:	4651      	mov	r1, sl
 80067d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80067da:	4651      	mov	r1, sl
 80067dc:	00ca      	lsls	r2, r1, #3
 80067de:	4610      	mov	r0, r2
 80067e0:	4619      	mov	r1, r3
 80067e2:	4603      	mov	r3, r0
 80067e4:	4642      	mov	r2, r8
 80067e6:	189b      	adds	r3, r3, r2
 80067e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80067ec:	464b      	mov	r3, r9
 80067ee:	460a      	mov	r2, r1
 80067f0:	eb42 0303 	adc.w	r3, r2, r3
 80067f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80067f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067fc:	685b      	ldr	r3, [r3, #4]
 80067fe:	2200      	movs	r2, #0
 8006800:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006804:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006808:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800680c:	460b      	mov	r3, r1
 800680e:	18db      	adds	r3, r3, r3
 8006810:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006812:	4613      	mov	r3, r2
 8006814:	eb42 0303 	adc.w	r3, r2, r3
 8006818:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800681a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800681e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006822:	f7fa fa79 	bl	8000d18 <__aeabi_uldivmod>
 8006826:	4602      	mov	r2, r0
 8006828:	460b      	mov	r3, r1
 800682a:	4b0d      	ldr	r3, [pc, #52]	@ (8006860 <UART_SetConfig+0x2d4>)
 800682c:	fba3 1302 	umull	r1, r3, r3, r2
 8006830:	095b      	lsrs	r3, r3, #5
 8006832:	2164      	movs	r1, #100	@ 0x64
 8006834:	fb01 f303 	mul.w	r3, r1, r3
 8006838:	1ad3      	subs	r3, r2, r3
 800683a:	00db      	lsls	r3, r3, #3
 800683c:	3332      	adds	r3, #50	@ 0x32
 800683e:	4a08      	ldr	r2, [pc, #32]	@ (8006860 <UART_SetConfig+0x2d4>)
 8006840:	fba2 2303 	umull	r2, r3, r2, r3
 8006844:	095b      	lsrs	r3, r3, #5
 8006846:	f003 0207 	and.w	r2, r3, #7
 800684a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4422      	add	r2, r4
 8006852:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006854:	e106      	b.n	8006a64 <UART_SetConfig+0x4d8>
 8006856:	bf00      	nop
 8006858:	40011000 	.word	0x40011000
 800685c:	40011400 	.word	0x40011400
 8006860:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006864:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006868:	2200      	movs	r2, #0
 800686a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800686e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006872:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006876:	4642      	mov	r2, r8
 8006878:	464b      	mov	r3, r9
 800687a:	1891      	adds	r1, r2, r2
 800687c:	6239      	str	r1, [r7, #32]
 800687e:	415b      	adcs	r3, r3
 8006880:	627b      	str	r3, [r7, #36]	@ 0x24
 8006882:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006886:	4641      	mov	r1, r8
 8006888:	1854      	adds	r4, r2, r1
 800688a:	4649      	mov	r1, r9
 800688c:	eb43 0501 	adc.w	r5, r3, r1
 8006890:	f04f 0200 	mov.w	r2, #0
 8006894:	f04f 0300 	mov.w	r3, #0
 8006898:	00eb      	lsls	r3, r5, #3
 800689a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800689e:	00e2      	lsls	r2, r4, #3
 80068a0:	4614      	mov	r4, r2
 80068a2:	461d      	mov	r5, r3
 80068a4:	4643      	mov	r3, r8
 80068a6:	18e3      	adds	r3, r4, r3
 80068a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80068ac:	464b      	mov	r3, r9
 80068ae:	eb45 0303 	adc.w	r3, r5, r3
 80068b2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80068b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068ba:	685b      	ldr	r3, [r3, #4]
 80068bc:	2200      	movs	r2, #0
 80068be:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80068c2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80068c6:	f04f 0200 	mov.w	r2, #0
 80068ca:	f04f 0300 	mov.w	r3, #0
 80068ce:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80068d2:	4629      	mov	r1, r5
 80068d4:	008b      	lsls	r3, r1, #2
 80068d6:	4621      	mov	r1, r4
 80068d8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80068dc:	4621      	mov	r1, r4
 80068de:	008a      	lsls	r2, r1, #2
 80068e0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80068e4:	f7fa fa18 	bl	8000d18 <__aeabi_uldivmod>
 80068e8:	4602      	mov	r2, r0
 80068ea:	460b      	mov	r3, r1
 80068ec:	4b60      	ldr	r3, [pc, #384]	@ (8006a70 <UART_SetConfig+0x4e4>)
 80068ee:	fba3 2302 	umull	r2, r3, r3, r2
 80068f2:	095b      	lsrs	r3, r3, #5
 80068f4:	011c      	lsls	r4, r3, #4
 80068f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80068fa:	2200      	movs	r2, #0
 80068fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006900:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006904:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006908:	4642      	mov	r2, r8
 800690a:	464b      	mov	r3, r9
 800690c:	1891      	adds	r1, r2, r2
 800690e:	61b9      	str	r1, [r7, #24]
 8006910:	415b      	adcs	r3, r3
 8006912:	61fb      	str	r3, [r7, #28]
 8006914:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006918:	4641      	mov	r1, r8
 800691a:	1851      	adds	r1, r2, r1
 800691c:	6139      	str	r1, [r7, #16]
 800691e:	4649      	mov	r1, r9
 8006920:	414b      	adcs	r3, r1
 8006922:	617b      	str	r3, [r7, #20]
 8006924:	f04f 0200 	mov.w	r2, #0
 8006928:	f04f 0300 	mov.w	r3, #0
 800692c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006930:	4659      	mov	r1, fp
 8006932:	00cb      	lsls	r3, r1, #3
 8006934:	4651      	mov	r1, sl
 8006936:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800693a:	4651      	mov	r1, sl
 800693c:	00ca      	lsls	r2, r1, #3
 800693e:	4610      	mov	r0, r2
 8006940:	4619      	mov	r1, r3
 8006942:	4603      	mov	r3, r0
 8006944:	4642      	mov	r2, r8
 8006946:	189b      	adds	r3, r3, r2
 8006948:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800694c:	464b      	mov	r3, r9
 800694e:	460a      	mov	r2, r1
 8006950:	eb42 0303 	adc.w	r3, r2, r3
 8006954:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800695c:	685b      	ldr	r3, [r3, #4]
 800695e:	2200      	movs	r2, #0
 8006960:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006962:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006964:	f04f 0200 	mov.w	r2, #0
 8006968:	f04f 0300 	mov.w	r3, #0
 800696c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006970:	4649      	mov	r1, r9
 8006972:	008b      	lsls	r3, r1, #2
 8006974:	4641      	mov	r1, r8
 8006976:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800697a:	4641      	mov	r1, r8
 800697c:	008a      	lsls	r2, r1, #2
 800697e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006982:	f7fa f9c9 	bl	8000d18 <__aeabi_uldivmod>
 8006986:	4602      	mov	r2, r0
 8006988:	460b      	mov	r3, r1
 800698a:	4611      	mov	r1, r2
 800698c:	4b38      	ldr	r3, [pc, #224]	@ (8006a70 <UART_SetConfig+0x4e4>)
 800698e:	fba3 2301 	umull	r2, r3, r3, r1
 8006992:	095b      	lsrs	r3, r3, #5
 8006994:	2264      	movs	r2, #100	@ 0x64
 8006996:	fb02 f303 	mul.w	r3, r2, r3
 800699a:	1acb      	subs	r3, r1, r3
 800699c:	011b      	lsls	r3, r3, #4
 800699e:	3332      	adds	r3, #50	@ 0x32
 80069a0:	4a33      	ldr	r2, [pc, #204]	@ (8006a70 <UART_SetConfig+0x4e4>)
 80069a2:	fba2 2303 	umull	r2, r3, r2, r3
 80069a6:	095b      	lsrs	r3, r3, #5
 80069a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80069ac:	441c      	add	r4, r3
 80069ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80069b2:	2200      	movs	r2, #0
 80069b4:	673b      	str	r3, [r7, #112]	@ 0x70
 80069b6:	677a      	str	r2, [r7, #116]	@ 0x74
 80069b8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80069bc:	4642      	mov	r2, r8
 80069be:	464b      	mov	r3, r9
 80069c0:	1891      	adds	r1, r2, r2
 80069c2:	60b9      	str	r1, [r7, #8]
 80069c4:	415b      	adcs	r3, r3
 80069c6:	60fb      	str	r3, [r7, #12]
 80069c8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80069cc:	4641      	mov	r1, r8
 80069ce:	1851      	adds	r1, r2, r1
 80069d0:	6039      	str	r1, [r7, #0]
 80069d2:	4649      	mov	r1, r9
 80069d4:	414b      	adcs	r3, r1
 80069d6:	607b      	str	r3, [r7, #4]
 80069d8:	f04f 0200 	mov.w	r2, #0
 80069dc:	f04f 0300 	mov.w	r3, #0
 80069e0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80069e4:	4659      	mov	r1, fp
 80069e6:	00cb      	lsls	r3, r1, #3
 80069e8:	4651      	mov	r1, sl
 80069ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80069ee:	4651      	mov	r1, sl
 80069f0:	00ca      	lsls	r2, r1, #3
 80069f2:	4610      	mov	r0, r2
 80069f4:	4619      	mov	r1, r3
 80069f6:	4603      	mov	r3, r0
 80069f8:	4642      	mov	r2, r8
 80069fa:	189b      	adds	r3, r3, r2
 80069fc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80069fe:	464b      	mov	r3, r9
 8006a00:	460a      	mov	r2, r1
 8006a02:	eb42 0303 	adc.w	r3, r2, r3
 8006a06:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006a08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a0c:	685b      	ldr	r3, [r3, #4]
 8006a0e:	2200      	movs	r2, #0
 8006a10:	663b      	str	r3, [r7, #96]	@ 0x60
 8006a12:	667a      	str	r2, [r7, #100]	@ 0x64
 8006a14:	f04f 0200 	mov.w	r2, #0
 8006a18:	f04f 0300 	mov.w	r3, #0
 8006a1c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006a20:	4649      	mov	r1, r9
 8006a22:	008b      	lsls	r3, r1, #2
 8006a24:	4641      	mov	r1, r8
 8006a26:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a2a:	4641      	mov	r1, r8
 8006a2c:	008a      	lsls	r2, r1, #2
 8006a2e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006a32:	f7fa f971 	bl	8000d18 <__aeabi_uldivmod>
 8006a36:	4602      	mov	r2, r0
 8006a38:	460b      	mov	r3, r1
 8006a3a:	4b0d      	ldr	r3, [pc, #52]	@ (8006a70 <UART_SetConfig+0x4e4>)
 8006a3c:	fba3 1302 	umull	r1, r3, r3, r2
 8006a40:	095b      	lsrs	r3, r3, #5
 8006a42:	2164      	movs	r1, #100	@ 0x64
 8006a44:	fb01 f303 	mul.w	r3, r1, r3
 8006a48:	1ad3      	subs	r3, r2, r3
 8006a4a:	011b      	lsls	r3, r3, #4
 8006a4c:	3332      	adds	r3, #50	@ 0x32
 8006a4e:	4a08      	ldr	r2, [pc, #32]	@ (8006a70 <UART_SetConfig+0x4e4>)
 8006a50:	fba2 2303 	umull	r2, r3, r2, r3
 8006a54:	095b      	lsrs	r3, r3, #5
 8006a56:	f003 020f 	and.w	r2, r3, #15
 8006a5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	4422      	add	r2, r4
 8006a62:	609a      	str	r2, [r3, #8]
}
 8006a64:	bf00      	nop
 8006a66:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006a70:	51eb851f 	.word	0x51eb851f

08006a74 <__NVIC_SetPriority>:
{
 8006a74:	b480      	push	{r7}
 8006a76:	b083      	sub	sp, #12
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	4603      	mov	r3, r0
 8006a7c:	6039      	str	r1, [r7, #0]
 8006a7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	db0a      	blt.n	8006a9e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	b2da      	uxtb	r2, r3
 8006a8c:	490c      	ldr	r1, [pc, #48]	@ (8006ac0 <__NVIC_SetPriority+0x4c>)
 8006a8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a92:	0112      	lsls	r2, r2, #4
 8006a94:	b2d2      	uxtb	r2, r2
 8006a96:	440b      	add	r3, r1
 8006a98:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006a9c:	e00a      	b.n	8006ab4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	b2da      	uxtb	r2, r3
 8006aa2:	4908      	ldr	r1, [pc, #32]	@ (8006ac4 <__NVIC_SetPriority+0x50>)
 8006aa4:	79fb      	ldrb	r3, [r7, #7]
 8006aa6:	f003 030f 	and.w	r3, r3, #15
 8006aaa:	3b04      	subs	r3, #4
 8006aac:	0112      	lsls	r2, r2, #4
 8006aae:	b2d2      	uxtb	r2, r2
 8006ab0:	440b      	add	r3, r1
 8006ab2:	761a      	strb	r2, [r3, #24]
}
 8006ab4:	bf00      	nop
 8006ab6:	370c      	adds	r7, #12
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006abe:	4770      	bx	lr
 8006ac0:	e000e100 	.word	0xe000e100
 8006ac4:	e000ed00 	.word	0xe000ed00

08006ac8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006acc:	2100      	movs	r1, #0
 8006ace:	f06f 0004 	mvn.w	r0, #4
 8006ad2:	f7ff ffcf 	bl	8006a74 <__NVIC_SetPriority>
#endif
}
 8006ad6:	bf00      	nop
 8006ad8:	bd80      	pop	{r7, pc}
	...

08006adc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006adc:	b480      	push	{r7}
 8006ade:	b083      	sub	sp, #12
 8006ae0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ae2:	f3ef 8305 	mrs	r3, IPSR
 8006ae6:	603b      	str	r3, [r7, #0]
  return(result);
 8006ae8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d003      	beq.n	8006af6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006aee:	f06f 0305 	mvn.w	r3, #5
 8006af2:	607b      	str	r3, [r7, #4]
 8006af4:	e00c      	b.n	8006b10 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006af6:	4b0a      	ldr	r3, [pc, #40]	@ (8006b20 <osKernelInitialize+0x44>)
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d105      	bne.n	8006b0a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006afe:	4b08      	ldr	r3, [pc, #32]	@ (8006b20 <osKernelInitialize+0x44>)
 8006b00:	2201      	movs	r2, #1
 8006b02:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006b04:	2300      	movs	r3, #0
 8006b06:	607b      	str	r3, [r7, #4]
 8006b08:	e002      	b.n	8006b10 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006b0a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006b0e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006b10:	687b      	ldr	r3, [r7, #4]
}
 8006b12:	4618      	mov	r0, r3
 8006b14:	370c      	adds	r7, #12
 8006b16:	46bd      	mov	sp, r7
 8006b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1c:	4770      	bx	lr
 8006b1e:	bf00      	nop
 8006b20:	2000787c 	.word	0x2000787c

08006b24 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b082      	sub	sp, #8
 8006b28:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006b2a:	f3ef 8305 	mrs	r3, IPSR
 8006b2e:	603b      	str	r3, [r7, #0]
  return(result);
 8006b30:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d003      	beq.n	8006b3e <osKernelStart+0x1a>
    stat = osErrorISR;
 8006b36:	f06f 0305 	mvn.w	r3, #5
 8006b3a:	607b      	str	r3, [r7, #4]
 8006b3c:	e010      	b.n	8006b60 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006b3e:	4b0b      	ldr	r3, [pc, #44]	@ (8006b6c <osKernelStart+0x48>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	2b01      	cmp	r3, #1
 8006b44:	d109      	bne.n	8006b5a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006b46:	f7ff ffbf 	bl	8006ac8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006b4a:	4b08      	ldr	r3, [pc, #32]	@ (8006b6c <osKernelStart+0x48>)
 8006b4c:	2202      	movs	r2, #2
 8006b4e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006b50:	f001 f892 	bl	8007c78 <vTaskStartScheduler>
      stat = osOK;
 8006b54:	2300      	movs	r3, #0
 8006b56:	607b      	str	r3, [r7, #4]
 8006b58:	e002      	b.n	8006b60 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006b5a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006b5e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006b60:	687b      	ldr	r3, [r7, #4]
}
 8006b62:	4618      	mov	r0, r3
 8006b64:	3708      	adds	r7, #8
 8006b66:	46bd      	mov	sp, r7
 8006b68:	bd80      	pop	{r7, pc}
 8006b6a:	bf00      	nop
 8006b6c:	2000787c 	.word	0x2000787c

08006b70 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b08e      	sub	sp, #56	@ 0x38
 8006b74:	af04      	add	r7, sp, #16
 8006b76:	60f8      	str	r0, [r7, #12]
 8006b78:	60b9      	str	r1, [r7, #8]
 8006b7a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006b80:	f3ef 8305 	mrs	r3, IPSR
 8006b84:	617b      	str	r3, [r7, #20]
  return(result);
 8006b86:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d17e      	bne.n	8006c8a <osThreadNew+0x11a>
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d07b      	beq.n	8006c8a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006b92:	2380      	movs	r3, #128	@ 0x80
 8006b94:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006b96:	2318      	movs	r3, #24
 8006b98:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006b9e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006ba2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d045      	beq.n	8006c36 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d002      	beq.n	8006bb8 <osThreadNew+0x48>
        name = attr->name;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	699b      	ldr	r3, [r3, #24]
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d002      	beq.n	8006bc6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	699b      	ldr	r3, [r3, #24]
 8006bc4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006bc6:	69fb      	ldr	r3, [r7, #28]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d008      	beq.n	8006bde <osThreadNew+0x6e>
 8006bcc:	69fb      	ldr	r3, [r7, #28]
 8006bce:	2b38      	cmp	r3, #56	@ 0x38
 8006bd0:	d805      	bhi.n	8006bde <osThreadNew+0x6e>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	f003 0301 	and.w	r3, r3, #1
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d001      	beq.n	8006be2 <osThreadNew+0x72>
        return (NULL);
 8006bde:	2300      	movs	r3, #0
 8006be0:	e054      	b.n	8006c8c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	695b      	ldr	r3, [r3, #20]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d003      	beq.n	8006bf2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	695b      	ldr	r3, [r3, #20]
 8006bee:	089b      	lsrs	r3, r3, #2
 8006bf0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	689b      	ldr	r3, [r3, #8]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d00e      	beq.n	8006c18 <osThreadNew+0xa8>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	68db      	ldr	r3, [r3, #12]
 8006bfe:	2ba7      	cmp	r3, #167	@ 0xa7
 8006c00:	d90a      	bls.n	8006c18 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d006      	beq.n	8006c18 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	695b      	ldr	r3, [r3, #20]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d002      	beq.n	8006c18 <osThreadNew+0xa8>
        mem = 1;
 8006c12:	2301      	movs	r3, #1
 8006c14:	61bb      	str	r3, [r7, #24]
 8006c16:	e010      	b.n	8006c3a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	689b      	ldr	r3, [r3, #8]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d10c      	bne.n	8006c3a <osThreadNew+0xca>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	68db      	ldr	r3, [r3, #12]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d108      	bne.n	8006c3a <osThreadNew+0xca>
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	691b      	ldr	r3, [r3, #16]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d104      	bne.n	8006c3a <osThreadNew+0xca>
          mem = 0;
 8006c30:	2300      	movs	r3, #0
 8006c32:	61bb      	str	r3, [r7, #24]
 8006c34:	e001      	b.n	8006c3a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006c36:	2300      	movs	r3, #0
 8006c38:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006c3a:	69bb      	ldr	r3, [r7, #24]
 8006c3c:	2b01      	cmp	r3, #1
 8006c3e:	d110      	bne.n	8006c62 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006c44:	687a      	ldr	r2, [r7, #4]
 8006c46:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006c48:	9202      	str	r2, [sp, #8]
 8006c4a:	9301      	str	r3, [sp, #4]
 8006c4c:	69fb      	ldr	r3, [r7, #28]
 8006c4e:	9300      	str	r3, [sp, #0]
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	6a3a      	ldr	r2, [r7, #32]
 8006c54:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006c56:	68f8      	ldr	r0, [r7, #12]
 8006c58:	f000 fe1a 	bl	8007890 <xTaskCreateStatic>
 8006c5c:	4603      	mov	r3, r0
 8006c5e:	613b      	str	r3, [r7, #16]
 8006c60:	e013      	b.n	8006c8a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006c62:	69bb      	ldr	r3, [r7, #24]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d110      	bne.n	8006c8a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006c68:	6a3b      	ldr	r3, [r7, #32]
 8006c6a:	b29a      	uxth	r2, r3
 8006c6c:	f107 0310 	add.w	r3, r7, #16
 8006c70:	9301      	str	r3, [sp, #4]
 8006c72:	69fb      	ldr	r3, [r7, #28]
 8006c74:	9300      	str	r3, [sp, #0]
 8006c76:	68bb      	ldr	r3, [r7, #8]
 8006c78:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006c7a:	68f8      	ldr	r0, [r7, #12]
 8006c7c:	f000 fe68 	bl	8007950 <xTaskCreate>
 8006c80:	4603      	mov	r3, r0
 8006c82:	2b01      	cmp	r3, #1
 8006c84:	d001      	beq.n	8006c8a <osThreadNew+0x11a>
            hTask = NULL;
 8006c86:	2300      	movs	r3, #0
 8006c88:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006c8a:	693b      	ldr	r3, [r7, #16]
}
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	3728      	adds	r7, #40	@ 0x28
 8006c90:	46bd      	mov	sp, r7
 8006c92:	bd80      	pop	{r7, pc}

08006c94 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b084      	sub	sp, #16
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006c9c:	f3ef 8305 	mrs	r3, IPSR
 8006ca0:	60bb      	str	r3, [r7, #8]
  return(result);
 8006ca2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d003      	beq.n	8006cb0 <osDelay+0x1c>
    stat = osErrorISR;
 8006ca8:	f06f 0305 	mvn.w	r3, #5
 8006cac:	60fb      	str	r3, [r7, #12]
 8006cae:	e007      	b.n	8006cc0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d002      	beq.n	8006cc0 <osDelay+0x2c>
      vTaskDelay(ticks);
 8006cba:	6878      	ldr	r0, [r7, #4]
 8006cbc:	f000 ffa6 	bl	8007c0c <vTaskDelay>
    }
  }

  return (stat);
 8006cc0:	68fb      	ldr	r3, [r7, #12]
}
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	3710      	adds	r7, #16
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	bd80      	pop	{r7, pc}
	...

08006ccc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006ccc:	b480      	push	{r7}
 8006cce:	b085      	sub	sp, #20
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	60f8      	str	r0, [r7, #12]
 8006cd4:	60b9      	str	r1, [r7, #8]
 8006cd6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	4a07      	ldr	r2, [pc, #28]	@ (8006cf8 <vApplicationGetIdleTaskMemory+0x2c>)
 8006cdc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006cde:	68bb      	ldr	r3, [r7, #8]
 8006ce0:	4a06      	ldr	r2, [pc, #24]	@ (8006cfc <vApplicationGetIdleTaskMemory+0x30>)
 8006ce2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2280      	movs	r2, #128	@ 0x80
 8006ce8:	601a      	str	r2, [r3, #0]
}
 8006cea:	bf00      	nop
 8006cec:	3714      	adds	r7, #20
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf4:	4770      	bx	lr
 8006cf6:	bf00      	nop
 8006cf8:	20007880 	.word	0x20007880
 8006cfc:	20007928 	.word	0x20007928

08006d00 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006d00:	b480      	push	{r7}
 8006d02:	b085      	sub	sp, #20
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	60f8      	str	r0, [r7, #12]
 8006d08:	60b9      	str	r1, [r7, #8]
 8006d0a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	4a07      	ldr	r2, [pc, #28]	@ (8006d2c <vApplicationGetTimerTaskMemory+0x2c>)
 8006d10:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006d12:	68bb      	ldr	r3, [r7, #8]
 8006d14:	4a06      	ldr	r2, [pc, #24]	@ (8006d30 <vApplicationGetTimerTaskMemory+0x30>)
 8006d16:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006d1e:	601a      	str	r2, [r3, #0]
}
 8006d20:	bf00      	nop
 8006d22:	3714      	adds	r7, #20
 8006d24:	46bd      	mov	sp, r7
 8006d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2a:	4770      	bx	lr
 8006d2c:	20007b28 	.word	0x20007b28
 8006d30:	20007bd0 	.word	0x20007bd0

08006d34 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006d34:	b480      	push	{r7}
 8006d36:	b083      	sub	sp, #12
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	f103 0208 	add.w	r2, r3, #8
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006d4c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	f103 0208 	add.w	r2, r3, #8
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	f103 0208 	add.w	r2, r3, #8
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2200      	movs	r2, #0
 8006d66:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006d68:	bf00      	nop
 8006d6a:	370c      	adds	r7, #12
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d72:	4770      	bx	lr

08006d74 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006d74:	b480      	push	{r7}
 8006d76:	b083      	sub	sp, #12
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2200      	movs	r2, #0
 8006d80:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006d82:	bf00      	nop
 8006d84:	370c      	adds	r7, #12
 8006d86:	46bd      	mov	sp, r7
 8006d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8c:	4770      	bx	lr

08006d8e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006d8e:	b480      	push	{r7}
 8006d90:	b085      	sub	sp, #20
 8006d92:	af00      	add	r7, sp, #0
 8006d94:	6078      	str	r0, [r7, #4]
 8006d96:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	685b      	ldr	r3, [r3, #4]
 8006d9c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	68fa      	ldr	r2, [r7, #12]
 8006da2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	689a      	ldr	r2, [r3, #8]
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	689b      	ldr	r3, [r3, #8]
 8006db0:	683a      	ldr	r2, [r7, #0]
 8006db2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	683a      	ldr	r2, [r7, #0]
 8006db8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	687a      	ldr	r2, [r7, #4]
 8006dbe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	1c5a      	adds	r2, r3, #1
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	601a      	str	r2, [r3, #0]
}
 8006dca:	bf00      	nop
 8006dcc:	3714      	adds	r7, #20
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd4:	4770      	bx	lr

08006dd6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006dd6:	b480      	push	{r7}
 8006dd8:	b085      	sub	sp, #20
 8006dda:	af00      	add	r7, sp, #0
 8006ddc:	6078      	str	r0, [r7, #4]
 8006dde:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006de6:	68bb      	ldr	r3, [r7, #8]
 8006de8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006dec:	d103      	bne.n	8006df6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	691b      	ldr	r3, [r3, #16]
 8006df2:	60fb      	str	r3, [r7, #12]
 8006df4:	e00c      	b.n	8006e10 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	3308      	adds	r3, #8
 8006dfa:	60fb      	str	r3, [r7, #12]
 8006dfc:	e002      	b.n	8006e04 <vListInsert+0x2e>
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	685b      	ldr	r3, [r3, #4]
 8006e02:	60fb      	str	r3, [r7, #12]
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	685b      	ldr	r3, [r3, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	68ba      	ldr	r2, [r7, #8]
 8006e0c:	429a      	cmp	r2, r3
 8006e0e:	d2f6      	bcs.n	8006dfe <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	685a      	ldr	r2, [r3, #4]
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	685b      	ldr	r3, [r3, #4]
 8006e1c:	683a      	ldr	r2, [r7, #0]
 8006e1e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	68fa      	ldr	r2, [r7, #12]
 8006e24:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	683a      	ldr	r2, [r7, #0]
 8006e2a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	687a      	ldr	r2, [r7, #4]
 8006e30:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	1c5a      	adds	r2, r3, #1
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	601a      	str	r2, [r3, #0]
}
 8006e3c:	bf00      	nop
 8006e3e:	3714      	adds	r7, #20
 8006e40:	46bd      	mov	sp, r7
 8006e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e46:	4770      	bx	lr

08006e48 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006e48:	b480      	push	{r7}
 8006e4a:	b085      	sub	sp, #20
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	691b      	ldr	r3, [r3, #16]
 8006e54:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	685b      	ldr	r3, [r3, #4]
 8006e5a:	687a      	ldr	r2, [r7, #4]
 8006e5c:	6892      	ldr	r2, [r2, #8]
 8006e5e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	689b      	ldr	r3, [r3, #8]
 8006e64:	687a      	ldr	r2, [r7, #4]
 8006e66:	6852      	ldr	r2, [r2, #4]
 8006e68:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	687a      	ldr	r2, [r7, #4]
 8006e70:	429a      	cmp	r2, r3
 8006e72:	d103      	bne.n	8006e7c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	689a      	ldr	r2, [r3, #8]
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2200      	movs	r2, #0
 8006e80:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	1e5a      	subs	r2, r3, #1
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	681b      	ldr	r3, [r3, #0]
}
 8006e90:	4618      	mov	r0, r3
 8006e92:	3714      	adds	r7, #20
 8006e94:	46bd      	mov	sp, r7
 8006e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9a:	4770      	bx	lr

08006e9c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b084      	sub	sp, #16
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
 8006ea4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d10b      	bne.n	8006ec8 <xQueueGenericReset+0x2c>
	__asm volatile
 8006eb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eb4:	f383 8811 	msr	BASEPRI, r3
 8006eb8:	f3bf 8f6f 	isb	sy
 8006ebc:	f3bf 8f4f 	dsb	sy
 8006ec0:	60bb      	str	r3, [r7, #8]
}
 8006ec2:	bf00      	nop
 8006ec4:	bf00      	nop
 8006ec6:	e7fd      	b.n	8006ec4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006ec8:	f002 f8ce 	bl	8009068 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681a      	ldr	r2, [r3, #0]
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ed4:	68f9      	ldr	r1, [r7, #12]
 8006ed6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006ed8:	fb01 f303 	mul.w	r3, r1, r3
 8006edc:	441a      	add	r2, r3
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681a      	ldr	r2, [r3, #0]
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681a      	ldr	r2, [r3, #0]
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ef8:	3b01      	subs	r3, #1
 8006efa:	68f9      	ldr	r1, [r7, #12]
 8006efc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006efe:	fb01 f303 	mul.w	r3, r1, r3
 8006f02:	441a      	add	r2, r3
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	22ff      	movs	r2, #255	@ 0xff
 8006f0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	22ff      	movs	r2, #255	@ 0xff
 8006f14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d114      	bne.n	8006f48 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	691b      	ldr	r3, [r3, #16]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d01a      	beq.n	8006f5c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	3310      	adds	r3, #16
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	f001 f942 	bl	80081b4 <xTaskRemoveFromEventList>
 8006f30:	4603      	mov	r3, r0
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d012      	beq.n	8006f5c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006f36:	4b0d      	ldr	r3, [pc, #52]	@ (8006f6c <xQueueGenericReset+0xd0>)
 8006f38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f3c:	601a      	str	r2, [r3, #0]
 8006f3e:	f3bf 8f4f 	dsb	sy
 8006f42:	f3bf 8f6f 	isb	sy
 8006f46:	e009      	b.n	8006f5c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	3310      	adds	r3, #16
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	f7ff fef1 	bl	8006d34 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	3324      	adds	r3, #36	@ 0x24
 8006f56:	4618      	mov	r0, r3
 8006f58:	f7ff feec 	bl	8006d34 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006f5c:	f002 f8b6 	bl	80090cc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006f60:	2301      	movs	r3, #1
}
 8006f62:	4618      	mov	r0, r3
 8006f64:	3710      	adds	r7, #16
 8006f66:	46bd      	mov	sp, r7
 8006f68:	bd80      	pop	{r7, pc}
 8006f6a:	bf00      	nop
 8006f6c:	e000ed04 	.word	0xe000ed04

08006f70 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b08e      	sub	sp, #56	@ 0x38
 8006f74:	af02      	add	r7, sp, #8
 8006f76:	60f8      	str	r0, [r7, #12]
 8006f78:	60b9      	str	r1, [r7, #8]
 8006f7a:	607a      	str	r2, [r7, #4]
 8006f7c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d10b      	bne.n	8006f9c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8006f84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f88:	f383 8811 	msr	BASEPRI, r3
 8006f8c:	f3bf 8f6f 	isb	sy
 8006f90:	f3bf 8f4f 	dsb	sy
 8006f94:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006f96:	bf00      	nop
 8006f98:	bf00      	nop
 8006f9a:	e7fd      	b.n	8006f98 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d10b      	bne.n	8006fba <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8006fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fa6:	f383 8811 	msr	BASEPRI, r3
 8006faa:	f3bf 8f6f 	isb	sy
 8006fae:	f3bf 8f4f 	dsb	sy
 8006fb2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006fb4:	bf00      	nop
 8006fb6:	bf00      	nop
 8006fb8:	e7fd      	b.n	8006fb6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d002      	beq.n	8006fc6 <xQueueGenericCreateStatic+0x56>
 8006fc0:	68bb      	ldr	r3, [r7, #8]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d001      	beq.n	8006fca <xQueueGenericCreateStatic+0x5a>
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	e000      	b.n	8006fcc <xQueueGenericCreateStatic+0x5c>
 8006fca:	2300      	movs	r3, #0
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d10b      	bne.n	8006fe8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8006fd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fd4:	f383 8811 	msr	BASEPRI, r3
 8006fd8:	f3bf 8f6f 	isb	sy
 8006fdc:	f3bf 8f4f 	dsb	sy
 8006fe0:	623b      	str	r3, [r7, #32]
}
 8006fe2:	bf00      	nop
 8006fe4:	bf00      	nop
 8006fe6:	e7fd      	b.n	8006fe4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d102      	bne.n	8006ff4 <xQueueGenericCreateStatic+0x84>
 8006fee:	68bb      	ldr	r3, [r7, #8]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d101      	bne.n	8006ff8 <xQueueGenericCreateStatic+0x88>
 8006ff4:	2301      	movs	r3, #1
 8006ff6:	e000      	b.n	8006ffa <xQueueGenericCreateStatic+0x8a>
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d10b      	bne.n	8007016 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8006ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007002:	f383 8811 	msr	BASEPRI, r3
 8007006:	f3bf 8f6f 	isb	sy
 800700a:	f3bf 8f4f 	dsb	sy
 800700e:	61fb      	str	r3, [r7, #28]
}
 8007010:	bf00      	nop
 8007012:	bf00      	nop
 8007014:	e7fd      	b.n	8007012 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007016:	2350      	movs	r3, #80	@ 0x50
 8007018:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800701a:	697b      	ldr	r3, [r7, #20]
 800701c:	2b50      	cmp	r3, #80	@ 0x50
 800701e:	d00b      	beq.n	8007038 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007020:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007024:	f383 8811 	msr	BASEPRI, r3
 8007028:	f3bf 8f6f 	isb	sy
 800702c:	f3bf 8f4f 	dsb	sy
 8007030:	61bb      	str	r3, [r7, #24]
}
 8007032:	bf00      	nop
 8007034:	bf00      	nop
 8007036:	e7fd      	b.n	8007034 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007038:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800703e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007040:	2b00      	cmp	r3, #0
 8007042:	d00d      	beq.n	8007060 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007044:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007046:	2201      	movs	r2, #1
 8007048:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800704c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007050:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007052:	9300      	str	r3, [sp, #0]
 8007054:	4613      	mov	r3, r2
 8007056:	687a      	ldr	r2, [r7, #4]
 8007058:	68b9      	ldr	r1, [r7, #8]
 800705a:	68f8      	ldr	r0, [r7, #12]
 800705c:	f000 f805 	bl	800706a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007060:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8007062:	4618      	mov	r0, r3
 8007064:	3730      	adds	r7, #48	@ 0x30
 8007066:	46bd      	mov	sp, r7
 8007068:	bd80      	pop	{r7, pc}

0800706a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800706a:	b580      	push	{r7, lr}
 800706c:	b084      	sub	sp, #16
 800706e:	af00      	add	r7, sp, #0
 8007070:	60f8      	str	r0, [r7, #12]
 8007072:	60b9      	str	r1, [r7, #8]
 8007074:	607a      	str	r2, [r7, #4]
 8007076:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d103      	bne.n	8007086 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800707e:	69bb      	ldr	r3, [r7, #24]
 8007080:	69ba      	ldr	r2, [r7, #24]
 8007082:	601a      	str	r2, [r3, #0]
 8007084:	e002      	b.n	800708c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007086:	69bb      	ldr	r3, [r7, #24]
 8007088:	687a      	ldr	r2, [r7, #4]
 800708a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800708c:	69bb      	ldr	r3, [r7, #24]
 800708e:	68fa      	ldr	r2, [r7, #12]
 8007090:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007092:	69bb      	ldr	r3, [r7, #24]
 8007094:	68ba      	ldr	r2, [r7, #8]
 8007096:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007098:	2101      	movs	r1, #1
 800709a:	69b8      	ldr	r0, [r7, #24]
 800709c:	f7ff fefe 	bl	8006e9c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80070a0:	69bb      	ldr	r3, [r7, #24]
 80070a2:	78fa      	ldrb	r2, [r7, #3]
 80070a4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80070a8:	bf00      	nop
 80070aa:	3710      	adds	r7, #16
 80070ac:	46bd      	mov	sp, r7
 80070ae:	bd80      	pop	{r7, pc}

080070b0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b08e      	sub	sp, #56	@ 0x38
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	60f8      	str	r0, [r7, #12]
 80070b8:	60b9      	str	r1, [r7, #8]
 80070ba:	607a      	str	r2, [r7, #4]
 80070bc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80070be:	2300      	movs	r3, #0
 80070c0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80070c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d10b      	bne.n	80070e4 <xQueueGenericSend+0x34>
	__asm volatile
 80070cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070d0:	f383 8811 	msr	BASEPRI, r3
 80070d4:	f3bf 8f6f 	isb	sy
 80070d8:	f3bf 8f4f 	dsb	sy
 80070dc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80070de:	bf00      	nop
 80070e0:	bf00      	nop
 80070e2:	e7fd      	b.n	80070e0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d103      	bne.n	80070f2 <xQueueGenericSend+0x42>
 80070ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d101      	bne.n	80070f6 <xQueueGenericSend+0x46>
 80070f2:	2301      	movs	r3, #1
 80070f4:	e000      	b.n	80070f8 <xQueueGenericSend+0x48>
 80070f6:	2300      	movs	r3, #0
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d10b      	bne.n	8007114 <xQueueGenericSend+0x64>
	__asm volatile
 80070fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007100:	f383 8811 	msr	BASEPRI, r3
 8007104:	f3bf 8f6f 	isb	sy
 8007108:	f3bf 8f4f 	dsb	sy
 800710c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800710e:	bf00      	nop
 8007110:	bf00      	nop
 8007112:	e7fd      	b.n	8007110 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007114:	683b      	ldr	r3, [r7, #0]
 8007116:	2b02      	cmp	r3, #2
 8007118:	d103      	bne.n	8007122 <xQueueGenericSend+0x72>
 800711a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800711c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800711e:	2b01      	cmp	r3, #1
 8007120:	d101      	bne.n	8007126 <xQueueGenericSend+0x76>
 8007122:	2301      	movs	r3, #1
 8007124:	e000      	b.n	8007128 <xQueueGenericSend+0x78>
 8007126:	2300      	movs	r3, #0
 8007128:	2b00      	cmp	r3, #0
 800712a:	d10b      	bne.n	8007144 <xQueueGenericSend+0x94>
	__asm volatile
 800712c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007130:	f383 8811 	msr	BASEPRI, r3
 8007134:	f3bf 8f6f 	isb	sy
 8007138:	f3bf 8f4f 	dsb	sy
 800713c:	623b      	str	r3, [r7, #32]
}
 800713e:	bf00      	nop
 8007140:	bf00      	nop
 8007142:	e7fd      	b.n	8007140 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007144:	f001 fa24 	bl	8008590 <xTaskGetSchedulerState>
 8007148:	4603      	mov	r3, r0
 800714a:	2b00      	cmp	r3, #0
 800714c:	d102      	bne.n	8007154 <xQueueGenericSend+0xa4>
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d101      	bne.n	8007158 <xQueueGenericSend+0xa8>
 8007154:	2301      	movs	r3, #1
 8007156:	e000      	b.n	800715a <xQueueGenericSend+0xaa>
 8007158:	2300      	movs	r3, #0
 800715a:	2b00      	cmp	r3, #0
 800715c:	d10b      	bne.n	8007176 <xQueueGenericSend+0xc6>
	__asm volatile
 800715e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007162:	f383 8811 	msr	BASEPRI, r3
 8007166:	f3bf 8f6f 	isb	sy
 800716a:	f3bf 8f4f 	dsb	sy
 800716e:	61fb      	str	r3, [r7, #28]
}
 8007170:	bf00      	nop
 8007172:	bf00      	nop
 8007174:	e7fd      	b.n	8007172 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007176:	f001 ff77 	bl	8009068 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800717a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800717c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800717e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007180:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007182:	429a      	cmp	r2, r3
 8007184:	d302      	bcc.n	800718c <xQueueGenericSend+0xdc>
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	2b02      	cmp	r3, #2
 800718a:	d129      	bne.n	80071e0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800718c:	683a      	ldr	r2, [r7, #0]
 800718e:	68b9      	ldr	r1, [r7, #8]
 8007190:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007192:	f000 fa0f 	bl	80075b4 <prvCopyDataToQueue>
 8007196:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800719a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800719c:	2b00      	cmp	r3, #0
 800719e:	d010      	beq.n	80071c2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80071a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071a2:	3324      	adds	r3, #36	@ 0x24
 80071a4:	4618      	mov	r0, r3
 80071a6:	f001 f805 	bl	80081b4 <xTaskRemoveFromEventList>
 80071aa:	4603      	mov	r3, r0
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d013      	beq.n	80071d8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80071b0:	4b3f      	ldr	r3, [pc, #252]	@ (80072b0 <xQueueGenericSend+0x200>)
 80071b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80071b6:	601a      	str	r2, [r3, #0]
 80071b8:	f3bf 8f4f 	dsb	sy
 80071bc:	f3bf 8f6f 	isb	sy
 80071c0:	e00a      	b.n	80071d8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80071c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d007      	beq.n	80071d8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80071c8:	4b39      	ldr	r3, [pc, #228]	@ (80072b0 <xQueueGenericSend+0x200>)
 80071ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80071ce:	601a      	str	r2, [r3, #0]
 80071d0:	f3bf 8f4f 	dsb	sy
 80071d4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80071d8:	f001 ff78 	bl	80090cc <vPortExitCritical>
				return pdPASS;
 80071dc:	2301      	movs	r3, #1
 80071de:	e063      	b.n	80072a8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d103      	bne.n	80071ee <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80071e6:	f001 ff71 	bl	80090cc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80071ea:	2300      	movs	r3, #0
 80071ec:	e05c      	b.n	80072a8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80071ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d106      	bne.n	8007202 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80071f4:	f107 0314 	add.w	r3, r7, #20
 80071f8:	4618      	mov	r0, r3
 80071fa:	f001 f867 	bl	80082cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80071fe:	2301      	movs	r3, #1
 8007200:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007202:	f001 ff63 	bl	80090cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007206:	f000 fda7 	bl	8007d58 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800720a:	f001 ff2d 	bl	8009068 <vPortEnterCritical>
 800720e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007210:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007214:	b25b      	sxtb	r3, r3
 8007216:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800721a:	d103      	bne.n	8007224 <xQueueGenericSend+0x174>
 800721c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800721e:	2200      	movs	r2, #0
 8007220:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007226:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800722a:	b25b      	sxtb	r3, r3
 800722c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007230:	d103      	bne.n	800723a <xQueueGenericSend+0x18a>
 8007232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007234:	2200      	movs	r2, #0
 8007236:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800723a:	f001 ff47 	bl	80090cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800723e:	1d3a      	adds	r2, r7, #4
 8007240:	f107 0314 	add.w	r3, r7, #20
 8007244:	4611      	mov	r1, r2
 8007246:	4618      	mov	r0, r3
 8007248:	f001 f856 	bl	80082f8 <xTaskCheckForTimeOut>
 800724c:	4603      	mov	r3, r0
 800724e:	2b00      	cmp	r3, #0
 8007250:	d124      	bne.n	800729c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007252:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007254:	f000 faa6 	bl	80077a4 <prvIsQueueFull>
 8007258:	4603      	mov	r3, r0
 800725a:	2b00      	cmp	r3, #0
 800725c:	d018      	beq.n	8007290 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800725e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007260:	3310      	adds	r3, #16
 8007262:	687a      	ldr	r2, [r7, #4]
 8007264:	4611      	mov	r1, r2
 8007266:	4618      	mov	r0, r3
 8007268:	f000 ff52 	bl	8008110 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800726c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800726e:	f000 fa31 	bl	80076d4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007272:	f000 fd7f 	bl	8007d74 <xTaskResumeAll>
 8007276:	4603      	mov	r3, r0
 8007278:	2b00      	cmp	r3, #0
 800727a:	f47f af7c 	bne.w	8007176 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800727e:	4b0c      	ldr	r3, [pc, #48]	@ (80072b0 <xQueueGenericSend+0x200>)
 8007280:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007284:	601a      	str	r2, [r3, #0]
 8007286:	f3bf 8f4f 	dsb	sy
 800728a:	f3bf 8f6f 	isb	sy
 800728e:	e772      	b.n	8007176 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007290:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007292:	f000 fa1f 	bl	80076d4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007296:	f000 fd6d 	bl	8007d74 <xTaskResumeAll>
 800729a:	e76c      	b.n	8007176 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800729c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800729e:	f000 fa19 	bl	80076d4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80072a2:	f000 fd67 	bl	8007d74 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80072a6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80072a8:	4618      	mov	r0, r3
 80072aa:	3738      	adds	r7, #56	@ 0x38
 80072ac:	46bd      	mov	sp, r7
 80072ae:	bd80      	pop	{r7, pc}
 80072b0:	e000ed04 	.word	0xe000ed04

080072b4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b090      	sub	sp, #64	@ 0x40
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	60f8      	str	r0, [r7, #12]
 80072bc:	60b9      	str	r1, [r7, #8]
 80072be:	607a      	str	r2, [r7, #4]
 80072c0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80072c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d10b      	bne.n	80072e4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80072cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072d0:	f383 8811 	msr	BASEPRI, r3
 80072d4:	f3bf 8f6f 	isb	sy
 80072d8:	f3bf 8f4f 	dsb	sy
 80072dc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80072de:	bf00      	nop
 80072e0:	bf00      	nop
 80072e2:	e7fd      	b.n	80072e0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80072e4:	68bb      	ldr	r3, [r7, #8]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d103      	bne.n	80072f2 <xQueueGenericSendFromISR+0x3e>
 80072ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d101      	bne.n	80072f6 <xQueueGenericSendFromISR+0x42>
 80072f2:	2301      	movs	r3, #1
 80072f4:	e000      	b.n	80072f8 <xQueueGenericSendFromISR+0x44>
 80072f6:	2300      	movs	r3, #0
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d10b      	bne.n	8007314 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80072fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007300:	f383 8811 	msr	BASEPRI, r3
 8007304:	f3bf 8f6f 	isb	sy
 8007308:	f3bf 8f4f 	dsb	sy
 800730c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800730e:	bf00      	nop
 8007310:	bf00      	nop
 8007312:	e7fd      	b.n	8007310 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	2b02      	cmp	r3, #2
 8007318:	d103      	bne.n	8007322 <xQueueGenericSendFromISR+0x6e>
 800731a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800731c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800731e:	2b01      	cmp	r3, #1
 8007320:	d101      	bne.n	8007326 <xQueueGenericSendFromISR+0x72>
 8007322:	2301      	movs	r3, #1
 8007324:	e000      	b.n	8007328 <xQueueGenericSendFromISR+0x74>
 8007326:	2300      	movs	r3, #0
 8007328:	2b00      	cmp	r3, #0
 800732a:	d10b      	bne.n	8007344 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800732c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007330:	f383 8811 	msr	BASEPRI, r3
 8007334:	f3bf 8f6f 	isb	sy
 8007338:	f3bf 8f4f 	dsb	sy
 800733c:	623b      	str	r3, [r7, #32]
}
 800733e:	bf00      	nop
 8007340:	bf00      	nop
 8007342:	e7fd      	b.n	8007340 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007344:	f001 ff70 	bl	8009228 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007348:	f3ef 8211 	mrs	r2, BASEPRI
 800734c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007350:	f383 8811 	msr	BASEPRI, r3
 8007354:	f3bf 8f6f 	isb	sy
 8007358:	f3bf 8f4f 	dsb	sy
 800735c:	61fa      	str	r2, [r7, #28]
 800735e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007360:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007362:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007364:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007366:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007368:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800736a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800736c:	429a      	cmp	r2, r3
 800736e:	d302      	bcc.n	8007376 <xQueueGenericSendFromISR+0xc2>
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	2b02      	cmp	r3, #2
 8007374:	d12f      	bne.n	80073d6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007376:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007378:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800737c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007380:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007382:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007384:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007386:	683a      	ldr	r2, [r7, #0]
 8007388:	68b9      	ldr	r1, [r7, #8]
 800738a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800738c:	f000 f912 	bl	80075b4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007390:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007394:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007398:	d112      	bne.n	80073c0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800739a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800739c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d016      	beq.n	80073d0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80073a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073a4:	3324      	adds	r3, #36	@ 0x24
 80073a6:	4618      	mov	r0, r3
 80073a8:	f000 ff04 	bl	80081b4 <xTaskRemoveFromEventList>
 80073ac:	4603      	mov	r3, r0
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d00e      	beq.n	80073d0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d00b      	beq.n	80073d0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2201      	movs	r2, #1
 80073bc:	601a      	str	r2, [r3, #0]
 80073be:	e007      	b.n	80073d0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80073c0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80073c4:	3301      	adds	r3, #1
 80073c6:	b2db      	uxtb	r3, r3
 80073c8:	b25a      	sxtb	r2, r3
 80073ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80073d0:	2301      	movs	r3, #1
 80073d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80073d4:	e001      	b.n	80073da <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80073d6:	2300      	movs	r3, #0
 80073d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80073da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073dc:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80073de:	697b      	ldr	r3, [r7, #20]
 80073e0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80073e4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80073e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80073e8:	4618      	mov	r0, r3
 80073ea:	3740      	adds	r7, #64	@ 0x40
 80073ec:	46bd      	mov	sp, r7
 80073ee:	bd80      	pop	{r7, pc}

080073f0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b08c      	sub	sp, #48	@ 0x30
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	60f8      	str	r0, [r7, #12]
 80073f8:	60b9      	str	r1, [r7, #8]
 80073fa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80073fc:	2300      	movs	r3, #0
 80073fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007404:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007406:	2b00      	cmp	r3, #0
 8007408:	d10b      	bne.n	8007422 <xQueueReceive+0x32>
	__asm volatile
 800740a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800740e:	f383 8811 	msr	BASEPRI, r3
 8007412:	f3bf 8f6f 	isb	sy
 8007416:	f3bf 8f4f 	dsb	sy
 800741a:	623b      	str	r3, [r7, #32]
}
 800741c:	bf00      	nop
 800741e:	bf00      	nop
 8007420:	e7fd      	b.n	800741e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007422:	68bb      	ldr	r3, [r7, #8]
 8007424:	2b00      	cmp	r3, #0
 8007426:	d103      	bne.n	8007430 <xQueueReceive+0x40>
 8007428:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800742a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800742c:	2b00      	cmp	r3, #0
 800742e:	d101      	bne.n	8007434 <xQueueReceive+0x44>
 8007430:	2301      	movs	r3, #1
 8007432:	e000      	b.n	8007436 <xQueueReceive+0x46>
 8007434:	2300      	movs	r3, #0
 8007436:	2b00      	cmp	r3, #0
 8007438:	d10b      	bne.n	8007452 <xQueueReceive+0x62>
	__asm volatile
 800743a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800743e:	f383 8811 	msr	BASEPRI, r3
 8007442:	f3bf 8f6f 	isb	sy
 8007446:	f3bf 8f4f 	dsb	sy
 800744a:	61fb      	str	r3, [r7, #28]
}
 800744c:	bf00      	nop
 800744e:	bf00      	nop
 8007450:	e7fd      	b.n	800744e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007452:	f001 f89d 	bl	8008590 <xTaskGetSchedulerState>
 8007456:	4603      	mov	r3, r0
 8007458:	2b00      	cmp	r3, #0
 800745a:	d102      	bne.n	8007462 <xQueueReceive+0x72>
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d101      	bne.n	8007466 <xQueueReceive+0x76>
 8007462:	2301      	movs	r3, #1
 8007464:	e000      	b.n	8007468 <xQueueReceive+0x78>
 8007466:	2300      	movs	r3, #0
 8007468:	2b00      	cmp	r3, #0
 800746a:	d10b      	bne.n	8007484 <xQueueReceive+0x94>
	__asm volatile
 800746c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007470:	f383 8811 	msr	BASEPRI, r3
 8007474:	f3bf 8f6f 	isb	sy
 8007478:	f3bf 8f4f 	dsb	sy
 800747c:	61bb      	str	r3, [r7, #24]
}
 800747e:	bf00      	nop
 8007480:	bf00      	nop
 8007482:	e7fd      	b.n	8007480 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007484:	f001 fdf0 	bl	8009068 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007488:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800748a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800748c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800748e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007490:	2b00      	cmp	r3, #0
 8007492:	d01f      	beq.n	80074d4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007494:	68b9      	ldr	r1, [r7, #8]
 8007496:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007498:	f000 f8f6 	bl	8007688 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800749c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800749e:	1e5a      	subs	r2, r3, #1
 80074a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074a2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80074a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074a6:	691b      	ldr	r3, [r3, #16]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d00f      	beq.n	80074cc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80074ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074ae:	3310      	adds	r3, #16
 80074b0:	4618      	mov	r0, r3
 80074b2:	f000 fe7f 	bl	80081b4 <xTaskRemoveFromEventList>
 80074b6:	4603      	mov	r3, r0
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d007      	beq.n	80074cc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80074bc:	4b3c      	ldr	r3, [pc, #240]	@ (80075b0 <xQueueReceive+0x1c0>)
 80074be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074c2:	601a      	str	r2, [r3, #0]
 80074c4:	f3bf 8f4f 	dsb	sy
 80074c8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80074cc:	f001 fdfe 	bl	80090cc <vPortExitCritical>
				return pdPASS;
 80074d0:	2301      	movs	r3, #1
 80074d2:	e069      	b.n	80075a8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d103      	bne.n	80074e2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80074da:	f001 fdf7 	bl	80090cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80074de:	2300      	movs	r3, #0
 80074e0:	e062      	b.n	80075a8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80074e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d106      	bne.n	80074f6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80074e8:	f107 0310 	add.w	r3, r7, #16
 80074ec:	4618      	mov	r0, r3
 80074ee:	f000 feed 	bl	80082cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80074f2:	2301      	movs	r3, #1
 80074f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80074f6:	f001 fde9 	bl	80090cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80074fa:	f000 fc2d 	bl	8007d58 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80074fe:	f001 fdb3 	bl	8009068 <vPortEnterCritical>
 8007502:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007504:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007508:	b25b      	sxtb	r3, r3
 800750a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800750e:	d103      	bne.n	8007518 <xQueueReceive+0x128>
 8007510:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007512:	2200      	movs	r2, #0
 8007514:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800751a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800751e:	b25b      	sxtb	r3, r3
 8007520:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007524:	d103      	bne.n	800752e <xQueueReceive+0x13e>
 8007526:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007528:	2200      	movs	r2, #0
 800752a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800752e:	f001 fdcd 	bl	80090cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007532:	1d3a      	adds	r2, r7, #4
 8007534:	f107 0310 	add.w	r3, r7, #16
 8007538:	4611      	mov	r1, r2
 800753a:	4618      	mov	r0, r3
 800753c:	f000 fedc 	bl	80082f8 <xTaskCheckForTimeOut>
 8007540:	4603      	mov	r3, r0
 8007542:	2b00      	cmp	r3, #0
 8007544:	d123      	bne.n	800758e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007546:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007548:	f000 f916 	bl	8007778 <prvIsQueueEmpty>
 800754c:	4603      	mov	r3, r0
 800754e:	2b00      	cmp	r3, #0
 8007550:	d017      	beq.n	8007582 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007554:	3324      	adds	r3, #36	@ 0x24
 8007556:	687a      	ldr	r2, [r7, #4]
 8007558:	4611      	mov	r1, r2
 800755a:	4618      	mov	r0, r3
 800755c:	f000 fdd8 	bl	8008110 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007560:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007562:	f000 f8b7 	bl	80076d4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007566:	f000 fc05 	bl	8007d74 <xTaskResumeAll>
 800756a:	4603      	mov	r3, r0
 800756c:	2b00      	cmp	r3, #0
 800756e:	d189      	bne.n	8007484 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007570:	4b0f      	ldr	r3, [pc, #60]	@ (80075b0 <xQueueReceive+0x1c0>)
 8007572:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007576:	601a      	str	r2, [r3, #0]
 8007578:	f3bf 8f4f 	dsb	sy
 800757c:	f3bf 8f6f 	isb	sy
 8007580:	e780      	b.n	8007484 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007582:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007584:	f000 f8a6 	bl	80076d4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007588:	f000 fbf4 	bl	8007d74 <xTaskResumeAll>
 800758c:	e77a      	b.n	8007484 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800758e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007590:	f000 f8a0 	bl	80076d4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007594:	f000 fbee 	bl	8007d74 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007598:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800759a:	f000 f8ed 	bl	8007778 <prvIsQueueEmpty>
 800759e:	4603      	mov	r3, r0
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	f43f af6f 	beq.w	8007484 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80075a6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80075a8:	4618      	mov	r0, r3
 80075aa:	3730      	adds	r7, #48	@ 0x30
 80075ac:	46bd      	mov	sp, r7
 80075ae:	bd80      	pop	{r7, pc}
 80075b0:	e000ed04 	.word	0xe000ed04

080075b4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	b086      	sub	sp, #24
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	60f8      	str	r0, [r7, #12]
 80075bc:	60b9      	str	r1, [r7, #8]
 80075be:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80075c0:	2300      	movs	r3, #0
 80075c2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075c8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d10d      	bne.n	80075ee <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d14d      	bne.n	8007676 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	689b      	ldr	r3, [r3, #8]
 80075de:	4618      	mov	r0, r3
 80075e0:	f000 fff4 	bl	80085cc <xTaskPriorityDisinherit>
 80075e4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	2200      	movs	r2, #0
 80075ea:	609a      	str	r2, [r3, #8]
 80075ec:	e043      	b.n	8007676 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d119      	bne.n	8007628 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	6858      	ldr	r0, [r3, #4]
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075fc:	461a      	mov	r2, r3
 80075fe:	68b9      	ldr	r1, [r7, #8]
 8007600:	f012 fafb 	bl	8019bfa <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	685a      	ldr	r2, [r3, #4]
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800760c:	441a      	add	r2, r3
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	685a      	ldr	r2, [r3, #4]
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	689b      	ldr	r3, [r3, #8]
 800761a:	429a      	cmp	r2, r3
 800761c:	d32b      	bcc.n	8007676 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681a      	ldr	r2, [r3, #0]
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	605a      	str	r2, [r3, #4]
 8007626:	e026      	b.n	8007676 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	68d8      	ldr	r0, [r3, #12]
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007630:	461a      	mov	r2, r3
 8007632:	68b9      	ldr	r1, [r7, #8]
 8007634:	f012 fae1 	bl	8019bfa <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	68da      	ldr	r2, [r3, #12]
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007640:	425b      	negs	r3, r3
 8007642:	441a      	add	r2, r3
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	68da      	ldr	r2, [r3, #12]
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	429a      	cmp	r2, r3
 8007652:	d207      	bcs.n	8007664 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	689a      	ldr	r2, [r3, #8]
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800765c:	425b      	negs	r3, r3
 800765e:	441a      	add	r2, r3
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2b02      	cmp	r3, #2
 8007668:	d105      	bne.n	8007676 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800766a:	693b      	ldr	r3, [r7, #16]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d002      	beq.n	8007676 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007670:	693b      	ldr	r3, [r7, #16]
 8007672:	3b01      	subs	r3, #1
 8007674:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007676:	693b      	ldr	r3, [r7, #16]
 8007678:	1c5a      	adds	r2, r3, #1
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800767e:	697b      	ldr	r3, [r7, #20]
}
 8007680:	4618      	mov	r0, r3
 8007682:	3718      	adds	r7, #24
 8007684:	46bd      	mov	sp, r7
 8007686:	bd80      	pop	{r7, pc}

08007688 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b082      	sub	sp, #8
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
 8007690:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007696:	2b00      	cmp	r3, #0
 8007698:	d018      	beq.n	80076cc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	68da      	ldr	r2, [r3, #12]
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076a2:	441a      	add	r2, r3
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	68da      	ldr	r2, [r3, #12]
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	689b      	ldr	r3, [r3, #8]
 80076b0:	429a      	cmp	r2, r3
 80076b2:	d303      	bcc.n	80076bc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681a      	ldr	r2, [r3, #0]
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	68d9      	ldr	r1, [r3, #12]
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076c4:	461a      	mov	r2, r3
 80076c6:	6838      	ldr	r0, [r7, #0]
 80076c8:	f012 fa97 	bl	8019bfa <memcpy>
	}
}
 80076cc:	bf00      	nop
 80076ce:	3708      	adds	r7, #8
 80076d0:	46bd      	mov	sp, r7
 80076d2:	bd80      	pop	{r7, pc}

080076d4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b084      	sub	sp, #16
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80076dc:	f001 fcc4 	bl	8009068 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80076e6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80076e8:	e011      	b.n	800770e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d012      	beq.n	8007718 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	3324      	adds	r3, #36	@ 0x24
 80076f6:	4618      	mov	r0, r3
 80076f8:	f000 fd5c 	bl	80081b4 <xTaskRemoveFromEventList>
 80076fc:	4603      	mov	r3, r0
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d001      	beq.n	8007706 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007702:	f000 fe5d 	bl	80083c0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007706:	7bfb      	ldrb	r3, [r7, #15]
 8007708:	3b01      	subs	r3, #1
 800770a:	b2db      	uxtb	r3, r3
 800770c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800770e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007712:	2b00      	cmp	r3, #0
 8007714:	dce9      	bgt.n	80076ea <prvUnlockQueue+0x16>
 8007716:	e000      	b.n	800771a <prvUnlockQueue+0x46>
					break;
 8007718:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	22ff      	movs	r2, #255	@ 0xff
 800771e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007722:	f001 fcd3 	bl	80090cc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007726:	f001 fc9f 	bl	8009068 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007730:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007732:	e011      	b.n	8007758 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	691b      	ldr	r3, [r3, #16]
 8007738:	2b00      	cmp	r3, #0
 800773a:	d012      	beq.n	8007762 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	3310      	adds	r3, #16
 8007740:	4618      	mov	r0, r3
 8007742:	f000 fd37 	bl	80081b4 <xTaskRemoveFromEventList>
 8007746:	4603      	mov	r3, r0
 8007748:	2b00      	cmp	r3, #0
 800774a:	d001      	beq.n	8007750 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800774c:	f000 fe38 	bl	80083c0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007750:	7bbb      	ldrb	r3, [r7, #14]
 8007752:	3b01      	subs	r3, #1
 8007754:	b2db      	uxtb	r3, r3
 8007756:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007758:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800775c:	2b00      	cmp	r3, #0
 800775e:	dce9      	bgt.n	8007734 <prvUnlockQueue+0x60>
 8007760:	e000      	b.n	8007764 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007762:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	22ff      	movs	r2, #255	@ 0xff
 8007768:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800776c:	f001 fcae 	bl	80090cc <vPortExitCritical>
}
 8007770:	bf00      	nop
 8007772:	3710      	adds	r7, #16
 8007774:	46bd      	mov	sp, r7
 8007776:	bd80      	pop	{r7, pc}

08007778 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b084      	sub	sp, #16
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007780:	f001 fc72 	bl	8009068 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007788:	2b00      	cmp	r3, #0
 800778a:	d102      	bne.n	8007792 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800778c:	2301      	movs	r3, #1
 800778e:	60fb      	str	r3, [r7, #12]
 8007790:	e001      	b.n	8007796 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007792:	2300      	movs	r3, #0
 8007794:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007796:	f001 fc99 	bl	80090cc <vPortExitCritical>

	return xReturn;
 800779a:	68fb      	ldr	r3, [r7, #12]
}
 800779c:	4618      	mov	r0, r3
 800779e:	3710      	adds	r7, #16
 80077a0:	46bd      	mov	sp, r7
 80077a2:	bd80      	pop	{r7, pc}

080077a4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b084      	sub	sp, #16
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80077ac:	f001 fc5c 	bl	8009068 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077b8:	429a      	cmp	r2, r3
 80077ba:	d102      	bne.n	80077c2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80077bc:	2301      	movs	r3, #1
 80077be:	60fb      	str	r3, [r7, #12]
 80077c0:	e001      	b.n	80077c6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80077c2:	2300      	movs	r3, #0
 80077c4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80077c6:	f001 fc81 	bl	80090cc <vPortExitCritical>

	return xReturn;
 80077ca:	68fb      	ldr	r3, [r7, #12]
}
 80077cc:	4618      	mov	r0, r3
 80077ce:	3710      	adds	r7, #16
 80077d0:	46bd      	mov	sp, r7
 80077d2:	bd80      	pop	{r7, pc}

080077d4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80077d4:	b480      	push	{r7}
 80077d6:	b085      	sub	sp, #20
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
 80077dc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80077de:	2300      	movs	r3, #0
 80077e0:	60fb      	str	r3, [r7, #12]
 80077e2:	e014      	b.n	800780e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80077e4:	4a0f      	ldr	r2, [pc, #60]	@ (8007824 <vQueueAddToRegistry+0x50>)
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d10b      	bne.n	8007808 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80077f0:	490c      	ldr	r1, [pc, #48]	@ (8007824 <vQueueAddToRegistry+0x50>)
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	683a      	ldr	r2, [r7, #0]
 80077f6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80077fa:	4a0a      	ldr	r2, [pc, #40]	@ (8007824 <vQueueAddToRegistry+0x50>)
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	00db      	lsls	r3, r3, #3
 8007800:	4413      	add	r3, r2
 8007802:	687a      	ldr	r2, [r7, #4]
 8007804:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007806:	e006      	b.n	8007816 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	3301      	adds	r3, #1
 800780c:	60fb      	str	r3, [r7, #12]
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	2b07      	cmp	r3, #7
 8007812:	d9e7      	bls.n	80077e4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007814:	bf00      	nop
 8007816:	bf00      	nop
 8007818:	3714      	adds	r7, #20
 800781a:	46bd      	mov	sp, r7
 800781c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007820:	4770      	bx	lr
 8007822:	bf00      	nop
 8007824:	20007fd0 	.word	0x20007fd0

08007828 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007828:	b580      	push	{r7, lr}
 800782a:	b086      	sub	sp, #24
 800782c:	af00      	add	r7, sp, #0
 800782e:	60f8      	str	r0, [r7, #12]
 8007830:	60b9      	str	r1, [r7, #8]
 8007832:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007838:	f001 fc16 	bl	8009068 <vPortEnterCritical>
 800783c:	697b      	ldr	r3, [r7, #20]
 800783e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007842:	b25b      	sxtb	r3, r3
 8007844:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007848:	d103      	bne.n	8007852 <vQueueWaitForMessageRestricted+0x2a>
 800784a:	697b      	ldr	r3, [r7, #20]
 800784c:	2200      	movs	r2, #0
 800784e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007852:	697b      	ldr	r3, [r7, #20]
 8007854:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007858:	b25b      	sxtb	r3, r3
 800785a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800785e:	d103      	bne.n	8007868 <vQueueWaitForMessageRestricted+0x40>
 8007860:	697b      	ldr	r3, [r7, #20]
 8007862:	2200      	movs	r2, #0
 8007864:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007868:	f001 fc30 	bl	80090cc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800786c:	697b      	ldr	r3, [r7, #20]
 800786e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007870:	2b00      	cmp	r3, #0
 8007872:	d106      	bne.n	8007882 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007874:	697b      	ldr	r3, [r7, #20]
 8007876:	3324      	adds	r3, #36	@ 0x24
 8007878:	687a      	ldr	r2, [r7, #4]
 800787a:	68b9      	ldr	r1, [r7, #8]
 800787c:	4618      	mov	r0, r3
 800787e:	f000 fc6d 	bl	800815c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007882:	6978      	ldr	r0, [r7, #20]
 8007884:	f7ff ff26 	bl	80076d4 <prvUnlockQueue>
	}
 8007888:	bf00      	nop
 800788a:	3718      	adds	r7, #24
 800788c:	46bd      	mov	sp, r7
 800788e:	bd80      	pop	{r7, pc}

08007890 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007890:	b580      	push	{r7, lr}
 8007892:	b08e      	sub	sp, #56	@ 0x38
 8007894:	af04      	add	r7, sp, #16
 8007896:	60f8      	str	r0, [r7, #12]
 8007898:	60b9      	str	r1, [r7, #8]
 800789a:	607a      	str	r2, [r7, #4]
 800789c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800789e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d10b      	bne.n	80078bc <xTaskCreateStatic+0x2c>
	__asm volatile
 80078a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078a8:	f383 8811 	msr	BASEPRI, r3
 80078ac:	f3bf 8f6f 	isb	sy
 80078b0:	f3bf 8f4f 	dsb	sy
 80078b4:	623b      	str	r3, [r7, #32]
}
 80078b6:	bf00      	nop
 80078b8:	bf00      	nop
 80078ba:	e7fd      	b.n	80078b8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80078bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d10b      	bne.n	80078da <xTaskCreateStatic+0x4a>
	__asm volatile
 80078c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078c6:	f383 8811 	msr	BASEPRI, r3
 80078ca:	f3bf 8f6f 	isb	sy
 80078ce:	f3bf 8f4f 	dsb	sy
 80078d2:	61fb      	str	r3, [r7, #28]
}
 80078d4:	bf00      	nop
 80078d6:	bf00      	nop
 80078d8:	e7fd      	b.n	80078d6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80078da:	23a8      	movs	r3, #168	@ 0xa8
 80078dc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80078de:	693b      	ldr	r3, [r7, #16]
 80078e0:	2ba8      	cmp	r3, #168	@ 0xa8
 80078e2:	d00b      	beq.n	80078fc <xTaskCreateStatic+0x6c>
	__asm volatile
 80078e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078e8:	f383 8811 	msr	BASEPRI, r3
 80078ec:	f3bf 8f6f 	isb	sy
 80078f0:	f3bf 8f4f 	dsb	sy
 80078f4:	61bb      	str	r3, [r7, #24]
}
 80078f6:	bf00      	nop
 80078f8:	bf00      	nop
 80078fa:	e7fd      	b.n	80078f8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80078fc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80078fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007900:	2b00      	cmp	r3, #0
 8007902:	d01e      	beq.n	8007942 <xTaskCreateStatic+0xb2>
 8007904:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007906:	2b00      	cmp	r3, #0
 8007908:	d01b      	beq.n	8007942 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800790a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800790c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800790e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007910:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007912:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007916:	2202      	movs	r2, #2
 8007918:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800791c:	2300      	movs	r3, #0
 800791e:	9303      	str	r3, [sp, #12]
 8007920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007922:	9302      	str	r3, [sp, #8]
 8007924:	f107 0314 	add.w	r3, r7, #20
 8007928:	9301      	str	r3, [sp, #4]
 800792a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800792c:	9300      	str	r3, [sp, #0]
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	687a      	ldr	r2, [r7, #4]
 8007932:	68b9      	ldr	r1, [r7, #8]
 8007934:	68f8      	ldr	r0, [r7, #12]
 8007936:	f000 f851 	bl	80079dc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800793a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800793c:	f000 f8f6 	bl	8007b2c <prvAddNewTaskToReadyList>
 8007940:	e001      	b.n	8007946 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007942:	2300      	movs	r3, #0
 8007944:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007946:	697b      	ldr	r3, [r7, #20]
	}
 8007948:	4618      	mov	r0, r3
 800794a:	3728      	adds	r7, #40	@ 0x28
 800794c:	46bd      	mov	sp, r7
 800794e:	bd80      	pop	{r7, pc}

08007950 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007950:	b580      	push	{r7, lr}
 8007952:	b08c      	sub	sp, #48	@ 0x30
 8007954:	af04      	add	r7, sp, #16
 8007956:	60f8      	str	r0, [r7, #12]
 8007958:	60b9      	str	r1, [r7, #8]
 800795a:	603b      	str	r3, [r7, #0]
 800795c:	4613      	mov	r3, r2
 800795e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007960:	88fb      	ldrh	r3, [r7, #6]
 8007962:	009b      	lsls	r3, r3, #2
 8007964:	4618      	mov	r0, r3
 8007966:	f001 fca1 	bl	80092ac <pvPortMalloc>
 800796a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800796c:	697b      	ldr	r3, [r7, #20]
 800796e:	2b00      	cmp	r3, #0
 8007970:	d00e      	beq.n	8007990 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007972:	20a8      	movs	r0, #168	@ 0xa8
 8007974:	f001 fc9a 	bl	80092ac <pvPortMalloc>
 8007978:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800797a:	69fb      	ldr	r3, [r7, #28]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d003      	beq.n	8007988 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007980:	69fb      	ldr	r3, [r7, #28]
 8007982:	697a      	ldr	r2, [r7, #20]
 8007984:	631a      	str	r2, [r3, #48]	@ 0x30
 8007986:	e005      	b.n	8007994 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007988:	6978      	ldr	r0, [r7, #20]
 800798a:	f001 fd5d 	bl	8009448 <vPortFree>
 800798e:	e001      	b.n	8007994 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007990:	2300      	movs	r3, #0
 8007992:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007994:	69fb      	ldr	r3, [r7, #28]
 8007996:	2b00      	cmp	r3, #0
 8007998:	d017      	beq.n	80079ca <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800799a:	69fb      	ldr	r3, [r7, #28]
 800799c:	2200      	movs	r2, #0
 800799e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80079a2:	88fa      	ldrh	r2, [r7, #6]
 80079a4:	2300      	movs	r3, #0
 80079a6:	9303      	str	r3, [sp, #12]
 80079a8:	69fb      	ldr	r3, [r7, #28]
 80079aa:	9302      	str	r3, [sp, #8]
 80079ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079ae:	9301      	str	r3, [sp, #4]
 80079b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079b2:	9300      	str	r3, [sp, #0]
 80079b4:	683b      	ldr	r3, [r7, #0]
 80079b6:	68b9      	ldr	r1, [r7, #8]
 80079b8:	68f8      	ldr	r0, [r7, #12]
 80079ba:	f000 f80f 	bl	80079dc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80079be:	69f8      	ldr	r0, [r7, #28]
 80079c0:	f000 f8b4 	bl	8007b2c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80079c4:	2301      	movs	r3, #1
 80079c6:	61bb      	str	r3, [r7, #24]
 80079c8:	e002      	b.n	80079d0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80079ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80079ce:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80079d0:	69bb      	ldr	r3, [r7, #24]
	}
 80079d2:	4618      	mov	r0, r3
 80079d4:	3720      	adds	r7, #32
 80079d6:	46bd      	mov	sp, r7
 80079d8:	bd80      	pop	{r7, pc}
	...

080079dc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80079dc:	b580      	push	{r7, lr}
 80079de:	b088      	sub	sp, #32
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	60f8      	str	r0, [r7, #12]
 80079e4:	60b9      	str	r1, [r7, #8]
 80079e6:	607a      	str	r2, [r7, #4]
 80079e8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80079ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079ec:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	009b      	lsls	r3, r3, #2
 80079f2:	461a      	mov	r2, r3
 80079f4:	21a5      	movs	r1, #165	@ 0xa5
 80079f6:	f011 ffc7 	bl	8019988 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80079fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007a04:	3b01      	subs	r3, #1
 8007a06:	009b      	lsls	r3, r3, #2
 8007a08:	4413      	add	r3, r2
 8007a0a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007a0c:	69bb      	ldr	r3, [r7, #24]
 8007a0e:	f023 0307 	bic.w	r3, r3, #7
 8007a12:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007a14:	69bb      	ldr	r3, [r7, #24]
 8007a16:	f003 0307 	and.w	r3, r3, #7
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d00b      	beq.n	8007a36 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007a1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a22:	f383 8811 	msr	BASEPRI, r3
 8007a26:	f3bf 8f6f 	isb	sy
 8007a2a:	f3bf 8f4f 	dsb	sy
 8007a2e:	617b      	str	r3, [r7, #20]
}
 8007a30:	bf00      	nop
 8007a32:	bf00      	nop
 8007a34:	e7fd      	b.n	8007a32 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007a36:	68bb      	ldr	r3, [r7, #8]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d01f      	beq.n	8007a7c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	61fb      	str	r3, [r7, #28]
 8007a40:	e012      	b.n	8007a68 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007a42:	68ba      	ldr	r2, [r7, #8]
 8007a44:	69fb      	ldr	r3, [r7, #28]
 8007a46:	4413      	add	r3, r2
 8007a48:	7819      	ldrb	r1, [r3, #0]
 8007a4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a4c:	69fb      	ldr	r3, [r7, #28]
 8007a4e:	4413      	add	r3, r2
 8007a50:	3334      	adds	r3, #52	@ 0x34
 8007a52:	460a      	mov	r2, r1
 8007a54:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007a56:	68ba      	ldr	r2, [r7, #8]
 8007a58:	69fb      	ldr	r3, [r7, #28]
 8007a5a:	4413      	add	r3, r2
 8007a5c:	781b      	ldrb	r3, [r3, #0]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d006      	beq.n	8007a70 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007a62:	69fb      	ldr	r3, [r7, #28]
 8007a64:	3301      	adds	r3, #1
 8007a66:	61fb      	str	r3, [r7, #28]
 8007a68:	69fb      	ldr	r3, [r7, #28]
 8007a6a:	2b0f      	cmp	r3, #15
 8007a6c:	d9e9      	bls.n	8007a42 <prvInitialiseNewTask+0x66>
 8007a6e:	e000      	b.n	8007a72 <prvInitialiseNewTask+0x96>
			{
				break;
 8007a70:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007a72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a74:	2200      	movs	r2, #0
 8007a76:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007a7a:	e003      	b.n	8007a84 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007a7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a7e:	2200      	movs	r2, #0
 8007a80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007a84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a86:	2b37      	cmp	r3, #55	@ 0x37
 8007a88:	d901      	bls.n	8007a8e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007a8a:	2337      	movs	r3, #55	@ 0x37
 8007a8c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007a8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a90:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007a92:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a96:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007a98:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007aa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aa2:	3304      	adds	r3, #4
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	f7ff f965 	bl	8006d74 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aac:	3318      	adds	r3, #24
 8007aae:	4618      	mov	r0, r3
 8007ab0:	f7ff f960 	bl	8006d74 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007ab4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ab6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ab8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007aba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007abc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007ac0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ac2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007ac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ac6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ac8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007acc:	2200      	movs	r2, #0
 8007ace:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007adc:	3354      	adds	r3, #84	@ 0x54
 8007ade:	224c      	movs	r2, #76	@ 0x4c
 8007ae0:	2100      	movs	r1, #0
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	f011 ff50 	bl	8019988 <memset>
 8007ae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aea:	4a0d      	ldr	r2, [pc, #52]	@ (8007b20 <prvInitialiseNewTask+0x144>)
 8007aec:	659a      	str	r2, [r3, #88]	@ 0x58
 8007aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007af0:	4a0c      	ldr	r2, [pc, #48]	@ (8007b24 <prvInitialiseNewTask+0x148>)
 8007af2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007af6:	4a0c      	ldr	r2, [pc, #48]	@ (8007b28 <prvInitialiseNewTask+0x14c>)
 8007af8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007afa:	683a      	ldr	r2, [r7, #0]
 8007afc:	68f9      	ldr	r1, [r7, #12]
 8007afe:	69b8      	ldr	r0, [r7, #24]
 8007b00:	f001 f982 	bl	8008e08 <pxPortInitialiseStack>
 8007b04:	4602      	mov	r2, r0
 8007b06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b08:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007b0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d002      	beq.n	8007b16 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007b10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b14:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007b16:	bf00      	nop
 8007b18:	3720      	adds	r7, #32
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	bd80      	pop	{r7, pc}
 8007b1e:	bf00      	nop
 8007b20:	20011354 	.word	0x20011354
 8007b24:	200113bc 	.word	0x200113bc
 8007b28:	20011424 	.word	0x20011424

08007b2c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b082      	sub	sp, #8
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007b34:	f001 fa98 	bl	8009068 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007b38:	4b2d      	ldr	r3, [pc, #180]	@ (8007bf0 <prvAddNewTaskToReadyList+0xc4>)
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	3301      	adds	r3, #1
 8007b3e:	4a2c      	ldr	r2, [pc, #176]	@ (8007bf0 <prvAddNewTaskToReadyList+0xc4>)
 8007b40:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007b42:	4b2c      	ldr	r3, [pc, #176]	@ (8007bf4 <prvAddNewTaskToReadyList+0xc8>)
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d109      	bne.n	8007b5e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007b4a:	4a2a      	ldr	r2, [pc, #168]	@ (8007bf4 <prvAddNewTaskToReadyList+0xc8>)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007b50:	4b27      	ldr	r3, [pc, #156]	@ (8007bf0 <prvAddNewTaskToReadyList+0xc4>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	2b01      	cmp	r3, #1
 8007b56:	d110      	bne.n	8007b7a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007b58:	f000 fc56 	bl	8008408 <prvInitialiseTaskLists>
 8007b5c:	e00d      	b.n	8007b7a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007b5e:	4b26      	ldr	r3, [pc, #152]	@ (8007bf8 <prvAddNewTaskToReadyList+0xcc>)
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d109      	bne.n	8007b7a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007b66:	4b23      	ldr	r3, [pc, #140]	@ (8007bf4 <prvAddNewTaskToReadyList+0xc8>)
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b70:	429a      	cmp	r2, r3
 8007b72:	d802      	bhi.n	8007b7a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007b74:	4a1f      	ldr	r2, [pc, #124]	@ (8007bf4 <prvAddNewTaskToReadyList+0xc8>)
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007b7a:	4b20      	ldr	r3, [pc, #128]	@ (8007bfc <prvAddNewTaskToReadyList+0xd0>)
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	3301      	adds	r3, #1
 8007b80:	4a1e      	ldr	r2, [pc, #120]	@ (8007bfc <prvAddNewTaskToReadyList+0xd0>)
 8007b82:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007b84:	4b1d      	ldr	r3, [pc, #116]	@ (8007bfc <prvAddNewTaskToReadyList+0xd0>)
 8007b86:	681a      	ldr	r2, [r3, #0]
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b90:	4b1b      	ldr	r3, [pc, #108]	@ (8007c00 <prvAddNewTaskToReadyList+0xd4>)
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	429a      	cmp	r2, r3
 8007b96:	d903      	bls.n	8007ba0 <prvAddNewTaskToReadyList+0x74>
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b9c:	4a18      	ldr	r2, [pc, #96]	@ (8007c00 <prvAddNewTaskToReadyList+0xd4>)
 8007b9e:	6013      	str	r3, [r2, #0]
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ba4:	4613      	mov	r3, r2
 8007ba6:	009b      	lsls	r3, r3, #2
 8007ba8:	4413      	add	r3, r2
 8007baa:	009b      	lsls	r3, r3, #2
 8007bac:	4a15      	ldr	r2, [pc, #84]	@ (8007c04 <prvAddNewTaskToReadyList+0xd8>)
 8007bae:	441a      	add	r2, r3
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	3304      	adds	r3, #4
 8007bb4:	4619      	mov	r1, r3
 8007bb6:	4610      	mov	r0, r2
 8007bb8:	f7ff f8e9 	bl	8006d8e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007bbc:	f001 fa86 	bl	80090cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007bc0:	4b0d      	ldr	r3, [pc, #52]	@ (8007bf8 <prvAddNewTaskToReadyList+0xcc>)
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d00e      	beq.n	8007be6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007bc8:	4b0a      	ldr	r3, [pc, #40]	@ (8007bf4 <prvAddNewTaskToReadyList+0xc8>)
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bd2:	429a      	cmp	r2, r3
 8007bd4:	d207      	bcs.n	8007be6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007bd6:	4b0c      	ldr	r3, [pc, #48]	@ (8007c08 <prvAddNewTaskToReadyList+0xdc>)
 8007bd8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007bdc:	601a      	str	r2, [r3, #0]
 8007bde:	f3bf 8f4f 	dsb	sy
 8007be2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007be6:	bf00      	nop
 8007be8:	3708      	adds	r7, #8
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bd80      	pop	{r7, pc}
 8007bee:	bf00      	nop
 8007bf0:	200084e4 	.word	0x200084e4
 8007bf4:	20008010 	.word	0x20008010
 8007bf8:	200084f0 	.word	0x200084f0
 8007bfc:	20008500 	.word	0x20008500
 8007c00:	200084ec 	.word	0x200084ec
 8007c04:	20008014 	.word	0x20008014
 8007c08:	e000ed04 	.word	0xe000ed04

08007c0c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007c0c:	b580      	push	{r7, lr}
 8007c0e:	b084      	sub	sp, #16
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007c14:	2300      	movs	r3, #0
 8007c16:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d018      	beq.n	8007c50 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007c1e:	4b14      	ldr	r3, [pc, #80]	@ (8007c70 <vTaskDelay+0x64>)
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d00b      	beq.n	8007c3e <vTaskDelay+0x32>
	__asm volatile
 8007c26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c2a:	f383 8811 	msr	BASEPRI, r3
 8007c2e:	f3bf 8f6f 	isb	sy
 8007c32:	f3bf 8f4f 	dsb	sy
 8007c36:	60bb      	str	r3, [r7, #8]
}
 8007c38:	bf00      	nop
 8007c3a:	bf00      	nop
 8007c3c:	e7fd      	b.n	8007c3a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007c3e:	f000 f88b 	bl	8007d58 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007c42:	2100      	movs	r1, #0
 8007c44:	6878      	ldr	r0, [r7, #4]
 8007c46:	f000 fd31 	bl	80086ac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007c4a:	f000 f893 	bl	8007d74 <xTaskResumeAll>
 8007c4e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d107      	bne.n	8007c66 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007c56:	4b07      	ldr	r3, [pc, #28]	@ (8007c74 <vTaskDelay+0x68>)
 8007c58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c5c:	601a      	str	r2, [r3, #0]
 8007c5e:	f3bf 8f4f 	dsb	sy
 8007c62:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007c66:	bf00      	nop
 8007c68:	3710      	adds	r7, #16
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	bd80      	pop	{r7, pc}
 8007c6e:	bf00      	nop
 8007c70:	2000850c 	.word	0x2000850c
 8007c74:	e000ed04 	.word	0xe000ed04

08007c78 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b08a      	sub	sp, #40	@ 0x28
 8007c7c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007c7e:	2300      	movs	r3, #0
 8007c80:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007c82:	2300      	movs	r3, #0
 8007c84:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007c86:	463a      	mov	r2, r7
 8007c88:	1d39      	adds	r1, r7, #4
 8007c8a:	f107 0308 	add.w	r3, r7, #8
 8007c8e:	4618      	mov	r0, r3
 8007c90:	f7ff f81c 	bl	8006ccc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007c94:	6839      	ldr	r1, [r7, #0]
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	68ba      	ldr	r2, [r7, #8]
 8007c9a:	9202      	str	r2, [sp, #8]
 8007c9c:	9301      	str	r3, [sp, #4]
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	9300      	str	r3, [sp, #0]
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	460a      	mov	r2, r1
 8007ca6:	4924      	ldr	r1, [pc, #144]	@ (8007d38 <vTaskStartScheduler+0xc0>)
 8007ca8:	4824      	ldr	r0, [pc, #144]	@ (8007d3c <vTaskStartScheduler+0xc4>)
 8007caa:	f7ff fdf1 	bl	8007890 <xTaskCreateStatic>
 8007cae:	4603      	mov	r3, r0
 8007cb0:	4a23      	ldr	r2, [pc, #140]	@ (8007d40 <vTaskStartScheduler+0xc8>)
 8007cb2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007cb4:	4b22      	ldr	r3, [pc, #136]	@ (8007d40 <vTaskStartScheduler+0xc8>)
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d002      	beq.n	8007cc2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007cbc:	2301      	movs	r3, #1
 8007cbe:	617b      	str	r3, [r7, #20]
 8007cc0:	e001      	b.n	8007cc6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007cc6:	697b      	ldr	r3, [r7, #20]
 8007cc8:	2b01      	cmp	r3, #1
 8007cca:	d102      	bne.n	8007cd2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007ccc:	f000 fd42 	bl	8008754 <xTimerCreateTimerTask>
 8007cd0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007cd2:	697b      	ldr	r3, [r7, #20]
 8007cd4:	2b01      	cmp	r3, #1
 8007cd6:	d11b      	bne.n	8007d10 <vTaskStartScheduler+0x98>
	__asm volatile
 8007cd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cdc:	f383 8811 	msr	BASEPRI, r3
 8007ce0:	f3bf 8f6f 	isb	sy
 8007ce4:	f3bf 8f4f 	dsb	sy
 8007ce8:	613b      	str	r3, [r7, #16]
}
 8007cea:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007cec:	4b15      	ldr	r3, [pc, #84]	@ (8007d44 <vTaskStartScheduler+0xcc>)
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	3354      	adds	r3, #84	@ 0x54
 8007cf2:	4a15      	ldr	r2, [pc, #84]	@ (8007d48 <vTaskStartScheduler+0xd0>)
 8007cf4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007cf6:	4b15      	ldr	r3, [pc, #84]	@ (8007d4c <vTaskStartScheduler+0xd4>)
 8007cf8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007cfc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007cfe:	4b14      	ldr	r3, [pc, #80]	@ (8007d50 <vTaskStartScheduler+0xd8>)
 8007d00:	2201      	movs	r2, #1
 8007d02:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007d04:	4b13      	ldr	r3, [pc, #76]	@ (8007d54 <vTaskStartScheduler+0xdc>)
 8007d06:	2200      	movs	r2, #0
 8007d08:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007d0a:	f001 f909 	bl	8008f20 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007d0e:	e00f      	b.n	8007d30 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007d10:	697b      	ldr	r3, [r7, #20]
 8007d12:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007d16:	d10b      	bne.n	8007d30 <vTaskStartScheduler+0xb8>
	__asm volatile
 8007d18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d1c:	f383 8811 	msr	BASEPRI, r3
 8007d20:	f3bf 8f6f 	isb	sy
 8007d24:	f3bf 8f4f 	dsb	sy
 8007d28:	60fb      	str	r3, [r7, #12]
}
 8007d2a:	bf00      	nop
 8007d2c:	bf00      	nop
 8007d2e:	e7fd      	b.n	8007d2c <vTaskStartScheduler+0xb4>
}
 8007d30:	bf00      	nop
 8007d32:	3718      	adds	r7, #24
 8007d34:	46bd      	mov	sp, r7
 8007d36:	bd80      	pop	{r7, pc}
 8007d38:	0801c130 	.word	0x0801c130
 8007d3c:	080083d9 	.word	0x080083d9
 8007d40:	20008508 	.word	0x20008508
 8007d44:	20008010 	.word	0x20008010
 8007d48:	20002e40 	.word	0x20002e40
 8007d4c:	20008504 	.word	0x20008504
 8007d50:	200084f0 	.word	0x200084f0
 8007d54:	200084e8 	.word	0x200084e8

08007d58 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007d58:	b480      	push	{r7}
 8007d5a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007d5c:	4b04      	ldr	r3, [pc, #16]	@ (8007d70 <vTaskSuspendAll+0x18>)
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	3301      	adds	r3, #1
 8007d62:	4a03      	ldr	r2, [pc, #12]	@ (8007d70 <vTaskSuspendAll+0x18>)
 8007d64:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007d66:	bf00      	nop
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6e:	4770      	bx	lr
 8007d70:	2000850c 	.word	0x2000850c

08007d74 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b084      	sub	sp, #16
 8007d78:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007d7e:	2300      	movs	r3, #0
 8007d80:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007d82:	4b42      	ldr	r3, [pc, #264]	@ (8007e8c <xTaskResumeAll+0x118>)
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d10b      	bne.n	8007da2 <xTaskResumeAll+0x2e>
	__asm volatile
 8007d8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d8e:	f383 8811 	msr	BASEPRI, r3
 8007d92:	f3bf 8f6f 	isb	sy
 8007d96:	f3bf 8f4f 	dsb	sy
 8007d9a:	603b      	str	r3, [r7, #0]
}
 8007d9c:	bf00      	nop
 8007d9e:	bf00      	nop
 8007da0:	e7fd      	b.n	8007d9e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007da2:	f001 f961 	bl	8009068 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007da6:	4b39      	ldr	r3, [pc, #228]	@ (8007e8c <xTaskResumeAll+0x118>)
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	3b01      	subs	r3, #1
 8007dac:	4a37      	ldr	r2, [pc, #220]	@ (8007e8c <xTaskResumeAll+0x118>)
 8007dae:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007db0:	4b36      	ldr	r3, [pc, #216]	@ (8007e8c <xTaskResumeAll+0x118>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d162      	bne.n	8007e7e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007db8:	4b35      	ldr	r3, [pc, #212]	@ (8007e90 <xTaskResumeAll+0x11c>)
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d05e      	beq.n	8007e7e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007dc0:	e02f      	b.n	8007e22 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007dc2:	4b34      	ldr	r3, [pc, #208]	@ (8007e94 <xTaskResumeAll+0x120>)
 8007dc4:	68db      	ldr	r3, [r3, #12]
 8007dc6:	68db      	ldr	r3, [r3, #12]
 8007dc8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	3318      	adds	r3, #24
 8007dce:	4618      	mov	r0, r3
 8007dd0:	f7ff f83a 	bl	8006e48 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	3304      	adds	r3, #4
 8007dd8:	4618      	mov	r0, r3
 8007dda:	f7ff f835 	bl	8006e48 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007de2:	4b2d      	ldr	r3, [pc, #180]	@ (8007e98 <xTaskResumeAll+0x124>)
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	429a      	cmp	r2, r3
 8007de8:	d903      	bls.n	8007df2 <xTaskResumeAll+0x7e>
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dee:	4a2a      	ldr	r2, [pc, #168]	@ (8007e98 <xTaskResumeAll+0x124>)
 8007df0:	6013      	str	r3, [r2, #0]
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007df6:	4613      	mov	r3, r2
 8007df8:	009b      	lsls	r3, r3, #2
 8007dfa:	4413      	add	r3, r2
 8007dfc:	009b      	lsls	r3, r3, #2
 8007dfe:	4a27      	ldr	r2, [pc, #156]	@ (8007e9c <xTaskResumeAll+0x128>)
 8007e00:	441a      	add	r2, r3
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	3304      	adds	r3, #4
 8007e06:	4619      	mov	r1, r3
 8007e08:	4610      	mov	r0, r2
 8007e0a:	f7fe ffc0 	bl	8006d8e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e12:	4b23      	ldr	r3, [pc, #140]	@ (8007ea0 <xTaskResumeAll+0x12c>)
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e18:	429a      	cmp	r2, r3
 8007e1a:	d302      	bcc.n	8007e22 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8007e1c:	4b21      	ldr	r3, [pc, #132]	@ (8007ea4 <xTaskResumeAll+0x130>)
 8007e1e:	2201      	movs	r2, #1
 8007e20:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007e22:	4b1c      	ldr	r3, [pc, #112]	@ (8007e94 <xTaskResumeAll+0x120>)
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d1cb      	bne.n	8007dc2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d001      	beq.n	8007e34 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007e30:	f000 fb8e 	bl	8008550 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007e34:	4b1c      	ldr	r3, [pc, #112]	@ (8007ea8 <xTaskResumeAll+0x134>)
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d010      	beq.n	8007e62 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007e40:	f000 f846 	bl	8007ed0 <xTaskIncrementTick>
 8007e44:	4603      	mov	r3, r0
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d002      	beq.n	8007e50 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8007e4a:	4b16      	ldr	r3, [pc, #88]	@ (8007ea4 <xTaskResumeAll+0x130>)
 8007e4c:	2201      	movs	r2, #1
 8007e4e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	3b01      	subs	r3, #1
 8007e54:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d1f1      	bne.n	8007e40 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8007e5c:	4b12      	ldr	r3, [pc, #72]	@ (8007ea8 <xTaskResumeAll+0x134>)
 8007e5e:	2200      	movs	r2, #0
 8007e60:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007e62:	4b10      	ldr	r3, [pc, #64]	@ (8007ea4 <xTaskResumeAll+0x130>)
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d009      	beq.n	8007e7e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007e6a:	2301      	movs	r3, #1
 8007e6c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007e6e:	4b0f      	ldr	r3, [pc, #60]	@ (8007eac <xTaskResumeAll+0x138>)
 8007e70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e74:	601a      	str	r2, [r3, #0]
 8007e76:	f3bf 8f4f 	dsb	sy
 8007e7a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007e7e:	f001 f925 	bl	80090cc <vPortExitCritical>

	return xAlreadyYielded;
 8007e82:	68bb      	ldr	r3, [r7, #8]
}
 8007e84:	4618      	mov	r0, r3
 8007e86:	3710      	adds	r7, #16
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	bd80      	pop	{r7, pc}
 8007e8c:	2000850c 	.word	0x2000850c
 8007e90:	200084e4 	.word	0x200084e4
 8007e94:	200084a4 	.word	0x200084a4
 8007e98:	200084ec 	.word	0x200084ec
 8007e9c:	20008014 	.word	0x20008014
 8007ea0:	20008010 	.word	0x20008010
 8007ea4:	200084f8 	.word	0x200084f8
 8007ea8:	200084f4 	.word	0x200084f4
 8007eac:	e000ed04 	.word	0xe000ed04

08007eb0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007eb0:	b480      	push	{r7}
 8007eb2:	b083      	sub	sp, #12
 8007eb4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007eb6:	4b05      	ldr	r3, [pc, #20]	@ (8007ecc <xTaskGetTickCount+0x1c>)
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007ebc:	687b      	ldr	r3, [r7, #4]
}
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	370c      	adds	r7, #12
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec8:	4770      	bx	lr
 8007eca:	bf00      	nop
 8007ecc:	200084e8 	.word	0x200084e8

08007ed0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b086      	sub	sp, #24
 8007ed4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007eda:	4b4f      	ldr	r3, [pc, #316]	@ (8008018 <xTaskIncrementTick+0x148>)
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	f040 8090 	bne.w	8008004 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007ee4:	4b4d      	ldr	r3, [pc, #308]	@ (800801c <xTaskIncrementTick+0x14c>)
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	3301      	adds	r3, #1
 8007eea:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007eec:	4a4b      	ldr	r2, [pc, #300]	@ (800801c <xTaskIncrementTick+0x14c>)
 8007eee:	693b      	ldr	r3, [r7, #16]
 8007ef0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007ef2:	693b      	ldr	r3, [r7, #16]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d121      	bne.n	8007f3c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007ef8:	4b49      	ldr	r3, [pc, #292]	@ (8008020 <xTaskIncrementTick+0x150>)
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d00b      	beq.n	8007f1a <xTaskIncrementTick+0x4a>
	__asm volatile
 8007f02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f06:	f383 8811 	msr	BASEPRI, r3
 8007f0a:	f3bf 8f6f 	isb	sy
 8007f0e:	f3bf 8f4f 	dsb	sy
 8007f12:	603b      	str	r3, [r7, #0]
}
 8007f14:	bf00      	nop
 8007f16:	bf00      	nop
 8007f18:	e7fd      	b.n	8007f16 <xTaskIncrementTick+0x46>
 8007f1a:	4b41      	ldr	r3, [pc, #260]	@ (8008020 <xTaskIncrementTick+0x150>)
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	60fb      	str	r3, [r7, #12]
 8007f20:	4b40      	ldr	r3, [pc, #256]	@ (8008024 <xTaskIncrementTick+0x154>)
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	4a3e      	ldr	r2, [pc, #248]	@ (8008020 <xTaskIncrementTick+0x150>)
 8007f26:	6013      	str	r3, [r2, #0]
 8007f28:	4a3e      	ldr	r2, [pc, #248]	@ (8008024 <xTaskIncrementTick+0x154>)
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	6013      	str	r3, [r2, #0]
 8007f2e:	4b3e      	ldr	r3, [pc, #248]	@ (8008028 <xTaskIncrementTick+0x158>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	3301      	adds	r3, #1
 8007f34:	4a3c      	ldr	r2, [pc, #240]	@ (8008028 <xTaskIncrementTick+0x158>)
 8007f36:	6013      	str	r3, [r2, #0]
 8007f38:	f000 fb0a 	bl	8008550 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007f3c:	4b3b      	ldr	r3, [pc, #236]	@ (800802c <xTaskIncrementTick+0x15c>)
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	693a      	ldr	r2, [r7, #16]
 8007f42:	429a      	cmp	r2, r3
 8007f44:	d349      	bcc.n	8007fda <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f46:	4b36      	ldr	r3, [pc, #216]	@ (8008020 <xTaskIncrementTick+0x150>)
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d104      	bne.n	8007f5a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f50:	4b36      	ldr	r3, [pc, #216]	@ (800802c <xTaskIncrementTick+0x15c>)
 8007f52:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007f56:	601a      	str	r2, [r3, #0]
					break;
 8007f58:	e03f      	b.n	8007fda <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f5a:	4b31      	ldr	r3, [pc, #196]	@ (8008020 <xTaskIncrementTick+0x150>)
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	68db      	ldr	r3, [r3, #12]
 8007f60:	68db      	ldr	r3, [r3, #12]
 8007f62:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	685b      	ldr	r3, [r3, #4]
 8007f68:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007f6a:	693a      	ldr	r2, [r7, #16]
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	429a      	cmp	r2, r3
 8007f70:	d203      	bcs.n	8007f7a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007f72:	4a2e      	ldr	r2, [pc, #184]	@ (800802c <xTaskIncrementTick+0x15c>)
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007f78:	e02f      	b.n	8007fda <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f7a:	68bb      	ldr	r3, [r7, #8]
 8007f7c:	3304      	adds	r3, #4
 8007f7e:	4618      	mov	r0, r3
 8007f80:	f7fe ff62 	bl	8006e48 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007f84:	68bb      	ldr	r3, [r7, #8]
 8007f86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d004      	beq.n	8007f96 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007f8c:	68bb      	ldr	r3, [r7, #8]
 8007f8e:	3318      	adds	r3, #24
 8007f90:	4618      	mov	r0, r3
 8007f92:	f7fe ff59 	bl	8006e48 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007f96:	68bb      	ldr	r3, [r7, #8]
 8007f98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f9a:	4b25      	ldr	r3, [pc, #148]	@ (8008030 <xTaskIncrementTick+0x160>)
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	429a      	cmp	r2, r3
 8007fa0:	d903      	bls.n	8007faa <xTaskIncrementTick+0xda>
 8007fa2:	68bb      	ldr	r3, [r7, #8]
 8007fa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fa6:	4a22      	ldr	r2, [pc, #136]	@ (8008030 <xTaskIncrementTick+0x160>)
 8007fa8:	6013      	str	r3, [r2, #0]
 8007faa:	68bb      	ldr	r3, [r7, #8]
 8007fac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fae:	4613      	mov	r3, r2
 8007fb0:	009b      	lsls	r3, r3, #2
 8007fb2:	4413      	add	r3, r2
 8007fb4:	009b      	lsls	r3, r3, #2
 8007fb6:	4a1f      	ldr	r2, [pc, #124]	@ (8008034 <xTaskIncrementTick+0x164>)
 8007fb8:	441a      	add	r2, r3
 8007fba:	68bb      	ldr	r3, [r7, #8]
 8007fbc:	3304      	adds	r3, #4
 8007fbe:	4619      	mov	r1, r3
 8007fc0:	4610      	mov	r0, r2
 8007fc2:	f7fe fee4 	bl	8006d8e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007fc6:	68bb      	ldr	r3, [r7, #8]
 8007fc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fca:	4b1b      	ldr	r3, [pc, #108]	@ (8008038 <xTaskIncrementTick+0x168>)
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fd0:	429a      	cmp	r2, r3
 8007fd2:	d3b8      	bcc.n	8007f46 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007fd4:	2301      	movs	r3, #1
 8007fd6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007fd8:	e7b5      	b.n	8007f46 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007fda:	4b17      	ldr	r3, [pc, #92]	@ (8008038 <xTaskIncrementTick+0x168>)
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fe0:	4914      	ldr	r1, [pc, #80]	@ (8008034 <xTaskIncrementTick+0x164>)
 8007fe2:	4613      	mov	r3, r2
 8007fe4:	009b      	lsls	r3, r3, #2
 8007fe6:	4413      	add	r3, r2
 8007fe8:	009b      	lsls	r3, r3, #2
 8007fea:	440b      	add	r3, r1
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	2b01      	cmp	r3, #1
 8007ff0:	d901      	bls.n	8007ff6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8007ff2:	2301      	movs	r3, #1
 8007ff4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007ff6:	4b11      	ldr	r3, [pc, #68]	@ (800803c <xTaskIncrementTick+0x16c>)
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d007      	beq.n	800800e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8007ffe:	2301      	movs	r3, #1
 8008000:	617b      	str	r3, [r7, #20]
 8008002:	e004      	b.n	800800e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008004:	4b0e      	ldr	r3, [pc, #56]	@ (8008040 <xTaskIncrementTick+0x170>)
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	3301      	adds	r3, #1
 800800a:	4a0d      	ldr	r2, [pc, #52]	@ (8008040 <xTaskIncrementTick+0x170>)
 800800c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800800e:	697b      	ldr	r3, [r7, #20]
}
 8008010:	4618      	mov	r0, r3
 8008012:	3718      	adds	r7, #24
 8008014:	46bd      	mov	sp, r7
 8008016:	bd80      	pop	{r7, pc}
 8008018:	2000850c 	.word	0x2000850c
 800801c:	200084e8 	.word	0x200084e8
 8008020:	2000849c 	.word	0x2000849c
 8008024:	200084a0 	.word	0x200084a0
 8008028:	200084fc 	.word	0x200084fc
 800802c:	20008504 	.word	0x20008504
 8008030:	200084ec 	.word	0x200084ec
 8008034:	20008014 	.word	0x20008014
 8008038:	20008010 	.word	0x20008010
 800803c:	200084f8 	.word	0x200084f8
 8008040:	200084f4 	.word	0x200084f4

08008044 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008044:	b480      	push	{r7}
 8008046:	b085      	sub	sp, #20
 8008048:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800804a:	4b2b      	ldr	r3, [pc, #172]	@ (80080f8 <vTaskSwitchContext+0xb4>)
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d003      	beq.n	800805a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008052:	4b2a      	ldr	r3, [pc, #168]	@ (80080fc <vTaskSwitchContext+0xb8>)
 8008054:	2201      	movs	r2, #1
 8008056:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008058:	e047      	b.n	80080ea <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800805a:	4b28      	ldr	r3, [pc, #160]	@ (80080fc <vTaskSwitchContext+0xb8>)
 800805c:	2200      	movs	r2, #0
 800805e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008060:	4b27      	ldr	r3, [pc, #156]	@ (8008100 <vTaskSwitchContext+0xbc>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	60fb      	str	r3, [r7, #12]
 8008066:	e011      	b.n	800808c <vTaskSwitchContext+0x48>
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d10b      	bne.n	8008086 <vTaskSwitchContext+0x42>
	__asm volatile
 800806e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008072:	f383 8811 	msr	BASEPRI, r3
 8008076:	f3bf 8f6f 	isb	sy
 800807a:	f3bf 8f4f 	dsb	sy
 800807e:	607b      	str	r3, [r7, #4]
}
 8008080:	bf00      	nop
 8008082:	bf00      	nop
 8008084:	e7fd      	b.n	8008082 <vTaskSwitchContext+0x3e>
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	3b01      	subs	r3, #1
 800808a:	60fb      	str	r3, [r7, #12]
 800808c:	491d      	ldr	r1, [pc, #116]	@ (8008104 <vTaskSwitchContext+0xc0>)
 800808e:	68fa      	ldr	r2, [r7, #12]
 8008090:	4613      	mov	r3, r2
 8008092:	009b      	lsls	r3, r3, #2
 8008094:	4413      	add	r3, r2
 8008096:	009b      	lsls	r3, r3, #2
 8008098:	440b      	add	r3, r1
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d0e3      	beq.n	8008068 <vTaskSwitchContext+0x24>
 80080a0:	68fa      	ldr	r2, [r7, #12]
 80080a2:	4613      	mov	r3, r2
 80080a4:	009b      	lsls	r3, r3, #2
 80080a6:	4413      	add	r3, r2
 80080a8:	009b      	lsls	r3, r3, #2
 80080aa:	4a16      	ldr	r2, [pc, #88]	@ (8008104 <vTaskSwitchContext+0xc0>)
 80080ac:	4413      	add	r3, r2
 80080ae:	60bb      	str	r3, [r7, #8]
 80080b0:	68bb      	ldr	r3, [r7, #8]
 80080b2:	685b      	ldr	r3, [r3, #4]
 80080b4:	685a      	ldr	r2, [r3, #4]
 80080b6:	68bb      	ldr	r3, [r7, #8]
 80080b8:	605a      	str	r2, [r3, #4]
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	685a      	ldr	r2, [r3, #4]
 80080be:	68bb      	ldr	r3, [r7, #8]
 80080c0:	3308      	adds	r3, #8
 80080c2:	429a      	cmp	r2, r3
 80080c4:	d104      	bne.n	80080d0 <vTaskSwitchContext+0x8c>
 80080c6:	68bb      	ldr	r3, [r7, #8]
 80080c8:	685b      	ldr	r3, [r3, #4]
 80080ca:	685a      	ldr	r2, [r3, #4]
 80080cc:	68bb      	ldr	r3, [r7, #8]
 80080ce:	605a      	str	r2, [r3, #4]
 80080d0:	68bb      	ldr	r3, [r7, #8]
 80080d2:	685b      	ldr	r3, [r3, #4]
 80080d4:	68db      	ldr	r3, [r3, #12]
 80080d6:	4a0c      	ldr	r2, [pc, #48]	@ (8008108 <vTaskSwitchContext+0xc4>)
 80080d8:	6013      	str	r3, [r2, #0]
 80080da:	4a09      	ldr	r2, [pc, #36]	@ (8008100 <vTaskSwitchContext+0xbc>)
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80080e0:	4b09      	ldr	r3, [pc, #36]	@ (8008108 <vTaskSwitchContext+0xc4>)
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	3354      	adds	r3, #84	@ 0x54
 80080e6:	4a09      	ldr	r2, [pc, #36]	@ (800810c <vTaskSwitchContext+0xc8>)
 80080e8:	6013      	str	r3, [r2, #0]
}
 80080ea:	bf00      	nop
 80080ec:	3714      	adds	r7, #20
 80080ee:	46bd      	mov	sp, r7
 80080f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f4:	4770      	bx	lr
 80080f6:	bf00      	nop
 80080f8:	2000850c 	.word	0x2000850c
 80080fc:	200084f8 	.word	0x200084f8
 8008100:	200084ec 	.word	0x200084ec
 8008104:	20008014 	.word	0x20008014
 8008108:	20008010 	.word	0x20008010
 800810c:	20002e40 	.word	0x20002e40

08008110 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b084      	sub	sp, #16
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
 8008118:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d10b      	bne.n	8008138 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008120:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008124:	f383 8811 	msr	BASEPRI, r3
 8008128:	f3bf 8f6f 	isb	sy
 800812c:	f3bf 8f4f 	dsb	sy
 8008130:	60fb      	str	r3, [r7, #12]
}
 8008132:	bf00      	nop
 8008134:	bf00      	nop
 8008136:	e7fd      	b.n	8008134 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008138:	4b07      	ldr	r3, [pc, #28]	@ (8008158 <vTaskPlaceOnEventList+0x48>)
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	3318      	adds	r3, #24
 800813e:	4619      	mov	r1, r3
 8008140:	6878      	ldr	r0, [r7, #4]
 8008142:	f7fe fe48 	bl	8006dd6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008146:	2101      	movs	r1, #1
 8008148:	6838      	ldr	r0, [r7, #0]
 800814a:	f000 faaf 	bl	80086ac <prvAddCurrentTaskToDelayedList>
}
 800814e:	bf00      	nop
 8008150:	3710      	adds	r7, #16
 8008152:	46bd      	mov	sp, r7
 8008154:	bd80      	pop	{r7, pc}
 8008156:	bf00      	nop
 8008158:	20008010 	.word	0x20008010

0800815c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800815c:	b580      	push	{r7, lr}
 800815e:	b086      	sub	sp, #24
 8008160:	af00      	add	r7, sp, #0
 8008162:	60f8      	str	r0, [r7, #12]
 8008164:	60b9      	str	r1, [r7, #8]
 8008166:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d10b      	bne.n	8008186 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800816e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008172:	f383 8811 	msr	BASEPRI, r3
 8008176:	f3bf 8f6f 	isb	sy
 800817a:	f3bf 8f4f 	dsb	sy
 800817e:	617b      	str	r3, [r7, #20]
}
 8008180:	bf00      	nop
 8008182:	bf00      	nop
 8008184:	e7fd      	b.n	8008182 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008186:	4b0a      	ldr	r3, [pc, #40]	@ (80081b0 <vTaskPlaceOnEventListRestricted+0x54>)
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	3318      	adds	r3, #24
 800818c:	4619      	mov	r1, r3
 800818e:	68f8      	ldr	r0, [r7, #12]
 8008190:	f7fe fdfd 	bl	8006d8e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d002      	beq.n	80081a0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800819a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800819e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80081a0:	6879      	ldr	r1, [r7, #4]
 80081a2:	68b8      	ldr	r0, [r7, #8]
 80081a4:	f000 fa82 	bl	80086ac <prvAddCurrentTaskToDelayedList>
	}
 80081a8:	bf00      	nop
 80081aa:	3718      	adds	r7, #24
 80081ac:	46bd      	mov	sp, r7
 80081ae:	bd80      	pop	{r7, pc}
 80081b0:	20008010 	.word	0x20008010

080081b4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b086      	sub	sp, #24
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	68db      	ldr	r3, [r3, #12]
 80081c0:	68db      	ldr	r3, [r3, #12]
 80081c2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80081c4:	693b      	ldr	r3, [r7, #16]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d10b      	bne.n	80081e2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80081ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081ce:	f383 8811 	msr	BASEPRI, r3
 80081d2:	f3bf 8f6f 	isb	sy
 80081d6:	f3bf 8f4f 	dsb	sy
 80081da:	60fb      	str	r3, [r7, #12]
}
 80081dc:	bf00      	nop
 80081de:	bf00      	nop
 80081e0:	e7fd      	b.n	80081de <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80081e2:	693b      	ldr	r3, [r7, #16]
 80081e4:	3318      	adds	r3, #24
 80081e6:	4618      	mov	r0, r3
 80081e8:	f7fe fe2e 	bl	8006e48 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80081ec:	4b1d      	ldr	r3, [pc, #116]	@ (8008264 <xTaskRemoveFromEventList+0xb0>)
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d11d      	bne.n	8008230 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80081f4:	693b      	ldr	r3, [r7, #16]
 80081f6:	3304      	adds	r3, #4
 80081f8:	4618      	mov	r0, r3
 80081fa:	f7fe fe25 	bl	8006e48 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80081fe:	693b      	ldr	r3, [r7, #16]
 8008200:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008202:	4b19      	ldr	r3, [pc, #100]	@ (8008268 <xTaskRemoveFromEventList+0xb4>)
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	429a      	cmp	r2, r3
 8008208:	d903      	bls.n	8008212 <xTaskRemoveFromEventList+0x5e>
 800820a:	693b      	ldr	r3, [r7, #16]
 800820c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800820e:	4a16      	ldr	r2, [pc, #88]	@ (8008268 <xTaskRemoveFromEventList+0xb4>)
 8008210:	6013      	str	r3, [r2, #0]
 8008212:	693b      	ldr	r3, [r7, #16]
 8008214:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008216:	4613      	mov	r3, r2
 8008218:	009b      	lsls	r3, r3, #2
 800821a:	4413      	add	r3, r2
 800821c:	009b      	lsls	r3, r3, #2
 800821e:	4a13      	ldr	r2, [pc, #76]	@ (800826c <xTaskRemoveFromEventList+0xb8>)
 8008220:	441a      	add	r2, r3
 8008222:	693b      	ldr	r3, [r7, #16]
 8008224:	3304      	adds	r3, #4
 8008226:	4619      	mov	r1, r3
 8008228:	4610      	mov	r0, r2
 800822a:	f7fe fdb0 	bl	8006d8e <vListInsertEnd>
 800822e:	e005      	b.n	800823c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008230:	693b      	ldr	r3, [r7, #16]
 8008232:	3318      	adds	r3, #24
 8008234:	4619      	mov	r1, r3
 8008236:	480e      	ldr	r0, [pc, #56]	@ (8008270 <xTaskRemoveFromEventList+0xbc>)
 8008238:	f7fe fda9 	bl	8006d8e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800823c:	693b      	ldr	r3, [r7, #16]
 800823e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008240:	4b0c      	ldr	r3, [pc, #48]	@ (8008274 <xTaskRemoveFromEventList+0xc0>)
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008246:	429a      	cmp	r2, r3
 8008248:	d905      	bls.n	8008256 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800824a:	2301      	movs	r3, #1
 800824c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800824e:	4b0a      	ldr	r3, [pc, #40]	@ (8008278 <xTaskRemoveFromEventList+0xc4>)
 8008250:	2201      	movs	r2, #1
 8008252:	601a      	str	r2, [r3, #0]
 8008254:	e001      	b.n	800825a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008256:	2300      	movs	r3, #0
 8008258:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800825a:	697b      	ldr	r3, [r7, #20]
}
 800825c:	4618      	mov	r0, r3
 800825e:	3718      	adds	r7, #24
 8008260:	46bd      	mov	sp, r7
 8008262:	bd80      	pop	{r7, pc}
 8008264:	2000850c 	.word	0x2000850c
 8008268:	200084ec 	.word	0x200084ec
 800826c:	20008014 	.word	0x20008014
 8008270:	200084a4 	.word	0x200084a4
 8008274:	20008010 	.word	0x20008010
 8008278:	200084f8 	.word	0x200084f8

0800827c <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800827c:	b580      	push	{r7, lr}
 800827e:	b084      	sub	sp, #16
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d10b      	bne.n	80082a2 <vTaskSetTimeOutState+0x26>
	__asm volatile
 800828a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800828e:	f383 8811 	msr	BASEPRI, r3
 8008292:	f3bf 8f6f 	isb	sy
 8008296:	f3bf 8f4f 	dsb	sy
 800829a:	60fb      	str	r3, [r7, #12]
}
 800829c:	bf00      	nop
 800829e:	bf00      	nop
 80082a0:	e7fd      	b.n	800829e <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 80082a2:	f000 fee1 	bl	8009068 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 80082a6:	4b07      	ldr	r3, [pc, #28]	@ (80082c4 <vTaskSetTimeOutState+0x48>)
 80082a8:	681a      	ldr	r2, [r3, #0]
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 80082ae:	4b06      	ldr	r3, [pc, #24]	@ (80082c8 <vTaskSetTimeOutState+0x4c>)
 80082b0:	681a      	ldr	r2, [r3, #0]
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 80082b6:	f000 ff09 	bl	80090cc <vPortExitCritical>
}
 80082ba:	bf00      	nop
 80082bc:	3710      	adds	r7, #16
 80082be:	46bd      	mov	sp, r7
 80082c0:	bd80      	pop	{r7, pc}
 80082c2:	bf00      	nop
 80082c4:	200084fc 	.word	0x200084fc
 80082c8:	200084e8 	.word	0x200084e8

080082cc <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80082cc:	b480      	push	{r7}
 80082ce:	b083      	sub	sp, #12
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80082d4:	4b06      	ldr	r3, [pc, #24]	@ (80082f0 <vTaskInternalSetTimeOutState+0x24>)
 80082d6:	681a      	ldr	r2, [r3, #0]
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80082dc:	4b05      	ldr	r3, [pc, #20]	@ (80082f4 <vTaskInternalSetTimeOutState+0x28>)
 80082de:	681a      	ldr	r2, [r3, #0]
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	605a      	str	r2, [r3, #4]
}
 80082e4:	bf00      	nop
 80082e6:	370c      	adds	r7, #12
 80082e8:	46bd      	mov	sp, r7
 80082ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ee:	4770      	bx	lr
 80082f0:	200084fc 	.word	0x200084fc
 80082f4:	200084e8 	.word	0x200084e8

080082f8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b088      	sub	sp, #32
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
 8008300:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d10b      	bne.n	8008320 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008308:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800830c:	f383 8811 	msr	BASEPRI, r3
 8008310:	f3bf 8f6f 	isb	sy
 8008314:	f3bf 8f4f 	dsb	sy
 8008318:	613b      	str	r3, [r7, #16]
}
 800831a:	bf00      	nop
 800831c:	bf00      	nop
 800831e:	e7fd      	b.n	800831c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008320:	683b      	ldr	r3, [r7, #0]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d10b      	bne.n	800833e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800832a:	f383 8811 	msr	BASEPRI, r3
 800832e:	f3bf 8f6f 	isb	sy
 8008332:	f3bf 8f4f 	dsb	sy
 8008336:	60fb      	str	r3, [r7, #12]
}
 8008338:	bf00      	nop
 800833a:	bf00      	nop
 800833c:	e7fd      	b.n	800833a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800833e:	f000 fe93 	bl	8009068 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008342:	4b1d      	ldr	r3, [pc, #116]	@ (80083b8 <xTaskCheckForTimeOut+0xc0>)
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	685b      	ldr	r3, [r3, #4]
 800834c:	69ba      	ldr	r2, [r7, #24]
 800834e:	1ad3      	subs	r3, r2, r3
 8008350:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008352:	683b      	ldr	r3, [r7, #0]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800835a:	d102      	bne.n	8008362 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800835c:	2300      	movs	r3, #0
 800835e:	61fb      	str	r3, [r7, #28]
 8008360:	e023      	b.n	80083aa <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681a      	ldr	r2, [r3, #0]
 8008366:	4b15      	ldr	r3, [pc, #84]	@ (80083bc <xTaskCheckForTimeOut+0xc4>)
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	429a      	cmp	r2, r3
 800836c:	d007      	beq.n	800837e <xTaskCheckForTimeOut+0x86>
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	685b      	ldr	r3, [r3, #4]
 8008372:	69ba      	ldr	r2, [r7, #24]
 8008374:	429a      	cmp	r2, r3
 8008376:	d302      	bcc.n	800837e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008378:	2301      	movs	r3, #1
 800837a:	61fb      	str	r3, [r7, #28]
 800837c:	e015      	b.n	80083aa <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	697a      	ldr	r2, [r7, #20]
 8008384:	429a      	cmp	r2, r3
 8008386:	d20b      	bcs.n	80083a0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	681a      	ldr	r2, [r3, #0]
 800838c:	697b      	ldr	r3, [r7, #20]
 800838e:	1ad2      	subs	r2, r2, r3
 8008390:	683b      	ldr	r3, [r7, #0]
 8008392:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008394:	6878      	ldr	r0, [r7, #4]
 8008396:	f7ff ff99 	bl	80082cc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800839a:	2300      	movs	r3, #0
 800839c:	61fb      	str	r3, [r7, #28]
 800839e:	e004      	b.n	80083aa <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80083a0:	683b      	ldr	r3, [r7, #0]
 80083a2:	2200      	movs	r2, #0
 80083a4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80083a6:	2301      	movs	r3, #1
 80083a8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80083aa:	f000 fe8f 	bl	80090cc <vPortExitCritical>

	return xReturn;
 80083ae:	69fb      	ldr	r3, [r7, #28]
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	3720      	adds	r7, #32
 80083b4:	46bd      	mov	sp, r7
 80083b6:	bd80      	pop	{r7, pc}
 80083b8:	200084e8 	.word	0x200084e8
 80083bc:	200084fc 	.word	0x200084fc

080083c0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80083c0:	b480      	push	{r7}
 80083c2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80083c4:	4b03      	ldr	r3, [pc, #12]	@ (80083d4 <vTaskMissedYield+0x14>)
 80083c6:	2201      	movs	r2, #1
 80083c8:	601a      	str	r2, [r3, #0]
}
 80083ca:	bf00      	nop
 80083cc:	46bd      	mov	sp, r7
 80083ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d2:	4770      	bx	lr
 80083d4:	200084f8 	.word	0x200084f8

080083d8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80083d8:	b580      	push	{r7, lr}
 80083da:	b082      	sub	sp, #8
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80083e0:	f000 f852 	bl	8008488 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80083e4:	4b06      	ldr	r3, [pc, #24]	@ (8008400 <prvIdleTask+0x28>)
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	2b01      	cmp	r3, #1
 80083ea:	d9f9      	bls.n	80083e0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80083ec:	4b05      	ldr	r3, [pc, #20]	@ (8008404 <prvIdleTask+0x2c>)
 80083ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80083f2:	601a      	str	r2, [r3, #0]
 80083f4:	f3bf 8f4f 	dsb	sy
 80083f8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80083fc:	e7f0      	b.n	80083e0 <prvIdleTask+0x8>
 80083fe:	bf00      	nop
 8008400:	20008014 	.word	0x20008014
 8008404:	e000ed04 	.word	0xe000ed04

08008408 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008408:	b580      	push	{r7, lr}
 800840a:	b082      	sub	sp, #8
 800840c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800840e:	2300      	movs	r3, #0
 8008410:	607b      	str	r3, [r7, #4]
 8008412:	e00c      	b.n	800842e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008414:	687a      	ldr	r2, [r7, #4]
 8008416:	4613      	mov	r3, r2
 8008418:	009b      	lsls	r3, r3, #2
 800841a:	4413      	add	r3, r2
 800841c:	009b      	lsls	r3, r3, #2
 800841e:	4a12      	ldr	r2, [pc, #72]	@ (8008468 <prvInitialiseTaskLists+0x60>)
 8008420:	4413      	add	r3, r2
 8008422:	4618      	mov	r0, r3
 8008424:	f7fe fc86 	bl	8006d34 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	3301      	adds	r3, #1
 800842c:	607b      	str	r3, [r7, #4]
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	2b37      	cmp	r3, #55	@ 0x37
 8008432:	d9ef      	bls.n	8008414 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008434:	480d      	ldr	r0, [pc, #52]	@ (800846c <prvInitialiseTaskLists+0x64>)
 8008436:	f7fe fc7d 	bl	8006d34 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800843a:	480d      	ldr	r0, [pc, #52]	@ (8008470 <prvInitialiseTaskLists+0x68>)
 800843c:	f7fe fc7a 	bl	8006d34 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008440:	480c      	ldr	r0, [pc, #48]	@ (8008474 <prvInitialiseTaskLists+0x6c>)
 8008442:	f7fe fc77 	bl	8006d34 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008446:	480c      	ldr	r0, [pc, #48]	@ (8008478 <prvInitialiseTaskLists+0x70>)
 8008448:	f7fe fc74 	bl	8006d34 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800844c:	480b      	ldr	r0, [pc, #44]	@ (800847c <prvInitialiseTaskLists+0x74>)
 800844e:	f7fe fc71 	bl	8006d34 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008452:	4b0b      	ldr	r3, [pc, #44]	@ (8008480 <prvInitialiseTaskLists+0x78>)
 8008454:	4a05      	ldr	r2, [pc, #20]	@ (800846c <prvInitialiseTaskLists+0x64>)
 8008456:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008458:	4b0a      	ldr	r3, [pc, #40]	@ (8008484 <prvInitialiseTaskLists+0x7c>)
 800845a:	4a05      	ldr	r2, [pc, #20]	@ (8008470 <prvInitialiseTaskLists+0x68>)
 800845c:	601a      	str	r2, [r3, #0]
}
 800845e:	bf00      	nop
 8008460:	3708      	adds	r7, #8
 8008462:	46bd      	mov	sp, r7
 8008464:	bd80      	pop	{r7, pc}
 8008466:	bf00      	nop
 8008468:	20008014 	.word	0x20008014
 800846c:	20008474 	.word	0x20008474
 8008470:	20008488 	.word	0x20008488
 8008474:	200084a4 	.word	0x200084a4
 8008478:	200084b8 	.word	0x200084b8
 800847c:	200084d0 	.word	0x200084d0
 8008480:	2000849c 	.word	0x2000849c
 8008484:	200084a0 	.word	0x200084a0

08008488 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008488:	b580      	push	{r7, lr}
 800848a:	b082      	sub	sp, #8
 800848c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800848e:	e019      	b.n	80084c4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008490:	f000 fdea 	bl	8009068 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008494:	4b10      	ldr	r3, [pc, #64]	@ (80084d8 <prvCheckTasksWaitingTermination+0x50>)
 8008496:	68db      	ldr	r3, [r3, #12]
 8008498:	68db      	ldr	r3, [r3, #12]
 800849a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	3304      	adds	r3, #4
 80084a0:	4618      	mov	r0, r3
 80084a2:	f7fe fcd1 	bl	8006e48 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80084a6:	4b0d      	ldr	r3, [pc, #52]	@ (80084dc <prvCheckTasksWaitingTermination+0x54>)
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	3b01      	subs	r3, #1
 80084ac:	4a0b      	ldr	r2, [pc, #44]	@ (80084dc <prvCheckTasksWaitingTermination+0x54>)
 80084ae:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80084b0:	4b0b      	ldr	r3, [pc, #44]	@ (80084e0 <prvCheckTasksWaitingTermination+0x58>)
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	3b01      	subs	r3, #1
 80084b6:	4a0a      	ldr	r2, [pc, #40]	@ (80084e0 <prvCheckTasksWaitingTermination+0x58>)
 80084b8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80084ba:	f000 fe07 	bl	80090cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80084be:	6878      	ldr	r0, [r7, #4]
 80084c0:	f000 f810 	bl	80084e4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80084c4:	4b06      	ldr	r3, [pc, #24]	@ (80084e0 <prvCheckTasksWaitingTermination+0x58>)
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d1e1      	bne.n	8008490 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80084cc:	bf00      	nop
 80084ce:	bf00      	nop
 80084d0:	3708      	adds	r7, #8
 80084d2:	46bd      	mov	sp, r7
 80084d4:	bd80      	pop	{r7, pc}
 80084d6:	bf00      	nop
 80084d8:	200084b8 	.word	0x200084b8
 80084dc:	200084e4 	.word	0x200084e4
 80084e0:	200084cc 	.word	0x200084cc

080084e4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b084      	sub	sp, #16
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	3354      	adds	r3, #84	@ 0x54
 80084f0:	4618      	mov	r0, r3
 80084f2:	f011 faa9 	bl	8019a48 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d108      	bne.n	8008512 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008504:	4618      	mov	r0, r3
 8008506:	f000 ff9f 	bl	8009448 <vPortFree>
				vPortFree( pxTCB );
 800850a:	6878      	ldr	r0, [r7, #4]
 800850c:	f000 ff9c 	bl	8009448 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008510:	e019      	b.n	8008546 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008518:	2b01      	cmp	r3, #1
 800851a:	d103      	bne.n	8008524 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800851c:	6878      	ldr	r0, [r7, #4]
 800851e:	f000 ff93 	bl	8009448 <vPortFree>
	}
 8008522:	e010      	b.n	8008546 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800852a:	2b02      	cmp	r3, #2
 800852c:	d00b      	beq.n	8008546 <prvDeleteTCB+0x62>
	__asm volatile
 800852e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008532:	f383 8811 	msr	BASEPRI, r3
 8008536:	f3bf 8f6f 	isb	sy
 800853a:	f3bf 8f4f 	dsb	sy
 800853e:	60fb      	str	r3, [r7, #12]
}
 8008540:	bf00      	nop
 8008542:	bf00      	nop
 8008544:	e7fd      	b.n	8008542 <prvDeleteTCB+0x5e>
	}
 8008546:	bf00      	nop
 8008548:	3710      	adds	r7, #16
 800854a:	46bd      	mov	sp, r7
 800854c:	bd80      	pop	{r7, pc}
	...

08008550 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008550:	b480      	push	{r7}
 8008552:	b083      	sub	sp, #12
 8008554:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008556:	4b0c      	ldr	r3, [pc, #48]	@ (8008588 <prvResetNextTaskUnblockTime+0x38>)
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d104      	bne.n	800856a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008560:	4b0a      	ldr	r3, [pc, #40]	@ (800858c <prvResetNextTaskUnblockTime+0x3c>)
 8008562:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008566:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008568:	e008      	b.n	800857c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800856a:	4b07      	ldr	r3, [pc, #28]	@ (8008588 <prvResetNextTaskUnblockTime+0x38>)
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	68db      	ldr	r3, [r3, #12]
 8008570:	68db      	ldr	r3, [r3, #12]
 8008572:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	685b      	ldr	r3, [r3, #4]
 8008578:	4a04      	ldr	r2, [pc, #16]	@ (800858c <prvResetNextTaskUnblockTime+0x3c>)
 800857a:	6013      	str	r3, [r2, #0]
}
 800857c:	bf00      	nop
 800857e:	370c      	adds	r7, #12
 8008580:	46bd      	mov	sp, r7
 8008582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008586:	4770      	bx	lr
 8008588:	2000849c 	.word	0x2000849c
 800858c:	20008504 	.word	0x20008504

08008590 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008590:	b480      	push	{r7}
 8008592:	b083      	sub	sp, #12
 8008594:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008596:	4b0b      	ldr	r3, [pc, #44]	@ (80085c4 <xTaskGetSchedulerState+0x34>)
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d102      	bne.n	80085a4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800859e:	2301      	movs	r3, #1
 80085a0:	607b      	str	r3, [r7, #4]
 80085a2:	e008      	b.n	80085b6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80085a4:	4b08      	ldr	r3, [pc, #32]	@ (80085c8 <xTaskGetSchedulerState+0x38>)
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d102      	bne.n	80085b2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80085ac:	2302      	movs	r3, #2
 80085ae:	607b      	str	r3, [r7, #4]
 80085b0:	e001      	b.n	80085b6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80085b2:	2300      	movs	r3, #0
 80085b4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80085b6:	687b      	ldr	r3, [r7, #4]
	}
 80085b8:	4618      	mov	r0, r3
 80085ba:	370c      	adds	r7, #12
 80085bc:	46bd      	mov	sp, r7
 80085be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c2:	4770      	bx	lr
 80085c4:	200084f0 	.word	0x200084f0
 80085c8:	2000850c 	.word	0x2000850c

080085cc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b086      	sub	sp, #24
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80085d8:	2300      	movs	r3, #0
 80085da:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d058      	beq.n	8008694 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80085e2:	4b2f      	ldr	r3, [pc, #188]	@ (80086a0 <xTaskPriorityDisinherit+0xd4>)
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	693a      	ldr	r2, [r7, #16]
 80085e8:	429a      	cmp	r2, r3
 80085ea:	d00b      	beq.n	8008604 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80085ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085f0:	f383 8811 	msr	BASEPRI, r3
 80085f4:	f3bf 8f6f 	isb	sy
 80085f8:	f3bf 8f4f 	dsb	sy
 80085fc:	60fb      	str	r3, [r7, #12]
}
 80085fe:	bf00      	nop
 8008600:	bf00      	nop
 8008602:	e7fd      	b.n	8008600 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008604:	693b      	ldr	r3, [r7, #16]
 8008606:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008608:	2b00      	cmp	r3, #0
 800860a:	d10b      	bne.n	8008624 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800860c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008610:	f383 8811 	msr	BASEPRI, r3
 8008614:	f3bf 8f6f 	isb	sy
 8008618:	f3bf 8f4f 	dsb	sy
 800861c:	60bb      	str	r3, [r7, #8]
}
 800861e:	bf00      	nop
 8008620:	bf00      	nop
 8008622:	e7fd      	b.n	8008620 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008624:	693b      	ldr	r3, [r7, #16]
 8008626:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008628:	1e5a      	subs	r2, r3, #1
 800862a:	693b      	ldr	r3, [r7, #16]
 800862c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800862e:	693b      	ldr	r3, [r7, #16]
 8008630:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008632:	693b      	ldr	r3, [r7, #16]
 8008634:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008636:	429a      	cmp	r2, r3
 8008638:	d02c      	beq.n	8008694 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800863a:	693b      	ldr	r3, [r7, #16]
 800863c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800863e:	2b00      	cmp	r3, #0
 8008640:	d128      	bne.n	8008694 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008642:	693b      	ldr	r3, [r7, #16]
 8008644:	3304      	adds	r3, #4
 8008646:	4618      	mov	r0, r3
 8008648:	f7fe fbfe 	bl	8006e48 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800864c:	693b      	ldr	r3, [r7, #16]
 800864e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008650:	693b      	ldr	r3, [r7, #16]
 8008652:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008654:	693b      	ldr	r3, [r7, #16]
 8008656:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008658:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800865c:	693b      	ldr	r3, [r7, #16]
 800865e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008660:	693b      	ldr	r3, [r7, #16]
 8008662:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008664:	4b0f      	ldr	r3, [pc, #60]	@ (80086a4 <xTaskPriorityDisinherit+0xd8>)
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	429a      	cmp	r2, r3
 800866a:	d903      	bls.n	8008674 <xTaskPriorityDisinherit+0xa8>
 800866c:	693b      	ldr	r3, [r7, #16]
 800866e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008670:	4a0c      	ldr	r2, [pc, #48]	@ (80086a4 <xTaskPriorityDisinherit+0xd8>)
 8008672:	6013      	str	r3, [r2, #0]
 8008674:	693b      	ldr	r3, [r7, #16]
 8008676:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008678:	4613      	mov	r3, r2
 800867a:	009b      	lsls	r3, r3, #2
 800867c:	4413      	add	r3, r2
 800867e:	009b      	lsls	r3, r3, #2
 8008680:	4a09      	ldr	r2, [pc, #36]	@ (80086a8 <xTaskPriorityDisinherit+0xdc>)
 8008682:	441a      	add	r2, r3
 8008684:	693b      	ldr	r3, [r7, #16]
 8008686:	3304      	adds	r3, #4
 8008688:	4619      	mov	r1, r3
 800868a:	4610      	mov	r0, r2
 800868c:	f7fe fb7f 	bl	8006d8e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008690:	2301      	movs	r3, #1
 8008692:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008694:	697b      	ldr	r3, [r7, #20]
	}
 8008696:	4618      	mov	r0, r3
 8008698:	3718      	adds	r7, #24
 800869a:	46bd      	mov	sp, r7
 800869c:	bd80      	pop	{r7, pc}
 800869e:	bf00      	nop
 80086a0:	20008010 	.word	0x20008010
 80086a4:	200084ec 	.word	0x200084ec
 80086a8:	20008014 	.word	0x20008014

080086ac <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80086ac:	b580      	push	{r7, lr}
 80086ae:	b084      	sub	sp, #16
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	6078      	str	r0, [r7, #4]
 80086b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80086b6:	4b21      	ldr	r3, [pc, #132]	@ (800873c <prvAddCurrentTaskToDelayedList+0x90>)
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80086bc:	4b20      	ldr	r3, [pc, #128]	@ (8008740 <prvAddCurrentTaskToDelayedList+0x94>)
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	3304      	adds	r3, #4
 80086c2:	4618      	mov	r0, r3
 80086c4:	f7fe fbc0 	bl	8006e48 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80086ce:	d10a      	bne.n	80086e6 <prvAddCurrentTaskToDelayedList+0x3a>
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d007      	beq.n	80086e6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80086d6:	4b1a      	ldr	r3, [pc, #104]	@ (8008740 <prvAddCurrentTaskToDelayedList+0x94>)
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	3304      	adds	r3, #4
 80086dc:	4619      	mov	r1, r3
 80086de:	4819      	ldr	r0, [pc, #100]	@ (8008744 <prvAddCurrentTaskToDelayedList+0x98>)
 80086e0:	f7fe fb55 	bl	8006d8e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80086e4:	e026      	b.n	8008734 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80086e6:	68fa      	ldr	r2, [r7, #12]
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	4413      	add	r3, r2
 80086ec:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80086ee:	4b14      	ldr	r3, [pc, #80]	@ (8008740 <prvAddCurrentTaskToDelayedList+0x94>)
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	68ba      	ldr	r2, [r7, #8]
 80086f4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80086f6:	68ba      	ldr	r2, [r7, #8]
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	429a      	cmp	r2, r3
 80086fc:	d209      	bcs.n	8008712 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80086fe:	4b12      	ldr	r3, [pc, #72]	@ (8008748 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008700:	681a      	ldr	r2, [r3, #0]
 8008702:	4b0f      	ldr	r3, [pc, #60]	@ (8008740 <prvAddCurrentTaskToDelayedList+0x94>)
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	3304      	adds	r3, #4
 8008708:	4619      	mov	r1, r3
 800870a:	4610      	mov	r0, r2
 800870c:	f7fe fb63 	bl	8006dd6 <vListInsert>
}
 8008710:	e010      	b.n	8008734 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008712:	4b0e      	ldr	r3, [pc, #56]	@ (800874c <prvAddCurrentTaskToDelayedList+0xa0>)
 8008714:	681a      	ldr	r2, [r3, #0]
 8008716:	4b0a      	ldr	r3, [pc, #40]	@ (8008740 <prvAddCurrentTaskToDelayedList+0x94>)
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	3304      	adds	r3, #4
 800871c:	4619      	mov	r1, r3
 800871e:	4610      	mov	r0, r2
 8008720:	f7fe fb59 	bl	8006dd6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008724:	4b0a      	ldr	r3, [pc, #40]	@ (8008750 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	68ba      	ldr	r2, [r7, #8]
 800872a:	429a      	cmp	r2, r3
 800872c:	d202      	bcs.n	8008734 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800872e:	4a08      	ldr	r2, [pc, #32]	@ (8008750 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008730:	68bb      	ldr	r3, [r7, #8]
 8008732:	6013      	str	r3, [r2, #0]
}
 8008734:	bf00      	nop
 8008736:	3710      	adds	r7, #16
 8008738:	46bd      	mov	sp, r7
 800873a:	bd80      	pop	{r7, pc}
 800873c:	200084e8 	.word	0x200084e8
 8008740:	20008010 	.word	0x20008010
 8008744:	200084d0 	.word	0x200084d0
 8008748:	200084a0 	.word	0x200084a0
 800874c:	2000849c 	.word	0x2000849c
 8008750:	20008504 	.word	0x20008504

08008754 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008754:	b580      	push	{r7, lr}
 8008756:	b08a      	sub	sp, #40	@ 0x28
 8008758:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800875a:	2300      	movs	r3, #0
 800875c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800875e:	f000 fb13 	bl	8008d88 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008762:	4b1d      	ldr	r3, [pc, #116]	@ (80087d8 <xTimerCreateTimerTask+0x84>)
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	2b00      	cmp	r3, #0
 8008768:	d021      	beq.n	80087ae <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800876a:	2300      	movs	r3, #0
 800876c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800876e:	2300      	movs	r3, #0
 8008770:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008772:	1d3a      	adds	r2, r7, #4
 8008774:	f107 0108 	add.w	r1, r7, #8
 8008778:	f107 030c 	add.w	r3, r7, #12
 800877c:	4618      	mov	r0, r3
 800877e:	f7fe fabf 	bl	8006d00 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008782:	6879      	ldr	r1, [r7, #4]
 8008784:	68bb      	ldr	r3, [r7, #8]
 8008786:	68fa      	ldr	r2, [r7, #12]
 8008788:	9202      	str	r2, [sp, #8]
 800878a:	9301      	str	r3, [sp, #4]
 800878c:	2302      	movs	r3, #2
 800878e:	9300      	str	r3, [sp, #0]
 8008790:	2300      	movs	r3, #0
 8008792:	460a      	mov	r2, r1
 8008794:	4911      	ldr	r1, [pc, #68]	@ (80087dc <xTimerCreateTimerTask+0x88>)
 8008796:	4812      	ldr	r0, [pc, #72]	@ (80087e0 <xTimerCreateTimerTask+0x8c>)
 8008798:	f7ff f87a 	bl	8007890 <xTaskCreateStatic>
 800879c:	4603      	mov	r3, r0
 800879e:	4a11      	ldr	r2, [pc, #68]	@ (80087e4 <xTimerCreateTimerTask+0x90>)
 80087a0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80087a2:	4b10      	ldr	r3, [pc, #64]	@ (80087e4 <xTimerCreateTimerTask+0x90>)
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d001      	beq.n	80087ae <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80087aa:	2301      	movs	r3, #1
 80087ac:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80087ae:	697b      	ldr	r3, [r7, #20]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d10b      	bne.n	80087cc <xTimerCreateTimerTask+0x78>
	__asm volatile
 80087b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087b8:	f383 8811 	msr	BASEPRI, r3
 80087bc:	f3bf 8f6f 	isb	sy
 80087c0:	f3bf 8f4f 	dsb	sy
 80087c4:	613b      	str	r3, [r7, #16]
}
 80087c6:	bf00      	nop
 80087c8:	bf00      	nop
 80087ca:	e7fd      	b.n	80087c8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80087cc:	697b      	ldr	r3, [r7, #20]
}
 80087ce:	4618      	mov	r0, r3
 80087d0:	3718      	adds	r7, #24
 80087d2:	46bd      	mov	sp, r7
 80087d4:	bd80      	pop	{r7, pc}
 80087d6:	bf00      	nop
 80087d8:	20008540 	.word	0x20008540
 80087dc:	0801c138 	.word	0x0801c138
 80087e0:	08008921 	.word	0x08008921
 80087e4:	20008544 	.word	0x20008544

080087e8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b08a      	sub	sp, #40	@ 0x28
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	60f8      	str	r0, [r7, #12]
 80087f0:	60b9      	str	r1, [r7, #8]
 80087f2:	607a      	str	r2, [r7, #4]
 80087f4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80087f6:	2300      	movs	r3, #0
 80087f8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d10b      	bne.n	8008818 <xTimerGenericCommand+0x30>
	__asm volatile
 8008800:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008804:	f383 8811 	msr	BASEPRI, r3
 8008808:	f3bf 8f6f 	isb	sy
 800880c:	f3bf 8f4f 	dsb	sy
 8008810:	623b      	str	r3, [r7, #32]
}
 8008812:	bf00      	nop
 8008814:	bf00      	nop
 8008816:	e7fd      	b.n	8008814 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008818:	4b19      	ldr	r3, [pc, #100]	@ (8008880 <xTimerGenericCommand+0x98>)
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	2b00      	cmp	r3, #0
 800881e:	d02a      	beq.n	8008876 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008820:	68bb      	ldr	r3, [r7, #8]
 8008822:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800882c:	68bb      	ldr	r3, [r7, #8]
 800882e:	2b05      	cmp	r3, #5
 8008830:	dc18      	bgt.n	8008864 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008832:	f7ff fead 	bl	8008590 <xTaskGetSchedulerState>
 8008836:	4603      	mov	r3, r0
 8008838:	2b02      	cmp	r3, #2
 800883a:	d109      	bne.n	8008850 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800883c:	4b10      	ldr	r3, [pc, #64]	@ (8008880 <xTimerGenericCommand+0x98>)
 800883e:	6818      	ldr	r0, [r3, #0]
 8008840:	f107 0110 	add.w	r1, r7, #16
 8008844:	2300      	movs	r3, #0
 8008846:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008848:	f7fe fc32 	bl	80070b0 <xQueueGenericSend>
 800884c:	6278      	str	r0, [r7, #36]	@ 0x24
 800884e:	e012      	b.n	8008876 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008850:	4b0b      	ldr	r3, [pc, #44]	@ (8008880 <xTimerGenericCommand+0x98>)
 8008852:	6818      	ldr	r0, [r3, #0]
 8008854:	f107 0110 	add.w	r1, r7, #16
 8008858:	2300      	movs	r3, #0
 800885a:	2200      	movs	r2, #0
 800885c:	f7fe fc28 	bl	80070b0 <xQueueGenericSend>
 8008860:	6278      	str	r0, [r7, #36]	@ 0x24
 8008862:	e008      	b.n	8008876 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008864:	4b06      	ldr	r3, [pc, #24]	@ (8008880 <xTimerGenericCommand+0x98>)
 8008866:	6818      	ldr	r0, [r3, #0]
 8008868:	f107 0110 	add.w	r1, r7, #16
 800886c:	2300      	movs	r3, #0
 800886e:	683a      	ldr	r2, [r7, #0]
 8008870:	f7fe fd20 	bl	80072b4 <xQueueGenericSendFromISR>
 8008874:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008878:	4618      	mov	r0, r3
 800887a:	3728      	adds	r7, #40	@ 0x28
 800887c:	46bd      	mov	sp, r7
 800887e:	bd80      	pop	{r7, pc}
 8008880:	20008540 	.word	0x20008540

08008884 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008884:	b580      	push	{r7, lr}
 8008886:	b088      	sub	sp, #32
 8008888:	af02      	add	r7, sp, #8
 800888a:	6078      	str	r0, [r7, #4]
 800888c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800888e:	4b23      	ldr	r3, [pc, #140]	@ (800891c <prvProcessExpiredTimer+0x98>)
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	68db      	ldr	r3, [r3, #12]
 8008894:	68db      	ldr	r3, [r3, #12]
 8008896:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008898:	697b      	ldr	r3, [r7, #20]
 800889a:	3304      	adds	r3, #4
 800889c:	4618      	mov	r0, r3
 800889e:	f7fe fad3 	bl	8006e48 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80088a2:	697b      	ldr	r3, [r7, #20]
 80088a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80088a8:	f003 0304 	and.w	r3, r3, #4
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d023      	beq.n	80088f8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80088b0:	697b      	ldr	r3, [r7, #20]
 80088b2:	699a      	ldr	r2, [r3, #24]
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	18d1      	adds	r1, r2, r3
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	683a      	ldr	r2, [r7, #0]
 80088bc:	6978      	ldr	r0, [r7, #20]
 80088be:	f000 f8d5 	bl	8008a6c <prvInsertTimerInActiveList>
 80088c2:	4603      	mov	r3, r0
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d020      	beq.n	800890a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80088c8:	2300      	movs	r3, #0
 80088ca:	9300      	str	r3, [sp, #0]
 80088cc:	2300      	movs	r3, #0
 80088ce:	687a      	ldr	r2, [r7, #4]
 80088d0:	2100      	movs	r1, #0
 80088d2:	6978      	ldr	r0, [r7, #20]
 80088d4:	f7ff ff88 	bl	80087e8 <xTimerGenericCommand>
 80088d8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80088da:	693b      	ldr	r3, [r7, #16]
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d114      	bne.n	800890a <prvProcessExpiredTimer+0x86>
	__asm volatile
 80088e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088e4:	f383 8811 	msr	BASEPRI, r3
 80088e8:	f3bf 8f6f 	isb	sy
 80088ec:	f3bf 8f4f 	dsb	sy
 80088f0:	60fb      	str	r3, [r7, #12]
}
 80088f2:	bf00      	nop
 80088f4:	bf00      	nop
 80088f6:	e7fd      	b.n	80088f4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80088f8:	697b      	ldr	r3, [r7, #20]
 80088fa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80088fe:	f023 0301 	bic.w	r3, r3, #1
 8008902:	b2da      	uxtb	r2, r3
 8008904:	697b      	ldr	r3, [r7, #20]
 8008906:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800890a:	697b      	ldr	r3, [r7, #20]
 800890c:	6a1b      	ldr	r3, [r3, #32]
 800890e:	6978      	ldr	r0, [r7, #20]
 8008910:	4798      	blx	r3
}
 8008912:	bf00      	nop
 8008914:	3718      	adds	r7, #24
 8008916:	46bd      	mov	sp, r7
 8008918:	bd80      	pop	{r7, pc}
 800891a:	bf00      	nop
 800891c:	20008538 	.word	0x20008538

08008920 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008920:	b580      	push	{r7, lr}
 8008922:	b084      	sub	sp, #16
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008928:	f107 0308 	add.w	r3, r7, #8
 800892c:	4618      	mov	r0, r3
 800892e:	f000 f859 	bl	80089e4 <prvGetNextExpireTime>
 8008932:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008934:	68bb      	ldr	r3, [r7, #8]
 8008936:	4619      	mov	r1, r3
 8008938:	68f8      	ldr	r0, [r7, #12]
 800893a:	f000 f805 	bl	8008948 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800893e:	f000 f8d7 	bl	8008af0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008942:	bf00      	nop
 8008944:	e7f0      	b.n	8008928 <prvTimerTask+0x8>
	...

08008948 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b084      	sub	sp, #16
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
 8008950:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008952:	f7ff fa01 	bl	8007d58 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008956:	f107 0308 	add.w	r3, r7, #8
 800895a:	4618      	mov	r0, r3
 800895c:	f000 f866 	bl	8008a2c <prvSampleTimeNow>
 8008960:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008962:	68bb      	ldr	r3, [r7, #8]
 8008964:	2b00      	cmp	r3, #0
 8008966:	d130      	bne.n	80089ca <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008968:	683b      	ldr	r3, [r7, #0]
 800896a:	2b00      	cmp	r3, #0
 800896c:	d10a      	bne.n	8008984 <prvProcessTimerOrBlockTask+0x3c>
 800896e:	687a      	ldr	r2, [r7, #4]
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	429a      	cmp	r2, r3
 8008974:	d806      	bhi.n	8008984 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008976:	f7ff f9fd 	bl	8007d74 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800897a:	68f9      	ldr	r1, [r7, #12]
 800897c:	6878      	ldr	r0, [r7, #4]
 800897e:	f7ff ff81 	bl	8008884 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008982:	e024      	b.n	80089ce <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008984:	683b      	ldr	r3, [r7, #0]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d008      	beq.n	800899c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800898a:	4b13      	ldr	r3, [pc, #76]	@ (80089d8 <prvProcessTimerOrBlockTask+0x90>)
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d101      	bne.n	8008998 <prvProcessTimerOrBlockTask+0x50>
 8008994:	2301      	movs	r3, #1
 8008996:	e000      	b.n	800899a <prvProcessTimerOrBlockTask+0x52>
 8008998:	2300      	movs	r3, #0
 800899a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800899c:	4b0f      	ldr	r3, [pc, #60]	@ (80089dc <prvProcessTimerOrBlockTask+0x94>)
 800899e:	6818      	ldr	r0, [r3, #0]
 80089a0:	687a      	ldr	r2, [r7, #4]
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	1ad3      	subs	r3, r2, r3
 80089a6:	683a      	ldr	r2, [r7, #0]
 80089a8:	4619      	mov	r1, r3
 80089aa:	f7fe ff3d 	bl	8007828 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80089ae:	f7ff f9e1 	bl	8007d74 <xTaskResumeAll>
 80089b2:	4603      	mov	r3, r0
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d10a      	bne.n	80089ce <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80089b8:	4b09      	ldr	r3, [pc, #36]	@ (80089e0 <prvProcessTimerOrBlockTask+0x98>)
 80089ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80089be:	601a      	str	r2, [r3, #0]
 80089c0:	f3bf 8f4f 	dsb	sy
 80089c4:	f3bf 8f6f 	isb	sy
}
 80089c8:	e001      	b.n	80089ce <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80089ca:	f7ff f9d3 	bl	8007d74 <xTaskResumeAll>
}
 80089ce:	bf00      	nop
 80089d0:	3710      	adds	r7, #16
 80089d2:	46bd      	mov	sp, r7
 80089d4:	bd80      	pop	{r7, pc}
 80089d6:	bf00      	nop
 80089d8:	2000853c 	.word	0x2000853c
 80089dc:	20008540 	.word	0x20008540
 80089e0:	e000ed04 	.word	0xe000ed04

080089e4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80089e4:	b480      	push	{r7}
 80089e6:	b085      	sub	sp, #20
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80089ec:	4b0e      	ldr	r3, [pc, #56]	@ (8008a28 <prvGetNextExpireTime+0x44>)
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d101      	bne.n	80089fa <prvGetNextExpireTime+0x16>
 80089f6:	2201      	movs	r2, #1
 80089f8:	e000      	b.n	80089fc <prvGetNextExpireTime+0x18>
 80089fa:	2200      	movs	r2, #0
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d105      	bne.n	8008a14 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008a08:	4b07      	ldr	r3, [pc, #28]	@ (8008a28 <prvGetNextExpireTime+0x44>)
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	68db      	ldr	r3, [r3, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	60fb      	str	r3, [r7, #12]
 8008a12:	e001      	b.n	8008a18 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008a14:	2300      	movs	r3, #0
 8008a16:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008a18:	68fb      	ldr	r3, [r7, #12]
}
 8008a1a:	4618      	mov	r0, r3
 8008a1c:	3714      	adds	r7, #20
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a24:	4770      	bx	lr
 8008a26:	bf00      	nop
 8008a28:	20008538 	.word	0x20008538

08008a2c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	b084      	sub	sp, #16
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008a34:	f7ff fa3c 	bl	8007eb0 <xTaskGetTickCount>
 8008a38:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008a3a:	4b0b      	ldr	r3, [pc, #44]	@ (8008a68 <prvSampleTimeNow+0x3c>)
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	68fa      	ldr	r2, [r7, #12]
 8008a40:	429a      	cmp	r2, r3
 8008a42:	d205      	bcs.n	8008a50 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008a44:	f000 f93a 	bl	8008cbc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	2201      	movs	r2, #1
 8008a4c:	601a      	str	r2, [r3, #0]
 8008a4e:	e002      	b.n	8008a56 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2200      	movs	r2, #0
 8008a54:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008a56:	4a04      	ldr	r2, [pc, #16]	@ (8008a68 <prvSampleTimeNow+0x3c>)
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008a5c:	68fb      	ldr	r3, [r7, #12]
}
 8008a5e:	4618      	mov	r0, r3
 8008a60:	3710      	adds	r7, #16
 8008a62:	46bd      	mov	sp, r7
 8008a64:	bd80      	pop	{r7, pc}
 8008a66:	bf00      	nop
 8008a68:	20008548 	.word	0x20008548

08008a6c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008a6c:	b580      	push	{r7, lr}
 8008a6e:	b086      	sub	sp, #24
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	60f8      	str	r0, [r7, #12]
 8008a74:	60b9      	str	r1, [r7, #8]
 8008a76:	607a      	str	r2, [r7, #4]
 8008a78:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	68ba      	ldr	r2, [r7, #8]
 8008a82:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	68fa      	ldr	r2, [r7, #12]
 8008a88:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008a8a:	68ba      	ldr	r2, [r7, #8]
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	429a      	cmp	r2, r3
 8008a90:	d812      	bhi.n	8008ab8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a92:	687a      	ldr	r2, [r7, #4]
 8008a94:	683b      	ldr	r3, [r7, #0]
 8008a96:	1ad2      	subs	r2, r2, r3
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	699b      	ldr	r3, [r3, #24]
 8008a9c:	429a      	cmp	r2, r3
 8008a9e:	d302      	bcc.n	8008aa6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008aa0:	2301      	movs	r3, #1
 8008aa2:	617b      	str	r3, [r7, #20]
 8008aa4:	e01b      	b.n	8008ade <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008aa6:	4b10      	ldr	r3, [pc, #64]	@ (8008ae8 <prvInsertTimerInActiveList+0x7c>)
 8008aa8:	681a      	ldr	r2, [r3, #0]
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	3304      	adds	r3, #4
 8008aae:	4619      	mov	r1, r3
 8008ab0:	4610      	mov	r0, r2
 8008ab2:	f7fe f990 	bl	8006dd6 <vListInsert>
 8008ab6:	e012      	b.n	8008ade <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008ab8:	687a      	ldr	r2, [r7, #4]
 8008aba:	683b      	ldr	r3, [r7, #0]
 8008abc:	429a      	cmp	r2, r3
 8008abe:	d206      	bcs.n	8008ace <prvInsertTimerInActiveList+0x62>
 8008ac0:	68ba      	ldr	r2, [r7, #8]
 8008ac2:	683b      	ldr	r3, [r7, #0]
 8008ac4:	429a      	cmp	r2, r3
 8008ac6:	d302      	bcc.n	8008ace <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008ac8:	2301      	movs	r3, #1
 8008aca:	617b      	str	r3, [r7, #20]
 8008acc:	e007      	b.n	8008ade <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008ace:	4b07      	ldr	r3, [pc, #28]	@ (8008aec <prvInsertTimerInActiveList+0x80>)
 8008ad0:	681a      	ldr	r2, [r3, #0]
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	3304      	adds	r3, #4
 8008ad6:	4619      	mov	r1, r3
 8008ad8:	4610      	mov	r0, r2
 8008ada:	f7fe f97c 	bl	8006dd6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008ade:	697b      	ldr	r3, [r7, #20]
}
 8008ae0:	4618      	mov	r0, r3
 8008ae2:	3718      	adds	r7, #24
 8008ae4:	46bd      	mov	sp, r7
 8008ae6:	bd80      	pop	{r7, pc}
 8008ae8:	2000853c 	.word	0x2000853c
 8008aec:	20008538 	.word	0x20008538

08008af0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008af0:	b580      	push	{r7, lr}
 8008af2:	b08e      	sub	sp, #56	@ 0x38
 8008af4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008af6:	e0ce      	b.n	8008c96 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	da19      	bge.n	8008b32 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008afe:	1d3b      	adds	r3, r7, #4
 8008b00:	3304      	adds	r3, #4
 8008b02:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008b04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d10b      	bne.n	8008b22 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8008b0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b0e:	f383 8811 	msr	BASEPRI, r3
 8008b12:	f3bf 8f6f 	isb	sy
 8008b16:	f3bf 8f4f 	dsb	sy
 8008b1a:	61fb      	str	r3, [r7, #28]
}
 8008b1c:	bf00      	nop
 8008b1e:	bf00      	nop
 8008b20:	e7fd      	b.n	8008b1e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008b22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b28:	6850      	ldr	r0, [r2, #4]
 8008b2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b2c:	6892      	ldr	r2, [r2, #8]
 8008b2e:	4611      	mov	r1, r2
 8008b30:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	f2c0 80ae 	blt.w	8008c96 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008b3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b40:	695b      	ldr	r3, [r3, #20]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d004      	beq.n	8008b50 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008b46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b48:	3304      	adds	r3, #4
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	f7fe f97c 	bl	8006e48 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008b50:	463b      	mov	r3, r7
 8008b52:	4618      	mov	r0, r3
 8008b54:	f7ff ff6a 	bl	8008a2c <prvSampleTimeNow>
 8008b58:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	2b09      	cmp	r3, #9
 8008b5e:	f200 8097 	bhi.w	8008c90 <prvProcessReceivedCommands+0x1a0>
 8008b62:	a201      	add	r2, pc, #4	@ (adr r2, 8008b68 <prvProcessReceivedCommands+0x78>)
 8008b64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b68:	08008b91 	.word	0x08008b91
 8008b6c:	08008b91 	.word	0x08008b91
 8008b70:	08008b91 	.word	0x08008b91
 8008b74:	08008c07 	.word	0x08008c07
 8008b78:	08008c1b 	.word	0x08008c1b
 8008b7c:	08008c67 	.word	0x08008c67
 8008b80:	08008b91 	.word	0x08008b91
 8008b84:	08008b91 	.word	0x08008b91
 8008b88:	08008c07 	.word	0x08008c07
 8008b8c:	08008c1b 	.word	0x08008c1b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008b90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b92:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008b96:	f043 0301 	orr.w	r3, r3, #1
 8008b9a:	b2da      	uxtb	r2, r3
 8008b9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b9e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008ba2:	68ba      	ldr	r2, [r7, #8]
 8008ba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ba6:	699b      	ldr	r3, [r3, #24]
 8008ba8:	18d1      	adds	r1, r2, r3
 8008baa:	68bb      	ldr	r3, [r7, #8]
 8008bac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008bae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008bb0:	f7ff ff5c 	bl	8008a6c <prvInsertTimerInActiveList>
 8008bb4:	4603      	mov	r3, r0
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d06c      	beq.n	8008c94 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008bba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bbc:	6a1b      	ldr	r3, [r3, #32]
 8008bbe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008bc0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008bc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bc4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008bc8:	f003 0304 	and.w	r3, r3, #4
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d061      	beq.n	8008c94 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008bd0:	68ba      	ldr	r2, [r7, #8]
 8008bd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bd4:	699b      	ldr	r3, [r3, #24]
 8008bd6:	441a      	add	r2, r3
 8008bd8:	2300      	movs	r3, #0
 8008bda:	9300      	str	r3, [sp, #0]
 8008bdc:	2300      	movs	r3, #0
 8008bde:	2100      	movs	r1, #0
 8008be0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008be2:	f7ff fe01 	bl	80087e8 <xTimerGenericCommand>
 8008be6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008be8:	6a3b      	ldr	r3, [r7, #32]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d152      	bne.n	8008c94 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8008bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bf2:	f383 8811 	msr	BASEPRI, r3
 8008bf6:	f3bf 8f6f 	isb	sy
 8008bfa:	f3bf 8f4f 	dsb	sy
 8008bfe:	61bb      	str	r3, [r7, #24]
}
 8008c00:	bf00      	nop
 8008c02:	bf00      	nop
 8008c04:	e7fd      	b.n	8008c02 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008c06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c08:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008c0c:	f023 0301 	bic.w	r3, r3, #1
 8008c10:	b2da      	uxtb	r2, r3
 8008c12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c14:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008c18:	e03d      	b.n	8008c96 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c1c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008c20:	f043 0301 	orr.w	r3, r3, #1
 8008c24:	b2da      	uxtb	r2, r3
 8008c26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c28:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008c2c:	68ba      	ldr	r2, [r7, #8]
 8008c2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c30:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008c32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c34:	699b      	ldr	r3, [r3, #24]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d10b      	bne.n	8008c52 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8008c3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c3e:	f383 8811 	msr	BASEPRI, r3
 8008c42:	f3bf 8f6f 	isb	sy
 8008c46:	f3bf 8f4f 	dsb	sy
 8008c4a:	617b      	str	r3, [r7, #20]
}
 8008c4c:	bf00      	nop
 8008c4e:	bf00      	nop
 8008c50:	e7fd      	b.n	8008c4e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008c52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c54:	699a      	ldr	r2, [r3, #24]
 8008c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c58:	18d1      	adds	r1, r2, r3
 8008c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c5e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c60:	f7ff ff04 	bl	8008a6c <prvInsertTimerInActiveList>
					break;
 8008c64:	e017      	b.n	8008c96 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008c66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c68:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008c6c:	f003 0302 	and.w	r3, r3, #2
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d103      	bne.n	8008c7c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8008c74:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c76:	f000 fbe7 	bl	8009448 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008c7a:	e00c      	b.n	8008c96 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c7e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008c82:	f023 0301 	bic.w	r3, r3, #1
 8008c86:	b2da      	uxtb	r2, r3
 8008c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c8a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008c8e:	e002      	b.n	8008c96 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008c90:	bf00      	nop
 8008c92:	e000      	b.n	8008c96 <prvProcessReceivedCommands+0x1a6>
					break;
 8008c94:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008c96:	4b08      	ldr	r3, [pc, #32]	@ (8008cb8 <prvProcessReceivedCommands+0x1c8>)
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	1d39      	adds	r1, r7, #4
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	f7fe fba6 	bl	80073f0 <xQueueReceive>
 8008ca4:	4603      	mov	r3, r0
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	f47f af26 	bne.w	8008af8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008cac:	bf00      	nop
 8008cae:	bf00      	nop
 8008cb0:	3730      	adds	r7, #48	@ 0x30
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	bd80      	pop	{r7, pc}
 8008cb6:	bf00      	nop
 8008cb8:	20008540 	.word	0x20008540

08008cbc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008cbc:	b580      	push	{r7, lr}
 8008cbe:	b088      	sub	sp, #32
 8008cc0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008cc2:	e049      	b.n	8008d58 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008cc4:	4b2e      	ldr	r3, [pc, #184]	@ (8008d80 <prvSwitchTimerLists+0xc4>)
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	68db      	ldr	r3, [r3, #12]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008cce:	4b2c      	ldr	r3, [pc, #176]	@ (8008d80 <prvSwitchTimerLists+0xc4>)
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	68db      	ldr	r3, [r3, #12]
 8008cd4:	68db      	ldr	r3, [r3, #12]
 8008cd6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	3304      	adds	r3, #4
 8008cdc:	4618      	mov	r0, r3
 8008cde:	f7fe f8b3 	bl	8006e48 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	6a1b      	ldr	r3, [r3, #32]
 8008ce6:	68f8      	ldr	r0, [r7, #12]
 8008ce8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008cf0:	f003 0304 	and.w	r3, r3, #4
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d02f      	beq.n	8008d58 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	699b      	ldr	r3, [r3, #24]
 8008cfc:	693a      	ldr	r2, [r7, #16]
 8008cfe:	4413      	add	r3, r2
 8008d00:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008d02:	68ba      	ldr	r2, [r7, #8]
 8008d04:	693b      	ldr	r3, [r7, #16]
 8008d06:	429a      	cmp	r2, r3
 8008d08:	d90e      	bls.n	8008d28 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	68ba      	ldr	r2, [r7, #8]
 8008d0e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	68fa      	ldr	r2, [r7, #12]
 8008d14:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008d16:	4b1a      	ldr	r3, [pc, #104]	@ (8008d80 <prvSwitchTimerLists+0xc4>)
 8008d18:	681a      	ldr	r2, [r3, #0]
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	3304      	adds	r3, #4
 8008d1e:	4619      	mov	r1, r3
 8008d20:	4610      	mov	r0, r2
 8008d22:	f7fe f858 	bl	8006dd6 <vListInsert>
 8008d26:	e017      	b.n	8008d58 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008d28:	2300      	movs	r3, #0
 8008d2a:	9300      	str	r3, [sp, #0]
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	693a      	ldr	r2, [r7, #16]
 8008d30:	2100      	movs	r1, #0
 8008d32:	68f8      	ldr	r0, [r7, #12]
 8008d34:	f7ff fd58 	bl	80087e8 <xTimerGenericCommand>
 8008d38:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d10b      	bne.n	8008d58 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008d40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d44:	f383 8811 	msr	BASEPRI, r3
 8008d48:	f3bf 8f6f 	isb	sy
 8008d4c:	f3bf 8f4f 	dsb	sy
 8008d50:	603b      	str	r3, [r7, #0]
}
 8008d52:	bf00      	nop
 8008d54:	bf00      	nop
 8008d56:	e7fd      	b.n	8008d54 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008d58:	4b09      	ldr	r3, [pc, #36]	@ (8008d80 <prvSwitchTimerLists+0xc4>)
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d1b0      	bne.n	8008cc4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008d62:	4b07      	ldr	r3, [pc, #28]	@ (8008d80 <prvSwitchTimerLists+0xc4>)
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008d68:	4b06      	ldr	r3, [pc, #24]	@ (8008d84 <prvSwitchTimerLists+0xc8>)
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	4a04      	ldr	r2, [pc, #16]	@ (8008d80 <prvSwitchTimerLists+0xc4>)
 8008d6e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008d70:	4a04      	ldr	r2, [pc, #16]	@ (8008d84 <prvSwitchTimerLists+0xc8>)
 8008d72:	697b      	ldr	r3, [r7, #20]
 8008d74:	6013      	str	r3, [r2, #0]
}
 8008d76:	bf00      	nop
 8008d78:	3718      	adds	r7, #24
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	bd80      	pop	{r7, pc}
 8008d7e:	bf00      	nop
 8008d80:	20008538 	.word	0x20008538
 8008d84:	2000853c 	.word	0x2000853c

08008d88 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b082      	sub	sp, #8
 8008d8c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008d8e:	f000 f96b 	bl	8009068 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008d92:	4b15      	ldr	r3, [pc, #84]	@ (8008de8 <prvCheckForValidListAndQueue+0x60>)
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d120      	bne.n	8008ddc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008d9a:	4814      	ldr	r0, [pc, #80]	@ (8008dec <prvCheckForValidListAndQueue+0x64>)
 8008d9c:	f7fd ffca 	bl	8006d34 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008da0:	4813      	ldr	r0, [pc, #76]	@ (8008df0 <prvCheckForValidListAndQueue+0x68>)
 8008da2:	f7fd ffc7 	bl	8006d34 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008da6:	4b13      	ldr	r3, [pc, #76]	@ (8008df4 <prvCheckForValidListAndQueue+0x6c>)
 8008da8:	4a10      	ldr	r2, [pc, #64]	@ (8008dec <prvCheckForValidListAndQueue+0x64>)
 8008daa:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008dac:	4b12      	ldr	r3, [pc, #72]	@ (8008df8 <prvCheckForValidListAndQueue+0x70>)
 8008dae:	4a10      	ldr	r2, [pc, #64]	@ (8008df0 <prvCheckForValidListAndQueue+0x68>)
 8008db0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008db2:	2300      	movs	r3, #0
 8008db4:	9300      	str	r3, [sp, #0]
 8008db6:	4b11      	ldr	r3, [pc, #68]	@ (8008dfc <prvCheckForValidListAndQueue+0x74>)
 8008db8:	4a11      	ldr	r2, [pc, #68]	@ (8008e00 <prvCheckForValidListAndQueue+0x78>)
 8008dba:	2110      	movs	r1, #16
 8008dbc:	200a      	movs	r0, #10
 8008dbe:	f7fe f8d7 	bl	8006f70 <xQueueGenericCreateStatic>
 8008dc2:	4603      	mov	r3, r0
 8008dc4:	4a08      	ldr	r2, [pc, #32]	@ (8008de8 <prvCheckForValidListAndQueue+0x60>)
 8008dc6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008dc8:	4b07      	ldr	r3, [pc, #28]	@ (8008de8 <prvCheckForValidListAndQueue+0x60>)
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d005      	beq.n	8008ddc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008dd0:	4b05      	ldr	r3, [pc, #20]	@ (8008de8 <prvCheckForValidListAndQueue+0x60>)
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	490b      	ldr	r1, [pc, #44]	@ (8008e04 <prvCheckForValidListAndQueue+0x7c>)
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	f7fe fcfc 	bl	80077d4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008ddc:	f000 f976 	bl	80090cc <vPortExitCritical>
}
 8008de0:	bf00      	nop
 8008de2:	46bd      	mov	sp, r7
 8008de4:	bd80      	pop	{r7, pc}
 8008de6:	bf00      	nop
 8008de8:	20008540 	.word	0x20008540
 8008dec:	20008510 	.word	0x20008510
 8008df0:	20008524 	.word	0x20008524
 8008df4:	20008538 	.word	0x20008538
 8008df8:	2000853c 	.word	0x2000853c
 8008dfc:	200085ec 	.word	0x200085ec
 8008e00:	2000854c 	.word	0x2000854c
 8008e04:	0801c140 	.word	0x0801c140

08008e08 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008e08:	b480      	push	{r7}
 8008e0a:	b085      	sub	sp, #20
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	60f8      	str	r0, [r7, #12]
 8008e10:	60b9      	str	r1, [r7, #8]
 8008e12:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	3b04      	subs	r3, #4
 8008e18:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008e20:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	3b04      	subs	r3, #4
 8008e26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008e28:	68bb      	ldr	r3, [r7, #8]
 8008e2a:	f023 0201 	bic.w	r2, r3, #1
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	3b04      	subs	r3, #4
 8008e36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008e38:	4a0c      	ldr	r2, [pc, #48]	@ (8008e6c <pxPortInitialiseStack+0x64>)
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	3b14      	subs	r3, #20
 8008e42:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008e44:	687a      	ldr	r2, [r7, #4]
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	3b04      	subs	r3, #4
 8008e4e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	f06f 0202 	mvn.w	r2, #2
 8008e56:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	3b20      	subs	r3, #32
 8008e5c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008e5e:	68fb      	ldr	r3, [r7, #12]
}
 8008e60:	4618      	mov	r0, r3
 8008e62:	3714      	adds	r7, #20
 8008e64:	46bd      	mov	sp, r7
 8008e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6a:	4770      	bx	lr
 8008e6c:	08008e71 	.word	0x08008e71

08008e70 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008e70:	b480      	push	{r7}
 8008e72:	b085      	sub	sp, #20
 8008e74:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008e76:	2300      	movs	r3, #0
 8008e78:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008e7a:	4b13      	ldr	r3, [pc, #76]	@ (8008ec8 <prvTaskExitError+0x58>)
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008e82:	d00b      	beq.n	8008e9c <prvTaskExitError+0x2c>
	__asm volatile
 8008e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e88:	f383 8811 	msr	BASEPRI, r3
 8008e8c:	f3bf 8f6f 	isb	sy
 8008e90:	f3bf 8f4f 	dsb	sy
 8008e94:	60fb      	str	r3, [r7, #12]
}
 8008e96:	bf00      	nop
 8008e98:	bf00      	nop
 8008e9a:	e7fd      	b.n	8008e98 <prvTaskExitError+0x28>
	__asm volatile
 8008e9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ea0:	f383 8811 	msr	BASEPRI, r3
 8008ea4:	f3bf 8f6f 	isb	sy
 8008ea8:	f3bf 8f4f 	dsb	sy
 8008eac:	60bb      	str	r3, [r7, #8]
}
 8008eae:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008eb0:	bf00      	nop
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d0fc      	beq.n	8008eb2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008eb8:	bf00      	nop
 8008eba:	bf00      	nop
 8008ebc:	3714      	adds	r7, #20
 8008ebe:	46bd      	mov	sp, r7
 8008ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec4:	4770      	bx	lr
 8008ec6:	bf00      	nop
 8008ec8:	20000020 	.word	0x20000020
 8008ecc:	00000000 	.word	0x00000000

08008ed0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008ed0:	4b07      	ldr	r3, [pc, #28]	@ (8008ef0 <pxCurrentTCBConst2>)
 8008ed2:	6819      	ldr	r1, [r3, #0]
 8008ed4:	6808      	ldr	r0, [r1, #0]
 8008ed6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008eda:	f380 8809 	msr	PSP, r0
 8008ede:	f3bf 8f6f 	isb	sy
 8008ee2:	f04f 0000 	mov.w	r0, #0
 8008ee6:	f380 8811 	msr	BASEPRI, r0
 8008eea:	4770      	bx	lr
 8008eec:	f3af 8000 	nop.w

08008ef0 <pxCurrentTCBConst2>:
 8008ef0:	20008010 	.word	0x20008010
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008ef4:	bf00      	nop
 8008ef6:	bf00      	nop

08008ef8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008ef8:	4808      	ldr	r0, [pc, #32]	@ (8008f1c <prvPortStartFirstTask+0x24>)
 8008efa:	6800      	ldr	r0, [r0, #0]
 8008efc:	6800      	ldr	r0, [r0, #0]
 8008efe:	f380 8808 	msr	MSP, r0
 8008f02:	f04f 0000 	mov.w	r0, #0
 8008f06:	f380 8814 	msr	CONTROL, r0
 8008f0a:	b662      	cpsie	i
 8008f0c:	b661      	cpsie	f
 8008f0e:	f3bf 8f4f 	dsb	sy
 8008f12:	f3bf 8f6f 	isb	sy
 8008f16:	df00      	svc	0
 8008f18:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008f1a:	bf00      	nop
 8008f1c:	e000ed08 	.word	0xe000ed08

08008f20 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008f20:	b580      	push	{r7, lr}
 8008f22:	b086      	sub	sp, #24
 8008f24:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008f26:	4b47      	ldr	r3, [pc, #284]	@ (8009044 <xPortStartScheduler+0x124>)
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	4a47      	ldr	r2, [pc, #284]	@ (8009048 <xPortStartScheduler+0x128>)
 8008f2c:	4293      	cmp	r3, r2
 8008f2e:	d10b      	bne.n	8008f48 <xPortStartScheduler+0x28>
	__asm volatile
 8008f30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f34:	f383 8811 	msr	BASEPRI, r3
 8008f38:	f3bf 8f6f 	isb	sy
 8008f3c:	f3bf 8f4f 	dsb	sy
 8008f40:	60fb      	str	r3, [r7, #12]
}
 8008f42:	bf00      	nop
 8008f44:	bf00      	nop
 8008f46:	e7fd      	b.n	8008f44 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008f48:	4b3e      	ldr	r3, [pc, #248]	@ (8009044 <xPortStartScheduler+0x124>)
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	4a3f      	ldr	r2, [pc, #252]	@ (800904c <xPortStartScheduler+0x12c>)
 8008f4e:	4293      	cmp	r3, r2
 8008f50:	d10b      	bne.n	8008f6a <xPortStartScheduler+0x4a>
	__asm volatile
 8008f52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f56:	f383 8811 	msr	BASEPRI, r3
 8008f5a:	f3bf 8f6f 	isb	sy
 8008f5e:	f3bf 8f4f 	dsb	sy
 8008f62:	613b      	str	r3, [r7, #16]
}
 8008f64:	bf00      	nop
 8008f66:	bf00      	nop
 8008f68:	e7fd      	b.n	8008f66 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008f6a:	4b39      	ldr	r3, [pc, #228]	@ (8009050 <xPortStartScheduler+0x130>)
 8008f6c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008f6e:	697b      	ldr	r3, [r7, #20]
 8008f70:	781b      	ldrb	r3, [r3, #0]
 8008f72:	b2db      	uxtb	r3, r3
 8008f74:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008f76:	697b      	ldr	r3, [r7, #20]
 8008f78:	22ff      	movs	r2, #255	@ 0xff
 8008f7a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008f7c:	697b      	ldr	r3, [r7, #20]
 8008f7e:	781b      	ldrb	r3, [r3, #0]
 8008f80:	b2db      	uxtb	r3, r3
 8008f82:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008f84:	78fb      	ldrb	r3, [r7, #3]
 8008f86:	b2db      	uxtb	r3, r3
 8008f88:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008f8c:	b2da      	uxtb	r2, r3
 8008f8e:	4b31      	ldr	r3, [pc, #196]	@ (8009054 <xPortStartScheduler+0x134>)
 8008f90:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008f92:	4b31      	ldr	r3, [pc, #196]	@ (8009058 <xPortStartScheduler+0x138>)
 8008f94:	2207      	movs	r2, #7
 8008f96:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008f98:	e009      	b.n	8008fae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8008f9a:	4b2f      	ldr	r3, [pc, #188]	@ (8009058 <xPortStartScheduler+0x138>)
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	3b01      	subs	r3, #1
 8008fa0:	4a2d      	ldr	r2, [pc, #180]	@ (8009058 <xPortStartScheduler+0x138>)
 8008fa2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008fa4:	78fb      	ldrb	r3, [r7, #3]
 8008fa6:	b2db      	uxtb	r3, r3
 8008fa8:	005b      	lsls	r3, r3, #1
 8008faa:	b2db      	uxtb	r3, r3
 8008fac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008fae:	78fb      	ldrb	r3, [r7, #3]
 8008fb0:	b2db      	uxtb	r3, r3
 8008fb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008fb6:	2b80      	cmp	r3, #128	@ 0x80
 8008fb8:	d0ef      	beq.n	8008f9a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008fba:	4b27      	ldr	r3, [pc, #156]	@ (8009058 <xPortStartScheduler+0x138>)
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	f1c3 0307 	rsb	r3, r3, #7
 8008fc2:	2b04      	cmp	r3, #4
 8008fc4:	d00b      	beq.n	8008fde <xPortStartScheduler+0xbe>
	__asm volatile
 8008fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fca:	f383 8811 	msr	BASEPRI, r3
 8008fce:	f3bf 8f6f 	isb	sy
 8008fd2:	f3bf 8f4f 	dsb	sy
 8008fd6:	60bb      	str	r3, [r7, #8]
}
 8008fd8:	bf00      	nop
 8008fda:	bf00      	nop
 8008fdc:	e7fd      	b.n	8008fda <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008fde:	4b1e      	ldr	r3, [pc, #120]	@ (8009058 <xPortStartScheduler+0x138>)
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	021b      	lsls	r3, r3, #8
 8008fe4:	4a1c      	ldr	r2, [pc, #112]	@ (8009058 <xPortStartScheduler+0x138>)
 8008fe6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008fe8:	4b1b      	ldr	r3, [pc, #108]	@ (8009058 <xPortStartScheduler+0x138>)
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008ff0:	4a19      	ldr	r2, [pc, #100]	@ (8009058 <xPortStartScheduler+0x138>)
 8008ff2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	b2da      	uxtb	r2, r3
 8008ff8:	697b      	ldr	r3, [r7, #20]
 8008ffa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008ffc:	4b17      	ldr	r3, [pc, #92]	@ (800905c <xPortStartScheduler+0x13c>)
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	4a16      	ldr	r2, [pc, #88]	@ (800905c <xPortStartScheduler+0x13c>)
 8009002:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009006:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009008:	4b14      	ldr	r3, [pc, #80]	@ (800905c <xPortStartScheduler+0x13c>)
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	4a13      	ldr	r2, [pc, #76]	@ (800905c <xPortStartScheduler+0x13c>)
 800900e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009012:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009014:	f000 f8da 	bl	80091cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009018:	4b11      	ldr	r3, [pc, #68]	@ (8009060 <xPortStartScheduler+0x140>)
 800901a:	2200      	movs	r2, #0
 800901c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800901e:	f000 f8f9 	bl	8009214 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009022:	4b10      	ldr	r3, [pc, #64]	@ (8009064 <xPortStartScheduler+0x144>)
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	4a0f      	ldr	r2, [pc, #60]	@ (8009064 <xPortStartScheduler+0x144>)
 8009028:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800902c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800902e:	f7ff ff63 	bl	8008ef8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009032:	f7ff f807 	bl	8008044 <vTaskSwitchContext>
	prvTaskExitError();
 8009036:	f7ff ff1b 	bl	8008e70 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800903a:	2300      	movs	r3, #0
}
 800903c:	4618      	mov	r0, r3
 800903e:	3718      	adds	r7, #24
 8009040:	46bd      	mov	sp, r7
 8009042:	bd80      	pop	{r7, pc}
 8009044:	e000ed00 	.word	0xe000ed00
 8009048:	410fc271 	.word	0x410fc271
 800904c:	410fc270 	.word	0x410fc270
 8009050:	e000e400 	.word	0xe000e400
 8009054:	2000863c 	.word	0x2000863c
 8009058:	20008640 	.word	0x20008640
 800905c:	e000ed20 	.word	0xe000ed20
 8009060:	20000020 	.word	0x20000020
 8009064:	e000ef34 	.word	0xe000ef34

08009068 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009068:	b480      	push	{r7}
 800906a:	b083      	sub	sp, #12
 800906c:	af00      	add	r7, sp, #0
	__asm volatile
 800906e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009072:	f383 8811 	msr	BASEPRI, r3
 8009076:	f3bf 8f6f 	isb	sy
 800907a:	f3bf 8f4f 	dsb	sy
 800907e:	607b      	str	r3, [r7, #4]
}
 8009080:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009082:	4b10      	ldr	r3, [pc, #64]	@ (80090c4 <vPortEnterCritical+0x5c>)
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	3301      	adds	r3, #1
 8009088:	4a0e      	ldr	r2, [pc, #56]	@ (80090c4 <vPortEnterCritical+0x5c>)
 800908a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800908c:	4b0d      	ldr	r3, [pc, #52]	@ (80090c4 <vPortEnterCritical+0x5c>)
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	2b01      	cmp	r3, #1
 8009092:	d110      	bne.n	80090b6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009094:	4b0c      	ldr	r3, [pc, #48]	@ (80090c8 <vPortEnterCritical+0x60>)
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	b2db      	uxtb	r3, r3
 800909a:	2b00      	cmp	r3, #0
 800909c:	d00b      	beq.n	80090b6 <vPortEnterCritical+0x4e>
	__asm volatile
 800909e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090a2:	f383 8811 	msr	BASEPRI, r3
 80090a6:	f3bf 8f6f 	isb	sy
 80090aa:	f3bf 8f4f 	dsb	sy
 80090ae:	603b      	str	r3, [r7, #0]
}
 80090b0:	bf00      	nop
 80090b2:	bf00      	nop
 80090b4:	e7fd      	b.n	80090b2 <vPortEnterCritical+0x4a>
	}
}
 80090b6:	bf00      	nop
 80090b8:	370c      	adds	r7, #12
 80090ba:	46bd      	mov	sp, r7
 80090bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c0:	4770      	bx	lr
 80090c2:	bf00      	nop
 80090c4:	20000020 	.word	0x20000020
 80090c8:	e000ed04 	.word	0xe000ed04

080090cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80090cc:	b480      	push	{r7}
 80090ce:	b083      	sub	sp, #12
 80090d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80090d2:	4b12      	ldr	r3, [pc, #72]	@ (800911c <vPortExitCritical+0x50>)
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d10b      	bne.n	80090f2 <vPortExitCritical+0x26>
	__asm volatile
 80090da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090de:	f383 8811 	msr	BASEPRI, r3
 80090e2:	f3bf 8f6f 	isb	sy
 80090e6:	f3bf 8f4f 	dsb	sy
 80090ea:	607b      	str	r3, [r7, #4]
}
 80090ec:	bf00      	nop
 80090ee:	bf00      	nop
 80090f0:	e7fd      	b.n	80090ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80090f2:	4b0a      	ldr	r3, [pc, #40]	@ (800911c <vPortExitCritical+0x50>)
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	3b01      	subs	r3, #1
 80090f8:	4a08      	ldr	r2, [pc, #32]	@ (800911c <vPortExitCritical+0x50>)
 80090fa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80090fc:	4b07      	ldr	r3, [pc, #28]	@ (800911c <vPortExitCritical+0x50>)
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d105      	bne.n	8009110 <vPortExitCritical+0x44>
 8009104:	2300      	movs	r3, #0
 8009106:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009108:	683b      	ldr	r3, [r7, #0]
 800910a:	f383 8811 	msr	BASEPRI, r3
}
 800910e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009110:	bf00      	nop
 8009112:	370c      	adds	r7, #12
 8009114:	46bd      	mov	sp, r7
 8009116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800911a:	4770      	bx	lr
 800911c:	20000020 	.word	0x20000020

08009120 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009120:	f3ef 8009 	mrs	r0, PSP
 8009124:	f3bf 8f6f 	isb	sy
 8009128:	4b15      	ldr	r3, [pc, #84]	@ (8009180 <pxCurrentTCBConst>)
 800912a:	681a      	ldr	r2, [r3, #0]
 800912c:	f01e 0f10 	tst.w	lr, #16
 8009130:	bf08      	it	eq
 8009132:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009136:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800913a:	6010      	str	r0, [r2, #0]
 800913c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009140:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009144:	f380 8811 	msr	BASEPRI, r0
 8009148:	f3bf 8f4f 	dsb	sy
 800914c:	f3bf 8f6f 	isb	sy
 8009150:	f7fe ff78 	bl	8008044 <vTaskSwitchContext>
 8009154:	f04f 0000 	mov.w	r0, #0
 8009158:	f380 8811 	msr	BASEPRI, r0
 800915c:	bc09      	pop	{r0, r3}
 800915e:	6819      	ldr	r1, [r3, #0]
 8009160:	6808      	ldr	r0, [r1, #0]
 8009162:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009166:	f01e 0f10 	tst.w	lr, #16
 800916a:	bf08      	it	eq
 800916c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009170:	f380 8809 	msr	PSP, r0
 8009174:	f3bf 8f6f 	isb	sy
 8009178:	4770      	bx	lr
 800917a:	bf00      	nop
 800917c:	f3af 8000 	nop.w

08009180 <pxCurrentTCBConst>:
 8009180:	20008010 	.word	0x20008010
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009184:	bf00      	nop
 8009186:	bf00      	nop

08009188 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009188:	b580      	push	{r7, lr}
 800918a:	b082      	sub	sp, #8
 800918c:	af00      	add	r7, sp, #0
	__asm volatile
 800918e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009192:	f383 8811 	msr	BASEPRI, r3
 8009196:	f3bf 8f6f 	isb	sy
 800919a:	f3bf 8f4f 	dsb	sy
 800919e:	607b      	str	r3, [r7, #4]
}
 80091a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80091a2:	f7fe fe95 	bl	8007ed0 <xTaskIncrementTick>
 80091a6:	4603      	mov	r3, r0
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d003      	beq.n	80091b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80091ac:	4b06      	ldr	r3, [pc, #24]	@ (80091c8 <xPortSysTickHandler+0x40>)
 80091ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80091b2:	601a      	str	r2, [r3, #0]
 80091b4:	2300      	movs	r3, #0
 80091b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	f383 8811 	msr	BASEPRI, r3
}
 80091be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80091c0:	bf00      	nop
 80091c2:	3708      	adds	r7, #8
 80091c4:	46bd      	mov	sp, r7
 80091c6:	bd80      	pop	{r7, pc}
 80091c8:	e000ed04 	.word	0xe000ed04

080091cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80091cc:	b480      	push	{r7}
 80091ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80091d0:	4b0b      	ldr	r3, [pc, #44]	@ (8009200 <vPortSetupTimerInterrupt+0x34>)
 80091d2:	2200      	movs	r2, #0
 80091d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80091d6:	4b0b      	ldr	r3, [pc, #44]	@ (8009204 <vPortSetupTimerInterrupt+0x38>)
 80091d8:	2200      	movs	r2, #0
 80091da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80091dc:	4b0a      	ldr	r3, [pc, #40]	@ (8009208 <vPortSetupTimerInterrupt+0x3c>)
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	4a0a      	ldr	r2, [pc, #40]	@ (800920c <vPortSetupTimerInterrupt+0x40>)
 80091e2:	fba2 2303 	umull	r2, r3, r2, r3
 80091e6:	099b      	lsrs	r3, r3, #6
 80091e8:	4a09      	ldr	r2, [pc, #36]	@ (8009210 <vPortSetupTimerInterrupt+0x44>)
 80091ea:	3b01      	subs	r3, #1
 80091ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80091ee:	4b04      	ldr	r3, [pc, #16]	@ (8009200 <vPortSetupTimerInterrupt+0x34>)
 80091f0:	2207      	movs	r2, #7
 80091f2:	601a      	str	r2, [r3, #0]
}
 80091f4:	bf00      	nop
 80091f6:	46bd      	mov	sp, r7
 80091f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fc:	4770      	bx	lr
 80091fe:	bf00      	nop
 8009200:	e000e010 	.word	0xe000e010
 8009204:	e000e018 	.word	0xe000e018
 8009208:	20000014 	.word	0x20000014
 800920c:	10624dd3 	.word	0x10624dd3
 8009210:	e000e014 	.word	0xe000e014

08009214 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009214:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009224 <vPortEnableVFP+0x10>
 8009218:	6801      	ldr	r1, [r0, #0]
 800921a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800921e:	6001      	str	r1, [r0, #0]
 8009220:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009222:	bf00      	nop
 8009224:	e000ed88 	.word	0xe000ed88

08009228 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009228:	b480      	push	{r7}
 800922a:	b085      	sub	sp, #20
 800922c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800922e:	f3ef 8305 	mrs	r3, IPSR
 8009232:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	2b0f      	cmp	r3, #15
 8009238:	d915      	bls.n	8009266 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800923a:	4a18      	ldr	r2, [pc, #96]	@ (800929c <vPortValidateInterruptPriority+0x74>)
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	4413      	add	r3, r2
 8009240:	781b      	ldrb	r3, [r3, #0]
 8009242:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009244:	4b16      	ldr	r3, [pc, #88]	@ (80092a0 <vPortValidateInterruptPriority+0x78>)
 8009246:	781b      	ldrb	r3, [r3, #0]
 8009248:	7afa      	ldrb	r2, [r7, #11]
 800924a:	429a      	cmp	r2, r3
 800924c:	d20b      	bcs.n	8009266 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800924e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009252:	f383 8811 	msr	BASEPRI, r3
 8009256:	f3bf 8f6f 	isb	sy
 800925a:	f3bf 8f4f 	dsb	sy
 800925e:	607b      	str	r3, [r7, #4]
}
 8009260:	bf00      	nop
 8009262:	bf00      	nop
 8009264:	e7fd      	b.n	8009262 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009266:	4b0f      	ldr	r3, [pc, #60]	@ (80092a4 <vPortValidateInterruptPriority+0x7c>)
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800926e:	4b0e      	ldr	r3, [pc, #56]	@ (80092a8 <vPortValidateInterruptPriority+0x80>)
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	429a      	cmp	r2, r3
 8009274:	d90b      	bls.n	800928e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800927a:	f383 8811 	msr	BASEPRI, r3
 800927e:	f3bf 8f6f 	isb	sy
 8009282:	f3bf 8f4f 	dsb	sy
 8009286:	603b      	str	r3, [r7, #0]
}
 8009288:	bf00      	nop
 800928a:	bf00      	nop
 800928c:	e7fd      	b.n	800928a <vPortValidateInterruptPriority+0x62>
	}
 800928e:	bf00      	nop
 8009290:	3714      	adds	r7, #20
 8009292:	46bd      	mov	sp, r7
 8009294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009298:	4770      	bx	lr
 800929a:	bf00      	nop
 800929c:	e000e3f0 	.word	0xe000e3f0
 80092a0:	2000863c 	.word	0x2000863c
 80092a4:	e000ed0c 	.word	0xe000ed0c
 80092a8:	20008640 	.word	0x20008640

080092ac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80092ac:	b580      	push	{r7, lr}
 80092ae:	b08a      	sub	sp, #40	@ 0x28
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80092b4:	2300      	movs	r3, #0
 80092b6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80092b8:	f7fe fd4e 	bl	8007d58 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80092bc:	4b5c      	ldr	r3, [pc, #368]	@ (8009430 <pvPortMalloc+0x184>)
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d101      	bne.n	80092c8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80092c4:	f000 f924 	bl	8009510 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80092c8:	4b5a      	ldr	r3, [pc, #360]	@ (8009434 <pvPortMalloc+0x188>)
 80092ca:	681a      	ldr	r2, [r3, #0]
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	4013      	ands	r3, r2
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	f040 8095 	bne.w	8009400 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d01e      	beq.n	800931a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80092dc:	2208      	movs	r2, #8
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	4413      	add	r3, r2
 80092e2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	f003 0307 	and.w	r3, r3, #7
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d015      	beq.n	800931a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	f023 0307 	bic.w	r3, r3, #7
 80092f4:	3308      	adds	r3, #8
 80092f6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	f003 0307 	and.w	r3, r3, #7
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d00b      	beq.n	800931a <pvPortMalloc+0x6e>
	__asm volatile
 8009302:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009306:	f383 8811 	msr	BASEPRI, r3
 800930a:	f3bf 8f6f 	isb	sy
 800930e:	f3bf 8f4f 	dsb	sy
 8009312:	617b      	str	r3, [r7, #20]
}
 8009314:	bf00      	nop
 8009316:	bf00      	nop
 8009318:	e7fd      	b.n	8009316 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	2b00      	cmp	r3, #0
 800931e:	d06f      	beq.n	8009400 <pvPortMalloc+0x154>
 8009320:	4b45      	ldr	r3, [pc, #276]	@ (8009438 <pvPortMalloc+0x18c>)
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	687a      	ldr	r2, [r7, #4]
 8009326:	429a      	cmp	r2, r3
 8009328:	d86a      	bhi.n	8009400 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800932a:	4b44      	ldr	r3, [pc, #272]	@ (800943c <pvPortMalloc+0x190>)
 800932c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800932e:	4b43      	ldr	r3, [pc, #268]	@ (800943c <pvPortMalloc+0x190>)
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009334:	e004      	b.n	8009340 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009338:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800933a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009342:	685b      	ldr	r3, [r3, #4]
 8009344:	687a      	ldr	r2, [r7, #4]
 8009346:	429a      	cmp	r2, r3
 8009348:	d903      	bls.n	8009352 <pvPortMalloc+0xa6>
 800934a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d1f1      	bne.n	8009336 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009352:	4b37      	ldr	r3, [pc, #220]	@ (8009430 <pvPortMalloc+0x184>)
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009358:	429a      	cmp	r2, r3
 800935a:	d051      	beq.n	8009400 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800935c:	6a3b      	ldr	r3, [r7, #32]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	2208      	movs	r2, #8
 8009362:	4413      	add	r3, r2
 8009364:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009368:	681a      	ldr	r2, [r3, #0]
 800936a:	6a3b      	ldr	r3, [r7, #32]
 800936c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800936e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009370:	685a      	ldr	r2, [r3, #4]
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	1ad2      	subs	r2, r2, r3
 8009376:	2308      	movs	r3, #8
 8009378:	005b      	lsls	r3, r3, #1
 800937a:	429a      	cmp	r2, r3
 800937c:	d920      	bls.n	80093c0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800937e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	4413      	add	r3, r2
 8009384:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009386:	69bb      	ldr	r3, [r7, #24]
 8009388:	f003 0307 	and.w	r3, r3, #7
 800938c:	2b00      	cmp	r3, #0
 800938e:	d00b      	beq.n	80093a8 <pvPortMalloc+0xfc>
	__asm volatile
 8009390:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009394:	f383 8811 	msr	BASEPRI, r3
 8009398:	f3bf 8f6f 	isb	sy
 800939c:	f3bf 8f4f 	dsb	sy
 80093a0:	613b      	str	r3, [r7, #16]
}
 80093a2:	bf00      	nop
 80093a4:	bf00      	nop
 80093a6:	e7fd      	b.n	80093a4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80093a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093aa:	685a      	ldr	r2, [r3, #4]
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	1ad2      	subs	r2, r2, r3
 80093b0:	69bb      	ldr	r3, [r7, #24]
 80093b2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80093b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093b6:	687a      	ldr	r2, [r7, #4]
 80093b8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80093ba:	69b8      	ldr	r0, [r7, #24]
 80093bc:	f000 f90a 	bl	80095d4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80093c0:	4b1d      	ldr	r3, [pc, #116]	@ (8009438 <pvPortMalloc+0x18c>)
 80093c2:	681a      	ldr	r2, [r3, #0]
 80093c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093c6:	685b      	ldr	r3, [r3, #4]
 80093c8:	1ad3      	subs	r3, r2, r3
 80093ca:	4a1b      	ldr	r2, [pc, #108]	@ (8009438 <pvPortMalloc+0x18c>)
 80093cc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80093ce:	4b1a      	ldr	r3, [pc, #104]	@ (8009438 <pvPortMalloc+0x18c>)
 80093d0:	681a      	ldr	r2, [r3, #0]
 80093d2:	4b1b      	ldr	r3, [pc, #108]	@ (8009440 <pvPortMalloc+0x194>)
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	429a      	cmp	r2, r3
 80093d8:	d203      	bcs.n	80093e2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80093da:	4b17      	ldr	r3, [pc, #92]	@ (8009438 <pvPortMalloc+0x18c>)
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	4a18      	ldr	r2, [pc, #96]	@ (8009440 <pvPortMalloc+0x194>)
 80093e0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80093e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093e4:	685a      	ldr	r2, [r3, #4]
 80093e6:	4b13      	ldr	r3, [pc, #76]	@ (8009434 <pvPortMalloc+0x188>)
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	431a      	orrs	r2, r3
 80093ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093ee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80093f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093f2:	2200      	movs	r2, #0
 80093f4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80093f6:	4b13      	ldr	r3, [pc, #76]	@ (8009444 <pvPortMalloc+0x198>)
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	3301      	adds	r3, #1
 80093fc:	4a11      	ldr	r2, [pc, #68]	@ (8009444 <pvPortMalloc+0x198>)
 80093fe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009400:	f7fe fcb8 	bl	8007d74 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009404:	69fb      	ldr	r3, [r7, #28]
 8009406:	f003 0307 	and.w	r3, r3, #7
 800940a:	2b00      	cmp	r3, #0
 800940c:	d00b      	beq.n	8009426 <pvPortMalloc+0x17a>
	__asm volatile
 800940e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009412:	f383 8811 	msr	BASEPRI, r3
 8009416:	f3bf 8f6f 	isb	sy
 800941a:	f3bf 8f4f 	dsb	sy
 800941e:	60fb      	str	r3, [r7, #12]
}
 8009420:	bf00      	nop
 8009422:	bf00      	nop
 8009424:	e7fd      	b.n	8009422 <pvPortMalloc+0x176>
	return pvReturn;
 8009426:	69fb      	ldr	r3, [r7, #28]
}
 8009428:	4618      	mov	r0, r3
 800942a:	3728      	adds	r7, #40	@ 0x28
 800942c:	46bd      	mov	sp, r7
 800942e:	bd80      	pop	{r7, pc}
 8009430:	2000c24c 	.word	0x2000c24c
 8009434:	2000c260 	.word	0x2000c260
 8009438:	2000c250 	.word	0x2000c250
 800943c:	2000c244 	.word	0x2000c244
 8009440:	2000c254 	.word	0x2000c254
 8009444:	2000c258 	.word	0x2000c258

08009448 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009448:	b580      	push	{r7, lr}
 800944a:	b086      	sub	sp, #24
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	2b00      	cmp	r3, #0
 8009458:	d04f      	beq.n	80094fa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800945a:	2308      	movs	r3, #8
 800945c:	425b      	negs	r3, r3
 800945e:	697a      	ldr	r2, [r7, #20]
 8009460:	4413      	add	r3, r2
 8009462:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009464:	697b      	ldr	r3, [r7, #20]
 8009466:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009468:	693b      	ldr	r3, [r7, #16]
 800946a:	685a      	ldr	r2, [r3, #4]
 800946c:	4b25      	ldr	r3, [pc, #148]	@ (8009504 <vPortFree+0xbc>)
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	4013      	ands	r3, r2
 8009472:	2b00      	cmp	r3, #0
 8009474:	d10b      	bne.n	800948e <vPortFree+0x46>
	__asm volatile
 8009476:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800947a:	f383 8811 	msr	BASEPRI, r3
 800947e:	f3bf 8f6f 	isb	sy
 8009482:	f3bf 8f4f 	dsb	sy
 8009486:	60fb      	str	r3, [r7, #12]
}
 8009488:	bf00      	nop
 800948a:	bf00      	nop
 800948c:	e7fd      	b.n	800948a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800948e:	693b      	ldr	r3, [r7, #16]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d00b      	beq.n	80094ae <vPortFree+0x66>
	__asm volatile
 8009496:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800949a:	f383 8811 	msr	BASEPRI, r3
 800949e:	f3bf 8f6f 	isb	sy
 80094a2:	f3bf 8f4f 	dsb	sy
 80094a6:	60bb      	str	r3, [r7, #8]
}
 80094a8:	bf00      	nop
 80094aa:	bf00      	nop
 80094ac:	e7fd      	b.n	80094aa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80094ae:	693b      	ldr	r3, [r7, #16]
 80094b0:	685a      	ldr	r2, [r3, #4]
 80094b2:	4b14      	ldr	r3, [pc, #80]	@ (8009504 <vPortFree+0xbc>)
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	4013      	ands	r3, r2
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d01e      	beq.n	80094fa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80094bc:	693b      	ldr	r3, [r7, #16]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d11a      	bne.n	80094fa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80094c4:	693b      	ldr	r3, [r7, #16]
 80094c6:	685a      	ldr	r2, [r3, #4]
 80094c8:	4b0e      	ldr	r3, [pc, #56]	@ (8009504 <vPortFree+0xbc>)
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	43db      	mvns	r3, r3
 80094ce:	401a      	ands	r2, r3
 80094d0:	693b      	ldr	r3, [r7, #16]
 80094d2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80094d4:	f7fe fc40 	bl	8007d58 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80094d8:	693b      	ldr	r3, [r7, #16]
 80094da:	685a      	ldr	r2, [r3, #4]
 80094dc:	4b0a      	ldr	r3, [pc, #40]	@ (8009508 <vPortFree+0xc0>)
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	4413      	add	r3, r2
 80094e2:	4a09      	ldr	r2, [pc, #36]	@ (8009508 <vPortFree+0xc0>)
 80094e4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80094e6:	6938      	ldr	r0, [r7, #16]
 80094e8:	f000 f874 	bl	80095d4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80094ec:	4b07      	ldr	r3, [pc, #28]	@ (800950c <vPortFree+0xc4>)
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	3301      	adds	r3, #1
 80094f2:	4a06      	ldr	r2, [pc, #24]	@ (800950c <vPortFree+0xc4>)
 80094f4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80094f6:	f7fe fc3d 	bl	8007d74 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80094fa:	bf00      	nop
 80094fc:	3718      	adds	r7, #24
 80094fe:	46bd      	mov	sp, r7
 8009500:	bd80      	pop	{r7, pc}
 8009502:	bf00      	nop
 8009504:	2000c260 	.word	0x2000c260
 8009508:	2000c250 	.word	0x2000c250
 800950c:	2000c25c 	.word	0x2000c25c

08009510 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009510:	b480      	push	{r7}
 8009512:	b085      	sub	sp, #20
 8009514:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009516:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800951a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800951c:	4b27      	ldr	r3, [pc, #156]	@ (80095bc <prvHeapInit+0xac>)
 800951e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	f003 0307 	and.w	r3, r3, #7
 8009526:	2b00      	cmp	r3, #0
 8009528:	d00c      	beq.n	8009544 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	3307      	adds	r3, #7
 800952e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	f023 0307 	bic.w	r3, r3, #7
 8009536:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009538:	68ba      	ldr	r2, [r7, #8]
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	1ad3      	subs	r3, r2, r3
 800953e:	4a1f      	ldr	r2, [pc, #124]	@ (80095bc <prvHeapInit+0xac>)
 8009540:	4413      	add	r3, r2
 8009542:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009548:	4a1d      	ldr	r2, [pc, #116]	@ (80095c0 <prvHeapInit+0xb0>)
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800954e:	4b1c      	ldr	r3, [pc, #112]	@ (80095c0 <prvHeapInit+0xb0>)
 8009550:	2200      	movs	r2, #0
 8009552:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	68ba      	ldr	r2, [r7, #8]
 8009558:	4413      	add	r3, r2
 800955a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800955c:	2208      	movs	r2, #8
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	1a9b      	subs	r3, r3, r2
 8009562:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	f023 0307 	bic.w	r3, r3, #7
 800956a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	4a15      	ldr	r2, [pc, #84]	@ (80095c4 <prvHeapInit+0xb4>)
 8009570:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009572:	4b14      	ldr	r3, [pc, #80]	@ (80095c4 <prvHeapInit+0xb4>)
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	2200      	movs	r2, #0
 8009578:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800957a:	4b12      	ldr	r3, [pc, #72]	@ (80095c4 <prvHeapInit+0xb4>)
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	2200      	movs	r2, #0
 8009580:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009586:	683b      	ldr	r3, [r7, #0]
 8009588:	68fa      	ldr	r2, [r7, #12]
 800958a:	1ad2      	subs	r2, r2, r3
 800958c:	683b      	ldr	r3, [r7, #0]
 800958e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009590:	4b0c      	ldr	r3, [pc, #48]	@ (80095c4 <prvHeapInit+0xb4>)
 8009592:	681a      	ldr	r2, [r3, #0]
 8009594:	683b      	ldr	r3, [r7, #0]
 8009596:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009598:	683b      	ldr	r3, [r7, #0]
 800959a:	685b      	ldr	r3, [r3, #4]
 800959c:	4a0a      	ldr	r2, [pc, #40]	@ (80095c8 <prvHeapInit+0xb8>)
 800959e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80095a0:	683b      	ldr	r3, [r7, #0]
 80095a2:	685b      	ldr	r3, [r3, #4]
 80095a4:	4a09      	ldr	r2, [pc, #36]	@ (80095cc <prvHeapInit+0xbc>)
 80095a6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80095a8:	4b09      	ldr	r3, [pc, #36]	@ (80095d0 <prvHeapInit+0xc0>)
 80095aa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80095ae:	601a      	str	r2, [r3, #0]
}
 80095b0:	bf00      	nop
 80095b2:	3714      	adds	r7, #20
 80095b4:	46bd      	mov	sp, r7
 80095b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ba:	4770      	bx	lr
 80095bc:	20008644 	.word	0x20008644
 80095c0:	2000c244 	.word	0x2000c244
 80095c4:	2000c24c 	.word	0x2000c24c
 80095c8:	2000c254 	.word	0x2000c254
 80095cc:	2000c250 	.word	0x2000c250
 80095d0:	2000c260 	.word	0x2000c260

080095d4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80095d4:	b480      	push	{r7}
 80095d6:	b085      	sub	sp, #20
 80095d8:	af00      	add	r7, sp, #0
 80095da:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80095dc:	4b28      	ldr	r3, [pc, #160]	@ (8009680 <prvInsertBlockIntoFreeList+0xac>)
 80095de:	60fb      	str	r3, [r7, #12]
 80095e0:	e002      	b.n	80095e8 <prvInsertBlockIntoFreeList+0x14>
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	60fb      	str	r3, [r7, #12]
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	687a      	ldr	r2, [r7, #4]
 80095ee:	429a      	cmp	r2, r3
 80095f0:	d8f7      	bhi.n	80095e2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	685b      	ldr	r3, [r3, #4]
 80095fa:	68ba      	ldr	r2, [r7, #8]
 80095fc:	4413      	add	r3, r2
 80095fe:	687a      	ldr	r2, [r7, #4]
 8009600:	429a      	cmp	r2, r3
 8009602:	d108      	bne.n	8009616 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	685a      	ldr	r2, [r3, #4]
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	685b      	ldr	r3, [r3, #4]
 800960c:	441a      	add	r2, r3
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	685b      	ldr	r3, [r3, #4]
 800961e:	68ba      	ldr	r2, [r7, #8]
 8009620:	441a      	add	r2, r3
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	429a      	cmp	r2, r3
 8009628:	d118      	bne.n	800965c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	681a      	ldr	r2, [r3, #0]
 800962e:	4b15      	ldr	r3, [pc, #84]	@ (8009684 <prvInsertBlockIntoFreeList+0xb0>)
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	429a      	cmp	r2, r3
 8009634:	d00d      	beq.n	8009652 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	685a      	ldr	r2, [r3, #4]
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	685b      	ldr	r3, [r3, #4]
 8009640:	441a      	add	r2, r3
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	681a      	ldr	r2, [r3, #0]
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	601a      	str	r2, [r3, #0]
 8009650:	e008      	b.n	8009664 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009652:	4b0c      	ldr	r3, [pc, #48]	@ (8009684 <prvInsertBlockIntoFreeList+0xb0>)
 8009654:	681a      	ldr	r2, [r3, #0]
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	601a      	str	r2, [r3, #0]
 800965a:	e003      	b.n	8009664 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	681a      	ldr	r2, [r3, #0]
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009664:	68fa      	ldr	r2, [r7, #12]
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	429a      	cmp	r2, r3
 800966a:	d002      	beq.n	8009672 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	687a      	ldr	r2, [r7, #4]
 8009670:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009672:	bf00      	nop
 8009674:	3714      	adds	r7, #20
 8009676:	46bd      	mov	sp, r7
 8009678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967c:	4770      	bx	lr
 800967e:	bf00      	nop
 8009680:	2000c244 	.word	0x2000c244
 8009684:	2000c24c 	.word	0x2000c24c

08009688 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 8009688:	4b04      	ldr	r3, [pc, #16]	@ (800969c <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 800968a:	681a      	ldr	r2, [r3, #0]
 800968c:	b10a      	cbz	r2, 8009692 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xa>
 800968e:	4803      	ldr	r0, [pc, #12]	@ (800969c <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 8009690:	4770      	bx	lr
 8009692:	4a03      	ldr	r2, [pc, #12]	@ (80096a0 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x18>)
 8009694:	4801      	ldr	r0, [pc, #4]	@ (800969c <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 8009696:	6812      	ldr	r2, [r2, #0]
 8009698:	601a      	str	r2, [r3, #0]
 800969a:	4770      	bx	lr
 800969c:	20000024 	.word	0x20000024
 80096a0:	20000378 	.word	0x20000378

080096a4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 80096a4:	4a02      	ldr	r2, [pc, #8]	@ (80096b0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xc>)
 80096a6:	4b03      	ldr	r3, [pc, #12]	@ (80096b4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x10>)
 80096a8:	6812      	ldr	r2, [r2, #0]
 80096aa:	601a      	str	r2, [r3, #0]
 80096ac:	4770      	bx	lr
 80096ae:	bf00      	nop
 80096b0:	20000378 	.word	0x20000378
 80096b4:	20000024 	.word	0x20000024

080096b8 <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_init_function>:
 80096b8:	f003 bf78 	b.w	800d5ac <geometry_msgs__msg__Twist__init>

080096bc <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_fini_function>:
 80096bc:	f003 bf96 	b.w	800d5ec <geometry_msgs__msg__Twist__fini>

080096c0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 80096c0:	b510      	push	{r4, lr}
 80096c2:	f000 f819 	bl	80096f8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 80096c6:	4c07      	ldr	r4, [pc, #28]	@ (80096e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x24>)
 80096c8:	60e0      	str	r0, [r4, #12]
 80096ca:	f000 f815 	bl	80096f8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 80096ce:	4b06      	ldr	r3, [pc, #24]	@ (80096e8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 80096d0:	64a0      	str	r0, [r4, #72]	@ 0x48
 80096d2:	681a      	ldr	r2, [r3, #0]
 80096d4:	b10a      	cbz	r2, 80096da <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x1a>
 80096d6:	4804      	ldr	r0, [pc, #16]	@ (80096e8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 80096d8:	bd10      	pop	{r4, pc}
 80096da:	4a04      	ldr	r2, [pc, #16]	@ (80096ec <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x2c>)
 80096dc:	4802      	ldr	r0, [pc, #8]	@ (80096e8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 80096de:	6812      	ldr	r2, [r2, #0]
 80096e0:	601a      	str	r2, [r3, #0]
 80096e2:	bd10      	pop	{r4, pc}
 80096e4:	2000005c 	.word	0x2000005c
 80096e8:	20000044 	.word	0x20000044
 80096ec:	2000037c 	.word	0x2000037c

080096f0 <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_init_function>:
 80096f0:	f003 bfb8 	b.w	800d664 <geometry_msgs__msg__Vector3__init>

080096f4 <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_fini_function>:
 80096f4:	f003 bfba 	b.w	800d66c <geometry_msgs__msg__Vector3__fini>

080096f8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 80096f8:	4b04      	ldr	r3, [pc, #16]	@ (800970c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 80096fa:	681a      	ldr	r2, [r3, #0]
 80096fc:	b10a      	cbz	r2, 8009702 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0xa>
 80096fe:	4803      	ldr	r0, [pc, #12]	@ (800970c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 8009700:	4770      	bx	lr
 8009702:	4a03      	ldr	r2, [pc, #12]	@ (8009710 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x18>)
 8009704:	4801      	ldr	r0, [pc, #4]	@ (800970c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 8009706:	6812      	ldr	r2, [r2, #0]
 8009708:	601a      	str	r2, [r3, #0]
 800970a:	4770      	bx	lr
 800970c:	200000d4 	.word	0x200000d4
 8009710:	2000037c 	.word	0x2000037c

08009714 <get_serialized_size_geometry_msgs__msg__Twist>:
 8009714:	b570      	push	{r4, r5, r6, lr}
 8009716:	4604      	mov	r4, r0
 8009718:	b148      	cbz	r0, 800972e <get_serialized_size_geometry_msgs__msg__Twist+0x1a>
 800971a:	460d      	mov	r5, r1
 800971c:	f000 f86a 	bl	80097f4 <get_serialized_size_geometry_msgs__msg__Vector3>
 8009720:	4606      	mov	r6, r0
 8009722:	1829      	adds	r1, r5, r0
 8009724:	f104 0018 	add.w	r0, r4, #24
 8009728:	f000 f864 	bl	80097f4 <get_serialized_size_geometry_msgs__msg__Vector3>
 800972c:	4430      	add	r0, r6
 800972e:	bd70      	pop	{r4, r5, r6, pc}

08009730 <_Twist__cdr_deserialize>:
 8009730:	b570      	push	{r4, r5, r6, lr}
 8009732:	460c      	mov	r4, r1
 8009734:	b189      	cbz	r1, 800975a <_Twist__cdr_deserialize+0x2a>
 8009736:	4605      	mov	r5, r0
 8009738:	f000 f8e8 	bl	800990c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800973c:	6843      	ldr	r3, [r0, #4]
 800973e:	4621      	mov	r1, r4
 8009740:	68db      	ldr	r3, [r3, #12]
 8009742:	4628      	mov	r0, r5
 8009744:	4798      	blx	r3
 8009746:	f000 f8e1 	bl	800990c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800974a:	6843      	ldr	r3, [r0, #4]
 800974c:	f104 0118 	add.w	r1, r4, #24
 8009750:	4628      	mov	r0, r5
 8009752:	68db      	ldr	r3, [r3, #12]
 8009754:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009758:	4718      	bx	r3
 800975a:	4608      	mov	r0, r1
 800975c:	bd70      	pop	{r4, r5, r6, pc}
 800975e:	bf00      	nop

08009760 <_Twist__cdr_serialize>:
 8009760:	b198      	cbz	r0, 800978a <_Twist__cdr_serialize+0x2a>
 8009762:	b570      	push	{r4, r5, r6, lr}
 8009764:	460d      	mov	r5, r1
 8009766:	4604      	mov	r4, r0
 8009768:	f000 f8d0 	bl	800990c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800976c:	6843      	ldr	r3, [r0, #4]
 800976e:	4629      	mov	r1, r5
 8009770:	689b      	ldr	r3, [r3, #8]
 8009772:	4620      	mov	r0, r4
 8009774:	4798      	blx	r3
 8009776:	f000 f8c9 	bl	800990c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800977a:	6843      	ldr	r3, [r0, #4]
 800977c:	4629      	mov	r1, r5
 800977e:	f104 0018 	add.w	r0, r4, #24
 8009782:	689b      	ldr	r3, [r3, #8]
 8009784:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009788:	4718      	bx	r3
 800978a:	4770      	bx	lr

0800978c <_Twist__get_serialized_size>:
 800978c:	b538      	push	{r3, r4, r5, lr}
 800978e:	4604      	mov	r4, r0
 8009790:	b148      	cbz	r0, 80097a6 <_Twist__get_serialized_size+0x1a>
 8009792:	2100      	movs	r1, #0
 8009794:	f000 f82e 	bl	80097f4 <get_serialized_size_geometry_msgs__msg__Vector3>
 8009798:	4605      	mov	r5, r0
 800979a:	4601      	mov	r1, r0
 800979c:	f104 0018 	add.w	r0, r4, #24
 80097a0:	f000 f828 	bl	80097f4 <get_serialized_size_geometry_msgs__msg__Vector3>
 80097a4:	4428      	add	r0, r5
 80097a6:	bd38      	pop	{r3, r4, r5, pc}

080097a8 <_Twist__max_serialized_size>:
 80097a8:	b510      	push	{r4, lr}
 80097aa:	b082      	sub	sp, #8
 80097ac:	2301      	movs	r3, #1
 80097ae:	2100      	movs	r1, #0
 80097b0:	f10d 0007 	add.w	r0, sp, #7
 80097b4:	f88d 3007 	strb.w	r3, [sp, #7]
 80097b8:	f000 f88e 	bl	80098d8 <max_serialized_size_geometry_msgs__msg__Vector3>
 80097bc:	4604      	mov	r4, r0
 80097be:	4601      	mov	r1, r0
 80097c0:	f10d 0007 	add.w	r0, sp, #7
 80097c4:	f000 f888 	bl	80098d8 <max_serialized_size_geometry_msgs__msg__Vector3>
 80097c8:	4420      	add	r0, r4
 80097ca:	b002      	add	sp, #8
 80097cc:	bd10      	pop	{r4, pc}
 80097ce:	bf00      	nop

080097d0 <max_serialized_size_geometry_msgs__msg__Twist>:
 80097d0:	2301      	movs	r3, #1
 80097d2:	b570      	push	{r4, r5, r6, lr}
 80097d4:	7003      	strb	r3, [r0, #0]
 80097d6:	4605      	mov	r5, r0
 80097d8:	460e      	mov	r6, r1
 80097da:	f000 f87d 	bl	80098d8 <max_serialized_size_geometry_msgs__msg__Vector3>
 80097de:	4604      	mov	r4, r0
 80097e0:	1831      	adds	r1, r6, r0
 80097e2:	4628      	mov	r0, r5
 80097e4:	f000 f878 	bl	80098d8 <max_serialized_size_geometry_msgs__msg__Vector3>
 80097e8:	4420      	add	r0, r4
 80097ea:	bd70      	pop	{r4, r5, r6, pc}

080097ec <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 80097ec:	4800      	ldr	r0, [pc, #0]	@ (80097f0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x4>)
 80097ee:	4770      	bx	lr
 80097f0:	200001a0 	.word	0x200001a0

080097f4 <get_serialized_size_geometry_msgs__msg__Vector3>:
 80097f4:	b1b8      	cbz	r0, 8009826 <get_serialized_size_geometry_msgs__msg__Vector3+0x32>
 80097f6:	b570      	push	{r4, r5, r6, lr}
 80097f8:	460d      	mov	r5, r1
 80097fa:	4628      	mov	r0, r5
 80097fc:	2108      	movs	r1, #8
 80097fe:	f001 fb7b 	bl	800aef8 <ucdr_alignment>
 8009802:	2108      	movs	r1, #8
 8009804:	186e      	adds	r6, r5, r1
 8009806:	4406      	add	r6, r0
 8009808:	4630      	mov	r0, r6
 800980a:	f001 fb75 	bl	800aef8 <ucdr_alignment>
 800980e:	f100 0408 	add.w	r4, r0, #8
 8009812:	4434      	add	r4, r6
 8009814:	2108      	movs	r1, #8
 8009816:	4620      	mov	r0, r4
 8009818:	f001 fb6e 	bl	800aef8 <ucdr_alignment>
 800981c:	f1c5 0508 	rsb	r5, r5, #8
 8009820:	4405      	add	r5, r0
 8009822:	1928      	adds	r0, r5, r4
 8009824:	bd70      	pop	{r4, r5, r6, pc}
 8009826:	4770      	bx	lr

08009828 <_Vector3__cdr_deserialize>:
 8009828:	b538      	push	{r3, r4, r5, lr}
 800982a:	460c      	mov	r4, r1
 800982c:	b171      	cbz	r1, 800984c <_Vector3__cdr_deserialize+0x24>
 800982e:	4605      	mov	r5, r0
 8009830:	f001 f984 	bl	800ab3c <ucdr_deserialize_double>
 8009834:	f104 0108 	add.w	r1, r4, #8
 8009838:	4628      	mov	r0, r5
 800983a:	f001 f97f 	bl	800ab3c <ucdr_deserialize_double>
 800983e:	f104 0110 	add.w	r1, r4, #16
 8009842:	4628      	mov	r0, r5
 8009844:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009848:	f001 b978 	b.w	800ab3c <ucdr_deserialize_double>
 800984c:	4608      	mov	r0, r1
 800984e:	bd38      	pop	{r3, r4, r5, pc}

08009850 <_Vector3__cdr_serialize>:
 8009850:	b198      	cbz	r0, 800987a <_Vector3__cdr_serialize+0x2a>
 8009852:	b538      	push	{r3, r4, r5, lr}
 8009854:	ed90 0b00 	vldr	d0, [r0]
 8009858:	460d      	mov	r5, r1
 800985a:	4604      	mov	r4, r0
 800985c:	4608      	mov	r0, r1
 800985e:	f000 ffdd 	bl	800a81c <ucdr_serialize_double>
 8009862:	ed94 0b02 	vldr	d0, [r4, #8]
 8009866:	4628      	mov	r0, r5
 8009868:	f000 ffd8 	bl	800a81c <ucdr_serialize_double>
 800986c:	ed94 0b04 	vldr	d0, [r4, #16]
 8009870:	4628      	mov	r0, r5
 8009872:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009876:	f000 bfd1 	b.w	800a81c <ucdr_serialize_double>
 800987a:	4770      	bx	lr

0800987c <_Vector3__get_serialized_size>:
 800987c:	b1a0      	cbz	r0, 80098a8 <_Vector3__get_serialized_size+0x2c>
 800987e:	b538      	push	{r3, r4, r5, lr}
 8009880:	2108      	movs	r1, #8
 8009882:	2000      	movs	r0, #0
 8009884:	f001 fb38 	bl	800aef8 <ucdr_alignment>
 8009888:	f100 0508 	add.w	r5, r0, #8
 800988c:	2108      	movs	r1, #8
 800988e:	4628      	mov	r0, r5
 8009890:	f001 fb32 	bl	800aef8 <ucdr_alignment>
 8009894:	f100 0408 	add.w	r4, r0, #8
 8009898:	442c      	add	r4, r5
 800989a:	2108      	movs	r1, #8
 800989c:	4620      	mov	r0, r4
 800989e:	f001 fb2b 	bl	800aef8 <ucdr_alignment>
 80098a2:	3008      	adds	r0, #8
 80098a4:	4420      	add	r0, r4
 80098a6:	bd38      	pop	{r3, r4, r5, pc}
 80098a8:	4770      	bx	lr
 80098aa:	bf00      	nop

080098ac <_Vector3__max_serialized_size>:
 80098ac:	b538      	push	{r3, r4, r5, lr}
 80098ae:	2108      	movs	r1, #8
 80098b0:	2000      	movs	r0, #0
 80098b2:	f001 fb21 	bl	800aef8 <ucdr_alignment>
 80098b6:	f100 0508 	add.w	r5, r0, #8
 80098ba:	2108      	movs	r1, #8
 80098bc:	4628      	mov	r0, r5
 80098be:	f001 fb1b 	bl	800aef8 <ucdr_alignment>
 80098c2:	f100 0408 	add.w	r4, r0, #8
 80098c6:	442c      	add	r4, r5
 80098c8:	2108      	movs	r1, #8
 80098ca:	4620      	mov	r0, r4
 80098cc:	f001 fb14 	bl	800aef8 <ucdr_alignment>
 80098d0:	3008      	adds	r0, #8
 80098d2:	4420      	add	r0, r4
 80098d4:	bd38      	pop	{r3, r4, r5, pc}
 80098d6:	bf00      	nop

080098d8 <max_serialized_size_geometry_msgs__msg__Vector3>:
 80098d8:	b570      	push	{r4, r5, r6, lr}
 80098da:	2301      	movs	r3, #1
 80098dc:	460c      	mov	r4, r1
 80098de:	7003      	strb	r3, [r0, #0]
 80098e0:	2108      	movs	r1, #8
 80098e2:	4620      	mov	r0, r4
 80098e4:	f001 fb08 	bl	800aef8 <ucdr_alignment>
 80098e8:	2108      	movs	r1, #8
 80098ea:	1863      	adds	r3, r4, r1
 80098ec:	18c6      	adds	r6, r0, r3
 80098ee:	4630      	mov	r0, r6
 80098f0:	f001 fb02 	bl	800aef8 <ucdr_alignment>
 80098f4:	f100 0508 	add.w	r5, r0, #8
 80098f8:	4435      	add	r5, r6
 80098fa:	2108      	movs	r1, #8
 80098fc:	4628      	mov	r0, r5
 80098fe:	f001 fafb 	bl	800aef8 <ucdr_alignment>
 8009902:	f1c4 0408 	rsb	r4, r4, #8
 8009906:	4420      	add	r0, r4
 8009908:	4428      	add	r0, r5
 800990a:	bd70      	pop	{r4, r5, r6, pc}

0800990c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 800990c:	4800      	ldr	r0, [pc, #0]	@ (8009910 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x4>)
 800990e:	4770      	bx	lr
 8009910:	200001d4 	.word	0x200001d4

08009914 <ucdr_serialize_bool>:
 8009914:	b538      	push	{r3, r4, r5, lr}
 8009916:	460d      	mov	r5, r1
 8009918:	2101      	movs	r1, #1
 800991a:	4604      	mov	r4, r0
 800991c:	f001 faa0 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 8009920:	b148      	cbz	r0, 8009936 <ucdr_serialize_bool+0x22>
 8009922:	68a3      	ldr	r3, [r4, #8]
 8009924:	701d      	strb	r5, [r3, #0]
 8009926:	68a2      	ldr	r2, [r4, #8]
 8009928:	6923      	ldr	r3, [r4, #16]
 800992a:	2101      	movs	r1, #1
 800992c:	440a      	add	r2, r1
 800992e:	440b      	add	r3, r1
 8009930:	60a2      	str	r2, [r4, #8]
 8009932:	6123      	str	r3, [r4, #16]
 8009934:	7561      	strb	r1, [r4, #21]
 8009936:	7da0      	ldrb	r0, [r4, #22]
 8009938:	f080 0001 	eor.w	r0, r0, #1
 800993c:	bd38      	pop	{r3, r4, r5, pc}
 800993e:	bf00      	nop

08009940 <ucdr_deserialize_bool>:
 8009940:	b538      	push	{r3, r4, r5, lr}
 8009942:	460d      	mov	r5, r1
 8009944:	2101      	movs	r1, #1
 8009946:	4604      	mov	r4, r0
 8009948:	f001 fa8a 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 800994c:	b160      	cbz	r0, 8009968 <ucdr_deserialize_bool+0x28>
 800994e:	68a2      	ldr	r2, [r4, #8]
 8009950:	6923      	ldr	r3, [r4, #16]
 8009952:	f812 1b01 	ldrb.w	r1, [r2], #1
 8009956:	3900      	subs	r1, #0
 8009958:	bf18      	it	ne
 800995a:	2101      	movne	r1, #1
 800995c:	7029      	strb	r1, [r5, #0]
 800995e:	3301      	adds	r3, #1
 8009960:	2101      	movs	r1, #1
 8009962:	60a2      	str	r2, [r4, #8]
 8009964:	6123      	str	r3, [r4, #16]
 8009966:	7561      	strb	r1, [r4, #21]
 8009968:	7da0      	ldrb	r0, [r4, #22]
 800996a:	f080 0001 	eor.w	r0, r0, #1
 800996e:	bd38      	pop	{r3, r4, r5, pc}

08009970 <ucdr_serialize_uint8_t>:
 8009970:	b538      	push	{r3, r4, r5, lr}
 8009972:	460d      	mov	r5, r1
 8009974:	2101      	movs	r1, #1
 8009976:	4604      	mov	r4, r0
 8009978:	f001 fa72 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 800997c:	b148      	cbz	r0, 8009992 <ucdr_serialize_uint8_t+0x22>
 800997e:	68a3      	ldr	r3, [r4, #8]
 8009980:	701d      	strb	r5, [r3, #0]
 8009982:	68a2      	ldr	r2, [r4, #8]
 8009984:	6923      	ldr	r3, [r4, #16]
 8009986:	2101      	movs	r1, #1
 8009988:	440a      	add	r2, r1
 800998a:	440b      	add	r3, r1
 800998c:	60a2      	str	r2, [r4, #8]
 800998e:	6123      	str	r3, [r4, #16]
 8009990:	7561      	strb	r1, [r4, #21]
 8009992:	7da0      	ldrb	r0, [r4, #22]
 8009994:	f080 0001 	eor.w	r0, r0, #1
 8009998:	bd38      	pop	{r3, r4, r5, pc}
 800999a:	bf00      	nop

0800999c <ucdr_deserialize_uint8_t>:
 800999c:	b538      	push	{r3, r4, r5, lr}
 800999e:	460d      	mov	r5, r1
 80099a0:	2101      	movs	r1, #1
 80099a2:	4604      	mov	r4, r0
 80099a4:	f001 fa5c 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 80099a8:	b150      	cbz	r0, 80099c0 <ucdr_deserialize_uint8_t+0x24>
 80099aa:	68a3      	ldr	r3, [r4, #8]
 80099ac:	781b      	ldrb	r3, [r3, #0]
 80099ae:	702b      	strb	r3, [r5, #0]
 80099b0:	68a2      	ldr	r2, [r4, #8]
 80099b2:	6923      	ldr	r3, [r4, #16]
 80099b4:	2101      	movs	r1, #1
 80099b6:	440a      	add	r2, r1
 80099b8:	440b      	add	r3, r1
 80099ba:	60a2      	str	r2, [r4, #8]
 80099bc:	6123      	str	r3, [r4, #16]
 80099be:	7561      	strb	r1, [r4, #21]
 80099c0:	7da0      	ldrb	r0, [r4, #22]
 80099c2:	f080 0001 	eor.w	r0, r0, #1
 80099c6:	bd38      	pop	{r3, r4, r5, pc}

080099c8 <ucdr_serialize_uint16_t>:
 80099c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099cc:	b082      	sub	sp, #8
 80099ce:	460b      	mov	r3, r1
 80099d0:	2102      	movs	r1, #2
 80099d2:	4604      	mov	r4, r0
 80099d4:	f8ad 3006 	strh.w	r3, [sp, #6]
 80099d8:	f001 fa96 	bl	800af08 <ucdr_buffer_alignment>
 80099dc:	4601      	mov	r1, r0
 80099de:	4620      	mov	r0, r4
 80099e0:	7d67      	ldrb	r7, [r4, #21]
 80099e2:	f001 fad5 	bl	800af90 <ucdr_advance_buffer>
 80099e6:	2102      	movs	r1, #2
 80099e8:	4620      	mov	r0, r4
 80099ea:	f001 fa2d 	bl	800ae48 <ucdr_check_buffer_available_for>
 80099ee:	b1c0      	cbz	r0, 8009a22 <ucdr_serialize_uint16_t+0x5a>
 80099f0:	7d22      	ldrb	r2, [r4, #20]
 80099f2:	68a3      	ldr	r3, [r4, #8]
 80099f4:	2a01      	cmp	r2, #1
 80099f6:	d04e      	beq.n	8009a96 <ucdr_serialize_uint16_t+0xce>
 80099f8:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80099fc:	701a      	strb	r2, [r3, #0]
 80099fe:	68a3      	ldr	r3, [r4, #8]
 8009a00:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8009a04:	705a      	strb	r2, [r3, #1]
 8009a06:	68a2      	ldr	r2, [r4, #8]
 8009a08:	6923      	ldr	r3, [r4, #16]
 8009a0a:	3202      	adds	r2, #2
 8009a0c:	3302      	adds	r3, #2
 8009a0e:	2102      	movs	r1, #2
 8009a10:	60a2      	str	r2, [r4, #8]
 8009a12:	6123      	str	r3, [r4, #16]
 8009a14:	7561      	strb	r1, [r4, #21]
 8009a16:	7da0      	ldrb	r0, [r4, #22]
 8009a18:	f080 0001 	eor.w	r0, r0, #1
 8009a1c:	b002      	add	sp, #8
 8009a1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a22:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8009a26:	42ab      	cmp	r3, r5
 8009a28:	d923      	bls.n	8009a72 <ucdr_serialize_uint16_t+0xaa>
 8009a2a:	1b5e      	subs	r6, r3, r5
 8009a2c:	60a3      	str	r3, [r4, #8]
 8009a2e:	6923      	ldr	r3, [r4, #16]
 8009a30:	f1c6 0802 	rsb	r8, r6, #2
 8009a34:	4433      	add	r3, r6
 8009a36:	6123      	str	r3, [r4, #16]
 8009a38:	4641      	mov	r1, r8
 8009a3a:	4620      	mov	r0, r4
 8009a3c:	f001 fa10 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 8009a40:	b368      	cbz	r0, 8009a9e <ucdr_serialize_uint16_t+0xd6>
 8009a42:	7d23      	ldrb	r3, [r4, #20]
 8009a44:	2b01      	cmp	r3, #1
 8009a46:	d03b      	beq.n	8009ac0 <ucdr_serialize_uint16_t+0xf8>
 8009a48:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8009a4c:	702b      	strb	r3, [r5, #0]
 8009a4e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8009a52:	706b      	strb	r3, [r5, #1]
 8009a54:	6923      	ldr	r3, [r4, #16]
 8009a56:	68a2      	ldr	r2, [r4, #8]
 8009a58:	7da0      	ldrb	r0, [r4, #22]
 8009a5a:	3302      	adds	r3, #2
 8009a5c:	4442      	add	r2, r8
 8009a5e:	1b9b      	subs	r3, r3, r6
 8009a60:	2102      	movs	r1, #2
 8009a62:	f080 0001 	eor.w	r0, r0, #1
 8009a66:	60a2      	str	r2, [r4, #8]
 8009a68:	6123      	str	r3, [r4, #16]
 8009a6a:	7561      	strb	r1, [r4, #21]
 8009a6c:	b002      	add	sp, #8
 8009a6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a72:	2102      	movs	r1, #2
 8009a74:	4620      	mov	r0, r4
 8009a76:	f001 f9f3 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 8009a7a:	2800      	cmp	r0, #0
 8009a7c:	d0cb      	beq.n	8009a16 <ucdr_serialize_uint16_t+0x4e>
 8009a7e:	7d23      	ldrb	r3, [r4, #20]
 8009a80:	68a2      	ldr	r2, [r4, #8]
 8009a82:	2b01      	cmp	r3, #1
 8009a84:	d018      	beq.n	8009ab8 <ucdr_serialize_uint16_t+0xf0>
 8009a86:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8009a8a:	7013      	strb	r3, [r2, #0]
 8009a8c:	68a3      	ldr	r3, [r4, #8]
 8009a8e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8009a92:	705a      	strb	r2, [r3, #1]
 8009a94:	e7b7      	b.n	8009a06 <ucdr_serialize_uint16_t+0x3e>
 8009a96:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8009a9a:	801a      	strh	r2, [r3, #0]
 8009a9c:	e7b3      	b.n	8009a06 <ucdr_serialize_uint16_t+0x3e>
 8009a9e:	68a2      	ldr	r2, [r4, #8]
 8009aa0:	6923      	ldr	r3, [r4, #16]
 8009aa2:	7da0      	ldrb	r0, [r4, #22]
 8009aa4:	7567      	strb	r7, [r4, #21]
 8009aa6:	1b92      	subs	r2, r2, r6
 8009aa8:	1b9b      	subs	r3, r3, r6
 8009aaa:	f080 0001 	eor.w	r0, r0, #1
 8009aae:	60a2      	str	r2, [r4, #8]
 8009ab0:	6123      	str	r3, [r4, #16]
 8009ab2:	b002      	add	sp, #8
 8009ab4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ab8:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8009abc:	8013      	strh	r3, [r2, #0]
 8009abe:	e7a2      	b.n	8009a06 <ucdr_serialize_uint16_t+0x3e>
 8009ac0:	4628      	mov	r0, r5
 8009ac2:	f10d 0506 	add.w	r5, sp, #6
 8009ac6:	4632      	mov	r2, r6
 8009ac8:	4629      	mov	r1, r5
 8009aca:	f010 f896 	bl	8019bfa <memcpy>
 8009ace:	68a0      	ldr	r0, [r4, #8]
 8009ad0:	4642      	mov	r2, r8
 8009ad2:	19a9      	adds	r1, r5, r6
 8009ad4:	f010 f891 	bl	8019bfa <memcpy>
 8009ad8:	e7bc      	b.n	8009a54 <ucdr_serialize_uint16_t+0x8c>
 8009ada:	bf00      	nop

08009adc <ucdr_serialize_endian_uint16_t>:
 8009adc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009ae0:	b083      	sub	sp, #12
 8009ae2:	460d      	mov	r5, r1
 8009ae4:	2102      	movs	r1, #2
 8009ae6:	4604      	mov	r4, r0
 8009ae8:	f8ad 2006 	strh.w	r2, [sp, #6]
 8009aec:	f001 fa0c 	bl	800af08 <ucdr_buffer_alignment>
 8009af0:	4601      	mov	r1, r0
 8009af2:	4620      	mov	r0, r4
 8009af4:	f894 8015 	ldrb.w	r8, [r4, #21]
 8009af8:	f001 fa4a 	bl	800af90 <ucdr_advance_buffer>
 8009afc:	2102      	movs	r1, #2
 8009afe:	4620      	mov	r0, r4
 8009b00:	f001 f9a2 	bl	800ae48 <ucdr_check_buffer_available_for>
 8009b04:	bb60      	cbnz	r0, 8009b60 <ucdr_serialize_endian_uint16_t+0x84>
 8009b06:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 8009b0a:	42be      	cmp	r6, r7
 8009b0c:	d923      	bls.n	8009b56 <ucdr_serialize_endian_uint16_t+0x7a>
 8009b0e:	6923      	ldr	r3, [r4, #16]
 8009b10:	60a6      	str	r6, [r4, #8]
 8009b12:	1bf6      	subs	r6, r6, r7
 8009b14:	4433      	add	r3, r6
 8009b16:	f1c6 0902 	rsb	r9, r6, #2
 8009b1a:	6123      	str	r3, [r4, #16]
 8009b1c:	4649      	mov	r1, r9
 8009b1e:	4620      	mov	r0, r4
 8009b20:	f001 f99e 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 8009b24:	2800      	cmp	r0, #0
 8009b26:	d037      	beq.n	8009b98 <ucdr_serialize_endian_uint16_t+0xbc>
 8009b28:	2d01      	cmp	r5, #1
 8009b2a:	d043      	beq.n	8009bb4 <ucdr_serialize_endian_uint16_t+0xd8>
 8009b2c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8009b30:	703b      	strb	r3, [r7, #0]
 8009b32:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8009b36:	707b      	strb	r3, [r7, #1]
 8009b38:	6923      	ldr	r3, [r4, #16]
 8009b3a:	68a2      	ldr	r2, [r4, #8]
 8009b3c:	7da0      	ldrb	r0, [r4, #22]
 8009b3e:	3302      	adds	r3, #2
 8009b40:	444a      	add	r2, r9
 8009b42:	1b9b      	subs	r3, r3, r6
 8009b44:	2102      	movs	r1, #2
 8009b46:	f080 0001 	eor.w	r0, r0, #1
 8009b4a:	60a2      	str	r2, [r4, #8]
 8009b4c:	6123      	str	r3, [r4, #16]
 8009b4e:	7561      	strb	r1, [r4, #21]
 8009b50:	b003      	add	sp, #12
 8009b52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b56:	2102      	movs	r1, #2
 8009b58:	4620      	mov	r0, r4
 8009b5a:	f001 f981 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 8009b5e:	b188      	cbz	r0, 8009b84 <ucdr_serialize_endian_uint16_t+0xa8>
 8009b60:	2d01      	cmp	r5, #1
 8009b62:	68a3      	ldr	r3, [r4, #8]
 8009b64:	d014      	beq.n	8009b90 <ucdr_serialize_endian_uint16_t+0xb4>
 8009b66:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8009b6a:	701a      	strb	r2, [r3, #0]
 8009b6c:	68a3      	ldr	r3, [r4, #8]
 8009b6e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8009b72:	705a      	strb	r2, [r3, #1]
 8009b74:	68a2      	ldr	r2, [r4, #8]
 8009b76:	6923      	ldr	r3, [r4, #16]
 8009b78:	3202      	adds	r2, #2
 8009b7a:	3302      	adds	r3, #2
 8009b7c:	2102      	movs	r1, #2
 8009b7e:	60a2      	str	r2, [r4, #8]
 8009b80:	6123      	str	r3, [r4, #16]
 8009b82:	7561      	strb	r1, [r4, #21]
 8009b84:	7da0      	ldrb	r0, [r4, #22]
 8009b86:	f080 0001 	eor.w	r0, r0, #1
 8009b8a:	b003      	add	sp, #12
 8009b8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b90:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8009b94:	801a      	strh	r2, [r3, #0]
 8009b96:	e7ed      	b.n	8009b74 <ucdr_serialize_endian_uint16_t+0x98>
 8009b98:	68a2      	ldr	r2, [r4, #8]
 8009b9a:	6923      	ldr	r3, [r4, #16]
 8009b9c:	7da0      	ldrb	r0, [r4, #22]
 8009b9e:	f884 8015 	strb.w	r8, [r4, #21]
 8009ba2:	1b92      	subs	r2, r2, r6
 8009ba4:	1b9b      	subs	r3, r3, r6
 8009ba6:	f080 0001 	eor.w	r0, r0, #1
 8009baa:	60a2      	str	r2, [r4, #8]
 8009bac:	6123      	str	r3, [r4, #16]
 8009bae:	b003      	add	sp, #12
 8009bb0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009bb4:	f10d 0506 	add.w	r5, sp, #6
 8009bb8:	4632      	mov	r2, r6
 8009bba:	4629      	mov	r1, r5
 8009bbc:	4638      	mov	r0, r7
 8009bbe:	f010 f81c 	bl	8019bfa <memcpy>
 8009bc2:	68a0      	ldr	r0, [r4, #8]
 8009bc4:	464a      	mov	r2, r9
 8009bc6:	19a9      	adds	r1, r5, r6
 8009bc8:	f010 f817 	bl	8019bfa <memcpy>
 8009bcc:	e7b4      	b.n	8009b38 <ucdr_serialize_endian_uint16_t+0x5c>
 8009bce:	bf00      	nop

08009bd0 <ucdr_deserialize_uint16_t>:
 8009bd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009bd4:	460d      	mov	r5, r1
 8009bd6:	2102      	movs	r1, #2
 8009bd8:	4604      	mov	r4, r0
 8009bda:	f001 f995 	bl	800af08 <ucdr_buffer_alignment>
 8009bde:	4601      	mov	r1, r0
 8009be0:	4620      	mov	r0, r4
 8009be2:	f894 8015 	ldrb.w	r8, [r4, #21]
 8009be6:	f001 f9d3 	bl	800af90 <ucdr_advance_buffer>
 8009bea:	2102      	movs	r1, #2
 8009bec:	4620      	mov	r0, r4
 8009bee:	f001 f92b 	bl	800ae48 <ucdr_check_buffer_available_for>
 8009bf2:	b1a8      	cbz	r0, 8009c20 <ucdr_deserialize_uint16_t+0x50>
 8009bf4:	7d22      	ldrb	r2, [r4, #20]
 8009bf6:	68a3      	ldr	r3, [r4, #8]
 8009bf8:	2a01      	cmp	r2, #1
 8009bfa:	d046      	beq.n	8009c8a <ucdr_deserialize_uint16_t+0xba>
 8009bfc:	785b      	ldrb	r3, [r3, #1]
 8009bfe:	702b      	strb	r3, [r5, #0]
 8009c00:	68a3      	ldr	r3, [r4, #8]
 8009c02:	781b      	ldrb	r3, [r3, #0]
 8009c04:	706b      	strb	r3, [r5, #1]
 8009c06:	68a2      	ldr	r2, [r4, #8]
 8009c08:	6923      	ldr	r3, [r4, #16]
 8009c0a:	3202      	adds	r2, #2
 8009c0c:	3302      	adds	r3, #2
 8009c0e:	2102      	movs	r1, #2
 8009c10:	60a2      	str	r2, [r4, #8]
 8009c12:	6123      	str	r3, [r4, #16]
 8009c14:	7561      	strb	r1, [r4, #21]
 8009c16:	7da0      	ldrb	r0, [r4, #22]
 8009c18:	f080 0001 	eor.w	r0, r0, #1
 8009c1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c20:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 8009c24:	42be      	cmp	r6, r7
 8009c26:	d920      	bls.n	8009c6a <ucdr_deserialize_uint16_t+0x9a>
 8009c28:	6923      	ldr	r3, [r4, #16]
 8009c2a:	60a6      	str	r6, [r4, #8]
 8009c2c:	1bf6      	subs	r6, r6, r7
 8009c2e:	4433      	add	r3, r6
 8009c30:	f1c6 0902 	rsb	r9, r6, #2
 8009c34:	6123      	str	r3, [r4, #16]
 8009c36:	4649      	mov	r1, r9
 8009c38:	4620      	mov	r0, r4
 8009c3a:	f001 f911 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 8009c3e:	b338      	cbz	r0, 8009c90 <ucdr_deserialize_uint16_t+0xc0>
 8009c40:	7d23      	ldrb	r3, [r4, #20]
 8009c42:	2b01      	cmp	r3, #1
 8009c44:	d034      	beq.n	8009cb0 <ucdr_deserialize_uint16_t+0xe0>
 8009c46:	787b      	ldrb	r3, [r7, #1]
 8009c48:	702b      	strb	r3, [r5, #0]
 8009c4a:	783b      	ldrb	r3, [r7, #0]
 8009c4c:	706b      	strb	r3, [r5, #1]
 8009c4e:	6923      	ldr	r3, [r4, #16]
 8009c50:	68a2      	ldr	r2, [r4, #8]
 8009c52:	7da0      	ldrb	r0, [r4, #22]
 8009c54:	2102      	movs	r1, #2
 8009c56:	3302      	adds	r3, #2
 8009c58:	444a      	add	r2, r9
 8009c5a:	1b9b      	subs	r3, r3, r6
 8009c5c:	7561      	strb	r1, [r4, #21]
 8009c5e:	60a2      	str	r2, [r4, #8]
 8009c60:	6123      	str	r3, [r4, #16]
 8009c62:	f080 0001 	eor.w	r0, r0, #1
 8009c66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c6a:	2102      	movs	r1, #2
 8009c6c:	4620      	mov	r0, r4
 8009c6e:	f001 f8f7 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 8009c72:	2800      	cmp	r0, #0
 8009c74:	d0cf      	beq.n	8009c16 <ucdr_deserialize_uint16_t+0x46>
 8009c76:	7d23      	ldrb	r3, [r4, #20]
 8009c78:	68a2      	ldr	r2, [r4, #8]
 8009c7a:	2b01      	cmp	r3, #1
 8009c7c:	d015      	beq.n	8009caa <ucdr_deserialize_uint16_t+0xda>
 8009c7e:	7853      	ldrb	r3, [r2, #1]
 8009c80:	702b      	strb	r3, [r5, #0]
 8009c82:	68a3      	ldr	r3, [r4, #8]
 8009c84:	781b      	ldrb	r3, [r3, #0]
 8009c86:	706b      	strb	r3, [r5, #1]
 8009c88:	e7bd      	b.n	8009c06 <ucdr_deserialize_uint16_t+0x36>
 8009c8a:	881b      	ldrh	r3, [r3, #0]
 8009c8c:	802b      	strh	r3, [r5, #0]
 8009c8e:	e7ba      	b.n	8009c06 <ucdr_deserialize_uint16_t+0x36>
 8009c90:	68a2      	ldr	r2, [r4, #8]
 8009c92:	6923      	ldr	r3, [r4, #16]
 8009c94:	7da0      	ldrb	r0, [r4, #22]
 8009c96:	f884 8015 	strb.w	r8, [r4, #21]
 8009c9a:	1b92      	subs	r2, r2, r6
 8009c9c:	1b9b      	subs	r3, r3, r6
 8009c9e:	60a2      	str	r2, [r4, #8]
 8009ca0:	6123      	str	r3, [r4, #16]
 8009ca2:	f080 0001 	eor.w	r0, r0, #1
 8009ca6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009caa:	8813      	ldrh	r3, [r2, #0]
 8009cac:	802b      	strh	r3, [r5, #0]
 8009cae:	e7aa      	b.n	8009c06 <ucdr_deserialize_uint16_t+0x36>
 8009cb0:	4639      	mov	r1, r7
 8009cb2:	4632      	mov	r2, r6
 8009cb4:	4628      	mov	r0, r5
 8009cb6:	f00f ffa0 	bl	8019bfa <memcpy>
 8009cba:	68a1      	ldr	r1, [r4, #8]
 8009cbc:	464a      	mov	r2, r9
 8009cbe:	19a8      	adds	r0, r5, r6
 8009cc0:	f00f ff9b 	bl	8019bfa <memcpy>
 8009cc4:	e7c3      	b.n	8009c4e <ucdr_deserialize_uint16_t+0x7e>
 8009cc6:	bf00      	nop

08009cc8 <ucdr_deserialize_endian_uint16_t>:
 8009cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ccc:	460e      	mov	r6, r1
 8009cce:	2102      	movs	r1, #2
 8009cd0:	4604      	mov	r4, r0
 8009cd2:	4615      	mov	r5, r2
 8009cd4:	f001 f918 	bl	800af08 <ucdr_buffer_alignment>
 8009cd8:	4601      	mov	r1, r0
 8009cda:	4620      	mov	r0, r4
 8009cdc:	f894 9015 	ldrb.w	r9, [r4, #21]
 8009ce0:	f001 f956 	bl	800af90 <ucdr_advance_buffer>
 8009ce4:	2102      	movs	r1, #2
 8009ce6:	4620      	mov	r0, r4
 8009ce8:	f001 f8ae 	bl	800ae48 <ucdr_check_buffer_available_for>
 8009cec:	bb60      	cbnz	r0, 8009d48 <ucdr_deserialize_endian_uint16_t+0x80>
 8009cee:	e9d4 7801 	ldrd	r7, r8, [r4, #4]
 8009cf2:	4547      	cmp	r7, r8
 8009cf4:	d923      	bls.n	8009d3e <ucdr_deserialize_endian_uint16_t+0x76>
 8009cf6:	6923      	ldr	r3, [r4, #16]
 8009cf8:	60a7      	str	r7, [r4, #8]
 8009cfa:	eba7 0708 	sub.w	r7, r7, r8
 8009cfe:	443b      	add	r3, r7
 8009d00:	f1c7 0a02 	rsb	sl, r7, #2
 8009d04:	6123      	str	r3, [r4, #16]
 8009d06:	4651      	mov	r1, sl
 8009d08:	4620      	mov	r0, r4
 8009d0a:	f001 f8a9 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 8009d0e:	2800      	cmp	r0, #0
 8009d10:	d032      	beq.n	8009d78 <ucdr_deserialize_endian_uint16_t+0xb0>
 8009d12:	2e01      	cmp	r6, #1
 8009d14:	d03d      	beq.n	8009d92 <ucdr_deserialize_endian_uint16_t+0xca>
 8009d16:	f898 3001 	ldrb.w	r3, [r8, #1]
 8009d1a:	702b      	strb	r3, [r5, #0]
 8009d1c:	f898 3000 	ldrb.w	r3, [r8]
 8009d20:	706b      	strb	r3, [r5, #1]
 8009d22:	6923      	ldr	r3, [r4, #16]
 8009d24:	68a2      	ldr	r2, [r4, #8]
 8009d26:	7da0      	ldrb	r0, [r4, #22]
 8009d28:	2102      	movs	r1, #2
 8009d2a:	3302      	adds	r3, #2
 8009d2c:	4452      	add	r2, sl
 8009d2e:	1bdb      	subs	r3, r3, r7
 8009d30:	7561      	strb	r1, [r4, #21]
 8009d32:	60a2      	str	r2, [r4, #8]
 8009d34:	6123      	str	r3, [r4, #16]
 8009d36:	f080 0001 	eor.w	r0, r0, #1
 8009d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d3e:	2102      	movs	r1, #2
 8009d40:	4620      	mov	r0, r4
 8009d42:	f001 f88d 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 8009d46:	b178      	cbz	r0, 8009d68 <ucdr_deserialize_endian_uint16_t+0xa0>
 8009d48:	2e01      	cmp	r6, #1
 8009d4a:	68a3      	ldr	r3, [r4, #8]
 8009d4c:	d011      	beq.n	8009d72 <ucdr_deserialize_endian_uint16_t+0xaa>
 8009d4e:	785b      	ldrb	r3, [r3, #1]
 8009d50:	702b      	strb	r3, [r5, #0]
 8009d52:	68a3      	ldr	r3, [r4, #8]
 8009d54:	781b      	ldrb	r3, [r3, #0]
 8009d56:	706b      	strb	r3, [r5, #1]
 8009d58:	68a2      	ldr	r2, [r4, #8]
 8009d5a:	6923      	ldr	r3, [r4, #16]
 8009d5c:	3202      	adds	r2, #2
 8009d5e:	3302      	adds	r3, #2
 8009d60:	2102      	movs	r1, #2
 8009d62:	60a2      	str	r2, [r4, #8]
 8009d64:	6123      	str	r3, [r4, #16]
 8009d66:	7561      	strb	r1, [r4, #21]
 8009d68:	7da0      	ldrb	r0, [r4, #22]
 8009d6a:	f080 0001 	eor.w	r0, r0, #1
 8009d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d72:	881b      	ldrh	r3, [r3, #0]
 8009d74:	802b      	strh	r3, [r5, #0]
 8009d76:	e7ef      	b.n	8009d58 <ucdr_deserialize_endian_uint16_t+0x90>
 8009d78:	68a2      	ldr	r2, [r4, #8]
 8009d7a:	6923      	ldr	r3, [r4, #16]
 8009d7c:	7da0      	ldrb	r0, [r4, #22]
 8009d7e:	f884 9015 	strb.w	r9, [r4, #21]
 8009d82:	1bd2      	subs	r2, r2, r7
 8009d84:	1bdb      	subs	r3, r3, r7
 8009d86:	60a2      	str	r2, [r4, #8]
 8009d88:	6123      	str	r3, [r4, #16]
 8009d8a:	f080 0001 	eor.w	r0, r0, #1
 8009d8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d92:	4641      	mov	r1, r8
 8009d94:	463a      	mov	r2, r7
 8009d96:	4628      	mov	r0, r5
 8009d98:	f00f ff2f 	bl	8019bfa <memcpy>
 8009d9c:	68a1      	ldr	r1, [r4, #8]
 8009d9e:	4652      	mov	r2, sl
 8009da0:	19e8      	adds	r0, r5, r7
 8009da2:	f00f ff2a 	bl	8019bfa <memcpy>
 8009da6:	e7bc      	b.n	8009d22 <ucdr_deserialize_endian_uint16_t+0x5a>

08009da8 <ucdr_serialize_uint32_t>:
 8009da8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009dac:	b082      	sub	sp, #8
 8009dae:	4604      	mov	r4, r0
 8009db0:	9101      	str	r1, [sp, #4]
 8009db2:	2104      	movs	r1, #4
 8009db4:	f001 f8a8 	bl	800af08 <ucdr_buffer_alignment>
 8009db8:	4601      	mov	r1, r0
 8009dba:	4620      	mov	r0, r4
 8009dbc:	7d67      	ldrb	r7, [r4, #21]
 8009dbe:	f001 f8e7 	bl	800af90 <ucdr_advance_buffer>
 8009dc2:	2104      	movs	r1, #4
 8009dc4:	4620      	mov	r0, r4
 8009dc6:	f001 f83f 	bl	800ae48 <ucdr_check_buffer_available_for>
 8009dca:	b300      	cbz	r0, 8009e0e <ucdr_serialize_uint32_t+0x66>
 8009dcc:	7d22      	ldrb	r2, [r4, #20]
 8009dce:	68a3      	ldr	r3, [r4, #8]
 8009dd0:	2a01      	cmp	r2, #1
 8009dd2:	d05d      	beq.n	8009e90 <ucdr_serialize_uint32_t+0xe8>
 8009dd4:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8009dd8:	701a      	strb	r2, [r3, #0]
 8009dda:	68a3      	ldr	r3, [r4, #8]
 8009ddc:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8009de0:	705a      	strb	r2, [r3, #1]
 8009de2:	68a3      	ldr	r3, [r4, #8]
 8009de4:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8009de8:	709a      	strb	r2, [r3, #2]
 8009dea:	68a3      	ldr	r3, [r4, #8]
 8009dec:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8009df0:	70da      	strb	r2, [r3, #3]
 8009df2:	68a2      	ldr	r2, [r4, #8]
 8009df4:	6923      	ldr	r3, [r4, #16]
 8009df6:	3204      	adds	r2, #4
 8009df8:	3304      	adds	r3, #4
 8009dfa:	2104      	movs	r1, #4
 8009dfc:	60a2      	str	r2, [r4, #8]
 8009dfe:	6123      	str	r3, [r4, #16]
 8009e00:	7561      	strb	r1, [r4, #21]
 8009e02:	7da0      	ldrb	r0, [r4, #22]
 8009e04:	f080 0001 	eor.w	r0, r0, #1
 8009e08:	b002      	add	sp, #8
 8009e0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e0e:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8009e12:	42ab      	cmp	r3, r5
 8009e14:	d92e      	bls.n	8009e74 <ucdr_serialize_uint32_t+0xcc>
 8009e16:	1b5e      	subs	r6, r3, r5
 8009e18:	60a3      	str	r3, [r4, #8]
 8009e1a:	6923      	ldr	r3, [r4, #16]
 8009e1c:	f1c6 0804 	rsb	r8, r6, #4
 8009e20:	4433      	add	r3, r6
 8009e22:	6123      	str	r3, [r4, #16]
 8009e24:	4641      	mov	r1, r8
 8009e26:	4620      	mov	r0, r4
 8009e28:	f001 f81a 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 8009e2c:	b398      	cbz	r0, 8009e96 <ucdr_serialize_uint32_t+0xee>
 8009e2e:	7d23      	ldrb	r3, [r4, #20]
 8009e30:	2b01      	cmp	r3, #1
 8009e32:	d046      	beq.n	8009ec2 <ucdr_serialize_uint32_t+0x11a>
 8009e34:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8009e38:	702b      	strb	r3, [r5, #0]
 8009e3a:	2e01      	cmp	r6, #1
 8009e3c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8009e40:	706b      	strb	r3, [r5, #1]
 8009e42:	d035      	beq.n	8009eb0 <ucdr_serialize_uint32_t+0x108>
 8009e44:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8009e48:	70ab      	strb	r3, [r5, #2]
 8009e4a:	2e02      	cmp	r6, #2
 8009e4c:	d034      	beq.n	8009eb8 <ucdr_serialize_uint32_t+0x110>
 8009e4e:	3503      	adds	r5, #3
 8009e50:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8009e54:	702b      	strb	r3, [r5, #0]
 8009e56:	6923      	ldr	r3, [r4, #16]
 8009e58:	68a2      	ldr	r2, [r4, #8]
 8009e5a:	7da0      	ldrb	r0, [r4, #22]
 8009e5c:	3304      	adds	r3, #4
 8009e5e:	4442      	add	r2, r8
 8009e60:	1b9b      	subs	r3, r3, r6
 8009e62:	2104      	movs	r1, #4
 8009e64:	f080 0001 	eor.w	r0, r0, #1
 8009e68:	60a2      	str	r2, [r4, #8]
 8009e6a:	6123      	str	r3, [r4, #16]
 8009e6c:	7561      	strb	r1, [r4, #21]
 8009e6e:	b002      	add	sp, #8
 8009e70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e74:	2104      	movs	r1, #4
 8009e76:	4620      	mov	r0, r4
 8009e78:	f000 fff2 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 8009e7c:	2800      	cmp	r0, #0
 8009e7e:	d0c0      	beq.n	8009e02 <ucdr_serialize_uint32_t+0x5a>
 8009e80:	7d23      	ldrb	r3, [r4, #20]
 8009e82:	68a2      	ldr	r2, [r4, #8]
 8009e84:	2b01      	cmp	r3, #1
 8009e86:	d019      	beq.n	8009ebc <ucdr_serialize_uint32_t+0x114>
 8009e88:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8009e8c:	7013      	strb	r3, [r2, #0]
 8009e8e:	e7a4      	b.n	8009dda <ucdr_serialize_uint32_t+0x32>
 8009e90:	9a01      	ldr	r2, [sp, #4]
 8009e92:	601a      	str	r2, [r3, #0]
 8009e94:	e7ad      	b.n	8009df2 <ucdr_serialize_uint32_t+0x4a>
 8009e96:	68a2      	ldr	r2, [r4, #8]
 8009e98:	6923      	ldr	r3, [r4, #16]
 8009e9a:	7da0      	ldrb	r0, [r4, #22]
 8009e9c:	7567      	strb	r7, [r4, #21]
 8009e9e:	1b92      	subs	r2, r2, r6
 8009ea0:	1b9b      	subs	r3, r3, r6
 8009ea2:	f080 0001 	eor.w	r0, r0, #1
 8009ea6:	60a2      	str	r2, [r4, #8]
 8009ea8:	6123      	str	r3, [r4, #16]
 8009eaa:	b002      	add	sp, #8
 8009eac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009eb0:	68a3      	ldr	r3, [r4, #8]
 8009eb2:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8009eb6:	701a      	strb	r2, [r3, #0]
 8009eb8:	68a5      	ldr	r5, [r4, #8]
 8009eba:	e7c9      	b.n	8009e50 <ucdr_serialize_uint32_t+0xa8>
 8009ebc:	9b01      	ldr	r3, [sp, #4]
 8009ebe:	6013      	str	r3, [r2, #0]
 8009ec0:	e797      	b.n	8009df2 <ucdr_serialize_uint32_t+0x4a>
 8009ec2:	4628      	mov	r0, r5
 8009ec4:	ad01      	add	r5, sp, #4
 8009ec6:	4632      	mov	r2, r6
 8009ec8:	4629      	mov	r1, r5
 8009eca:	f00f fe96 	bl	8019bfa <memcpy>
 8009ece:	68a0      	ldr	r0, [r4, #8]
 8009ed0:	4642      	mov	r2, r8
 8009ed2:	19a9      	adds	r1, r5, r6
 8009ed4:	f00f fe91 	bl	8019bfa <memcpy>
 8009ed8:	e7bd      	b.n	8009e56 <ucdr_serialize_uint32_t+0xae>
 8009eda:	bf00      	nop

08009edc <ucdr_serialize_endian_uint32_t>:
 8009edc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009ee0:	b083      	sub	sp, #12
 8009ee2:	460d      	mov	r5, r1
 8009ee4:	2104      	movs	r1, #4
 8009ee6:	4604      	mov	r4, r0
 8009ee8:	9201      	str	r2, [sp, #4]
 8009eea:	f001 f80d 	bl	800af08 <ucdr_buffer_alignment>
 8009eee:	4601      	mov	r1, r0
 8009ef0:	4620      	mov	r0, r4
 8009ef2:	f894 8015 	ldrb.w	r8, [r4, #21]
 8009ef6:	f001 f84b 	bl	800af90 <ucdr_advance_buffer>
 8009efa:	2104      	movs	r1, #4
 8009efc:	4620      	mov	r0, r4
 8009efe:	f000 ffa3 	bl	800ae48 <ucdr_check_buffer_available_for>
 8009f02:	2800      	cmp	r0, #0
 8009f04:	d137      	bne.n	8009f76 <ucdr_serialize_endian_uint32_t+0x9a>
 8009f06:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 8009f0a:	42b7      	cmp	r7, r6
 8009f0c:	d92e      	bls.n	8009f6c <ucdr_serialize_endian_uint32_t+0x90>
 8009f0e:	6923      	ldr	r3, [r4, #16]
 8009f10:	60a7      	str	r7, [r4, #8]
 8009f12:	1bbf      	subs	r7, r7, r6
 8009f14:	443b      	add	r3, r7
 8009f16:	f1c7 0904 	rsb	r9, r7, #4
 8009f1a:	6123      	str	r3, [r4, #16]
 8009f1c:	4649      	mov	r1, r9
 8009f1e:	4620      	mov	r0, r4
 8009f20:	f000 ff9e 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 8009f24:	2800      	cmp	r0, #0
 8009f26:	d049      	beq.n	8009fbc <ucdr_serialize_endian_uint32_t+0xe0>
 8009f28:	2d01      	cmp	r5, #1
 8009f2a:	d05b      	beq.n	8009fe4 <ucdr_serialize_endian_uint32_t+0x108>
 8009f2c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8009f30:	7033      	strb	r3, [r6, #0]
 8009f32:	2f01      	cmp	r7, #1
 8009f34:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8009f38:	7073      	strb	r3, [r6, #1]
 8009f3a:	d04d      	beq.n	8009fd8 <ucdr_serialize_endian_uint32_t+0xfc>
 8009f3c:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8009f40:	70b3      	strb	r3, [r6, #2]
 8009f42:	2f02      	cmp	r7, #2
 8009f44:	d04c      	beq.n	8009fe0 <ucdr_serialize_endian_uint32_t+0x104>
 8009f46:	3603      	adds	r6, #3
 8009f48:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8009f4c:	7033      	strb	r3, [r6, #0]
 8009f4e:	6923      	ldr	r3, [r4, #16]
 8009f50:	68a2      	ldr	r2, [r4, #8]
 8009f52:	7da0      	ldrb	r0, [r4, #22]
 8009f54:	3304      	adds	r3, #4
 8009f56:	444a      	add	r2, r9
 8009f58:	1bdb      	subs	r3, r3, r7
 8009f5a:	2104      	movs	r1, #4
 8009f5c:	f080 0001 	eor.w	r0, r0, #1
 8009f60:	60a2      	str	r2, [r4, #8]
 8009f62:	6123      	str	r3, [r4, #16]
 8009f64:	7561      	strb	r1, [r4, #21]
 8009f66:	b003      	add	sp, #12
 8009f68:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009f6c:	2104      	movs	r1, #4
 8009f6e:	4620      	mov	r0, r4
 8009f70:	f000 ff76 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 8009f74:	b1c8      	cbz	r0, 8009faa <ucdr_serialize_endian_uint32_t+0xce>
 8009f76:	2d01      	cmp	r5, #1
 8009f78:	68a3      	ldr	r3, [r4, #8]
 8009f7a:	d01c      	beq.n	8009fb6 <ucdr_serialize_endian_uint32_t+0xda>
 8009f7c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8009f80:	701a      	strb	r2, [r3, #0]
 8009f82:	68a3      	ldr	r3, [r4, #8]
 8009f84:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8009f88:	705a      	strb	r2, [r3, #1]
 8009f8a:	68a3      	ldr	r3, [r4, #8]
 8009f8c:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8009f90:	709a      	strb	r2, [r3, #2]
 8009f92:	68a3      	ldr	r3, [r4, #8]
 8009f94:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8009f98:	70da      	strb	r2, [r3, #3]
 8009f9a:	68a2      	ldr	r2, [r4, #8]
 8009f9c:	6923      	ldr	r3, [r4, #16]
 8009f9e:	3204      	adds	r2, #4
 8009fa0:	3304      	adds	r3, #4
 8009fa2:	2104      	movs	r1, #4
 8009fa4:	60a2      	str	r2, [r4, #8]
 8009fa6:	6123      	str	r3, [r4, #16]
 8009fa8:	7561      	strb	r1, [r4, #21]
 8009faa:	7da0      	ldrb	r0, [r4, #22]
 8009fac:	f080 0001 	eor.w	r0, r0, #1
 8009fb0:	b003      	add	sp, #12
 8009fb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009fb6:	9a01      	ldr	r2, [sp, #4]
 8009fb8:	601a      	str	r2, [r3, #0]
 8009fba:	e7ee      	b.n	8009f9a <ucdr_serialize_endian_uint32_t+0xbe>
 8009fbc:	68a2      	ldr	r2, [r4, #8]
 8009fbe:	6923      	ldr	r3, [r4, #16]
 8009fc0:	7da0      	ldrb	r0, [r4, #22]
 8009fc2:	f884 8015 	strb.w	r8, [r4, #21]
 8009fc6:	1bd2      	subs	r2, r2, r7
 8009fc8:	1bdb      	subs	r3, r3, r7
 8009fca:	f080 0001 	eor.w	r0, r0, #1
 8009fce:	60a2      	str	r2, [r4, #8]
 8009fd0:	6123      	str	r3, [r4, #16]
 8009fd2:	b003      	add	sp, #12
 8009fd4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009fd8:	68a3      	ldr	r3, [r4, #8]
 8009fda:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8009fde:	701a      	strb	r2, [r3, #0]
 8009fe0:	68a6      	ldr	r6, [r4, #8]
 8009fe2:	e7b1      	b.n	8009f48 <ucdr_serialize_endian_uint32_t+0x6c>
 8009fe4:	ad01      	add	r5, sp, #4
 8009fe6:	463a      	mov	r2, r7
 8009fe8:	4629      	mov	r1, r5
 8009fea:	4630      	mov	r0, r6
 8009fec:	f00f fe05 	bl	8019bfa <memcpy>
 8009ff0:	68a0      	ldr	r0, [r4, #8]
 8009ff2:	464a      	mov	r2, r9
 8009ff4:	19e9      	adds	r1, r5, r7
 8009ff6:	f00f fe00 	bl	8019bfa <memcpy>
 8009ffa:	e7a8      	b.n	8009f4e <ucdr_serialize_endian_uint32_t+0x72>

08009ffc <ucdr_deserialize_uint32_t>:
 8009ffc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a000:	460d      	mov	r5, r1
 800a002:	2104      	movs	r1, #4
 800a004:	4604      	mov	r4, r0
 800a006:	f000 ff7f 	bl	800af08 <ucdr_buffer_alignment>
 800a00a:	4601      	mov	r1, r0
 800a00c:	4620      	mov	r0, r4
 800a00e:	f894 8015 	ldrb.w	r8, [r4, #21]
 800a012:	f000 ffbd 	bl	800af90 <ucdr_advance_buffer>
 800a016:	2104      	movs	r1, #4
 800a018:	4620      	mov	r0, r4
 800a01a:	f000 ff15 	bl	800ae48 <ucdr_check_buffer_available_for>
 800a01e:	b1d8      	cbz	r0, 800a058 <ucdr_deserialize_uint32_t+0x5c>
 800a020:	7d22      	ldrb	r2, [r4, #20]
 800a022:	68a3      	ldr	r3, [r4, #8]
 800a024:	2a01      	cmp	r2, #1
 800a026:	d052      	beq.n	800a0ce <ucdr_deserialize_uint32_t+0xd2>
 800a028:	78db      	ldrb	r3, [r3, #3]
 800a02a:	702b      	strb	r3, [r5, #0]
 800a02c:	68a3      	ldr	r3, [r4, #8]
 800a02e:	789b      	ldrb	r3, [r3, #2]
 800a030:	706b      	strb	r3, [r5, #1]
 800a032:	68a3      	ldr	r3, [r4, #8]
 800a034:	785b      	ldrb	r3, [r3, #1]
 800a036:	70ab      	strb	r3, [r5, #2]
 800a038:	68a3      	ldr	r3, [r4, #8]
 800a03a:	781b      	ldrb	r3, [r3, #0]
 800a03c:	70eb      	strb	r3, [r5, #3]
 800a03e:	68a2      	ldr	r2, [r4, #8]
 800a040:	6923      	ldr	r3, [r4, #16]
 800a042:	3204      	adds	r2, #4
 800a044:	3304      	adds	r3, #4
 800a046:	2104      	movs	r1, #4
 800a048:	60a2      	str	r2, [r4, #8]
 800a04a:	6123      	str	r3, [r4, #16]
 800a04c:	7561      	strb	r1, [r4, #21]
 800a04e:	7da0      	ldrb	r0, [r4, #22]
 800a050:	f080 0001 	eor.w	r0, r0, #1
 800a054:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a058:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800a05c:	42b7      	cmp	r7, r6
 800a05e:	d92a      	bls.n	800a0b6 <ucdr_deserialize_uint32_t+0xba>
 800a060:	6923      	ldr	r3, [r4, #16]
 800a062:	60a7      	str	r7, [r4, #8]
 800a064:	1bbf      	subs	r7, r7, r6
 800a066:	443b      	add	r3, r7
 800a068:	f1c7 0904 	rsb	r9, r7, #4
 800a06c:	6123      	str	r3, [r4, #16]
 800a06e:	4649      	mov	r1, r9
 800a070:	4620      	mov	r0, r4
 800a072:	f000 fef5 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 800a076:	b368      	cbz	r0, 800a0d4 <ucdr_deserialize_uint32_t+0xd8>
 800a078:	7d23      	ldrb	r3, [r4, #20]
 800a07a:	2b01      	cmp	r3, #1
 800a07c:	d040      	beq.n	800a100 <ucdr_deserialize_uint32_t+0x104>
 800a07e:	78f3      	ldrb	r3, [r6, #3]
 800a080:	702b      	strb	r3, [r5, #0]
 800a082:	78b3      	ldrb	r3, [r6, #2]
 800a084:	706b      	strb	r3, [r5, #1]
 800a086:	2f01      	cmp	r7, #1
 800a088:	d031      	beq.n	800a0ee <ucdr_deserialize_uint32_t+0xf2>
 800a08a:	7873      	ldrb	r3, [r6, #1]
 800a08c:	70ab      	strb	r3, [r5, #2]
 800a08e:	2f02      	cmp	r7, #2
 800a090:	f105 0503 	add.w	r5, r5, #3
 800a094:	d02f      	beq.n	800a0f6 <ucdr_deserialize_uint32_t+0xfa>
 800a096:	7833      	ldrb	r3, [r6, #0]
 800a098:	702b      	strb	r3, [r5, #0]
 800a09a:	6923      	ldr	r3, [r4, #16]
 800a09c:	68a2      	ldr	r2, [r4, #8]
 800a09e:	7da0      	ldrb	r0, [r4, #22]
 800a0a0:	2104      	movs	r1, #4
 800a0a2:	3304      	adds	r3, #4
 800a0a4:	444a      	add	r2, r9
 800a0a6:	1bdb      	subs	r3, r3, r7
 800a0a8:	7561      	strb	r1, [r4, #21]
 800a0aa:	60a2      	str	r2, [r4, #8]
 800a0ac:	6123      	str	r3, [r4, #16]
 800a0ae:	f080 0001 	eor.w	r0, r0, #1
 800a0b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a0b6:	2104      	movs	r1, #4
 800a0b8:	4620      	mov	r0, r4
 800a0ba:	f000 fed1 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 800a0be:	2800      	cmp	r0, #0
 800a0c0:	d0c5      	beq.n	800a04e <ucdr_deserialize_uint32_t+0x52>
 800a0c2:	7d23      	ldrb	r3, [r4, #20]
 800a0c4:	68a2      	ldr	r2, [r4, #8]
 800a0c6:	2b01      	cmp	r3, #1
 800a0c8:	d017      	beq.n	800a0fa <ucdr_deserialize_uint32_t+0xfe>
 800a0ca:	78d3      	ldrb	r3, [r2, #3]
 800a0cc:	e7ad      	b.n	800a02a <ucdr_deserialize_uint32_t+0x2e>
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	602b      	str	r3, [r5, #0]
 800a0d2:	e7b4      	b.n	800a03e <ucdr_deserialize_uint32_t+0x42>
 800a0d4:	68a2      	ldr	r2, [r4, #8]
 800a0d6:	6923      	ldr	r3, [r4, #16]
 800a0d8:	7da0      	ldrb	r0, [r4, #22]
 800a0da:	f884 8015 	strb.w	r8, [r4, #21]
 800a0de:	1bd2      	subs	r2, r2, r7
 800a0e0:	1bdb      	subs	r3, r3, r7
 800a0e2:	60a2      	str	r2, [r4, #8]
 800a0e4:	6123      	str	r3, [r4, #16]
 800a0e6:	f080 0001 	eor.w	r0, r0, #1
 800a0ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a0ee:	68a3      	ldr	r3, [r4, #8]
 800a0f0:	785b      	ldrb	r3, [r3, #1]
 800a0f2:	70ab      	strb	r3, [r5, #2]
 800a0f4:	3503      	adds	r5, #3
 800a0f6:	68a6      	ldr	r6, [r4, #8]
 800a0f8:	e7cd      	b.n	800a096 <ucdr_deserialize_uint32_t+0x9a>
 800a0fa:	6813      	ldr	r3, [r2, #0]
 800a0fc:	602b      	str	r3, [r5, #0]
 800a0fe:	e79e      	b.n	800a03e <ucdr_deserialize_uint32_t+0x42>
 800a100:	4631      	mov	r1, r6
 800a102:	463a      	mov	r2, r7
 800a104:	4628      	mov	r0, r5
 800a106:	f00f fd78 	bl	8019bfa <memcpy>
 800a10a:	68a1      	ldr	r1, [r4, #8]
 800a10c:	464a      	mov	r2, r9
 800a10e:	19e8      	adds	r0, r5, r7
 800a110:	f00f fd73 	bl	8019bfa <memcpy>
 800a114:	e7c1      	b.n	800a09a <ucdr_deserialize_uint32_t+0x9e>
 800a116:	bf00      	nop

0800a118 <ucdr_deserialize_endian_uint32_t>:
 800a118:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a11c:	460e      	mov	r6, r1
 800a11e:	2104      	movs	r1, #4
 800a120:	4604      	mov	r4, r0
 800a122:	4615      	mov	r5, r2
 800a124:	f000 fef0 	bl	800af08 <ucdr_buffer_alignment>
 800a128:	4601      	mov	r1, r0
 800a12a:	4620      	mov	r0, r4
 800a12c:	f894 9015 	ldrb.w	r9, [r4, #21]
 800a130:	f000 ff2e 	bl	800af90 <ucdr_advance_buffer>
 800a134:	2104      	movs	r1, #4
 800a136:	4620      	mov	r0, r4
 800a138:	f000 fe86 	bl	800ae48 <ucdr_check_buffer_available_for>
 800a13c:	2800      	cmp	r0, #0
 800a13e:	d137      	bne.n	800a1b0 <ucdr_deserialize_endian_uint32_t+0x98>
 800a140:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 800a144:	42bb      	cmp	r3, r7
 800a146:	d92e      	bls.n	800a1a6 <ucdr_deserialize_endian_uint32_t+0x8e>
 800a148:	eba3 0807 	sub.w	r8, r3, r7
 800a14c:	60a3      	str	r3, [r4, #8]
 800a14e:	6923      	ldr	r3, [r4, #16]
 800a150:	f1c8 0a04 	rsb	sl, r8, #4
 800a154:	4443      	add	r3, r8
 800a156:	6123      	str	r3, [r4, #16]
 800a158:	4651      	mov	r1, sl
 800a15a:	4620      	mov	r0, r4
 800a15c:	f000 fe80 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 800a160:	2800      	cmp	r0, #0
 800a162:	d043      	beq.n	800a1ec <ucdr_deserialize_endian_uint32_t+0xd4>
 800a164:	2e01      	cmp	r6, #1
 800a166:	d056      	beq.n	800a216 <ucdr_deserialize_endian_uint32_t+0xfe>
 800a168:	78fb      	ldrb	r3, [r7, #3]
 800a16a:	702b      	strb	r3, [r5, #0]
 800a16c:	78bb      	ldrb	r3, [r7, #2]
 800a16e:	706b      	strb	r3, [r5, #1]
 800a170:	f1b8 0f01 	cmp.w	r8, #1
 800a174:	d049      	beq.n	800a20a <ucdr_deserialize_endian_uint32_t+0xf2>
 800a176:	787b      	ldrb	r3, [r7, #1]
 800a178:	70ab      	strb	r3, [r5, #2]
 800a17a:	f1b8 0f02 	cmp.w	r8, #2
 800a17e:	f105 0503 	add.w	r5, r5, #3
 800a182:	d046      	beq.n	800a212 <ucdr_deserialize_endian_uint32_t+0xfa>
 800a184:	783b      	ldrb	r3, [r7, #0]
 800a186:	702b      	strb	r3, [r5, #0]
 800a188:	6923      	ldr	r3, [r4, #16]
 800a18a:	68a2      	ldr	r2, [r4, #8]
 800a18c:	7da0      	ldrb	r0, [r4, #22]
 800a18e:	2104      	movs	r1, #4
 800a190:	3304      	adds	r3, #4
 800a192:	4452      	add	r2, sl
 800a194:	eba3 0308 	sub.w	r3, r3, r8
 800a198:	7561      	strb	r1, [r4, #21]
 800a19a:	60a2      	str	r2, [r4, #8]
 800a19c:	6123      	str	r3, [r4, #16]
 800a19e:	f080 0001 	eor.w	r0, r0, #1
 800a1a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1a6:	2104      	movs	r1, #4
 800a1a8:	4620      	mov	r0, r4
 800a1aa:	f000 fe59 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 800a1ae:	b1a8      	cbz	r0, 800a1dc <ucdr_deserialize_endian_uint32_t+0xc4>
 800a1b0:	2e01      	cmp	r6, #1
 800a1b2:	68a3      	ldr	r3, [r4, #8]
 800a1b4:	d017      	beq.n	800a1e6 <ucdr_deserialize_endian_uint32_t+0xce>
 800a1b6:	78db      	ldrb	r3, [r3, #3]
 800a1b8:	702b      	strb	r3, [r5, #0]
 800a1ba:	68a3      	ldr	r3, [r4, #8]
 800a1bc:	789b      	ldrb	r3, [r3, #2]
 800a1be:	706b      	strb	r3, [r5, #1]
 800a1c0:	68a3      	ldr	r3, [r4, #8]
 800a1c2:	785b      	ldrb	r3, [r3, #1]
 800a1c4:	70ab      	strb	r3, [r5, #2]
 800a1c6:	68a3      	ldr	r3, [r4, #8]
 800a1c8:	781b      	ldrb	r3, [r3, #0]
 800a1ca:	70eb      	strb	r3, [r5, #3]
 800a1cc:	68a2      	ldr	r2, [r4, #8]
 800a1ce:	6923      	ldr	r3, [r4, #16]
 800a1d0:	3204      	adds	r2, #4
 800a1d2:	3304      	adds	r3, #4
 800a1d4:	2104      	movs	r1, #4
 800a1d6:	60a2      	str	r2, [r4, #8]
 800a1d8:	6123      	str	r3, [r4, #16]
 800a1da:	7561      	strb	r1, [r4, #21]
 800a1dc:	7da0      	ldrb	r0, [r4, #22]
 800a1de:	f080 0001 	eor.w	r0, r0, #1
 800a1e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	602b      	str	r3, [r5, #0]
 800a1ea:	e7ef      	b.n	800a1cc <ucdr_deserialize_endian_uint32_t+0xb4>
 800a1ec:	68a2      	ldr	r2, [r4, #8]
 800a1ee:	6923      	ldr	r3, [r4, #16]
 800a1f0:	7da0      	ldrb	r0, [r4, #22]
 800a1f2:	f884 9015 	strb.w	r9, [r4, #21]
 800a1f6:	eba2 0208 	sub.w	r2, r2, r8
 800a1fa:	eba3 0308 	sub.w	r3, r3, r8
 800a1fe:	60a2      	str	r2, [r4, #8]
 800a200:	6123      	str	r3, [r4, #16]
 800a202:	f080 0001 	eor.w	r0, r0, #1
 800a206:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a20a:	68a3      	ldr	r3, [r4, #8]
 800a20c:	785b      	ldrb	r3, [r3, #1]
 800a20e:	70ab      	strb	r3, [r5, #2]
 800a210:	3503      	adds	r5, #3
 800a212:	68a7      	ldr	r7, [r4, #8]
 800a214:	e7b6      	b.n	800a184 <ucdr_deserialize_endian_uint32_t+0x6c>
 800a216:	4639      	mov	r1, r7
 800a218:	4642      	mov	r2, r8
 800a21a:	4628      	mov	r0, r5
 800a21c:	f00f fced 	bl	8019bfa <memcpy>
 800a220:	68a1      	ldr	r1, [r4, #8]
 800a222:	4652      	mov	r2, sl
 800a224:	eb05 0008 	add.w	r0, r5, r8
 800a228:	f00f fce7 	bl	8019bfa <memcpy>
 800a22c:	e7ac      	b.n	800a188 <ucdr_deserialize_endian_uint32_t+0x70>
 800a22e:	bf00      	nop

0800a230 <ucdr_serialize_uint64_t>:
 800a230:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a234:	2108      	movs	r1, #8
 800a236:	b082      	sub	sp, #8
 800a238:	4604      	mov	r4, r0
 800a23a:	e9cd 2300 	strd	r2, r3, [sp]
 800a23e:	f000 fe63 	bl	800af08 <ucdr_buffer_alignment>
 800a242:	4601      	mov	r1, r0
 800a244:	4620      	mov	r0, r4
 800a246:	7d67      	ldrb	r7, [r4, #21]
 800a248:	f000 fea2 	bl	800af90 <ucdr_advance_buffer>
 800a24c:	2108      	movs	r1, #8
 800a24e:	4620      	mov	r0, r4
 800a250:	f000 fdfa 	bl	800ae48 <ucdr_check_buffer_available_for>
 800a254:	2800      	cmp	r0, #0
 800a256:	d14d      	bne.n	800a2f4 <ucdr_serialize_uint64_t+0xc4>
 800a258:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800a25c:	42ab      	cmp	r3, r5
 800a25e:	d944      	bls.n	800a2ea <ucdr_serialize_uint64_t+0xba>
 800a260:	1b5e      	subs	r6, r3, r5
 800a262:	60a3      	str	r3, [r4, #8]
 800a264:	6923      	ldr	r3, [r4, #16]
 800a266:	f1c6 0808 	rsb	r8, r6, #8
 800a26a:	4433      	add	r3, r6
 800a26c:	6123      	str	r3, [r4, #16]
 800a26e:	4641      	mov	r1, r8
 800a270:	4620      	mov	r0, r4
 800a272:	f000 fdf5 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 800a276:	2800      	cmp	r0, #0
 800a278:	d072      	beq.n	800a360 <ucdr_serialize_uint64_t+0x130>
 800a27a:	7d23      	ldrb	r3, [r4, #20]
 800a27c:	2b01      	cmp	r3, #1
 800a27e:	f000 8092 	beq.w	800a3a6 <ucdr_serialize_uint64_t+0x176>
 800a282:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800a286:	702b      	strb	r3, [r5, #0]
 800a288:	2e01      	cmp	r6, #1
 800a28a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800a28e:	706b      	strb	r3, [r5, #1]
 800a290:	d073      	beq.n	800a37a <ucdr_serialize_uint64_t+0x14a>
 800a292:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800a296:	70ab      	strb	r3, [r5, #2]
 800a298:	2e02      	cmp	r6, #2
 800a29a:	d072      	beq.n	800a382 <ucdr_serialize_uint64_t+0x152>
 800a29c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800a2a0:	70eb      	strb	r3, [r5, #3]
 800a2a2:	2e03      	cmp	r6, #3
 800a2a4:	d071      	beq.n	800a38a <ucdr_serialize_uint64_t+0x15a>
 800a2a6:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800a2aa:	712b      	strb	r3, [r5, #4]
 800a2ac:	2e04      	cmp	r6, #4
 800a2ae:	d070      	beq.n	800a392 <ucdr_serialize_uint64_t+0x162>
 800a2b0:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800a2b4:	716b      	strb	r3, [r5, #5]
 800a2b6:	2e05      	cmp	r6, #5
 800a2b8:	d06f      	beq.n	800a39a <ucdr_serialize_uint64_t+0x16a>
 800a2ba:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800a2be:	71ab      	strb	r3, [r5, #6]
 800a2c0:	2e06      	cmp	r6, #6
 800a2c2:	d06e      	beq.n	800a3a2 <ucdr_serialize_uint64_t+0x172>
 800a2c4:	3507      	adds	r5, #7
 800a2c6:	f89d 3000 	ldrb.w	r3, [sp]
 800a2ca:	702b      	strb	r3, [r5, #0]
 800a2cc:	6923      	ldr	r3, [r4, #16]
 800a2ce:	68a2      	ldr	r2, [r4, #8]
 800a2d0:	7da0      	ldrb	r0, [r4, #22]
 800a2d2:	3308      	adds	r3, #8
 800a2d4:	4442      	add	r2, r8
 800a2d6:	1b9b      	subs	r3, r3, r6
 800a2d8:	2108      	movs	r1, #8
 800a2da:	f080 0001 	eor.w	r0, r0, #1
 800a2de:	60a2      	str	r2, [r4, #8]
 800a2e0:	6123      	str	r3, [r4, #16]
 800a2e2:	7561      	strb	r1, [r4, #21]
 800a2e4:	b002      	add	sp, #8
 800a2e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a2ea:	2108      	movs	r1, #8
 800a2ec:	4620      	mov	r0, r4
 800a2ee:	f000 fdb7 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 800a2f2:	b350      	cbz	r0, 800a34a <ucdr_serialize_uint64_t+0x11a>
 800a2f4:	7d22      	ldrb	r2, [r4, #20]
 800a2f6:	68a3      	ldr	r3, [r4, #8]
 800a2f8:	2a01      	cmp	r2, #1
 800a2fa:	d02c      	beq.n	800a356 <ucdr_serialize_uint64_t+0x126>
 800a2fc:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800a300:	701a      	strb	r2, [r3, #0]
 800a302:	68a3      	ldr	r3, [r4, #8]
 800a304:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800a308:	705a      	strb	r2, [r3, #1]
 800a30a:	68a3      	ldr	r3, [r4, #8]
 800a30c:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800a310:	709a      	strb	r2, [r3, #2]
 800a312:	68a3      	ldr	r3, [r4, #8]
 800a314:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800a318:	70da      	strb	r2, [r3, #3]
 800a31a:	68a3      	ldr	r3, [r4, #8]
 800a31c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800a320:	711a      	strb	r2, [r3, #4]
 800a322:	68a3      	ldr	r3, [r4, #8]
 800a324:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800a328:	715a      	strb	r2, [r3, #5]
 800a32a:	68a3      	ldr	r3, [r4, #8]
 800a32c:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800a330:	719a      	strb	r2, [r3, #6]
 800a332:	68a3      	ldr	r3, [r4, #8]
 800a334:	f89d 2000 	ldrb.w	r2, [sp]
 800a338:	71da      	strb	r2, [r3, #7]
 800a33a:	68a2      	ldr	r2, [r4, #8]
 800a33c:	6923      	ldr	r3, [r4, #16]
 800a33e:	3208      	adds	r2, #8
 800a340:	3308      	adds	r3, #8
 800a342:	2108      	movs	r1, #8
 800a344:	60a2      	str	r2, [r4, #8]
 800a346:	6123      	str	r3, [r4, #16]
 800a348:	7561      	strb	r1, [r4, #21]
 800a34a:	7da0      	ldrb	r0, [r4, #22]
 800a34c:	f080 0001 	eor.w	r0, r0, #1
 800a350:	b002      	add	sp, #8
 800a352:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a356:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a35a:	6019      	str	r1, [r3, #0]
 800a35c:	605a      	str	r2, [r3, #4]
 800a35e:	e7ec      	b.n	800a33a <ucdr_serialize_uint64_t+0x10a>
 800a360:	68a2      	ldr	r2, [r4, #8]
 800a362:	6923      	ldr	r3, [r4, #16]
 800a364:	7da0      	ldrb	r0, [r4, #22]
 800a366:	7567      	strb	r7, [r4, #21]
 800a368:	1b92      	subs	r2, r2, r6
 800a36a:	1b9b      	subs	r3, r3, r6
 800a36c:	f080 0001 	eor.w	r0, r0, #1
 800a370:	60a2      	str	r2, [r4, #8]
 800a372:	6123      	str	r3, [r4, #16]
 800a374:	b002      	add	sp, #8
 800a376:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a37a:	68a3      	ldr	r3, [r4, #8]
 800a37c:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800a380:	701a      	strb	r2, [r3, #0]
 800a382:	68a3      	ldr	r3, [r4, #8]
 800a384:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800a388:	701a      	strb	r2, [r3, #0]
 800a38a:	68a3      	ldr	r3, [r4, #8]
 800a38c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800a390:	701a      	strb	r2, [r3, #0]
 800a392:	68a3      	ldr	r3, [r4, #8]
 800a394:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800a398:	701a      	strb	r2, [r3, #0]
 800a39a:	68a3      	ldr	r3, [r4, #8]
 800a39c:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800a3a0:	701a      	strb	r2, [r3, #0]
 800a3a2:	68a5      	ldr	r5, [r4, #8]
 800a3a4:	e78f      	b.n	800a2c6 <ucdr_serialize_uint64_t+0x96>
 800a3a6:	4628      	mov	r0, r5
 800a3a8:	466d      	mov	r5, sp
 800a3aa:	4632      	mov	r2, r6
 800a3ac:	4629      	mov	r1, r5
 800a3ae:	f00f fc24 	bl	8019bfa <memcpy>
 800a3b2:	68a0      	ldr	r0, [r4, #8]
 800a3b4:	4642      	mov	r2, r8
 800a3b6:	19a9      	adds	r1, r5, r6
 800a3b8:	f00f fc1f 	bl	8019bfa <memcpy>
 800a3bc:	e786      	b.n	800a2cc <ucdr_serialize_uint64_t+0x9c>
 800a3be:	bf00      	nop

0800a3c0 <ucdr_serialize_int16_t>:
 800a3c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3c4:	b082      	sub	sp, #8
 800a3c6:	460b      	mov	r3, r1
 800a3c8:	2102      	movs	r1, #2
 800a3ca:	4604      	mov	r4, r0
 800a3cc:	f8ad 3006 	strh.w	r3, [sp, #6]
 800a3d0:	f000 fd9a 	bl	800af08 <ucdr_buffer_alignment>
 800a3d4:	4601      	mov	r1, r0
 800a3d6:	4620      	mov	r0, r4
 800a3d8:	7d67      	ldrb	r7, [r4, #21]
 800a3da:	f000 fdd9 	bl	800af90 <ucdr_advance_buffer>
 800a3de:	2102      	movs	r1, #2
 800a3e0:	4620      	mov	r0, r4
 800a3e2:	f000 fd31 	bl	800ae48 <ucdr_check_buffer_available_for>
 800a3e6:	b1c0      	cbz	r0, 800a41a <ucdr_serialize_int16_t+0x5a>
 800a3e8:	7d22      	ldrb	r2, [r4, #20]
 800a3ea:	68a3      	ldr	r3, [r4, #8]
 800a3ec:	2a01      	cmp	r2, #1
 800a3ee:	d04e      	beq.n	800a48e <ucdr_serialize_int16_t+0xce>
 800a3f0:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800a3f4:	701a      	strb	r2, [r3, #0]
 800a3f6:	68a3      	ldr	r3, [r4, #8]
 800a3f8:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800a3fc:	705a      	strb	r2, [r3, #1]
 800a3fe:	68a2      	ldr	r2, [r4, #8]
 800a400:	6923      	ldr	r3, [r4, #16]
 800a402:	3202      	adds	r2, #2
 800a404:	3302      	adds	r3, #2
 800a406:	2102      	movs	r1, #2
 800a408:	60a2      	str	r2, [r4, #8]
 800a40a:	6123      	str	r3, [r4, #16]
 800a40c:	7561      	strb	r1, [r4, #21]
 800a40e:	7da0      	ldrb	r0, [r4, #22]
 800a410:	f080 0001 	eor.w	r0, r0, #1
 800a414:	b002      	add	sp, #8
 800a416:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a41a:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800a41e:	42ab      	cmp	r3, r5
 800a420:	d923      	bls.n	800a46a <ucdr_serialize_int16_t+0xaa>
 800a422:	1b5e      	subs	r6, r3, r5
 800a424:	60a3      	str	r3, [r4, #8]
 800a426:	6923      	ldr	r3, [r4, #16]
 800a428:	f1c6 0802 	rsb	r8, r6, #2
 800a42c:	4433      	add	r3, r6
 800a42e:	6123      	str	r3, [r4, #16]
 800a430:	4641      	mov	r1, r8
 800a432:	4620      	mov	r0, r4
 800a434:	f000 fd14 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 800a438:	b368      	cbz	r0, 800a496 <ucdr_serialize_int16_t+0xd6>
 800a43a:	7d23      	ldrb	r3, [r4, #20]
 800a43c:	2b01      	cmp	r3, #1
 800a43e:	d03b      	beq.n	800a4b8 <ucdr_serialize_int16_t+0xf8>
 800a440:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800a444:	702b      	strb	r3, [r5, #0]
 800a446:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800a44a:	706b      	strb	r3, [r5, #1]
 800a44c:	6923      	ldr	r3, [r4, #16]
 800a44e:	68a2      	ldr	r2, [r4, #8]
 800a450:	7da0      	ldrb	r0, [r4, #22]
 800a452:	3302      	adds	r3, #2
 800a454:	4442      	add	r2, r8
 800a456:	1b9b      	subs	r3, r3, r6
 800a458:	2102      	movs	r1, #2
 800a45a:	f080 0001 	eor.w	r0, r0, #1
 800a45e:	60a2      	str	r2, [r4, #8]
 800a460:	6123      	str	r3, [r4, #16]
 800a462:	7561      	strb	r1, [r4, #21]
 800a464:	b002      	add	sp, #8
 800a466:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a46a:	2102      	movs	r1, #2
 800a46c:	4620      	mov	r0, r4
 800a46e:	f000 fcf7 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 800a472:	2800      	cmp	r0, #0
 800a474:	d0cb      	beq.n	800a40e <ucdr_serialize_int16_t+0x4e>
 800a476:	7d23      	ldrb	r3, [r4, #20]
 800a478:	68a2      	ldr	r2, [r4, #8]
 800a47a:	2b01      	cmp	r3, #1
 800a47c:	d018      	beq.n	800a4b0 <ucdr_serialize_int16_t+0xf0>
 800a47e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800a482:	7013      	strb	r3, [r2, #0]
 800a484:	68a3      	ldr	r3, [r4, #8]
 800a486:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800a48a:	705a      	strb	r2, [r3, #1]
 800a48c:	e7b7      	b.n	800a3fe <ucdr_serialize_int16_t+0x3e>
 800a48e:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800a492:	801a      	strh	r2, [r3, #0]
 800a494:	e7b3      	b.n	800a3fe <ucdr_serialize_int16_t+0x3e>
 800a496:	68a2      	ldr	r2, [r4, #8]
 800a498:	6923      	ldr	r3, [r4, #16]
 800a49a:	7da0      	ldrb	r0, [r4, #22]
 800a49c:	7567      	strb	r7, [r4, #21]
 800a49e:	1b92      	subs	r2, r2, r6
 800a4a0:	1b9b      	subs	r3, r3, r6
 800a4a2:	f080 0001 	eor.w	r0, r0, #1
 800a4a6:	60a2      	str	r2, [r4, #8]
 800a4a8:	6123      	str	r3, [r4, #16]
 800a4aa:	b002      	add	sp, #8
 800a4ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4b0:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800a4b4:	8013      	strh	r3, [r2, #0]
 800a4b6:	e7a2      	b.n	800a3fe <ucdr_serialize_int16_t+0x3e>
 800a4b8:	4628      	mov	r0, r5
 800a4ba:	f10d 0506 	add.w	r5, sp, #6
 800a4be:	4632      	mov	r2, r6
 800a4c0:	4629      	mov	r1, r5
 800a4c2:	f00f fb9a 	bl	8019bfa <memcpy>
 800a4c6:	68a0      	ldr	r0, [r4, #8]
 800a4c8:	4642      	mov	r2, r8
 800a4ca:	19a9      	adds	r1, r5, r6
 800a4cc:	f00f fb95 	bl	8019bfa <memcpy>
 800a4d0:	e7bc      	b.n	800a44c <ucdr_serialize_int16_t+0x8c>
 800a4d2:	bf00      	nop

0800a4d4 <ucdr_deserialize_int16_t>:
 800a4d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4d8:	460d      	mov	r5, r1
 800a4da:	2102      	movs	r1, #2
 800a4dc:	4604      	mov	r4, r0
 800a4de:	f000 fd13 	bl	800af08 <ucdr_buffer_alignment>
 800a4e2:	4601      	mov	r1, r0
 800a4e4:	4620      	mov	r0, r4
 800a4e6:	f894 8015 	ldrb.w	r8, [r4, #21]
 800a4ea:	f000 fd51 	bl	800af90 <ucdr_advance_buffer>
 800a4ee:	2102      	movs	r1, #2
 800a4f0:	4620      	mov	r0, r4
 800a4f2:	f000 fca9 	bl	800ae48 <ucdr_check_buffer_available_for>
 800a4f6:	b1a8      	cbz	r0, 800a524 <ucdr_deserialize_int16_t+0x50>
 800a4f8:	7d22      	ldrb	r2, [r4, #20]
 800a4fa:	68a3      	ldr	r3, [r4, #8]
 800a4fc:	2a01      	cmp	r2, #1
 800a4fe:	d046      	beq.n	800a58e <ucdr_deserialize_int16_t+0xba>
 800a500:	785b      	ldrb	r3, [r3, #1]
 800a502:	702b      	strb	r3, [r5, #0]
 800a504:	68a3      	ldr	r3, [r4, #8]
 800a506:	781b      	ldrb	r3, [r3, #0]
 800a508:	706b      	strb	r3, [r5, #1]
 800a50a:	68a2      	ldr	r2, [r4, #8]
 800a50c:	6923      	ldr	r3, [r4, #16]
 800a50e:	3202      	adds	r2, #2
 800a510:	3302      	adds	r3, #2
 800a512:	2102      	movs	r1, #2
 800a514:	60a2      	str	r2, [r4, #8]
 800a516:	6123      	str	r3, [r4, #16]
 800a518:	7561      	strb	r1, [r4, #21]
 800a51a:	7da0      	ldrb	r0, [r4, #22]
 800a51c:	f080 0001 	eor.w	r0, r0, #1
 800a520:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a524:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800a528:	42be      	cmp	r6, r7
 800a52a:	d920      	bls.n	800a56e <ucdr_deserialize_int16_t+0x9a>
 800a52c:	6923      	ldr	r3, [r4, #16]
 800a52e:	60a6      	str	r6, [r4, #8]
 800a530:	1bf6      	subs	r6, r6, r7
 800a532:	4433      	add	r3, r6
 800a534:	f1c6 0902 	rsb	r9, r6, #2
 800a538:	6123      	str	r3, [r4, #16]
 800a53a:	4649      	mov	r1, r9
 800a53c:	4620      	mov	r0, r4
 800a53e:	f000 fc8f 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 800a542:	b338      	cbz	r0, 800a594 <ucdr_deserialize_int16_t+0xc0>
 800a544:	7d23      	ldrb	r3, [r4, #20]
 800a546:	2b01      	cmp	r3, #1
 800a548:	d034      	beq.n	800a5b4 <ucdr_deserialize_int16_t+0xe0>
 800a54a:	787b      	ldrb	r3, [r7, #1]
 800a54c:	702b      	strb	r3, [r5, #0]
 800a54e:	783b      	ldrb	r3, [r7, #0]
 800a550:	706b      	strb	r3, [r5, #1]
 800a552:	6923      	ldr	r3, [r4, #16]
 800a554:	68a2      	ldr	r2, [r4, #8]
 800a556:	7da0      	ldrb	r0, [r4, #22]
 800a558:	2102      	movs	r1, #2
 800a55a:	3302      	adds	r3, #2
 800a55c:	444a      	add	r2, r9
 800a55e:	1b9b      	subs	r3, r3, r6
 800a560:	7561      	strb	r1, [r4, #21]
 800a562:	60a2      	str	r2, [r4, #8]
 800a564:	6123      	str	r3, [r4, #16]
 800a566:	f080 0001 	eor.w	r0, r0, #1
 800a56a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a56e:	2102      	movs	r1, #2
 800a570:	4620      	mov	r0, r4
 800a572:	f000 fc75 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 800a576:	2800      	cmp	r0, #0
 800a578:	d0cf      	beq.n	800a51a <ucdr_deserialize_int16_t+0x46>
 800a57a:	7d23      	ldrb	r3, [r4, #20]
 800a57c:	68a2      	ldr	r2, [r4, #8]
 800a57e:	2b01      	cmp	r3, #1
 800a580:	d015      	beq.n	800a5ae <ucdr_deserialize_int16_t+0xda>
 800a582:	7853      	ldrb	r3, [r2, #1]
 800a584:	702b      	strb	r3, [r5, #0]
 800a586:	68a3      	ldr	r3, [r4, #8]
 800a588:	781b      	ldrb	r3, [r3, #0]
 800a58a:	706b      	strb	r3, [r5, #1]
 800a58c:	e7bd      	b.n	800a50a <ucdr_deserialize_int16_t+0x36>
 800a58e:	881b      	ldrh	r3, [r3, #0]
 800a590:	802b      	strh	r3, [r5, #0]
 800a592:	e7ba      	b.n	800a50a <ucdr_deserialize_int16_t+0x36>
 800a594:	68a2      	ldr	r2, [r4, #8]
 800a596:	6923      	ldr	r3, [r4, #16]
 800a598:	7da0      	ldrb	r0, [r4, #22]
 800a59a:	f884 8015 	strb.w	r8, [r4, #21]
 800a59e:	1b92      	subs	r2, r2, r6
 800a5a0:	1b9b      	subs	r3, r3, r6
 800a5a2:	60a2      	str	r2, [r4, #8]
 800a5a4:	6123      	str	r3, [r4, #16]
 800a5a6:	f080 0001 	eor.w	r0, r0, #1
 800a5aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a5ae:	8813      	ldrh	r3, [r2, #0]
 800a5b0:	802b      	strh	r3, [r5, #0]
 800a5b2:	e7aa      	b.n	800a50a <ucdr_deserialize_int16_t+0x36>
 800a5b4:	4639      	mov	r1, r7
 800a5b6:	4632      	mov	r2, r6
 800a5b8:	4628      	mov	r0, r5
 800a5ba:	f00f fb1e 	bl	8019bfa <memcpy>
 800a5be:	68a1      	ldr	r1, [r4, #8]
 800a5c0:	464a      	mov	r2, r9
 800a5c2:	19a8      	adds	r0, r5, r6
 800a5c4:	f00f fb19 	bl	8019bfa <memcpy>
 800a5c8:	e7c3      	b.n	800a552 <ucdr_deserialize_int16_t+0x7e>
 800a5ca:	bf00      	nop

0800a5cc <ucdr_serialize_int32_t>:
 800a5cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5d0:	b082      	sub	sp, #8
 800a5d2:	4604      	mov	r4, r0
 800a5d4:	9101      	str	r1, [sp, #4]
 800a5d6:	2104      	movs	r1, #4
 800a5d8:	f000 fc96 	bl	800af08 <ucdr_buffer_alignment>
 800a5dc:	4601      	mov	r1, r0
 800a5de:	4620      	mov	r0, r4
 800a5e0:	7d67      	ldrb	r7, [r4, #21]
 800a5e2:	f000 fcd5 	bl	800af90 <ucdr_advance_buffer>
 800a5e6:	2104      	movs	r1, #4
 800a5e8:	4620      	mov	r0, r4
 800a5ea:	f000 fc2d 	bl	800ae48 <ucdr_check_buffer_available_for>
 800a5ee:	b300      	cbz	r0, 800a632 <ucdr_serialize_int32_t+0x66>
 800a5f0:	7d22      	ldrb	r2, [r4, #20]
 800a5f2:	68a3      	ldr	r3, [r4, #8]
 800a5f4:	2a01      	cmp	r2, #1
 800a5f6:	d05d      	beq.n	800a6b4 <ucdr_serialize_int32_t+0xe8>
 800a5f8:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800a5fc:	701a      	strb	r2, [r3, #0]
 800a5fe:	68a3      	ldr	r3, [r4, #8]
 800a600:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800a604:	705a      	strb	r2, [r3, #1]
 800a606:	68a3      	ldr	r3, [r4, #8]
 800a608:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800a60c:	709a      	strb	r2, [r3, #2]
 800a60e:	68a3      	ldr	r3, [r4, #8]
 800a610:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800a614:	70da      	strb	r2, [r3, #3]
 800a616:	68a2      	ldr	r2, [r4, #8]
 800a618:	6923      	ldr	r3, [r4, #16]
 800a61a:	3204      	adds	r2, #4
 800a61c:	3304      	adds	r3, #4
 800a61e:	2104      	movs	r1, #4
 800a620:	60a2      	str	r2, [r4, #8]
 800a622:	6123      	str	r3, [r4, #16]
 800a624:	7561      	strb	r1, [r4, #21]
 800a626:	7da0      	ldrb	r0, [r4, #22]
 800a628:	f080 0001 	eor.w	r0, r0, #1
 800a62c:	b002      	add	sp, #8
 800a62e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a632:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800a636:	42ab      	cmp	r3, r5
 800a638:	d92e      	bls.n	800a698 <ucdr_serialize_int32_t+0xcc>
 800a63a:	1b5e      	subs	r6, r3, r5
 800a63c:	60a3      	str	r3, [r4, #8]
 800a63e:	6923      	ldr	r3, [r4, #16]
 800a640:	f1c6 0804 	rsb	r8, r6, #4
 800a644:	4433      	add	r3, r6
 800a646:	6123      	str	r3, [r4, #16]
 800a648:	4641      	mov	r1, r8
 800a64a:	4620      	mov	r0, r4
 800a64c:	f000 fc08 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 800a650:	b398      	cbz	r0, 800a6ba <ucdr_serialize_int32_t+0xee>
 800a652:	7d23      	ldrb	r3, [r4, #20]
 800a654:	2b01      	cmp	r3, #1
 800a656:	d046      	beq.n	800a6e6 <ucdr_serialize_int32_t+0x11a>
 800a658:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800a65c:	702b      	strb	r3, [r5, #0]
 800a65e:	2e01      	cmp	r6, #1
 800a660:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800a664:	706b      	strb	r3, [r5, #1]
 800a666:	d035      	beq.n	800a6d4 <ucdr_serialize_int32_t+0x108>
 800a668:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800a66c:	70ab      	strb	r3, [r5, #2]
 800a66e:	2e02      	cmp	r6, #2
 800a670:	d034      	beq.n	800a6dc <ucdr_serialize_int32_t+0x110>
 800a672:	3503      	adds	r5, #3
 800a674:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800a678:	702b      	strb	r3, [r5, #0]
 800a67a:	6923      	ldr	r3, [r4, #16]
 800a67c:	68a2      	ldr	r2, [r4, #8]
 800a67e:	7da0      	ldrb	r0, [r4, #22]
 800a680:	3304      	adds	r3, #4
 800a682:	4442      	add	r2, r8
 800a684:	1b9b      	subs	r3, r3, r6
 800a686:	2104      	movs	r1, #4
 800a688:	f080 0001 	eor.w	r0, r0, #1
 800a68c:	60a2      	str	r2, [r4, #8]
 800a68e:	6123      	str	r3, [r4, #16]
 800a690:	7561      	strb	r1, [r4, #21]
 800a692:	b002      	add	sp, #8
 800a694:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a698:	2104      	movs	r1, #4
 800a69a:	4620      	mov	r0, r4
 800a69c:	f000 fbe0 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 800a6a0:	2800      	cmp	r0, #0
 800a6a2:	d0c0      	beq.n	800a626 <ucdr_serialize_int32_t+0x5a>
 800a6a4:	7d23      	ldrb	r3, [r4, #20]
 800a6a6:	68a2      	ldr	r2, [r4, #8]
 800a6a8:	2b01      	cmp	r3, #1
 800a6aa:	d019      	beq.n	800a6e0 <ucdr_serialize_int32_t+0x114>
 800a6ac:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800a6b0:	7013      	strb	r3, [r2, #0]
 800a6b2:	e7a4      	b.n	800a5fe <ucdr_serialize_int32_t+0x32>
 800a6b4:	9a01      	ldr	r2, [sp, #4]
 800a6b6:	601a      	str	r2, [r3, #0]
 800a6b8:	e7ad      	b.n	800a616 <ucdr_serialize_int32_t+0x4a>
 800a6ba:	68a2      	ldr	r2, [r4, #8]
 800a6bc:	6923      	ldr	r3, [r4, #16]
 800a6be:	7da0      	ldrb	r0, [r4, #22]
 800a6c0:	7567      	strb	r7, [r4, #21]
 800a6c2:	1b92      	subs	r2, r2, r6
 800a6c4:	1b9b      	subs	r3, r3, r6
 800a6c6:	f080 0001 	eor.w	r0, r0, #1
 800a6ca:	60a2      	str	r2, [r4, #8]
 800a6cc:	6123      	str	r3, [r4, #16]
 800a6ce:	b002      	add	sp, #8
 800a6d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a6d4:	68a3      	ldr	r3, [r4, #8]
 800a6d6:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800a6da:	701a      	strb	r2, [r3, #0]
 800a6dc:	68a5      	ldr	r5, [r4, #8]
 800a6de:	e7c9      	b.n	800a674 <ucdr_serialize_int32_t+0xa8>
 800a6e0:	9b01      	ldr	r3, [sp, #4]
 800a6e2:	6013      	str	r3, [r2, #0]
 800a6e4:	e797      	b.n	800a616 <ucdr_serialize_int32_t+0x4a>
 800a6e6:	4628      	mov	r0, r5
 800a6e8:	ad01      	add	r5, sp, #4
 800a6ea:	4632      	mov	r2, r6
 800a6ec:	4629      	mov	r1, r5
 800a6ee:	f00f fa84 	bl	8019bfa <memcpy>
 800a6f2:	68a0      	ldr	r0, [r4, #8]
 800a6f4:	4642      	mov	r2, r8
 800a6f6:	19a9      	adds	r1, r5, r6
 800a6f8:	f00f fa7f 	bl	8019bfa <memcpy>
 800a6fc:	e7bd      	b.n	800a67a <ucdr_serialize_int32_t+0xae>
 800a6fe:	bf00      	nop

0800a700 <ucdr_deserialize_int32_t>:
 800a700:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a704:	460d      	mov	r5, r1
 800a706:	2104      	movs	r1, #4
 800a708:	4604      	mov	r4, r0
 800a70a:	f000 fbfd 	bl	800af08 <ucdr_buffer_alignment>
 800a70e:	4601      	mov	r1, r0
 800a710:	4620      	mov	r0, r4
 800a712:	f894 8015 	ldrb.w	r8, [r4, #21]
 800a716:	f000 fc3b 	bl	800af90 <ucdr_advance_buffer>
 800a71a:	2104      	movs	r1, #4
 800a71c:	4620      	mov	r0, r4
 800a71e:	f000 fb93 	bl	800ae48 <ucdr_check_buffer_available_for>
 800a722:	b1d8      	cbz	r0, 800a75c <ucdr_deserialize_int32_t+0x5c>
 800a724:	7d22      	ldrb	r2, [r4, #20]
 800a726:	68a3      	ldr	r3, [r4, #8]
 800a728:	2a01      	cmp	r2, #1
 800a72a:	d052      	beq.n	800a7d2 <ucdr_deserialize_int32_t+0xd2>
 800a72c:	78db      	ldrb	r3, [r3, #3]
 800a72e:	702b      	strb	r3, [r5, #0]
 800a730:	68a3      	ldr	r3, [r4, #8]
 800a732:	789b      	ldrb	r3, [r3, #2]
 800a734:	706b      	strb	r3, [r5, #1]
 800a736:	68a3      	ldr	r3, [r4, #8]
 800a738:	785b      	ldrb	r3, [r3, #1]
 800a73a:	70ab      	strb	r3, [r5, #2]
 800a73c:	68a3      	ldr	r3, [r4, #8]
 800a73e:	781b      	ldrb	r3, [r3, #0]
 800a740:	70eb      	strb	r3, [r5, #3]
 800a742:	68a2      	ldr	r2, [r4, #8]
 800a744:	6923      	ldr	r3, [r4, #16]
 800a746:	3204      	adds	r2, #4
 800a748:	3304      	adds	r3, #4
 800a74a:	2104      	movs	r1, #4
 800a74c:	60a2      	str	r2, [r4, #8]
 800a74e:	6123      	str	r3, [r4, #16]
 800a750:	7561      	strb	r1, [r4, #21]
 800a752:	7da0      	ldrb	r0, [r4, #22]
 800a754:	f080 0001 	eor.w	r0, r0, #1
 800a758:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a75c:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800a760:	42b7      	cmp	r7, r6
 800a762:	d92a      	bls.n	800a7ba <ucdr_deserialize_int32_t+0xba>
 800a764:	6923      	ldr	r3, [r4, #16]
 800a766:	60a7      	str	r7, [r4, #8]
 800a768:	1bbf      	subs	r7, r7, r6
 800a76a:	443b      	add	r3, r7
 800a76c:	f1c7 0904 	rsb	r9, r7, #4
 800a770:	6123      	str	r3, [r4, #16]
 800a772:	4649      	mov	r1, r9
 800a774:	4620      	mov	r0, r4
 800a776:	f000 fb73 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 800a77a:	b368      	cbz	r0, 800a7d8 <ucdr_deserialize_int32_t+0xd8>
 800a77c:	7d23      	ldrb	r3, [r4, #20]
 800a77e:	2b01      	cmp	r3, #1
 800a780:	d040      	beq.n	800a804 <ucdr_deserialize_int32_t+0x104>
 800a782:	78f3      	ldrb	r3, [r6, #3]
 800a784:	702b      	strb	r3, [r5, #0]
 800a786:	78b3      	ldrb	r3, [r6, #2]
 800a788:	706b      	strb	r3, [r5, #1]
 800a78a:	2f01      	cmp	r7, #1
 800a78c:	d031      	beq.n	800a7f2 <ucdr_deserialize_int32_t+0xf2>
 800a78e:	7873      	ldrb	r3, [r6, #1]
 800a790:	70ab      	strb	r3, [r5, #2]
 800a792:	2f02      	cmp	r7, #2
 800a794:	f105 0503 	add.w	r5, r5, #3
 800a798:	d02f      	beq.n	800a7fa <ucdr_deserialize_int32_t+0xfa>
 800a79a:	7833      	ldrb	r3, [r6, #0]
 800a79c:	702b      	strb	r3, [r5, #0]
 800a79e:	6923      	ldr	r3, [r4, #16]
 800a7a0:	68a2      	ldr	r2, [r4, #8]
 800a7a2:	7da0      	ldrb	r0, [r4, #22]
 800a7a4:	2104      	movs	r1, #4
 800a7a6:	3304      	adds	r3, #4
 800a7a8:	444a      	add	r2, r9
 800a7aa:	1bdb      	subs	r3, r3, r7
 800a7ac:	7561      	strb	r1, [r4, #21]
 800a7ae:	60a2      	str	r2, [r4, #8]
 800a7b0:	6123      	str	r3, [r4, #16]
 800a7b2:	f080 0001 	eor.w	r0, r0, #1
 800a7b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a7ba:	2104      	movs	r1, #4
 800a7bc:	4620      	mov	r0, r4
 800a7be:	f000 fb4f 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 800a7c2:	2800      	cmp	r0, #0
 800a7c4:	d0c5      	beq.n	800a752 <ucdr_deserialize_int32_t+0x52>
 800a7c6:	7d23      	ldrb	r3, [r4, #20]
 800a7c8:	68a2      	ldr	r2, [r4, #8]
 800a7ca:	2b01      	cmp	r3, #1
 800a7cc:	d017      	beq.n	800a7fe <ucdr_deserialize_int32_t+0xfe>
 800a7ce:	78d3      	ldrb	r3, [r2, #3]
 800a7d0:	e7ad      	b.n	800a72e <ucdr_deserialize_int32_t+0x2e>
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	602b      	str	r3, [r5, #0]
 800a7d6:	e7b4      	b.n	800a742 <ucdr_deserialize_int32_t+0x42>
 800a7d8:	68a2      	ldr	r2, [r4, #8]
 800a7da:	6923      	ldr	r3, [r4, #16]
 800a7dc:	7da0      	ldrb	r0, [r4, #22]
 800a7de:	f884 8015 	strb.w	r8, [r4, #21]
 800a7e2:	1bd2      	subs	r2, r2, r7
 800a7e4:	1bdb      	subs	r3, r3, r7
 800a7e6:	60a2      	str	r2, [r4, #8]
 800a7e8:	6123      	str	r3, [r4, #16]
 800a7ea:	f080 0001 	eor.w	r0, r0, #1
 800a7ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a7f2:	68a3      	ldr	r3, [r4, #8]
 800a7f4:	785b      	ldrb	r3, [r3, #1]
 800a7f6:	70ab      	strb	r3, [r5, #2]
 800a7f8:	3503      	adds	r5, #3
 800a7fa:	68a6      	ldr	r6, [r4, #8]
 800a7fc:	e7cd      	b.n	800a79a <ucdr_deserialize_int32_t+0x9a>
 800a7fe:	6813      	ldr	r3, [r2, #0]
 800a800:	602b      	str	r3, [r5, #0]
 800a802:	e79e      	b.n	800a742 <ucdr_deserialize_int32_t+0x42>
 800a804:	4631      	mov	r1, r6
 800a806:	463a      	mov	r2, r7
 800a808:	4628      	mov	r0, r5
 800a80a:	f00f f9f6 	bl	8019bfa <memcpy>
 800a80e:	68a1      	ldr	r1, [r4, #8]
 800a810:	464a      	mov	r2, r9
 800a812:	19e8      	adds	r0, r5, r7
 800a814:	f00f f9f1 	bl	8019bfa <memcpy>
 800a818:	e7c1      	b.n	800a79e <ucdr_deserialize_int32_t+0x9e>
 800a81a:	bf00      	nop

0800a81c <ucdr_serialize_double>:
 800a81c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a820:	2108      	movs	r1, #8
 800a822:	b082      	sub	sp, #8
 800a824:	4604      	mov	r4, r0
 800a826:	ed8d 0b00 	vstr	d0, [sp]
 800a82a:	f000 fb6d 	bl	800af08 <ucdr_buffer_alignment>
 800a82e:	4601      	mov	r1, r0
 800a830:	4620      	mov	r0, r4
 800a832:	7d67      	ldrb	r7, [r4, #21]
 800a834:	f000 fbac 	bl	800af90 <ucdr_advance_buffer>
 800a838:	2108      	movs	r1, #8
 800a83a:	4620      	mov	r0, r4
 800a83c:	f000 fb04 	bl	800ae48 <ucdr_check_buffer_available_for>
 800a840:	2800      	cmp	r0, #0
 800a842:	d14d      	bne.n	800a8e0 <ucdr_serialize_double+0xc4>
 800a844:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800a848:	42ab      	cmp	r3, r5
 800a84a:	d944      	bls.n	800a8d6 <ucdr_serialize_double+0xba>
 800a84c:	1b5e      	subs	r6, r3, r5
 800a84e:	60a3      	str	r3, [r4, #8]
 800a850:	6923      	ldr	r3, [r4, #16]
 800a852:	f1c6 0808 	rsb	r8, r6, #8
 800a856:	4433      	add	r3, r6
 800a858:	6123      	str	r3, [r4, #16]
 800a85a:	4641      	mov	r1, r8
 800a85c:	4620      	mov	r0, r4
 800a85e:	f000 faff 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 800a862:	2800      	cmp	r0, #0
 800a864:	d072      	beq.n	800a94c <ucdr_serialize_double+0x130>
 800a866:	7d23      	ldrb	r3, [r4, #20]
 800a868:	2b01      	cmp	r3, #1
 800a86a:	f000 8092 	beq.w	800a992 <ucdr_serialize_double+0x176>
 800a86e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800a872:	702b      	strb	r3, [r5, #0]
 800a874:	2e01      	cmp	r6, #1
 800a876:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800a87a:	706b      	strb	r3, [r5, #1]
 800a87c:	d073      	beq.n	800a966 <ucdr_serialize_double+0x14a>
 800a87e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800a882:	70ab      	strb	r3, [r5, #2]
 800a884:	2e02      	cmp	r6, #2
 800a886:	d072      	beq.n	800a96e <ucdr_serialize_double+0x152>
 800a888:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800a88c:	70eb      	strb	r3, [r5, #3]
 800a88e:	2e03      	cmp	r6, #3
 800a890:	d071      	beq.n	800a976 <ucdr_serialize_double+0x15a>
 800a892:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800a896:	712b      	strb	r3, [r5, #4]
 800a898:	2e04      	cmp	r6, #4
 800a89a:	d070      	beq.n	800a97e <ucdr_serialize_double+0x162>
 800a89c:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800a8a0:	716b      	strb	r3, [r5, #5]
 800a8a2:	2e05      	cmp	r6, #5
 800a8a4:	d06f      	beq.n	800a986 <ucdr_serialize_double+0x16a>
 800a8a6:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800a8aa:	71ab      	strb	r3, [r5, #6]
 800a8ac:	2e06      	cmp	r6, #6
 800a8ae:	d06e      	beq.n	800a98e <ucdr_serialize_double+0x172>
 800a8b0:	3507      	adds	r5, #7
 800a8b2:	f89d 3000 	ldrb.w	r3, [sp]
 800a8b6:	702b      	strb	r3, [r5, #0]
 800a8b8:	6923      	ldr	r3, [r4, #16]
 800a8ba:	68a2      	ldr	r2, [r4, #8]
 800a8bc:	7da0      	ldrb	r0, [r4, #22]
 800a8be:	3308      	adds	r3, #8
 800a8c0:	4442      	add	r2, r8
 800a8c2:	1b9b      	subs	r3, r3, r6
 800a8c4:	2108      	movs	r1, #8
 800a8c6:	f080 0001 	eor.w	r0, r0, #1
 800a8ca:	60a2      	str	r2, [r4, #8]
 800a8cc:	6123      	str	r3, [r4, #16]
 800a8ce:	7561      	strb	r1, [r4, #21]
 800a8d0:	b002      	add	sp, #8
 800a8d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8d6:	2108      	movs	r1, #8
 800a8d8:	4620      	mov	r0, r4
 800a8da:	f000 fac1 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 800a8de:	b350      	cbz	r0, 800a936 <ucdr_serialize_double+0x11a>
 800a8e0:	7d22      	ldrb	r2, [r4, #20]
 800a8e2:	68a3      	ldr	r3, [r4, #8]
 800a8e4:	2a01      	cmp	r2, #1
 800a8e6:	d02c      	beq.n	800a942 <ucdr_serialize_double+0x126>
 800a8e8:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800a8ec:	701a      	strb	r2, [r3, #0]
 800a8ee:	68a3      	ldr	r3, [r4, #8]
 800a8f0:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800a8f4:	705a      	strb	r2, [r3, #1]
 800a8f6:	68a3      	ldr	r3, [r4, #8]
 800a8f8:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800a8fc:	709a      	strb	r2, [r3, #2]
 800a8fe:	68a3      	ldr	r3, [r4, #8]
 800a900:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800a904:	70da      	strb	r2, [r3, #3]
 800a906:	68a3      	ldr	r3, [r4, #8]
 800a908:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800a90c:	711a      	strb	r2, [r3, #4]
 800a90e:	68a3      	ldr	r3, [r4, #8]
 800a910:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800a914:	715a      	strb	r2, [r3, #5]
 800a916:	68a3      	ldr	r3, [r4, #8]
 800a918:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800a91c:	719a      	strb	r2, [r3, #6]
 800a91e:	68a3      	ldr	r3, [r4, #8]
 800a920:	f89d 2000 	ldrb.w	r2, [sp]
 800a924:	71da      	strb	r2, [r3, #7]
 800a926:	68a2      	ldr	r2, [r4, #8]
 800a928:	6923      	ldr	r3, [r4, #16]
 800a92a:	3208      	adds	r2, #8
 800a92c:	3308      	adds	r3, #8
 800a92e:	2108      	movs	r1, #8
 800a930:	60a2      	str	r2, [r4, #8]
 800a932:	6123      	str	r3, [r4, #16]
 800a934:	7561      	strb	r1, [r4, #21]
 800a936:	7da0      	ldrb	r0, [r4, #22]
 800a938:	f080 0001 	eor.w	r0, r0, #1
 800a93c:	b002      	add	sp, #8
 800a93e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a942:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a946:	6019      	str	r1, [r3, #0]
 800a948:	605a      	str	r2, [r3, #4]
 800a94a:	e7ec      	b.n	800a926 <ucdr_serialize_double+0x10a>
 800a94c:	68a2      	ldr	r2, [r4, #8]
 800a94e:	6923      	ldr	r3, [r4, #16]
 800a950:	7da0      	ldrb	r0, [r4, #22]
 800a952:	7567      	strb	r7, [r4, #21]
 800a954:	1b92      	subs	r2, r2, r6
 800a956:	1b9b      	subs	r3, r3, r6
 800a958:	f080 0001 	eor.w	r0, r0, #1
 800a95c:	60a2      	str	r2, [r4, #8]
 800a95e:	6123      	str	r3, [r4, #16]
 800a960:	b002      	add	sp, #8
 800a962:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a966:	68a3      	ldr	r3, [r4, #8]
 800a968:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800a96c:	701a      	strb	r2, [r3, #0]
 800a96e:	68a3      	ldr	r3, [r4, #8]
 800a970:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800a974:	701a      	strb	r2, [r3, #0]
 800a976:	68a3      	ldr	r3, [r4, #8]
 800a978:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800a97c:	701a      	strb	r2, [r3, #0]
 800a97e:	68a3      	ldr	r3, [r4, #8]
 800a980:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800a984:	701a      	strb	r2, [r3, #0]
 800a986:	68a3      	ldr	r3, [r4, #8]
 800a988:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800a98c:	701a      	strb	r2, [r3, #0]
 800a98e:	68a5      	ldr	r5, [r4, #8]
 800a990:	e78f      	b.n	800a8b2 <ucdr_serialize_double+0x96>
 800a992:	4628      	mov	r0, r5
 800a994:	466d      	mov	r5, sp
 800a996:	4632      	mov	r2, r6
 800a998:	4629      	mov	r1, r5
 800a99a:	f00f f92e 	bl	8019bfa <memcpy>
 800a99e:	68a0      	ldr	r0, [r4, #8]
 800a9a0:	4642      	mov	r2, r8
 800a9a2:	19a9      	adds	r1, r5, r6
 800a9a4:	f00f f929 	bl	8019bfa <memcpy>
 800a9a8:	e786      	b.n	800a8b8 <ucdr_serialize_double+0x9c>
 800a9aa:	bf00      	nop

0800a9ac <ucdr_serialize_endian_double>:
 800a9ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a9b0:	460e      	mov	r6, r1
 800a9b2:	b083      	sub	sp, #12
 800a9b4:	2108      	movs	r1, #8
 800a9b6:	4604      	mov	r4, r0
 800a9b8:	ed8d 0b00 	vstr	d0, [sp]
 800a9bc:	f000 faa4 	bl	800af08 <ucdr_buffer_alignment>
 800a9c0:	4601      	mov	r1, r0
 800a9c2:	4620      	mov	r0, r4
 800a9c4:	f894 8015 	ldrb.w	r8, [r4, #21]
 800a9c8:	f000 fae2 	bl	800af90 <ucdr_advance_buffer>
 800a9cc:	2108      	movs	r1, #8
 800a9ce:	4620      	mov	r0, r4
 800a9d0:	f000 fa3a 	bl	800ae48 <ucdr_check_buffer_available_for>
 800a9d4:	2800      	cmp	r0, #0
 800a9d6:	d14c      	bne.n	800aa72 <ucdr_serialize_endian_double+0xc6>
 800a9d8:	e9d4 5701 	ldrd	r5, r7, [r4, #4]
 800a9dc:	42bd      	cmp	r5, r7
 800a9de:	d943      	bls.n	800aa68 <ucdr_serialize_endian_double+0xbc>
 800a9e0:	6923      	ldr	r3, [r4, #16]
 800a9e2:	60a5      	str	r5, [r4, #8]
 800a9e4:	1bed      	subs	r5, r5, r7
 800a9e6:	442b      	add	r3, r5
 800a9e8:	f1c5 0908 	rsb	r9, r5, #8
 800a9ec:	6123      	str	r3, [r4, #16]
 800a9ee:	4649      	mov	r1, r9
 800a9f0:	4620      	mov	r0, r4
 800a9f2:	f000 fa35 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 800a9f6:	2800      	cmp	r0, #0
 800a9f8:	d070      	beq.n	800aadc <ucdr_serialize_endian_double+0x130>
 800a9fa:	2e01      	cmp	r6, #1
 800a9fc:	f000 8092 	beq.w	800ab24 <ucdr_serialize_endian_double+0x178>
 800aa00:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800aa04:	703b      	strb	r3, [r7, #0]
 800aa06:	2d01      	cmp	r5, #1
 800aa08:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800aa0c:	707b      	strb	r3, [r7, #1]
 800aa0e:	d073      	beq.n	800aaf8 <ucdr_serialize_endian_double+0x14c>
 800aa10:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800aa14:	70bb      	strb	r3, [r7, #2]
 800aa16:	2d02      	cmp	r5, #2
 800aa18:	d072      	beq.n	800ab00 <ucdr_serialize_endian_double+0x154>
 800aa1a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800aa1e:	70fb      	strb	r3, [r7, #3]
 800aa20:	2d03      	cmp	r5, #3
 800aa22:	d071      	beq.n	800ab08 <ucdr_serialize_endian_double+0x15c>
 800aa24:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800aa28:	713b      	strb	r3, [r7, #4]
 800aa2a:	2d04      	cmp	r5, #4
 800aa2c:	d070      	beq.n	800ab10 <ucdr_serialize_endian_double+0x164>
 800aa2e:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800aa32:	717b      	strb	r3, [r7, #5]
 800aa34:	2d05      	cmp	r5, #5
 800aa36:	d06f      	beq.n	800ab18 <ucdr_serialize_endian_double+0x16c>
 800aa38:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800aa3c:	71bb      	strb	r3, [r7, #6]
 800aa3e:	2d06      	cmp	r5, #6
 800aa40:	d06e      	beq.n	800ab20 <ucdr_serialize_endian_double+0x174>
 800aa42:	3707      	adds	r7, #7
 800aa44:	f89d 3000 	ldrb.w	r3, [sp]
 800aa48:	703b      	strb	r3, [r7, #0]
 800aa4a:	6923      	ldr	r3, [r4, #16]
 800aa4c:	68a2      	ldr	r2, [r4, #8]
 800aa4e:	7da0      	ldrb	r0, [r4, #22]
 800aa50:	3308      	adds	r3, #8
 800aa52:	444a      	add	r2, r9
 800aa54:	1b5b      	subs	r3, r3, r5
 800aa56:	2108      	movs	r1, #8
 800aa58:	f080 0001 	eor.w	r0, r0, #1
 800aa5c:	60a2      	str	r2, [r4, #8]
 800aa5e:	6123      	str	r3, [r4, #16]
 800aa60:	7561      	strb	r1, [r4, #21]
 800aa62:	b003      	add	sp, #12
 800aa64:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aa68:	2108      	movs	r1, #8
 800aa6a:	4620      	mov	r0, r4
 800aa6c:	f000 f9f8 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 800aa70:	b348      	cbz	r0, 800aac6 <ucdr_serialize_endian_double+0x11a>
 800aa72:	2e01      	cmp	r6, #1
 800aa74:	68a3      	ldr	r3, [r4, #8]
 800aa76:	d02c      	beq.n	800aad2 <ucdr_serialize_endian_double+0x126>
 800aa78:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800aa7c:	701a      	strb	r2, [r3, #0]
 800aa7e:	68a3      	ldr	r3, [r4, #8]
 800aa80:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800aa84:	705a      	strb	r2, [r3, #1]
 800aa86:	68a3      	ldr	r3, [r4, #8]
 800aa88:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800aa8c:	709a      	strb	r2, [r3, #2]
 800aa8e:	68a3      	ldr	r3, [r4, #8]
 800aa90:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800aa94:	70da      	strb	r2, [r3, #3]
 800aa96:	68a3      	ldr	r3, [r4, #8]
 800aa98:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800aa9c:	711a      	strb	r2, [r3, #4]
 800aa9e:	68a3      	ldr	r3, [r4, #8]
 800aaa0:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800aaa4:	715a      	strb	r2, [r3, #5]
 800aaa6:	68a3      	ldr	r3, [r4, #8]
 800aaa8:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800aaac:	719a      	strb	r2, [r3, #6]
 800aaae:	68a3      	ldr	r3, [r4, #8]
 800aab0:	f89d 2000 	ldrb.w	r2, [sp]
 800aab4:	71da      	strb	r2, [r3, #7]
 800aab6:	68a2      	ldr	r2, [r4, #8]
 800aab8:	6923      	ldr	r3, [r4, #16]
 800aaba:	3208      	adds	r2, #8
 800aabc:	3308      	adds	r3, #8
 800aabe:	2108      	movs	r1, #8
 800aac0:	60a2      	str	r2, [r4, #8]
 800aac2:	6123      	str	r3, [r4, #16]
 800aac4:	7561      	strb	r1, [r4, #21]
 800aac6:	7da0      	ldrb	r0, [r4, #22]
 800aac8:	f080 0001 	eor.w	r0, r0, #1
 800aacc:	b003      	add	sp, #12
 800aace:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aad2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800aad6:	6019      	str	r1, [r3, #0]
 800aad8:	605a      	str	r2, [r3, #4]
 800aada:	e7ec      	b.n	800aab6 <ucdr_serialize_endian_double+0x10a>
 800aadc:	68a2      	ldr	r2, [r4, #8]
 800aade:	6923      	ldr	r3, [r4, #16]
 800aae0:	7da0      	ldrb	r0, [r4, #22]
 800aae2:	f884 8015 	strb.w	r8, [r4, #21]
 800aae6:	1b52      	subs	r2, r2, r5
 800aae8:	1b5b      	subs	r3, r3, r5
 800aaea:	f080 0001 	eor.w	r0, r0, #1
 800aaee:	60a2      	str	r2, [r4, #8]
 800aaf0:	6123      	str	r3, [r4, #16]
 800aaf2:	b003      	add	sp, #12
 800aaf4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aaf8:	68a3      	ldr	r3, [r4, #8]
 800aafa:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800aafe:	701a      	strb	r2, [r3, #0]
 800ab00:	68a3      	ldr	r3, [r4, #8]
 800ab02:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800ab06:	701a      	strb	r2, [r3, #0]
 800ab08:	68a3      	ldr	r3, [r4, #8]
 800ab0a:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800ab0e:	701a      	strb	r2, [r3, #0]
 800ab10:	68a3      	ldr	r3, [r4, #8]
 800ab12:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800ab16:	701a      	strb	r2, [r3, #0]
 800ab18:	68a3      	ldr	r3, [r4, #8]
 800ab1a:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800ab1e:	701a      	strb	r2, [r3, #0]
 800ab20:	68a7      	ldr	r7, [r4, #8]
 800ab22:	e78f      	b.n	800aa44 <ucdr_serialize_endian_double+0x98>
 800ab24:	466e      	mov	r6, sp
 800ab26:	462a      	mov	r2, r5
 800ab28:	4631      	mov	r1, r6
 800ab2a:	4638      	mov	r0, r7
 800ab2c:	f00f f865 	bl	8019bfa <memcpy>
 800ab30:	68a0      	ldr	r0, [r4, #8]
 800ab32:	464a      	mov	r2, r9
 800ab34:	1971      	adds	r1, r6, r5
 800ab36:	f00f f860 	bl	8019bfa <memcpy>
 800ab3a:	e786      	b.n	800aa4a <ucdr_serialize_endian_double+0x9e>

0800ab3c <ucdr_deserialize_double>:
 800ab3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab40:	460d      	mov	r5, r1
 800ab42:	2108      	movs	r1, #8
 800ab44:	4604      	mov	r4, r0
 800ab46:	f000 f9df 	bl	800af08 <ucdr_buffer_alignment>
 800ab4a:	4601      	mov	r1, r0
 800ab4c:	4620      	mov	r0, r4
 800ab4e:	f894 8015 	ldrb.w	r8, [r4, #21]
 800ab52:	f000 fa1d 	bl	800af90 <ucdr_advance_buffer>
 800ab56:	2108      	movs	r1, #8
 800ab58:	4620      	mov	r0, r4
 800ab5a:	f000 f975 	bl	800ae48 <ucdr_check_buffer_available_for>
 800ab5e:	2800      	cmp	r0, #0
 800ab60:	d147      	bne.n	800abf2 <ucdr_deserialize_double+0xb6>
 800ab62:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800ab66:	42be      	cmp	r6, r7
 800ab68:	d93e      	bls.n	800abe8 <ucdr_deserialize_double+0xac>
 800ab6a:	6923      	ldr	r3, [r4, #16]
 800ab6c:	60a6      	str	r6, [r4, #8]
 800ab6e:	1bf6      	subs	r6, r6, r7
 800ab70:	4433      	add	r3, r6
 800ab72:	f1c6 0908 	rsb	r9, r6, #8
 800ab76:	6123      	str	r3, [r4, #16]
 800ab78:	4649      	mov	r1, r9
 800ab7a:	4620      	mov	r0, r4
 800ab7c:	f000 f970 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 800ab80:	2800      	cmp	r0, #0
 800ab82:	d063      	beq.n	800ac4c <ucdr_deserialize_double+0x110>
 800ab84:	7d23      	ldrb	r3, [r4, #20]
 800ab86:	2b01      	cmp	r3, #1
 800ab88:	f000 8083 	beq.w	800ac92 <ucdr_deserialize_double+0x156>
 800ab8c:	79fb      	ldrb	r3, [r7, #7]
 800ab8e:	702b      	strb	r3, [r5, #0]
 800ab90:	79bb      	ldrb	r3, [r7, #6]
 800ab92:	706b      	strb	r3, [r5, #1]
 800ab94:	2e01      	cmp	r6, #1
 800ab96:	d066      	beq.n	800ac66 <ucdr_deserialize_double+0x12a>
 800ab98:	797b      	ldrb	r3, [r7, #5]
 800ab9a:	70ab      	strb	r3, [r5, #2]
 800ab9c:	2e02      	cmp	r6, #2
 800ab9e:	f000 8089 	beq.w	800acb4 <ucdr_deserialize_double+0x178>
 800aba2:	793b      	ldrb	r3, [r7, #4]
 800aba4:	70eb      	strb	r3, [r5, #3]
 800aba6:	2e03      	cmp	r6, #3
 800aba8:	f000 8082 	beq.w	800acb0 <ucdr_deserialize_double+0x174>
 800abac:	78fb      	ldrb	r3, [r7, #3]
 800abae:	712b      	strb	r3, [r5, #4]
 800abb0:	2e04      	cmp	r6, #4
 800abb2:	d07b      	beq.n	800acac <ucdr_deserialize_double+0x170>
 800abb4:	78bb      	ldrb	r3, [r7, #2]
 800abb6:	716b      	strb	r3, [r5, #5]
 800abb8:	2e05      	cmp	r6, #5
 800abba:	d075      	beq.n	800aca8 <ucdr_deserialize_double+0x16c>
 800abbc:	787b      	ldrb	r3, [r7, #1]
 800abbe:	71ab      	strb	r3, [r5, #6]
 800abc0:	2e06      	cmp	r6, #6
 800abc2:	f105 0507 	add.w	r5, r5, #7
 800abc6:	d062      	beq.n	800ac8e <ucdr_deserialize_double+0x152>
 800abc8:	783b      	ldrb	r3, [r7, #0]
 800abca:	702b      	strb	r3, [r5, #0]
 800abcc:	6923      	ldr	r3, [r4, #16]
 800abce:	68a2      	ldr	r2, [r4, #8]
 800abd0:	7da0      	ldrb	r0, [r4, #22]
 800abd2:	2108      	movs	r1, #8
 800abd4:	3308      	adds	r3, #8
 800abd6:	444a      	add	r2, r9
 800abd8:	1b9b      	subs	r3, r3, r6
 800abda:	7561      	strb	r1, [r4, #21]
 800abdc:	60a2      	str	r2, [r4, #8]
 800abde:	6123      	str	r3, [r4, #16]
 800abe0:	f080 0001 	eor.w	r0, r0, #1
 800abe4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800abe8:	2108      	movs	r1, #8
 800abea:	4620      	mov	r0, r4
 800abec:	f000 f938 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 800abf0:	b310      	cbz	r0, 800ac38 <ucdr_deserialize_double+0xfc>
 800abf2:	7d22      	ldrb	r2, [r4, #20]
 800abf4:	68a3      	ldr	r3, [r4, #8]
 800abf6:	2a01      	cmp	r2, #1
 800abf8:	d023      	beq.n	800ac42 <ucdr_deserialize_double+0x106>
 800abfa:	79db      	ldrb	r3, [r3, #7]
 800abfc:	702b      	strb	r3, [r5, #0]
 800abfe:	68a3      	ldr	r3, [r4, #8]
 800ac00:	799b      	ldrb	r3, [r3, #6]
 800ac02:	706b      	strb	r3, [r5, #1]
 800ac04:	68a3      	ldr	r3, [r4, #8]
 800ac06:	795b      	ldrb	r3, [r3, #5]
 800ac08:	70ab      	strb	r3, [r5, #2]
 800ac0a:	68a3      	ldr	r3, [r4, #8]
 800ac0c:	791b      	ldrb	r3, [r3, #4]
 800ac0e:	70eb      	strb	r3, [r5, #3]
 800ac10:	68a3      	ldr	r3, [r4, #8]
 800ac12:	78db      	ldrb	r3, [r3, #3]
 800ac14:	712b      	strb	r3, [r5, #4]
 800ac16:	68a3      	ldr	r3, [r4, #8]
 800ac18:	789b      	ldrb	r3, [r3, #2]
 800ac1a:	716b      	strb	r3, [r5, #5]
 800ac1c:	68a3      	ldr	r3, [r4, #8]
 800ac1e:	785b      	ldrb	r3, [r3, #1]
 800ac20:	71ab      	strb	r3, [r5, #6]
 800ac22:	68a3      	ldr	r3, [r4, #8]
 800ac24:	781b      	ldrb	r3, [r3, #0]
 800ac26:	71eb      	strb	r3, [r5, #7]
 800ac28:	68a2      	ldr	r2, [r4, #8]
 800ac2a:	6923      	ldr	r3, [r4, #16]
 800ac2c:	3208      	adds	r2, #8
 800ac2e:	3308      	adds	r3, #8
 800ac30:	2108      	movs	r1, #8
 800ac32:	60a2      	str	r2, [r4, #8]
 800ac34:	6123      	str	r3, [r4, #16]
 800ac36:	7561      	strb	r1, [r4, #21]
 800ac38:	7da0      	ldrb	r0, [r4, #22]
 800ac3a:	f080 0001 	eor.w	r0, r0, #1
 800ac3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac42:	681a      	ldr	r2, [r3, #0]
 800ac44:	685b      	ldr	r3, [r3, #4]
 800ac46:	606b      	str	r3, [r5, #4]
 800ac48:	602a      	str	r2, [r5, #0]
 800ac4a:	e7ed      	b.n	800ac28 <ucdr_deserialize_double+0xec>
 800ac4c:	68a2      	ldr	r2, [r4, #8]
 800ac4e:	6923      	ldr	r3, [r4, #16]
 800ac50:	7da0      	ldrb	r0, [r4, #22]
 800ac52:	f884 8015 	strb.w	r8, [r4, #21]
 800ac56:	1b92      	subs	r2, r2, r6
 800ac58:	1b9b      	subs	r3, r3, r6
 800ac5a:	60a2      	str	r2, [r4, #8]
 800ac5c:	6123      	str	r3, [r4, #16]
 800ac5e:	f080 0001 	eor.w	r0, r0, #1
 800ac62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac66:	68a3      	ldr	r3, [r4, #8]
 800ac68:	795b      	ldrb	r3, [r3, #5]
 800ac6a:	70ab      	strb	r3, [r5, #2]
 800ac6c:	3503      	adds	r5, #3
 800ac6e:	68a3      	ldr	r3, [r4, #8]
 800ac70:	791b      	ldrb	r3, [r3, #4]
 800ac72:	f805 3b01 	strb.w	r3, [r5], #1
 800ac76:	68a3      	ldr	r3, [r4, #8]
 800ac78:	78db      	ldrb	r3, [r3, #3]
 800ac7a:	f805 3b01 	strb.w	r3, [r5], #1
 800ac7e:	68a3      	ldr	r3, [r4, #8]
 800ac80:	789b      	ldrb	r3, [r3, #2]
 800ac82:	f805 3b01 	strb.w	r3, [r5], #1
 800ac86:	68a3      	ldr	r3, [r4, #8]
 800ac88:	785b      	ldrb	r3, [r3, #1]
 800ac8a:	f805 3b01 	strb.w	r3, [r5], #1
 800ac8e:	68a7      	ldr	r7, [r4, #8]
 800ac90:	e79a      	b.n	800abc8 <ucdr_deserialize_double+0x8c>
 800ac92:	4639      	mov	r1, r7
 800ac94:	4632      	mov	r2, r6
 800ac96:	4628      	mov	r0, r5
 800ac98:	f00e ffaf 	bl	8019bfa <memcpy>
 800ac9c:	68a1      	ldr	r1, [r4, #8]
 800ac9e:	464a      	mov	r2, r9
 800aca0:	19a8      	adds	r0, r5, r6
 800aca2:	f00e ffaa 	bl	8019bfa <memcpy>
 800aca6:	e791      	b.n	800abcc <ucdr_deserialize_double+0x90>
 800aca8:	3506      	adds	r5, #6
 800acaa:	e7ec      	b.n	800ac86 <ucdr_deserialize_double+0x14a>
 800acac:	3505      	adds	r5, #5
 800acae:	e7e6      	b.n	800ac7e <ucdr_deserialize_double+0x142>
 800acb0:	3504      	adds	r5, #4
 800acb2:	e7e0      	b.n	800ac76 <ucdr_deserialize_double+0x13a>
 800acb4:	3503      	adds	r5, #3
 800acb6:	e7da      	b.n	800ac6e <ucdr_deserialize_double+0x132>

0800acb8 <ucdr_deserialize_endian_double>:
 800acb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800acbc:	460f      	mov	r7, r1
 800acbe:	2108      	movs	r1, #8
 800acc0:	4604      	mov	r4, r0
 800acc2:	4615      	mov	r5, r2
 800acc4:	f000 f920 	bl	800af08 <ucdr_buffer_alignment>
 800acc8:	4601      	mov	r1, r0
 800acca:	4620      	mov	r0, r4
 800accc:	f894 9015 	ldrb.w	r9, [r4, #21]
 800acd0:	f000 f95e 	bl	800af90 <ucdr_advance_buffer>
 800acd4:	2108      	movs	r1, #8
 800acd6:	4620      	mov	r0, r4
 800acd8:	f000 f8b6 	bl	800ae48 <ucdr_check_buffer_available_for>
 800acdc:	2800      	cmp	r0, #0
 800acde:	d14f      	bne.n	800ad80 <ucdr_deserialize_endian_double+0xc8>
 800ace0:	e9d4 6801 	ldrd	r6, r8, [r4, #4]
 800ace4:	4546      	cmp	r6, r8
 800ace6:	d946      	bls.n	800ad76 <ucdr_deserialize_endian_double+0xbe>
 800ace8:	6923      	ldr	r3, [r4, #16]
 800acea:	60a6      	str	r6, [r4, #8]
 800acec:	eba6 0608 	sub.w	r6, r6, r8
 800acf0:	4433      	add	r3, r6
 800acf2:	f1c6 0a08 	rsb	sl, r6, #8
 800acf6:	6123      	str	r3, [r4, #16]
 800acf8:	4651      	mov	r1, sl
 800acfa:	4620      	mov	r0, r4
 800acfc:	f000 f8b0 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 800ad00:	2800      	cmp	r0, #0
 800ad02:	d069      	beq.n	800add8 <ucdr_deserialize_endian_double+0x120>
 800ad04:	2f01      	cmp	r7, #1
 800ad06:	f000 808b 	beq.w	800ae20 <ucdr_deserialize_endian_double+0x168>
 800ad0a:	f898 3007 	ldrb.w	r3, [r8, #7]
 800ad0e:	702b      	strb	r3, [r5, #0]
 800ad10:	f898 3006 	ldrb.w	r3, [r8, #6]
 800ad14:	706b      	strb	r3, [r5, #1]
 800ad16:	2e01      	cmp	r6, #1
 800ad18:	d06b      	beq.n	800adf2 <ucdr_deserialize_endian_double+0x13a>
 800ad1a:	f898 3005 	ldrb.w	r3, [r8, #5]
 800ad1e:	70ab      	strb	r3, [r5, #2]
 800ad20:	2e02      	cmp	r6, #2
 800ad22:	f000 808e 	beq.w	800ae42 <ucdr_deserialize_endian_double+0x18a>
 800ad26:	f898 3004 	ldrb.w	r3, [r8, #4]
 800ad2a:	70eb      	strb	r3, [r5, #3]
 800ad2c:	2e03      	cmp	r6, #3
 800ad2e:	f000 8086 	beq.w	800ae3e <ucdr_deserialize_endian_double+0x186>
 800ad32:	f898 3003 	ldrb.w	r3, [r8, #3]
 800ad36:	712b      	strb	r3, [r5, #4]
 800ad38:	2e04      	cmp	r6, #4
 800ad3a:	d07e      	beq.n	800ae3a <ucdr_deserialize_endian_double+0x182>
 800ad3c:	f898 3002 	ldrb.w	r3, [r8, #2]
 800ad40:	716b      	strb	r3, [r5, #5]
 800ad42:	2e05      	cmp	r6, #5
 800ad44:	d077      	beq.n	800ae36 <ucdr_deserialize_endian_double+0x17e>
 800ad46:	f898 3001 	ldrb.w	r3, [r8, #1]
 800ad4a:	71ab      	strb	r3, [r5, #6]
 800ad4c:	2e06      	cmp	r6, #6
 800ad4e:	f105 0507 	add.w	r5, r5, #7
 800ad52:	d062      	beq.n	800ae1a <ucdr_deserialize_endian_double+0x162>
 800ad54:	f898 3000 	ldrb.w	r3, [r8]
 800ad58:	702b      	strb	r3, [r5, #0]
 800ad5a:	6923      	ldr	r3, [r4, #16]
 800ad5c:	68a2      	ldr	r2, [r4, #8]
 800ad5e:	7da0      	ldrb	r0, [r4, #22]
 800ad60:	2108      	movs	r1, #8
 800ad62:	3308      	adds	r3, #8
 800ad64:	4452      	add	r2, sl
 800ad66:	1b9b      	subs	r3, r3, r6
 800ad68:	7561      	strb	r1, [r4, #21]
 800ad6a:	60a2      	str	r2, [r4, #8]
 800ad6c:	6123      	str	r3, [r4, #16]
 800ad6e:	f080 0001 	eor.w	r0, r0, #1
 800ad72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad76:	2108      	movs	r1, #8
 800ad78:	4620      	mov	r0, r4
 800ad7a:	f000 f871 	bl	800ae60 <ucdr_check_final_buffer_behavior>
 800ad7e:	b308      	cbz	r0, 800adc4 <ucdr_deserialize_endian_double+0x10c>
 800ad80:	2f01      	cmp	r7, #1
 800ad82:	68a3      	ldr	r3, [r4, #8]
 800ad84:	d023      	beq.n	800adce <ucdr_deserialize_endian_double+0x116>
 800ad86:	79db      	ldrb	r3, [r3, #7]
 800ad88:	702b      	strb	r3, [r5, #0]
 800ad8a:	68a3      	ldr	r3, [r4, #8]
 800ad8c:	799b      	ldrb	r3, [r3, #6]
 800ad8e:	706b      	strb	r3, [r5, #1]
 800ad90:	68a3      	ldr	r3, [r4, #8]
 800ad92:	795b      	ldrb	r3, [r3, #5]
 800ad94:	70ab      	strb	r3, [r5, #2]
 800ad96:	68a3      	ldr	r3, [r4, #8]
 800ad98:	791b      	ldrb	r3, [r3, #4]
 800ad9a:	70eb      	strb	r3, [r5, #3]
 800ad9c:	68a3      	ldr	r3, [r4, #8]
 800ad9e:	78db      	ldrb	r3, [r3, #3]
 800ada0:	712b      	strb	r3, [r5, #4]
 800ada2:	68a3      	ldr	r3, [r4, #8]
 800ada4:	789b      	ldrb	r3, [r3, #2]
 800ada6:	716b      	strb	r3, [r5, #5]
 800ada8:	68a3      	ldr	r3, [r4, #8]
 800adaa:	785b      	ldrb	r3, [r3, #1]
 800adac:	71ab      	strb	r3, [r5, #6]
 800adae:	68a3      	ldr	r3, [r4, #8]
 800adb0:	781b      	ldrb	r3, [r3, #0]
 800adb2:	71eb      	strb	r3, [r5, #7]
 800adb4:	68a2      	ldr	r2, [r4, #8]
 800adb6:	6923      	ldr	r3, [r4, #16]
 800adb8:	3208      	adds	r2, #8
 800adba:	3308      	adds	r3, #8
 800adbc:	2108      	movs	r1, #8
 800adbe:	60a2      	str	r2, [r4, #8]
 800adc0:	6123      	str	r3, [r4, #16]
 800adc2:	7561      	strb	r1, [r4, #21]
 800adc4:	7da0      	ldrb	r0, [r4, #22]
 800adc6:	f080 0001 	eor.w	r0, r0, #1
 800adca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800adce:	681a      	ldr	r2, [r3, #0]
 800add0:	685b      	ldr	r3, [r3, #4]
 800add2:	606b      	str	r3, [r5, #4]
 800add4:	602a      	str	r2, [r5, #0]
 800add6:	e7ed      	b.n	800adb4 <ucdr_deserialize_endian_double+0xfc>
 800add8:	68a2      	ldr	r2, [r4, #8]
 800adda:	6923      	ldr	r3, [r4, #16]
 800addc:	7da0      	ldrb	r0, [r4, #22]
 800adde:	f884 9015 	strb.w	r9, [r4, #21]
 800ade2:	1b92      	subs	r2, r2, r6
 800ade4:	1b9b      	subs	r3, r3, r6
 800ade6:	60a2      	str	r2, [r4, #8]
 800ade8:	6123      	str	r3, [r4, #16]
 800adea:	f080 0001 	eor.w	r0, r0, #1
 800adee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800adf2:	68a3      	ldr	r3, [r4, #8]
 800adf4:	795b      	ldrb	r3, [r3, #5]
 800adf6:	70ab      	strb	r3, [r5, #2]
 800adf8:	3503      	adds	r5, #3
 800adfa:	68a3      	ldr	r3, [r4, #8]
 800adfc:	791b      	ldrb	r3, [r3, #4]
 800adfe:	f805 3b01 	strb.w	r3, [r5], #1
 800ae02:	68a3      	ldr	r3, [r4, #8]
 800ae04:	78db      	ldrb	r3, [r3, #3]
 800ae06:	f805 3b01 	strb.w	r3, [r5], #1
 800ae0a:	68a3      	ldr	r3, [r4, #8]
 800ae0c:	789b      	ldrb	r3, [r3, #2]
 800ae0e:	f805 3b01 	strb.w	r3, [r5], #1
 800ae12:	68a3      	ldr	r3, [r4, #8]
 800ae14:	785b      	ldrb	r3, [r3, #1]
 800ae16:	f805 3b01 	strb.w	r3, [r5], #1
 800ae1a:	f8d4 8008 	ldr.w	r8, [r4, #8]
 800ae1e:	e799      	b.n	800ad54 <ucdr_deserialize_endian_double+0x9c>
 800ae20:	4641      	mov	r1, r8
 800ae22:	4632      	mov	r2, r6
 800ae24:	4628      	mov	r0, r5
 800ae26:	f00e fee8 	bl	8019bfa <memcpy>
 800ae2a:	68a1      	ldr	r1, [r4, #8]
 800ae2c:	4652      	mov	r2, sl
 800ae2e:	19a8      	adds	r0, r5, r6
 800ae30:	f00e fee3 	bl	8019bfa <memcpy>
 800ae34:	e791      	b.n	800ad5a <ucdr_deserialize_endian_double+0xa2>
 800ae36:	3506      	adds	r5, #6
 800ae38:	e7eb      	b.n	800ae12 <ucdr_deserialize_endian_double+0x15a>
 800ae3a:	3505      	adds	r5, #5
 800ae3c:	e7e5      	b.n	800ae0a <ucdr_deserialize_endian_double+0x152>
 800ae3e:	3504      	adds	r5, #4
 800ae40:	e7df      	b.n	800ae02 <ucdr_deserialize_endian_double+0x14a>
 800ae42:	3503      	adds	r5, #3
 800ae44:	e7d9      	b.n	800adfa <ucdr_deserialize_endian_double+0x142>
 800ae46:	bf00      	nop

0800ae48 <ucdr_check_buffer_available_for>:
 800ae48:	7d83      	ldrb	r3, [r0, #22]
 800ae4a:	b93b      	cbnz	r3, 800ae5c <ucdr_check_buffer_available_for+0x14>
 800ae4c:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 800ae50:	440b      	add	r3, r1
 800ae52:	4298      	cmp	r0, r3
 800ae54:	bf34      	ite	cc
 800ae56:	2000      	movcc	r0, #0
 800ae58:	2001      	movcs	r0, #1
 800ae5a:	4770      	bx	lr
 800ae5c:	2000      	movs	r0, #0
 800ae5e:	4770      	bx	lr

0800ae60 <ucdr_check_final_buffer_behavior>:
 800ae60:	7d83      	ldrb	r3, [r0, #22]
 800ae62:	b943      	cbnz	r3, 800ae76 <ucdr_check_final_buffer_behavior+0x16>
 800ae64:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 800ae68:	4291      	cmp	r1, r2
 800ae6a:	b510      	push	{r4, lr}
 800ae6c:	4604      	mov	r4, r0
 800ae6e:	d205      	bcs.n	800ae7c <ucdr_check_final_buffer_behavior+0x1c>
 800ae70:	2301      	movs	r3, #1
 800ae72:	4618      	mov	r0, r3
 800ae74:	bd10      	pop	{r4, pc}
 800ae76:	2300      	movs	r3, #0
 800ae78:	4618      	mov	r0, r3
 800ae7a:	4770      	bx	lr
 800ae7c:	6982      	ldr	r2, [r0, #24]
 800ae7e:	b13a      	cbz	r2, 800ae90 <ucdr_check_final_buffer_behavior+0x30>
 800ae80:	69c1      	ldr	r1, [r0, #28]
 800ae82:	4790      	blx	r2
 800ae84:	f080 0301 	eor.w	r3, r0, #1
 800ae88:	b2db      	uxtb	r3, r3
 800ae8a:	75a0      	strb	r0, [r4, #22]
 800ae8c:	4618      	mov	r0, r3
 800ae8e:	bd10      	pop	{r4, pc}
 800ae90:	2001      	movs	r0, #1
 800ae92:	75a0      	strb	r0, [r4, #22]
 800ae94:	e7fa      	b.n	800ae8c <ucdr_check_final_buffer_behavior+0x2c>
 800ae96:	bf00      	nop

0800ae98 <ucdr_set_on_full_buffer_callback>:
 800ae98:	e9c0 1206 	strd	r1, r2, [r0, #24]
 800ae9c:	4770      	bx	lr
 800ae9e:	bf00      	nop

0800aea0 <ucdr_init_buffer_origin_offset_endian>:
 800aea0:	b410      	push	{r4}
 800aea2:	9c01      	ldr	r4, [sp, #4]
 800aea4:	6001      	str	r1, [r0, #0]
 800aea6:	440a      	add	r2, r1
 800aea8:	6042      	str	r2, [r0, #4]
 800aeaa:	190a      	adds	r2, r1, r4
 800aeac:	441c      	add	r4, r3
 800aeae:	e9c0 3403 	strd	r3, r4, [r0, #12]
 800aeb2:	6082      	str	r2, [r0, #8]
 800aeb4:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800aeb8:	7503      	strb	r3, [r0, #20]
 800aeba:	2200      	movs	r2, #0
 800aebc:	e9c0 2206 	strd	r2, r2, [r0, #24]
 800aec0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aec4:	7542      	strb	r2, [r0, #21]
 800aec6:	7582      	strb	r2, [r0, #22]
 800aec8:	4770      	bx	lr
 800aeca:	bf00      	nop

0800aecc <ucdr_init_buffer_origin_offset>:
 800aecc:	b510      	push	{r4, lr}
 800aece:	b082      	sub	sp, #8
 800aed0:	9c04      	ldr	r4, [sp, #16]
 800aed2:	9400      	str	r4, [sp, #0]
 800aed4:	2401      	movs	r4, #1
 800aed6:	9401      	str	r4, [sp, #4]
 800aed8:	f7ff ffe2 	bl	800aea0 <ucdr_init_buffer_origin_offset_endian>
 800aedc:	b002      	add	sp, #8
 800aede:	bd10      	pop	{r4, pc}

0800aee0 <ucdr_init_buffer_origin>:
 800aee0:	b510      	push	{r4, lr}
 800aee2:	b082      	sub	sp, #8
 800aee4:	2400      	movs	r4, #0
 800aee6:	9400      	str	r4, [sp, #0]
 800aee8:	f7ff fff0 	bl	800aecc <ucdr_init_buffer_origin_offset>
 800aeec:	b002      	add	sp, #8
 800aeee:	bd10      	pop	{r4, pc}

0800aef0 <ucdr_init_buffer>:
 800aef0:	2300      	movs	r3, #0
 800aef2:	f7ff bff5 	b.w	800aee0 <ucdr_init_buffer_origin>
 800aef6:	bf00      	nop

0800aef8 <ucdr_alignment>:
 800aef8:	fbb0 f3f1 	udiv	r3, r0, r1
 800aefc:	fb03 0011 	mls	r0, r3, r1, r0
 800af00:	1a08      	subs	r0, r1, r0
 800af02:	3901      	subs	r1, #1
 800af04:	4008      	ands	r0, r1
 800af06:	4770      	bx	lr

0800af08 <ucdr_buffer_alignment>:
 800af08:	7d43      	ldrb	r3, [r0, #21]
 800af0a:	428b      	cmp	r3, r1
 800af0c:	d208      	bcs.n	800af20 <ucdr_buffer_alignment+0x18>
 800af0e:	6900      	ldr	r0, [r0, #16]
 800af10:	fbb0 f3f1 	udiv	r3, r0, r1
 800af14:	fb01 0013 	mls	r0, r1, r3, r0
 800af18:	1a08      	subs	r0, r1, r0
 800af1a:	3901      	subs	r1, #1
 800af1c:	4008      	ands	r0, r1
 800af1e:	4770      	bx	lr
 800af20:	2000      	movs	r0, #0
 800af22:	4770      	bx	lr

0800af24 <ucdr_align_to>:
 800af24:	b538      	push	{r3, r4, r5, lr}
 800af26:	4604      	mov	r4, r0
 800af28:	460d      	mov	r5, r1
 800af2a:	f7ff ffed 	bl	800af08 <ucdr_buffer_alignment>
 800af2e:	68a3      	ldr	r3, [r4, #8]
 800af30:	6861      	ldr	r1, [r4, #4]
 800af32:	6922      	ldr	r2, [r4, #16]
 800af34:	7565      	strb	r5, [r4, #21]
 800af36:	4403      	add	r3, r0
 800af38:	428b      	cmp	r3, r1
 800af3a:	bf28      	it	cs
 800af3c:	460b      	movcs	r3, r1
 800af3e:	4402      	add	r2, r0
 800af40:	60a3      	str	r3, [r4, #8]
 800af42:	6122      	str	r2, [r4, #16]
 800af44:	bd38      	pop	{r3, r4, r5, pc}
 800af46:	bf00      	nop

0800af48 <ucdr_buffer_length>:
 800af48:	6882      	ldr	r2, [r0, #8]
 800af4a:	6800      	ldr	r0, [r0, #0]
 800af4c:	1a10      	subs	r0, r2, r0
 800af4e:	4770      	bx	lr

0800af50 <ucdr_buffer_remaining>:
 800af50:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 800af54:	1a10      	subs	r0, r2, r0
 800af56:	4770      	bx	lr

0800af58 <ucdr_check_final_buffer_behavior_array>:
 800af58:	b538      	push	{r3, r4, r5, lr}
 800af5a:	7d83      	ldrb	r3, [r0, #22]
 800af5c:	b963      	cbnz	r3, 800af78 <ucdr_check_final_buffer_behavior_array+0x20>
 800af5e:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 800af62:	429a      	cmp	r2, r3
 800af64:	4604      	mov	r4, r0
 800af66:	460d      	mov	r5, r1
 800af68:	d308      	bcc.n	800af7c <ucdr_check_final_buffer_behavior_array+0x24>
 800af6a:	b139      	cbz	r1, 800af7c <ucdr_check_final_buffer_behavior_array+0x24>
 800af6c:	6983      	ldr	r3, [r0, #24]
 800af6e:	b163      	cbz	r3, 800af8a <ucdr_check_final_buffer_behavior_array+0x32>
 800af70:	69c1      	ldr	r1, [r0, #28]
 800af72:	4798      	blx	r3
 800af74:	75a0      	strb	r0, [r4, #22]
 800af76:	b108      	cbz	r0, 800af7c <ucdr_check_final_buffer_behavior_array+0x24>
 800af78:	2000      	movs	r0, #0
 800af7a:	bd38      	pop	{r3, r4, r5, pc}
 800af7c:	4620      	mov	r0, r4
 800af7e:	f7ff ffe7 	bl	800af50 <ucdr_buffer_remaining>
 800af82:	42a8      	cmp	r0, r5
 800af84:	bf28      	it	cs
 800af86:	4628      	movcs	r0, r5
 800af88:	bd38      	pop	{r3, r4, r5, pc}
 800af8a:	2301      	movs	r3, #1
 800af8c:	7583      	strb	r3, [r0, #22]
 800af8e:	e7f3      	b.n	800af78 <ucdr_check_final_buffer_behavior_array+0x20>

0800af90 <ucdr_advance_buffer>:
 800af90:	b538      	push	{r3, r4, r5, lr}
 800af92:	4604      	mov	r4, r0
 800af94:	460d      	mov	r5, r1
 800af96:	f7ff ff57 	bl	800ae48 <ucdr_check_buffer_available_for>
 800af9a:	b178      	cbz	r0, 800afbc <ucdr_advance_buffer+0x2c>
 800af9c:	6923      	ldr	r3, [r4, #16]
 800af9e:	68a2      	ldr	r2, [r4, #8]
 800afa0:	442b      	add	r3, r5
 800afa2:	6123      	str	r3, [r4, #16]
 800afa4:	2301      	movs	r3, #1
 800afa6:	442a      	add	r2, r5
 800afa8:	7563      	strb	r3, [r4, #21]
 800afaa:	60a2      	str	r2, [r4, #8]
 800afac:	bd38      	pop	{r3, r4, r5, pc}
 800afae:	68a2      	ldr	r2, [r4, #8]
 800afb0:	6923      	ldr	r3, [r4, #16]
 800afb2:	4402      	add	r2, r0
 800afb4:	4403      	add	r3, r0
 800afb6:	1a2d      	subs	r5, r5, r0
 800afb8:	60a2      	str	r2, [r4, #8]
 800afba:	6123      	str	r3, [r4, #16]
 800afbc:	2201      	movs	r2, #1
 800afbe:	4629      	mov	r1, r5
 800afc0:	4620      	mov	r0, r4
 800afc2:	f7ff ffc9 	bl	800af58 <ucdr_check_final_buffer_behavior_array>
 800afc6:	2800      	cmp	r0, #0
 800afc8:	d1f1      	bne.n	800afae <ucdr_advance_buffer+0x1e>
 800afca:	2301      	movs	r3, #1
 800afcc:	7563      	strb	r3, [r4, #21]
 800afce:	bd38      	pop	{r3, r4, r5, pc}

0800afd0 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800afd0:	4b04      	ldr	r3, [pc, #16]	@ (800afe4 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800afd2:	681a      	ldr	r2, [r3, #0]
 800afd4:	b10a      	cbz	r2, 800afda <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0xa>
 800afd6:	4803      	ldr	r0, [pc, #12]	@ (800afe4 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800afd8:	4770      	bx	lr
 800afda:	4a03      	ldr	r2, [pc, #12]	@ (800afe8 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x18>)
 800afdc:	4801      	ldr	r0, [pc, #4]	@ (800afe4 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800afde:	6812      	ldr	r2, [r2, #0]
 800afe0:	601a      	str	r2, [r3, #0]
 800afe2:	4770      	bx	lr
 800afe4:	20000208 	.word	0x20000208
 800afe8:	20000378 	.word	0x20000378

0800afec <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800afec:	4a02      	ldr	r2, [pc, #8]	@ (800aff8 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0xc>)
 800afee:	4b03      	ldr	r3, [pc, #12]	@ (800affc <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x10>)
 800aff0:	6812      	ldr	r2, [r2, #0]
 800aff2:	601a      	str	r2, [r3, #0]
 800aff4:	4770      	bx	lr
 800aff6:	bf00      	nop
 800aff8:	20000378 	.word	0x20000378
 800affc:	20000208 	.word	0x20000208

0800b000 <nav_msgs__msg__Odometry__rosidl_typesupport_introspection_c__Odometry_init_function>:
 800b000:	f005 beb2 	b.w	8010d68 <nav_msgs__msg__Odometry__init>

0800b004 <nav_msgs__msg__Odometry__rosidl_typesupport_introspection_c__Odometry_fini_function>:
 800b004:	f005 befc 	b.w	8010e00 <nav_msgs__msg__Odometry__fini>

0800b008 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800b008:	b510      	push	{r4, lr}
 800b00a:	f001 ff63 	bl	800ced4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>
 800b00e:	4c0a      	ldr	r4, [pc, #40]	@ (800b038 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x30>)
 800b010:	60e0      	str	r0, [r4, #12]
 800b012:	f002 fb4b 	bl	800d6ac <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800b016:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800b01a:	f002 fb99 	bl	800d750 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800b01e:	4b07      	ldr	r3, [pc, #28]	@ (800b03c <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800b020:	f8c4 00c0 	str.w	r0, [r4, #192]	@ 0xc0
 800b024:	681a      	ldr	r2, [r3, #0]
 800b026:	b10a      	cbz	r2, 800b02c <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x24>
 800b028:	4804      	ldr	r0, [pc, #16]	@ (800b03c <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800b02a:	bd10      	pop	{r4, pc}
 800b02c:	4a04      	ldr	r2, [pc, #16]	@ (800b040 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x38>)
 800b02e:	4803      	ldr	r0, [pc, #12]	@ (800b03c <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800b030:	6812      	ldr	r2, [r2, #0]
 800b032:	601a      	str	r2, [r3, #0]
 800b034:	bd10      	pop	{r4, pc}
 800b036:	bf00      	nop
 800b038:	20000240 	.word	0x20000240
 800b03c:	20000228 	.word	0x20000228
 800b040:	2000037c 	.word	0x2000037c

0800b044 <get_serialized_size_nav_msgs__msg__Odometry>:
 800b044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b046:	4604      	mov	r4, r0
 800b048:	b1c0      	cbz	r0, 800b07c <get_serialized_size_nav_msgs__msg__Odometry+0x38>
 800b04a:	460e      	mov	r6, r1
 800b04c:	f001 ff66 	bl	800cf1c <get_serialized_size_std_msgs__msg__Header>
 800b050:	1837      	adds	r7, r6, r0
 800b052:	2104      	movs	r1, #4
 800b054:	4638      	mov	r0, r7
 800b056:	f7ff ff4f 	bl	800aef8 <ucdr_alignment>
 800b05a:	69a5      	ldr	r5, [r4, #24]
 800b05c:	3505      	adds	r5, #5
 800b05e:	4405      	add	r5, r0
 800b060:	443d      	add	r5, r7
 800b062:	4629      	mov	r1, r5
 800b064:	f104 0020 	add.w	r0, r4, #32
 800b068:	f002 fb88 	bl	800d77c <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800b06c:	4405      	add	r5, r0
 800b06e:	4629      	mov	r1, r5
 800b070:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800b074:	f002 fc94 	bl	800d9a0 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800b078:	1b80      	subs	r0, r0, r6
 800b07a:	4428      	add	r0, r5
 800b07c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b07e:	bf00      	nop

0800b080 <_Odometry__cdr_deserialize>:
 800b080:	b570      	push	{r4, r5, r6, lr}
 800b082:	460c      	mov	r4, r1
 800b084:	b082      	sub	sp, #8
 800b086:	b349      	cbz	r1, 800b0dc <_Odometry__cdr_deserialize+0x5c>
 800b088:	4605      	mov	r5, r0
 800b08a:	f001 ffc9 	bl	800d020 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 800b08e:	6843      	ldr	r3, [r0, #4]
 800b090:	4621      	mov	r1, r4
 800b092:	68db      	ldr	r3, [r3, #12]
 800b094:	4628      	mov	r0, r5
 800b096:	4798      	blx	r3
 800b098:	69e6      	ldr	r6, [r4, #28]
 800b09a:	6961      	ldr	r1, [r4, #20]
 800b09c:	ab01      	add	r3, sp, #4
 800b09e:	4632      	mov	r2, r6
 800b0a0:	4628      	mov	r0, r5
 800b0a2:	f002 fed5 	bl	800de50 <ucdr_deserialize_sequence_char>
 800b0a6:	9b01      	ldr	r3, [sp, #4]
 800b0a8:	b9a0      	cbnz	r0, 800b0d4 <_Odometry__cdr_deserialize+0x54>
 800b0aa:	429e      	cmp	r6, r3
 800b0ac:	d319      	bcc.n	800b0e2 <_Odometry__cdr_deserialize+0x62>
 800b0ae:	f002 fbd1 	bl	800d854 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800b0b2:	6843      	ldr	r3, [r0, #4]
 800b0b4:	f104 0120 	add.w	r1, r4, #32
 800b0b8:	68db      	ldr	r3, [r3, #12]
 800b0ba:	4628      	mov	r0, r5
 800b0bc:	4798      	blx	r3
 800b0be:	f002 fcdb 	bl	800da78 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800b0c2:	6843      	ldr	r3, [r0, #4]
 800b0c4:	68db      	ldr	r3, [r3, #12]
 800b0c6:	f504 71bc 	add.w	r1, r4, #376	@ 0x178
 800b0ca:	4628      	mov	r0, r5
 800b0cc:	b002      	add	sp, #8
 800b0ce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b0d2:	4718      	bx	r3
 800b0d4:	b103      	cbz	r3, 800b0d8 <_Odometry__cdr_deserialize+0x58>
 800b0d6:	3b01      	subs	r3, #1
 800b0d8:	61a3      	str	r3, [r4, #24]
 800b0da:	e7e8      	b.n	800b0ae <_Odometry__cdr_deserialize+0x2e>
 800b0dc:	4608      	mov	r0, r1
 800b0de:	b002      	add	sp, #8
 800b0e0:	bd70      	pop	{r4, r5, r6, pc}
 800b0e2:	2101      	movs	r1, #1
 800b0e4:	75a8      	strb	r0, [r5, #22]
 800b0e6:	7569      	strb	r1, [r5, #21]
 800b0e8:	61a0      	str	r0, [r4, #24]
 800b0ea:	4628      	mov	r0, r5
 800b0ec:	f7ff ff1a 	bl	800af24 <ucdr_align_to>
 800b0f0:	9901      	ldr	r1, [sp, #4]
 800b0f2:	4628      	mov	r0, r5
 800b0f4:	f7ff ff4c 	bl	800af90 <ucdr_advance_buffer>
 800b0f8:	e7d9      	b.n	800b0ae <_Odometry__cdr_deserialize+0x2e>
 800b0fa:	bf00      	nop

0800b0fc <_Odometry__cdr_serialize>:
 800b0fc:	b348      	cbz	r0, 800b152 <_Odometry__cdr_serialize+0x56>
 800b0fe:	b570      	push	{r4, r5, r6, lr}
 800b100:	4604      	mov	r4, r0
 800b102:	460e      	mov	r6, r1
 800b104:	f001 ff8c 	bl	800d020 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 800b108:	6843      	ldr	r3, [r0, #4]
 800b10a:	4631      	mov	r1, r6
 800b10c:	689b      	ldr	r3, [r3, #8]
 800b10e:	4620      	mov	r0, r4
 800b110:	4798      	blx	r3
 800b112:	6965      	ldr	r5, [r4, #20]
 800b114:	b1d5      	cbz	r5, 800b14c <_Odometry__cdr_serialize+0x50>
 800b116:	4628      	mov	r0, r5
 800b118:	f7f5 f8c2 	bl	80002a0 <strlen>
 800b11c:	1c42      	adds	r2, r0, #1
 800b11e:	4629      	mov	r1, r5
 800b120:	61a0      	str	r0, [r4, #24]
 800b122:	4630      	mov	r0, r6
 800b124:	f002 fe82 	bl	800de2c <ucdr_serialize_sequence_char>
 800b128:	f002 fb94 	bl	800d854 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800b12c:	6843      	ldr	r3, [r0, #4]
 800b12e:	4631      	mov	r1, r6
 800b130:	689b      	ldr	r3, [r3, #8]
 800b132:	f104 0020 	add.w	r0, r4, #32
 800b136:	4798      	blx	r3
 800b138:	f002 fc9e 	bl	800da78 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800b13c:	6843      	ldr	r3, [r0, #4]
 800b13e:	4631      	mov	r1, r6
 800b140:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800b144:	689b      	ldr	r3, [r3, #8]
 800b146:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b14a:	4718      	bx	r3
 800b14c:	462a      	mov	r2, r5
 800b14e:	4628      	mov	r0, r5
 800b150:	e7e5      	b.n	800b11e <_Odometry__cdr_serialize+0x22>
 800b152:	4770      	bx	lr

0800b154 <_Odometry__max_serialized_size>:
 800b154:	b510      	push	{r4, lr}
 800b156:	b082      	sub	sp, #8
 800b158:	2301      	movs	r3, #1
 800b15a:	2100      	movs	r1, #0
 800b15c:	f10d 0007 	add.w	r0, sp, #7
 800b160:	f88d 3007 	strb.w	r3, [sp, #7]
 800b164:	f001 ff52 	bl	800d00c <max_serialized_size_std_msgs__msg__Header>
 800b168:	2300      	movs	r3, #0
 800b16a:	4601      	mov	r1, r0
 800b16c:	4604      	mov	r4, r0
 800b16e:	f10d 0007 	add.w	r0, sp, #7
 800b172:	f88d 3007 	strb.w	r3, [sp, #7]
 800b176:	f002 fb5d 	bl	800d834 <max_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800b17a:	4404      	add	r4, r0
 800b17c:	4621      	mov	r1, r4
 800b17e:	f10d 0007 	add.w	r0, sp, #7
 800b182:	f002 fc69 	bl	800da58 <max_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800b186:	4420      	add	r0, r4
 800b188:	b002      	add	sp, #8
 800b18a:	bd10      	pop	{r4, pc}

0800b18c <_Odometry__get_serialized_size>:
 800b18c:	b570      	push	{r4, r5, r6, lr}
 800b18e:	4604      	mov	r4, r0
 800b190:	b1b8      	cbz	r0, 800b1c2 <_Odometry__get_serialized_size+0x36>
 800b192:	2100      	movs	r1, #0
 800b194:	f001 fec2 	bl	800cf1c <get_serialized_size_std_msgs__msg__Header>
 800b198:	2104      	movs	r1, #4
 800b19a:	4606      	mov	r6, r0
 800b19c:	f7ff feac 	bl	800aef8 <ucdr_alignment>
 800b1a0:	69a5      	ldr	r5, [r4, #24]
 800b1a2:	3505      	adds	r5, #5
 800b1a4:	4603      	mov	r3, r0
 800b1a6:	4435      	add	r5, r6
 800b1a8:	441d      	add	r5, r3
 800b1aa:	4629      	mov	r1, r5
 800b1ac:	f104 0020 	add.w	r0, r4, #32
 800b1b0:	f002 fae4 	bl	800d77c <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800b1b4:	4405      	add	r5, r0
 800b1b6:	4629      	mov	r1, r5
 800b1b8:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800b1bc:	f002 fbf0 	bl	800d9a0 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800b1c0:	4428      	add	r0, r5
 800b1c2:	bd70      	pop	{r4, r5, r6, pc}

0800b1c4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800b1c4:	4800      	ldr	r0, [pc, #0]	@ (800b1c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x4>)
 800b1c6:	4770      	bx	lr
 800b1c8:	20000330 	.word	0x20000330

0800b1cc <rcl_get_zero_initialized_publisher>:
 800b1cc:	4b01      	ldr	r3, [pc, #4]	@ (800b1d4 <rcl_get_zero_initialized_publisher+0x8>)
 800b1ce:	6818      	ldr	r0, [r3, #0]
 800b1d0:	4770      	bx	lr
 800b1d2:	bf00      	nop
 800b1d4:	0801ccdc 	.word	0x0801ccdc

0800b1d8 <rcl_publisher_init>:
 800b1d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b1dc:	b088      	sub	sp, #32
 800b1de:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800b1e0:	2d00      	cmp	r5, #0
 800b1e2:	d06a      	beq.n	800b2ba <rcl_publisher_init+0xe2>
 800b1e4:	f105 0950 	add.w	r9, r5, #80	@ 0x50
 800b1e8:	4604      	mov	r4, r0
 800b1ea:	4648      	mov	r0, r9
 800b1ec:	460e      	mov	r6, r1
 800b1ee:	4690      	mov	r8, r2
 800b1f0:	461f      	mov	r7, r3
 800b1f2:	f001 f845 	bl	800c280 <rcutils_allocator_is_valid>
 800b1f6:	2800      	cmp	r0, #0
 800b1f8:	d05f      	beq.n	800b2ba <rcl_publisher_init+0xe2>
 800b1fa:	2c00      	cmp	r4, #0
 800b1fc:	d05d      	beq.n	800b2ba <rcl_publisher_init+0xe2>
 800b1fe:	f8d4 a000 	ldr.w	sl, [r4]
 800b202:	f1ba 0f00 	cmp.w	sl, #0
 800b206:	d004      	beq.n	800b212 <rcl_publisher_init+0x3a>
 800b208:	2764      	movs	r7, #100	@ 0x64
 800b20a:	4638      	mov	r0, r7
 800b20c:	b008      	add	sp, #32
 800b20e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b212:	4630      	mov	r0, r6
 800b214:	f006 fa9e 	bl	8011754 <rcl_node_is_valid>
 800b218:	2800      	cmp	r0, #0
 800b21a:	d053      	beq.n	800b2c4 <rcl_publisher_init+0xec>
 800b21c:	f1b8 0f00 	cmp.w	r8, #0
 800b220:	d04b      	beq.n	800b2ba <rcl_publisher_init+0xe2>
 800b222:	2f00      	cmp	r7, #0
 800b224:	d049      	beq.n	800b2ba <rcl_publisher_init+0xe2>
 800b226:	e9cd aa03 	strd	sl, sl, [sp, #12]
 800b22a:	aa07      	add	r2, sp, #28
 800b22c:	9205      	str	r2, [sp, #20]
 800b22e:	f105 0358 	add.w	r3, r5, #88	@ 0x58
 800b232:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b236:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800b23a:	f8cd a01c 	str.w	sl, [sp, #28]
 800b23e:	4639      	mov	r1, r7
 800b240:	e899 000c 	ldmia.w	r9, {r2, r3}
 800b244:	4630      	mov	r0, r6
 800b246:	f006 fb15 	bl	8011874 <rcl_node_resolve_name>
 800b24a:	4607      	mov	r7, r0
 800b24c:	2800      	cmp	r0, #0
 800b24e:	d150      	bne.n	800b2f2 <rcl_publisher_init+0x11a>
 800b250:	e9d5 3217 	ldrd	r3, r2, [r5, #92]	@ 0x5c
 800b254:	21c8      	movs	r1, #200	@ 0xc8
 800b256:	2001      	movs	r0, #1
 800b258:	4798      	blx	r3
 800b25a:	6020      	str	r0, [r4, #0]
 800b25c:	2800      	cmp	r0, #0
 800b25e:	d04e      	beq.n	800b2fe <rcl_publisher_init+0x126>
 800b260:	4630      	mov	r0, r6
 800b262:	f006 fa99 	bl	8011798 <rcl_node_get_rmw_handle>
 800b266:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800b26a:	9300      	str	r3, [sp, #0]
 800b26c:	9a07      	ldr	r2, [sp, #28]
 800b26e:	6827      	ldr	r7, [r4, #0]
 800b270:	462b      	mov	r3, r5
 800b272:	4641      	mov	r1, r8
 800b274:	f001 f91e 	bl	800c4b4 <rmw_create_publisher>
 800b278:	6823      	ldr	r3, [r4, #0]
 800b27a:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
 800b27e:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800b282:	b370      	cbz	r0, 800b2e2 <rcl_publisher_init+0x10a>
 800b284:	f103 0170 	add.w	r1, r3, #112	@ 0x70
 800b288:	f001 f9f0 	bl	800c66c <rmw_publisher_get_actual_qos>
 800b28c:	6823      	ldr	r3, [r4, #0]
 800b28e:	4607      	mov	r7, r0
 800b290:	b9d0      	cbnz	r0, 800b2c8 <rcl_publisher_init+0xf0>
 800b292:	f895 2048 	ldrb.w	r2, [r5, #72]	@ 0x48
 800b296:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
 800b29a:	4629      	mov	r1, r5
 800b29c:	2270      	movs	r2, #112	@ 0x70
 800b29e:	4618      	mov	r0, r3
 800b2a0:	f00e fcab 	bl	8019bfa <memcpy>
 800b2a4:	6832      	ldr	r2, [r6, #0]
 800b2a6:	f8c0 20c0 	str.w	r2, [r0, #192]	@ 0xc0
 800b2aa:	9807      	ldr	r0, [sp, #28]
 800b2ac:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 800b2ae:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800b2b0:	4798      	blx	r3
 800b2b2:	4638      	mov	r0, r7
 800b2b4:	b008      	add	sp, #32
 800b2b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2ba:	270b      	movs	r7, #11
 800b2bc:	4638      	mov	r0, r7
 800b2be:	b008      	add	sp, #32
 800b2c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2c4:	27c8      	movs	r7, #200	@ 0xc8
 800b2c6:	e7a0      	b.n	800b20a <rcl_publisher_init+0x32>
 800b2c8:	b18b      	cbz	r3, 800b2ee <rcl_publisher_init+0x116>
 800b2ca:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800b2ce:	b142      	cbz	r2, 800b2e2 <rcl_publisher_init+0x10a>
 800b2d0:	4630      	mov	r0, r6
 800b2d2:	f006 fa61 	bl	8011798 <rcl_node_get_rmw_handle>
 800b2d6:	6823      	ldr	r3, [r4, #0]
 800b2d8:	f8d3 10c4 	ldr.w	r1, [r3, #196]	@ 0xc4
 800b2dc:	f001 f9d4 	bl	800c688 <rmw_destroy_publisher>
 800b2e0:	6823      	ldr	r3, [r4, #0]
 800b2e2:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 800b2e4:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800b2e6:	4618      	mov	r0, r3
 800b2e8:	4790      	blx	r2
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	6023      	str	r3, [r4, #0]
 800b2ee:	2701      	movs	r7, #1
 800b2f0:	e7db      	b.n	800b2aa <rcl_publisher_init+0xd2>
 800b2f2:	2867      	cmp	r0, #103	@ 0x67
 800b2f4:	d0d9      	beq.n	800b2aa <rcl_publisher_init+0xd2>
 800b2f6:	2869      	cmp	r0, #105	@ 0x69
 800b2f8:	d003      	beq.n	800b302 <rcl_publisher_init+0x12a>
 800b2fa:	280a      	cmp	r0, #10
 800b2fc:	d1f7      	bne.n	800b2ee <rcl_publisher_init+0x116>
 800b2fe:	270a      	movs	r7, #10
 800b300:	e7d3      	b.n	800b2aa <rcl_publisher_init+0xd2>
 800b302:	2767      	movs	r7, #103	@ 0x67
 800b304:	e7d1      	b.n	800b2aa <rcl_publisher_init+0xd2>
 800b306:	bf00      	nop

0800b308 <rcl_publisher_get_default_options>:
 800b308:	b530      	push	{r4, r5, lr}
 800b30a:	4912      	ldr	r1, [pc, #72]	@ (800b354 <rcl_publisher_get_default_options+0x4c>)
 800b30c:	b083      	sub	sp, #12
 800b30e:	2250      	movs	r2, #80	@ 0x50
 800b310:	4604      	mov	r4, r0
 800b312:	f00e fc72 	bl	8019bfa <memcpy>
 800b316:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b31a:	f000 ff85 	bl	800c228 <rcutils_get_default_allocator>
 800b31e:	f104 0064 	add.w	r0, r4, #100	@ 0x64
 800b322:	f001 f849 	bl	800c3b8 <rmw_get_default_publisher_options>
 800b326:	2500      	movs	r5, #0
 800b328:	f10d 0007 	add.w	r0, sp, #7
 800b32c:	f88d 5007 	strb.w	r5, [sp, #7]
 800b330:	f006 fa38 	bl	80117a4 <rcl_get_disable_loaned_message>
 800b334:	b930      	cbnz	r0, 800b344 <rcl_publisher_get_default_options+0x3c>
 800b336:	f89d 5007 	ldrb.w	r5, [sp, #7]
 800b33a:	f884 506c 	strb.w	r5, [r4, #108]	@ 0x6c
 800b33e:	4620      	mov	r0, r4
 800b340:	b003      	add	sp, #12
 800b342:	bd30      	pop	{r4, r5, pc}
 800b344:	f000 ffc8 	bl	800c2d8 <rcutils_reset_error>
 800b348:	4620      	mov	r0, r4
 800b34a:	f884 506c 	strb.w	r5, [r4, #108]	@ 0x6c
 800b34e:	b003      	add	sp, #12
 800b350:	bd30      	pop	{r4, r5, pc}
 800b352:	bf00      	nop
 800b354:	0801cce0 	.word	0x0801cce0

0800b358 <rcl_publish>:
 800b358:	b308      	cbz	r0, 800b39e <rcl_publish+0x46>
 800b35a:	6803      	ldr	r3, [r0, #0]
 800b35c:	b570      	push	{r4, r5, r6, lr}
 800b35e:	4604      	mov	r4, r0
 800b360:	b1c3      	cbz	r3, 800b394 <rcl_publish+0x3c>
 800b362:	4616      	mov	r6, r2
 800b364:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800b368:	b1a2      	cbz	r2, 800b394 <rcl_publish+0x3c>
 800b36a:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800b36e:	460d      	mov	r5, r1
 800b370:	f005 fe42 	bl	8010ff8 <rcl_context_is_valid>
 800b374:	b160      	cbz	r0, 800b390 <rcl_publish+0x38>
 800b376:	6823      	ldr	r3, [r4, #0]
 800b378:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800b37c:	b150      	cbz	r0, 800b394 <rcl_publish+0x3c>
 800b37e:	b165      	cbz	r5, 800b39a <rcl_publish+0x42>
 800b380:	4632      	mov	r2, r6
 800b382:	4629      	mov	r1, r5
 800b384:	f001 f836 	bl	800c3f4 <rmw_publish>
 800b388:	3800      	subs	r0, #0
 800b38a:	bf18      	it	ne
 800b38c:	2001      	movne	r0, #1
 800b38e:	bd70      	pop	{r4, r5, r6, pc}
 800b390:	f000 ff84 	bl	800c29c <rcutils_error_is_set>
 800b394:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800b398:	bd70      	pop	{r4, r5, r6, pc}
 800b39a:	200b      	movs	r0, #11
 800b39c:	bd70      	pop	{r4, r5, r6, pc}
 800b39e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800b3a2:	4770      	bx	lr

0800b3a4 <rcl_publisher_is_valid>:
 800b3a4:	b1b0      	cbz	r0, 800b3d4 <rcl_publisher_is_valid+0x30>
 800b3a6:	6803      	ldr	r3, [r0, #0]
 800b3a8:	b510      	push	{r4, lr}
 800b3aa:	4604      	mov	r4, r0
 800b3ac:	b183      	cbz	r3, 800b3d0 <rcl_publisher_is_valid+0x2c>
 800b3ae:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800b3b2:	b16a      	cbz	r2, 800b3d0 <rcl_publisher_is_valid+0x2c>
 800b3b4:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800b3b8:	f005 fe1e 	bl	8010ff8 <rcl_context_is_valid>
 800b3bc:	b130      	cbz	r0, 800b3cc <rcl_publisher_is_valid+0x28>
 800b3be:	6823      	ldr	r3, [r4, #0]
 800b3c0:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800b3c4:	3800      	subs	r0, #0
 800b3c6:	bf18      	it	ne
 800b3c8:	2001      	movne	r0, #1
 800b3ca:	bd10      	pop	{r4, pc}
 800b3cc:	f000 ff66 	bl	800c29c <rcutils_error_is_set>
 800b3d0:	2000      	movs	r0, #0
 800b3d2:	bd10      	pop	{r4, pc}
 800b3d4:	2000      	movs	r0, #0
 800b3d6:	4770      	bx	lr

0800b3d8 <rcl_publisher_is_valid_except_context>:
 800b3d8:	b130      	cbz	r0, 800b3e8 <rcl_publisher_is_valid_except_context+0x10>
 800b3da:	6800      	ldr	r0, [r0, #0]
 800b3dc:	b120      	cbz	r0, 800b3e8 <rcl_publisher_is_valid_except_context+0x10>
 800b3de:	f8d0 00c4 	ldr.w	r0, [r0, #196]	@ 0xc4
 800b3e2:	3800      	subs	r0, #0
 800b3e4:	bf18      	it	ne
 800b3e6:	2001      	movne	r0, #1
 800b3e8:	4770      	bx	lr
 800b3ea:	bf00      	nop

0800b3ec <_rclc_check_for_new_data>:
 800b3ec:	2800      	cmp	r0, #0
 800b3ee:	d046      	beq.n	800b47e <_rclc_check_for_new_data+0x92>
 800b3f0:	b510      	push	{r4, lr}
 800b3f2:	7802      	ldrb	r2, [r0, #0]
 800b3f4:	b084      	sub	sp, #16
 800b3f6:	4603      	mov	r3, r0
 800b3f8:	2a0a      	cmp	r2, #10
 800b3fa:	d842      	bhi.n	800b482 <_rclc_check_for_new_data+0x96>
 800b3fc:	e8df f002 	tbb	[pc, r2]
 800b400:	14181212 	.word	0x14181212
 800b404:	06060614 	.word	0x06060614
 800b408:	2e1a      	.short	0x2e1a
 800b40a:	16          	.byte	0x16
 800b40b:	00          	.byte	0x00
 800b40c:	6a0a      	ldr	r2, [r1, #32]
 800b40e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800b410:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800b414:	3a00      	subs	r2, #0
 800b416:	bf18      	it	ne
 800b418:	2201      	movne	r2, #1
 800b41a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800b41e:	2000      	movs	r0, #0
 800b420:	b004      	add	sp, #16
 800b422:	bd10      	pop	{r4, pc}
 800b424:	680a      	ldr	r2, [r1, #0]
 800b426:	e7f2      	b.n	800b40e <_rclc_check_for_new_data+0x22>
 800b428:	698a      	ldr	r2, [r1, #24]
 800b42a:	e7f0      	b.n	800b40e <_rclc_check_for_new_data+0x22>
 800b42c:	688a      	ldr	r2, [r1, #8]
 800b42e:	e7ee      	b.n	800b40e <_rclc_check_for_new_data+0x22>
 800b430:	690a      	ldr	r2, [r1, #16]
 800b432:	e7ec      	b.n	800b40e <_rclc_check_for_new_data+0x22>
 800b434:	685c      	ldr	r4, [r3, #4]
 800b436:	4608      	mov	r0, r1
 800b438:	f104 0244 	add.w	r2, r4, #68	@ 0x44
 800b43c:	f104 0143 	add.w	r1, r4, #67	@ 0x43
 800b440:	f104 0342 	add.w	r3, r4, #66	@ 0x42
 800b444:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800b448:	9300      	str	r3, [sp, #0]
 800b44a:	f104 0240 	add.w	r2, r4, #64	@ 0x40
 800b44e:	f104 0341 	add.w	r3, r4, #65	@ 0x41
 800b452:	f104 0110 	add.w	r1, r4, #16
 800b456:	f008 f8b3 	bl	80135c0 <rcl_action_client_wait_set_get_entities_ready>
 800b45a:	e7e1      	b.n	800b420 <_rclc_check_for_new_data+0x34>
 800b45c:	685c      	ldr	r4, [r3, #4]
 800b45e:	f104 0223 	add.w	r2, r4, #35	@ 0x23
 800b462:	f104 0322 	add.w	r3, r4, #34	@ 0x22
 800b466:	e9cd 3200 	strd	r3, r2, [sp]
 800b46a:	4608      	mov	r0, r1
 800b46c:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 800b470:	f104 0220 	add.w	r2, r4, #32
 800b474:	f104 0110 	add.w	r1, r4, #16
 800b478:	f008 faa4 	bl	80139c4 <rcl_action_server_wait_set_get_entities_ready>
 800b47c:	e7d0      	b.n	800b420 <_rclc_check_for_new_data+0x34>
 800b47e:	200b      	movs	r0, #11
 800b480:	4770      	bx	lr
 800b482:	2001      	movs	r0, #1
 800b484:	e7cc      	b.n	800b420 <_rclc_check_for_new_data+0x34>
 800b486:	bf00      	nop

0800b488 <_rclc_take_new_data>:
 800b488:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b48a:	b099      	sub	sp, #100	@ 0x64
 800b48c:	2800      	cmp	r0, #0
 800b48e:	f000 8082 	beq.w	800b596 <_rclc_take_new_data+0x10e>
 800b492:	7803      	ldrb	r3, [r0, #0]
 800b494:	4604      	mov	r4, r0
 800b496:	2b0a      	cmp	r3, #10
 800b498:	f200 815d 	bhi.w	800b756 <_rclc_take_new_data+0x2ce>
 800b49c:	e8df f003 	tbb	[pc, r3]
 800b4a0:	31531f1f 	.word	0x31531f1f
 800b4a4:	06060631 	.word	0x06060631
 800b4a8:	4555      	.short	0x4555
 800b4aa:	53          	.byte	0x53
 800b4ab:	00          	.byte	0x00
 800b4ac:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800b4ae:	6a0b      	ldr	r3, [r1, #32]
 800b4b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d046      	beq.n	800b546 <_rclc_take_new_data+0xbe>
 800b4b8:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800b4bc:	f104 0110 	add.w	r1, r4, #16
 800b4c0:	f006 fa86 	bl	80119d0 <rcl_take_request>
 800b4c4:	4605      	mov	r5, r0
 800b4c6:	2800      	cmp	r0, #0
 800b4c8:	d03d      	beq.n	800b546 <_rclc_take_new_data+0xbe>
 800b4ca:	f240 2359 	movw	r3, #601	@ 0x259
 800b4ce:	4298      	cmp	r0, r3
 800b4d0:	d128      	bne.n	800b524 <_rclc_take_new_data+0x9c>
 800b4d2:	2300      	movs	r3, #0
 800b4d4:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 800b4d8:	4628      	mov	r0, r5
 800b4da:	b019      	add	sp, #100	@ 0x64
 800b4dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b4de:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800b4e0:	680b      	ldr	r3, [r1, #0]
 800b4e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b4e6:	b373      	cbz	r3, 800b546 <_rclc_take_new_data+0xbe>
 800b4e8:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 800b4ec:	2300      	movs	r3, #0
 800b4ee:	aa0a      	add	r2, sp, #40	@ 0x28
 800b4f0:	f006 fc42 	bl	8011d78 <rcl_take>
 800b4f4:	4605      	mov	r5, r0
 800b4f6:	b330      	cbz	r0, 800b546 <_rclc_take_new_data+0xbe>
 800b4f8:	f240 1391 	movw	r3, #401	@ 0x191
 800b4fc:	4298      	cmp	r0, r3
 800b4fe:	d0e8      	beq.n	800b4d2 <_rclc_take_new_data+0x4a>
 800b500:	e010      	b.n	800b524 <_rclc_take_new_data+0x9c>
 800b502:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800b504:	698b      	ldr	r3, [r1, #24]
 800b506:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b50a:	b1e3      	cbz	r3, 800b546 <_rclc_take_new_data+0xbe>
 800b50c:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800b510:	f104 0110 	add.w	r1, r4, #16
 800b514:	f005 fce0 	bl	8010ed8 <rcl_take_response>
 800b518:	4605      	mov	r5, r0
 800b51a:	b1a0      	cbz	r0, 800b546 <_rclc_take_new_data+0xbe>
 800b51c:	f240 13f5 	movw	r3, #501	@ 0x1f5
 800b520:	4298      	cmp	r0, r3
 800b522:	d0d9      	beq.n	800b4d8 <_rclc_take_new_data+0x50>
 800b524:	f000 fed8 	bl	800c2d8 <rcutils_reset_error>
 800b528:	e7d6      	b.n	800b4d8 <_rclc_take_new_data+0x50>
 800b52a:	6840      	ldr	r0, [r0, #4]
 800b52c:	f890 3020 	ldrb.w	r3, [r0, #32]
 800b530:	2b00      	cmp	r3, #0
 800b532:	d15f      	bne.n	800b5f4 <_rclc_take_new_data+0x16c>
 800b534:	f890 3022 	ldrb.w	r3, [r0, #34]	@ 0x22
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d179      	bne.n	800b630 <_rclc_take_new_data+0x1a8>
 800b53c:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800b540:	2b00      	cmp	r3, #0
 800b542:	f040 8096 	bne.w	800b672 <_rclc_take_new_data+0x1ea>
 800b546:	2500      	movs	r5, #0
 800b548:	e7c6      	b.n	800b4d8 <_rclc_take_new_data+0x50>
 800b54a:	6840      	ldr	r0, [r0, #4]
 800b54c:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800b550:	2b00      	cmp	r3, #0
 800b552:	d138      	bne.n	800b5c6 <_rclc_take_new_data+0x13e>
 800b554:	69c3      	ldr	r3, [r0, #28]
 800b556:	b113      	cbz	r3, 800b55e <_rclc_take_new_data+0xd6>
 800b558:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800b55c:	b9fb      	cbnz	r3, 800b59e <_rclc_take_new_data+0x116>
 800b55e:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800b562:	2b00      	cmp	r3, #0
 800b564:	f040 80a8 	bne.w	800b6b8 <_rclc_take_new_data+0x230>
 800b568:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d0ea      	beq.n	800b546 <_rclc_take_new_data+0xbe>
 800b570:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 800b572:	a90a      	add	r1, sp, #40	@ 0x28
 800b574:	3010      	adds	r0, #16
 800b576:	f007 ff07 	bl	8013388 <rcl_action_take_result_response>
 800b57a:	4605      	mov	r5, r0
 800b57c:	2800      	cmp	r0, #0
 800b57e:	d1d1      	bne.n	800b524 <_rclc_take_new_data+0x9c>
 800b580:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b584:	6860      	ldr	r0, [r4, #4]
 800b586:	f008 fb47 	bl	8013c18 <rclc_action_find_handle_by_result_request_sequence_number>
 800b58a:	2800      	cmp	r0, #0
 800b58c:	d0db      	beq.n	800b546 <_rclc_take_new_data+0xbe>
 800b58e:	2301      	movs	r3, #1
 800b590:	f880 3023 	strb.w	r3, [r0, #35]	@ 0x23
 800b594:	e7d7      	b.n	800b546 <_rclc_take_new_data+0xbe>
 800b596:	250b      	movs	r5, #11
 800b598:	4628      	mov	r0, r5
 800b59a:	b019      	add	sp, #100	@ 0x64
 800b59c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b59e:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800b5a0:	3010      	adds	r0, #16
 800b5a2:	f007 ff6d 	bl	8013480 <rcl_action_take_feedback>
 800b5a6:	4605      	mov	r5, r0
 800b5a8:	2800      	cmp	r0, #0
 800b5aa:	d1bb      	bne.n	800b524 <_rclc_take_new_data+0x9c>
 800b5ac:	6860      	ldr	r0, [r4, #4]
 800b5ae:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800b5b0:	f008 faf0 	bl	8013b94 <rclc_action_find_goal_handle_by_uuid>
 800b5b4:	4603      	mov	r3, r0
 800b5b6:	2800      	cmp	r0, #0
 800b5b8:	f000 80c4 	beq.w	800b744 <_rclc_take_new_data+0x2bc>
 800b5bc:	2201      	movs	r2, #1
 800b5be:	6860      	ldr	r0, [r4, #4]
 800b5c0:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 800b5c4:	e7cb      	b.n	800b55e <_rclc_take_new_data+0xd6>
 800b5c6:	aa04      	add	r2, sp, #16
 800b5c8:	a90a      	add	r1, sp, #40	@ 0x28
 800b5ca:	3010      	adds	r0, #16
 800b5cc:	f007 fe6c 	bl	80132a8 <rcl_action_take_goal_response>
 800b5d0:	4605      	mov	r5, r0
 800b5d2:	2800      	cmp	r0, #0
 800b5d4:	d1a6      	bne.n	800b524 <_rclc_take_new_data+0x9c>
 800b5d6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b5da:	6860      	ldr	r0, [r4, #4]
 800b5dc:	f008 fb0a 	bl	8013bf4 <rclc_action_find_handle_by_goal_request_sequence_number>
 800b5e0:	b130      	cbz	r0, 800b5f0 <_rclc_take_new_data+0x168>
 800b5e2:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800b5e6:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800b5ea:	2201      	movs	r2, #1
 800b5ec:	f880 2020 	strb.w	r2, [r0, #32]
 800b5f0:	6860      	ldr	r0, [r4, #4]
 800b5f2:	e7af      	b.n	800b554 <_rclc_take_new_data+0xcc>
 800b5f4:	f008 faa8 	bl	8013b48 <rclc_action_take_goal_handle>
 800b5f8:	4606      	mov	r6, r0
 800b5fa:	6860      	ldr	r0, [r4, #4]
 800b5fc:	2e00      	cmp	r6, #0
 800b5fe:	d099      	beq.n	800b534 <_rclc_take_new_data+0xac>
 800b600:	6070      	str	r0, [r6, #4]
 800b602:	69f2      	ldr	r2, [r6, #28]
 800b604:	f106 0128 	add.w	r1, r6, #40	@ 0x28
 800b608:	3010      	adds	r0, #16
 800b60a:	f008 f869 	bl	80136e0 <rcl_action_take_goal_request>
 800b60e:	4605      	mov	r5, r0
 800b610:	2800      	cmp	r0, #0
 800b612:	f040 8099 	bne.w	800b748 <_rclc_take_new_data+0x2c0>
 800b616:	69f7      	ldr	r7, [r6, #28]
 800b618:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800b61a:	7235      	strb	r5, [r6, #8]
 800b61c:	f8c6 0009 	str.w	r0, [r6, #9]
 800b620:	f8c6 100d 	str.w	r1, [r6, #13]
 800b624:	6860      	ldr	r0, [r4, #4]
 800b626:	f8c6 2011 	str.w	r2, [r6, #17]
 800b62a:	f8c6 3015 	str.w	r3, [r6, #21]
 800b62e:	e781      	b.n	800b534 <_rclc_take_new_data+0xac>
 800b630:	aa04      	add	r2, sp, #16
 800b632:	3010      	adds	r0, #16
 800b634:	a90a      	add	r1, sp, #40	@ 0x28
 800b636:	f008 f8c3 	bl	80137c0 <rcl_action_take_result_request>
 800b63a:	4605      	mov	r5, r0
 800b63c:	2800      	cmp	r0, #0
 800b63e:	f47f af71 	bne.w	800b524 <_rclc_take_new_data+0x9c>
 800b642:	6860      	ldr	r0, [r4, #4]
 800b644:	a904      	add	r1, sp, #16
 800b646:	f008 faa5 	bl	8013b94 <rclc_action_find_goal_handle_by_uuid>
 800b64a:	4607      	mov	r7, r0
 800b64c:	b160      	cbz	r0, 800b668 <_rclc_take_new_data+0x1e0>
 800b64e:	ad0a      	add	r5, sp, #40	@ 0x28
 800b650:	f100 0640 	add.w	r6, r0, #64	@ 0x40
 800b654:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b656:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800b658:	e895 0003 	ldmia.w	r5, {r0, r1}
 800b65c:	f04f 0c02 	mov.w	ip, #2
 800b660:	e886 0003 	stmia.w	r6, {r0, r1}
 800b664:	f887 c008 	strb.w	ip, [r7, #8]
 800b668:	6860      	ldr	r0, [r4, #4]
 800b66a:	2300      	movs	r3, #0
 800b66c:	f880 3022 	strb.w	r3, [r0, #34]	@ 0x22
 800b670:	e764      	b.n	800b53c <_rclc_take_new_data+0xb4>
 800b672:	ae04      	add	r6, sp, #16
 800b674:	aa0a      	add	r2, sp, #40	@ 0x28
 800b676:	3010      	adds	r0, #16
 800b678:	4631      	mov	r1, r6
 800b67a:	f008 f8df 	bl	801383c <rcl_action_take_cancel_request>
 800b67e:	4605      	mov	r5, r0
 800b680:	2800      	cmp	r0, #0
 800b682:	f47f af4f 	bne.w	800b524 <_rclc_take_new_data+0x9c>
 800b686:	6860      	ldr	r0, [r4, #4]
 800b688:	a90a      	add	r1, sp, #40	@ 0x28
 800b68a:	f008 fa83 	bl	8013b94 <rclc_action_find_goal_handle_by_uuid>
 800b68e:	4605      	mov	r5, r0
 800b690:	2800      	cmp	r0, #0
 800b692:	d04c      	beq.n	800b72e <_rclc_take_new_data+0x2a6>
 800b694:	f990 0008 	ldrsb.w	r0, [r0, #8]
 800b698:	2101      	movs	r1, #1
 800b69a:	f008 fa03 	bl	8013aa4 <rcl_action_transition_goal_state>
 800b69e:	2803      	cmp	r0, #3
 800b6a0:	4607      	mov	r7, r0
 800b6a2:	d139      	bne.n	800b718 <_rclc_take_new_data+0x290>
 800b6a4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800b6a6:	f105 0458 	add.w	r4, r5, #88	@ 0x58
 800b6aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b6ac:	e896 0003 	ldmia.w	r6, {r0, r1}
 800b6b0:	e884 0003 	stmia.w	r4, {r0, r1}
 800b6b4:	722f      	strb	r7, [r5, #8]
 800b6b6:	e746      	b.n	800b546 <_rclc_take_new_data+0xbe>
 800b6b8:	f100 0230 	add.w	r2, r0, #48	@ 0x30
 800b6bc:	a90a      	add	r1, sp, #40	@ 0x28
 800b6be:	3010      	adds	r0, #16
 800b6c0:	f007 fea0 	bl	8013404 <rcl_action_take_cancel_response>
 800b6c4:	4605      	mov	r5, r0
 800b6c6:	2800      	cmp	r0, #0
 800b6c8:	f47f af2c 	bne.w	800b524 <_rclc_take_new_data+0x9c>
 800b6cc:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b6d0:	6860      	ldr	r0, [r4, #4]
 800b6d2:	f008 fab3 	bl	8013c3c <rclc_action_find_handle_by_cancel_request_sequence_number>
 800b6d6:	4606      	mov	r6, r0
 800b6d8:	6860      	ldr	r0, [r4, #4]
 800b6da:	2e00      	cmp	r6, #0
 800b6dc:	f43f af44 	beq.w	800b568 <_rclc_take_new_data+0xe0>
 800b6e0:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800b6e2:	2701      	movs	r7, #1
 800b6e4:	84b7      	strh	r7, [r6, #36]	@ 0x24
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	f43f af3e 	beq.w	800b568 <_rclc_take_new_data+0xe0>
 800b6ec:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800b6ee:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800b6f2:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800b6f6:	f008 fa4d 	bl	8013b94 <rclc_action_find_goal_handle_by_uuid>
 800b6fa:	b138      	cbz	r0, 800b70c <_rclc_take_new_data+0x284>
 800b6fc:	6860      	ldr	r0, [r4, #4]
 800b6fe:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800b700:	f886 7025 	strb.w	r7, [r6, #37]	@ 0x25
 800b704:	3501      	adds	r5, #1
 800b706:	42ab      	cmp	r3, r5
 800b708:	d8f0      	bhi.n	800b6ec <_rclc_take_new_data+0x264>
 800b70a:	e72d      	b.n	800b568 <_rclc_take_new_data+0xe0>
 800b70c:	6860      	ldr	r0, [r4, #4]
 800b70e:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800b710:	3501      	adds	r5, #1
 800b712:	42ab      	cmp	r3, r5
 800b714:	d8ea      	bhi.n	800b6ec <_rclc_take_new_data+0x264>
 800b716:	e727      	b.n	800b568 <_rclc_take_new_data+0xe0>
 800b718:	ab06      	add	r3, sp, #24
 800b71a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800b71c:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800b720:	2103      	movs	r1, #3
 800b722:	e896 000c 	ldmia.w	r6, {r2, r3}
 800b726:	6860      	ldr	r0, [r4, #4]
 800b728:	f008 fafe 	bl	8013d28 <rclc_action_server_goal_cancel_reject>
 800b72c:	e70b      	b.n	800b546 <_rclc_take_new_data+0xbe>
 800b72e:	ab06      	add	r3, sp, #24
 800b730:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800b732:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800b736:	2102      	movs	r1, #2
 800b738:	e896 000c 	ldmia.w	r6, {r2, r3}
 800b73c:	6860      	ldr	r0, [r4, #4]
 800b73e:	f008 faf3 	bl	8013d28 <rclc_action_server_goal_cancel_reject>
 800b742:	e700      	b.n	800b546 <_rclc_take_new_data+0xbe>
 800b744:	6860      	ldr	r0, [r4, #4]
 800b746:	e70a      	b.n	800b55e <_rclc_take_new_data+0xd6>
 800b748:	6860      	ldr	r0, [r4, #4]
 800b74a:	4631      	mov	r1, r6
 800b74c:	f008 fa0c 	bl	8013b68 <rclc_action_remove_used_goal_handle>
 800b750:	f000 fdc2 	bl	800c2d8 <rcutils_reset_error>
 800b754:	e6c0      	b.n	800b4d8 <_rclc_take_new_data+0x50>
 800b756:	2501      	movs	r5, #1
 800b758:	e6be      	b.n	800b4d8 <_rclc_take_new_data+0x50>
 800b75a:	bf00      	nop

0800b75c <rclc_executor_trigger_any>:
 800b75c:	4603      	mov	r3, r0
 800b75e:	b370      	cbz	r0, 800b7be <rclc_executor_trigger_any+0x62>
 800b760:	b379      	cbz	r1, 800b7c2 <rclc_executor_trigger_any+0x66>
 800b762:	f890 0038 	ldrb.w	r0, [r0, #56]	@ 0x38
 800b766:	2200      	movs	r2, #0
 800b768:	b350      	cbz	r0, 800b7c0 <rclc_executor_trigger_any+0x64>
 800b76a:	b430      	push	{r4, r5}
 800b76c:	f893 c000 	ldrb.w	ip, [r3]
 800b770:	f1bc 0f08 	cmp.w	ip, #8
 800b774:	d017      	beq.n	800b7a6 <rclc_executor_trigger_any+0x4a>
 800b776:	f1bc 0f09 	cmp.w	ip, #9
 800b77a:	d00d      	beq.n	800b798 <rclc_executor_trigger_any+0x3c>
 800b77c:	f893 0039 	ldrb.w	r0, [r3, #57]	@ 0x39
 800b780:	b940      	cbnz	r0, 800b794 <rclc_executor_trigger_any+0x38>
 800b782:	3201      	adds	r2, #1
 800b784:	4291      	cmp	r1, r2
 800b786:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800b78a:	d003      	beq.n	800b794 <rclc_executor_trigger_any+0x38>
 800b78c:	f893 0038 	ldrb.w	r0, [r3, #56]	@ 0x38
 800b790:	2800      	cmp	r0, #0
 800b792:	d1eb      	bne.n	800b76c <rclc_executor_trigger_any+0x10>
 800b794:	bc30      	pop	{r4, r5}
 800b796:	4770      	bx	lr
 800b798:	685c      	ldr	r4, [r3, #4]
 800b79a:	6a25      	ldr	r5, [r4, #32]
 800b79c:	2d00      	cmp	r5, #0
 800b79e:	d1f9      	bne.n	800b794 <rclc_executor_trigger_any+0x38>
 800b7a0:	f894 0024 	ldrb.w	r0, [r4, #36]	@ 0x24
 800b7a4:	e7ec      	b.n	800b780 <rclc_executor_trigger_any+0x24>
 800b7a6:	685c      	ldr	r4, [r3, #4]
 800b7a8:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 800b7aa:	f035 457f 	bics.w	r5, r5, #4278190080	@ 0xff000000
 800b7ae:	d1f1      	bne.n	800b794 <rclc_executor_trigger_any+0x38>
 800b7b0:	f894 0044 	ldrb.w	r0, [r4, #68]	@ 0x44
 800b7b4:	2800      	cmp	r0, #0
 800b7b6:	d1ed      	bne.n	800b794 <rclc_executor_trigger_any+0x38>
 800b7b8:	f894 0043 	ldrb.w	r0, [r4, #67]	@ 0x43
 800b7bc:	e7e0      	b.n	800b780 <rclc_executor_trigger_any+0x24>
 800b7be:	4770      	bx	lr
 800b7c0:	4770      	bx	lr
 800b7c2:	4608      	mov	r0, r1
 800b7c4:	4770      	bx	lr
 800b7c6:	bf00      	nop

0800b7c8 <_rclc_execute>:
 800b7c8:	2800      	cmp	r0, #0
 800b7ca:	f000 80dc 	beq.w	800b986 <_rclc_execute+0x1be>
 800b7ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b7d0:	7843      	ldrb	r3, [r0, #1]
 800b7d2:	b087      	sub	sp, #28
 800b7d4:	4604      	mov	r4, r0
 800b7d6:	b123      	cbz	r3, 800b7e2 <_rclc_execute+0x1a>
 800b7d8:	2b01      	cmp	r3, #1
 800b7da:	d01c      	beq.n	800b816 <_rclc_execute+0x4e>
 800b7dc:	2000      	movs	r0, #0
 800b7de:	b007      	add	sp, #28
 800b7e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b7e2:	7803      	ldrb	r3, [r0, #0]
 800b7e4:	2b08      	cmp	r3, #8
 800b7e6:	f000 80a0 	beq.w	800b92a <_rclc_execute+0x162>
 800b7ea:	2b09      	cmp	r3, #9
 800b7ec:	d024      	beq.n	800b838 <_rclc_execute+0x70>
 800b7ee:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 800b7f2:	2800      	cmp	r0, #0
 800b7f4:	d0f2      	beq.n	800b7dc <_rclc_execute+0x14>
 800b7f6:	2b0a      	cmp	r3, #10
 800b7f8:	f200 815a 	bhi.w	800bab0 <_rclc_execute+0x2e8>
 800b7fc:	e8df f013 	tbh	[pc, r3, lsl #1]
 800b800:	008e006f 	.word	0x008e006f
 800b804:	006f007c 	.word	0x006f007c
 800b808:	00590073 	.word	0x00590073
 800b80c:	00590059 	.word	0x00590059
 800b810:	01580158 	.word	0x01580158
 800b814:	0079      	.short	0x0079
 800b816:	7803      	ldrb	r3, [r0, #0]
 800b818:	2b0a      	cmp	r3, #10
 800b81a:	f200 8149 	bhi.w	800bab0 <_rclc_execute+0x2e8>
 800b81e:	e8df f013 	tbh	[pc, r3, lsl #1]
 800b822:	00f9      	.short	0x00f9
 800b824:	006b007b 	.word	0x006b007b
 800b828:	0062005e 	.word	0x0062005e
 800b82c:	00480048 	.word	0x00480048
 800b830:	01000048 	.word	0x01000048
 800b834:	00680102 	.word	0x00680102
 800b838:	6840      	ldr	r0, [r0, #4]
 800b83a:	6a02      	ldr	r2, [r0, #32]
 800b83c:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800b840:	2a00      	cmp	r2, #0
 800b842:	f040 80f3 	bne.w	800ba2c <_rclc_execute+0x264>
 800b846:	2b00      	cmp	r3, #0
 800b848:	d0c8      	beq.n	800b7dc <_rclc_execute+0x14>
 800b84a:	e003      	b.n	800b854 <_rclc_execute+0x8c>
 800b84c:	6858      	ldr	r0, [r3, #4]
 800b84e:	f008 f98b 	bl	8013b68 <rclc_action_remove_used_goal_handle>
 800b852:	6860      	ldr	r0, [r4, #4]
 800b854:	f008 f9c2 	bl	8013bdc <rclc_action_find_first_terminated_handle>
 800b858:	4603      	mov	r3, r0
 800b85a:	4601      	mov	r1, r0
 800b85c:	2800      	cmp	r0, #0
 800b85e:	d1f5      	bne.n	800b84c <_rclc_execute+0x84>
 800b860:	6860      	ldr	r0, [r4, #4]
 800b862:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
 800b866:	f890 3020 	ldrb.w	r3, [r0, #32]
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	f000 80eb 	beq.w	800ba46 <_rclc_execute+0x27e>
 800b870:	f241 0604 	movw	r6, #4100	@ 0x1004
 800b874:	2701      	movs	r7, #1
 800b876:	e007      	b.n	800b888 <_rclc_execute+0xc0>
 800b878:	4628      	mov	r0, r5
 800b87a:	f008 fa09 	bl	8013c90 <rclc_action_server_response_goal_request>
 800b87e:	6860      	ldr	r0, [r4, #4]
 800b880:	4629      	mov	r1, r5
 800b882:	f008 f971 	bl	8013b68 <rclc_action_remove_used_goal_handle>
 800b886:	6860      	ldr	r0, [r4, #4]
 800b888:	2100      	movs	r1, #0
 800b88a:	f008 f99b 	bl	8013bc4 <rclc_action_find_first_handle_by_status>
 800b88e:	4605      	mov	r5, r0
 800b890:	2800      	cmp	r0, #0
 800b892:	f000 80d5 	beq.w	800ba40 <_rclc_execute+0x278>
 800b896:	6863      	ldr	r3, [r4, #4]
 800b898:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b89a:	699b      	ldr	r3, [r3, #24]
 800b89c:	4798      	blx	r3
 800b89e:	42b0      	cmp	r0, r6
 800b8a0:	f04f 0100 	mov.w	r1, #0
 800b8a4:	d1e8      	bne.n	800b878 <_rclc_execute+0xb0>
 800b8a6:	2101      	movs	r1, #1
 800b8a8:	4628      	mov	r0, r5
 800b8aa:	f008 f9f1 	bl	8013c90 <rclc_action_server_response_goal_request>
 800b8ae:	722f      	strb	r7, [r5, #8]
 800b8b0:	e7e9      	b.n	800b886 <_rclc_execute+0xbe>
 800b8b2:	2b06      	cmp	r3, #6
 800b8b4:	68a0      	ldr	r0, [r4, #8]
 800b8b6:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800b8b8:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 800b8ba:	f000 80bb 	beq.w	800ba34 <_rclc_execute+0x26c>
 800b8be:	2b07      	cmp	r3, #7
 800b8c0:	f000 80f1 	beq.w	800baa6 <_rclc_execute+0x2de>
 800b8c4:	47b0      	blx	r6
 800b8c6:	f104 0510 	add.w	r5, r4, #16
 800b8ca:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800b8cc:	6860      	ldr	r0, [r4, #4]
 800b8ce:	4629      	mov	r1, r5
 800b8d0:	f006 f8ce 	bl	8011a70 <rcl_send_response>
 800b8d4:	2802      	cmp	r0, #2
 800b8d6:	d117      	bne.n	800b908 <_rclc_execute+0x140>
 800b8d8:	f000 fcfe 	bl	800c2d8 <rcutils_reset_error>
 800b8dc:	e77e      	b.n	800b7dc <_rclc_execute+0x14>
 800b8de:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800b8e0:	68a0      	ldr	r0, [r4, #8]
 800b8e2:	4798      	blx	r3
 800b8e4:	e77a      	b.n	800b7dc <_rclc_execute+0x14>
 800b8e6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800b8e8:	68a0      	ldr	r0, [r4, #8]
 800b8ea:	f104 0110 	add.w	r1, r4, #16
 800b8ee:	4798      	blx	r3
 800b8f0:	e774      	b.n	800b7dc <_rclc_execute+0x14>
 800b8f2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800b8f4:	4798      	blx	r3
 800b8f6:	e771      	b.n	800b7dc <_rclc_execute+0x14>
 800b8f8:	6860      	ldr	r0, [r4, #4]
 800b8fa:	f006 fd81 	bl	8012400 <rcl_timer_call>
 800b8fe:	f240 3321 	movw	r3, #801	@ 0x321
 800b902:	4298      	cmp	r0, r3
 800b904:	f43f af6a 	beq.w	800b7dc <_rclc_execute+0x14>
 800b908:	2800      	cmp	r0, #0
 800b90a:	f43f af68 	beq.w	800b7de <_rclc_execute+0x16>
 800b90e:	9005      	str	r0, [sp, #20]
 800b910:	f000 fce2 	bl	800c2d8 <rcutils_reset_error>
 800b914:	9805      	ldr	r0, [sp, #20]
 800b916:	e762      	b.n	800b7de <_rclc_execute+0x16>
 800b918:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 800b91c:	e9d4 130b 	ldrd	r1, r3, [r4, #44]	@ 0x2c
 800b920:	2800      	cmp	r0, #0
 800b922:	d0e4      	beq.n	800b8ee <_rclc_execute+0x126>
 800b924:	68a0      	ldr	r0, [r4, #8]
 800b926:	4798      	blx	r3
 800b928:	e758      	b.n	800b7dc <_rclc_execute+0x14>
 800b92a:	6840      	ldr	r0, [r0, #4]
 800b92c:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800b92e:	f033 437f 	bics.w	r3, r3, #4278190080	@ 0xff000000
 800b932:	d107      	bne.n	800b944 <_rclc_execute+0x17c>
 800b934:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800b938:	b923      	cbnz	r3, 800b944 <_rclc_execute+0x17c>
 800b93a:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800b93e:	2b00      	cmp	r3, #0
 800b940:	f43f af4c 	beq.w	800b7dc <_rclc_execute+0x14>
 800b944:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800b948:	b303      	cbz	r3, 800b98c <_rclc_execute+0x1c4>
 800b94a:	2600      	movs	r6, #0
 800b94c:	2701      	movs	r7, #1
 800b94e:	e004      	b.n	800b95a <_rclc_execute+0x192>
 800b950:	f008 f8d4 	bl	8013afc <rclc_action_send_result_request>
 800b954:	b990      	cbnz	r0, 800b97c <_rclc_execute+0x1b4>
 800b956:	722f      	strb	r7, [r5, #8]
 800b958:	6860      	ldr	r0, [r4, #4]
 800b95a:	f008 f981 	bl	8013c60 <rclc_action_find_first_handle_with_goal_response>
 800b95e:	4605      	mov	r5, r0
 800b960:	b198      	cbz	r0, 800b98a <_rclc_execute+0x1c2>
 800b962:	6863      	ldr	r3, [r4, #4]
 800b964:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800b966:	699b      	ldr	r3, [r3, #24]
 800b968:	f895 1021 	ldrb.w	r1, [r5, #33]	@ 0x21
 800b96c:	f885 6020 	strb.w	r6, [r5, #32]
 800b970:	4798      	blx	r3
 800b972:	f895 3021 	ldrb.w	r3, [r5, #33]	@ 0x21
 800b976:	4628      	mov	r0, r5
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d1e9      	bne.n	800b950 <_rclc_execute+0x188>
 800b97c:	6860      	ldr	r0, [r4, #4]
 800b97e:	4629      	mov	r1, r5
 800b980:	f008 f8f2 	bl	8013b68 <rclc_action_remove_used_goal_handle>
 800b984:	e7e8      	b.n	800b958 <_rclc_execute+0x190>
 800b986:	200b      	movs	r0, #11
 800b988:	4770      	bx	lr
 800b98a:	6860      	ldr	r0, [r4, #4]
 800b98c:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800b990:	b18b      	cbz	r3, 800b9b6 <_rclc_execute+0x1ee>
 800b992:	68c5      	ldr	r5, [r0, #12]
 800b994:	b32d      	cbz	r5, 800b9e2 <_rclc_execute+0x21a>
 800b996:	2600      	movs	r6, #0
 800b998:	f895 3022 	ldrb.w	r3, [r5, #34]	@ 0x22
 800b99c:	b143      	cbz	r3, 800b9b0 <_rclc_execute+0x1e8>
 800b99e:	69c3      	ldr	r3, [r0, #28]
 800b9a0:	f885 6022 	strb.w	r6, [r5, #34]	@ 0x22
 800b9a4:	b123      	cbz	r3, 800b9b0 <_rclc_execute+0x1e8>
 800b9a6:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800b9a8:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800b9aa:	4628      	mov	r0, r5
 800b9ac:	4798      	blx	r3
 800b9ae:	6860      	ldr	r0, [r4, #4]
 800b9b0:	682d      	ldr	r5, [r5, #0]
 800b9b2:	2d00      	cmp	r5, #0
 800b9b4:	d1f0      	bne.n	800b998 <_rclc_execute+0x1d0>
 800b9b6:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800b9ba:	b193      	cbz	r3, 800b9e2 <_rclc_execute+0x21a>
 800b9bc:	68c5      	ldr	r5, [r0, #12]
 800b9be:	b185      	cbz	r5, 800b9e2 <_rclc_execute+0x21a>
 800b9c0:	2600      	movs	r6, #0
 800b9c2:	f895 3024 	ldrb.w	r3, [r5, #36]	@ 0x24
 800b9c6:	b14b      	cbz	r3, 800b9dc <_rclc_execute+0x214>
 800b9c8:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800b9ca:	f885 6024 	strb.w	r6, [r5, #36]	@ 0x24
 800b9ce:	b12b      	cbz	r3, 800b9dc <_rclc_execute+0x214>
 800b9d0:	4628      	mov	r0, r5
 800b9d2:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800b9d4:	f895 1025 	ldrb.w	r1, [r5, #37]	@ 0x25
 800b9d8:	4798      	blx	r3
 800b9da:	6860      	ldr	r0, [r4, #4]
 800b9dc:	682d      	ldr	r5, [r5, #0]
 800b9de:	2d00      	cmp	r5, #0
 800b9e0:	d1ef      	bne.n	800b9c2 <_rclc_execute+0x1fa>
 800b9e2:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	f43f aef8 	beq.w	800b7dc <_rclc_execute+0x14>
 800b9ec:	2700      	movs	r7, #0
 800b9ee:	e00b      	b.n	800ba08 <_rclc_execute+0x240>
 800b9f0:	6863      	ldr	r3, [r4, #4]
 800b9f2:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800b9f4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800b9f6:	6a1e      	ldr	r6, [r3, #32]
 800b9f8:	f885 7023 	strb.w	r7, [r5, #35]	@ 0x23
 800b9fc:	47b0      	blx	r6
 800b9fe:	6860      	ldr	r0, [r4, #4]
 800ba00:	4629      	mov	r1, r5
 800ba02:	f008 f8b1 	bl	8013b68 <rclc_action_remove_used_goal_handle>
 800ba06:	6860      	ldr	r0, [r4, #4]
 800ba08:	f008 f936 	bl	8013c78 <rclc_action_find_first_handle_with_result_response>
 800ba0c:	4605      	mov	r5, r0
 800ba0e:	2800      	cmp	r0, #0
 800ba10:	d1ee      	bne.n	800b9f0 <_rclc_execute+0x228>
 800ba12:	e6e3      	b.n	800b7dc <_rclc_execute+0x14>
 800ba14:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 800ba18:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800ba1a:	2800      	cmp	r0, #0
 800ba1c:	f43f af61 	beq.w	800b8e2 <_rclc_execute+0x11a>
 800ba20:	e75e      	b.n	800b8e0 <_rclc_execute+0x118>
 800ba22:	6840      	ldr	r0, [r0, #4]
 800ba24:	e78e      	b.n	800b944 <_rclc_execute+0x17c>
 800ba26:	6840      	ldr	r0, [r0, #4]
 800ba28:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	f43f af1a 	beq.w	800b866 <_rclc_execute+0x9e>
 800ba32:	e70f      	b.n	800b854 <_rclc_execute+0x8c>
 800ba34:	f104 0510 	add.w	r5, r4, #16
 800ba38:	460a      	mov	r2, r1
 800ba3a:	4629      	mov	r1, r5
 800ba3c:	47b0      	blx	r6
 800ba3e:	e744      	b.n	800b8ca <_rclc_execute+0x102>
 800ba40:	6860      	ldr	r0, [r4, #4]
 800ba42:	f880 5020 	strb.w	r5, [r0, #32]
 800ba46:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	f43f aec6 	beq.w	800b7dc <_rclc_execute+0x14>
 800ba50:	68c5      	ldr	r5, [r0, #12]
 800ba52:	b325      	cbz	r5, 800ba9e <_rclc_execute+0x2d6>
 800ba54:	2602      	movs	r6, #2
 800ba56:	e001      	b.n	800ba5c <_rclc_execute+0x294>
 800ba58:	682d      	ldr	r5, [r5, #0]
 800ba5a:	b305      	cbz	r5, 800ba9e <_rclc_execute+0x2d6>
 800ba5c:	f995 3008 	ldrsb.w	r3, [r5, #8]
 800ba60:	2b03      	cmp	r3, #3
 800ba62:	d1f9      	bne.n	800ba58 <_rclc_execute+0x290>
 800ba64:	69c3      	ldr	r3, [r0, #28]
 800ba66:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800ba68:	4628      	mov	r0, r5
 800ba6a:	4798      	blx	r3
 800ba6c:	4603      	mov	r3, r0
 800ba6e:	f105 0260 	add.w	r2, r5, #96	@ 0x60
 800ba72:	4628      	mov	r0, r5
 800ba74:	f885 3025 	strb.w	r3, [r5, #37]	@ 0x25
 800ba78:	b11b      	cbz	r3, 800ba82 <_rclc_execute+0x2ba>
 800ba7a:	f008 f929 	bl	8013cd0 <rclc_action_server_goal_cancel_accept>
 800ba7e:	6860      	ldr	r0, [r4, #4]
 800ba80:	e7ea      	b.n	800ba58 <_rclc_execute+0x290>
 800ba82:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 800ba84:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800ba88:	f105 0758 	add.w	r7, r5, #88	@ 0x58
 800ba8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ba90:	6860      	ldr	r0, [r4, #4]
 800ba92:	2101      	movs	r1, #1
 800ba94:	f008 f948 	bl	8013d28 <rclc_action_server_goal_cancel_reject>
 800ba98:	722e      	strb	r6, [r5, #8]
 800ba9a:	6860      	ldr	r0, [r4, #4]
 800ba9c:	e7dc      	b.n	800ba58 <_rclc_execute+0x290>
 800ba9e:	2300      	movs	r3, #0
 800baa0:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800baa4:	e69a      	b.n	800b7dc <_rclc_execute+0x14>
 800baa6:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800baa8:	47b0      	blx	r6
 800baaa:	f104 0510 	add.w	r5, r4, #16
 800baae:	e70c      	b.n	800b8ca <_rclc_execute+0x102>
 800bab0:	2001      	movs	r0, #1
 800bab2:	e694      	b.n	800b7de <_rclc_execute+0x16>

0800bab4 <rclc_executor_get_zero_initialized_executor>:
 800bab4:	b510      	push	{r4, lr}
 800bab6:	4903      	ldr	r1, [pc, #12]	@ (800bac4 <rclc_executor_get_zero_initialized_executor+0x10>)
 800bab8:	4604      	mov	r4, r0
 800baba:	2290      	movs	r2, #144	@ 0x90
 800babc:	f00e f89d 	bl	8019bfa <memcpy>
 800bac0:	4620      	mov	r0, r4
 800bac2:	bd10      	pop	{r4, pc}
 800bac4:	0801cd30 	.word	0x0801cd30

0800bac8 <rclc_executor_init>:
 800bac8:	2800      	cmp	r0, #0
 800baca:	d05a      	beq.n	800bb82 <rclc_executor_init+0xba>
 800bacc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bad0:	460d      	mov	r5, r1
 800bad2:	b0b2      	sub	sp, #200	@ 0xc8
 800bad4:	2900      	cmp	r1, #0
 800bad6:	d050      	beq.n	800bb7a <rclc_executor_init+0xb2>
 800bad8:	4604      	mov	r4, r0
 800bada:	4618      	mov	r0, r3
 800badc:	4616      	mov	r6, r2
 800bade:	461f      	mov	r7, r3
 800bae0:	f000 fbce 	bl	800c280 <rcutils_allocator_is_valid>
 800bae4:	2800      	cmp	r0, #0
 800bae6:	d048      	beq.n	800bb7a <rclc_executor_init+0xb2>
 800bae8:	2e00      	cmp	r6, #0
 800baea:	d046      	beq.n	800bb7a <rclc_executor_init+0xb2>
 800baec:	492a      	ldr	r1, [pc, #168]	@ (800bb98 <rclc_executor_init+0xd0>)
 800baee:	2290      	movs	r2, #144	@ 0x90
 800baf0:	a80e      	add	r0, sp, #56	@ 0x38
 800baf2:	f00e f882 	bl	8019bfa <memcpy>
 800baf6:	a90e      	add	r1, sp, #56	@ 0x38
 800baf8:	2290      	movs	r2, #144	@ 0x90
 800bafa:	4620      	mov	r0, r4
 800bafc:	f00e f87d 	bl	8019bfa <memcpy>
 800bb00:	6065      	str	r5, [r4, #4]
 800bb02:	4668      	mov	r0, sp
 800bb04:	60e6      	str	r6, [r4, #12]
 800bb06:	466d      	mov	r5, sp
 800bb08:	f006 fd6c 	bl	80125e4 <rcl_get_zero_initialized_wait_set>
 800bb0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800bb0e:	f104 0c18 	add.w	ip, r4, #24
 800bb12:	f8d7 8000 	ldr.w	r8, [r7]
 800bb16:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800bb1a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800bb1c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800bb20:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800bb22:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800bb26:	ed9f 7b1a 	vldr	d7, [pc, #104]	@ 800bb90 <rclc_executor_init+0xc8>
 800bb2a:	682b      	ldr	r3, [r5, #0]
 800bb2c:	f8cc 3000 	str.w	r3, [ip]
 800bb30:	6939      	ldr	r1, [r7, #16]
 800bb32:	6167      	str	r7, [r4, #20]
 800bb34:	ed84 7b1c 	vstr	d7, [r4, #112]	@ 0x70
 800bb38:	01b0      	lsls	r0, r6, #6
 800bb3a:	47c0      	blx	r8
 800bb3c:	60a0      	str	r0, [r4, #8]
 800bb3e:	b310      	cbz	r0, 800bb86 <rclc_executor_init+0xbe>
 800bb40:	2500      	movs	r5, #0
 800bb42:	e000      	b.n	800bb46 <rclc_executor_init+0x7e>
 800bb44:	68a0      	ldr	r0, [r4, #8]
 800bb46:	eb00 1085 	add.w	r0, r0, r5, lsl #6
 800bb4a:	4631      	mov	r1, r6
 800bb4c:	3501      	adds	r5, #1
 800bb4e:	f000 fa25 	bl	800bf9c <rclc_executor_handle_init>
 800bb52:	42ae      	cmp	r6, r5
 800bb54:	d1f6      	bne.n	800bb44 <rclc_executor_init+0x7c>
 800bb56:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 800bb5a:	f000 fa15 	bl	800bf88 <rclc_executor_handle_counters_zero_init>
 800bb5e:	490f      	ldr	r1, [pc, #60]	@ (800bb9c <rclc_executor_init+0xd4>)
 800bb60:	68a2      	ldr	r2, [r4, #8]
 800bb62:	2300      	movs	r3, #0
 800bb64:	e9c4 1320 	strd	r1, r3, [r4, #128]	@ 0x80
 800bb68:	b12a      	cbz	r2, 800bb76 <rclc_executor_init+0xae>
 800bb6a:	6962      	ldr	r2, [r4, #20]
 800bb6c:	b11a      	cbz	r2, 800bb76 <rclc_executor_init+0xae>
 800bb6e:	68e2      	ldr	r2, [r4, #12]
 800bb70:	b10a      	cbz	r2, 800bb76 <rclc_executor_init+0xae>
 800bb72:	f884 3088 	strb.w	r3, [r4, #136]	@ 0x88
 800bb76:	2000      	movs	r0, #0
 800bb78:	e000      	b.n	800bb7c <rclc_executor_init+0xb4>
 800bb7a:	200b      	movs	r0, #11
 800bb7c:	b032      	add	sp, #200	@ 0xc8
 800bb7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb82:	200b      	movs	r0, #11
 800bb84:	4770      	bx	lr
 800bb86:	200a      	movs	r0, #10
 800bb88:	e7f8      	b.n	800bb7c <rclc_executor_init+0xb4>
 800bb8a:	bf00      	nop
 800bb8c:	f3af 8000 	nop.w
 800bb90:	3b9aca00 	.word	0x3b9aca00
 800bb94:	00000000 	.word	0x00000000
 800bb98:	0801cd30 	.word	0x0801cd30
 800bb9c:	0800b75d 	.word	0x0800b75d

0800bba0 <rclc_executor_add_subscription>:
 800bba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bba2:	f89d e018 	ldrb.w	lr, [sp, #24]
 800bba6:	b338      	cbz	r0, 800bbf8 <rclc_executor_add_subscription+0x58>
 800bba8:	b331      	cbz	r1, 800bbf8 <rclc_executor_add_subscription+0x58>
 800bbaa:	b32a      	cbz	r2, 800bbf8 <rclc_executor_add_subscription+0x58>
 800bbac:	b323      	cbz	r3, 800bbf8 <rclc_executor_add_subscription+0x58>
 800bbae:	4604      	mov	r4, r0
 800bbb0:	e9d0 5003 	ldrd	r5, r0, [r0, #12]
 800bbb4:	42a8      	cmp	r0, r5
 800bbb6:	d301      	bcc.n	800bbbc <rclc_executor_add_subscription+0x1c>
 800bbb8:	2001      	movs	r0, #1
 800bbba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bbbc:	68a6      	ldr	r6, [r4, #8]
 800bbbe:	0187      	lsls	r7, r0, #6
 800bbc0:	eb06 1c80 	add.w	ip, r6, r0, lsl #6
 800bbc4:	2500      	movs	r5, #0
 800bbc6:	55f5      	strb	r5, [r6, r7]
 800bbc8:	3001      	adds	r0, #1
 800bbca:	f8cc 3030 	str.w	r3, [ip, #48]	@ 0x30
 800bbce:	f8cc 502c 	str.w	r5, [ip, #44]	@ 0x2c
 800bbd2:	2301      	movs	r3, #1
 800bbd4:	f104 0518 	add.w	r5, r4, #24
 800bbd8:	e9cc 1201 	strd	r1, r2, [ip, #4]
 800bbdc:	f88c e001 	strb.w	lr, [ip, #1]
 800bbe0:	f8ac 3038 	strh.w	r3, [ip, #56]	@ 0x38
 800bbe4:	6120      	str	r0, [r4, #16]
 800bbe6:	4628      	mov	r0, r5
 800bbe8:	f006 fd10 	bl	801260c <rcl_wait_set_is_valid>
 800bbec:	b930      	cbnz	r0, 800bbfc <rclc_executor_add_subscription+0x5c>
 800bbee:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800bbf0:	3301      	adds	r3, #1
 800bbf2:	2000      	movs	r0, #0
 800bbf4:	64e3      	str	r3, [r4, #76]	@ 0x4c
 800bbf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bbf8:	200b      	movs	r0, #11
 800bbfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bbfc:	4628      	mov	r0, r5
 800bbfe:	f006 fd0b 	bl	8012618 <rcl_wait_set_fini>
 800bc02:	2800      	cmp	r0, #0
 800bc04:	d0f3      	beq.n	800bbee <rclc_executor_add_subscription+0x4e>
 800bc06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bc08 <rclc_executor_add_timer>:
 800bc08:	b300      	cbz	r0, 800bc4c <rclc_executor_add_timer+0x44>
 800bc0a:	b1f9      	cbz	r1, 800bc4c <rclc_executor_add_timer+0x44>
 800bc0c:	b538      	push	{r3, r4, r5, lr}
 800bc0e:	e9d0 2303 	ldrd	r2, r3, [r0, #12]
 800bc12:	4293      	cmp	r3, r2
 800bc14:	4604      	mov	r4, r0
 800bc16:	d301      	bcc.n	800bc1c <rclc_executor_add_timer+0x14>
 800bc18:	2001      	movs	r0, #1
 800bc1a:	bd38      	pop	{r3, r4, r5, pc}
 800bc1c:	6880      	ldr	r0, [r0, #8]
 800bc1e:	eb00 1283 	add.w	r2, r0, r3, lsl #6
 800bc22:	019d      	lsls	r5, r3, #6
 800bc24:	6051      	str	r1, [r2, #4]
 800bc26:	2102      	movs	r1, #2
 800bc28:	5341      	strh	r1, [r0, r5]
 800bc2a:	3301      	adds	r3, #1
 800bc2c:	2000      	movs	r0, #0
 800bc2e:	2101      	movs	r1, #1
 800bc30:	f104 0518 	add.w	r5, r4, #24
 800bc34:	62d0      	str	r0, [r2, #44]	@ 0x2c
 800bc36:	8711      	strh	r1, [r2, #56]	@ 0x38
 800bc38:	4628      	mov	r0, r5
 800bc3a:	6123      	str	r3, [r4, #16]
 800bc3c:	f006 fce6 	bl	801260c <rcl_wait_set_is_valid>
 800bc40:	b930      	cbnz	r0, 800bc50 <rclc_executor_add_timer+0x48>
 800bc42:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800bc44:	3301      	adds	r3, #1
 800bc46:	2000      	movs	r0, #0
 800bc48:	6523      	str	r3, [r4, #80]	@ 0x50
 800bc4a:	bd38      	pop	{r3, r4, r5, pc}
 800bc4c:	200b      	movs	r0, #11
 800bc4e:	4770      	bx	lr
 800bc50:	4628      	mov	r0, r5
 800bc52:	f006 fce1 	bl	8012618 <rcl_wait_set_fini>
 800bc56:	2800      	cmp	r0, #0
 800bc58:	d0f3      	beq.n	800bc42 <rclc_executor_add_timer+0x3a>
 800bc5a:	bd38      	pop	{r3, r4, r5, pc}

0800bc5c <rclc_executor_prepare>:
 800bc5c:	2800      	cmp	r0, #0
 800bc5e:	d044      	beq.n	800bcea <rclc_executor_prepare+0x8e>
 800bc60:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bc62:	f100 0518 	add.w	r5, r0, #24
 800bc66:	b09b      	sub	sp, #108	@ 0x6c
 800bc68:	4604      	mov	r4, r0
 800bc6a:	4628      	mov	r0, r5
 800bc6c:	f006 fcce 	bl	801260c <rcl_wait_set_is_valid>
 800bc70:	b110      	cbz	r0, 800bc78 <rclc_executor_prepare+0x1c>
 800bc72:	2000      	movs	r0, #0
 800bc74:	b01b      	add	sp, #108	@ 0x6c
 800bc76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bc78:	4628      	mov	r0, r5
 800bc7a:	f006 fccd 	bl	8012618 <rcl_wait_set_fini>
 800bc7e:	2800      	cmp	r0, #0
 800bc80:	d130      	bne.n	800bce4 <rclc_executor_prepare+0x88>
 800bc82:	a80c      	add	r0, sp, #48	@ 0x30
 800bc84:	f006 fcae 	bl	80125e4 <rcl_get_zero_initialized_wait_set>
 800bc88:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 800bc8c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800bc90:	46ae      	mov	lr, r5
 800bc92:	6967      	ldr	r7, [r4, #20]
 800bc94:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800bc98:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800bc9c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800bca0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800bca4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800bca8:	f8dc 3000 	ldr.w	r3, [ip]
 800bcac:	f8ce 3000 	str.w	r3, [lr]
 800bcb0:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800bcb2:	ae04      	add	r6, sp, #16
 800bcb4:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800bcb6:	683b      	ldr	r3, [r7, #0]
 800bcb8:	6862      	ldr	r2, [r4, #4]
 800bcba:	6033      	str	r3, [r6, #0]
 800bcbc:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 800bcbe:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 800bcc0:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800bcc4:	e9d4 3214 	ldrd	r3, r2, [r4, #80]	@ 0x50
 800bcc8:	e9cd 2100 	strd	r2, r1, [sp]
 800bccc:	4628      	mov	r0, r5
 800bcce:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bcd0:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 800bcd2:	f006 ffd1 	bl	8012c78 <rcl_wait_set_init>
 800bcd6:	2800      	cmp	r0, #0
 800bcd8:	d0cc      	beq.n	800bc74 <rclc_executor_prepare+0x18>
 800bcda:	900b      	str	r0, [sp, #44]	@ 0x2c
 800bcdc:	f000 fafc 	bl	800c2d8 <rcutils_reset_error>
 800bce0:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800bce2:	e7c7      	b.n	800bc74 <rclc_executor_prepare+0x18>
 800bce4:	f000 faf8 	bl	800c2d8 <rcutils_reset_error>
 800bce8:	e7cb      	b.n	800bc82 <rclc_executor_prepare+0x26>
 800bcea:	200b      	movs	r0, #11
 800bcec:	4770      	bx	lr
 800bcee:	bf00      	nop

0800bcf0 <rclc_executor_spin_some>:
 800bcf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcf4:	b083      	sub	sp, #12
 800bcf6:	2800      	cmp	r0, #0
 800bcf8:	f000 8091 	beq.w	800be1e <rclc_executor_spin_some+0x12e>
 800bcfc:	4604      	mov	r4, r0
 800bcfe:	6840      	ldr	r0, [r0, #4]
 800bd00:	4690      	mov	r8, r2
 800bd02:	4699      	mov	r9, r3
 800bd04:	f005 f978 	bl	8010ff8 <rcl_context_is_valid>
 800bd08:	2800      	cmp	r0, #0
 800bd0a:	d037      	beq.n	800bd7c <rclc_executor_spin_some+0x8c>
 800bd0c:	4620      	mov	r0, r4
 800bd0e:	f104 0718 	add.w	r7, r4, #24
 800bd12:	f7ff ffa3 	bl	800bc5c <rclc_executor_prepare>
 800bd16:	4638      	mov	r0, r7
 800bd18:	f006 fd62 	bl	80127e0 <rcl_wait_set_clear>
 800bd1c:	4606      	mov	r6, r0
 800bd1e:	2800      	cmp	r0, #0
 800bd20:	d177      	bne.n	800be12 <rclc_executor_spin_some+0x122>
 800bd22:	68e3      	ldr	r3, [r4, #12]
 800bd24:	4605      	mov	r5, r0
 800bd26:	b1eb      	cbz	r3, 800bd64 <rclc_executor_spin_some+0x74>
 800bd28:	68a1      	ldr	r1, [r4, #8]
 800bd2a:	eb01 1c85 	add.w	ip, r1, r5, lsl #6
 800bd2e:	01aa      	lsls	r2, r5, #6
 800bd30:	f89c 3038 	ldrb.w	r3, [ip, #56]	@ 0x38
 800bd34:	b1b3      	cbz	r3, 800bd64 <rclc_executor_spin_some+0x74>
 800bd36:	5c8b      	ldrb	r3, [r1, r2]
 800bd38:	2b0a      	cmp	r3, #10
 800bd3a:	d81f      	bhi.n	800bd7c <rclc_executor_spin_some+0x8c>
 800bd3c:	e8df f003 	tbb	[pc, r3]
 800bd40:	253e3434 	.word	0x253e3434
 800bd44:	06060625 	.word	0x06060625
 800bd48:	525d      	.short	0x525d
 800bd4a:	48          	.byte	0x48
 800bd4b:	00          	.byte	0x00
 800bd4c:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800bd50:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800bd54:	4638      	mov	r0, r7
 800bd56:	f007 f899 	bl	8012e8c <rcl_wait_set_add_service>
 800bd5a:	b9f8      	cbnz	r0, 800bd9c <rclc_executor_spin_some+0xac>
 800bd5c:	68e3      	ldr	r3, [r4, #12]
 800bd5e:	3501      	adds	r5, #1
 800bd60:	42ab      	cmp	r3, r5
 800bd62:	d8e1      	bhi.n	800bd28 <rclc_executor_spin_some+0x38>
 800bd64:	4642      	mov	r2, r8
 800bd66:	464b      	mov	r3, r9
 800bd68:	4638      	mov	r0, r7
 800bd6a:	f007 f8bd 	bl	8012ee8 <rcl_wait>
 800bd6e:	f894 5088 	ldrb.w	r5, [r4, #136]	@ 0x88
 800bd72:	2d00      	cmp	r5, #0
 800bd74:	f000 80ab 	beq.w	800bece <rclc_executor_spin_some+0x1de>
 800bd78:	2d01      	cmp	r5, #1
 800bd7a:	d055      	beq.n	800be28 <rclc_executor_spin_some+0x138>
 800bd7c:	f000 faac 	bl	800c2d8 <rcutils_reset_error>
 800bd80:	2601      	movs	r6, #1
 800bd82:	4630      	mov	r0, r6
 800bd84:	b003      	add	sp, #12
 800bd86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd8a:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800bd8e:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800bd92:	4638      	mov	r0, r7
 800bd94:	f007 f84e 	bl	8012e34 <rcl_wait_set_add_client>
 800bd98:	2800      	cmp	r0, #0
 800bd9a:	d0df      	beq.n	800bd5c <rclc_executor_spin_some+0x6c>
 800bd9c:	9001      	str	r0, [sp, #4]
 800bd9e:	f000 fa9b 	bl	800c2d8 <rcutils_reset_error>
 800bda2:	9801      	ldr	r0, [sp, #4]
 800bda4:	4606      	mov	r6, r0
 800bda6:	e7ec      	b.n	800bd82 <rclc_executor_spin_some+0x92>
 800bda8:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800bdac:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800bdb0:	4638      	mov	r0, r7
 800bdb2:	f006 fce9 	bl	8012788 <rcl_wait_set_add_subscription>
 800bdb6:	2800      	cmp	r0, #0
 800bdb8:	d0d0      	beq.n	800bd5c <rclc_executor_spin_some+0x6c>
 800bdba:	e7ef      	b.n	800bd9c <rclc_executor_spin_some+0xac>
 800bdbc:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800bdc0:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800bdc4:	4638      	mov	r0, r7
 800bdc6:	f007 f805 	bl	8012dd4 <rcl_wait_set_add_timer>
 800bdca:	2800      	cmp	r0, #0
 800bdcc:	d0c6      	beq.n	800bd5c <rclc_executor_spin_some+0x6c>
 800bdce:	e7e5      	b.n	800bd9c <rclc_executor_spin_some+0xac>
 800bdd0:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800bdd4:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800bdd8:	4638      	mov	r0, r7
 800bdda:	f006 ffcf 	bl	8012d7c <rcl_wait_set_add_guard_condition>
 800bdde:	2800      	cmp	r0, #0
 800bde0:	d0bc      	beq.n	800bd5c <rclc_executor_spin_some+0x6c>
 800bde2:	e7db      	b.n	800bd9c <rclc_executor_spin_some+0xac>
 800bde4:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800bde8:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800bdec:	3110      	adds	r1, #16
 800bdee:	4638      	mov	r0, r7
 800bdf0:	f007 fd98 	bl	8013924 <rcl_action_wait_set_add_action_server>
 800bdf4:	2800      	cmp	r0, #0
 800bdf6:	d0b1      	beq.n	800bd5c <rclc_executor_spin_some+0x6c>
 800bdf8:	e7d0      	b.n	800bd9c <rclc_executor_spin_some+0xac>
 800bdfa:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800bdfe:	2300      	movs	r3, #0
 800be00:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800be04:	3110      	adds	r1, #16
 800be06:	4638      	mov	r0, r7
 800be08:	f007 fb7a 	bl	8013500 <rcl_action_wait_set_add_action_client>
 800be0c:	2800      	cmp	r0, #0
 800be0e:	d0a5      	beq.n	800bd5c <rclc_executor_spin_some+0x6c>
 800be10:	e7c4      	b.n	800bd9c <rclc_executor_spin_some+0xac>
 800be12:	f000 fa61 	bl	800c2d8 <rcutils_reset_error>
 800be16:	4630      	mov	r0, r6
 800be18:	b003      	add	sp, #12
 800be1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be1e:	260b      	movs	r6, #11
 800be20:	4630      	mov	r0, r6
 800be22:	b003      	add	sp, #12
 800be24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be28:	e9d4 c202 	ldrd	ip, r2, [r4, #8]
 800be2c:	4663      	mov	r3, ip
 800be2e:	4615      	mov	r5, r2
 800be30:	b1ca      	cbz	r2, 800be66 <rclc_executor_spin_some+0x176>
 800be32:	2500      	movs	r5, #0
 800be34:	46a8      	mov	r8, r5
 800be36:	f240 1991 	movw	r9, #401	@ 0x191
 800be3a:	e00c      	b.n	800be56 <rclc_executor_spin_some+0x166>
 800be3c:	f7ff fad6 	bl	800b3ec <_rclc_check_for_new_data>
 800be40:	f108 0801 	add.w	r8, r8, #1
 800be44:	4605      	mov	r5, r0
 800be46:	b108      	cbz	r0, 800be4c <rclc_executor_spin_some+0x15c>
 800be48:	4548      	cmp	r0, r9
 800be4a:	d13e      	bne.n	800beca <rclc_executor_spin_some+0x1da>
 800be4c:	68e2      	ldr	r2, [r4, #12]
 800be4e:	4590      	cmp	r8, r2
 800be50:	f080 808b 	bcs.w	800bf6a <rclc_executor_spin_some+0x27a>
 800be54:	68a3      	ldr	r3, [r4, #8]
 800be56:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 800be5a:	469c      	mov	ip, r3
 800be5c:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800be60:	4639      	mov	r1, r7
 800be62:	2b00      	cmp	r3, #0
 800be64:	d1ea      	bne.n	800be3c <rclc_executor_spin_some+0x14c>
 800be66:	4611      	mov	r1, r2
 800be68:	4660      	mov	r0, ip
 800be6a:	e9d4 3220 	ldrd	r3, r2, [r4, #128]	@ 0x80
 800be6e:	4798      	blx	r3
 800be70:	b358      	cbz	r0, 800beca <rclc_executor_spin_some+0x1da>
 800be72:	68e3      	ldr	r3, [r4, #12]
 800be74:	b34b      	cbz	r3, 800beca <rclc_executor_spin_some+0x1da>
 800be76:	f04f 0800 	mov.w	r8, #0
 800be7a:	f240 1991 	movw	r9, #401	@ 0x191
 800be7e:	e00a      	b.n	800be96 <rclc_executor_spin_some+0x1a6>
 800be80:	f7ff fb02 	bl	800b488 <_rclc_take_new_data>
 800be84:	f108 0801 	add.w	r8, r8, #1
 800be88:	4605      	mov	r5, r0
 800be8a:	b108      	cbz	r0, 800be90 <rclc_executor_spin_some+0x1a0>
 800be8c:	4548      	cmp	r0, r9
 800be8e:	d11c      	bne.n	800beca <rclc_executor_spin_some+0x1da>
 800be90:	68e3      	ldr	r3, [r4, #12]
 800be92:	4598      	cmp	r8, r3
 800be94:	d26f      	bcs.n	800bf76 <rclc_executor_spin_some+0x286>
 800be96:	68a3      	ldr	r3, [r4, #8]
 800be98:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 800be9c:	4639      	mov	r1, r7
 800be9e:	f890 2038 	ldrb.w	r2, [r0, #56]	@ 0x38
 800bea2:	2a00      	cmp	r2, #0
 800bea4:	d1ec      	bne.n	800be80 <rclc_executor_spin_some+0x190>
 800bea6:	2700      	movs	r7, #0
 800bea8:	e009      	b.n	800bebe <rclc_executor_spin_some+0x1ce>
 800beaa:	f7ff fc8d 	bl	800b7c8 <_rclc_execute>
 800beae:	3701      	adds	r7, #1
 800beb0:	4605      	mov	r5, r0
 800beb2:	b950      	cbnz	r0, 800beca <rclc_executor_spin_some+0x1da>
 800beb4:	68e3      	ldr	r3, [r4, #12]
 800beb6:	429f      	cmp	r7, r3
 800beb8:	f4bf af63 	bcs.w	800bd82 <rclc_executor_spin_some+0x92>
 800bebc:	68a3      	ldr	r3, [r4, #8]
 800bebe:	eb03 1087 	add.w	r0, r3, r7, lsl #6
 800bec2:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d1ef      	bne.n	800beaa <rclc_executor_spin_some+0x1ba>
 800beca:	462e      	mov	r6, r5
 800becc:	e759      	b.n	800bd82 <rclc_executor_spin_some+0x92>
 800bece:	e9d4 c202 	ldrd	ip, r2, [r4, #8]
 800bed2:	4663      	mov	r3, ip
 800bed4:	2a00      	cmp	r2, #0
 800bed6:	d054      	beq.n	800bf82 <rclc_executor_spin_some+0x292>
 800bed8:	46a8      	mov	r8, r5
 800beda:	f240 1991 	movw	r9, #401	@ 0x191
 800bede:	e00b      	b.n	800bef8 <rclc_executor_spin_some+0x208>
 800bee0:	f7ff fa84 	bl	800b3ec <_rclc_check_for_new_data>
 800bee4:	f108 0801 	add.w	r8, r8, #1
 800bee8:	4605      	mov	r5, r0
 800beea:	b108      	cbz	r0, 800bef0 <rclc_executor_spin_some+0x200>
 800beec:	4548      	cmp	r0, r9
 800beee:	d1ec      	bne.n	800beca <rclc_executor_spin_some+0x1da>
 800bef0:	68e2      	ldr	r2, [r4, #12]
 800bef2:	4590      	cmp	r8, r2
 800bef4:	d23c      	bcs.n	800bf70 <rclc_executor_spin_some+0x280>
 800bef6:	68a3      	ldr	r3, [r4, #8]
 800bef8:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 800befc:	469c      	mov	ip, r3
 800befe:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800bf02:	4639      	mov	r1, r7
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d1eb      	bne.n	800bee0 <rclc_executor_spin_some+0x1f0>
 800bf08:	4611      	mov	r1, r2
 800bf0a:	4660      	mov	r0, ip
 800bf0c:	e9d4 3220 	ldrd	r3, r2, [r4, #128]	@ 0x80
 800bf10:	4798      	blx	r3
 800bf12:	2800      	cmp	r0, #0
 800bf14:	d0d9      	beq.n	800beca <rclc_executor_spin_some+0x1da>
 800bf16:	68e3      	ldr	r3, [r4, #12]
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d0d6      	beq.n	800beca <rclc_executor_spin_some+0x1da>
 800bf1c:	f04f 0a00 	mov.w	sl, #0
 800bf20:	f240 1891 	movw	r8, #401	@ 0x191
 800bf24:	f240 2959 	movw	r9, #601	@ 0x259
 800bf28:	e013      	b.n	800bf52 <rclc_executor_spin_some+0x262>
 800bf2a:	f7ff faad 	bl	800b488 <_rclc_take_new_data>
 800bf2e:	b118      	cbz	r0, 800bf38 <rclc_executor_spin_some+0x248>
 800bf30:	4540      	cmp	r0, r8
 800bf32:	d001      	beq.n	800bf38 <rclc_executor_spin_some+0x248>
 800bf34:	4548      	cmp	r0, r9
 800bf36:	d122      	bne.n	800bf7e <rclc_executor_spin_some+0x28e>
 800bf38:	68a0      	ldr	r0, [r4, #8]
 800bf3a:	4458      	add	r0, fp
 800bf3c:	f7ff fc44 	bl	800b7c8 <_rclc_execute>
 800bf40:	f10a 0a01 	add.w	sl, sl, #1
 800bf44:	4605      	mov	r5, r0
 800bf46:	2800      	cmp	r0, #0
 800bf48:	d1bf      	bne.n	800beca <rclc_executor_spin_some+0x1da>
 800bf4a:	68e3      	ldr	r3, [r4, #12]
 800bf4c:	459a      	cmp	sl, r3
 800bf4e:	f4bf af18 	bcs.w	800bd82 <rclc_executor_spin_some+0x92>
 800bf52:	68a0      	ldr	r0, [r4, #8]
 800bf54:	eb00 108a 	add.w	r0, r0, sl, lsl #6
 800bf58:	4639      	mov	r1, r7
 800bf5a:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800bf5e:	ea4f 1b8a 	mov.w	fp, sl, lsl #6
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d1e1      	bne.n	800bf2a <rclc_executor_spin_some+0x23a>
 800bf66:	462e      	mov	r6, r5
 800bf68:	e70b      	b.n	800bd82 <rclc_executor_spin_some+0x92>
 800bf6a:	f8d4 c008 	ldr.w	ip, [r4, #8]
 800bf6e:	e77a      	b.n	800be66 <rclc_executor_spin_some+0x176>
 800bf70:	f8d4 c008 	ldr.w	ip, [r4, #8]
 800bf74:	e7c8      	b.n	800bf08 <rclc_executor_spin_some+0x218>
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d0a7      	beq.n	800beca <rclc_executor_spin_some+0x1da>
 800bf7a:	68a3      	ldr	r3, [r4, #8]
 800bf7c:	e793      	b.n	800bea6 <rclc_executor_spin_some+0x1b6>
 800bf7e:	4606      	mov	r6, r0
 800bf80:	e6ff      	b.n	800bd82 <rclc_executor_spin_some+0x92>
 800bf82:	4615      	mov	r5, r2
 800bf84:	e7c0      	b.n	800bf08 <rclc_executor_spin_some+0x218>
 800bf86:	bf00      	nop

0800bf88 <rclc_executor_handle_counters_zero_init>:
 800bf88:	b130      	cbz	r0, 800bf98 <rclc_executor_handle_counters_zero_init+0x10>
 800bf8a:	b508      	push	{r3, lr}
 800bf8c:	2220      	movs	r2, #32
 800bf8e:	2100      	movs	r1, #0
 800bf90:	f00d fcfa 	bl	8019988 <memset>
 800bf94:	2000      	movs	r0, #0
 800bf96:	bd08      	pop	{r3, pc}
 800bf98:	200b      	movs	r0, #11
 800bf9a:	4770      	bx	lr

0800bf9c <rclc_executor_handle_init>:
 800bf9c:	b158      	cbz	r0, 800bfb6 <rclc_executor_handle_init+0x1a>
 800bf9e:	2300      	movs	r3, #0
 800bfa0:	220b      	movs	r2, #11
 800bfa2:	e9c0 3301 	strd	r3, r3, [r0, #4]
 800bfa6:	e9c0 330a 	strd	r3, r3, [r0, #40]	@ 0x28
 800bfaa:	e9c0 310c 	strd	r3, r1, [r0, #48]	@ 0x30
 800bfae:	8002      	strh	r2, [r0, #0]
 800bfb0:	8703      	strh	r3, [r0, #56]	@ 0x38
 800bfb2:	4618      	mov	r0, r3
 800bfb4:	4770      	bx	lr
 800bfb6:	200b      	movs	r0, #11
 800bfb8:	4770      	bx	lr
 800bfba:	bf00      	nop

0800bfbc <rclc_support_init>:
 800bfbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bfc0:	b086      	sub	sp, #24
 800bfc2:	b3b8      	cbz	r0, 800c034 <rclc_support_init+0x78>
 800bfc4:	461c      	mov	r4, r3
 800bfc6:	b3ab      	cbz	r3, 800c034 <rclc_support_init+0x78>
 800bfc8:	460f      	mov	r7, r1
 800bfca:	4690      	mov	r8, r2
 800bfcc:	4606      	mov	r6, r0
 800bfce:	f005 f97d 	bl	80112cc <rcl_get_zero_initialized_init_options>
 800bfd2:	f104 030c 	add.w	r3, r4, #12
 800bfd6:	9005      	str	r0, [sp, #20]
 800bfd8:	e893 0003 	ldmia.w	r3, {r0, r1}
 800bfdc:	e88d 0003 	stmia.w	sp, {r0, r1}
 800bfe0:	a805      	add	r0, sp, #20
 800bfe2:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 800bfe6:	f005 f973 	bl	80112d0 <rcl_init_options_init>
 800bfea:	4605      	mov	r5, r0
 800bfec:	b9e0      	cbnz	r0, 800c028 <rclc_support_init+0x6c>
 800bfee:	ad02      	add	r5, sp, #8
 800bff0:	4628      	mov	r0, r5
 800bff2:	f004 fffd 	bl	8010ff0 <rcl_get_zero_initialized_context>
 800bff6:	e895 0003 	ldmia.w	r5, {r0, r1}
 800bffa:	4633      	mov	r3, r6
 800bffc:	e886 0003 	stmia.w	r6, {r0, r1}
 800c000:	aa05      	add	r2, sp, #20
 800c002:	4641      	mov	r1, r8
 800c004:	4638      	mov	r0, r7
 800c006:	f005 f85d 	bl	80110c4 <rcl_init>
 800c00a:	4605      	mov	r5, r0
 800c00c:	b9b8      	cbnz	r0, 800c03e <rclc_support_init+0x82>
 800c00e:	60b4      	str	r4, [r6, #8]
 800c010:	4622      	mov	r2, r4
 800c012:	f106 010c 	add.w	r1, r6, #12
 800c016:	2003      	movs	r0, #3
 800c018:	f005 ff3a 	bl	8011e90 <rcl_clock_init>
 800c01c:	4605      	mov	r5, r0
 800c01e:	b970      	cbnz	r0, 800c03e <rclc_support_init+0x82>
 800c020:	a805      	add	r0, sp, #20
 800c022:	f005 f9b1 	bl	8011388 <rcl_init_options_fini>
 800c026:	b108      	cbz	r0, 800c02c <rclc_support_init+0x70>
 800c028:	f000 f956 	bl	800c2d8 <rcutils_reset_error>
 800c02c:	4628      	mov	r0, r5
 800c02e:	b006      	add	sp, #24
 800c030:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c034:	250b      	movs	r5, #11
 800c036:	4628      	mov	r0, r5
 800c038:	b006      	add	sp, #24
 800c03a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c03e:	f000 f94b 	bl	800c2d8 <rcutils_reset_error>
 800c042:	a805      	add	r0, sp, #20
 800c044:	f005 f9a0 	bl	8011388 <rcl_init_options_fini>
 800c048:	2800      	cmp	r0, #0
 800c04a:	d0ef      	beq.n	800c02c <rclc_support_init+0x70>
 800c04c:	e7ec      	b.n	800c028 <rclc_support_init+0x6c>
 800c04e:	bf00      	nop

0800c050 <rclc_node_init_default>:
 800c050:	b3b8      	cbz	r0, 800c0c2 <rclc_node_init_default+0x72>
 800c052:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c056:	460d      	mov	r5, r1
 800c058:	b0a1      	sub	sp, #132	@ 0x84
 800c05a:	b329      	cbz	r1, 800c0a8 <rclc_node_init_default+0x58>
 800c05c:	4616      	mov	r6, r2
 800c05e:	b31a      	cbz	r2, 800c0a8 <rclc_node_init_default+0x58>
 800c060:	461f      	mov	r7, r3
 800c062:	b30b      	cbz	r3, 800c0a8 <rclc_node_init_default+0x58>
 800c064:	f10d 0810 	add.w	r8, sp, #16
 800c068:	4604      	mov	r4, r0
 800c06a:	4640      	mov	r0, r8
 800c06c:	f005 fa12 	bl	8011494 <rcl_get_zero_initialized_node>
 800c070:	e898 0003 	ldmia.w	r8, {r0, r1}
 800c074:	f10d 0918 	add.w	r9, sp, #24
 800c078:	e884 0003 	stmia.w	r4, {r0, r1}
 800c07c:	4648      	mov	r0, r9
 800c07e:	f005 fbb1 	bl	80117e4 <rcl_node_get_default_options>
 800c082:	4640      	mov	r0, r8
 800c084:	f005 fa06 	bl	8011494 <rcl_get_zero_initialized_node>
 800c088:	f8cd 9000 	str.w	r9, [sp]
 800c08c:	e898 0003 	ldmia.w	r8, {r0, r1}
 800c090:	463b      	mov	r3, r7
 800c092:	e884 0003 	stmia.w	r4, {r0, r1}
 800c096:	4632      	mov	r2, r6
 800c098:	4629      	mov	r1, r5
 800c09a:	4620      	mov	r0, r4
 800c09c:	f005 fa04 	bl	80114a8 <rcl_node_init>
 800c0a0:	b930      	cbnz	r0, 800c0b0 <rclc_node_init_default+0x60>
 800c0a2:	b021      	add	sp, #132	@ 0x84
 800c0a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c0a8:	200b      	movs	r0, #11
 800c0aa:	b021      	add	sp, #132	@ 0x84
 800c0ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c0b0:	9003      	str	r0, [sp, #12]
 800c0b2:	f000 f911 	bl	800c2d8 <rcutils_reset_error>
 800c0b6:	f000 f90f 	bl	800c2d8 <rcutils_reset_error>
 800c0ba:	9803      	ldr	r0, [sp, #12]
 800c0bc:	b021      	add	sp, #132	@ 0x84
 800c0be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c0c2:	200b      	movs	r0, #11
 800c0c4:	4770      	bx	lr
 800c0c6:	bf00      	nop

0800c0c8 <rclc_publisher_init_default>:
 800c0c8:	b368      	cbz	r0, 800c126 <rclc_publisher_init_default+0x5e>
 800c0ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0ce:	460d      	mov	r5, r1
 800c0d0:	b0a0      	sub	sp, #128	@ 0x80
 800c0d2:	b321      	cbz	r1, 800c11e <rclc_publisher_init_default+0x56>
 800c0d4:	4616      	mov	r6, r2
 800c0d6:	b312      	cbz	r2, 800c11e <rclc_publisher_init_default+0x56>
 800c0d8:	461f      	mov	r7, r3
 800c0da:	b303      	cbz	r3, 800c11e <rclc_publisher_init_default+0x56>
 800c0dc:	4604      	mov	r4, r0
 800c0de:	f7ff f875 	bl	800b1cc <rcl_get_zero_initialized_publisher>
 800c0e2:	f10d 0810 	add.w	r8, sp, #16
 800c0e6:	6020      	str	r0, [r4, #0]
 800c0e8:	4640      	mov	r0, r8
 800c0ea:	f7ff f90d 	bl	800b308 <rcl_publisher_get_default_options>
 800c0ee:	490f      	ldr	r1, [pc, #60]	@ (800c12c <rclc_publisher_init_default+0x64>)
 800c0f0:	2250      	movs	r2, #80	@ 0x50
 800c0f2:	4640      	mov	r0, r8
 800c0f4:	f00d fd81 	bl	8019bfa <memcpy>
 800c0f8:	f8cd 8000 	str.w	r8, [sp]
 800c0fc:	463b      	mov	r3, r7
 800c0fe:	4632      	mov	r2, r6
 800c100:	4629      	mov	r1, r5
 800c102:	4620      	mov	r0, r4
 800c104:	f7ff f868 	bl	800b1d8 <rcl_publisher_init>
 800c108:	b910      	cbnz	r0, 800c110 <rclc_publisher_init_default+0x48>
 800c10a:	b020      	add	sp, #128	@ 0x80
 800c10c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c110:	9003      	str	r0, [sp, #12]
 800c112:	f000 f8e1 	bl	800c2d8 <rcutils_reset_error>
 800c116:	9803      	ldr	r0, [sp, #12]
 800c118:	b020      	add	sp, #128	@ 0x80
 800c11a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c11e:	200b      	movs	r0, #11
 800c120:	b020      	add	sp, #128	@ 0x80
 800c122:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c126:	200b      	movs	r0, #11
 800c128:	4770      	bx	lr
 800c12a:	bf00      	nop
 800c12c:	0801cdc0 	.word	0x0801cdc0

0800c130 <rclc_subscription_init_default>:
 800c130:	b368      	cbz	r0, 800c18e <rclc_subscription_init_default+0x5e>
 800c132:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c136:	460d      	mov	r5, r1
 800c138:	b0a2      	sub	sp, #136	@ 0x88
 800c13a:	b321      	cbz	r1, 800c186 <rclc_subscription_init_default+0x56>
 800c13c:	4616      	mov	r6, r2
 800c13e:	b312      	cbz	r2, 800c186 <rclc_subscription_init_default+0x56>
 800c140:	461f      	mov	r7, r3
 800c142:	b303      	cbz	r3, 800c186 <rclc_subscription_init_default+0x56>
 800c144:	4604      	mov	r4, r0
 800c146:	f005 fd57 	bl	8011bf8 <rcl_get_zero_initialized_subscription>
 800c14a:	f10d 0810 	add.w	r8, sp, #16
 800c14e:	6020      	str	r0, [r4, #0]
 800c150:	4640      	mov	r0, r8
 800c152:	f005 fdff 	bl	8011d54 <rcl_subscription_get_default_options>
 800c156:	490f      	ldr	r1, [pc, #60]	@ (800c194 <rclc_subscription_init_default+0x64>)
 800c158:	2250      	movs	r2, #80	@ 0x50
 800c15a:	4640      	mov	r0, r8
 800c15c:	f00d fd4d 	bl	8019bfa <memcpy>
 800c160:	f8cd 8000 	str.w	r8, [sp]
 800c164:	463b      	mov	r3, r7
 800c166:	4632      	mov	r2, r6
 800c168:	4629      	mov	r1, r5
 800c16a:	4620      	mov	r0, r4
 800c16c:	f005 fd4a 	bl	8011c04 <rcl_subscription_init>
 800c170:	b910      	cbnz	r0, 800c178 <rclc_subscription_init_default+0x48>
 800c172:	b022      	add	sp, #136	@ 0x88
 800c174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c178:	9003      	str	r0, [sp, #12]
 800c17a:	f000 f8ad 	bl	800c2d8 <rcutils_reset_error>
 800c17e:	9803      	ldr	r0, [sp, #12]
 800c180:	b022      	add	sp, #136	@ 0x88
 800c182:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c186:	200b      	movs	r0, #11
 800c188:	b022      	add	sp, #136	@ 0x88
 800c18a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c18e:	200b      	movs	r0, #11
 800c190:	4770      	bx	lr
 800c192:	bf00      	nop
 800c194:	0801ce10 	.word	0x0801ce10

0800c198 <rclc_timer_init_default>:
 800c198:	b370      	cbz	r0, 800c1f8 <rclc_timer_init_default+0x60>
 800c19a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c19e:	460e      	mov	r6, r1
 800c1a0:	b08c      	sub	sp, #48	@ 0x30
 800c1a2:	b329      	cbz	r1, 800c1f0 <rclc_timer_init_default+0x58>
 800c1a4:	4690      	mov	r8, r2
 800c1a6:	461f      	mov	r7, r3
 800c1a8:	4605      	mov	r5, r0
 800c1aa:	f006 f851 	bl	8012250 <rcl_get_zero_initialized_timer>
 800c1ae:	2301      	movs	r3, #1
 800c1b0:	6028      	str	r0, [r5, #0]
 800c1b2:	9308      	str	r3, [sp, #32]
 800c1b4:	68b4      	ldr	r4, [r6, #8]
 800c1b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c1b8:	f10d 0c0c 	add.w	ip, sp, #12
 800c1bc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c1c0:	6823      	ldr	r3, [r4, #0]
 800c1c2:	f8cc 3000 	str.w	r3, [ip]
 800c1c6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c1c8:	9302      	str	r3, [sp, #8]
 800c1ca:	e9cd 8700 	strd	r8, r7, [sp]
 800c1ce:	4628      	mov	r0, r5
 800c1d0:	4632      	mov	r2, r6
 800c1d2:	f106 010c 	add.w	r1, r6, #12
 800c1d6:	f006 f843 	bl	8012260 <rcl_timer_init2>
 800c1da:	b910      	cbnz	r0, 800c1e2 <rclc_timer_init_default+0x4a>
 800c1dc:	b00c      	add	sp, #48	@ 0x30
 800c1de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1e2:	900b      	str	r0, [sp, #44]	@ 0x2c
 800c1e4:	f000 f878 	bl	800c2d8 <rcutils_reset_error>
 800c1e8:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800c1ea:	b00c      	add	sp, #48	@ 0x30
 800c1ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1f0:	200b      	movs	r0, #11
 800c1f2:	b00c      	add	sp, #48	@ 0x30
 800c1f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1f8:	200b      	movs	r0, #11
 800c1fa:	4770      	bx	lr

0800c1fc <__default_zero_allocate>:
 800c1fc:	f00c be76 	b.w	8018eec <calloc>

0800c200 <__default_reallocate>:
 800c200:	f00d b814 	b.w	801922c <realloc>

0800c204 <__default_deallocate>:
 800c204:	f00c bef0 	b.w	8018fe8 <free>

0800c208 <__default_allocate>:
 800c208:	f00c bee6 	b.w	8018fd8 <malloc>

0800c20c <rcutils_get_zero_initialized_allocator>:
 800c20c:	b510      	push	{r4, lr}
 800c20e:	4c05      	ldr	r4, [pc, #20]	@ (800c224 <rcutils_get_zero_initialized_allocator+0x18>)
 800c210:	4686      	mov	lr, r0
 800c212:	4684      	mov	ip, r0
 800c214:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c216:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c21a:	6823      	ldr	r3, [r4, #0]
 800c21c:	f8cc 3000 	str.w	r3, [ip]
 800c220:	4670      	mov	r0, lr
 800c222:	bd10      	pop	{r4, pc}
 800c224:	0801ce60 	.word	0x0801ce60

0800c228 <rcutils_get_default_allocator>:
 800c228:	b510      	push	{r4, lr}
 800c22a:	4c05      	ldr	r4, [pc, #20]	@ (800c240 <rcutils_get_default_allocator+0x18>)
 800c22c:	4686      	mov	lr, r0
 800c22e:	4684      	mov	ip, r0
 800c230:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c232:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c236:	6823      	ldr	r3, [r4, #0]
 800c238:	f8cc 3000 	str.w	r3, [ip]
 800c23c:	4670      	mov	r0, lr
 800c23e:	bd10      	pop	{r4, pc}
 800c240:	20000364 	.word	0x20000364

0800c244 <rcutils_set_default_allocator>:
 800c244:	b1a8      	cbz	r0, 800c272 <rcutils_set_default_allocator+0x2e>
 800c246:	6802      	ldr	r2, [r0, #0]
 800c248:	b1a2      	cbz	r2, 800c274 <rcutils_set_default_allocator+0x30>
 800c24a:	6841      	ldr	r1, [r0, #4]
 800c24c:	b1a1      	cbz	r1, 800c278 <rcutils_set_default_allocator+0x34>
 800c24e:	b410      	push	{r4}
 800c250:	68c4      	ldr	r4, [r0, #12]
 800c252:	b164      	cbz	r4, 800c26e <rcutils_set_default_allocator+0x2a>
 800c254:	6880      	ldr	r0, [r0, #8]
 800c256:	b138      	cbz	r0, 800c268 <rcutils_set_default_allocator+0x24>
 800c258:	4b08      	ldr	r3, [pc, #32]	@ (800c27c <rcutils_set_default_allocator+0x38>)
 800c25a:	601a      	str	r2, [r3, #0]
 800c25c:	2200      	movs	r2, #0
 800c25e:	e9c3 4203 	strd	r4, r2, [r3, #12]
 800c262:	e9c3 1001 	strd	r1, r0, [r3, #4]
 800c266:	2001      	movs	r0, #1
 800c268:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c26c:	4770      	bx	lr
 800c26e:	4620      	mov	r0, r4
 800c270:	e7fa      	b.n	800c268 <rcutils_set_default_allocator+0x24>
 800c272:	4770      	bx	lr
 800c274:	4610      	mov	r0, r2
 800c276:	4770      	bx	lr
 800c278:	4608      	mov	r0, r1
 800c27a:	4770      	bx	lr
 800c27c:	20000364 	.word	0x20000364

0800c280 <rcutils_allocator_is_valid>:
 800c280:	b158      	cbz	r0, 800c29a <rcutils_allocator_is_valid+0x1a>
 800c282:	6803      	ldr	r3, [r0, #0]
 800c284:	b143      	cbz	r3, 800c298 <rcutils_allocator_is_valid+0x18>
 800c286:	6843      	ldr	r3, [r0, #4]
 800c288:	b133      	cbz	r3, 800c298 <rcutils_allocator_is_valid+0x18>
 800c28a:	68c3      	ldr	r3, [r0, #12]
 800c28c:	b123      	cbz	r3, 800c298 <rcutils_allocator_is_valid+0x18>
 800c28e:	6880      	ldr	r0, [r0, #8]
 800c290:	3800      	subs	r0, #0
 800c292:	bf18      	it	ne
 800c294:	2001      	movne	r0, #1
 800c296:	4770      	bx	lr
 800c298:	4618      	mov	r0, r3
 800c29a:	4770      	bx	lr

0800c29c <rcutils_error_is_set>:
 800c29c:	4b01      	ldr	r3, [pc, #4]	@ (800c2a4 <rcutils_error_is_set+0x8>)
 800c29e:	7818      	ldrb	r0, [r3, #0]
 800c2a0:	4770      	bx	lr
 800c2a2:	bf00      	nop
 800c2a4:	2000c264 	.word	0x2000c264

0800c2a8 <rcutils_get_error_string>:
 800c2a8:	4b06      	ldr	r3, [pc, #24]	@ (800c2c4 <rcutils_get_error_string+0x1c>)
 800c2aa:	781b      	ldrb	r3, [r3, #0]
 800c2ac:	b13b      	cbz	r3, 800c2be <rcutils_get_error_string+0x16>
 800c2ae:	4b06      	ldr	r3, [pc, #24]	@ (800c2c8 <rcutils_get_error_string+0x20>)
 800c2b0:	781a      	ldrb	r2, [r3, #0]
 800c2b2:	b90a      	cbnz	r2, 800c2b8 <rcutils_get_error_string+0x10>
 800c2b4:	2201      	movs	r2, #1
 800c2b6:	701a      	strb	r2, [r3, #0]
 800c2b8:	4b04      	ldr	r3, [pc, #16]	@ (800c2cc <rcutils_get_error_string+0x24>)
 800c2ba:	7818      	ldrb	r0, [r3, #0]
 800c2bc:	4770      	bx	lr
 800c2be:	4b04      	ldr	r3, [pc, #16]	@ (800c2d0 <rcutils_get_error_string+0x28>)
 800c2c0:	7818      	ldrb	r0, [r3, #0]
 800c2c2:	4770      	bx	lr
 800c2c4:	2000c264 	.word	0x2000c264
 800c2c8:	2000c269 	.word	0x2000c269
 800c2cc:	2000c268 	.word	0x2000c268
 800c2d0:	0801c500 	.word	0x0801c500
 800c2d4:	00000000 	.word	0x00000000

0800c2d8 <rcutils_reset_error>:
 800c2d8:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 800c2f8 <rcutils_reset_error+0x20>
 800c2dc:	4a08      	ldr	r2, [pc, #32]	@ (800c300 <rcutils_reset_error+0x28>)
 800c2de:	4809      	ldr	r0, [pc, #36]	@ (800c304 <rcutils_reset_error+0x2c>)
 800c2e0:	4909      	ldr	r1, [pc, #36]	@ (800c308 <rcutils_reset_error+0x30>)
 800c2e2:	2300      	movs	r3, #0
 800c2e4:	8013      	strh	r3, [r2, #0]
 800c2e6:	ed82 7b02 	vstr	d7, [r2, #8]
 800c2ea:	4a08      	ldr	r2, [pc, #32]	@ (800c30c <rcutils_reset_error+0x34>)
 800c2ec:	7003      	strb	r3, [r0, #0]
 800c2ee:	700b      	strb	r3, [r1, #0]
 800c2f0:	7013      	strb	r3, [r2, #0]
 800c2f2:	4770      	bx	lr
 800c2f4:	f3af 8000 	nop.w
	...
 800c300:	2000c270 	.word	0x2000c270
 800c304:	2000c269 	.word	0x2000c269
 800c308:	2000c268 	.word	0x2000c268
 800c30c:	2000c264 	.word	0x2000c264

0800c310 <rcutils_system_time_now>:
 800c310:	b318      	cbz	r0, 800c35a <rcutils_system_time_now+0x4a>
 800c312:	b570      	push	{r4, r5, r6, lr}
 800c314:	b084      	sub	sp, #16
 800c316:	4604      	mov	r4, r0
 800c318:	4669      	mov	r1, sp
 800c31a:	2001      	movs	r0, #1
 800c31c:	f7f6 f9b8 	bl	8002690 <clock_gettime>
 800c320:	2800      	cmp	r0, #0
 800c322:	db17      	blt.n	800c354 <rcutils_system_time_now+0x44>
 800c324:	e9dd 3100 	ldrd	r3, r1, [sp]
 800c328:	2900      	cmp	r1, #0
 800c32a:	db13      	blt.n	800c354 <rcutils_system_time_now+0x44>
 800c32c:	9d02      	ldr	r5, [sp, #8]
 800c32e:	2d00      	cmp	r5, #0
 800c330:	db0d      	blt.n	800c34e <rcutils_system_time_now+0x3e>
 800c332:	4e0b      	ldr	r6, [pc, #44]	@ (800c360 <rcutils_system_time_now+0x50>)
 800c334:	fba3 3206 	umull	r3, r2, r3, r6
 800c338:	195b      	adds	r3, r3, r5
 800c33a:	fb06 2201 	mla	r2, r6, r1, r2
 800c33e:	f04f 0000 	mov.w	r0, #0
 800c342:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 800c346:	e9c4 3200 	strd	r3, r2, [r4]
 800c34a:	b004      	add	sp, #16
 800c34c:	bd70      	pop	{r4, r5, r6, pc}
 800c34e:	ea53 0201 	orrs.w	r2, r3, r1
 800c352:	d1ee      	bne.n	800c332 <rcutils_system_time_now+0x22>
 800c354:	2002      	movs	r0, #2
 800c356:	b004      	add	sp, #16
 800c358:	bd70      	pop	{r4, r5, r6, pc}
 800c35a:	200b      	movs	r0, #11
 800c35c:	4770      	bx	lr
 800c35e:	bf00      	nop
 800c360:	3b9aca00 	.word	0x3b9aca00

0800c364 <rcutils_steady_time_now>:
 800c364:	b318      	cbz	r0, 800c3ae <rcutils_steady_time_now+0x4a>
 800c366:	b570      	push	{r4, r5, r6, lr}
 800c368:	b084      	sub	sp, #16
 800c36a:	4604      	mov	r4, r0
 800c36c:	4669      	mov	r1, sp
 800c36e:	2000      	movs	r0, #0
 800c370:	f7f6 f98e 	bl	8002690 <clock_gettime>
 800c374:	2800      	cmp	r0, #0
 800c376:	db17      	blt.n	800c3a8 <rcutils_steady_time_now+0x44>
 800c378:	e9dd 3100 	ldrd	r3, r1, [sp]
 800c37c:	2900      	cmp	r1, #0
 800c37e:	db13      	blt.n	800c3a8 <rcutils_steady_time_now+0x44>
 800c380:	9d02      	ldr	r5, [sp, #8]
 800c382:	2d00      	cmp	r5, #0
 800c384:	db0d      	blt.n	800c3a2 <rcutils_steady_time_now+0x3e>
 800c386:	4e0b      	ldr	r6, [pc, #44]	@ (800c3b4 <rcutils_steady_time_now+0x50>)
 800c388:	fba3 3206 	umull	r3, r2, r3, r6
 800c38c:	195b      	adds	r3, r3, r5
 800c38e:	fb06 2201 	mla	r2, r6, r1, r2
 800c392:	f04f 0000 	mov.w	r0, #0
 800c396:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 800c39a:	e9c4 3200 	strd	r3, r2, [r4]
 800c39e:	b004      	add	sp, #16
 800c3a0:	bd70      	pop	{r4, r5, r6, pc}
 800c3a2:	ea53 0201 	orrs.w	r2, r3, r1
 800c3a6:	d1ee      	bne.n	800c386 <rcutils_steady_time_now+0x22>
 800c3a8:	2002      	movs	r0, #2
 800c3aa:	b004      	add	sp, #16
 800c3ac:	bd70      	pop	{r4, r5, r6, pc}
 800c3ae:	200b      	movs	r0, #11
 800c3b0:	4770      	bx	lr
 800c3b2:	bf00      	nop
 800c3b4:	3b9aca00 	.word	0x3b9aca00

0800c3b8 <rmw_get_default_publisher_options>:
 800c3b8:	2200      	movs	r2, #0
 800c3ba:	6002      	str	r2, [r0, #0]
 800c3bc:	7102      	strb	r2, [r0, #4]
 800c3be:	4770      	bx	lr

0800c3c0 <rmw_uros_set_custom_transport>:
 800c3c0:	b470      	push	{r4, r5, r6}
 800c3c2:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 800c3c6:	b162      	cbz	r2, 800c3e2 <rmw_uros_set_custom_transport+0x22>
 800c3c8:	b15b      	cbz	r3, 800c3e2 <rmw_uros_set_custom_transport+0x22>
 800c3ca:	b155      	cbz	r5, 800c3e2 <rmw_uros_set_custom_transport+0x22>
 800c3cc:	b14e      	cbz	r6, 800c3e2 <rmw_uros_set_custom_transport+0x22>
 800c3ce:	4c06      	ldr	r4, [pc, #24]	@ (800c3e8 <rmw_uros_set_custom_transport+0x28>)
 800c3d0:	7020      	strb	r0, [r4, #0]
 800c3d2:	e9c4 1201 	strd	r1, r2, [r4, #4]
 800c3d6:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800c3da:	6166      	str	r6, [r4, #20]
 800c3dc:	2000      	movs	r0, #0
 800c3de:	bc70      	pop	{r4, r5, r6}
 800c3e0:	4770      	bx	lr
 800c3e2:	200b      	movs	r0, #11
 800c3e4:	bc70      	pop	{r4, r5, r6}
 800c3e6:	4770      	bx	lr
 800c3e8:	2000c280 	.word	0x2000c280

0800c3ec <flush_session>:
 800c3ec:	6fc9      	ldr	r1, [r1, #124]	@ 0x7c
 800c3ee:	f002 bc17 	b.w	800ec20 <uxr_run_session_until_confirm_delivery>
 800c3f2:	bf00      	nop

0800c3f4 <rmw_publish>:
 800c3f4:	2800      	cmp	r0, #0
 800c3f6:	d053      	beq.n	800c4a0 <rmw_publish+0xac>
 800c3f8:	b570      	push	{r4, r5, r6, lr}
 800c3fa:	460d      	mov	r5, r1
 800c3fc:	b08e      	sub	sp, #56	@ 0x38
 800c3fe:	2900      	cmp	r1, #0
 800c400:	d04b      	beq.n	800c49a <rmw_publish+0xa6>
 800c402:	4604      	mov	r4, r0
 800c404:	6800      	ldr	r0, [r0, #0]
 800c406:	f000 fd17 	bl	800ce38 <is_uxrce_rmw_identifier_valid>
 800c40a:	2800      	cmp	r0, #0
 800c40c:	d045      	beq.n	800c49a <rmw_publish+0xa6>
 800c40e:	6866      	ldr	r6, [r4, #4]
 800c410:	2e00      	cmp	r6, #0
 800c412:	d042      	beq.n	800c49a <rmw_publish+0xa6>
 800c414:	69b4      	ldr	r4, [r6, #24]
 800c416:	4628      	mov	r0, r5
 800c418:	6923      	ldr	r3, [r4, #16]
 800c41a:	4798      	blx	r3
 800c41c:	69f3      	ldr	r3, [r6, #28]
 800c41e:	9005      	str	r0, [sp, #20]
 800c420:	b113      	cbz	r3, 800c428 <rmw_publish+0x34>
 800c422:	a805      	add	r0, sp, #20
 800c424:	4798      	blx	r3
 800c426:	9805      	ldr	r0, [sp, #20]
 800c428:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800c42c:	691b      	ldr	r3, [r3, #16]
 800c42e:	9000      	str	r0, [sp, #0]
 800c430:	6972      	ldr	r2, [r6, #20]
 800c432:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800c434:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800c438:	ab06      	add	r3, sp, #24
 800c43a:	f003 fa21 	bl	800f880 <uxr_prepare_output_stream>
 800c43e:	b1d8      	cbz	r0, 800c478 <rmw_publish+0x84>
 800c440:	68a3      	ldr	r3, [r4, #8]
 800c442:	a906      	add	r1, sp, #24
 800c444:	4628      	mov	r0, r5
 800c446:	4798      	blx	r3
 800c448:	6a33      	ldr	r3, [r6, #32]
 800c44a:	4604      	mov	r4, r0
 800c44c:	b10b      	cbz	r3, 800c452 <rmw_publish+0x5e>
 800c44e:	a806      	add	r0, sp, #24
 800c450:	4798      	blx	r3
 800c452:	f896 307a 	ldrb.w	r3, [r6, #122]	@ 0x7a
 800c456:	f8d6 2080 	ldr.w	r2, [r6, #128]	@ 0x80
 800c45a:	2b01      	cmp	r3, #1
 800c45c:	6910      	ldr	r0, [r2, #16]
 800c45e:	d021      	beq.n	800c4a4 <rmw_publish+0xb0>
 800c460:	6ff1      	ldr	r1, [r6, #124]	@ 0x7c
 800c462:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800c466:	f002 fbdb 	bl	800ec20 <uxr_run_session_until_confirm_delivery>
 800c46a:	4004      	ands	r4, r0
 800c46c:	b2e4      	uxtb	r4, r4
 800c46e:	f084 0001 	eor.w	r0, r4, #1
 800c472:	b2c0      	uxtb	r0, r0
 800c474:	b00e      	add	sp, #56	@ 0x38
 800c476:	bd70      	pop	{r4, r5, r6, pc}
 800c478:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800c47c:	6918      	ldr	r0, [r3, #16]
 800c47e:	4b0c      	ldr	r3, [pc, #48]	@ (800c4b0 <rmw_publish+0xbc>)
 800c480:	9301      	str	r3, [sp, #4]
 800c482:	9b05      	ldr	r3, [sp, #20]
 800c484:	9300      	str	r3, [sp, #0]
 800c486:	9602      	str	r6, [sp, #8]
 800c488:	6972      	ldr	r2, [r6, #20]
 800c48a:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800c48c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800c490:	ab06      	add	r3, sp, #24
 800c492:	f003 fa25 	bl	800f8e0 <uxr_prepare_output_stream_fragmented>
 800c496:	2800      	cmp	r0, #0
 800c498:	d1d2      	bne.n	800c440 <rmw_publish+0x4c>
 800c49a:	2001      	movs	r0, #1
 800c49c:	b00e      	add	sp, #56	@ 0x38
 800c49e:	bd70      	pop	{r4, r5, r6, pc}
 800c4a0:	2001      	movs	r0, #1
 800c4a2:	4770      	bx	lr
 800c4a4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800c4a8:	f002 f822 	bl	800e4f0 <uxr_flash_output_streams>
 800c4ac:	e7df      	b.n	800c46e <rmw_publish+0x7a>
 800c4ae:	bf00      	nop
 800c4b0:	0800c3ed 	.word	0x0800c3ed

0800c4b4 <rmw_create_publisher>:
 800c4b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4b8:	b087      	sub	sp, #28
 800c4ba:	2800      	cmp	r0, #0
 800c4bc:	f000 80c9 	beq.w	800c652 <rmw_create_publisher+0x19e>
 800c4c0:	460f      	mov	r7, r1
 800c4c2:	2900      	cmp	r1, #0
 800c4c4:	f000 80c5 	beq.w	800c652 <rmw_create_publisher+0x19e>
 800c4c8:	4604      	mov	r4, r0
 800c4ca:	6800      	ldr	r0, [r0, #0]
 800c4cc:	4615      	mov	r5, r2
 800c4ce:	461e      	mov	r6, r3
 800c4d0:	f000 fcb2 	bl	800ce38 <is_uxrce_rmw_identifier_valid>
 800c4d4:	2800      	cmp	r0, #0
 800c4d6:	f000 80bc 	beq.w	800c652 <rmw_create_publisher+0x19e>
 800c4da:	2d00      	cmp	r5, #0
 800c4dc:	f000 80b9 	beq.w	800c652 <rmw_create_publisher+0x19e>
 800c4e0:	782b      	ldrb	r3, [r5, #0]
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	f000 80b5 	beq.w	800c652 <rmw_create_publisher+0x19e>
 800c4e8:	2e00      	cmp	r6, #0
 800c4ea:	f000 80b2 	beq.w	800c652 <rmw_create_publisher+0x19e>
 800c4ee:	485c      	ldr	r0, [pc, #368]	@ (800c660 <rmw_create_publisher+0x1ac>)
 800c4f0:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800c4f4:	f008 f98e 	bl	8014814 <get_memory>
 800c4f8:	2800      	cmp	r0, #0
 800c4fa:	f000 80aa 	beq.w	800c652 <rmw_create_publisher+0x19e>
 800c4fe:	6884      	ldr	r4, [r0, #8]
 800c500:	f8c4 4088 	str.w	r4, [r4, #136]	@ 0x88
 800c504:	f008 fa0c 	bl	8014920 <rmw_get_implementation_identifier>
 800c508:	f104 0a9c 	add.w	sl, r4, #156	@ 0x9c
 800c50c:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800c510:	f8c4 a08c 	str.w	sl, [r4, #140]	@ 0x8c
 800c514:	4628      	mov	r0, r5
 800c516:	f7f3 fec3 	bl	80002a0 <strlen>
 800c51a:	3001      	adds	r0, #1
 800c51c:	283c      	cmp	r0, #60	@ 0x3c
 800c51e:	f104 0884 	add.w	r8, r4, #132	@ 0x84
 800c522:	f200 808f 	bhi.w	800c644 <rmw_create_publisher+0x190>
 800c526:	4a4f      	ldr	r2, [pc, #316]	@ (800c664 <rmw_create_publisher+0x1b0>)
 800c528:	462b      	mov	r3, r5
 800c52a:	213c      	movs	r1, #60	@ 0x3c
 800c52c:	4650      	mov	r0, sl
 800c52e:	f00d f8b7 	bl	80196a0 <sniprintf>
 800c532:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800c536:	67e3      	str	r3, [r4, #124]	@ 0x7c
 800c538:	4631      	mov	r1, r6
 800c53a:	f8c4 9080 	str.w	r9, [r4, #128]	@ 0x80
 800c53e:	2250      	movs	r2, #80	@ 0x50
 800c540:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800c544:	f00d fb59 	bl	8019bfa <memcpy>
 800c548:	7a33      	ldrb	r3, [r6, #8]
 800c54a:	4947      	ldr	r1, [pc, #284]	@ (800c668 <rmw_create_publisher+0x1b4>)
 800c54c:	2b02      	cmp	r3, #2
 800c54e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c552:	bf0c      	ite	eq
 800c554:	f8d3 337c 	ldreq.w	r3, [r3, #892]	@ 0x37c
 800c558:	f8d3 3378 	ldrne.w	r3, [r3, #888]	@ 0x378
 800c55c:	67a3      	str	r3, [r4, #120]	@ 0x78
 800c55e:	2300      	movs	r3, #0
 800c560:	e9c4 3307 	strd	r3, r3, [r4, #28]
 800c564:	4638      	mov	r0, r7
 800c566:	f000 fc75 	bl	800ce54 <get_message_typesupport_handle>
 800c56a:	2800      	cmp	r0, #0
 800c56c:	d06a      	beq.n	800c644 <rmw_create_publisher+0x190>
 800c56e:	6842      	ldr	r2, [r0, #4]
 800c570:	61a2      	str	r2, [r4, #24]
 800c572:	2a00      	cmp	r2, #0
 800c574:	d066      	beq.n	800c644 <rmw_create_publisher+0x190>
 800c576:	4629      	mov	r1, r5
 800c578:	4633      	mov	r3, r6
 800c57a:	4648      	mov	r0, r9
 800c57c:	f008 fc2c 	bl	8014dd8 <create_topic>
 800c580:	6260      	str	r0, [r4, #36]	@ 0x24
 800c582:	2800      	cmp	r0, #0
 800c584:	d062      	beq.n	800c64c <rmw_create_publisher+0x198>
 800c586:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c58a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c58e:	2103      	movs	r1, #3
 800c590:	f8b3 0598 	ldrh.w	r0, [r3, #1432]	@ 0x598
 800c594:	1c42      	adds	r2, r0, #1
 800c596:	f8a3 2598 	strh.w	r2, [r3, #1432]	@ 0x598
 800c59a:	f001 fe7b 	bl	800e294 <uxr_object_id>
 800c59e:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 800c5a2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c5a6:	6120      	str	r0, [r4, #16]
 800c5a8:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800c5ac:	6910      	ldr	r0, [r2, #16]
 800c5ae:	2506      	movs	r5, #6
 800c5b0:	9500      	str	r5, [sp, #0]
 800c5b2:	6819      	ldr	r1, [r3, #0]
 800c5b4:	6922      	ldr	r2, [r4, #16]
 800c5b6:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800c5ba:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800c5be:	f001 fd41 	bl	800e044 <uxr_buffer_create_publisher_bin>
 800c5c2:	4602      	mov	r2, r0
 800c5c4:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800c5c8:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800c5cc:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800c5d0:	f000 fbac 	bl	800cd2c <run_xrce_session>
 800c5d4:	b3b0      	cbz	r0, 800c644 <rmw_create_publisher+0x190>
 800c5d6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c5da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c5de:	2105      	movs	r1, #5
 800c5e0:	f8b3 059a 	ldrh.w	r0, [r3, #1434]	@ 0x59a
 800c5e4:	1c42      	adds	r2, r0, #1
 800c5e6:	f8a3 259a 	strh.w	r2, [r3, #1434]	@ 0x59a
 800c5ea:	f001 fe53 	bl	800e294 <uxr_object_id>
 800c5ee:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800c5f2:	6160      	str	r0, [r4, #20]
 800c5f4:	4631      	mov	r1, r6
 800c5f6:	af04      	add	r7, sp, #16
 800c5f8:	691e      	ldr	r6, [r3, #16]
 800c5fa:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c5fe:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 800c602:	f8d3 a384 	ldr.w	sl, [r3, #900]	@ 0x384
 800c606:	4638      	mov	r0, r7
 800c608:	f000 fbb0 	bl	800cd6c <convert_qos_profile>
 800c60c:	9503      	str	r5, [sp, #12]
 800c60e:	e897 0003 	ldmia.w	r7, {r0, r1}
 800c612:	9001      	str	r0, [sp, #4]
 800c614:	f8ad 1008 	strh.w	r1, [sp, #8]
 800c618:	f8db 3010 	ldr.w	r3, [fp, #16]
 800c61c:	9300      	str	r3, [sp, #0]
 800c61e:	f506 7628 	add.w	r6, r6, #672	@ 0x2a0
 800c622:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 800c626:	f8da 1000 	ldr.w	r1, [sl]
 800c62a:	4630      	mov	r0, r6
 800c62c:	f001 fd68 	bl	800e100 <uxr_buffer_create_datawriter_bin>
 800c630:	4602      	mov	r2, r0
 800c632:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800c636:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800c63a:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800c63e:	f000 fb75 	bl	800cd2c <run_xrce_session>
 800c642:	b940      	cbnz	r0, 800c656 <rmw_create_publisher+0x1a2>
 800c644:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800c646:	b108      	cbz	r0, 800c64c <rmw_create_publisher+0x198>
 800c648:	f000 fa66 	bl	800cb18 <rmw_uxrce_fini_topic_memory>
 800c64c:	4640      	mov	r0, r8
 800c64e:	f000 fa0b 	bl	800ca68 <rmw_uxrce_fini_publisher_memory>
 800c652:	f04f 0800 	mov.w	r8, #0
 800c656:	4640      	mov	r0, r8
 800c658:	b007      	add	sp, #28
 800c65a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c65e:	bf00      	nop
 800c660:	2000f570 	.word	0x2000f570
 800c664:	0801c430 	.word	0x0801c430
 800c668:	0801c2a0 	.word	0x0801c2a0

0800c66c <rmw_publisher_get_actual_qos>:
 800c66c:	b508      	push	{r3, lr}
 800c66e:	4603      	mov	r3, r0
 800c670:	b140      	cbz	r0, 800c684 <rmw_publisher_get_actual_qos+0x18>
 800c672:	4608      	mov	r0, r1
 800c674:	b131      	cbz	r1, 800c684 <rmw_publisher_get_actual_qos+0x18>
 800c676:	6859      	ldr	r1, [r3, #4]
 800c678:	2250      	movs	r2, #80	@ 0x50
 800c67a:	3128      	adds	r1, #40	@ 0x28
 800c67c:	f00d fabd 	bl	8019bfa <memcpy>
 800c680:	2000      	movs	r0, #0
 800c682:	bd08      	pop	{r3, pc}
 800c684:	200b      	movs	r0, #11
 800c686:	bd08      	pop	{r3, pc}

0800c688 <rmw_destroy_publisher>:
 800c688:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c68c:	b128      	cbz	r0, 800c69a <rmw_destroy_publisher+0x12>
 800c68e:	4604      	mov	r4, r0
 800c690:	6800      	ldr	r0, [r0, #0]
 800c692:	460d      	mov	r5, r1
 800c694:	f000 fbd0 	bl	800ce38 <is_uxrce_rmw_identifier_valid>
 800c698:	b918      	cbnz	r0, 800c6a2 <rmw_destroy_publisher+0x1a>
 800c69a:	2401      	movs	r4, #1
 800c69c:	4620      	mov	r0, r4
 800c69e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6a2:	6863      	ldr	r3, [r4, #4]
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d0f8      	beq.n	800c69a <rmw_destroy_publisher+0x12>
 800c6a8:	2d00      	cmp	r5, #0
 800c6aa:	d0f6      	beq.n	800c69a <rmw_destroy_publisher+0x12>
 800c6ac:	6828      	ldr	r0, [r5, #0]
 800c6ae:	f000 fbc3 	bl	800ce38 <is_uxrce_rmw_identifier_valid>
 800c6b2:	2800      	cmp	r0, #0
 800c6b4:	d0f1      	beq.n	800c69a <rmw_destroy_publisher+0x12>
 800c6b6:	686c      	ldr	r4, [r5, #4]
 800c6b8:	2c00      	cmp	r4, #0
 800c6ba:	d0ee      	beq.n	800c69a <rmw_destroy_publisher+0x12>
 800c6bc:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800c6be:	f8d4 7080 	ldr.w	r7, [r4, #128]	@ 0x80
 800c6c2:	f008 fbdd 	bl	8014e80 <destroy_topic>
 800c6c6:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800c6ca:	6962      	ldr	r2, [r4, #20]
 800c6cc:	6918      	ldr	r0, [r3, #16]
 800c6ce:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800c6d2:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800c6d6:	6819      	ldr	r1, [r3, #0]
 800c6d8:	f001 fc04 	bl	800dee4 <uxr_buffer_delete_entity>
 800c6dc:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800c6e0:	6922      	ldr	r2, [r4, #16]
 800c6e2:	4680      	mov	r8, r0
 800c6e4:	6918      	ldr	r0, [r3, #16]
 800c6e6:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800c6ea:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800c6ee:	6819      	ldr	r1, [r3, #0]
 800c6f0:	f001 fbf8 	bl	800dee4 <uxr_buffer_delete_entity>
 800c6f4:	4606      	mov	r6, r0
 800c6f6:	6938      	ldr	r0, [r7, #16]
 800c6f8:	4642      	mov	r2, r8
 800c6fa:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800c6fe:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800c702:	f000 fb13 	bl	800cd2c <run_xrce_session>
 800c706:	4604      	mov	r4, r0
 800c708:	6938      	ldr	r0, [r7, #16]
 800c70a:	4632      	mov	r2, r6
 800c70c:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800c710:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800c714:	f000 fb0a 	bl	800cd2c <run_xrce_session>
 800c718:	4004      	ands	r4, r0
 800c71a:	f084 0401 	eor.w	r4, r4, #1
 800c71e:	b2e4      	uxtb	r4, r4
 800c720:	4628      	mov	r0, r5
 800c722:	0064      	lsls	r4, r4, #1
 800c724:	f000 f9a0 	bl	800ca68 <rmw_uxrce_fini_publisher_memory>
 800c728:	e7b8      	b.n	800c69c <rmw_destroy_publisher+0x14>
 800c72a:	bf00      	nop

0800c72c <rmw_uros_epoch_nanos>:
 800c72c:	4b05      	ldr	r3, [pc, #20]	@ (800c744 <rmw_uros_epoch_nanos+0x18>)
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	b123      	cbz	r3, 800c73c <rmw_uros_epoch_nanos+0x10>
 800c732:	6898      	ldr	r0, [r3, #8]
 800c734:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800c738:	f001 bed0 	b.w	800e4dc <uxr_epoch_nanos>
 800c73c:	2000      	movs	r0, #0
 800c73e:	2100      	movs	r1, #0
 800c740:	4770      	bx	lr
 800c742:	bf00      	nop
 800c744:	20010be0 	.word	0x20010be0

0800c748 <rmw_uros_sync_session>:
 800c748:	b508      	push	{r3, lr}
 800c74a:	4b07      	ldr	r3, [pc, #28]	@ (800c768 <rmw_uros_sync_session+0x20>)
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	b14b      	cbz	r3, 800c764 <rmw_uros_sync_session+0x1c>
 800c750:	4601      	mov	r1, r0
 800c752:	6898      	ldr	r0, [r3, #8]
 800c754:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800c758:	f002 fade 	bl	800ed18 <uxr_sync_session>
 800c75c:	f080 0001 	eor.w	r0, r0, #1
 800c760:	b2c0      	uxtb	r0, r0
 800c762:	bd08      	pop	{r3, pc}
 800c764:	2001      	movs	r0, #1
 800c766:	bd08      	pop	{r3, pc}
 800c768:	20010be0 	.word	0x20010be0

0800c76c <rmw_uxrce_init_service_memory>:
 800c76c:	b1e2      	cbz	r2, 800c7a8 <rmw_uxrce_init_service_memory+0x3c>
 800c76e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c772:	7b05      	ldrb	r5, [r0, #12]
 800c774:	4606      	mov	r6, r0
 800c776:	b9ad      	cbnz	r5, 800c7a4 <rmw_uxrce_init_service_memory+0x38>
 800c778:	23c8      	movs	r3, #200	@ 0xc8
 800c77a:	e9c0 5500 	strd	r5, r5, [r0]
 800c77e:	6083      	str	r3, [r0, #8]
 800c780:	f240 1301 	movw	r3, #257	@ 0x101
 800c784:	4617      	mov	r7, r2
 800c786:	8183      	strh	r3, [r0, #12]
 800c788:	460c      	mov	r4, r1
 800c78a:	46a8      	mov	r8, r5
 800c78c:	4621      	mov	r1, r4
 800c78e:	4630      	mov	r0, r6
 800c790:	3501      	adds	r5, #1
 800c792:	f008 f84f 	bl	8014834 <put_memory>
 800c796:	42af      	cmp	r7, r5
 800c798:	60a4      	str	r4, [r4, #8]
 800c79a:	f884 800c 	strb.w	r8, [r4, #12]
 800c79e:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800c7a2:	d1f3      	bne.n	800c78c <rmw_uxrce_init_service_memory+0x20>
 800c7a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7a8:	4770      	bx	lr
 800c7aa:	bf00      	nop

0800c7ac <rmw_uxrce_init_client_memory>:
 800c7ac:	b1e2      	cbz	r2, 800c7e8 <rmw_uxrce_init_client_memory+0x3c>
 800c7ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7b2:	7b05      	ldrb	r5, [r0, #12]
 800c7b4:	4606      	mov	r6, r0
 800c7b6:	b9ad      	cbnz	r5, 800c7e4 <rmw_uxrce_init_client_memory+0x38>
 800c7b8:	23c8      	movs	r3, #200	@ 0xc8
 800c7ba:	e9c0 5500 	strd	r5, r5, [r0]
 800c7be:	6083      	str	r3, [r0, #8]
 800c7c0:	f240 1301 	movw	r3, #257	@ 0x101
 800c7c4:	4617      	mov	r7, r2
 800c7c6:	8183      	strh	r3, [r0, #12]
 800c7c8:	460c      	mov	r4, r1
 800c7ca:	46a8      	mov	r8, r5
 800c7cc:	4621      	mov	r1, r4
 800c7ce:	4630      	mov	r0, r6
 800c7d0:	3501      	adds	r5, #1
 800c7d2:	f008 f82f 	bl	8014834 <put_memory>
 800c7d6:	42af      	cmp	r7, r5
 800c7d8:	60a4      	str	r4, [r4, #8]
 800c7da:	f884 800c 	strb.w	r8, [r4, #12]
 800c7de:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800c7e2:	d1f3      	bne.n	800c7cc <rmw_uxrce_init_client_memory+0x20>
 800c7e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7e8:	4770      	bx	lr
 800c7ea:	bf00      	nop

0800c7ec <rmw_uxrce_init_publisher_memory>:
 800c7ec:	b1e2      	cbz	r2, 800c828 <rmw_uxrce_init_publisher_memory+0x3c>
 800c7ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7f2:	7b05      	ldrb	r5, [r0, #12]
 800c7f4:	4606      	mov	r6, r0
 800c7f6:	b9ad      	cbnz	r5, 800c824 <rmw_uxrce_init_publisher_memory+0x38>
 800c7f8:	23d8      	movs	r3, #216	@ 0xd8
 800c7fa:	e9c0 5500 	strd	r5, r5, [r0]
 800c7fe:	6083      	str	r3, [r0, #8]
 800c800:	f240 1301 	movw	r3, #257	@ 0x101
 800c804:	4617      	mov	r7, r2
 800c806:	8183      	strh	r3, [r0, #12]
 800c808:	460c      	mov	r4, r1
 800c80a:	46a8      	mov	r8, r5
 800c80c:	4621      	mov	r1, r4
 800c80e:	4630      	mov	r0, r6
 800c810:	3501      	adds	r5, #1
 800c812:	f008 f80f 	bl	8014834 <put_memory>
 800c816:	42af      	cmp	r7, r5
 800c818:	60a4      	str	r4, [r4, #8]
 800c81a:	f884 800c 	strb.w	r8, [r4, #12]
 800c81e:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800c822:	d1f3      	bne.n	800c80c <rmw_uxrce_init_publisher_memory+0x20>
 800c824:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c828:	4770      	bx	lr
 800c82a:	bf00      	nop

0800c82c <rmw_uxrce_init_subscription_memory>:
 800c82c:	b1e2      	cbz	r2, 800c868 <rmw_uxrce_init_subscription_memory+0x3c>
 800c82e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c832:	7b05      	ldrb	r5, [r0, #12]
 800c834:	4606      	mov	r6, r0
 800c836:	b9ad      	cbnz	r5, 800c864 <rmw_uxrce_init_subscription_memory+0x38>
 800c838:	23d8      	movs	r3, #216	@ 0xd8
 800c83a:	e9c0 5500 	strd	r5, r5, [r0]
 800c83e:	6083      	str	r3, [r0, #8]
 800c840:	f240 1301 	movw	r3, #257	@ 0x101
 800c844:	4617      	mov	r7, r2
 800c846:	8183      	strh	r3, [r0, #12]
 800c848:	460c      	mov	r4, r1
 800c84a:	46a8      	mov	r8, r5
 800c84c:	4621      	mov	r1, r4
 800c84e:	4630      	mov	r0, r6
 800c850:	3501      	adds	r5, #1
 800c852:	f007 ffef 	bl	8014834 <put_memory>
 800c856:	42af      	cmp	r7, r5
 800c858:	60a4      	str	r4, [r4, #8]
 800c85a:	f884 800c 	strb.w	r8, [r4, #12]
 800c85e:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800c862:	d1f3      	bne.n	800c84c <rmw_uxrce_init_subscription_memory+0x20>
 800c864:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c868:	4770      	bx	lr
 800c86a:	bf00      	nop

0800c86c <rmw_uxrce_init_node_memory>:
 800c86c:	b1e2      	cbz	r2, 800c8a8 <rmw_uxrce_init_node_memory+0x3c>
 800c86e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c872:	7b05      	ldrb	r5, [r0, #12]
 800c874:	4606      	mov	r6, r0
 800c876:	b9ad      	cbnz	r5, 800c8a4 <rmw_uxrce_init_node_memory+0x38>
 800c878:	23a4      	movs	r3, #164	@ 0xa4
 800c87a:	e9c0 5500 	strd	r5, r5, [r0]
 800c87e:	6083      	str	r3, [r0, #8]
 800c880:	f240 1301 	movw	r3, #257	@ 0x101
 800c884:	4617      	mov	r7, r2
 800c886:	8183      	strh	r3, [r0, #12]
 800c888:	460c      	mov	r4, r1
 800c88a:	46a8      	mov	r8, r5
 800c88c:	4621      	mov	r1, r4
 800c88e:	4630      	mov	r0, r6
 800c890:	3501      	adds	r5, #1
 800c892:	f007 ffcf 	bl	8014834 <put_memory>
 800c896:	42af      	cmp	r7, r5
 800c898:	60a4      	str	r4, [r4, #8]
 800c89a:	f884 800c 	strb.w	r8, [r4, #12]
 800c89e:	f104 04a4 	add.w	r4, r4, #164	@ 0xa4
 800c8a2:	d1f3      	bne.n	800c88c <rmw_uxrce_init_node_memory+0x20>
 800c8a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c8a8:	4770      	bx	lr
 800c8aa:	bf00      	nop

0800c8ac <rmw_uxrce_init_session_memory>:
 800c8ac:	b1ea      	cbz	r2, 800c8ea <rmw_uxrce_init_session_memory+0x3e>
 800c8ae:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c8b2:	7b05      	ldrb	r5, [r0, #12]
 800c8b4:	4606      	mov	r6, r0
 800c8b6:	b9b5      	cbnz	r5, 800c8e6 <rmw_uxrce_init_session_memory+0x3a>
 800c8b8:	e9c0 5500 	strd	r5, r5, [r0]
 800c8bc:	f241 58a8 	movw	r8, #5544	@ 0x15a8
 800c8c0:	f240 1301 	movw	r3, #257	@ 0x101
 800c8c4:	4617      	mov	r7, r2
 800c8c6:	f8c0 8008 	str.w	r8, [r0, #8]
 800c8ca:	460c      	mov	r4, r1
 800c8cc:	8183      	strh	r3, [r0, #12]
 800c8ce:	46a9      	mov	r9, r5
 800c8d0:	4621      	mov	r1, r4
 800c8d2:	4630      	mov	r0, r6
 800c8d4:	3501      	adds	r5, #1
 800c8d6:	f007 ffad 	bl	8014834 <put_memory>
 800c8da:	42af      	cmp	r7, r5
 800c8dc:	60a4      	str	r4, [r4, #8]
 800c8de:	f884 900c 	strb.w	r9, [r4, #12]
 800c8e2:	4444      	add	r4, r8
 800c8e4:	d1f4      	bne.n	800c8d0 <rmw_uxrce_init_session_memory+0x24>
 800c8e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c8ea:	4770      	bx	lr

0800c8ec <rmw_uxrce_init_topic_memory>:
 800c8ec:	b1e2      	cbz	r2, 800c928 <rmw_uxrce_init_topic_memory+0x3c>
 800c8ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8f2:	7b05      	ldrb	r5, [r0, #12]
 800c8f4:	4606      	mov	r6, r0
 800c8f6:	b9ad      	cbnz	r5, 800c924 <rmw_uxrce_init_topic_memory+0x38>
 800c8f8:	231c      	movs	r3, #28
 800c8fa:	e9c0 5500 	strd	r5, r5, [r0]
 800c8fe:	6083      	str	r3, [r0, #8]
 800c900:	f240 1301 	movw	r3, #257	@ 0x101
 800c904:	4617      	mov	r7, r2
 800c906:	8183      	strh	r3, [r0, #12]
 800c908:	460c      	mov	r4, r1
 800c90a:	46a8      	mov	r8, r5
 800c90c:	4621      	mov	r1, r4
 800c90e:	4630      	mov	r0, r6
 800c910:	3501      	adds	r5, #1
 800c912:	f007 ff8f 	bl	8014834 <put_memory>
 800c916:	42af      	cmp	r7, r5
 800c918:	60a4      	str	r4, [r4, #8]
 800c91a:	f884 800c 	strb.w	r8, [r4, #12]
 800c91e:	f104 041c 	add.w	r4, r4, #28
 800c922:	d1f3      	bne.n	800c90c <rmw_uxrce_init_topic_memory+0x20>
 800c924:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c928:	4770      	bx	lr
 800c92a:	bf00      	nop

0800c92c <rmw_uxrce_init_static_input_buffer_memory>:
 800c92c:	b1ea      	cbz	r2, 800c96a <rmw_uxrce_init_static_input_buffer_memory+0x3e>
 800c92e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c932:	7b05      	ldrb	r5, [r0, #12]
 800c934:	4606      	mov	r6, r0
 800c936:	b9b5      	cbnz	r5, 800c966 <rmw_uxrce_init_static_input_buffer_memory+0x3a>
 800c938:	f44f 6304 	mov.w	r3, #2112	@ 0x840
 800c93c:	e9c0 5500 	strd	r5, r5, [r0]
 800c940:	6083      	str	r3, [r0, #8]
 800c942:	f240 1301 	movw	r3, #257	@ 0x101
 800c946:	4617      	mov	r7, r2
 800c948:	8183      	strh	r3, [r0, #12]
 800c94a:	460c      	mov	r4, r1
 800c94c:	46a8      	mov	r8, r5
 800c94e:	4621      	mov	r1, r4
 800c950:	4630      	mov	r0, r6
 800c952:	3501      	adds	r5, #1
 800c954:	f007 ff6e 	bl	8014834 <put_memory>
 800c958:	42af      	cmp	r7, r5
 800c95a:	60a4      	str	r4, [r4, #8]
 800c95c:	f884 800c 	strb.w	r8, [r4, #12]
 800c960:	f504 6404 	add.w	r4, r4, #2112	@ 0x840
 800c964:	d1f3      	bne.n	800c94e <rmw_uxrce_init_static_input_buffer_memory+0x22>
 800c966:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c96a:	4770      	bx	lr

0800c96c <rmw_uxrce_init_init_options_impl_memory>:
 800c96c:	b1e2      	cbz	r2, 800c9a8 <rmw_uxrce_init_init_options_impl_memory+0x3c>
 800c96e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c972:	7b05      	ldrb	r5, [r0, #12]
 800c974:	4606      	mov	r6, r0
 800c976:	b9ad      	cbnz	r5, 800c9a4 <rmw_uxrce_init_init_options_impl_memory+0x38>
 800c978:	232c      	movs	r3, #44	@ 0x2c
 800c97a:	e9c0 5500 	strd	r5, r5, [r0]
 800c97e:	6083      	str	r3, [r0, #8]
 800c980:	f240 1301 	movw	r3, #257	@ 0x101
 800c984:	4617      	mov	r7, r2
 800c986:	8183      	strh	r3, [r0, #12]
 800c988:	460c      	mov	r4, r1
 800c98a:	46a8      	mov	r8, r5
 800c98c:	4621      	mov	r1, r4
 800c98e:	4630      	mov	r0, r6
 800c990:	3501      	adds	r5, #1
 800c992:	f007 ff4f 	bl	8014834 <put_memory>
 800c996:	42af      	cmp	r7, r5
 800c998:	60a4      	str	r4, [r4, #8]
 800c99a:	f884 800c 	strb.w	r8, [r4, #12]
 800c99e:	f104 042c 	add.w	r4, r4, #44	@ 0x2c
 800c9a2:	d1f3      	bne.n	800c98c <rmw_uxrce_init_init_options_impl_memory+0x20>
 800c9a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9a8:	4770      	bx	lr
 800c9aa:	bf00      	nop

0800c9ac <rmw_uxrce_init_wait_set_memory>:
 800c9ac:	b1e2      	cbz	r2, 800c9e8 <rmw_uxrce_init_wait_set_memory+0x3c>
 800c9ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9b2:	7b05      	ldrb	r5, [r0, #12]
 800c9b4:	4606      	mov	r6, r0
 800c9b6:	b9ad      	cbnz	r5, 800c9e4 <rmw_uxrce_init_wait_set_memory+0x38>
 800c9b8:	231c      	movs	r3, #28
 800c9ba:	e9c0 5500 	strd	r5, r5, [r0]
 800c9be:	6083      	str	r3, [r0, #8]
 800c9c0:	f240 1301 	movw	r3, #257	@ 0x101
 800c9c4:	4617      	mov	r7, r2
 800c9c6:	8183      	strh	r3, [r0, #12]
 800c9c8:	460c      	mov	r4, r1
 800c9ca:	46a8      	mov	r8, r5
 800c9cc:	4621      	mov	r1, r4
 800c9ce:	4630      	mov	r0, r6
 800c9d0:	3501      	adds	r5, #1
 800c9d2:	f007 ff2f 	bl	8014834 <put_memory>
 800c9d6:	42af      	cmp	r7, r5
 800c9d8:	60a4      	str	r4, [r4, #8]
 800c9da:	f884 800c 	strb.w	r8, [r4, #12]
 800c9de:	f104 041c 	add.w	r4, r4, #28
 800c9e2:	d1f3      	bne.n	800c9cc <rmw_uxrce_init_wait_set_memory+0x20>
 800c9e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9e8:	4770      	bx	lr
 800c9ea:	bf00      	nop

0800c9ec <rmw_uxrce_init_guard_condition_memory>:
 800c9ec:	b1e2      	cbz	r2, 800ca28 <rmw_uxrce_init_guard_condition_memory+0x3c>
 800c9ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9f2:	7b05      	ldrb	r5, [r0, #12]
 800c9f4:	4606      	mov	r6, r0
 800c9f6:	b9ad      	cbnz	r5, 800ca24 <rmw_uxrce_init_guard_condition_memory+0x38>
 800c9f8:	2320      	movs	r3, #32
 800c9fa:	e9c0 5500 	strd	r5, r5, [r0]
 800c9fe:	6083      	str	r3, [r0, #8]
 800ca00:	f240 1301 	movw	r3, #257	@ 0x101
 800ca04:	4617      	mov	r7, r2
 800ca06:	8183      	strh	r3, [r0, #12]
 800ca08:	460c      	mov	r4, r1
 800ca0a:	46a8      	mov	r8, r5
 800ca0c:	4621      	mov	r1, r4
 800ca0e:	4630      	mov	r0, r6
 800ca10:	3501      	adds	r5, #1
 800ca12:	f007 ff0f 	bl	8014834 <put_memory>
 800ca16:	42af      	cmp	r7, r5
 800ca18:	60a4      	str	r4, [r4, #8]
 800ca1a:	f884 800c 	strb.w	r8, [r4, #12]
 800ca1e:	f104 0420 	add.w	r4, r4, #32
 800ca22:	d1f3      	bne.n	800ca0c <rmw_uxrce_init_guard_condition_memory+0x20>
 800ca24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca28:	4770      	bx	lr
 800ca2a:	bf00      	nop

0800ca2c <rmw_uxrce_fini_session_memory>:
 800ca2c:	4601      	mov	r1, r0
 800ca2e:	4801      	ldr	r0, [pc, #4]	@ (800ca34 <rmw_uxrce_fini_session_memory+0x8>)
 800ca30:	f007 bf00 	b.w	8014834 <put_memory>
 800ca34:	20010be0 	.word	0x20010be0

0800ca38 <rmw_uxrce_fini_node_memory>:
 800ca38:	b538      	push	{r3, r4, r5, lr}
 800ca3a:	4604      	mov	r4, r0
 800ca3c:	6800      	ldr	r0, [r0, #0]
 800ca3e:	b128      	cbz	r0, 800ca4c <rmw_uxrce_fini_node_memory+0x14>
 800ca40:	4b07      	ldr	r3, [pc, #28]	@ (800ca60 <rmw_uxrce_fini_node_memory+0x28>)
 800ca42:	6819      	ldr	r1, [r3, #0]
 800ca44:	f7f3 fbcc 	bl	80001e0 <strcmp>
 800ca48:	b940      	cbnz	r0, 800ca5c <rmw_uxrce_fini_node_memory+0x24>
 800ca4a:	6020      	str	r0, [r4, #0]
 800ca4c:	6861      	ldr	r1, [r4, #4]
 800ca4e:	b129      	cbz	r1, 800ca5c <rmw_uxrce_fini_node_memory+0x24>
 800ca50:	2500      	movs	r5, #0
 800ca52:	4804      	ldr	r0, [pc, #16]	@ (800ca64 <rmw_uxrce_fini_node_memory+0x2c>)
 800ca54:	610d      	str	r5, [r1, #16]
 800ca56:	f007 feed 	bl	8014834 <put_memory>
 800ca5a:	6065      	str	r5, [r4, #4]
 800ca5c:	bd38      	pop	{r3, r4, r5, pc}
 800ca5e:	bf00      	nop
 800ca60:	0801d2dc 	.word	0x0801d2dc
 800ca64:	2000f624 	.word	0x2000f624

0800ca68 <rmw_uxrce_fini_publisher_memory>:
 800ca68:	b510      	push	{r4, lr}
 800ca6a:	4604      	mov	r4, r0
 800ca6c:	6800      	ldr	r0, [r0, #0]
 800ca6e:	b128      	cbz	r0, 800ca7c <rmw_uxrce_fini_publisher_memory+0x14>
 800ca70:	4b06      	ldr	r3, [pc, #24]	@ (800ca8c <rmw_uxrce_fini_publisher_memory+0x24>)
 800ca72:	6819      	ldr	r1, [r3, #0]
 800ca74:	f7f3 fbb4 	bl	80001e0 <strcmp>
 800ca78:	b938      	cbnz	r0, 800ca8a <rmw_uxrce_fini_publisher_memory+0x22>
 800ca7a:	6020      	str	r0, [r4, #0]
 800ca7c:	6861      	ldr	r1, [r4, #4]
 800ca7e:	b121      	cbz	r1, 800ca8a <rmw_uxrce_fini_publisher_memory+0x22>
 800ca80:	4803      	ldr	r0, [pc, #12]	@ (800ca90 <rmw_uxrce_fini_publisher_memory+0x28>)
 800ca82:	f007 fed7 	bl	8014834 <put_memory>
 800ca86:	2300      	movs	r3, #0
 800ca88:	6063      	str	r3, [r4, #4]
 800ca8a:	bd10      	pop	{r4, pc}
 800ca8c:	0801d2dc 	.word	0x0801d2dc
 800ca90:	2000f570 	.word	0x2000f570

0800ca94 <rmw_uxrce_fini_subscription_memory>:
 800ca94:	b510      	push	{r4, lr}
 800ca96:	4604      	mov	r4, r0
 800ca98:	6800      	ldr	r0, [r0, #0]
 800ca9a:	b128      	cbz	r0, 800caa8 <rmw_uxrce_fini_subscription_memory+0x14>
 800ca9c:	4b06      	ldr	r3, [pc, #24]	@ (800cab8 <rmw_uxrce_fini_subscription_memory+0x24>)
 800ca9e:	6819      	ldr	r1, [r3, #0]
 800caa0:	f7f3 fb9e 	bl	80001e0 <strcmp>
 800caa4:	b938      	cbnz	r0, 800cab6 <rmw_uxrce_fini_subscription_memory+0x22>
 800caa6:	6020      	str	r0, [r4, #0]
 800caa8:	6861      	ldr	r1, [r4, #4]
 800caaa:	b121      	cbz	r1, 800cab6 <rmw_uxrce_fini_subscription_memory+0x22>
 800caac:	4803      	ldr	r0, [pc, #12]	@ (800cabc <rmw_uxrce_fini_subscription_memory+0x28>)
 800caae:	f007 fec1 	bl	8014834 <put_memory>
 800cab2:	2300      	movs	r3, #0
 800cab4:	6063      	str	r3, [r4, #4]
 800cab6:	bd10      	pop	{r4, pc}
 800cab8:	0801d2dc 	.word	0x0801d2dc
 800cabc:	2000ecf0 	.word	0x2000ecf0

0800cac0 <rmw_uxrce_fini_service_memory>:
 800cac0:	b510      	push	{r4, lr}
 800cac2:	4604      	mov	r4, r0
 800cac4:	6800      	ldr	r0, [r0, #0]
 800cac6:	b128      	cbz	r0, 800cad4 <rmw_uxrce_fini_service_memory+0x14>
 800cac8:	4b06      	ldr	r3, [pc, #24]	@ (800cae4 <rmw_uxrce_fini_service_memory+0x24>)
 800caca:	6819      	ldr	r1, [r3, #0]
 800cacc:	f7f3 fb88 	bl	80001e0 <strcmp>
 800cad0:	b938      	cbnz	r0, 800cae2 <rmw_uxrce_fini_service_memory+0x22>
 800cad2:	6020      	str	r0, [r4, #0]
 800cad4:	6861      	ldr	r1, [r4, #4]
 800cad6:	b121      	cbz	r1, 800cae2 <rmw_uxrce_fini_service_memory+0x22>
 800cad8:	4803      	ldr	r0, [pc, #12]	@ (800cae8 <rmw_uxrce_fini_service_memory+0x28>)
 800cada:	f007 feab 	bl	8014834 <put_memory>
 800cade:	2300      	movs	r3, #0
 800cae0:	6063      	str	r3, [r4, #4]
 800cae2:	bd10      	pop	{r4, pc}
 800cae4:	0801d2dc 	.word	0x0801d2dc
 800cae8:	2000e8a8 	.word	0x2000e8a8

0800caec <rmw_uxrce_fini_client_memory>:
 800caec:	b510      	push	{r4, lr}
 800caee:	4604      	mov	r4, r0
 800caf0:	6800      	ldr	r0, [r0, #0]
 800caf2:	b128      	cbz	r0, 800cb00 <rmw_uxrce_fini_client_memory+0x14>
 800caf4:	4b06      	ldr	r3, [pc, #24]	@ (800cb10 <rmw_uxrce_fini_client_memory+0x24>)
 800caf6:	6819      	ldr	r1, [r3, #0]
 800caf8:	f7f3 fb72 	bl	80001e0 <strcmp>
 800cafc:	b938      	cbnz	r0, 800cb0e <rmw_uxrce_fini_client_memory+0x22>
 800cafe:	6020      	str	r0, [r4, #0]
 800cb00:	6861      	ldr	r1, [r4, #4]
 800cb02:	b121      	cbz	r1, 800cb0e <rmw_uxrce_fini_client_memory+0x22>
 800cb04:	4803      	ldr	r0, [pc, #12]	@ (800cb14 <rmw_uxrce_fini_client_memory+0x28>)
 800cb06:	f007 fe95 	bl	8014834 <put_memory>
 800cb0a:	2300      	movs	r3, #0
 800cb0c:	6063      	str	r3, [r4, #4]
 800cb0e:	bd10      	pop	{r4, pc}
 800cb10:	0801d2dc 	.word	0x0801d2dc
 800cb14:	2000e7d0 	.word	0x2000e7d0

0800cb18 <rmw_uxrce_fini_topic_memory>:
 800cb18:	b510      	push	{r4, lr}
 800cb1a:	4604      	mov	r4, r0
 800cb1c:	4621      	mov	r1, r4
 800cb1e:	4803      	ldr	r0, [pc, #12]	@ (800cb2c <rmw_uxrce_fini_topic_memory+0x14>)
 800cb20:	f007 fe88 	bl	8014834 <put_memory>
 800cb24:	2300      	movs	r3, #0
 800cb26:	61a3      	str	r3, [r4, #24]
 800cb28:	bd10      	pop	{r4, pc}
 800cb2a:	bf00      	nop
 800cb2c:	2000e6f4 	.word	0x2000e6f4

0800cb30 <rmw_uxrce_get_static_input_buffer_for_entity>:
 800cb30:	b082      	sub	sp, #8
 800cb32:	b530      	push	{r4, r5, lr}
 800cb34:	4929      	ldr	r1, [pc, #164]	@ (800cbdc <rmw_uxrce_get_static_input_buffer_for_entity+0xac>)
 800cb36:	ac03      	add	r4, sp, #12
 800cb38:	e884 000c 	stmia.w	r4, {r2, r3}
 800cb3c:	680c      	ldr	r4, [r1, #0]
 800cb3e:	461d      	mov	r5, r3
 800cb40:	4602      	mov	r2, r0
 800cb42:	2c00      	cmp	r4, #0
 800cb44:	d043      	beq.n	800cbce <rmw_uxrce_get_static_input_buffer_for_entity+0x9e>
 800cb46:	4620      	mov	r0, r4
 800cb48:	2100      	movs	r1, #0
 800cb4a:	6883      	ldr	r3, [r0, #8]
 800cb4c:	6840      	ldr	r0, [r0, #4]
 800cb4e:	f8d3 3814 	ldr.w	r3, [r3, #2068]	@ 0x814
 800cb52:	429a      	cmp	r2, r3
 800cb54:	bf08      	it	eq
 800cb56:	3101      	addeq	r1, #1
 800cb58:	2800      	cmp	r0, #0
 800cb5a:	d1f6      	bne.n	800cb4a <rmw_uxrce_get_static_input_buffer_for_entity+0x1a>
 800cb5c:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800cb60:	2b02      	cmp	r3, #2
 800cb62:	d027      	beq.n	800cbb4 <rmw_uxrce_get_static_input_buffer_for_entity+0x84>
 800cb64:	d906      	bls.n	800cb74 <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800cb66:	2b03      	cmp	r3, #3
 800cb68:	d004      	beq.n	800cb74 <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800cb6a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cb6e:	2000      	movs	r0, #0
 800cb70:	b002      	add	sp, #8
 800cb72:	4770      	bx	lr
 800cb74:	b1fd      	cbz	r5, 800cbb6 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800cb76:	428d      	cmp	r5, r1
 800cb78:	d81d      	bhi.n	800cbb6 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800cb7a:	2c00      	cmp	r4, #0
 800cb7c:	d0f5      	beq.n	800cb6a <rmw_uxrce_get_static_input_buffer_for_entity+0x3a>
 800cb7e:	2000      	movs	r0, #0
 800cb80:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 800cb84:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 800cb88:	e001      	b.n	800cb8e <rmw_uxrce_get_static_input_buffer_for_entity+0x5e>
 800cb8a:	6864      	ldr	r4, [r4, #4]
 800cb8c:	b1dc      	cbz	r4, 800cbc6 <rmw_uxrce_get_static_input_buffer_for_entity+0x96>
 800cb8e:	68a3      	ldr	r3, [r4, #8]
 800cb90:	f8d3 1814 	ldr.w	r1, [r3, #2068]	@ 0x814
 800cb94:	428a      	cmp	r2, r1
 800cb96:	d1f8      	bne.n	800cb8a <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800cb98:	f8d3 1818 	ldr.w	r1, [r3, #2072]	@ 0x818
 800cb9c:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 800cba0:	4561      	cmp	r1, ip
 800cba2:	f853 3c04 	ldr.w	r3, [r3, #-4]
 800cba6:	eb73 0e05 	sbcs.w	lr, r3, r5
 800cbaa:	daee      	bge.n	800cb8a <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800cbac:	468c      	mov	ip, r1
 800cbae:	461d      	mov	r5, r3
 800cbb0:	4620      	mov	r0, r4
 800cbb2:	e7ea      	b.n	800cb8a <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800cbb4:	b92d      	cbnz	r5, 800cbc2 <rmw_uxrce_get_static_input_buffer_for_entity+0x92>
 800cbb6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cbba:	4808      	ldr	r0, [pc, #32]	@ (800cbdc <rmw_uxrce_get_static_input_buffer_for_entity+0xac>)
 800cbbc:	b002      	add	sp, #8
 800cbbe:	f007 be29 	b.w	8014814 <get_memory>
 800cbc2:	428d      	cmp	r5, r1
 800cbc4:	d8f7      	bhi.n	800cbb6 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800cbc6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cbca:	b002      	add	sp, #8
 800cbcc:	4770      	bx	lr
 800cbce:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800cbd2:	2b02      	cmp	r3, #2
 800cbd4:	d0ef      	beq.n	800cbb6 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800cbd6:	d9ee      	bls.n	800cbb6 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800cbd8:	4621      	mov	r1, r4
 800cbda:	e7c4      	b.n	800cb66 <rmw_uxrce_get_static_input_buffer_for_entity+0x36>
 800cbdc:	2000e540 	.word	0x2000e540

0800cbe0 <rmw_uxrce_find_static_input_buffer_by_owner>:
 800cbe0:	4b11      	ldr	r3, [pc, #68]	@ (800cc28 <rmw_uxrce_find_static_input_buffer_by_owner+0x48>)
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	b1eb      	cbz	r3, 800cc22 <rmw_uxrce_find_static_input_buffer_by_owner+0x42>
 800cbe6:	b530      	push	{r4, r5, lr}
 800cbe8:	4684      	mov	ip, r0
 800cbea:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800cbee:	f06f 4e00 	mvn.w	lr, #2147483648	@ 0x80000000
 800cbf2:	2000      	movs	r0, #0
 800cbf4:	e001      	b.n	800cbfa <rmw_uxrce_find_static_input_buffer_by_owner+0x1a>
 800cbf6:	685b      	ldr	r3, [r3, #4]
 800cbf8:	b193      	cbz	r3, 800cc20 <rmw_uxrce_find_static_input_buffer_by_owner+0x40>
 800cbfa:	689a      	ldr	r2, [r3, #8]
 800cbfc:	f8d2 1814 	ldr.w	r1, [r2, #2068]	@ 0x814
 800cc00:	458c      	cmp	ip, r1
 800cc02:	d1f8      	bne.n	800cbf6 <rmw_uxrce_find_static_input_buffer_by_owner+0x16>
 800cc04:	f8d2 1818 	ldr.w	r1, [r2, #2072]	@ 0x818
 800cc08:	f8d2 281c 	ldr.w	r2, [r2, #2076]	@ 0x81c
 800cc0c:	42a1      	cmp	r1, r4
 800cc0e:	eb72 050e 	sbcs.w	r5, r2, lr
 800cc12:	daf0      	bge.n	800cbf6 <rmw_uxrce_find_static_input_buffer_by_owner+0x16>
 800cc14:	4618      	mov	r0, r3
 800cc16:	685b      	ldr	r3, [r3, #4]
 800cc18:	460c      	mov	r4, r1
 800cc1a:	4696      	mov	lr, r2
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d1ec      	bne.n	800cbfa <rmw_uxrce_find_static_input_buffer_by_owner+0x1a>
 800cc20:	bd30      	pop	{r4, r5, pc}
 800cc22:	4618      	mov	r0, r3
 800cc24:	4770      	bx	lr
 800cc26:	bf00      	nop
 800cc28:	2000e540 	.word	0x2000e540
 800cc2c:	00000000 	.word	0x00000000

0800cc30 <rmw_uxrce_clean_expired_static_input_buffer>:
 800cc30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc34:	4b3c      	ldr	r3, [pc, #240]	@ (800cd28 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800cc36:	ed2d 8b06 	vpush	{d8-d10}
 800cc3a:	f8d3 8000 	ldr.w	r8, [r3]
 800cc3e:	b08d      	sub	sp, #52	@ 0x34
 800cc40:	f7ff fd74 	bl	800c72c <rmw_uros_epoch_nanos>
 800cc44:	f1b8 0f00 	cmp.w	r8, #0
 800cc48:	d05c      	beq.n	800cd04 <rmw_uxrce_clean_expired_static_input_buffer+0xd4>
 800cc4a:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800cc4e:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800cc52:	2b04      	cmp	r3, #4
 800cc54:	ed9f 8b2e 	vldr	d8, [pc, #184]	@ 800cd10 <rmw_uxrce_clean_expired_static_input_buffer+0xe0>
 800cc58:	ed9f ab2f 	vldr	d10, [pc, #188]	@ 800cd18 <rmw_uxrce_clean_expired_static_input_buffer+0xe8>
 800cc5c:	ed9f 9b30 	vldr	d9, [pc, #192]	@ 800cd20 <rmw_uxrce_clean_expired_static_input_buffer+0xf0>
 800cc60:	4683      	mov	fp, r0
 800cc62:	ac04      	add	r4, sp, #16
 800cc64:	468a      	mov	sl, r1
 800cc66:	d03f      	beq.n	800cce8 <rmw_uxrce_clean_expired_static_input_buffer+0xb8>
 800cc68:	2b05      	cmp	r3, #5
 800cc6a:	d044      	beq.n	800ccf6 <rmw_uxrce_clean_expired_static_input_buffer+0xc6>
 800cc6c:	2b03      	cmp	r3, #3
 800cc6e:	d03b      	beq.n	800cce8 <rmw_uxrce_clean_expired_static_input_buffer+0xb8>
 800cc70:	ed8d 8b04 	vstr	d8, [sp, #16]
 800cc74:	ed8d ab06 	vstr	d10, [sp, #24]
 800cc78:	ed8d 8b08 	vstr	d8, [sp, #32]
 800cc7c:	ed8d 8b0a 	vstr	d8, [sp, #40]	@ 0x28
 800cc80:	ab08      	add	r3, sp, #32
 800cc82:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800cc84:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800cc88:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800cc8c:	f007 fbf8 	bl	8014480 <rmw_time_equal>
 800cc90:	b118      	cbz	r0, 800cc9a <rmw_uxrce_clean_expired_static_input_buffer+0x6a>
 800cc92:	ed8d 9b04 	vstr	d9, [sp, #16]
 800cc96:	ed8d 8b06 	vstr	d8, [sp, #24]
 800cc9a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800cc9e:	f8d5 7818 	ldr.w	r7, [r5, #2072]	@ 0x818
 800cca2:	f8d5 681c 	ldr.w	r6, [r5, #2076]	@ 0x81c
 800cca6:	f8d8 9004 	ldr.w	r9, [r8, #4]
 800ccaa:	f007 fc3d 	bl	8014528 <rmw_time_total_nsec>
 800ccae:	183f      	adds	r7, r7, r0
 800ccb0:	eb46 0601 	adc.w	r6, r6, r1
 800ccb4:	455f      	cmp	r7, fp
 800ccb6:	eb76 060a 	sbcs.w	r6, r6, sl
 800ccba:	f505 6502 	add.w	r5, r5, #2080	@ 0x820
 800ccbe:	db05      	blt.n	800cccc <rmw_uxrce_clean_expired_static_input_buffer+0x9c>
 800ccc0:	e955 2302 	ldrd	r2, r3, [r5, #-8]
 800ccc4:	4593      	cmp	fp, r2
 800ccc6:	eb7a 0303 	sbcs.w	r3, sl, r3
 800ccca:	da03      	bge.n	800ccd4 <rmw_uxrce_clean_expired_static_input_buffer+0xa4>
 800cccc:	4816      	ldr	r0, [pc, #88]	@ (800cd28 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800ccce:	4641      	mov	r1, r8
 800ccd0:	f007 fdb0 	bl	8014834 <put_memory>
 800ccd4:	f1b9 0f00 	cmp.w	r9, #0
 800ccd8:	d014      	beq.n	800cd04 <rmw_uxrce_clean_expired_static_input_buffer+0xd4>
 800ccda:	46c8      	mov	r8, r9
 800ccdc:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800cce0:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800cce4:	2b04      	cmp	r3, #4
 800cce6:	d1bf      	bne.n	800cc68 <rmw_uxrce_clean_expired_static_input_buffer+0x38>
 800cce8:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800ccec:	3340      	adds	r3, #64	@ 0x40
 800ccee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ccf0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800ccf4:	e7c0      	b.n	800cc78 <rmw_uxrce_clean_expired_static_input_buffer+0x48>
 800ccf6:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800ccfa:	3348      	adds	r3, #72	@ 0x48
 800ccfc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ccfe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800cd02:	e7b9      	b.n	800cc78 <rmw_uxrce_clean_expired_static_input_buffer+0x48>
 800cd04:	b00d      	add	sp, #52	@ 0x34
 800cd06:	ecbd 8b06 	vpop	{d8-d10}
 800cd0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd0e:	bf00      	nop
	...
 800cd18:	00000001 	.word	0x00000001
 800cd1c:	00000000 	.word	0x00000000
 800cd20:	0000001e 	.word	0x0000001e
 800cd24:	00000000 	.word	0x00000000
 800cd28:	2000e540 	.word	0x2000e540

0800cd2c <run_xrce_session>:
 800cd2c:	b500      	push	{lr}
 800cd2e:	f891 c002 	ldrb.w	ip, [r1, #2]
 800cd32:	b087      	sub	sp, #28
 800cd34:	f1bc 0f01 	cmp.w	ip, #1
 800cd38:	f8ad 200e 	strh.w	r2, [sp, #14]
 800cd3c:	d00f      	beq.n	800cd5e <run_xrce_session+0x32>
 800cd3e:	4619      	mov	r1, r3
 800cd40:	2301      	movs	r3, #1
 800cd42:	9300      	str	r3, [sp, #0]
 800cd44:	f10d 020e 	add.w	r2, sp, #14
 800cd48:	f10d 0317 	add.w	r3, sp, #23
 800cd4c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800cd50:	f001 ff8c 	bl	800ec6c <uxr_run_session_until_all_status>
 800cd54:	b100      	cbz	r0, 800cd58 <run_xrce_session+0x2c>
 800cd56:	2001      	movs	r0, #1
 800cd58:	b007      	add	sp, #28
 800cd5a:	f85d fb04 	ldr.w	pc, [sp], #4
 800cd5e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800cd62:	f001 fbc5 	bl	800e4f0 <uxr_flash_output_streams>
 800cd66:	2001      	movs	r0, #1
 800cd68:	e7f6      	b.n	800cd58 <run_xrce_session+0x2c>
 800cd6a:	bf00      	nop

0800cd6c <convert_qos_profile>:
 800cd6c:	780a      	ldrb	r2, [r1, #0]
 800cd6e:	f891 c008 	ldrb.w	ip, [r1, #8]
 800cd72:	f1a2 0202 	sub.w	r2, r2, #2
 800cd76:	fab2 f282 	clz	r2, r2
 800cd7a:	0952      	lsrs	r2, r2, #5
 800cd7c:	7082      	strb	r2, [r0, #2]
 800cd7e:	7a4a      	ldrb	r2, [r1, #9]
 800cd80:	8889      	ldrh	r1, [r1, #4]
 800cd82:	8081      	strh	r1, [r0, #4]
 800cd84:	f1a2 0202 	sub.w	r2, r2, #2
 800cd88:	f1ac 0c02 	sub.w	ip, ip, #2
 800cd8c:	fab2 f282 	clz	r2, r2
 800cd90:	fabc fc8c 	clz	ip, ip
 800cd94:	0952      	lsrs	r2, r2, #5
 800cd96:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 800cd9a:	0052      	lsls	r2, r2, #1
 800cd9c:	f880 c001 	strb.w	ip, [r0, #1]
 800cda0:	7002      	strb	r2, [r0, #0]
 800cda2:	4770      	bx	lr

0800cda4 <generate_type_name>:
 800cda4:	b530      	push	{r4, r5, lr}
 800cda6:	2300      	movs	r3, #0
 800cda8:	700b      	strb	r3, [r1, #0]
 800cdaa:	6803      	ldr	r3, [r0, #0]
 800cdac:	b087      	sub	sp, #28
 800cdae:	4614      	mov	r4, r2
 800cdb0:	b1d3      	cbz	r3, 800cde8 <generate_type_name+0x44>
 800cdb2:	4a0f      	ldr	r2, [pc, #60]	@ (800cdf0 <generate_type_name+0x4c>)
 800cdb4:	4615      	mov	r5, r2
 800cdb6:	9203      	str	r2, [sp, #12]
 800cdb8:	9500      	str	r5, [sp, #0]
 800cdba:	6842      	ldr	r2, [r0, #4]
 800cdbc:	480d      	ldr	r0, [pc, #52]	@ (800cdf4 <generate_type_name+0x50>)
 800cdbe:	9001      	str	r0, [sp, #4]
 800cdc0:	4608      	mov	r0, r1
 800cdc2:	490d      	ldr	r1, [pc, #52]	@ (800cdf8 <generate_type_name+0x54>)
 800cdc4:	9204      	str	r2, [sp, #16]
 800cdc6:	9105      	str	r1, [sp, #20]
 800cdc8:	9102      	str	r1, [sp, #8]
 800cdca:	4a0c      	ldr	r2, [pc, #48]	@ (800cdfc <generate_type_name+0x58>)
 800cdcc:	4621      	mov	r1, r4
 800cdce:	f00c fc67 	bl	80196a0 <sniprintf>
 800cdd2:	2800      	cmp	r0, #0
 800cdd4:	db05      	blt.n	800cde2 <generate_type_name+0x3e>
 800cdd6:	4284      	cmp	r4, r0
 800cdd8:	bfd4      	ite	le
 800cdda:	2000      	movle	r0, #0
 800cddc:	2001      	movgt	r0, #1
 800cdde:	b007      	add	sp, #28
 800cde0:	bd30      	pop	{r4, r5, pc}
 800cde2:	2000      	movs	r0, #0
 800cde4:	b007      	add	sp, #28
 800cde6:	bd30      	pop	{r4, r5, pc}
 800cde8:	4b05      	ldr	r3, [pc, #20]	@ (800ce00 <generate_type_name+0x5c>)
 800cdea:	4a01      	ldr	r2, [pc, #4]	@ (800cdf0 <generate_type_name+0x4c>)
 800cdec:	461d      	mov	r5, r3
 800cdee:	e7e2      	b.n	800cdb6 <generate_type_name+0x12>
 800cdf0:	0801c420 	.word	0x0801c420
 800cdf4:	0801c438 	.word	0x0801c438
 800cdf8:	0801c434 	.word	0x0801c434
 800cdfc:	0801c424 	.word	0x0801c424
 800ce00:	0801c9d4 	.word	0x0801c9d4

0800ce04 <generate_topic_name>:
 800ce04:	b510      	push	{r4, lr}
 800ce06:	b082      	sub	sp, #8
 800ce08:	4614      	mov	r4, r2
 800ce0a:	9000      	str	r0, [sp, #0]
 800ce0c:	4b08      	ldr	r3, [pc, #32]	@ (800ce30 <generate_topic_name+0x2c>)
 800ce0e:	4a09      	ldr	r2, [pc, #36]	@ (800ce34 <generate_topic_name+0x30>)
 800ce10:	4608      	mov	r0, r1
 800ce12:	4621      	mov	r1, r4
 800ce14:	f00c fc44 	bl	80196a0 <sniprintf>
 800ce18:	2800      	cmp	r0, #0
 800ce1a:	db05      	blt.n	800ce28 <generate_topic_name+0x24>
 800ce1c:	4284      	cmp	r4, r0
 800ce1e:	bfd4      	ite	le
 800ce20:	2000      	movle	r0, #0
 800ce22:	2001      	movgt	r0, #1
 800ce24:	b002      	add	sp, #8
 800ce26:	bd10      	pop	{r4, pc}
 800ce28:	2000      	movs	r0, #0
 800ce2a:	b002      	add	sp, #8
 800ce2c:	bd10      	pop	{r4, pc}
 800ce2e:	bf00      	nop
 800ce30:	0801ce74 	.word	0x0801ce74
 800ce34:	0801c43c 	.word	0x0801c43c

0800ce38 <is_uxrce_rmw_identifier_valid>:
 800ce38:	b510      	push	{r4, lr}
 800ce3a:	4604      	mov	r4, r0
 800ce3c:	b140      	cbz	r0, 800ce50 <is_uxrce_rmw_identifier_valid+0x18>
 800ce3e:	f007 fd6f 	bl	8014920 <rmw_get_implementation_identifier>
 800ce42:	4601      	mov	r1, r0
 800ce44:	4620      	mov	r0, r4
 800ce46:	f7f3 f9cb 	bl	80001e0 <strcmp>
 800ce4a:	fab0 f080 	clz	r0, r0
 800ce4e:	0940      	lsrs	r0, r0, #5
 800ce50:	bd10      	pop	{r4, pc}
 800ce52:	bf00      	nop

0800ce54 <get_message_typesupport_handle>:
 800ce54:	6883      	ldr	r3, [r0, #8]
 800ce56:	4718      	bx	r3

0800ce58 <get_message_typesupport_handle_function>:
 800ce58:	b510      	push	{r4, lr}
 800ce5a:	4604      	mov	r4, r0
 800ce5c:	6800      	ldr	r0, [r0, #0]
 800ce5e:	f7f3 f9bf 	bl	80001e0 <strcmp>
 800ce62:	2800      	cmp	r0, #0
 800ce64:	bf0c      	ite	eq
 800ce66:	4620      	moveq	r0, r4
 800ce68:	2000      	movne	r0, #0
 800ce6a:	bd10      	pop	{r4, pc}

0800ce6c <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 800ce6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce70:	6805      	ldr	r5, [r0, #0]
 800ce72:	4604      	mov	r4, r0
 800ce74:	4628      	mov	r0, r5
 800ce76:	460e      	mov	r6, r1
 800ce78:	f7f3 f9b2 	bl	80001e0 <strcmp>
 800ce7c:	b308      	cbz	r0, 800cec2 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x56>
 800ce7e:	4b12      	ldr	r3, [pc, #72]	@ (800cec8 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x5c>)
 800ce80:	4628      	mov	r0, r5
 800ce82:	6819      	ldr	r1, [r3, #0]
 800ce84:	f7f3 f9ac 	bl	80001e0 <strcmp>
 800ce88:	4605      	mov	r5, r0
 800ce8a:	b980      	cbnz	r0, 800ceae <rosidl_typesupport_c__get_message_typesupport_handle_function+0x42>
 800ce8c:	f8d4 8004 	ldr.w	r8, [r4, #4]
 800ce90:	f8d8 4000 	ldr.w	r4, [r8]
 800ce94:	b1ac      	cbz	r4, 800cec2 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x56>
 800ce96:	f8d8 7008 	ldr.w	r7, [r8, #8]
 800ce9a:	3f04      	subs	r7, #4
 800ce9c:	f857 0f04 	ldr.w	r0, [r7, #4]!
 800cea0:	4631      	mov	r1, r6
 800cea2:	f7f3 f99d 	bl	80001e0 <strcmp>
 800cea6:	b128      	cbz	r0, 800ceb4 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x48>
 800cea8:	3501      	adds	r5, #1
 800ceaa:	42a5      	cmp	r5, r4
 800ceac:	d1f6      	bne.n	800ce9c <rosidl_typesupport_c__get_message_typesupport_handle_function+0x30>
 800ceae:	2000      	movs	r0, #0
 800ceb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ceb4:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800ceb8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800cebc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cec0:	4718      	bx	r3
 800cec2:	4620      	mov	r0, r4
 800cec4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cec8:	20000378 	.word	0x20000378

0800cecc <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_init_function>:
 800cecc:	f008 be9e 	b.w	8015c0c <std_msgs__msg__Header__init>

0800ced0 <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_fini_function>:
 800ced0:	f008 bebc 	b.w	8015c4c <std_msgs__msg__Header__fini>

0800ced4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>:
 800ced4:	b508      	push	{r3, lr}
 800ced6:	f000 f9bb 	bl	800d250 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 800ceda:	4b06      	ldr	r3, [pc, #24]	@ (800cef4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 800cedc:	4906      	ldr	r1, [pc, #24]	@ (800cef8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x24>)
 800cede:	681a      	ldr	r2, [r3, #0]
 800cee0:	60c8      	str	r0, [r1, #12]
 800cee2:	b10a      	cbz	r2, 800cee8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x14>
 800cee4:	4803      	ldr	r0, [pc, #12]	@ (800cef4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 800cee6:	bd08      	pop	{r3, pc}
 800cee8:	4a04      	ldr	r2, [pc, #16]	@ (800cefc <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x28>)
 800ceea:	4802      	ldr	r0, [pc, #8]	@ (800cef4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 800ceec:	6812      	ldr	r2, [r2, #0]
 800ceee:	601a      	str	r2, [r3, #0]
 800cef0:	bd08      	pop	{r3, pc}
 800cef2:	bf00      	nop
 800cef4:	20000380 	.word	0x20000380
 800cef8:	20000398 	.word	0x20000398
 800cefc:	2000037c 	.word	0x2000037c

0800cf00 <_Header__max_serialized_size>:
 800cf00:	b500      	push	{lr}
 800cf02:	b083      	sub	sp, #12
 800cf04:	2301      	movs	r3, #1
 800cf06:	2100      	movs	r1, #0
 800cf08:	f10d 0007 	add.w	r0, sp, #7
 800cf0c:	f88d 3007 	strb.w	r3, [sp, #7]
 800cf10:	f000 f9fc 	bl	800d30c <max_serialized_size_builtin_interfaces__msg__Time>
 800cf14:	b003      	add	sp, #12
 800cf16:	f85d fb04 	ldr.w	pc, [sp], #4
 800cf1a:	bf00      	nop

0800cf1c <get_serialized_size_std_msgs__msg__Header>:
 800cf1c:	b570      	push	{r4, r5, r6, lr}
 800cf1e:	4605      	mov	r5, r0
 800cf20:	b168      	cbz	r0, 800cf3e <get_serialized_size_std_msgs__msg__Header+0x22>
 800cf22:	460c      	mov	r4, r1
 800cf24:	f000 f9a2 	bl	800d26c <get_serialized_size_builtin_interfaces__msg__Time>
 800cf28:	1826      	adds	r6, r4, r0
 800cf2a:	2104      	movs	r1, #4
 800cf2c:	4630      	mov	r0, r6
 800cf2e:	f7fd ffe3 	bl	800aef8 <ucdr_alignment>
 800cf32:	68eb      	ldr	r3, [r5, #12]
 800cf34:	f1c4 0405 	rsb	r4, r4, #5
 800cf38:	441c      	add	r4, r3
 800cf3a:	4404      	add	r4, r0
 800cf3c:	19a0      	adds	r0, r4, r6
 800cf3e:	bd70      	pop	{r4, r5, r6, pc}

0800cf40 <_Header__cdr_deserialize>:
 800cf40:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cf42:	460c      	mov	r4, r1
 800cf44:	b083      	sub	sp, #12
 800cf46:	b1e1      	cbz	r1, 800cf82 <_Header__cdr_deserialize+0x42>
 800cf48:	4606      	mov	r6, r0
 800cf4a:	f000 f9f3 	bl	800d334 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 800cf4e:	6843      	ldr	r3, [r0, #4]
 800cf50:	4621      	mov	r1, r4
 800cf52:	68db      	ldr	r3, [r3, #12]
 800cf54:	4630      	mov	r0, r6
 800cf56:	4798      	blx	r3
 800cf58:	6927      	ldr	r7, [r4, #16]
 800cf5a:	68a1      	ldr	r1, [r4, #8]
 800cf5c:	ab01      	add	r3, sp, #4
 800cf5e:	463a      	mov	r2, r7
 800cf60:	4630      	mov	r0, r6
 800cf62:	f000 ff75 	bl	800de50 <ucdr_deserialize_sequence_char>
 800cf66:	9b01      	ldr	r3, [sp, #4]
 800cf68:	4605      	mov	r5, r0
 800cf6a:	b920      	cbnz	r0, 800cf76 <_Header__cdr_deserialize+0x36>
 800cf6c:	429f      	cmp	r7, r3
 800cf6e:	d30c      	bcc.n	800cf8a <_Header__cdr_deserialize+0x4a>
 800cf70:	4628      	mov	r0, r5
 800cf72:	b003      	add	sp, #12
 800cf74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cf76:	b103      	cbz	r3, 800cf7a <_Header__cdr_deserialize+0x3a>
 800cf78:	3b01      	subs	r3, #1
 800cf7a:	4628      	mov	r0, r5
 800cf7c:	60e3      	str	r3, [r4, #12]
 800cf7e:	b003      	add	sp, #12
 800cf80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cf82:	460d      	mov	r5, r1
 800cf84:	4628      	mov	r0, r5
 800cf86:	b003      	add	sp, #12
 800cf88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cf8a:	2101      	movs	r1, #1
 800cf8c:	75b0      	strb	r0, [r6, #22]
 800cf8e:	7571      	strb	r1, [r6, #21]
 800cf90:	60e0      	str	r0, [r4, #12]
 800cf92:	4630      	mov	r0, r6
 800cf94:	f7fd ffc6 	bl	800af24 <ucdr_align_to>
 800cf98:	4630      	mov	r0, r6
 800cf9a:	9901      	ldr	r1, [sp, #4]
 800cf9c:	f7fd fff8 	bl	800af90 <ucdr_advance_buffer>
 800cfa0:	4628      	mov	r0, r5
 800cfa2:	b003      	add	sp, #12
 800cfa4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cfa6:	bf00      	nop

0800cfa8 <_Header__cdr_serialize>:
 800cfa8:	b1f8      	cbz	r0, 800cfea <_Header__cdr_serialize+0x42>
 800cfaa:	b570      	push	{r4, r5, r6, lr}
 800cfac:	4604      	mov	r4, r0
 800cfae:	460d      	mov	r5, r1
 800cfb0:	f000 f9c0 	bl	800d334 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 800cfb4:	6843      	ldr	r3, [r0, #4]
 800cfb6:	4629      	mov	r1, r5
 800cfb8:	689b      	ldr	r3, [r3, #8]
 800cfba:	4620      	mov	r0, r4
 800cfbc:	4798      	blx	r3
 800cfbe:	68a6      	ldr	r6, [r4, #8]
 800cfc0:	b156      	cbz	r6, 800cfd8 <_Header__cdr_serialize+0x30>
 800cfc2:	4630      	mov	r0, r6
 800cfc4:	f7f3 f96c 	bl	80002a0 <strlen>
 800cfc8:	4631      	mov	r1, r6
 800cfca:	60e0      	str	r0, [r4, #12]
 800cfcc:	1c42      	adds	r2, r0, #1
 800cfce:	4628      	mov	r0, r5
 800cfd0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800cfd4:	f000 bf2a 	b.w	800de2c <ucdr_serialize_sequence_char>
 800cfd8:	4630      	mov	r0, r6
 800cfda:	60e0      	str	r0, [r4, #12]
 800cfdc:	4632      	mov	r2, r6
 800cfde:	4631      	mov	r1, r6
 800cfe0:	4628      	mov	r0, r5
 800cfe2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800cfe6:	f000 bf21 	b.w	800de2c <ucdr_serialize_sequence_char>
 800cfea:	4770      	bx	lr

0800cfec <_Header__get_serialized_size>:
 800cfec:	b538      	push	{r3, r4, r5, lr}
 800cfee:	4604      	mov	r4, r0
 800cff0:	b150      	cbz	r0, 800d008 <_Header__get_serialized_size+0x1c>
 800cff2:	2100      	movs	r1, #0
 800cff4:	f000 f93a 	bl	800d26c <get_serialized_size_builtin_interfaces__msg__Time>
 800cff8:	2104      	movs	r1, #4
 800cffa:	4605      	mov	r5, r0
 800cffc:	f7fd ff7c 	bl	800aef8 <ucdr_alignment>
 800d000:	68e4      	ldr	r4, [r4, #12]
 800d002:	3405      	adds	r4, #5
 800d004:	442c      	add	r4, r5
 800d006:	4420      	add	r0, r4
 800d008:	bd38      	pop	{r3, r4, r5, pc}
 800d00a:	bf00      	nop

0800d00c <max_serialized_size_std_msgs__msg__Header>:
 800d00c:	b510      	push	{r4, lr}
 800d00e:	2301      	movs	r3, #1
 800d010:	4604      	mov	r4, r0
 800d012:	7003      	strb	r3, [r0, #0]
 800d014:	f000 f97a 	bl	800d30c <max_serialized_size_builtin_interfaces__msg__Time>
 800d018:	2300      	movs	r3, #0
 800d01a:	7023      	strb	r3, [r4, #0]
 800d01c:	bd10      	pop	{r4, pc}
 800d01e:	bf00      	nop

0800d020 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>:
 800d020:	4800      	ldr	r0, [pc, #0]	@ (800d024 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header+0x4>)
 800d022:	4770      	bx	lr
 800d024:	20000410 	.word	0x20000410

0800d028 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>:
 800d028:	4b04      	ldr	r3, [pc, #16]	@ (800d03c <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x14>)
 800d02a:	681a      	ldr	r2, [r3, #0]
 800d02c:	b10a      	cbz	r2, 800d032 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0xa>
 800d02e:	4803      	ldr	r0, [pc, #12]	@ (800d03c <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x14>)
 800d030:	4770      	bx	lr
 800d032:	4a03      	ldr	r2, [pc, #12]	@ (800d040 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x18>)
 800d034:	4801      	ldr	r0, [pc, #4]	@ (800d03c <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x14>)
 800d036:	6812      	ldr	r2, [r2, #0]
 800d038:	601a      	str	r2, [r3, #0]
 800d03a:	4770      	bx	lr
 800d03c:	20000444 	.word	0x20000444
 800d040:	20000378 	.word	0x20000378

0800d044 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>:
 800d044:	4a02      	ldr	r2, [pc, #8]	@ (800d050 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0xc>)
 800d046:	4b03      	ldr	r3, [pc, #12]	@ (800d054 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x10>)
 800d048:	6812      	ldr	r2, [r2, #0]
 800d04a:	601a      	str	r2, [r3, #0]
 800d04c:	4770      	bx	lr
 800d04e:	bf00      	nop
 800d050:	20000378 	.word	0x20000378
 800d054:	20000444 	.word	0x20000444

0800d058 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__size_function__TFMessage__transforms>:
 800d058:	6840      	ldr	r0, [r0, #4]
 800d05a:	4770      	bx	lr

0800d05c <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__get_const_function__TFMessage__transforms>:
 800d05c:	6803      	ldr	r3, [r0, #0]
 800d05e:	2058      	movs	r0, #88	@ 0x58
 800d060:	fb00 3001 	mla	r0, r0, r1, r3
 800d064:	4770      	bx	lr
 800d066:	bf00      	nop

0800d068 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__fetch_function__TFMessage__transforms>:
 800d068:	b508      	push	{r3, lr}
 800d06a:	6800      	ldr	r0, [r0, #0]
 800d06c:	4613      	mov	r3, r2
 800d06e:	2258      	movs	r2, #88	@ 0x58
 800d070:	fb02 0101 	mla	r1, r2, r1, r0
 800d074:	4618      	mov	r0, r3
 800d076:	f00c fdc0 	bl	8019bfa <memcpy>
 800d07a:	bd08      	pop	{r3, pc}

0800d07c <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__assign_function__TFMessage__transforms>:
 800d07c:	b508      	push	{r3, lr}
 800d07e:	6800      	ldr	r0, [r0, #0]
 800d080:	468c      	mov	ip, r1
 800d082:	4611      	mov	r1, r2
 800d084:	2258      	movs	r2, #88	@ 0x58
 800d086:	fb02 000c 	mla	r0, r2, ip, r0
 800d08a:	f00c fdb6 	bl	8019bfa <memcpy>
 800d08e:	bd08      	pop	{r3, pc}

0800d090 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__TFMessage_init_function>:
 800d090:	f008 bea4 	b.w	8015ddc <tf2_msgs__msg__TFMessage__init>

0800d094 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__TFMessage_fini_function>:
 800d094:	f008 beb2 	b.w	8015dfc <tf2_msgs__msg__TFMessage__fini>

0800d098 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__resize_function__TFMessage__transforms>:
 800d098:	b538      	push	{r3, r4, r5, lr}
 800d09a:	4604      	mov	r4, r0
 800d09c:	460d      	mov	r5, r1
 800d09e:	f000 fa0d 	bl	800d4bc <geometry_msgs__msg__TransformStamped__Sequence__fini>
 800d0a2:	4629      	mov	r1, r5
 800d0a4:	4620      	mov	r0, r4
 800d0a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d0aa:	f000 b98f 	b.w	800d3cc <geometry_msgs__msg__TransformStamped__Sequence__init>
 800d0ae:	bf00      	nop

0800d0b0 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__get_function__TFMessage__transforms>:
 800d0b0:	6803      	ldr	r3, [r0, #0]
 800d0b2:	2058      	movs	r0, #88	@ 0x58
 800d0b4:	fb00 3001 	mla	r0, r0, r1, r3
 800d0b8:	4770      	bx	lr
 800d0ba:	bf00      	nop

0800d0bc <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>:
 800d0bc:	b508      	push	{r3, lr}
 800d0be:	f000 fb0f 	bl	800d6e0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 800d0c2:	4b06      	ldr	r3, [pc, #24]	@ (800d0dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x20>)
 800d0c4:	4906      	ldr	r1, [pc, #24]	@ (800d0e0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x24>)
 800d0c6:	681a      	ldr	r2, [r3, #0]
 800d0c8:	60c8      	str	r0, [r1, #12]
 800d0ca:	b10a      	cbz	r2, 800d0d0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x14>
 800d0cc:	4803      	ldr	r0, [pc, #12]	@ (800d0dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x20>)
 800d0ce:	bd08      	pop	{r3, pc}
 800d0d0:	4a04      	ldr	r2, [pc, #16]	@ (800d0e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x28>)
 800d0d2:	4802      	ldr	r0, [pc, #8]	@ (800d0dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x20>)
 800d0d4:	6812      	ldr	r2, [r2, #0]
 800d0d6:	601a      	str	r2, [r3, #0]
 800d0d8:	bd08      	pop	{r3, pc}
 800d0da:	bf00      	nop
 800d0dc:	20000464 	.word	0x20000464
 800d0e0:	2000047c 	.word	0x2000047c
 800d0e4:	2000037c 	.word	0x2000037c

0800d0e8 <_TFMessage__max_serialized_size>:
 800d0e8:	2000      	movs	r0, #0
 800d0ea:	4770      	bx	lr

0800d0ec <_TFMessage__cdr_deserialize>:
 800d0ec:	b319      	cbz	r1, 800d136 <_TFMessage__cdr_deserialize+0x4a>
 800d0ee:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d0f0:	460e      	mov	r6, r1
 800d0f2:	b083      	sub	sp, #12
 800d0f4:	a901      	add	r1, sp, #4
 800d0f6:	4607      	mov	r7, r0
 800d0f8:	f7fc ff80 	bl	8009ffc <ucdr_deserialize_uint32_t>
 800d0fc:	9b01      	ldr	r3, [sp, #4]
 800d0fe:	68b2      	ldr	r2, [r6, #8]
 800d100:	429a      	cmp	r2, r3
 800d102:	d315      	bcc.n	800d130 <_TFMessage__cdr_deserialize+0x44>
 800d104:	6073      	str	r3, [r6, #4]
 800d106:	b18b      	cbz	r3, 800d12c <_TFMessage__cdr_deserialize+0x40>
 800d108:	2400      	movs	r4, #0
 800d10a:	4625      	mov	r5, r4
 800d10c:	e002      	b.n	800d114 <_TFMessage__cdr_deserialize+0x28>
 800d10e:	9b01      	ldr	r3, [sp, #4]
 800d110:	42ab      	cmp	r3, r5
 800d112:	d90b      	bls.n	800d12c <_TFMessage__cdr_deserialize+0x40>
 800d114:	f000 fc40 	bl	800d998 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 800d118:	6831      	ldr	r1, [r6, #0]
 800d11a:	6843      	ldr	r3, [r0, #4]
 800d11c:	4421      	add	r1, r4
 800d11e:	68db      	ldr	r3, [r3, #12]
 800d120:	4638      	mov	r0, r7
 800d122:	4798      	blx	r3
 800d124:	3501      	adds	r5, #1
 800d126:	3458      	adds	r4, #88	@ 0x58
 800d128:	2800      	cmp	r0, #0
 800d12a:	d1f0      	bne.n	800d10e <_TFMessage__cdr_deserialize+0x22>
 800d12c:	b003      	add	sp, #12
 800d12e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d130:	2000      	movs	r0, #0
 800d132:	b003      	add	sp, #12
 800d134:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d136:	2000      	movs	r0, #0
 800d138:	4770      	bx	lr
 800d13a:	bf00      	nop

0800d13c <_TFMessage__cdr_serialize>:
 800d13c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d140:	b1d8      	cbz	r0, 800d17a <_TFMessage__cdr_serialize+0x3e>
 800d142:	6847      	ldr	r7, [r0, #4]
 800d144:	460e      	mov	r6, r1
 800d146:	4605      	mov	r5, r0
 800d148:	4608      	mov	r0, r1
 800d14a:	4639      	mov	r1, r7
 800d14c:	f7fc fe2c 	bl	8009da8 <ucdr_serialize_uint32_t>
 800d150:	4680      	mov	r8, r0
 800d152:	b190      	cbz	r0, 800d17a <_TFMessage__cdr_serialize+0x3e>
 800d154:	b19f      	cbz	r7, 800d17e <_TFMessage__cdr_serialize+0x42>
 800d156:	2400      	movs	r4, #0
 800d158:	f04f 0958 	mov.w	r9, #88	@ 0x58
 800d15c:	e002      	b.n	800d164 <_TFMessage__cdr_serialize+0x28>
 800d15e:	3401      	adds	r4, #1
 800d160:	42a7      	cmp	r7, r4
 800d162:	d00c      	beq.n	800d17e <_TFMessage__cdr_serialize+0x42>
 800d164:	f000 fc18 	bl	800d998 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 800d168:	682a      	ldr	r2, [r5, #0]
 800d16a:	6843      	ldr	r3, [r0, #4]
 800d16c:	4631      	mov	r1, r6
 800d16e:	689b      	ldr	r3, [r3, #8]
 800d170:	fb09 2004 	mla	r0, r9, r4, r2
 800d174:	4798      	blx	r3
 800d176:	2800      	cmp	r0, #0
 800d178:	d1f1      	bne.n	800d15e <_TFMessage__cdr_serialize+0x22>
 800d17a:	f04f 0800 	mov.w	r8, #0
 800d17e:	4640      	mov	r0, r8
 800d180:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800d184 <get_serialized_size_tf2_msgs__msg__TFMessage>:
 800d184:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d188:	4606      	mov	r6, r0
 800d18a:	b338      	cbz	r0, 800d1dc <get_serialized_size_tf2_msgs__msg__TFMessage+0x58>
 800d18c:	4689      	mov	r9, r1
 800d18e:	4648      	mov	r0, r9
 800d190:	2104      	movs	r1, #4
 800d192:	6877      	ldr	r7, [r6, #4]
 800d194:	f7fd feb0 	bl	800aef8 <ucdr_alignment>
 800d198:	f109 0504 	add.w	r5, r9, #4
 800d19c:	4405      	add	r5, r0
 800d19e:	b1df      	cbz	r7, 800d1d8 <get_serialized_size_tf2_msgs__msg__TFMessage+0x54>
 800d1a0:	f04f 0a00 	mov.w	sl, #0
 800d1a4:	f04f 0858 	mov.w	r8, #88	@ 0x58
 800d1a8:	f000 fbf6 	bl	800d998 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 800d1ac:	6832      	ldr	r2, [r6, #0]
 800d1ae:	6843      	ldr	r3, [r0, #4]
 800d1b0:	4629      	mov	r1, r5
 800d1b2:	fb08 200a 	mla	r0, r8, sl, r2
 800d1b6:	695b      	ldr	r3, [r3, #20]
 800d1b8:	4798      	blx	r3
 800d1ba:	2804      	cmp	r0, #4
 800d1bc:	4601      	mov	r1, r0
 800d1be:	4604      	mov	r4, r0
 800d1c0:	bf28      	it	cs
 800d1c2:	2104      	movcs	r1, #4
 800d1c4:	4628      	mov	r0, r5
 800d1c6:	f7fd fe97 	bl	800aef8 <ucdr_alignment>
 800d1ca:	f10a 0a01 	add.w	sl, sl, #1
 800d1ce:	442c      	add	r4, r5
 800d1d0:	4557      	cmp	r7, sl
 800d1d2:	eb00 0504 	add.w	r5, r0, r4
 800d1d6:	d1e7      	bne.n	800d1a8 <get_serialized_size_tf2_msgs__msg__TFMessage+0x24>
 800d1d8:	eba5 0009 	sub.w	r0, r5, r9
 800d1dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800d1e0 <_TFMessage__get_serialized_size>:
 800d1e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d1e4:	4607      	mov	r7, r0
 800d1e6:	b330      	cbz	r0, 800d236 <_TFMessage__get_serialized_size+0x56>
 800d1e8:	2104      	movs	r1, #4
 800d1ea:	2000      	movs	r0, #0
 800d1ec:	f8d7 8004 	ldr.w	r8, [r7, #4]
 800d1f0:	f7fd fe82 	bl	800aef8 <ucdr_alignment>
 800d1f4:	1d05      	adds	r5, r0, #4
 800d1f6:	f1b8 0f00 	cmp.w	r8, #0
 800d1fa:	d019      	beq.n	800d230 <_TFMessage__get_serialized_size+0x50>
 800d1fc:	2600      	movs	r6, #0
 800d1fe:	f04f 0958 	mov.w	r9, #88	@ 0x58
 800d202:	f000 fbc9 	bl	800d998 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 800d206:	683a      	ldr	r2, [r7, #0]
 800d208:	6843      	ldr	r3, [r0, #4]
 800d20a:	4629      	mov	r1, r5
 800d20c:	fb09 2006 	mla	r0, r9, r6, r2
 800d210:	695b      	ldr	r3, [r3, #20]
 800d212:	4798      	blx	r3
 800d214:	2804      	cmp	r0, #4
 800d216:	4601      	mov	r1, r0
 800d218:	4604      	mov	r4, r0
 800d21a:	bf28      	it	cs
 800d21c:	2104      	movcs	r1, #4
 800d21e:	4628      	mov	r0, r5
 800d220:	f7fd fe6a 	bl	800aef8 <ucdr_alignment>
 800d224:	3601      	adds	r6, #1
 800d226:	442c      	add	r4, r5
 800d228:	45b0      	cmp	r8, r6
 800d22a:	eb00 0504 	add.w	r5, r0, r4
 800d22e:	d1e8      	bne.n	800d202 <_TFMessage__get_serialized_size+0x22>
 800d230:	4628      	mov	r0, r5
 800d232:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d236:	4605      	mov	r5, r0
 800d238:	4628      	mov	r0, r5
 800d23a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d23e:	bf00      	nop

0800d240 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>:
 800d240:	4800      	ldr	r0, [pc, #0]	@ (800d244 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x4>)
 800d242:	4770      	bx	lr
 800d244:	200004b8 	.word	0x200004b8

0800d248 <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_init_function>:
 800d248:	f008 be0c 	b.w	8015e64 <builtin_interfaces__msg__Time__init>

0800d24c <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_fini_function>:
 800d24c:	f008 be0e 	b.w	8015e6c <builtin_interfaces__msg__Time__fini>

0800d250 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 800d250:	4b04      	ldr	r3, [pc, #16]	@ (800d264 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 800d252:	681a      	ldr	r2, [r3, #0]
 800d254:	b10a      	cbz	r2, 800d25a <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0xa>
 800d256:	4803      	ldr	r0, [pc, #12]	@ (800d264 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 800d258:	4770      	bx	lr
 800d25a:	4a03      	ldr	r2, [pc, #12]	@ (800d268 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x18>)
 800d25c:	4801      	ldr	r0, [pc, #4]	@ (800d264 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 800d25e:	6812      	ldr	r2, [r2, #0]
 800d260:	601a      	str	r2, [r3, #0]
 800d262:	4770      	bx	lr
 800d264:	200004ec 	.word	0x200004ec
 800d268:	2000037c 	.word	0x2000037c

0800d26c <get_serialized_size_builtin_interfaces__msg__Time>:
 800d26c:	b180      	cbz	r0, 800d290 <get_serialized_size_builtin_interfaces__msg__Time+0x24>
 800d26e:	b538      	push	{r3, r4, r5, lr}
 800d270:	460d      	mov	r5, r1
 800d272:	4628      	mov	r0, r5
 800d274:	2104      	movs	r1, #4
 800d276:	f7fd fe3f 	bl	800aef8 <ucdr_alignment>
 800d27a:	2104      	movs	r1, #4
 800d27c:	186c      	adds	r4, r5, r1
 800d27e:	4404      	add	r4, r0
 800d280:	4620      	mov	r0, r4
 800d282:	f7fd fe39 	bl	800aef8 <ucdr_alignment>
 800d286:	f1c5 0504 	rsb	r5, r5, #4
 800d28a:	4405      	add	r5, r0
 800d28c:	1928      	adds	r0, r5, r4
 800d28e:	bd38      	pop	{r3, r4, r5, pc}
 800d290:	4770      	bx	lr
 800d292:	bf00      	nop

0800d294 <_Time__cdr_deserialize>:
 800d294:	b538      	push	{r3, r4, r5, lr}
 800d296:	460c      	mov	r4, r1
 800d298:	b141      	cbz	r1, 800d2ac <_Time__cdr_deserialize+0x18>
 800d29a:	4605      	mov	r5, r0
 800d29c:	f7fd fa30 	bl	800a700 <ucdr_deserialize_int32_t>
 800d2a0:	1d21      	adds	r1, r4, #4
 800d2a2:	4628      	mov	r0, r5
 800d2a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d2a8:	f7fc bea8 	b.w	8009ffc <ucdr_deserialize_uint32_t>
 800d2ac:	4608      	mov	r0, r1
 800d2ae:	bd38      	pop	{r3, r4, r5, pc}

0800d2b0 <_Time__cdr_serialize>:
 800d2b0:	b160      	cbz	r0, 800d2cc <_Time__cdr_serialize+0x1c>
 800d2b2:	b538      	push	{r3, r4, r5, lr}
 800d2b4:	460d      	mov	r5, r1
 800d2b6:	4604      	mov	r4, r0
 800d2b8:	6801      	ldr	r1, [r0, #0]
 800d2ba:	4628      	mov	r0, r5
 800d2bc:	f7fd f986 	bl	800a5cc <ucdr_serialize_int32_t>
 800d2c0:	6861      	ldr	r1, [r4, #4]
 800d2c2:	4628      	mov	r0, r5
 800d2c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d2c8:	f7fc bd6e 	b.w	8009da8 <ucdr_serialize_uint32_t>
 800d2cc:	4770      	bx	lr
 800d2ce:	bf00      	nop

0800d2d0 <_Time__get_serialized_size>:
 800d2d0:	b160      	cbz	r0, 800d2ec <_Time__get_serialized_size+0x1c>
 800d2d2:	b510      	push	{r4, lr}
 800d2d4:	2104      	movs	r1, #4
 800d2d6:	2000      	movs	r0, #0
 800d2d8:	f7fd fe0e 	bl	800aef8 <ucdr_alignment>
 800d2dc:	1d04      	adds	r4, r0, #4
 800d2de:	2104      	movs	r1, #4
 800d2e0:	4620      	mov	r0, r4
 800d2e2:	f7fd fe09 	bl	800aef8 <ucdr_alignment>
 800d2e6:	3004      	adds	r0, #4
 800d2e8:	4420      	add	r0, r4
 800d2ea:	bd10      	pop	{r4, pc}
 800d2ec:	4770      	bx	lr
 800d2ee:	bf00      	nop

0800d2f0 <_Time__max_serialized_size>:
 800d2f0:	b510      	push	{r4, lr}
 800d2f2:	2104      	movs	r1, #4
 800d2f4:	2000      	movs	r0, #0
 800d2f6:	f7fd fdff 	bl	800aef8 <ucdr_alignment>
 800d2fa:	1d04      	adds	r4, r0, #4
 800d2fc:	2104      	movs	r1, #4
 800d2fe:	4620      	mov	r0, r4
 800d300:	f7fd fdfa 	bl	800aef8 <ucdr_alignment>
 800d304:	3004      	adds	r0, #4
 800d306:	4420      	add	r0, r4
 800d308:	bd10      	pop	{r4, pc}
 800d30a:	bf00      	nop

0800d30c <max_serialized_size_builtin_interfaces__msg__Time>:
 800d30c:	b538      	push	{r3, r4, r5, lr}
 800d30e:	460c      	mov	r4, r1
 800d310:	2301      	movs	r3, #1
 800d312:	7003      	strb	r3, [r0, #0]
 800d314:	2104      	movs	r1, #4
 800d316:	4620      	mov	r0, r4
 800d318:	f7fd fdee 	bl	800aef8 <ucdr_alignment>
 800d31c:	2104      	movs	r1, #4
 800d31e:	1863      	adds	r3, r4, r1
 800d320:	18c5      	adds	r5, r0, r3
 800d322:	4628      	mov	r0, r5
 800d324:	f7fd fde8 	bl	800aef8 <ucdr_alignment>
 800d328:	f1c4 0404 	rsb	r4, r4, #4
 800d32c:	4420      	add	r0, r4
 800d32e:	4428      	add	r0, r5
 800d330:	bd38      	pop	{r3, r4, r5, pc}
 800d332:	bf00      	nop

0800d334 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 800d334:	4800      	ldr	r0, [pc, #0]	@ (800d338 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x4>)
 800d336:	4770      	bx	lr
 800d338:	2000057c 	.word	0x2000057c

0800d33c <geometry_msgs__msg__TransformStamped__init>:
 800d33c:	b398      	cbz	r0, 800d3a6 <geometry_msgs__msg__TransformStamped__init+0x6a>
 800d33e:	b570      	push	{r4, r5, r6, lr}
 800d340:	4604      	mov	r4, r0
 800d342:	f008 fc63 	bl	8015c0c <std_msgs__msg__Header__init>
 800d346:	b160      	cbz	r0, 800d362 <geometry_msgs__msg__TransformStamped__init+0x26>
 800d348:	f104 0514 	add.w	r5, r4, #20
 800d34c:	4628      	mov	r0, r5
 800d34e:	f008 fbb3 	bl	8015ab8 <rosidl_runtime_c__String__init>
 800d352:	b1e8      	cbz	r0, 800d390 <geometry_msgs__msg__TransformStamped__init+0x54>
 800d354:	f104 0620 	add.w	r6, r4, #32
 800d358:	4630      	mov	r0, r6
 800d35a:	f008 ff33 	bl	80161c4 <geometry_msgs__msg__Transform__init>
 800d35e:	b168      	cbz	r0, 800d37c <geometry_msgs__msg__TransformStamped__init+0x40>
 800d360:	bd70      	pop	{r4, r5, r6, pc}
 800d362:	4620      	mov	r0, r4
 800d364:	f008 fc72 	bl	8015c4c <std_msgs__msg__Header__fini>
 800d368:	f104 0014 	add.w	r0, r4, #20
 800d36c:	f008 fbbe 	bl	8015aec <rosidl_runtime_c__String__fini>
 800d370:	f104 0020 	add.w	r0, r4, #32
 800d374:	f008 ff46 	bl	8016204 <geometry_msgs__msg__Transform__fini>
 800d378:	2000      	movs	r0, #0
 800d37a:	bd70      	pop	{r4, r5, r6, pc}
 800d37c:	4620      	mov	r0, r4
 800d37e:	f008 fc65 	bl	8015c4c <std_msgs__msg__Header__fini>
 800d382:	4628      	mov	r0, r5
 800d384:	f008 fbb2 	bl	8015aec <rosidl_runtime_c__String__fini>
 800d388:	4630      	mov	r0, r6
 800d38a:	f008 ff3b 	bl	8016204 <geometry_msgs__msg__Transform__fini>
 800d38e:	e7f3      	b.n	800d378 <geometry_msgs__msg__TransformStamped__init+0x3c>
 800d390:	4620      	mov	r0, r4
 800d392:	f008 fc5b 	bl	8015c4c <std_msgs__msg__Header__fini>
 800d396:	4628      	mov	r0, r5
 800d398:	f008 fba8 	bl	8015aec <rosidl_runtime_c__String__fini>
 800d39c:	f104 0020 	add.w	r0, r4, #32
 800d3a0:	f008 ff30 	bl	8016204 <geometry_msgs__msg__Transform__fini>
 800d3a4:	e7e8      	b.n	800d378 <geometry_msgs__msg__TransformStamped__init+0x3c>
 800d3a6:	2000      	movs	r0, #0
 800d3a8:	4770      	bx	lr
 800d3aa:	bf00      	nop

0800d3ac <geometry_msgs__msg__TransformStamped__fini>:
 800d3ac:	b168      	cbz	r0, 800d3ca <geometry_msgs__msg__TransformStamped__fini+0x1e>
 800d3ae:	b510      	push	{r4, lr}
 800d3b0:	4604      	mov	r4, r0
 800d3b2:	f008 fc4b 	bl	8015c4c <std_msgs__msg__Header__fini>
 800d3b6:	f104 0014 	add.w	r0, r4, #20
 800d3ba:	f008 fb97 	bl	8015aec <rosidl_runtime_c__String__fini>
 800d3be:	f104 0020 	add.w	r0, r4, #32
 800d3c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d3c6:	f008 bf1d 	b.w	8016204 <geometry_msgs__msg__Transform__fini>
 800d3ca:	4770      	bx	lr

0800d3cc <geometry_msgs__msg__TransformStamped__Sequence__init>:
 800d3cc:	2800      	cmp	r0, #0
 800d3ce:	d072      	beq.n	800d4b6 <geometry_msgs__msg__TransformStamped__Sequence__init+0xea>
 800d3d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3d4:	b087      	sub	sp, #28
 800d3d6:	460e      	mov	r6, r1
 800d3d8:	4607      	mov	r7, r0
 800d3da:	a801      	add	r0, sp, #4
 800d3dc:	f7fe ff24 	bl	800c228 <rcutils_get_default_allocator>
 800d3e0:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800d3e4:	2e00      	cmp	r6, #0
 800d3e6:	d049      	beq.n	800d47c <geometry_msgs__msg__TransformStamped__Sequence__init+0xb0>
 800d3e8:	9b04      	ldr	r3, [sp, #16]
 800d3ea:	464a      	mov	r2, r9
 800d3ec:	2158      	movs	r1, #88	@ 0x58
 800d3ee:	4630      	mov	r0, r6
 800d3f0:	4798      	blx	r3
 800d3f2:	4680      	mov	r8, r0
 800d3f4:	2800      	cmp	r0, #0
 800d3f6:	d03f      	beq.n	800d478 <geometry_msgs__msg__TransformStamped__Sequence__init+0xac>
 800d3f8:	4605      	mov	r5, r0
 800d3fa:	2400      	movs	r4, #0
 800d3fc:	e012      	b.n	800d424 <geometry_msgs__msg__TransformStamped__Sequence__init+0x58>
 800d3fe:	f105 0a14 	add.w	sl, r5, #20
 800d402:	4650      	mov	r0, sl
 800d404:	f008 fb58 	bl	8015ab8 <rosidl_runtime_c__String__init>
 800d408:	2800      	cmp	r0, #0
 800d40a:	d03f      	beq.n	800d48c <geometry_msgs__msg__TransformStamped__Sequence__init+0xc0>
 800d40c:	f105 0b20 	add.w	fp, r5, #32
 800d410:	4658      	mov	r0, fp
 800d412:	f008 fed7 	bl	80161c4 <geometry_msgs__msg__Transform__init>
 800d416:	2800      	cmp	r0, #0
 800d418:	d043      	beq.n	800d4a2 <geometry_msgs__msg__TransformStamped__Sequence__init+0xd6>
 800d41a:	3401      	adds	r4, #1
 800d41c:	42a6      	cmp	r6, r4
 800d41e:	f105 0558 	add.w	r5, r5, #88	@ 0x58
 800d422:	d02c      	beq.n	800d47e <geometry_msgs__msg__TransformStamped__Sequence__init+0xb2>
 800d424:	4628      	mov	r0, r5
 800d426:	f008 fbf1 	bl	8015c0c <std_msgs__msg__Header__init>
 800d42a:	2800      	cmp	r0, #0
 800d42c:	d1e7      	bne.n	800d3fe <geometry_msgs__msg__TransformStamped__Sequence__init+0x32>
 800d42e:	4628      	mov	r0, r5
 800d430:	f008 fc0c 	bl	8015c4c <std_msgs__msg__Header__fini>
 800d434:	f105 0014 	add.w	r0, r5, #20
 800d438:	f008 fb58 	bl	8015aec <rosidl_runtime_c__String__fini>
 800d43c:	f105 0020 	add.w	r0, r5, #32
 800d440:	f008 fee0 	bl	8016204 <geometry_msgs__msg__Transform__fini>
 800d444:	42a6      	cmp	r6, r4
 800d446:	d91a      	bls.n	800d47e <geometry_msgs__msg__TransformStamped__Sequence__init+0xb2>
 800d448:	b194      	cbz	r4, 800d470 <geometry_msgs__msg__TransformStamped__Sequence__init+0xa4>
 800d44a:	2358      	movs	r3, #88	@ 0x58
 800d44c:	fb03 8404 	mla	r4, r3, r4, r8
 800d450:	3c58      	subs	r4, #88	@ 0x58
 800d452:	4620      	mov	r0, r4
 800d454:	f008 fbfa 	bl	8015c4c <std_msgs__msg__Header__fini>
 800d458:	f104 0014 	add.w	r0, r4, #20
 800d45c:	f008 fb46 	bl	8015aec <rosidl_runtime_c__String__fini>
 800d460:	f104 0020 	add.w	r0, r4, #32
 800d464:	f008 fece 	bl	8016204 <geometry_msgs__msg__Transform__fini>
 800d468:	4544      	cmp	r4, r8
 800d46a:	f1a4 0458 	sub.w	r4, r4, #88	@ 0x58
 800d46e:	d1f0      	bne.n	800d452 <geometry_msgs__msg__TransformStamped__Sequence__init+0x86>
 800d470:	9b02      	ldr	r3, [sp, #8]
 800d472:	4649      	mov	r1, r9
 800d474:	4640      	mov	r0, r8
 800d476:	4798      	blx	r3
 800d478:	2000      	movs	r0, #0
 800d47a:	e004      	b.n	800d486 <geometry_msgs__msg__TransformStamped__Sequence__init+0xba>
 800d47c:	46b0      	mov	r8, r6
 800d47e:	e9c7 8600 	strd	r8, r6, [r7]
 800d482:	60be      	str	r6, [r7, #8]
 800d484:	2001      	movs	r0, #1
 800d486:	b007      	add	sp, #28
 800d488:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d48c:	4628      	mov	r0, r5
 800d48e:	f008 fbdd 	bl	8015c4c <std_msgs__msg__Header__fini>
 800d492:	4650      	mov	r0, sl
 800d494:	f008 fb2a 	bl	8015aec <rosidl_runtime_c__String__fini>
 800d498:	f105 0020 	add.w	r0, r5, #32
 800d49c:	f008 feb2 	bl	8016204 <geometry_msgs__msg__Transform__fini>
 800d4a0:	e7d0      	b.n	800d444 <geometry_msgs__msg__TransformStamped__Sequence__init+0x78>
 800d4a2:	4628      	mov	r0, r5
 800d4a4:	f008 fbd2 	bl	8015c4c <std_msgs__msg__Header__fini>
 800d4a8:	4650      	mov	r0, sl
 800d4aa:	f008 fb1f 	bl	8015aec <rosidl_runtime_c__String__fini>
 800d4ae:	4658      	mov	r0, fp
 800d4b0:	f008 fea8 	bl	8016204 <geometry_msgs__msg__Transform__fini>
 800d4b4:	e7c6      	b.n	800d444 <geometry_msgs__msg__TransformStamped__Sequence__init+0x78>
 800d4b6:	2000      	movs	r0, #0
 800d4b8:	4770      	bx	lr
 800d4ba:	bf00      	nop

0800d4bc <geometry_msgs__msg__TransformStamped__Sequence__fini>:
 800d4bc:	b360      	cbz	r0, 800d518 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x5c>
 800d4be:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d4c0:	4606      	mov	r6, r0
 800d4c2:	b087      	sub	sp, #28
 800d4c4:	a801      	add	r0, sp, #4
 800d4c6:	f7fe feaf 	bl	800c228 <rcutils_get_default_allocator>
 800d4ca:	6833      	ldr	r3, [r6, #0]
 800d4cc:	b1f3      	cbz	r3, 800d50c <geometry_msgs__msg__TransformStamped__Sequence__fini+0x50>
 800d4ce:	68b2      	ldr	r2, [r6, #8]
 800d4d0:	b1a2      	cbz	r2, 800d4fc <geometry_msgs__msg__TransformStamped__Sequence__fini+0x40>
 800d4d2:	2500      	movs	r5, #0
 800d4d4:	2758      	movs	r7, #88	@ 0x58
 800d4d6:	fb07 3405 	mla	r4, r7, r5, r3
 800d4da:	4620      	mov	r0, r4
 800d4dc:	b1c4      	cbz	r4, 800d510 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x54>
 800d4de:	f008 fbb5 	bl	8015c4c <std_msgs__msg__Header__fini>
 800d4e2:	f104 0014 	add.w	r0, r4, #20
 800d4e6:	f008 fb01 	bl	8015aec <rosidl_runtime_c__String__fini>
 800d4ea:	f104 0020 	add.w	r0, r4, #32
 800d4ee:	f008 fe89 	bl	8016204 <geometry_msgs__msg__Transform__fini>
 800d4f2:	68b2      	ldr	r2, [r6, #8]
 800d4f4:	6833      	ldr	r3, [r6, #0]
 800d4f6:	3501      	adds	r5, #1
 800d4f8:	4295      	cmp	r5, r2
 800d4fa:	d3ec      	bcc.n	800d4d6 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x1a>
 800d4fc:	4618      	mov	r0, r3
 800d4fe:	9a02      	ldr	r2, [sp, #8]
 800d500:	9905      	ldr	r1, [sp, #20]
 800d502:	4790      	blx	r2
 800d504:	2300      	movs	r3, #0
 800d506:	e9c6 3300 	strd	r3, r3, [r6]
 800d50a:	60b3      	str	r3, [r6, #8]
 800d50c:	b007      	add	sp, #28
 800d50e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d510:	3501      	adds	r5, #1
 800d512:	4295      	cmp	r5, r2
 800d514:	d3df      	bcc.n	800d4d6 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x1a>
 800d516:	e7f1      	b.n	800d4fc <geometry_msgs__msg__TransformStamped__Sequence__fini+0x40>
 800d518:	4770      	bx	lr
 800d51a:	bf00      	nop

0800d51c <geometry_msgs__msg__Twist__get_type_hash>:
 800d51c:	4800      	ldr	r0, [pc, #0]	@ (800d520 <geometry_msgs__msg__Twist__get_type_hash+0x4>)
 800d51e:	4770      	bx	lr
 800d520:	200005b0 	.word	0x200005b0

0800d524 <geometry_msgs__msg__Twist__get_type_description>:
 800d524:	b510      	push	{r4, lr}
 800d526:	4c08      	ldr	r4, [pc, #32]	@ (800d548 <geometry_msgs__msg__Twist__get_type_description+0x24>)
 800d528:	7820      	ldrb	r0, [r4, #0]
 800d52a:	b108      	cbz	r0, 800d530 <geometry_msgs__msg__Twist__get_type_description+0xc>
 800d52c:	4807      	ldr	r0, [pc, #28]	@ (800d54c <geometry_msgs__msg__Twist__get_type_description+0x28>)
 800d52e:	bd10      	pop	{r4, pc}
 800d530:	f000 f86c 	bl	800d60c <geometry_msgs__msg__Vector3__get_type_description>
 800d534:	300c      	adds	r0, #12
 800d536:	c807      	ldmia	r0, {r0, r1, r2}
 800d538:	4b05      	ldr	r3, [pc, #20]	@ (800d550 <geometry_msgs__msg__Twist__get_type_description+0x2c>)
 800d53a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d53e:	2301      	movs	r3, #1
 800d540:	4802      	ldr	r0, [pc, #8]	@ (800d54c <geometry_msgs__msg__Twist__get_type_description+0x28>)
 800d542:	7023      	strb	r3, [r4, #0]
 800d544:	bd10      	pop	{r4, pc}
 800d546:	bf00      	nop
 800d548:	20010c39 	.word	0x20010c39
 800d54c:	0801cf2c 	.word	0x0801cf2c
 800d550:	20000658 	.word	0x20000658

0800d554 <geometry_msgs__msg__Twist__get_individual_type_description_source>:
 800d554:	4800      	ldr	r0, [pc, #0]	@ (800d558 <geometry_msgs__msg__Twist__get_individual_type_description_source+0x4>)
 800d556:	4770      	bx	lr
 800d558:	0801cf08 	.word	0x0801cf08

0800d55c <geometry_msgs__msg__Twist__get_type_description_sources>:
 800d55c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d55e:	4e0f      	ldr	r6, [pc, #60]	@ (800d59c <geometry_msgs__msg__Twist__get_type_description_sources+0x40>)
 800d560:	7837      	ldrb	r7, [r6, #0]
 800d562:	b10f      	cbz	r7, 800d568 <geometry_msgs__msg__Twist__get_type_description_sources+0xc>
 800d564:	480e      	ldr	r0, [pc, #56]	@ (800d5a0 <geometry_msgs__msg__Twist__get_type_description_sources+0x44>)
 800d566:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d568:	4d0e      	ldr	r5, [pc, #56]	@ (800d5a4 <geometry_msgs__msg__Twist__get_type_description_sources+0x48>)
 800d56a:	4c0f      	ldr	r4, [pc, #60]	@ (800d5a8 <geometry_msgs__msg__Twist__get_type_description_sources+0x4c>)
 800d56c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d56e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d570:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d572:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d574:	682b      	ldr	r3, [r5, #0]
 800d576:	f844 3b04 	str.w	r3, [r4], #4
 800d57a:	4638      	mov	r0, r7
 800d57c:	f000 f852 	bl	800d624 <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 800d580:	2301      	movs	r3, #1
 800d582:	4684      	mov	ip, r0
 800d584:	7033      	strb	r3, [r6, #0]
 800d586:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800d58a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d58c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800d590:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d592:	f8dc 3000 	ldr.w	r3, [ip]
 800d596:	4802      	ldr	r0, [pc, #8]	@ (800d5a0 <geometry_msgs__msg__Twist__get_type_description_sources+0x44>)
 800d598:	6023      	str	r3, [r4, #0]
 800d59a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d59c:	20010c38 	.word	0x20010c38
 800d5a0:	0801cefc 	.word	0x0801cefc
 800d5a4:	0801cf08 	.word	0x0801cf08
 800d5a8:	20010bf0 	.word	0x20010bf0

0800d5ac <geometry_msgs__msg__Twist__init>:
 800d5ac:	b1d8      	cbz	r0, 800d5e6 <geometry_msgs__msg__Twist__init+0x3a>
 800d5ae:	b538      	push	{r3, r4, r5, lr}
 800d5b0:	4604      	mov	r4, r0
 800d5b2:	f000 f857 	bl	800d664 <geometry_msgs__msg__Vector3__init>
 800d5b6:	b130      	cbz	r0, 800d5c6 <geometry_msgs__msg__Twist__init+0x1a>
 800d5b8:	f104 0518 	add.w	r5, r4, #24
 800d5bc:	4628      	mov	r0, r5
 800d5be:	f000 f851 	bl	800d664 <geometry_msgs__msg__Vector3__init>
 800d5c2:	b148      	cbz	r0, 800d5d8 <geometry_msgs__msg__Twist__init+0x2c>
 800d5c4:	bd38      	pop	{r3, r4, r5, pc}
 800d5c6:	4620      	mov	r0, r4
 800d5c8:	f000 f850 	bl	800d66c <geometry_msgs__msg__Vector3__fini>
 800d5cc:	f104 0018 	add.w	r0, r4, #24
 800d5d0:	f000 f84c 	bl	800d66c <geometry_msgs__msg__Vector3__fini>
 800d5d4:	2000      	movs	r0, #0
 800d5d6:	bd38      	pop	{r3, r4, r5, pc}
 800d5d8:	4620      	mov	r0, r4
 800d5da:	f000 f847 	bl	800d66c <geometry_msgs__msg__Vector3__fini>
 800d5de:	4628      	mov	r0, r5
 800d5e0:	f000 f844 	bl	800d66c <geometry_msgs__msg__Vector3__fini>
 800d5e4:	e7f6      	b.n	800d5d4 <geometry_msgs__msg__Twist__init+0x28>
 800d5e6:	2000      	movs	r0, #0
 800d5e8:	4770      	bx	lr
 800d5ea:	bf00      	nop

0800d5ec <geometry_msgs__msg__Twist__fini>:
 800d5ec:	b148      	cbz	r0, 800d602 <geometry_msgs__msg__Twist__fini+0x16>
 800d5ee:	b510      	push	{r4, lr}
 800d5f0:	4604      	mov	r4, r0
 800d5f2:	f000 f83b 	bl	800d66c <geometry_msgs__msg__Vector3__fini>
 800d5f6:	f104 0018 	add.w	r0, r4, #24
 800d5fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d5fe:	f000 b835 	b.w	800d66c <geometry_msgs__msg__Vector3__fini>
 800d602:	4770      	bx	lr

0800d604 <geometry_msgs__msg__Vector3__get_type_hash>:
 800d604:	4800      	ldr	r0, [pc, #0]	@ (800d608 <geometry_msgs__msg__Vector3__get_type_hash+0x4>)
 800d606:	4770      	bx	lr
 800d608:	2000073c 	.word	0x2000073c

0800d60c <geometry_msgs__msg__Vector3__get_type_description>:
 800d60c:	4b03      	ldr	r3, [pc, #12]	@ (800d61c <geometry_msgs__msg__Vector3__get_type_description+0x10>)
 800d60e:	781a      	ldrb	r2, [r3, #0]
 800d610:	b90a      	cbnz	r2, 800d616 <geometry_msgs__msg__Vector3__get_type_description+0xa>
 800d612:	2201      	movs	r2, #1
 800d614:	701a      	strb	r2, [r3, #0]
 800d616:	4802      	ldr	r0, [pc, #8]	@ (800d620 <geometry_msgs__msg__Vector3__get_type_description+0x14>)
 800d618:	4770      	bx	lr
 800d61a:	bf00      	nop
 800d61c:	20010c61 	.word	0x20010c61
 800d620:	0801cf80 	.word	0x0801cf80

0800d624 <geometry_msgs__msg__Vector3__get_individual_type_description_source>:
 800d624:	4800      	ldr	r0, [pc, #0]	@ (800d628 <geometry_msgs__msg__Vector3__get_individual_type_description_source+0x4>)
 800d626:	4770      	bx	lr
 800d628:	0801cf5c 	.word	0x0801cf5c

0800d62c <geometry_msgs__msg__Vector3__get_type_description_sources>:
 800d62c:	4b09      	ldr	r3, [pc, #36]	@ (800d654 <geometry_msgs__msg__Vector3__get_type_description_sources+0x28>)
 800d62e:	781a      	ldrb	r2, [r3, #0]
 800d630:	b96a      	cbnz	r2, 800d64e <geometry_msgs__msg__Vector3__get_type_description_sources+0x22>
 800d632:	b430      	push	{r4, r5}
 800d634:	4d08      	ldr	r5, [pc, #32]	@ (800d658 <geometry_msgs__msg__Vector3__get_type_description_sources+0x2c>)
 800d636:	4c09      	ldr	r4, [pc, #36]	@ (800d65c <geometry_msgs__msg__Vector3__get_type_description_sources+0x30>)
 800d638:	2201      	movs	r2, #1
 800d63a:	701a      	strb	r2, [r3, #0]
 800d63c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d63e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d640:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d642:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d644:	682b      	ldr	r3, [r5, #0]
 800d646:	4806      	ldr	r0, [pc, #24]	@ (800d660 <geometry_msgs__msg__Vector3__get_type_description_sources+0x34>)
 800d648:	6023      	str	r3, [r4, #0]
 800d64a:	bc30      	pop	{r4, r5}
 800d64c:	4770      	bx	lr
 800d64e:	4804      	ldr	r0, [pc, #16]	@ (800d660 <geometry_msgs__msg__Vector3__get_type_description_sources+0x34>)
 800d650:	4770      	bx	lr
 800d652:	bf00      	nop
 800d654:	20010c60 	.word	0x20010c60
 800d658:	0801cf5c 	.word	0x0801cf5c
 800d65c:	20010c3c 	.word	0x20010c3c
 800d660:	0801cf50 	.word	0x0801cf50

0800d664 <geometry_msgs__msg__Vector3__init>:
 800d664:	3800      	subs	r0, #0
 800d666:	bf18      	it	ne
 800d668:	2001      	movne	r0, #1
 800d66a:	4770      	bx	lr

0800d66c <geometry_msgs__msg__Vector3__fini>:
 800d66c:	4770      	bx	lr
 800d66e:	bf00      	nop

0800d670 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__size_function__PoseWithCovariance__covariance>:
 800d670:	2024      	movs	r0, #36	@ 0x24
 800d672:	4770      	bx	lr

0800d674 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__get_const_function__PoseWithCovariance__covariance>:
 800d674:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800d678:	4770      	bx	lr
 800d67a:	bf00      	nop

0800d67c <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__fetch_function__PoseWithCovariance__covariance>:
 800d67c:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800d680:	e9d0 0100 	ldrd	r0, r1, [r0]
 800d684:	e9c2 0100 	strd	r0, r1, [r2]
 800d688:	4770      	bx	lr
 800d68a:	bf00      	nop

0800d68c <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__assign_function__PoseWithCovariance__covariance>:
 800d68c:	e9d2 2300 	ldrd	r2, r3, [r2]
 800d690:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800d694:	e9c0 2300 	strd	r2, r3, [r0]
 800d698:	4770      	bx	lr
 800d69a:	bf00      	nop

0800d69c <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__PoseWithCovariance_init_function>:
 800d69c:	f008 bcf0 	b.w	8016080 <geometry_msgs__msg__PoseWithCovariance__init>

0800d6a0 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__PoseWithCovariance_fini_function>:
 800d6a0:	f008 bcfc 	b.w	801609c <geometry_msgs__msg__PoseWithCovariance__fini>

0800d6a4 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__get_function__PoseWithCovariance__covariance>:
 800d6a4:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800d6a8:	4770      	bx	lr
 800d6aa:	bf00      	nop

0800d6ac <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>:
 800d6ac:	b508      	push	{r3, lr}
 800d6ae:	f008 fed3 	bl	8016458 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 800d6b2:	4b06      	ldr	r3, [pc, #24]	@ (800d6cc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 800d6b4:	4906      	ldr	r1, [pc, #24]	@ (800d6d0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x24>)
 800d6b6:	681a      	ldr	r2, [r3, #0]
 800d6b8:	60c8      	str	r0, [r1, #12]
 800d6ba:	b10a      	cbz	r2, 800d6c0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x14>
 800d6bc:	4803      	ldr	r0, [pc, #12]	@ (800d6cc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 800d6be:	bd08      	pop	{r3, pc}
 800d6c0:	4a04      	ldr	r2, [pc, #16]	@ (800d6d4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x28>)
 800d6c2:	4802      	ldr	r0, [pc, #8]	@ (800d6cc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 800d6c4:	6812      	ldr	r2, [r2, #0]
 800d6c6:	601a      	str	r2, [r3, #0]
 800d6c8:	bd08      	pop	{r3, pc}
 800d6ca:	bf00      	nop
 800d6cc:	20000960 	.word	0x20000960
 800d6d0:	20000978 	.word	0x20000978
 800d6d4:	2000037c 	.word	0x2000037c

0800d6d8 <geometry_msgs__msg__TransformStamped__rosidl_typesupport_introspection_c__TransformStamped_init_function>:
 800d6d8:	f7ff be30 	b.w	800d33c <geometry_msgs__msg__TransformStamped__init>

0800d6dc <geometry_msgs__msg__TransformStamped__rosidl_typesupport_introspection_c__TransformStamped_fini_function>:
 800d6dc:	f7ff be66 	b.w	800d3ac <geometry_msgs__msg__TransformStamped__fini>

0800d6e0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>:
 800d6e0:	b510      	push	{r4, lr}
 800d6e2:	f7ff fbf7 	bl	800ced4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>
 800d6e6:	4c08      	ldr	r4, [pc, #32]	@ (800d708 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x28>)
 800d6e8:	60e0      	str	r0, [r4, #12]
 800d6ea:	f008 fee3 	bl	80164b4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform>
 800d6ee:	4b07      	ldr	r3, [pc, #28]	@ (800d70c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x2c>)
 800d6f0:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800d6f4:	681a      	ldr	r2, [r3, #0]
 800d6f6:	b10a      	cbz	r2, 800d6fc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x1c>
 800d6f8:	4804      	ldr	r0, [pc, #16]	@ (800d70c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x2c>)
 800d6fa:	bd10      	pop	{r4, pc}
 800d6fc:	4a04      	ldr	r2, [pc, #16]	@ (800d710 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x30>)
 800d6fe:	4803      	ldr	r0, [pc, #12]	@ (800d70c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x2c>)
 800d700:	6812      	ldr	r2, [r2, #0]
 800d702:	601a      	str	r2, [r3, #0]
 800d704:	bd10      	pop	{r4, pc}
 800d706:	bf00      	nop
 800d708:	20000a08 	.word	0x20000a08
 800d70c:	200009f0 	.word	0x200009f0
 800d710:	2000037c 	.word	0x2000037c

0800d714 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__size_function__TwistWithCovariance__covariance>:
 800d714:	2024      	movs	r0, #36	@ 0x24
 800d716:	4770      	bx	lr

0800d718 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__get_const_function__TwistWithCovariance__covariance>:
 800d718:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800d71c:	4770      	bx	lr
 800d71e:	bf00      	nop

0800d720 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__fetch_function__TwistWithCovariance__covariance>:
 800d720:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800d724:	e9d0 0100 	ldrd	r0, r1, [r0]
 800d728:	e9c2 0100 	strd	r0, r1, [r2]
 800d72c:	4770      	bx	lr
 800d72e:	bf00      	nop

0800d730 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__assign_function__TwistWithCovariance__covariance>:
 800d730:	e9d2 2300 	ldrd	r2, r3, [r2]
 800d734:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800d738:	e9c0 2300 	strd	r2, r3, [r0]
 800d73c:	4770      	bx	lr
 800d73e:	bf00      	nop

0800d740 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__TwistWithCovariance_init_function>:
 800d740:	f008 be74 	b.w	801642c <geometry_msgs__msg__TwistWithCovariance__init>

0800d744 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__TwistWithCovariance_fini_function>:
 800d744:	f008 be80 	b.w	8016448 <geometry_msgs__msg__TwistWithCovariance__fini>

0800d748 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__get_function__TwistWithCovariance__covariance>:
 800d748:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800d74c:	4770      	bx	lr
 800d74e:	bf00      	nop

0800d750 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>:
 800d750:	b508      	push	{r3, lr}
 800d752:	f7fb ffb5 	bl	80096c0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 800d756:	4b06      	ldr	r3, [pc, #24]	@ (800d770 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 800d758:	4906      	ldr	r1, [pc, #24]	@ (800d774 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x24>)
 800d75a:	681a      	ldr	r2, [r3, #0]
 800d75c:	60c8      	str	r0, [r1, #12]
 800d75e:	b10a      	cbz	r2, 800d764 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x14>
 800d760:	4803      	ldr	r0, [pc, #12]	@ (800d770 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 800d762:	bd08      	pop	{r3, pc}
 800d764:	4a04      	ldr	r2, [pc, #16]	@ (800d778 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x28>)
 800d766:	4802      	ldr	r0, [pc, #8]	@ (800d770 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 800d768:	6812      	ldr	r2, [r2, #0]
 800d76a:	601a      	str	r2, [r3, #0]
 800d76c:	bd08      	pop	{r3, pc}
 800d76e:	bf00      	nop
 800d770:	20000abc 	.word	0x20000abc
 800d774:	20000ad4 	.word	0x20000ad4
 800d778:	2000037c 	.word	0x2000037c

0800d77c <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>:
 800d77c:	b538      	push	{r3, r4, r5, lr}
 800d77e:	b158      	cbz	r0, 800d798 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance+0x1c>
 800d780:	460d      	mov	r5, r1
 800d782:	f008 feaf 	bl	80164e4 <get_serialized_size_geometry_msgs__msg__Pose>
 800d786:	182c      	adds	r4, r5, r0
 800d788:	2108      	movs	r1, #8
 800d78a:	4620      	mov	r0, r4
 800d78c:	f7fd fbb4 	bl	800aef8 <ucdr_alignment>
 800d790:	f5c5 7590 	rsb	r5, r5, #288	@ 0x120
 800d794:	4405      	add	r5, r0
 800d796:	1928      	adds	r0, r5, r4
 800d798:	bd38      	pop	{r3, r4, r5, pc}
 800d79a:	bf00      	nop

0800d79c <_PoseWithCovariance__cdr_deserialize>:
 800d79c:	b538      	push	{r3, r4, r5, lr}
 800d79e:	460c      	mov	r4, r1
 800d7a0:	b179      	cbz	r1, 800d7c2 <_PoseWithCovariance__cdr_deserialize+0x26>
 800d7a2:	4605      	mov	r5, r0
 800d7a4:	f008 ff0a 	bl	80165bc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 800d7a8:	6843      	ldr	r3, [r0, #4]
 800d7aa:	4621      	mov	r1, r4
 800d7ac:	68db      	ldr	r3, [r3, #12]
 800d7ae:	4628      	mov	r0, r5
 800d7b0:	4798      	blx	r3
 800d7b2:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 800d7b6:	4628      	mov	r0, r5
 800d7b8:	2224      	movs	r2, #36	@ 0x24
 800d7ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d7be:	f000 badf 	b.w	800dd80 <ucdr_deserialize_array_double>
 800d7c2:	4608      	mov	r0, r1
 800d7c4:	bd38      	pop	{r3, r4, r5, pc}
 800d7c6:	bf00      	nop

0800d7c8 <_PoseWithCovariance__cdr_serialize>:
 800d7c8:	b188      	cbz	r0, 800d7ee <_PoseWithCovariance__cdr_serialize+0x26>
 800d7ca:	b538      	push	{r3, r4, r5, lr}
 800d7cc:	460d      	mov	r5, r1
 800d7ce:	4604      	mov	r4, r0
 800d7d0:	f008 fef4 	bl	80165bc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 800d7d4:	6843      	ldr	r3, [r0, #4]
 800d7d6:	4629      	mov	r1, r5
 800d7d8:	689b      	ldr	r3, [r3, #8]
 800d7da:	4620      	mov	r0, r4
 800d7dc:	4798      	blx	r3
 800d7de:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 800d7e2:	4628      	mov	r0, r5
 800d7e4:	2224      	movs	r2, #36	@ 0x24
 800d7e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d7ea:	f000 ba75 	b.w	800dcd8 <ucdr_serialize_array_double>
 800d7ee:	4770      	bx	lr

0800d7f0 <_PoseWithCovariance__get_serialized_size>:
 800d7f0:	b158      	cbz	r0, 800d80a <_PoseWithCovariance__get_serialized_size+0x1a>
 800d7f2:	b510      	push	{r4, lr}
 800d7f4:	2100      	movs	r1, #0
 800d7f6:	f008 fe75 	bl	80164e4 <get_serialized_size_geometry_msgs__msg__Pose>
 800d7fa:	2108      	movs	r1, #8
 800d7fc:	4604      	mov	r4, r0
 800d7fe:	f7fd fb7b 	bl	800aef8 <ucdr_alignment>
 800d802:	4420      	add	r0, r4
 800d804:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 800d808:	bd10      	pop	{r4, pc}
 800d80a:	4770      	bx	lr

0800d80c <_PoseWithCovariance__max_serialized_size>:
 800d80c:	b510      	push	{r4, lr}
 800d80e:	b082      	sub	sp, #8
 800d810:	2301      	movs	r3, #1
 800d812:	2100      	movs	r1, #0
 800d814:	f10d 0007 	add.w	r0, sp, #7
 800d818:	f88d 3007 	strb.w	r3, [sp, #7]
 800d81c:	f008 fec0 	bl	80165a0 <max_serialized_size_geometry_msgs__msg__Pose>
 800d820:	2108      	movs	r1, #8
 800d822:	4604      	mov	r4, r0
 800d824:	f7fd fb68 	bl	800aef8 <ucdr_alignment>
 800d828:	4420      	add	r0, r4
 800d82a:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 800d82e:	b002      	add	sp, #8
 800d830:	bd10      	pop	{r4, pc}
 800d832:	bf00      	nop

0800d834 <max_serialized_size_geometry_msgs__msg__PoseWithCovariance>:
 800d834:	b538      	push	{r3, r4, r5, lr}
 800d836:	2301      	movs	r3, #1
 800d838:	7003      	strb	r3, [r0, #0]
 800d83a:	460c      	mov	r4, r1
 800d83c:	f008 feb0 	bl	80165a0 <max_serialized_size_geometry_msgs__msg__Pose>
 800d840:	1825      	adds	r5, r4, r0
 800d842:	2108      	movs	r1, #8
 800d844:	4628      	mov	r0, r5
 800d846:	f7fd fb57 	bl	800aef8 <ucdr_alignment>
 800d84a:	f5c4 7490 	rsb	r4, r4, #288	@ 0x120
 800d84e:	4420      	add	r0, r4
 800d850:	4428      	add	r0, r5
 800d852:	bd38      	pop	{r3, r4, r5, pc}

0800d854 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>:
 800d854:	4800      	ldr	r0, [pc, #0]	@ (800d858 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x4>)
 800d856:	4770      	bx	lr
 800d858:	20000b4c 	.word	0x20000b4c

0800d85c <get_serialized_size_geometry_msgs__msg__TransformStamped>:
 800d85c:	b570      	push	{r4, r5, r6, lr}
 800d85e:	4604      	mov	r4, r0
 800d860:	b198      	cbz	r0, 800d88a <get_serialized_size_geometry_msgs__msg__TransformStamped+0x2e>
 800d862:	460d      	mov	r5, r1
 800d864:	f7ff fb5a 	bl	800cf1c <get_serialized_size_std_msgs__msg__Header>
 800d868:	182e      	adds	r6, r5, r0
 800d86a:	2104      	movs	r1, #4
 800d86c:	4630      	mov	r0, r6
 800d86e:	f7fd fb43 	bl	800aef8 <ucdr_alignment>
 800d872:	69a3      	ldr	r3, [r4, #24]
 800d874:	4602      	mov	r2, r0
 800d876:	f104 0020 	add.w	r0, r4, #32
 800d87a:	1d5c      	adds	r4, r3, #5
 800d87c:	4414      	add	r4, r2
 800d87e:	4434      	add	r4, r6
 800d880:	4621      	mov	r1, r4
 800d882:	f008 ff57 	bl	8016734 <get_serialized_size_geometry_msgs__msg__Transform>
 800d886:	1b40      	subs	r0, r0, r5
 800d888:	4420      	add	r0, r4
 800d88a:	bd70      	pop	{r4, r5, r6, pc}

0800d88c <_TransformStamped__cdr_deserialize>:
 800d88c:	b570      	push	{r4, r5, r6, lr}
 800d88e:	460c      	mov	r4, r1
 800d890:	b082      	sub	sp, #8
 800d892:	b309      	cbz	r1, 800d8d8 <_TransformStamped__cdr_deserialize+0x4c>
 800d894:	4605      	mov	r5, r0
 800d896:	f7ff fbc3 	bl	800d020 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 800d89a:	6843      	ldr	r3, [r0, #4]
 800d89c:	4621      	mov	r1, r4
 800d89e:	68db      	ldr	r3, [r3, #12]
 800d8a0:	4628      	mov	r0, r5
 800d8a2:	4798      	blx	r3
 800d8a4:	69e6      	ldr	r6, [r4, #28]
 800d8a6:	6961      	ldr	r1, [r4, #20]
 800d8a8:	ab01      	add	r3, sp, #4
 800d8aa:	4632      	mov	r2, r6
 800d8ac:	4628      	mov	r0, r5
 800d8ae:	f000 facf 	bl	800de50 <ucdr_deserialize_sequence_char>
 800d8b2:	9b01      	ldr	r3, [sp, #4]
 800d8b4:	b960      	cbnz	r0, 800d8d0 <_TransformStamped__cdr_deserialize+0x44>
 800d8b6:	429e      	cmp	r6, r3
 800d8b8:	d311      	bcc.n	800d8de <_TransformStamped__cdr_deserialize+0x52>
 800d8ba:	f008 ffa7 	bl	801680c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Transform>
 800d8be:	6843      	ldr	r3, [r0, #4]
 800d8c0:	68db      	ldr	r3, [r3, #12]
 800d8c2:	f104 0120 	add.w	r1, r4, #32
 800d8c6:	4628      	mov	r0, r5
 800d8c8:	b002      	add	sp, #8
 800d8ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d8ce:	4718      	bx	r3
 800d8d0:	b103      	cbz	r3, 800d8d4 <_TransformStamped__cdr_deserialize+0x48>
 800d8d2:	3b01      	subs	r3, #1
 800d8d4:	61a3      	str	r3, [r4, #24]
 800d8d6:	e7f0      	b.n	800d8ba <_TransformStamped__cdr_deserialize+0x2e>
 800d8d8:	4608      	mov	r0, r1
 800d8da:	b002      	add	sp, #8
 800d8dc:	bd70      	pop	{r4, r5, r6, pc}
 800d8de:	2101      	movs	r1, #1
 800d8e0:	75a8      	strb	r0, [r5, #22]
 800d8e2:	7569      	strb	r1, [r5, #21]
 800d8e4:	61a0      	str	r0, [r4, #24]
 800d8e6:	4628      	mov	r0, r5
 800d8e8:	f7fd fb1c 	bl	800af24 <ucdr_align_to>
 800d8ec:	9901      	ldr	r1, [sp, #4]
 800d8ee:	4628      	mov	r0, r5
 800d8f0:	f7fd fb4e 	bl	800af90 <ucdr_advance_buffer>
 800d8f4:	e7e1      	b.n	800d8ba <_TransformStamped__cdr_deserialize+0x2e>
 800d8f6:	bf00      	nop

0800d8f8 <_TransformStamped__cdr_serialize>:
 800d8f8:	b308      	cbz	r0, 800d93e <_TransformStamped__cdr_serialize+0x46>
 800d8fa:	b570      	push	{r4, r5, r6, lr}
 800d8fc:	4604      	mov	r4, r0
 800d8fe:	460e      	mov	r6, r1
 800d900:	f7ff fb8e 	bl	800d020 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 800d904:	6843      	ldr	r3, [r0, #4]
 800d906:	4631      	mov	r1, r6
 800d908:	689b      	ldr	r3, [r3, #8]
 800d90a:	4620      	mov	r0, r4
 800d90c:	4798      	blx	r3
 800d90e:	6965      	ldr	r5, [r4, #20]
 800d910:	b195      	cbz	r5, 800d938 <_TransformStamped__cdr_serialize+0x40>
 800d912:	4628      	mov	r0, r5
 800d914:	f7f2 fcc4 	bl	80002a0 <strlen>
 800d918:	1c42      	adds	r2, r0, #1
 800d91a:	4629      	mov	r1, r5
 800d91c:	61a0      	str	r0, [r4, #24]
 800d91e:	4630      	mov	r0, r6
 800d920:	f000 fa84 	bl	800de2c <ucdr_serialize_sequence_char>
 800d924:	f008 ff72 	bl	801680c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Transform>
 800d928:	6843      	ldr	r3, [r0, #4]
 800d92a:	4631      	mov	r1, r6
 800d92c:	f104 0020 	add.w	r0, r4, #32
 800d930:	689b      	ldr	r3, [r3, #8]
 800d932:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d936:	4718      	bx	r3
 800d938:	462a      	mov	r2, r5
 800d93a:	4628      	mov	r0, r5
 800d93c:	e7ed      	b.n	800d91a <_TransformStamped__cdr_serialize+0x22>
 800d93e:	4770      	bx	lr

0800d940 <_TransformStamped__max_serialized_size>:
 800d940:	b510      	push	{r4, lr}
 800d942:	b082      	sub	sp, #8
 800d944:	2301      	movs	r3, #1
 800d946:	2100      	movs	r1, #0
 800d948:	f10d 0007 	add.w	r0, sp, #7
 800d94c:	f88d 3007 	strb.w	r3, [sp, #7]
 800d950:	f7ff fb5c 	bl	800d00c <max_serialized_size_std_msgs__msg__Header>
 800d954:	2300      	movs	r3, #0
 800d956:	4604      	mov	r4, r0
 800d958:	4601      	mov	r1, r0
 800d95a:	f10d 0007 	add.w	r0, sp, #7
 800d95e:	f88d 3007 	strb.w	r3, [sp, #7]
 800d962:	f008 ff45 	bl	80167f0 <max_serialized_size_geometry_msgs__msg__Transform>
 800d966:	4420      	add	r0, r4
 800d968:	b002      	add	sp, #8
 800d96a:	bd10      	pop	{r4, pc}

0800d96c <_TransformStamped__get_serialized_size>:
 800d96c:	b538      	push	{r3, r4, r5, lr}
 800d96e:	4604      	mov	r4, r0
 800d970:	b188      	cbz	r0, 800d996 <_TransformStamped__get_serialized_size+0x2a>
 800d972:	2100      	movs	r1, #0
 800d974:	f7ff fad2 	bl	800cf1c <get_serialized_size_std_msgs__msg__Header>
 800d978:	2104      	movs	r1, #4
 800d97a:	4605      	mov	r5, r0
 800d97c:	f7fd fabc 	bl	800aef8 <ucdr_alignment>
 800d980:	69a1      	ldr	r1, [r4, #24]
 800d982:	4603      	mov	r3, r0
 800d984:	f104 0020 	add.w	r0, r4, #32
 800d988:	1d4c      	adds	r4, r1, #5
 800d98a:	442c      	add	r4, r5
 800d98c:	441c      	add	r4, r3
 800d98e:	4621      	mov	r1, r4
 800d990:	f008 fed0 	bl	8016734 <get_serialized_size_geometry_msgs__msg__Transform>
 800d994:	4420      	add	r0, r4
 800d996:	bd38      	pop	{r3, r4, r5, pc}

0800d998 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>:
 800d998:	4800      	ldr	r0, [pc, #0]	@ (800d99c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x4>)
 800d99a:	4770      	bx	lr
 800d99c:	20000b80 	.word	0x20000b80

0800d9a0 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>:
 800d9a0:	b538      	push	{r3, r4, r5, lr}
 800d9a2:	b158      	cbz	r0, 800d9bc <get_serialized_size_geometry_msgs__msg__TwistWithCovariance+0x1c>
 800d9a4:	460d      	mov	r5, r1
 800d9a6:	f7fb feb5 	bl	8009714 <get_serialized_size_geometry_msgs__msg__Twist>
 800d9aa:	182c      	adds	r4, r5, r0
 800d9ac:	2108      	movs	r1, #8
 800d9ae:	4620      	mov	r0, r4
 800d9b0:	f7fd faa2 	bl	800aef8 <ucdr_alignment>
 800d9b4:	f5c5 7590 	rsb	r5, r5, #288	@ 0x120
 800d9b8:	4405      	add	r5, r0
 800d9ba:	1928      	adds	r0, r5, r4
 800d9bc:	bd38      	pop	{r3, r4, r5, pc}
 800d9be:	bf00      	nop

0800d9c0 <_TwistWithCovariance__cdr_deserialize>:
 800d9c0:	b538      	push	{r3, r4, r5, lr}
 800d9c2:	460c      	mov	r4, r1
 800d9c4:	b179      	cbz	r1, 800d9e6 <_TwistWithCovariance__cdr_deserialize+0x26>
 800d9c6:	4605      	mov	r5, r0
 800d9c8:	f7fb ff10 	bl	80097ec <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 800d9cc:	6843      	ldr	r3, [r0, #4]
 800d9ce:	4621      	mov	r1, r4
 800d9d0:	68db      	ldr	r3, [r3, #12]
 800d9d2:	4628      	mov	r0, r5
 800d9d4:	4798      	blx	r3
 800d9d6:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 800d9da:	4628      	mov	r0, r5
 800d9dc:	2224      	movs	r2, #36	@ 0x24
 800d9de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d9e2:	f000 b9cd 	b.w	800dd80 <ucdr_deserialize_array_double>
 800d9e6:	4608      	mov	r0, r1
 800d9e8:	bd38      	pop	{r3, r4, r5, pc}
 800d9ea:	bf00      	nop

0800d9ec <_TwistWithCovariance__cdr_serialize>:
 800d9ec:	b188      	cbz	r0, 800da12 <_TwistWithCovariance__cdr_serialize+0x26>
 800d9ee:	b538      	push	{r3, r4, r5, lr}
 800d9f0:	460d      	mov	r5, r1
 800d9f2:	4604      	mov	r4, r0
 800d9f4:	f7fb fefa 	bl	80097ec <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 800d9f8:	6843      	ldr	r3, [r0, #4]
 800d9fa:	4629      	mov	r1, r5
 800d9fc:	689b      	ldr	r3, [r3, #8]
 800d9fe:	4620      	mov	r0, r4
 800da00:	4798      	blx	r3
 800da02:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 800da06:	4628      	mov	r0, r5
 800da08:	2224      	movs	r2, #36	@ 0x24
 800da0a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800da0e:	f000 b963 	b.w	800dcd8 <ucdr_serialize_array_double>
 800da12:	4770      	bx	lr

0800da14 <_TwistWithCovariance__get_serialized_size>:
 800da14:	b158      	cbz	r0, 800da2e <_TwistWithCovariance__get_serialized_size+0x1a>
 800da16:	b510      	push	{r4, lr}
 800da18:	2100      	movs	r1, #0
 800da1a:	f7fb fe7b 	bl	8009714 <get_serialized_size_geometry_msgs__msg__Twist>
 800da1e:	2108      	movs	r1, #8
 800da20:	4604      	mov	r4, r0
 800da22:	f7fd fa69 	bl	800aef8 <ucdr_alignment>
 800da26:	4420      	add	r0, r4
 800da28:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 800da2c:	bd10      	pop	{r4, pc}
 800da2e:	4770      	bx	lr

0800da30 <_TwistWithCovariance__max_serialized_size>:
 800da30:	b510      	push	{r4, lr}
 800da32:	b082      	sub	sp, #8
 800da34:	2301      	movs	r3, #1
 800da36:	2100      	movs	r1, #0
 800da38:	f10d 0007 	add.w	r0, sp, #7
 800da3c:	f88d 3007 	strb.w	r3, [sp, #7]
 800da40:	f7fb fec6 	bl	80097d0 <max_serialized_size_geometry_msgs__msg__Twist>
 800da44:	2108      	movs	r1, #8
 800da46:	4604      	mov	r4, r0
 800da48:	f7fd fa56 	bl	800aef8 <ucdr_alignment>
 800da4c:	4420      	add	r0, r4
 800da4e:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 800da52:	b002      	add	sp, #8
 800da54:	bd10      	pop	{r4, pc}
 800da56:	bf00      	nop

0800da58 <max_serialized_size_geometry_msgs__msg__TwistWithCovariance>:
 800da58:	b538      	push	{r3, r4, r5, lr}
 800da5a:	2301      	movs	r3, #1
 800da5c:	7003      	strb	r3, [r0, #0]
 800da5e:	460c      	mov	r4, r1
 800da60:	f7fb feb6 	bl	80097d0 <max_serialized_size_geometry_msgs__msg__Twist>
 800da64:	1825      	adds	r5, r4, r0
 800da66:	2108      	movs	r1, #8
 800da68:	4628      	mov	r0, r5
 800da6a:	f7fd fa45 	bl	800aef8 <ucdr_alignment>
 800da6e:	f5c4 7490 	rsb	r4, r4, #288	@ 0x120
 800da72:	4420      	add	r0, r4
 800da74:	4428      	add	r0, r5
 800da76:	bd38      	pop	{r3, r4, r5, pc}

0800da78 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>:
 800da78:	4800      	ldr	r0, [pc, #0]	@ (800da7c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x4>)
 800da7a:	4770      	bx	lr
 800da7c:	20000bb4 	.word	0x20000bb4

0800da80 <ucdr_serialize_endian_array_char>:
 800da80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da84:	4619      	mov	r1, r3
 800da86:	461f      	mov	r7, r3
 800da88:	4605      	mov	r5, r0
 800da8a:	4690      	mov	r8, r2
 800da8c:	f7fd f9dc 	bl	800ae48 <ucdr_check_buffer_available_for>
 800da90:	b9e0      	cbnz	r0, 800dacc <ucdr_serialize_endian_array_char+0x4c>
 800da92:	463e      	mov	r6, r7
 800da94:	e009      	b.n	800daaa <ucdr_serialize_endian_array_char+0x2a>
 800da96:	68a8      	ldr	r0, [r5, #8]
 800da98:	f00c f8af 	bl	8019bfa <memcpy>
 800da9c:	68ab      	ldr	r3, [r5, #8]
 800da9e:	6928      	ldr	r0, [r5, #16]
 800daa0:	4423      	add	r3, r4
 800daa2:	4420      	add	r0, r4
 800daa4:	1b36      	subs	r6, r6, r4
 800daa6:	60ab      	str	r3, [r5, #8]
 800daa8:	6128      	str	r0, [r5, #16]
 800daaa:	2201      	movs	r2, #1
 800daac:	4631      	mov	r1, r6
 800daae:	4628      	mov	r0, r5
 800dab0:	f7fd fa52 	bl	800af58 <ucdr_check_final_buffer_behavior_array>
 800dab4:	1bb9      	subs	r1, r7, r6
 800dab6:	4604      	mov	r4, r0
 800dab8:	4602      	mov	r2, r0
 800daba:	4441      	add	r1, r8
 800dabc:	2800      	cmp	r0, #0
 800dabe:	d1ea      	bne.n	800da96 <ucdr_serialize_endian_array_char+0x16>
 800dac0:	2301      	movs	r3, #1
 800dac2:	7da8      	ldrb	r0, [r5, #22]
 800dac4:	756b      	strb	r3, [r5, #21]
 800dac6:	4058      	eors	r0, r3
 800dac8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dacc:	463a      	mov	r2, r7
 800dace:	68a8      	ldr	r0, [r5, #8]
 800dad0:	4641      	mov	r1, r8
 800dad2:	f00c f892 	bl	8019bfa <memcpy>
 800dad6:	68aa      	ldr	r2, [r5, #8]
 800dad8:	692b      	ldr	r3, [r5, #16]
 800dada:	443a      	add	r2, r7
 800dadc:	443b      	add	r3, r7
 800dade:	60aa      	str	r2, [r5, #8]
 800dae0:	612b      	str	r3, [r5, #16]
 800dae2:	e7ed      	b.n	800dac0 <ucdr_serialize_endian_array_char+0x40>

0800dae4 <ucdr_deserialize_endian_array_char>:
 800dae4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dae8:	4619      	mov	r1, r3
 800daea:	461f      	mov	r7, r3
 800daec:	4605      	mov	r5, r0
 800daee:	4690      	mov	r8, r2
 800daf0:	f7fd f9aa 	bl	800ae48 <ucdr_check_buffer_available_for>
 800daf4:	b9e0      	cbnz	r0, 800db30 <ucdr_deserialize_endian_array_char+0x4c>
 800daf6:	463e      	mov	r6, r7
 800daf8:	e009      	b.n	800db0e <ucdr_deserialize_endian_array_char+0x2a>
 800dafa:	68a9      	ldr	r1, [r5, #8]
 800dafc:	f00c f87d 	bl	8019bfa <memcpy>
 800db00:	68aa      	ldr	r2, [r5, #8]
 800db02:	692b      	ldr	r3, [r5, #16]
 800db04:	4422      	add	r2, r4
 800db06:	4423      	add	r3, r4
 800db08:	1b36      	subs	r6, r6, r4
 800db0a:	60aa      	str	r2, [r5, #8]
 800db0c:	612b      	str	r3, [r5, #16]
 800db0e:	2201      	movs	r2, #1
 800db10:	4631      	mov	r1, r6
 800db12:	4628      	mov	r0, r5
 800db14:	f7fd fa20 	bl	800af58 <ucdr_check_final_buffer_behavior_array>
 800db18:	4604      	mov	r4, r0
 800db1a:	1bb8      	subs	r0, r7, r6
 800db1c:	4622      	mov	r2, r4
 800db1e:	4440      	add	r0, r8
 800db20:	2c00      	cmp	r4, #0
 800db22:	d1ea      	bne.n	800dafa <ucdr_deserialize_endian_array_char+0x16>
 800db24:	2301      	movs	r3, #1
 800db26:	7da8      	ldrb	r0, [r5, #22]
 800db28:	756b      	strb	r3, [r5, #21]
 800db2a:	4058      	eors	r0, r3
 800db2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db30:	463a      	mov	r2, r7
 800db32:	68a9      	ldr	r1, [r5, #8]
 800db34:	4640      	mov	r0, r8
 800db36:	f00c f860 	bl	8019bfa <memcpy>
 800db3a:	68aa      	ldr	r2, [r5, #8]
 800db3c:	692b      	ldr	r3, [r5, #16]
 800db3e:	443a      	add	r2, r7
 800db40:	443b      	add	r3, r7
 800db42:	60aa      	str	r2, [r5, #8]
 800db44:	612b      	str	r3, [r5, #16]
 800db46:	e7ed      	b.n	800db24 <ucdr_deserialize_endian_array_char+0x40>

0800db48 <ucdr_serialize_array_uint8_t>:
 800db48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db4c:	4688      	mov	r8, r1
 800db4e:	4611      	mov	r1, r2
 800db50:	4617      	mov	r7, r2
 800db52:	4605      	mov	r5, r0
 800db54:	f7fd f978 	bl	800ae48 <ucdr_check_buffer_available_for>
 800db58:	b9e0      	cbnz	r0, 800db94 <ucdr_serialize_array_uint8_t+0x4c>
 800db5a:	463e      	mov	r6, r7
 800db5c:	e009      	b.n	800db72 <ucdr_serialize_array_uint8_t+0x2a>
 800db5e:	68a8      	ldr	r0, [r5, #8]
 800db60:	f00c f84b 	bl	8019bfa <memcpy>
 800db64:	68aa      	ldr	r2, [r5, #8]
 800db66:	692b      	ldr	r3, [r5, #16]
 800db68:	4422      	add	r2, r4
 800db6a:	4423      	add	r3, r4
 800db6c:	1b36      	subs	r6, r6, r4
 800db6e:	60aa      	str	r2, [r5, #8]
 800db70:	612b      	str	r3, [r5, #16]
 800db72:	2201      	movs	r2, #1
 800db74:	4631      	mov	r1, r6
 800db76:	4628      	mov	r0, r5
 800db78:	f7fd f9ee 	bl	800af58 <ucdr_check_final_buffer_behavior_array>
 800db7c:	1bb9      	subs	r1, r7, r6
 800db7e:	4604      	mov	r4, r0
 800db80:	4602      	mov	r2, r0
 800db82:	4441      	add	r1, r8
 800db84:	2800      	cmp	r0, #0
 800db86:	d1ea      	bne.n	800db5e <ucdr_serialize_array_uint8_t+0x16>
 800db88:	2301      	movs	r3, #1
 800db8a:	7da8      	ldrb	r0, [r5, #22]
 800db8c:	756b      	strb	r3, [r5, #21]
 800db8e:	4058      	eors	r0, r3
 800db90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db94:	463a      	mov	r2, r7
 800db96:	68a8      	ldr	r0, [r5, #8]
 800db98:	4641      	mov	r1, r8
 800db9a:	f00c f82e 	bl	8019bfa <memcpy>
 800db9e:	68aa      	ldr	r2, [r5, #8]
 800dba0:	692b      	ldr	r3, [r5, #16]
 800dba2:	443a      	add	r2, r7
 800dba4:	443b      	add	r3, r7
 800dba6:	60aa      	str	r2, [r5, #8]
 800dba8:	612b      	str	r3, [r5, #16]
 800dbaa:	e7ed      	b.n	800db88 <ucdr_serialize_array_uint8_t+0x40>

0800dbac <ucdr_serialize_endian_array_uint8_t>:
 800dbac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dbb0:	4619      	mov	r1, r3
 800dbb2:	461f      	mov	r7, r3
 800dbb4:	4605      	mov	r5, r0
 800dbb6:	4690      	mov	r8, r2
 800dbb8:	f7fd f946 	bl	800ae48 <ucdr_check_buffer_available_for>
 800dbbc:	b9e0      	cbnz	r0, 800dbf8 <ucdr_serialize_endian_array_uint8_t+0x4c>
 800dbbe:	463e      	mov	r6, r7
 800dbc0:	e009      	b.n	800dbd6 <ucdr_serialize_endian_array_uint8_t+0x2a>
 800dbc2:	68a8      	ldr	r0, [r5, #8]
 800dbc4:	f00c f819 	bl	8019bfa <memcpy>
 800dbc8:	68ab      	ldr	r3, [r5, #8]
 800dbca:	6928      	ldr	r0, [r5, #16]
 800dbcc:	4423      	add	r3, r4
 800dbce:	4420      	add	r0, r4
 800dbd0:	1b36      	subs	r6, r6, r4
 800dbd2:	60ab      	str	r3, [r5, #8]
 800dbd4:	6128      	str	r0, [r5, #16]
 800dbd6:	2201      	movs	r2, #1
 800dbd8:	4631      	mov	r1, r6
 800dbda:	4628      	mov	r0, r5
 800dbdc:	f7fd f9bc 	bl	800af58 <ucdr_check_final_buffer_behavior_array>
 800dbe0:	1bb9      	subs	r1, r7, r6
 800dbe2:	4604      	mov	r4, r0
 800dbe4:	4602      	mov	r2, r0
 800dbe6:	4441      	add	r1, r8
 800dbe8:	2800      	cmp	r0, #0
 800dbea:	d1ea      	bne.n	800dbc2 <ucdr_serialize_endian_array_uint8_t+0x16>
 800dbec:	2301      	movs	r3, #1
 800dbee:	7da8      	ldrb	r0, [r5, #22]
 800dbf0:	756b      	strb	r3, [r5, #21]
 800dbf2:	4058      	eors	r0, r3
 800dbf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dbf8:	463a      	mov	r2, r7
 800dbfa:	68a8      	ldr	r0, [r5, #8]
 800dbfc:	4641      	mov	r1, r8
 800dbfe:	f00b fffc 	bl	8019bfa <memcpy>
 800dc02:	68aa      	ldr	r2, [r5, #8]
 800dc04:	692b      	ldr	r3, [r5, #16]
 800dc06:	443a      	add	r2, r7
 800dc08:	443b      	add	r3, r7
 800dc0a:	60aa      	str	r2, [r5, #8]
 800dc0c:	612b      	str	r3, [r5, #16]
 800dc0e:	e7ed      	b.n	800dbec <ucdr_serialize_endian_array_uint8_t+0x40>

0800dc10 <ucdr_deserialize_array_uint8_t>:
 800dc10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc14:	4688      	mov	r8, r1
 800dc16:	4611      	mov	r1, r2
 800dc18:	4617      	mov	r7, r2
 800dc1a:	4605      	mov	r5, r0
 800dc1c:	f7fd f914 	bl	800ae48 <ucdr_check_buffer_available_for>
 800dc20:	b9e0      	cbnz	r0, 800dc5c <ucdr_deserialize_array_uint8_t+0x4c>
 800dc22:	463e      	mov	r6, r7
 800dc24:	e009      	b.n	800dc3a <ucdr_deserialize_array_uint8_t+0x2a>
 800dc26:	68a9      	ldr	r1, [r5, #8]
 800dc28:	f00b ffe7 	bl	8019bfa <memcpy>
 800dc2c:	68aa      	ldr	r2, [r5, #8]
 800dc2e:	692b      	ldr	r3, [r5, #16]
 800dc30:	4422      	add	r2, r4
 800dc32:	4423      	add	r3, r4
 800dc34:	1b36      	subs	r6, r6, r4
 800dc36:	60aa      	str	r2, [r5, #8]
 800dc38:	612b      	str	r3, [r5, #16]
 800dc3a:	2201      	movs	r2, #1
 800dc3c:	4631      	mov	r1, r6
 800dc3e:	4628      	mov	r0, r5
 800dc40:	f7fd f98a 	bl	800af58 <ucdr_check_final_buffer_behavior_array>
 800dc44:	4604      	mov	r4, r0
 800dc46:	1bb8      	subs	r0, r7, r6
 800dc48:	4622      	mov	r2, r4
 800dc4a:	4440      	add	r0, r8
 800dc4c:	2c00      	cmp	r4, #0
 800dc4e:	d1ea      	bne.n	800dc26 <ucdr_deserialize_array_uint8_t+0x16>
 800dc50:	2301      	movs	r3, #1
 800dc52:	7da8      	ldrb	r0, [r5, #22]
 800dc54:	756b      	strb	r3, [r5, #21]
 800dc56:	4058      	eors	r0, r3
 800dc58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc5c:	463a      	mov	r2, r7
 800dc5e:	68a9      	ldr	r1, [r5, #8]
 800dc60:	4640      	mov	r0, r8
 800dc62:	f00b ffca 	bl	8019bfa <memcpy>
 800dc66:	68aa      	ldr	r2, [r5, #8]
 800dc68:	692b      	ldr	r3, [r5, #16]
 800dc6a:	443a      	add	r2, r7
 800dc6c:	443b      	add	r3, r7
 800dc6e:	60aa      	str	r2, [r5, #8]
 800dc70:	612b      	str	r3, [r5, #16]
 800dc72:	e7ed      	b.n	800dc50 <ucdr_deserialize_array_uint8_t+0x40>

0800dc74 <ucdr_deserialize_endian_array_uint8_t>:
 800dc74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc78:	4619      	mov	r1, r3
 800dc7a:	461f      	mov	r7, r3
 800dc7c:	4605      	mov	r5, r0
 800dc7e:	4690      	mov	r8, r2
 800dc80:	f7fd f8e2 	bl	800ae48 <ucdr_check_buffer_available_for>
 800dc84:	b9e0      	cbnz	r0, 800dcc0 <ucdr_deserialize_endian_array_uint8_t+0x4c>
 800dc86:	463e      	mov	r6, r7
 800dc88:	e009      	b.n	800dc9e <ucdr_deserialize_endian_array_uint8_t+0x2a>
 800dc8a:	68a9      	ldr	r1, [r5, #8]
 800dc8c:	f00b ffb5 	bl	8019bfa <memcpy>
 800dc90:	68aa      	ldr	r2, [r5, #8]
 800dc92:	692b      	ldr	r3, [r5, #16]
 800dc94:	4422      	add	r2, r4
 800dc96:	4423      	add	r3, r4
 800dc98:	1b36      	subs	r6, r6, r4
 800dc9a:	60aa      	str	r2, [r5, #8]
 800dc9c:	612b      	str	r3, [r5, #16]
 800dc9e:	2201      	movs	r2, #1
 800dca0:	4631      	mov	r1, r6
 800dca2:	4628      	mov	r0, r5
 800dca4:	f7fd f958 	bl	800af58 <ucdr_check_final_buffer_behavior_array>
 800dca8:	4604      	mov	r4, r0
 800dcaa:	1bb8      	subs	r0, r7, r6
 800dcac:	4622      	mov	r2, r4
 800dcae:	4440      	add	r0, r8
 800dcb0:	2c00      	cmp	r4, #0
 800dcb2:	d1ea      	bne.n	800dc8a <ucdr_deserialize_endian_array_uint8_t+0x16>
 800dcb4:	2301      	movs	r3, #1
 800dcb6:	7da8      	ldrb	r0, [r5, #22]
 800dcb8:	756b      	strb	r3, [r5, #21]
 800dcba:	4058      	eors	r0, r3
 800dcbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dcc0:	463a      	mov	r2, r7
 800dcc2:	68a9      	ldr	r1, [r5, #8]
 800dcc4:	4640      	mov	r0, r8
 800dcc6:	f00b ff98 	bl	8019bfa <memcpy>
 800dcca:	68aa      	ldr	r2, [r5, #8]
 800dccc:	692b      	ldr	r3, [r5, #16]
 800dcce:	443a      	add	r2, r7
 800dcd0:	443b      	add	r3, r7
 800dcd2:	60aa      	str	r2, [r5, #8]
 800dcd4:	612b      	str	r3, [r5, #16]
 800dcd6:	e7ed      	b.n	800dcb4 <ucdr_deserialize_endian_array_uint8_t+0x40>

0800dcd8 <ucdr_serialize_array_double>:
 800dcd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dcdc:	460e      	mov	r6, r1
 800dcde:	2108      	movs	r1, #8
 800dce0:	4604      	mov	r4, r0
 800dce2:	4617      	mov	r7, r2
 800dce4:	f7fd f910 	bl	800af08 <ucdr_buffer_alignment>
 800dce8:	4601      	mov	r1, r0
 800dcea:	4620      	mov	r0, r4
 800dcec:	7d65      	ldrb	r5, [r4, #21]
 800dcee:	f7fd f94f 	bl	800af90 <ucdr_advance_buffer>
 800dcf2:	7d21      	ldrb	r1, [r4, #20]
 800dcf4:	7565      	strb	r5, [r4, #21]
 800dcf6:	2901      	cmp	r1, #1
 800dcf8:	d010      	beq.n	800dd1c <ucdr_serialize_array_double+0x44>
 800dcfa:	b157      	cbz	r7, 800dd12 <ucdr_serialize_array_double+0x3a>
 800dcfc:	2500      	movs	r5, #0
 800dcfe:	e000      	b.n	800dd02 <ucdr_serialize_array_double+0x2a>
 800dd00:	7d21      	ldrb	r1, [r4, #20]
 800dd02:	ecb6 0b02 	vldmia	r6!, {d0}
 800dd06:	4620      	mov	r0, r4
 800dd08:	3501      	adds	r5, #1
 800dd0a:	f7fc fe4f 	bl	800a9ac <ucdr_serialize_endian_double>
 800dd0e:	42af      	cmp	r7, r5
 800dd10:	d1f6      	bne.n	800dd00 <ucdr_serialize_array_double+0x28>
 800dd12:	7da0      	ldrb	r0, [r4, #22]
 800dd14:	f080 0001 	eor.w	r0, r0, #1
 800dd18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd1c:	00ff      	lsls	r7, r7, #3
 800dd1e:	4639      	mov	r1, r7
 800dd20:	4620      	mov	r0, r4
 800dd22:	f7fd f891 	bl	800ae48 <ucdr_check_buffer_available_for>
 800dd26:	b9f8      	cbnz	r0, 800dd68 <ucdr_serialize_array_double+0x90>
 800dd28:	46b8      	mov	r8, r7
 800dd2a:	e00a      	b.n	800dd42 <ucdr_serialize_array_double+0x6a>
 800dd2c:	68a0      	ldr	r0, [r4, #8]
 800dd2e:	f00b ff64 	bl	8019bfa <memcpy>
 800dd32:	68a2      	ldr	r2, [r4, #8]
 800dd34:	6923      	ldr	r3, [r4, #16]
 800dd36:	442a      	add	r2, r5
 800dd38:	442b      	add	r3, r5
 800dd3a:	eba8 0805 	sub.w	r8, r8, r5
 800dd3e:	60a2      	str	r2, [r4, #8]
 800dd40:	6123      	str	r3, [r4, #16]
 800dd42:	2208      	movs	r2, #8
 800dd44:	4641      	mov	r1, r8
 800dd46:	4620      	mov	r0, r4
 800dd48:	f7fd f906 	bl	800af58 <ucdr_check_final_buffer_behavior_array>
 800dd4c:	eba7 0108 	sub.w	r1, r7, r8
 800dd50:	4605      	mov	r5, r0
 800dd52:	4602      	mov	r2, r0
 800dd54:	4431      	add	r1, r6
 800dd56:	2800      	cmp	r0, #0
 800dd58:	d1e8      	bne.n	800dd2c <ucdr_serialize_array_double+0x54>
 800dd5a:	7da0      	ldrb	r0, [r4, #22]
 800dd5c:	2308      	movs	r3, #8
 800dd5e:	7563      	strb	r3, [r4, #21]
 800dd60:	f080 0001 	eor.w	r0, r0, #1
 800dd64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd68:	463a      	mov	r2, r7
 800dd6a:	68a0      	ldr	r0, [r4, #8]
 800dd6c:	4631      	mov	r1, r6
 800dd6e:	f00b ff44 	bl	8019bfa <memcpy>
 800dd72:	68a2      	ldr	r2, [r4, #8]
 800dd74:	6923      	ldr	r3, [r4, #16]
 800dd76:	443a      	add	r2, r7
 800dd78:	443b      	add	r3, r7
 800dd7a:	60a2      	str	r2, [r4, #8]
 800dd7c:	6123      	str	r3, [r4, #16]
 800dd7e:	e7ec      	b.n	800dd5a <ucdr_serialize_array_double+0x82>

0800dd80 <ucdr_deserialize_array_double>:
 800dd80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd84:	460e      	mov	r6, r1
 800dd86:	2108      	movs	r1, #8
 800dd88:	4604      	mov	r4, r0
 800dd8a:	4617      	mov	r7, r2
 800dd8c:	f7fd f8bc 	bl	800af08 <ucdr_buffer_alignment>
 800dd90:	4601      	mov	r1, r0
 800dd92:	4620      	mov	r0, r4
 800dd94:	7d65      	ldrb	r5, [r4, #21]
 800dd96:	f7fd f8fb 	bl	800af90 <ucdr_advance_buffer>
 800dd9a:	7d21      	ldrb	r1, [r4, #20]
 800dd9c:	7565      	strb	r5, [r4, #21]
 800dd9e:	2901      	cmp	r1, #1
 800dda0:	d011      	beq.n	800ddc6 <ucdr_deserialize_array_double+0x46>
 800dda2:	b15f      	cbz	r7, 800ddbc <ucdr_deserialize_array_double+0x3c>
 800dda4:	2500      	movs	r5, #0
 800dda6:	e000      	b.n	800ddaa <ucdr_deserialize_array_double+0x2a>
 800dda8:	7d21      	ldrb	r1, [r4, #20]
 800ddaa:	4632      	mov	r2, r6
 800ddac:	4620      	mov	r0, r4
 800ddae:	3501      	adds	r5, #1
 800ddb0:	f7fc ff82 	bl	800acb8 <ucdr_deserialize_endian_double>
 800ddb4:	42af      	cmp	r7, r5
 800ddb6:	f106 0608 	add.w	r6, r6, #8
 800ddba:	d1f5      	bne.n	800dda8 <ucdr_deserialize_array_double+0x28>
 800ddbc:	7da0      	ldrb	r0, [r4, #22]
 800ddbe:	f080 0001 	eor.w	r0, r0, #1
 800ddc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ddc6:	00ff      	lsls	r7, r7, #3
 800ddc8:	4639      	mov	r1, r7
 800ddca:	4620      	mov	r0, r4
 800ddcc:	f7fd f83c 	bl	800ae48 <ucdr_check_buffer_available_for>
 800ddd0:	b9f8      	cbnz	r0, 800de12 <ucdr_deserialize_array_double+0x92>
 800ddd2:	46b8      	mov	r8, r7
 800ddd4:	e00a      	b.n	800ddec <ucdr_deserialize_array_double+0x6c>
 800ddd6:	68a1      	ldr	r1, [r4, #8]
 800ddd8:	f00b ff0f 	bl	8019bfa <memcpy>
 800dddc:	68a2      	ldr	r2, [r4, #8]
 800ddde:	6923      	ldr	r3, [r4, #16]
 800dde0:	442a      	add	r2, r5
 800dde2:	442b      	add	r3, r5
 800dde4:	eba8 0805 	sub.w	r8, r8, r5
 800dde8:	60a2      	str	r2, [r4, #8]
 800ddea:	6123      	str	r3, [r4, #16]
 800ddec:	2208      	movs	r2, #8
 800ddee:	4641      	mov	r1, r8
 800ddf0:	4620      	mov	r0, r4
 800ddf2:	f7fd f8b1 	bl	800af58 <ucdr_check_final_buffer_behavior_array>
 800ddf6:	4605      	mov	r5, r0
 800ddf8:	eba7 0008 	sub.w	r0, r7, r8
 800ddfc:	462a      	mov	r2, r5
 800ddfe:	4430      	add	r0, r6
 800de00:	2d00      	cmp	r5, #0
 800de02:	d1e8      	bne.n	800ddd6 <ucdr_deserialize_array_double+0x56>
 800de04:	7da0      	ldrb	r0, [r4, #22]
 800de06:	2308      	movs	r3, #8
 800de08:	7563      	strb	r3, [r4, #21]
 800de0a:	f080 0001 	eor.w	r0, r0, #1
 800de0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de12:	463a      	mov	r2, r7
 800de14:	68a1      	ldr	r1, [r4, #8]
 800de16:	4630      	mov	r0, r6
 800de18:	f00b feef 	bl	8019bfa <memcpy>
 800de1c:	68a2      	ldr	r2, [r4, #8]
 800de1e:	6923      	ldr	r3, [r4, #16]
 800de20:	443a      	add	r2, r7
 800de22:	443b      	add	r3, r7
 800de24:	60a2      	str	r2, [r4, #8]
 800de26:	6123      	str	r3, [r4, #16]
 800de28:	e7ec      	b.n	800de04 <ucdr_deserialize_array_double+0x84>
 800de2a:	bf00      	nop

0800de2c <ucdr_serialize_sequence_char>:
 800de2c:	b570      	push	{r4, r5, r6, lr}
 800de2e:	460e      	mov	r6, r1
 800de30:	4615      	mov	r5, r2
 800de32:	7d01      	ldrb	r1, [r0, #20]
 800de34:	4604      	mov	r4, r0
 800de36:	f7fc f851 	bl	8009edc <ucdr_serialize_endian_uint32_t>
 800de3a:	b90d      	cbnz	r5, 800de40 <ucdr_serialize_sequence_char+0x14>
 800de3c:	2001      	movs	r0, #1
 800de3e:	bd70      	pop	{r4, r5, r6, pc}
 800de40:	7d21      	ldrb	r1, [r4, #20]
 800de42:	462b      	mov	r3, r5
 800de44:	4632      	mov	r2, r6
 800de46:	4620      	mov	r0, r4
 800de48:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800de4c:	f7ff be18 	b.w	800da80 <ucdr_serialize_endian_array_char>

0800de50 <ucdr_deserialize_sequence_char>:
 800de50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de54:	461d      	mov	r5, r3
 800de56:	4616      	mov	r6, r2
 800de58:	460f      	mov	r7, r1
 800de5a:	461a      	mov	r2, r3
 800de5c:	7d01      	ldrb	r1, [r0, #20]
 800de5e:	4604      	mov	r4, r0
 800de60:	f7fc f95a 	bl	800a118 <ucdr_deserialize_endian_uint32_t>
 800de64:	682b      	ldr	r3, [r5, #0]
 800de66:	429e      	cmp	r6, r3
 800de68:	d208      	bcs.n	800de7c <ucdr_deserialize_sequence_char+0x2c>
 800de6a:	2201      	movs	r2, #1
 800de6c:	75a2      	strb	r2, [r4, #22]
 800de6e:	7d21      	ldrb	r1, [r4, #20]
 800de70:	463a      	mov	r2, r7
 800de72:	4620      	mov	r0, r4
 800de74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800de78:	f7ff be34 	b.w	800dae4 <ucdr_deserialize_endian_array_char>
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d1f6      	bne.n	800de6e <ucdr_deserialize_sequence_char+0x1e>
 800de80:	2001      	movs	r0, #1
 800de82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de86:	bf00      	nop

0800de88 <ucdr_serialize_sequence_uint8_t>:
 800de88:	b570      	push	{r4, r5, r6, lr}
 800de8a:	460e      	mov	r6, r1
 800de8c:	4615      	mov	r5, r2
 800de8e:	7d01      	ldrb	r1, [r0, #20]
 800de90:	4604      	mov	r4, r0
 800de92:	f7fc f823 	bl	8009edc <ucdr_serialize_endian_uint32_t>
 800de96:	b90d      	cbnz	r5, 800de9c <ucdr_serialize_sequence_uint8_t+0x14>
 800de98:	2001      	movs	r0, #1
 800de9a:	bd70      	pop	{r4, r5, r6, pc}
 800de9c:	7d21      	ldrb	r1, [r4, #20]
 800de9e:	462b      	mov	r3, r5
 800dea0:	4632      	mov	r2, r6
 800dea2:	4620      	mov	r0, r4
 800dea4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800dea8:	f7ff be80 	b.w	800dbac <ucdr_serialize_endian_array_uint8_t>

0800deac <ucdr_deserialize_sequence_uint8_t>:
 800deac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800deb0:	461d      	mov	r5, r3
 800deb2:	4616      	mov	r6, r2
 800deb4:	460f      	mov	r7, r1
 800deb6:	461a      	mov	r2, r3
 800deb8:	7d01      	ldrb	r1, [r0, #20]
 800deba:	4604      	mov	r4, r0
 800debc:	f7fc f92c 	bl	800a118 <ucdr_deserialize_endian_uint32_t>
 800dec0:	682b      	ldr	r3, [r5, #0]
 800dec2:	429e      	cmp	r6, r3
 800dec4:	d208      	bcs.n	800ded8 <ucdr_deserialize_sequence_uint8_t+0x2c>
 800dec6:	2201      	movs	r2, #1
 800dec8:	75a2      	strb	r2, [r4, #22]
 800deca:	7d21      	ldrb	r1, [r4, #20]
 800decc:	463a      	mov	r2, r7
 800dece:	4620      	mov	r0, r4
 800ded0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ded4:	f7ff bece 	b.w	800dc74 <ucdr_deserialize_endian_array_uint8_t>
 800ded8:	2b00      	cmp	r3, #0
 800deda:	d1f6      	bne.n	800deca <ucdr_deserialize_sequence_uint8_t+0x1e>
 800dedc:	2001      	movs	r0, #1
 800dede:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dee2:	bf00      	nop

0800dee4 <uxr_buffer_delete_entity>:
 800dee4:	b510      	push	{r4, lr}
 800dee6:	2300      	movs	r3, #0
 800dee8:	b08e      	sub	sp, #56	@ 0x38
 800deea:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800deee:	2303      	movs	r3, #3
 800def0:	9300      	str	r3, [sp, #0]
 800def2:	2204      	movs	r2, #4
 800def4:	ab06      	add	r3, sp, #24
 800def6:	4604      	mov	r4, r0
 800def8:	f001 f93c 	bl	800f174 <uxr_prepare_stream_to_write_submessage>
 800defc:	b918      	cbnz	r0, 800df06 <uxr_buffer_delete_entity+0x22>
 800defe:	4604      	mov	r4, r0
 800df00:	4620      	mov	r0, r4
 800df02:	b00e      	add	sp, #56	@ 0x38
 800df04:	bd10      	pop	{r4, pc}
 800df06:	9902      	ldr	r1, [sp, #8]
 800df08:	aa05      	add	r2, sp, #20
 800df0a:	4620      	mov	r0, r4
 800df0c:	f001 fa6c 	bl	800f3e8 <uxr_init_base_object_request>
 800df10:	a905      	add	r1, sp, #20
 800df12:	4604      	mov	r4, r0
 800df14:	a806      	add	r0, sp, #24
 800df16:	f002 fc79 	bl	801080c <uxr_serialize_DELETE_Payload>
 800df1a:	4620      	mov	r0, r4
 800df1c:	b00e      	add	sp, #56	@ 0x38
 800df1e:	bd10      	pop	{r4, pc}

0800df20 <uxr_common_create_entity>:
 800df20:	b510      	push	{r4, lr}
 800df22:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 800df26:	b08c      	sub	sp, #48	@ 0x30
 800df28:	e9cd 2102 	strd	r2, r1, [sp, #8]
 800df2c:	f1bc 0f01 	cmp.w	ip, #1
 800df30:	bf08      	it	eq
 800df32:	f003 0201 	andeq.w	r2, r3, #1
 800df36:	f89d 1038 	ldrb.w	r1, [sp, #56]	@ 0x38
 800df3a:	bf18      	it	ne
 800df3c:	2200      	movne	r2, #0
 800df3e:	330e      	adds	r3, #14
 800df40:	441a      	add	r2, r3
 800df42:	2301      	movs	r3, #1
 800df44:	e9cd 3100 	strd	r3, r1, [sp]
 800df48:	b292      	uxth	r2, r2
 800df4a:	9903      	ldr	r1, [sp, #12]
 800df4c:	ab04      	add	r3, sp, #16
 800df4e:	4604      	mov	r4, r0
 800df50:	f001 f910 	bl	800f174 <uxr_prepare_stream_to_write_submessage>
 800df54:	b918      	cbnz	r0, 800df5e <uxr_common_create_entity+0x3e>
 800df56:	4604      	mov	r4, r0
 800df58:	4620      	mov	r0, r4
 800df5a:	b00c      	add	sp, #48	@ 0x30
 800df5c:	bd10      	pop	{r4, pc}
 800df5e:	9902      	ldr	r1, [sp, #8]
 800df60:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800df62:	4620      	mov	r0, r4
 800df64:	f001 fa40 	bl	800f3e8 <uxr_init_base_object_request>
 800df68:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800df6a:	4604      	mov	r4, r0
 800df6c:	a804      	add	r0, sp, #16
 800df6e:	f002 fbab 	bl	80106c8 <uxr_serialize_CREATE_Payload>
 800df72:	4620      	mov	r0, r4
 800df74:	b00c      	add	sp, #48	@ 0x30
 800df76:	bd10      	pop	{r4, pc}

0800df78 <uxr_buffer_create_participant_bin>:
 800df78:	b570      	push	{r4, r5, r6, lr}
 800df7a:	f5ad 7d16 	sub.w	sp, sp, #600	@ 0x258
 800df7e:	ac11      	add	r4, sp, #68	@ 0x44
 800df80:	f8ad 3254 	strh.w	r3, [sp, #596]	@ 0x254
 800df84:	2303      	movs	r3, #3
 800df86:	7223      	strb	r3, [r4, #8]
 800df88:	9b9a      	ldr	r3, [sp, #616]	@ 0x268
 800df8a:	f89d 626c 	ldrb.w	r6, [sp, #620]	@ 0x26c
 800df8e:	e9cd 2102 	strd	r2, r1, [sp, #8]
 800df92:	2201      	movs	r2, #1
 800df94:	2100      	movs	r1, #0
 800df96:	4605      	mov	r5, r0
 800df98:	7122      	strb	r2, [r4, #4]
 800df9a:	f88d 1014 	strb.w	r1, [sp, #20]
 800df9e:	b1cb      	cbz	r3, 800dfd4 <uxr_buffer_create_participant_bin+0x5c>
 800dfa0:	f88d 201c 	strb.w	r2, [sp, #28]
 800dfa4:	9308      	str	r3, [sp, #32]
 800dfa6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800dfaa:	a915      	add	r1, sp, #84	@ 0x54
 800dfac:	a809      	add	r0, sp, #36	@ 0x24
 800dfae:	f7fc ff9f 	bl	800aef0 <ucdr_init_buffer>
 800dfb2:	a905      	add	r1, sp, #20
 800dfb4:	a809      	add	r0, sp, #36	@ 0x24
 800dfb6:	f001 ff8f 	bl	800fed8 <uxr_serialize_OBJK_DomainParticipant_Binary>
 800dfba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dfbc:	9600      	str	r6, [sp, #0]
 800dfbe:	9401      	str	r4, [sp, #4]
 800dfc0:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800dfc4:	60e3      	str	r3, [r4, #12]
 800dfc6:	4628      	mov	r0, r5
 800dfc8:	b29b      	uxth	r3, r3
 800dfca:	f7ff ffa9 	bl	800df20 <uxr_common_create_entity>
 800dfce:	f50d 7d16 	add.w	sp, sp, #600	@ 0x258
 800dfd2:	bd70      	pop	{r4, r5, r6, pc}
 800dfd4:	f88d 301c 	strb.w	r3, [sp, #28]
 800dfd8:	e7e5      	b.n	800dfa6 <uxr_buffer_create_participant_bin+0x2e>
 800dfda:	bf00      	nop

0800dfdc <uxr_buffer_create_topic_bin>:
 800dfdc:	b570      	push	{r4, r5, r6, lr}
 800dfde:	f5ad 7d18 	sub.w	sp, sp, #608	@ 0x260
 800dfe2:	4605      	mov	r5, r0
 800dfe4:	9105      	str	r1, [sp, #20]
 800dfe6:	4618      	mov	r0, r3
 800dfe8:	a997      	add	r1, sp, #604	@ 0x25c
 800dfea:	2302      	movs	r3, #2
 800dfec:	f89d 6278 	ldrb.w	r6, [sp, #632]	@ 0x278
 800dff0:	9204      	str	r2, [sp, #16]
 800dff2:	f88d 3050 	strb.w	r3, [sp, #80]	@ 0x50
 800dff6:	f000 f96f 	bl	800e2d8 <uxr_object_id_to_raw>
 800dffa:	2303      	movs	r3, #3
 800dffc:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 800e000:	9b9c      	ldr	r3, [sp, #624]	@ 0x270
 800e002:	9306      	str	r3, [sp, #24]
 800e004:	9b9d      	ldr	r3, [sp, #628]	@ 0x274
 800e006:	930a      	str	r3, [sp, #40]	@ 0x28
 800e008:	2301      	movs	r3, #1
 800e00a:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
 800e00e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e012:	2300      	movs	r3, #0
 800e014:	a917      	add	r1, sp, #92	@ 0x5c
 800e016:	a80b      	add	r0, sp, #44	@ 0x2c
 800e018:	f88d 301c 	strb.w	r3, [sp, #28]
 800e01c:	f7fc ff68 	bl	800aef0 <ucdr_init_buffer>
 800e020:	a906      	add	r1, sp, #24
 800e022:	a80b      	add	r0, sp, #44	@ 0x2c
 800e024:	f001 ff7a 	bl	800ff1c <uxr_serialize_OBJK_Topic_Binary>
 800e028:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e02a:	9316      	str	r3, [sp, #88]	@ 0x58
 800e02c:	ac13      	add	r4, sp, #76	@ 0x4c
 800e02e:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800e032:	9600      	str	r6, [sp, #0]
 800e034:	9401      	str	r4, [sp, #4]
 800e036:	b29b      	uxth	r3, r3
 800e038:	4628      	mov	r0, r5
 800e03a:	f7ff ff71 	bl	800df20 <uxr_common_create_entity>
 800e03e:	f50d 7d18 	add.w	sp, sp, #608	@ 0x260
 800e042:	bd70      	pop	{r4, r5, r6, pc}

0800e044 <uxr_buffer_create_publisher_bin>:
 800e044:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e046:	f2ad 4d8c 	subw	sp, sp, #1164	@ 0x48c
 800e04a:	4605      	mov	r5, r0
 800e04c:	9105      	str	r1, [sp, #20]
 800e04e:	4618      	mov	r0, r3
 800e050:	2603      	movs	r6, #3
 800e052:	a992      	add	r1, sp, #584	@ 0x248
 800e054:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	@ 0x4a0
 800e058:	9204      	str	r2, [sp, #16]
 800e05a:	f88d 603c 	strb.w	r6, [sp, #60]	@ 0x3c
 800e05e:	f000 f93b 	bl	800e2d8 <uxr_object_id_to_raw>
 800e062:	2300      	movs	r3, #0
 800e064:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e068:	a912      	add	r1, sp, #72	@ 0x48
 800e06a:	a806      	add	r0, sp, #24
 800e06c:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 800e070:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 800e074:	f88d 6040 	strb.w	r6, [sp, #64]	@ 0x40
 800e078:	f7fc ff3a 	bl	800aef0 <ucdr_init_buffer>
 800e07c:	a993      	add	r1, sp, #588	@ 0x24c
 800e07e:	a806      	add	r0, sp, #24
 800e080:	f002 f802 	bl	8010088 <uxr_serialize_OBJK_Publisher_Binary>
 800e084:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e086:	9311      	str	r3, [sp, #68]	@ 0x44
 800e088:	ac0e      	add	r4, sp, #56	@ 0x38
 800e08a:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800e08e:	9700      	str	r7, [sp, #0]
 800e090:	9401      	str	r4, [sp, #4]
 800e092:	b29b      	uxth	r3, r3
 800e094:	4628      	mov	r0, r5
 800e096:	f7ff ff43 	bl	800df20 <uxr_common_create_entity>
 800e09a:	f20d 4d8c 	addw	sp, sp, #1164	@ 0x48c
 800e09e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e0a0 <uxr_buffer_create_subscriber_bin>:
 800e0a0:	b570      	push	{r4, r5, r6, lr}
 800e0a2:	f5ad 6d91 	sub.w	sp, sp, #1160	@ 0x488
 800e0a6:	4605      	mov	r5, r0
 800e0a8:	9105      	str	r1, [sp, #20]
 800e0aa:	4618      	mov	r0, r3
 800e0ac:	a992      	add	r1, sp, #584	@ 0x248
 800e0ae:	2304      	movs	r3, #4
 800e0b0:	f89d 6498 	ldrb.w	r6, [sp, #1176]	@ 0x498
 800e0b4:	9204      	str	r2, [sp, #16]
 800e0b6:	f88d 303c 	strb.w	r3, [sp, #60]	@ 0x3c
 800e0ba:	f000 f90d 	bl	800e2d8 <uxr_object_id_to_raw>
 800e0be:	2203      	movs	r2, #3
 800e0c0:	2300      	movs	r3, #0
 800e0c2:	f88d 2040 	strb.w	r2, [sp, #64]	@ 0x40
 800e0c6:	a912      	add	r1, sp, #72	@ 0x48
 800e0c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e0cc:	a806      	add	r0, sp, #24
 800e0ce:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 800e0d2:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 800e0d6:	f7fc ff0b 	bl	800aef0 <ucdr_init_buffer>
 800e0da:	a993      	add	r1, sp, #588	@ 0x24c
 800e0dc:	a806      	add	r0, sp, #24
 800e0de:	f002 f885 	bl	80101ec <uxr_serialize_OBJK_Subscriber_Binary>
 800e0e2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e0e4:	9311      	str	r3, [sp, #68]	@ 0x44
 800e0e6:	ac0e      	add	r4, sp, #56	@ 0x38
 800e0e8:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800e0ec:	9600      	str	r6, [sp, #0]
 800e0ee:	9401      	str	r4, [sp, #4]
 800e0f0:	b29b      	uxth	r3, r3
 800e0f2:	4628      	mov	r0, r5
 800e0f4:	f7ff ff14 	bl	800df20 <uxr_common_create_entity>
 800e0f8:	f50d 6d91 	add.w	sp, sp, #1160	@ 0x488
 800e0fc:	bd70      	pop	{r4, r5, r6, pc}
 800e0fe:	bf00      	nop

0800e100 <uxr_buffer_create_datawriter_bin>:
 800e100:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e102:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800e106:	ac1d      	add	r4, sp, #116	@ 0x74
 800e108:	9105      	str	r1, [sp, #20]
 800e10a:	4605      	mov	r5, r0
 800e10c:	a9a1      	add	r1, sp, #644	@ 0x284
 800e10e:	4618      	mov	r0, r3
 800e110:	2305      	movs	r3, #5
 800e112:	f8bd 72a8 	ldrh.w	r7, [sp, #680]	@ 0x2a8
 800e116:	9204      	str	r2, [sp, #16]
 800e118:	7123      	strb	r3, [r4, #4]
 800e11a:	f89d 62ac 	ldrb.w	r6, [sp, #684]	@ 0x2ac
 800e11e:	f000 f8db 	bl	800e2d8 <uxr_object_id_to_raw>
 800e122:	2303      	movs	r3, #3
 800e124:	a90e      	add	r1, sp, #56	@ 0x38
 800e126:	98a8      	ldr	r0, [sp, #672]	@ 0x2a0
 800e128:	7223      	strb	r3, [r4, #8]
 800e12a:	f000 f8d5 	bl	800e2d8 <uxr_object_id_to_raw>
 800e12e:	f89d 32a5 	ldrb.w	r3, [sp, #677]	@ 0x2a5
 800e132:	f8ad 7044 	strh.w	r7, [sp, #68]	@ 0x44
 800e136:	2200      	movs	r2, #0
 800e138:	3f00      	subs	r7, #0
 800e13a:	fab3 f383 	clz	r3, r3
 800e13e:	f89d 12a6 	ldrb.w	r1, [sp, #678]	@ 0x2a6
 800e142:	f88d 2064 	strb.w	r2, [sp, #100]	@ 0x64
 800e146:	bf18      	it	ne
 800e148:	2701      	movne	r7, #1
 800e14a:	095b      	lsrs	r3, r3, #5
 800e14c:	f88d 2046 	strb.w	r2, [sp, #70]	@ 0x46
 800e150:	f88d 204c 	strb.w	r2, [sp, #76]	@ 0x4c
 800e154:	f88d 2054 	strb.w	r2, [sp, #84]	@ 0x54
 800e158:	2201      	movs	r2, #1
 800e15a:	f88d 7042 	strb.w	r7, [sp, #66]	@ 0x42
 800e15e:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e162:	f88d 203a 	strb.w	r2, [sp, #58]	@ 0x3a
 800e166:	b919      	cbnz	r1, 800e170 <uxr_buffer_create_datawriter_bin+0x70>
 800e168:	f043 0302 	orr.w	r3, r3, #2
 800e16c:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e170:	f89d 22a4 	ldrb.w	r2, [sp, #676]	@ 0x2a4
 800e174:	2a01      	cmp	r2, #1
 800e176:	d022      	beq.n	800e1be <uxr_buffer_create_datawriter_bin+0xbe>
 800e178:	2a03      	cmp	r2, #3
 800e17a:	d01b      	beq.n	800e1b4 <uxr_buffer_create_datawriter_bin+0xb4>
 800e17c:	b91a      	cbnz	r2, 800e186 <uxr_buffer_create_datawriter_bin+0x86>
 800e17e:	f043 0308 	orr.w	r3, r3, #8
 800e182:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e186:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e18a:	a921      	add	r1, sp, #132	@ 0x84
 800e18c:	a806      	add	r0, sp, #24
 800e18e:	f7fc feaf 	bl	800aef0 <ucdr_init_buffer>
 800e192:	a90e      	add	r1, sp, #56	@ 0x38
 800e194:	a806      	add	r0, sp, #24
 800e196:	f002 f8cb 	bl	8010330 <uxr_serialize_OBJK_DataWriter_Binary>
 800e19a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e19c:	9600      	str	r6, [sp, #0]
 800e19e:	9401      	str	r4, [sp, #4]
 800e1a0:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800e1a4:	60e3      	str	r3, [r4, #12]
 800e1a6:	4628      	mov	r0, r5
 800e1a8:	b29b      	uxth	r3, r3
 800e1aa:	f7ff feb9 	bl	800df20 <uxr_common_create_entity>
 800e1ae:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800e1b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e1b4:	f043 0320 	orr.w	r3, r3, #32
 800e1b8:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e1bc:	e7e3      	b.n	800e186 <uxr_buffer_create_datawriter_bin+0x86>
 800e1be:	f043 0310 	orr.w	r3, r3, #16
 800e1c2:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e1c6:	e7de      	b.n	800e186 <uxr_buffer_create_datawriter_bin+0x86>

0800e1c8 <uxr_buffer_create_datareader_bin>:
 800e1c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e1ca:	f5ad 7d25 	sub.w	sp, sp, #660	@ 0x294
 800e1ce:	ac1f      	add	r4, sp, #124	@ 0x7c
 800e1d0:	9105      	str	r1, [sp, #20]
 800e1d2:	4605      	mov	r5, r0
 800e1d4:	a9a3      	add	r1, sp, #652	@ 0x28c
 800e1d6:	4618      	mov	r0, r3
 800e1d8:	2306      	movs	r3, #6
 800e1da:	f8bd 72b0 	ldrh.w	r7, [sp, #688]	@ 0x2b0
 800e1de:	9204      	str	r2, [sp, #16]
 800e1e0:	7123      	strb	r3, [r4, #4]
 800e1e2:	f89d 62b4 	ldrb.w	r6, [sp, #692]	@ 0x2b4
 800e1e6:	f000 f877 	bl	800e2d8 <uxr_object_id_to_raw>
 800e1ea:	2303      	movs	r3, #3
 800e1ec:	a90e      	add	r1, sp, #56	@ 0x38
 800e1ee:	98aa      	ldr	r0, [sp, #680]	@ 0x2a8
 800e1f0:	7223      	strb	r3, [r4, #8]
 800e1f2:	f000 f871 	bl	800e2d8 <uxr_object_id_to_raw>
 800e1f6:	f89d 32ad 	ldrb.w	r3, [sp, #685]	@ 0x2ad
 800e1fa:	f8ad 7044 	strh.w	r7, [sp, #68]	@ 0x44
 800e1fe:	2200      	movs	r2, #0
 800e200:	3f00      	subs	r7, #0
 800e202:	fab3 f383 	clz	r3, r3
 800e206:	f89d 12ae 	ldrb.w	r1, [sp, #686]	@ 0x2ae
 800e20a:	f88d 2070 	strb.w	r2, [sp, #112]	@ 0x70
 800e20e:	bf18      	it	ne
 800e210:	2701      	movne	r7, #1
 800e212:	095b      	lsrs	r3, r3, #5
 800e214:	f88d 2064 	strb.w	r2, [sp, #100]	@ 0x64
 800e218:	f88d 2046 	strb.w	r2, [sp, #70]	@ 0x46
 800e21c:	f88d 204c 	strb.w	r2, [sp, #76]	@ 0x4c
 800e220:	f88d 2054 	strb.w	r2, [sp, #84]	@ 0x54
 800e224:	2201      	movs	r2, #1
 800e226:	f88d 7042 	strb.w	r7, [sp, #66]	@ 0x42
 800e22a:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e22e:	f88d 203a 	strb.w	r2, [sp, #58]	@ 0x3a
 800e232:	b919      	cbnz	r1, 800e23c <uxr_buffer_create_datareader_bin+0x74>
 800e234:	f043 0302 	orr.w	r3, r3, #2
 800e238:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e23c:	f89d 22ac 	ldrb.w	r2, [sp, #684]	@ 0x2ac
 800e240:	2a01      	cmp	r2, #1
 800e242:	d022      	beq.n	800e28a <uxr_buffer_create_datareader_bin+0xc2>
 800e244:	2a03      	cmp	r2, #3
 800e246:	d01b      	beq.n	800e280 <uxr_buffer_create_datareader_bin+0xb8>
 800e248:	b91a      	cbnz	r2, 800e252 <uxr_buffer_create_datareader_bin+0x8a>
 800e24a:	f043 0308 	orr.w	r3, r3, #8
 800e24e:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e252:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e256:	a923      	add	r1, sp, #140	@ 0x8c
 800e258:	a806      	add	r0, sp, #24
 800e25a:	f7fc fe49 	bl	800aef0 <ucdr_init_buffer>
 800e25e:	a90e      	add	r1, sp, #56	@ 0x38
 800e260:	a806      	add	r0, sp, #24
 800e262:	f002 f829 	bl	80102b8 <uxr_serialize_OBJK_DataReader_Binary>
 800e266:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e268:	9600      	str	r6, [sp, #0]
 800e26a:	9401      	str	r4, [sp, #4]
 800e26c:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800e270:	60e3      	str	r3, [r4, #12]
 800e272:	4628      	mov	r0, r5
 800e274:	b29b      	uxth	r3, r3
 800e276:	f7ff fe53 	bl	800df20 <uxr_common_create_entity>
 800e27a:	f50d 7d25 	add.w	sp, sp, #660	@ 0x294
 800e27e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e280:	f043 0320 	orr.w	r3, r3, #32
 800e284:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e288:	e7e3      	b.n	800e252 <uxr_buffer_create_datareader_bin+0x8a>
 800e28a:	f043 0310 	orr.w	r3, r3, #16
 800e28e:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e292:	e7de      	b.n	800e252 <uxr_buffer_create_datareader_bin+0x8a>

0800e294 <uxr_object_id>:
 800e294:	b082      	sub	sp, #8
 800e296:	2300      	movs	r3, #0
 800e298:	f88d 1006 	strb.w	r1, [sp, #6]
 800e29c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800e2a0:	f360 030f 	bfi	r3, r0, #0, #16
 800e2a4:	f362 431f 	bfi	r3, r2, #16, #16
 800e2a8:	4618      	mov	r0, r3
 800e2aa:	b002      	add	sp, #8
 800e2ac:	4770      	bx	lr
 800e2ae:	bf00      	nop

0800e2b0 <uxr_object_id_from_raw>:
 800e2b0:	7843      	ldrb	r3, [r0, #1]
 800e2b2:	7801      	ldrb	r1, [r0, #0]
 800e2b4:	b082      	sub	sp, #8
 800e2b6:	f003 020f 	and.w	r2, r3, #15
 800e2ba:	f88d 2006 	strb.w	r2, [sp, #6]
 800e2be:	091b      	lsrs	r3, r3, #4
 800e2c0:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800e2c4:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 800e2c8:	2000      	movs	r0, #0
 800e2ca:	f363 000f 	bfi	r0, r3, #0, #16
 800e2ce:	f362 401f 	bfi	r0, r2, #16, #16
 800e2d2:	b002      	add	sp, #8
 800e2d4:	4770      	bx	lr
 800e2d6:	bf00      	nop

0800e2d8 <uxr_object_id_to_raw>:
 800e2d8:	f3c0 4303 	ubfx	r3, r0, #16, #4
 800e2dc:	b082      	sub	sp, #8
 800e2de:	f3c0 120b 	ubfx	r2, r0, #4, #12
 800e2e2:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 800e2e6:	700a      	strb	r2, [r1, #0]
 800e2e8:	704b      	strb	r3, [r1, #1]
 800e2ea:	b002      	add	sp, #8
 800e2ec:	4770      	bx	lr
 800e2ee:	bf00      	nop

0800e2f0 <on_get_fragmentation_info>:
 800e2f0:	b500      	push	{lr}
 800e2f2:	b08b      	sub	sp, #44	@ 0x2c
 800e2f4:	4601      	mov	r1, r0
 800e2f6:	2204      	movs	r2, #4
 800e2f8:	a802      	add	r0, sp, #8
 800e2fa:	f7fc fdf9 	bl	800aef0 <ucdr_init_buffer>
 800e2fe:	f10d 0305 	add.w	r3, sp, #5
 800e302:	f10d 0206 	add.w	r2, sp, #6
 800e306:	a901      	add	r1, sp, #4
 800e308:	a802      	add	r0, sp, #8
 800e30a:	f001 f9d1 	bl	800f6b0 <uxr_read_submessage_header>
 800e30e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800e312:	2b0d      	cmp	r3, #13
 800e314:	d003      	beq.n	800e31e <on_get_fragmentation_info+0x2e>
 800e316:	2000      	movs	r0, #0
 800e318:	b00b      	add	sp, #44	@ 0x2c
 800e31a:	f85d fb04 	ldr.w	pc, [sp], #4
 800e31e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800e322:	f013 0f02 	tst.w	r3, #2
 800e326:	bf0c      	ite	eq
 800e328:	2001      	moveq	r0, #1
 800e32a:	2002      	movne	r0, #2
 800e32c:	b00b      	add	sp, #44	@ 0x2c
 800e32e:	f85d fb04 	ldr.w	pc, [sp], #4
 800e332:	bf00      	nop

0800e334 <read_submessage_get_info>:
 800e334:	b570      	push	{r4, r5, r6, lr}
 800e336:	2500      	movs	r5, #0
 800e338:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 800e33c:	4604      	mov	r4, r0
 800e33e:	f44f 7224 	mov.w	r2, #656	@ 0x290
 800e342:	460e      	mov	r6, r1
 800e344:	a810      	add	r0, sp, #64	@ 0x40
 800e346:	4629      	mov	r1, r5
 800e348:	e9cd 5503 	strd	r5, r5, [sp, #12]
 800e34c:	f00b fb1c 	bl	8019988 <memset>
 800e350:	a903      	add	r1, sp, #12
 800e352:	4630      	mov	r0, r6
 800e354:	f002 fa46 	bl	80107e4 <uxr_deserialize_GET_INFO_Payload>
 800e358:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800e35c:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e360:	4620      	mov	r0, r4
 800e362:	f001 f839 	bl	800f3d8 <uxr_session_header_offset>
 800e366:	462b      	mov	r3, r5
 800e368:	9000      	str	r0, [sp, #0]
 800e36a:	220c      	movs	r2, #12
 800e36c:	a905      	add	r1, sp, #20
 800e36e:	a808      	add	r0, sp, #32
 800e370:	f7fc fdac 	bl	800aecc <ucdr_init_buffer_origin_offset>
 800e374:	a910      	add	r1, sp, #64	@ 0x40
 800e376:	a808      	add	r0, sp, #32
 800e378:	f002 faa6 	bl	80108c8 <uxr_serialize_INFO_Payload>
 800e37c:	9b08      	ldr	r3, [sp, #32]
 800e37e:	462a      	mov	r2, r5
 800e380:	4629      	mov	r1, r5
 800e382:	4620      	mov	r0, r4
 800e384:	f000 ffd4 	bl	800f330 <uxr_stamp_session_header>
 800e388:	a808      	add	r0, sp, #32
 800e38a:	f7fc fddd 	bl	800af48 <ucdr_buffer_length>
 800e38e:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800e390:	4602      	mov	r2, r0
 800e392:	a905      	add	r1, sp, #20
 800e394:	e9d3 0400 	ldrd	r0, r4, [r3]
 800e398:	47a0      	blx	r4
 800e39a:	f50d 7d34 	add.w	sp, sp, #720	@ 0x2d0
 800e39e:	bd70      	pop	{r4, r5, r6, pc}

0800e3a0 <write_submessage_acknack.isra.0>:
 800e3a0:	b570      	push	{r4, r5, r6, lr}
 800e3a2:	b092      	sub	sp, #72	@ 0x48
 800e3a4:	4605      	mov	r5, r0
 800e3a6:	460e      	mov	r6, r1
 800e3a8:	4614      	mov	r4, r2
 800e3aa:	f001 f815 	bl	800f3d8 <uxr_session_header_offset>
 800e3ae:	a905      	add	r1, sp, #20
 800e3b0:	9000      	str	r0, [sp, #0]
 800e3b2:	2300      	movs	r3, #0
 800e3b4:	a80a      	add	r0, sp, #40	@ 0x28
 800e3b6:	2211      	movs	r2, #17
 800e3b8:	f7fc fd88 	bl	800aecc <ucdr_init_buffer_origin_offset>
 800e3bc:	2318      	movs	r3, #24
 800e3be:	fb03 5404 	mla	r4, r3, r4, r5
 800e3c2:	2205      	movs	r2, #5
 800e3c4:	2300      	movs	r3, #0
 800e3c6:	3450      	adds	r4, #80	@ 0x50
 800e3c8:	210a      	movs	r1, #10
 800e3ca:	a80a      	add	r0, sp, #40	@ 0x28
 800e3cc:	f001 f956 	bl	800f67c <uxr_buffer_submessage_header>
 800e3d0:	a903      	add	r1, sp, #12
 800e3d2:	4620      	mov	r0, r4
 800e3d4:	f008 fc8c 	bl	8016cf0 <uxr_compute_acknack>
 800e3d8:	ba40      	rev16	r0, r0
 800e3da:	f8ad 000e 	strh.w	r0, [sp, #14]
 800e3de:	a903      	add	r1, sp, #12
 800e3e0:	a80a      	add	r0, sp, #40	@ 0x28
 800e3e2:	f88d 6010 	strb.w	r6, [sp, #16]
 800e3e6:	f002 fadf 	bl	80109a8 <uxr_serialize_ACKNACK_Payload>
 800e3ea:	2200      	movs	r2, #0
 800e3ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e3ee:	4611      	mov	r1, r2
 800e3f0:	4628      	mov	r0, r5
 800e3f2:	f000 ff9d 	bl	800f330 <uxr_stamp_session_header>
 800e3f6:	a80a      	add	r0, sp, #40	@ 0x28
 800e3f8:	f7fc fda6 	bl	800af48 <ucdr_buffer_length>
 800e3fc:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 800e3fe:	4602      	mov	r2, r0
 800e400:	a905      	add	r1, sp, #20
 800e402:	e9d3 0400 	ldrd	r0, r4, [r3]
 800e406:	47a0      	blx	r4
 800e408:	b012      	add	sp, #72	@ 0x48
 800e40a:	bd70      	pop	{r4, r5, r6, pc}
 800e40c:	0000      	movs	r0, r0
	...

0800e410 <uxr_init_session>:
 800e410:	b510      	push	{r4, lr}
 800e412:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 800e448 <uxr_init_session+0x38>
 800e416:	2300      	movs	r3, #0
 800e418:	e9c0 131c 	strd	r1, r3, [r0, #112]	@ 0x70
 800e41c:	4604      	mov	r4, r0
 800e41e:	e9c0 331e 	strd	r3, r3, [r0, #120]	@ 0x78
 800e422:	e9c0 3320 	strd	r3, r3, [r0, #128]	@ 0x80
 800e426:	e9c0 3322 	strd	r3, r3, [r0, #136]	@ 0x88
 800e42a:	e9c0 3324 	strd	r3, r3, [r0, #144]	@ 0x90
 800e42e:	ed80 7b26 	vstr	d7, [r0, #152]	@ 0x98
 800e432:	f880 30a0 	strb.w	r3, [r0, #160]	@ 0xa0
 800e436:	2181      	movs	r1, #129	@ 0x81
 800e438:	f000 fede 	bl	800f1f8 <uxr_init_session_info>
 800e43c:	f104 0008 	add.w	r0, r4, #8
 800e440:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e444:	f001 b836 	b.w	800f4b4 <uxr_init_stream_storage>
	...

0800e450 <uxr_set_status_callback>:
 800e450:	e9c0 1220 	strd	r1, r2, [r0, #128]	@ 0x80
 800e454:	4770      	bx	lr
 800e456:	bf00      	nop

0800e458 <uxr_set_topic_callback>:
 800e458:	e9c0 1222 	strd	r1, r2, [r0, #136]	@ 0x88
 800e45c:	4770      	bx	lr
 800e45e:	bf00      	nop

0800e460 <uxr_set_request_callback>:
 800e460:	e9c0 1229 	strd	r1, r2, [r0, #164]	@ 0xa4
 800e464:	4770      	bx	lr
 800e466:	bf00      	nop

0800e468 <uxr_set_reply_callback>:
 800e468:	e9c0 122b 	strd	r1, r2, [r0, #172]	@ 0xac
 800e46c:	4770      	bx	lr
 800e46e:	bf00      	nop

0800e470 <uxr_create_output_best_effort_stream>:
 800e470:	b570      	push	{r4, r5, r6, lr}
 800e472:	b082      	sub	sp, #8
 800e474:	4604      	mov	r4, r0
 800e476:	460d      	mov	r5, r1
 800e478:	4616      	mov	r6, r2
 800e47a:	f000 ffad 	bl	800f3d8 <uxr_session_header_offset>
 800e47e:	4632      	mov	r2, r6
 800e480:	4603      	mov	r3, r0
 800e482:	4629      	mov	r1, r5
 800e484:	f104 0008 	add.w	r0, r4, #8
 800e488:	b002      	add	sp, #8
 800e48a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e48e:	f001 b85b 	b.w	800f548 <uxr_add_output_best_effort_buffer>
 800e492:	bf00      	nop

0800e494 <uxr_create_output_reliable_stream>:
 800e494:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e496:	b085      	sub	sp, #20
 800e498:	4604      	mov	r4, r0
 800e49a:	460d      	mov	r5, r1
 800e49c:	4616      	mov	r6, r2
 800e49e:	461f      	mov	r7, r3
 800e4a0:	f000 ff9a 	bl	800f3d8 <uxr_session_header_offset>
 800e4a4:	463b      	mov	r3, r7
 800e4a6:	9000      	str	r0, [sp, #0]
 800e4a8:	4632      	mov	r2, r6
 800e4aa:	4629      	mov	r1, r5
 800e4ac:	f104 0008 	add.w	r0, r4, #8
 800e4b0:	f001 f85e 	bl	800f570 <uxr_add_output_reliable_buffer>
 800e4b4:	b005      	add	sp, #20
 800e4b6:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e4b8 <uxr_create_input_best_effort_stream>:
 800e4b8:	b082      	sub	sp, #8
 800e4ba:	3008      	adds	r0, #8
 800e4bc:	b002      	add	sp, #8
 800e4be:	f001 b871 	b.w	800f5a4 <uxr_add_input_best_effort_buffer>
 800e4c2:	bf00      	nop

0800e4c4 <uxr_create_input_reliable_stream>:
 800e4c4:	b510      	push	{r4, lr}
 800e4c6:	b084      	sub	sp, #16
 800e4c8:	4c03      	ldr	r4, [pc, #12]	@ (800e4d8 <uxr_create_input_reliable_stream+0x14>)
 800e4ca:	9400      	str	r4, [sp, #0]
 800e4cc:	3008      	adds	r0, #8
 800e4ce:	f001 f87f 	bl	800f5d0 <uxr_add_input_reliable_buffer>
 800e4d2:	b004      	add	sp, #16
 800e4d4:	bd10      	pop	{r4, pc}
 800e4d6:	bf00      	nop
 800e4d8:	0800e2f1 	.word	0x0800e2f1

0800e4dc <uxr_epoch_nanos>:
 800e4dc:	b510      	push	{r4, lr}
 800e4de:	4604      	mov	r4, r0
 800e4e0:	f001 f92c 	bl	800f73c <uxr_nanos>
 800e4e4:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	@ 0x98
 800e4e8:	1ac0      	subs	r0, r0, r3
 800e4ea:	eb61 0102 	sbc.w	r1, r1, r2
 800e4ee:	bd10      	pop	{r4, pc}

0800e4f0 <uxr_flash_output_streams>:
 800e4f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e4f4:	7e03      	ldrb	r3, [r0, #24]
 800e4f6:	b084      	sub	sp, #16
 800e4f8:	4604      	mov	r4, r0
 800e4fa:	b373      	cbz	r3, 800e55a <uxr_flash_output_streams+0x6a>
 800e4fc:	2500      	movs	r5, #0
 800e4fe:	f100 0908 	add.w	r9, r0, #8
 800e502:	f10d 0802 	add.w	r8, sp, #2
 800e506:	4628      	mov	r0, r5
 800e508:	af03      	add	r7, sp, #12
 800e50a:	ae02      	add	r6, sp, #8
 800e50c:	e006      	b.n	800e51c <uxr_flash_output_streams+0x2c>
 800e50e:	7e23      	ldrb	r3, [r4, #24]
 800e510:	3501      	adds	r5, #1
 800e512:	b2e8      	uxtb	r0, r5
 800e514:	4283      	cmp	r3, r0
 800e516:	f109 0910 	add.w	r9, r9, #16
 800e51a:	d91e      	bls.n	800e55a <uxr_flash_output_streams+0x6a>
 800e51c:	2201      	movs	r2, #1
 800e51e:	4611      	mov	r1, r2
 800e520:	f000 ff90 	bl	800f444 <uxr_stream_id>
 800e524:	4643      	mov	r3, r8
 800e526:	4684      	mov	ip, r0
 800e528:	463a      	mov	r2, r7
 800e52a:	4631      	mov	r1, r6
 800e52c:	4648      	mov	r0, r9
 800e52e:	f8cd c004 	str.w	ip, [sp, #4]
 800e532:	f008 fc61 	bl	8016df8 <uxr_prepare_best_effort_buffer_to_send>
 800e536:	2800      	cmp	r0, #0
 800e538:	d0e9      	beq.n	800e50e <uxr_flash_output_streams+0x1e>
 800e53a:	9b02      	ldr	r3, [sp, #8]
 800e53c:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 800e540:	f89d 1004 	ldrb.w	r1, [sp, #4]
 800e544:	4620      	mov	r0, r4
 800e546:	f000 fef3 	bl	800f330 <uxr_stamp_session_header>
 800e54a:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800e54c:	9a03      	ldr	r2, [sp, #12]
 800e54e:	f8d3 a004 	ldr.w	sl, [r3, #4]
 800e552:	9902      	ldr	r1, [sp, #8]
 800e554:	6818      	ldr	r0, [r3, #0]
 800e556:	47d0      	blx	sl
 800e558:	e7d9      	b.n	800e50e <uxr_flash_output_streams+0x1e>
 800e55a:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 800e55e:	b37b      	cbz	r3, 800e5c0 <uxr_flash_output_streams+0xd0>
 800e560:	f04f 0900 	mov.w	r9, #0
 800e564:	f104 0520 	add.w	r5, r4, #32
 800e568:	f10d 0802 	add.w	r8, sp, #2
 800e56c:	af03      	add	r7, sp, #12
 800e56e:	ae02      	add	r6, sp, #8
 800e570:	4648      	mov	r0, r9
 800e572:	2201      	movs	r2, #1
 800e574:	2102      	movs	r1, #2
 800e576:	f000 ff65 	bl	800f444 <uxr_stream_id>
 800e57a:	9001      	str	r0, [sp, #4]
 800e57c:	e00e      	b.n	800e59c <uxr_flash_output_streams+0xac>
 800e57e:	9b02      	ldr	r3, [sp, #8]
 800e580:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 800e584:	f89d 1004 	ldrb.w	r1, [sp, #4]
 800e588:	4620      	mov	r0, r4
 800e58a:	f000 fed1 	bl	800f330 <uxr_stamp_session_header>
 800e58e:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800e590:	9a03      	ldr	r2, [sp, #12]
 800e592:	f8d3 a004 	ldr.w	sl, [r3, #4]
 800e596:	9902      	ldr	r1, [sp, #8]
 800e598:	6818      	ldr	r0, [r3, #0]
 800e59a:	47d0      	blx	sl
 800e59c:	4643      	mov	r3, r8
 800e59e:	463a      	mov	r2, r7
 800e5a0:	4631      	mov	r1, r6
 800e5a2:	4628      	mov	r0, r5
 800e5a4:	f008 fe3c 	bl	8017220 <uxr_prepare_next_reliable_buffer_to_send>
 800e5a8:	2800      	cmp	r0, #0
 800e5aa:	d1e8      	bne.n	800e57e <uxr_flash_output_streams+0x8e>
 800e5ac:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 800e5b0:	f109 0901 	add.w	r9, r9, #1
 800e5b4:	fa5f f089 	uxtb.w	r0, r9
 800e5b8:	4283      	cmp	r3, r0
 800e5ba:	f105 0528 	add.w	r5, r5, #40	@ 0x28
 800e5be:	d8d8      	bhi.n	800e572 <uxr_flash_output_streams+0x82>
 800e5c0:	b004      	add	sp, #16
 800e5c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e5c6:	bf00      	nop

0800e5c8 <read_submessage_info>:
 800e5c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e5cc:	460d      	mov	r5, r1
 800e5ce:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 800e5d2:	4669      	mov	r1, sp
 800e5d4:	4607      	mov	r7, r0
 800e5d6:	4628      	mov	r0, r5
 800e5d8:	f002 f814 	bl	8010604 <uxr_deserialize_BaseObjectReply>
 800e5dc:	a902      	add	r1, sp, #8
 800e5de:	4604      	mov	r4, r0
 800e5e0:	4628      	mov	r0, r5
 800e5e2:	f89d 8005 	ldrb.w	r8, [sp, #5]
 800e5e6:	f7fb f9ab 	bl	8009940 <ucdr_deserialize_bool>
 800e5ea:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800e5ee:	4004      	ands	r4, r0
 800e5f0:	b2e4      	uxtb	r4, r4
 800e5f2:	b95b      	cbnz	r3, 800e60c <read_submessage_info+0x44>
 800e5f4:	a987      	add	r1, sp, #540	@ 0x21c
 800e5f6:	4628      	mov	r0, r5
 800e5f8:	f7fb f9a2 	bl	8009940 <ucdr_deserialize_bool>
 800e5fc:	f89d 321c 	ldrb.w	r3, [sp, #540]	@ 0x21c
 800e600:	4606      	mov	r6, r0
 800e602:	b94b      	cbnz	r3, 800e618 <read_submessage_info+0x50>
 800e604:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 800e608:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e60c:	a903      	add	r1, sp, #12
 800e60e:	4628      	mov	r0, r5
 800e610:	f001 feba 	bl	8010388 <uxr_deserialize_ObjectVariant>
 800e614:	4004      	ands	r4, r0
 800e616:	e7ed      	b.n	800e5f4 <read_submessage_info+0x2c>
 800e618:	a988      	add	r1, sp, #544	@ 0x220
 800e61a:	4628      	mov	r0, r5
 800e61c:	f7fb f9be 	bl	800999c <ucdr_deserialize_uint8_t>
 800e620:	4234      	tst	r4, r6
 800e622:	d0ef      	beq.n	800e604 <read_submessage_info+0x3c>
 800e624:	2800      	cmp	r0, #0
 800e626:	d0ed      	beq.n	800e604 <read_submessage_info+0x3c>
 800e628:	f89d 3220 	ldrb.w	r3, [sp, #544]	@ 0x220
 800e62c:	2b0d      	cmp	r3, #13
 800e62e:	d1e9      	bne.n	800e604 <read_submessage_info+0x3c>
 800e630:	a98a      	add	r1, sp, #552	@ 0x228
 800e632:	4628      	mov	r0, r5
 800e634:	f7fb ff4e 	bl	800a4d4 <ucdr_deserialize_int16_t>
 800e638:	b140      	cbz	r0, 800e64c <read_submessage_info+0x84>
 800e63a:	f9bd 3228 	ldrsh.w	r3, [sp, #552]	@ 0x228
 800e63e:	2b00      	cmp	r3, #0
 800e640:	dd07      	ble.n	800e652 <read_submessage_info+0x8a>
 800e642:	f1b8 0f00 	cmp.w	r8, #0
 800e646:	bf0c      	ite	eq
 800e648:	2002      	moveq	r0, #2
 800e64a:	2001      	movne	r0, #1
 800e64c:	f887 00b5 	strb.w	r0, [r7, #181]	@ 0xb5
 800e650:	e7d8      	b.n	800e604 <read_submessage_info+0x3c>
 800e652:	2000      	movs	r0, #0
 800e654:	e7fa      	b.n	800e64c <read_submessage_info+0x84>
 800e656:	bf00      	nop

0800e658 <read_submessage_list>:
 800e658:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e65c:	b097      	sub	sp, #92	@ 0x5c
 800e65e:	4604      	mov	r4, r0
 800e660:	460d      	mov	r5, r1
 800e662:	9209      	str	r2, [sp, #36]	@ 0x24
 800e664:	f10d 032f 	add.w	r3, sp, #47	@ 0x2f
 800e668:	aa0c      	add	r2, sp, #48	@ 0x30
 800e66a:	f10d 012e 	add.w	r1, sp, #46	@ 0x2e
 800e66e:	4628      	mov	r0, r5
 800e670:	f001 f81e 	bl	800f6b0 <uxr_read_submessage_header>
 800e674:	2800      	cmp	r0, #0
 800e676:	f000 812c 	beq.w	800e8d2 <read_submessage_list+0x27a>
 800e67a:	f89d 102e 	ldrb.w	r1, [sp, #46]	@ 0x2e
 800e67e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e680:	f8bd 6030 	ldrh.w	r6, [sp, #48]	@ 0x30
 800e684:	f89d 702f 	ldrb.w	r7, [sp, #47]	@ 0x2f
 800e688:	3902      	subs	r1, #2
 800e68a:	f3c0 4307 	ubfx	r3, r0, #16, #8
 800e68e:	290d      	cmp	r1, #13
 800e690:	d8e8      	bhi.n	800e664 <read_submessage_list+0xc>
 800e692:	a201      	add	r2, pc, #4	@ (adr r2, 800e698 <read_submessage_list+0x40>)
 800e694:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
 800e698:	0800e8c9 	.word	0x0800e8c9
 800e69c:	0800e665 	.word	0x0800e665
 800e6a0:	0800e8b9 	.word	0x0800e8b9
 800e6a4:	0800e85b 	.word	0x0800e85b
 800e6a8:	0800e851 	.word	0x0800e851
 800e6ac:	0800e665 	.word	0x0800e665
 800e6b0:	0800e665 	.word	0x0800e665
 800e6b4:	0800e7d5 	.word	0x0800e7d5
 800e6b8:	0800e76d 	.word	0x0800e76d
 800e6bc:	0800e72d 	.word	0x0800e72d
 800e6c0:	0800e665 	.word	0x0800e665
 800e6c4:	0800e665 	.word	0x0800e665
 800e6c8:	0800e665 	.word	0x0800e665
 800e6cc:	0800e6d1 	.word	0x0800e6d1
 800e6d0:	a910      	add	r1, sp, #64	@ 0x40
 800e6d2:	4628      	mov	r0, r5
 800e6d4:	f002 f9c6 	bl	8010a64 <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 800e6d8:	f8d4 6090 	ldr.w	r6, [r4, #144]	@ 0x90
 800e6dc:	2e00      	cmp	r6, #0
 800e6de:	f000 8100 	beq.w	800e8e2 <read_submessage_list+0x28a>
 800e6e2:	f001 f82b 	bl	800f73c <uxr_nanos>
 800e6e6:	f04f 0800 	mov.w	r8, #0
 800e6ea:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 800e6ec:	4602      	mov	r2, r0
 800e6ee:	460b      	mov	r3, r1
 800e6f0:	9814      	ldr	r0, [sp, #80]	@ 0x50
 800e6f2:	4990      	ldr	r1, [pc, #576]	@ (800e934 <read_submessage_list+0x2dc>)
 800e6f4:	46c4      	mov	ip, r8
 800e6f6:	fbc0 7c01 	smlal	r7, ip, r0, r1
 800e6fa:	e9cd 7c04 	strd	r7, ip, [sp, #16]
 800e6fe:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800e700:	9f11      	ldr	r7, [sp, #68]	@ 0x44
 800e702:	46c6      	mov	lr, r8
 800e704:	fbc0 7e01 	smlal	r7, lr, r0, r1
 800e708:	46bc      	mov	ip, r7
 800e70a:	e9dd 0712 	ldrd	r0, r7, [sp, #72]	@ 0x48
 800e70e:	fbc0 7801 	smlal	r7, r8, r0, r1
 800e712:	e9cd ce02 	strd	ip, lr, [sp, #8]
 800e716:	e9cd 7800 	strd	r7, r8, [sp]
 800e71a:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 800e71e:	9106      	str	r1, [sp, #24]
 800e720:	4620      	mov	r0, r4
 800e722:	47b0      	blx	r6
 800e724:	2301      	movs	r3, #1
 800e726:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
 800e72a:	e79b      	b.n	800e664 <read_submessage_list+0xc>
 800e72c:	a910      	add	r1, sp, #64	@ 0x40
 800e72e:	4628      	mov	r0, r5
 800e730:	f002 f978 	bl	8010a24 <uxr_deserialize_HEARTBEAT_Payload>
 800e734:	2100      	movs	r1, #0
 800e736:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 800e73a:	f000 fe9f 	bl	800f47c <uxr_stream_id_from_raw>
 800e73e:	f3c0 2607 	ubfx	r6, r0, #8, #8
 800e742:	900f      	str	r0, [sp, #60]	@ 0x3c
 800e744:	4631      	mov	r1, r6
 800e746:	f104 0008 	add.w	r0, r4, #8
 800e74a:	f000 ff77 	bl	800f63c <uxr_get_input_reliable_stream>
 800e74e:	2800      	cmp	r0, #0
 800e750:	d088      	beq.n	800e664 <read_submessage_list+0xc>
 800e752:	f8bd 2042 	ldrh.w	r2, [sp, #66]	@ 0x42
 800e756:	f8bd 1040 	ldrh.w	r1, [sp, #64]	@ 0x40
 800e75a:	f008 fabd 	bl	8016cd8 <uxr_process_heartbeat>
 800e75e:	f89d 103c 	ldrb.w	r1, [sp, #60]	@ 0x3c
 800e762:	4632      	mov	r2, r6
 800e764:	4620      	mov	r0, r4
 800e766:	f7ff fe1b 	bl	800e3a0 <write_submessage_acknack.isra.0>
 800e76a:	e77b      	b.n	800e664 <read_submessage_list+0xc>
 800e76c:	a910      	add	r1, sp, #64	@ 0x40
 800e76e:	4628      	mov	r0, r5
 800e770:	f002 f930 	bl	80109d4 <uxr_deserialize_ACKNACK_Payload>
 800e774:	2100      	movs	r1, #0
 800e776:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 800e77a:	f000 fe7f 	bl	800f47c <uxr_stream_id_from_raw>
 800e77e:	900d      	str	r0, [sp, #52]	@ 0x34
 800e780:	f3c0 2107 	ubfx	r1, r0, #8, #8
 800e784:	f104 0008 	add.w	r0, r4, #8
 800e788:	f000 ff44 	bl	800f614 <uxr_get_output_reliable_stream>
 800e78c:	4606      	mov	r6, r0
 800e78e:	2800      	cmp	r0, #0
 800e790:	f43f af68 	beq.w	800e664 <read_submessage_list+0xc>
 800e794:	f8bd 1042 	ldrh.w	r1, [sp, #66]	@ 0x42
 800e798:	f8bd 2040 	ldrh.w	r2, [sp, #64]	@ 0x40
 800e79c:	ba49      	rev16	r1, r1
 800e79e:	b289      	uxth	r1, r1
 800e7a0:	f008 fde8 	bl	8017374 <uxr_process_acknack>
 800e7a4:	4630      	mov	r0, r6
 800e7a6:	f008 fda9 	bl	80172fc <uxr_begin_output_nack_buffer_it>
 800e7aa:	f10d 0838 	add.w	r8, sp, #56	@ 0x38
 800e7ae:	f8ad 0032 	strh.w	r0, [sp, #50]	@ 0x32
 800e7b2:	e005      	b.n	800e7c0 <read_submessage_list+0x168>
 800e7b4:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800e7b6:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e7b8:	685f      	ldr	r7, [r3, #4]
 800e7ba:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800e7bc:	6818      	ldr	r0, [r3, #0]
 800e7be:	47b8      	blx	r7
 800e7c0:	f10d 0332 	add.w	r3, sp, #50	@ 0x32
 800e7c4:	aa0f      	add	r2, sp, #60	@ 0x3c
 800e7c6:	4641      	mov	r1, r8
 800e7c8:	4630      	mov	r0, r6
 800e7ca:	f008 fd99 	bl	8017300 <uxr_next_reliable_nack_buffer_to_send>
 800e7ce:	2800      	cmp	r0, #0
 800e7d0:	d1f0      	bne.n	800e7b4 <read_submessage_list+0x15c>
 800e7d2:	e747      	b.n	800e664 <read_submessage_list+0xc>
 800e7d4:	f10d 0838 	add.w	r8, sp, #56	@ 0x38
 800e7d8:	4641      	mov	r1, r8
 800e7da:	900d      	str	r0, [sp, #52]	@ 0x34
 800e7dc:	4628      	mov	r0, r5
 800e7de:	f001 fe73 	bl	80104c8 <uxr_deserialize_BaseObjectRequest>
 800e7e2:	3e04      	subs	r6, #4
 800e7e4:	4640      	mov	r0, r8
 800e7e6:	a90f      	add	r1, sp, #60	@ 0x3c
 800e7e8:	f10d 0232 	add.w	r2, sp, #50	@ 0x32
 800e7ec:	f000 fe1a 	bl	800f424 <uxr_parse_base_object_request>
 800e7f0:	fa1f f886 	uxth.w	r8, r6
 800e7f4:	f8d4 6080 	ldr.w	r6, [r4, #128]	@ 0x80
 800e7f8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e7fa:	f8bd 9032 	ldrh.w	r9, [sp, #50]	@ 0x32
 800e7fe:	9110      	str	r1, [sp, #64]	@ 0x40
 800e800:	f007 070e 	and.w	r7, r7, #14
 800e804:	b136      	cbz	r6, 800e814 <read_submessage_list+0x1bc>
 800e806:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800e80a:	9300      	str	r3, [sp, #0]
 800e80c:	464a      	mov	r2, r9
 800e80e:	2300      	movs	r3, #0
 800e810:	4620      	mov	r0, r4
 800e812:	47b0      	blx	r6
 800e814:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 800e816:	b16b      	cbz	r3, 800e834 <read_submessage_list+0x1dc>
 800e818:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 800e81a:	2100      	movs	r1, #0
 800e81c:	3802      	subs	r0, #2
 800e81e:	e002      	b.n	800e826 <read_submessage_list+0x1ce>
 800e820:	3101      	adds	r1, #1
 800e822:	428b      	cmp	r3, r1
 800e824:	d006      	beq.n	800e834 <read_submessage_list+0x1dc>
 800e826:	f830 6f02 	ldrh.w	r6, [r0, #2]!
 800e82a:	454e      	cmp	r6, r9
 800e82c:	d1f8      	bne.n	800e820 <read_submessage_list+0x1c8>
 800e82e:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 800e830:	2200      	movs	r2, #0
 800e832:	545a      	strb	r2, [r3, r1]
 800e834:	f8bd 1032 	ldrh.w	r1, [sp, #50]	@ 0x32
 800e838:	9102      	str	r1, [sp, #8]
 800e83a:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e83c:	9101      	str	r1, [sp, #4]
 800e83e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800e840:	9100      	str	r1, [sp, #0]
 800e842:	463b      	mov	r3, r7
 800e844:	4642      	mov	r2, r8
 800e846:	4629      	mov	r1, r5
 800e848:	4620      	mov	r0, r4
 800e84a:	f008 fe4b 	bl	80174e4 <read_submessage_format>
 800e84e:	e709      	b.n	800e664 <read_submessage_list+0xc>
 800e850:	4629      	mov	r1, r5
 800e852:	4620      	mov	r0, r4
 800e854:	f7ff feb8 	bl	800e5c8 <read_submessage_info>
 800e858:	e704      	b.n	800e664 <read_submessage_list+0xc>
 800e85a:	2b00      	cmp	r3, #0
 800e85c:	d03c      	beq.n	800e8d8 <read_submessage_list+0x280>
 800e85e:	a910      	add	r1, sp, #64	@ 0x40
 800e860:	4628      	mov	r0, r5
 800e862:	f002 f813 	bl	801088c <uxr_deserialize_STATUS_Payload>
 800e866:	a90e      	add	r1, sp, #56	@ 0x38
 800e868:	a810      	add	r0, sp, #64	@ 0x40
 800e86a:	aa0d      	add	r2, sp, #52	@ 0x34
 800e86c:	f000 fdda 	bl	800f424 <uxr_parse_base_object_request>
 800e870:	f8d4 6080 	ldr.w	r6, [r4, #128]	@ 0x80
 800e874:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800e876:	f89d 8044 	ldrb.w	r8, [sp, #68]	@ 0x44
 800e87a:	f8bd 7034 	ldrh.w	r7, [sp, #52]	@ 0x34
 800e87e:	910f      	str	r1, [sp, #60]	@ 0x3c
 800e880:	b136      	cbz	r6, 800e890 <read_submessage_list+0x238>
 800e882:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800e886:	9300      	str	r3, [sp, #0]
 800e888:	463a      	mov	r2, r7
 800e88a:	4643      	mov	r3, r8
 800e88c:	4620      	mov	r0, r4
 800e88e:	47b0      	blx	r6
 800e890:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 800e892:	2a00      	cmp	r2, #0
 800e894:	f43f aee6 	beq.w	800e664 <read_submessage_list+0xc>
 800e898:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 800e89a:	2100      	movs	r1, #0
 800e89c:	3802      	subs	r0, #2
 800e89e:	e003      	b.n	800e8a8 <read_submessage_list+0x250>
 800e8a0:	3101      	adds	r1, #1
 800e8a2:	4291      	cmp	r1, r2
 800e8a4:	f43f aede 	beq.w	800e664 <read_submessage_list+0xc>
 800e8a8:	f830 6f02 	ldrh.w	r6, [r0, #2]!
 800e8ac:	42be      	cmp	r6, r7
 800e8ae:	d1f7      	bne.n	800e8a0 <read_submessage_list+0x248>
 800e8b0:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 800e8b2:	f803 8001 	strb.w	r8, [r3, r1]
 800e8b6:	e6d5      	b.n	800e664 <read_submessage_list+0xc>
 800e8b8:	2b00      	cmp	r3, #0
 800e8ba:	f47f aed3 	bne.w	800e664 <read_submessage_list+0xc>
 800e8be:	4629      	mov	r1, r5
 800e8c0:	4620      	mov	r0, r4
 800e8c2:	f000 fcf7 	bl	800f2b4 <uxr_read_create_session_status>
 800e8c6:	e6cd      	b.n	800e664 <read_submessage_list+0xc>
 800e8c8:	4629      	mov	r1, r5
 800e8ca:	4620      	mov	r0, r4
 800e8cc:	f7ff fd32 	bl	800e334 <read_submessage_get_info>
 800e8d0:	e6c8      	b.n	800e664 <read_submessage_list+0xc>
 800e8d2:	b017      	add	sp, #92	@ 0x5c
 800e8d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e8d8:	4629      	mov	r1, r5
 800e8da:	4620      	mov	r0, r4
 800e8dc:	f000 fcf8 	bl	800f2d0 <uxr_read_delete_session_status>
 800e8e0:	e6c0      	b.n	800e664 <read_submessage_list+0xc>
 800e8e2:	f000 ff2b 	bl	800f73c <uxr_nanos>
 800e8e6:	e9dd 7214 	ldrd	r7, r2, [sp, #80]	@ 0x50
 800e8ea:	f8df c048 	ldr.w	ip, [pc, #72]	@ 800e934 <read_submessage_list+0x2dc>
 800e8ee:	4633      	mov	r3, r6
 800e8f0:	fbc7 230c 	smlal	r2, r3, r7, ip
 800e8f4:	1810      	adds	r0, r2, r0
 800e8f6:	eb43 0301 	adc.w	r3, r3, r1
 800e8fa:	e9dd 1212 	ldrd	r1, r2, [sp, #72]	@ 0x48
 800e8fe:	46b6      	mov	lr, r6
 800e900:	fbc1 2e0c 	smlal	r2, lr, r1, ip
 800e904:	e9dd 1710 	ldrd	r1, r7, [sp, #64]	@ 0x40
 800e908:	fbc1 760c 	smlal	r7, r6, r1, ip
 800e90c:	19d2      	adds	r2, r2, r7
 800e90e:	eb4e 0106 	adc.w	r1, lr, r6
 800e912:	1a80      	subs	r0, r0, r2
 800e914:	eb63 0301 	sbc.w	r3, r3, r1
 800e918:	0fda      	lsrs	r2, r3, #31
 800e91a:	1812      	adds	r2, r2, r0
 800e91c:	f143 0300 	adc.w	r3, r3, #0
 800e920:	0852      	lsrs	r2, r2, #1
 800e922:	ea42 72c3 	orr.w	r2, r2, r3, lsl #31
 800e926:	105b      	asrs	r3, r3, #1
 800e928:	f8c4 2098 	str.w	r2, [r4, #152]	@ 0x98
 800e92c:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
 800e930:	e6f8      	b.n	800e724 <read_submessage_list+0xcc>
 800e932:	bf00      	nop
 800e934:	3b9aca00 	.word	0x3b9aca00

0800e938 <listen_message_reliably>:
 800e938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e93c:	f1b1 0b00 	subs.w	fp, r1, #0
 800e940:	b09f      	sub	sp, #124	@ 0x7c
 800e942:	4606      	mov	r6, r0
 800e944:	bfb8      	it	lt
 800e946:	f06f 4b00 	mvnlt.w	fp, #2147483648	@ 0x80000000
 800e94a:	f000 fedd 	bl	800f708 <uxr_millis>
 800e94e:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 800e952:	9003      	str	r0, [sp, #12]
 800e954:	9104      	str	r1, [sp, #16]
 800e956:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 800e95a:	f10d 0a24 	add.w	sl, sp, #36	@ 0x24
 800e95e:	2b00      	cmp	r3, #0
 800e960:	f000 80a4 	beq.w	800eaac <listen_message_reliably+0x174>
 800e964:	2500      	movs	r5, #0
 800e966:	e9cd b806 	strd	fp, r8, [sp, #24]
 800e96a:	f106 0420 	add.w	r4, r6, #32
 800e96e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800e972:	f06f 4900 	mvn.w	r9, #2147483648	@ 0x80000000
 800e976:	4628      	mov	r0, r5
 800e978:	e011      	b.n	800e99e <listen_message_reliably+0x66>
 800e97a:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 800e97e:	42ba      	cmp	r2, r7
 800e980:	eb73 0109 	sbcs.w	r1, r3, r9
 800e984:	bfb8      	it	lt
 800e986:	4699      	movlt	r9, r3
 800e988:	f105 0501 	add.w	r5, r5, #1
 800e98c:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 800e990:	b2e8      	uxtb	r0, r5
 800e992:	bfb8      	it	lt
 800e994:	4617      	movlt	r7, r2
 800e996:	4283      	cmp	r3, r0
 800e998:	f104 0428 	add.w	r4, r4, #40	@ 0x28
 800e99c:	d94a      	bls.n	800ea34 <listen_message_reliably+0xfc>
 800e99e:	2201      	movs	r2, #1
 800e9a0:	2102      	movs	r1, #2
 800e9a2:	f000 fd4f 	bl	800f444 <uxr_stream_id>
 800e9a6:	e9dd 2303 	ldrd	r2, r3, [sp, #12]
 800e9aa:	4601      	mov	r1, r0
 800e9ac:	4620      	mov	r0, r4
 800e9ae:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e9b0:	f008 fc74 	bl	801729c <uxr_update_output_stream_heartbeat_timestamp>
 800e9b4:	2800      	cmp	r0, #0
 800e9b6:	d0e0      	beq.n	800e97a <listen_message_reliably+0x42>
 800e9b8:	f89d 302c 	ldrb.w	r3, [sp, #44]	@ 0x2c
 800e9bc:	f89d b02d 	ldrb.w	fp, [sp, #45]	@ 0x2d
 800e9c0:	9305      	str	r3, [sp, #20]
 800e9c2:	4630      	mov	r0, r6
 800e9c4:	f000 fd08 	bl	800f3d8 <uxr_session_header_offset>
 800e9c8:	f10d 0858 	add.w	r8, sp, #88	@ 0x58
 800e9cc:	eb0b 0b8b 	add.w	fp, fp, fp, lsl #2
 800e9d0:	9000      	str	r0, [sp, #0]
 800e9d2:	a90e      	add	r1, sp, #56	@ 0x38
 800e9d4:	4640      	mov	r0, r8
 800e9d6:	eb06 0bcb 	add.w	fp, r6, fp, lsl #3
 800e9da:	2300      	movs	r3, #0
 800e9dc:	2211      	movs	r2, #17
 800e9de:	f7fc fa75 	bl	800aecc <ucdr_init_buffer_origin_offset>
 800e9e2:	2300      	movs	r3, #0
 800e9e4:	2205      	movs	r2, #5
 800e9e6:	210b      	movs	r1, #11
 800e9e8:	4640      	mov	r0, r8
 800e9ea:	f000 fe47 	bl	800f67c <uxr_buffer_submessage_header>
 800e9ee:	f8bb 0032 	ldrh.w	r0, [fp, #50]	@ 0x32
 800e9f2:	2101      	movs	r1, #1
 800e9f4:	f008 fe4a 	bl	801768c <uxr_seq_num_add>
 800e9f8:	f8bb 3030 	ldrh.w	r3, [fp, #48]	@ 0x30
 800e9fc:	f8ad 3032 	strh.w	r3, [sp, #50]	@ 0x32
 800ea00:	4602      	mov	r2, r0
 800ea02:	9b05      	ldr	r3, [sp, #20]
 800ea04:	f8ad 2030 	strh.w	r2, [sp, #48]	@ 0x30
 800ea08:	a90c      	add	r1, sp, #48	@ 0x30
 800ea0a:	4640      	mov	r0, r8
 800ea0c:	f88d 3034 	strb.w	r3, [sp, #52]	@ 0x34
 800ea10:	f001 fff4 	bl	80109fc <uxr_serialize_HEARTBEAT_Payload>
 800ea14:	2200      	movs	r2, #0
 800ea16:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ea18:	4611      	mov	r1, r2
 800ea1a:	4630      	mov	r0, r6
 800ea1c:	f000 fc88 	bl	800f330 <uxr_stamp_session_header>
 800ea20:	4640      	mov	r0, r8
 800ea22:	f7fc fa91 	bl	800af48 <ucdr_buffer_length>
 800ea26:	4602      	mov	r2, r0
 800ea28:	6f30      	ldr	r0, [r6, #112]	@ 0x70
 800ea2a:	a90e      	add	r1, sp, #56	@ 0x38
 800ea2c:	e9d0 0300 	ldrd	r0, r3, [r0]
 800ea30:	4798      	blx	r3
 800ea32:	e7a2      	b.n	800e97a <listen_message_reliably+0x42>
 800ea34:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800ea38:	4599      	cmp	r9, r3
 800ea3a:	bf08      	it	eq
 800ea3c:	f1b7 3fff 	cmpeq.w	r7, #4294967295	@ 0xffffffff
 800ea40:	e9dd b806 	ldrd	fp, r8, [sp, #24]
 800ea44:	d032      	beq.n	800eaac <listen_message_reliably+0x174>
 800ea46:	9b03      	ldr	r3, [sp, #12]
 800ea48:	1aff      	subs	r7, r7, r3
 800ea4a:	2f00      	cmp	r7, #0
 800ea4c:	bf08      	it	eq
 800ea4e:	2701      	moveq	r7, #1
 800ea50:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 800ea52:	455f      	cmp	r7, fp
 800ea54:	bfa8      	it	ge
 800ea56:	465f      	movge	r7, fp
 800ea58:	689c      	ldr	r4, [r3, #8]
 800ea5a:	6818      	ldr	r0, [r3, #0]
 800ea5c:	4642      	mov	r2, r8
 800ea5e:	463b      	mov	r3, r7
 800ea60:	4651      	mov	r1, sl
 800ea62:	47a0      	blx	r4
 800ea64:	ebab 0b07 	sub.w	fp, fp, r7
 800ea68:	b958      	cbnz	r0, 800ea82 <listen_message_reliably+0x14a>
 800ea6a:	f1bb 0f00 	cmp.w	fp, #0
 800ea6e:	dd44      	ble.n	800eafa <listen_message_reliably+0x1c2>
 800ea70:	f000 fe4a 	bl	800f708 <uxr_millis>
 800ea74:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 800ea78:	2b00      	cmp	r3, #0
 800ea7a:	d03c      	beq.n	800eaf6 <listen_message_reliably+0x1be>
 800ea7c:	e9cd 0103 	strd	r0, r1, [sp, #12]
 800ea80:	e770      	b.n	800e964 <listen_message_reliably+0x2c>
 800ea82:	e9dd 1209 	ldrd	r1, r2, [sp, #36]	@ 0x24
 800ea86:	4604      	mov	r4, r0
 800ea88:	a80e      	add	r0, sp, #56	@ 0x38
 800ea8a:	f7fc fa31 	bl	800aef0 <ucdr_init_buffer>
 800ea8e:	2500      	movs	r5, #0
 800ea90:	f10d 0322 	add.w	r3, sp, #34	@ 0x22
 800ea94:	aa08      	add	r2, sp, #32
 800ea96:	a90e      	add	r1, sp, #56	@ 0x38
 800ea98:	4630      	mov	r0, r6
 800ea9a:	f88d 5020 	strb.w	r5, [sp, #32]
 800ea9e:	f000 fc5d 	bl	800f35c <uxr_read_session_header>
 800eaa2:	b928      	cbnz	r0, 800eab0 <listen_message_reliably+0x178>
 800eaa4:	4620      	mov	r0, r4
 800eaa6:	b01f      	add	sp, #124	@ 0x7c
 800eaa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eaac:	465f      	mov	r7, fp
 800eaae:	e7cc      	b.n	800ea4a <listen_message_reliably+0x112>
 800eab0:	4629      	mov	r1, r5
 800eab2:	f89d 0020 	ldrb.w	r0, [sp, #32]
 800eab6:	f000 fce1 	bl	800f47c <uxr_stream_id_from_raw>
 800eaba:	f3c0 4707 	ubfx	r7, r0, #16, #8
 800eabe:	2f01      	cmp	r7, #1
 800eac0:	e9cd 000b 	strd	r0, r0, [sp, #44]	@ 0x2c
 800eac4:	f8bd a022 	ldrh.w	sl, [sp, #34]	@ 0x22
 800eac8:	fa5f f880 	uxtb.w	r8, r0
 800eacc:	f3c0 2507 	ubfx	r5, r0, #8, #8
 800ead0:	d050      	beq.n	800eb74 <listen_message_reliably+0x23c>
 800ead2:	2f02      	cmp	r7, #2
 800ead4:	d016      	beq.n	800eb04 <listen_message_reliably+0x1cc>
 800ead6:	2f00      	cmp	r7, #0
 800ead8:	d1e4      	bne.n	800eaa4 <listen_message_reliably+0x16c>
 800eada:	4639      	mov	r1, r7
 800eadc:	4638      	mov	r0, r7
 800eade:	f000 fccd 	bl	800f47c <uxr_stream_id_from_raw>
 800eae2:	a90e      	add	r1, sp, #56	@ 0x38
 800eae4:	4602      	mov	r2, r0
 800eae6:	4630      	mov	r0, r6
 800eae8:	920c      	str	r2, [sp, #48]	@ 0x30
 800eaea:	f7ff fdb5 	bl	800e658 <read_submessage_list>
 800eaee:	4620      	mov	r0, r4
 800eaf0:	b01f      	add	sp, #124	@ 0x7c
 800eaf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eaf6:	465f      	mov	r7, fp
 800eaf8:	e7aa      	b.n	800ea50 <listen_message_reliably+0x118>
 800eafa:	4604      	mov	r4, r0
 800eafc:	4620      	mov	r0, r4
 800eafe:	b01f      	add	sp, #124	@ 0x7c
 800eb00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb04:	4629      	mov	r1, r5
 800eb06:	f106 0008 	add.w	r0, r6, #8
 800eb0a:	f000 fd97 	bl	800f63c <uxr_get_input_reliable_stream>
 800eb0e:	4681      	mov	r9, r0
 800eb10:	b338      	cbz	r0, 800eb62 <listen_message_reliably+0x22a>
 800eb12:	a80e      	add	r0, sp, #56	@ 0x38
 800eb14:	f8dd b040 	ldr.w	fp, [sp, #64]	@ 0x40
 800eb18:	f7fc fa1a 	bl	800af50 <ucdr_buffer_remaining>
 800eb1c:	4603      	mov	r3, r0
 800eb1e:	f10d 0021 	add.w	r0, sp, #33	@ 0x21
 800eb22:	9000      	str	r0, [sp, #0]
 800eb24:	465a      	mov	r2, fp
 800eb26:	4651      	mov	r1, sl
 800eb28:	4648      	mov	r0, r9
 800eb2a:	f007 ffe3 	bl	8016af4 <uxr_receive_reliable_message>
 800eb2e:	b1c0      	cbz	r0, 800eb62 <listen_message_reliably+0x22a>
 800eb30:	f89d 3021 	ldrb.w	r3, [sp, #33]	@ 0x21
 800eb34:	b393      	cbz	r3, 800eb9c <listen_message_reliably+0x264>
 800eb36:	af16      	add	r7, sp, #88	@ 0x58
 800eb38:	f04f 0a02 	mov.w	sl, #2
 800eb3c:	e00a      	b.n	800eb54 <listen_message_reliably+0x21c>
 800eb3e:	f88d 8030 	strb.w	r8, [sp, #48]	@ 0x30
 800eb42:	f88d 5031 	strb.w	r5, [sp, #49]	@ 0x31
 800eb46:	f88d a032 	strb.w	sl, [sp, #50]	@ 0x32
 800eb4a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800eb4c:	4639      	mov	r1, r7
 800eb4e:	4630      	mov	r0, r6
 800eb50:	f7ff fd82 	bl	800e658 <read_submessage_list>
 800eb54:	2204      	movs	r2, #4
 800eb56:	4639      	mov	r1, r7
 800eb58:	4648      	mov	r0, r9
 800eb5a:	f008 f845 	bl	8016be8 <uxr_next_input_reliable_buffer_available>
 800eb5e:	2800      	cmp	r0, #0
 800eb60:	d1ed      	bne.n	800eb3e <listen_message_reliably+0x206>
 800eb62:	4630      	mov	r0, r6
 800eb64:	462a      	mov	r2, r5
 800eb66:	4641      	mov	r1, r8
 800eb68:	f7ff fc1a 	bl	800e3a0 <write_submessage_acknack.isra.0>
 800eb6c:	4620      	mov	r0, r4
 800eb6e:	b01f      	add	sp, #124	@ 0x7c
 800eb70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb74:	4629      	mov	r1, r5
 800eb76:	f106 0008 	add.w	r0, r6, #8
 800eb7a:	f000 fd55 	bl	800f628 <uxr_get_input_best_effort_stream>
 800eb7e:	2800      	cmp	r0, #0
 800eb80:	d090      	beq.n	800eaa4 <listen_message_reliably+0x16c>
 800eb82:	4651      	mov	r1, sl
 800eb84:	f007 ff26 	bl	80169d4 <uxr_receive_best_effort_message>
 800eb88:	2800      	cmp	r0, #0
 800eb8a:	d08b      	beq.n	800eaa4 <listen_message_reliably+0x16c>
 800eb8c:	f88d 7032 	strb.w	r7, [sp, #50]	@ 0x32
 800eb90:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800eb92:	a90e      	add	r1, sp, #56	@ 0x38
 800eb94:	4630      	mov	r0, r6
 800eb96:	f7ff fd5f 	bl	800e658 <read_submessage_list>
 800eb9a:	e783      	b.n	800eaa4 <listen_message_reliably+0x16c>
 800eb9c:	f88d 7032 	strb.w	r7, [sp, #50]	@ 0x32
 800eba0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800eba2:	a90e      	add	r1, sp, #56	@ 0x38
 800eba4:	4630      	mov	r0, r6
 800eba6:	f7ff fd57 	bl	800e658 <read_submessage_list>
 800ebaa:	e7c4      	b.n	800eb36 <listen_message_reliably+0x1fe>

0800ebac <uxr_run_session_timeout>:
 800ebac:	b570      	push	{r4, r5, r6, lr}
 800ebae:	4604      	mov	r4, r0
 800ebb0:	460d      	mov	r5, r1
 800ebb2:	f000 fda9 	bl	800f708 <uxr_millis>
 800ebb6:	4606      	mov	r6, r0
 800ebb8:	4620      	mov	r0, r4
 800ebba:	f7ff fc99 	bl	800e4f0 <uxr_flash_output_streams>
 800ebbe:	4629      	mov	r1, r5
 800ebc0:	4620      	mov	r0, r4
 800ebc2:	f7ff feb9 	bl	800e938 <listen_message_reliably>
 800ebc6:	f000 fd9f 	bl	800f708 <uxr_millis>
 800ebca:	1b81      	subs	r1, r0, r6
 800ebcc:	1a69      	subs	r1, r5, r1
 800ebce:	2900      	cmp	r1, #0
 800ebd0:	dcf6      	bgt.n	800ebc0 <uxr_run_session_timeout+0x14>
 800ebd2:	f104 0008 	add.w	r0, r4, #8
 800ebd6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ebda:	f000 bd39 	b.w	800f650 <uxr_output_streams_confirmed>
 800ebde:	bf00      	nop

0800ebe0 <uxr_run_session_until_data>:
 800ebe0:	b570      	push	{r4, r5, r6, lr}
 800ebe2:	4604      	mov	r4, r0
 800ebe4:	460d      	mov	r5, r1
 800ebe6:	f000 fd8f 	bl	800f708 <uxr_millis>
 800ebea:	4606      	mov	r6, r0
 800ebec:	4620      	mov	r0, r4
 800ebee:	f7ff fc7f 	bl	800e4f0 <uxr_flash_output_streams>
 800ebf2:	2300      	movs	r3, #0
 800ebf4:	f884 30b4 	strb.w	r3, [r4, #180]	@ 0xb4
 800ebf8:	4629      	mov	r1, r5
 800ebfa:	e005      	b.n	800ec08 <uxr_run_session_until_data+0x28>
 800ebfc:	f000 fd84 	bl	800f708 <uxr_millis>
 800ec00:	1b81      	subs	r1, r0, r6
 800ec02:	1a69      	subs	r1, r5, r1
 800ec04:	2900      	cmp	r1, #0
 800ec06:	dd07      	ble.n	800ec18 <uxr_run_session_until_data+0x38>
 800ec08:	4620      	mov	r0, r4
 800ec0a:	f7ff fe95 	bl	800e938 <listen_message_reliably>
 800ec0e:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 800ec12:	2800      	cmp	r0, #0
 800ec14:	d0f2      	beq.n	800ebfc <uxr_run_session_until_data+0x1c>
 800ec16:	bd70      	pop	{r4, r5, r6, pc}
 800ec18:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 800ec1c:	bd70      	pop	{r4, r5, r6, pc}
 800ec1e:	bf00      	nop

0800ec20 <uxr_run_session_until_confirm_delivery>:
 800ec20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec24:	4606      	mov	r6, r0
 800ec26:	460d      	mov	r5, r1
 800ec28:	f000 fd6e 	bl	800f708 <uxr_millis>
 800ec2c:	4607      	mov	r7, r0
 800ec2e:	4630      	mov	r0, r6
 800ec30:	f7ff fc5e 	bl	800e4f0 <uxr_flash_output_streams>
 800ec34:	2d00      	cmp	r5, #0
 800ec36:	db16      	blt.n	800ec66 <uxr_run_session_until_confirm_delivery+0x46>
 800ec38:	462c      	mov	r4, r5
 800ec3a:	f106 0808 	add.w	r8, r6, #8
 800ec3e:	e008      	b.n	800ec52 <uxr_run_session_until_confirm_delivery+0x32>
 800ec40:	4621      	mov	r1, r4
 800ec42:	4630      	mov	r0, r6
 800ec44:	f7ff fe78 	bl	800e938 <listen_message_reliably>
 800ec48:	f000 fd5e 	bl	800f708 <uxr_millis>
 800ec4c:	1bc1      	subs	r1, r0, r7
 800ec4e:	1a6c      	subs	r4, r5, r1
 800ec50:	d404      	bmi.n	800ec5c <uxr_run_session_until_confirm_delivery+0x3c>
 800ec52:	4640      	mov	r0, r8
 800ec54:	f000 fcfc 	bl	800f650 <uxr_output_streams_confirmed>
 800ec58:	2800      	cmp	r0, #0
 800ec5a:	d0f1      	beq.n	800ec40 <uxr_run_session_until_confirm_delivery+0x20>
 800ec5c:	4640      	mov	r0, r8
 800ec5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ec62:	f000 bcf5 	b.w	800f650 <uxr_output_streams_confirmed>
 800ec66:	f106 0808 	add.w	r8, r6, #8
 800ec6a:	e7f7      	b.n	800ec5c <uxr_run_session_until_confirm_delivery+0x3c>

0800ec6c <uxr_run_session_until_all_status>:
 800ec6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ec70:	9c08      	ldr	r4, [sp, #32]
 800ec72:	4605      	mov	r5, r0
 800ec74:	460f      	mov	r7, r1
 800ec76:	4690      	mov	r8, r2
 800ec78:	461e      	mov	r6, r3
 800ec7a:	f7ff fc39 	bl	800e4f0 <uxr_flash_output_streams>
 800ec7e:	b124      	cbz	r4, 800ec8a <uxr_run_session_until_all_status+0x1e>
 800ec80:	4622      	mov	r2, r4
 800ec82:	21ff      	movs	r1, #255	@ 0xff
 800ec84:	4630      	mov	r0, r6
 800ec86:	f00a fe7f 	bl	8019988 <memset>
 800ec8a:	e9c5 861d 	strd	r8, r6, [r5, #116]	@ 0x74
 800ec8e:	67ec      	str	r4, [r5, #124]	@ 0x7c
 800ec90:	f000 fd3a 	bl	800f708 <uxr_millis>
 800ec94:	4639      	mov	r1, r7
 800ec96:	4681      	mov	r9, r0
 800ec98:	4628      	mov	r0, r5
 800ec9a:	f7ff fe4d 	bl	800e938 <listen_message_reliably>
 800ec9e:	f000 fd33 	bl	800f708 <uxr_millis>
 800eca2:	eba0 0109 	sub.w	r1, r0, r9
 800eca6:	1a79      	subs	r1, r7, r1
 800eca8:	b36c      	cbz	r4, 800ed06 <uxr_run_session_until_all_status+0x9a>
 800ecaa:	1e70      	subs	r0, r6, #1
 800ecac:	46c6      	mov	lr, r8
 800ecae:	1902      	adds	r2, r0, r4
 800ecb0:	4684      	mov	ip, r0
 800ecb2:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 800ecb6:	2bff      	cmp	r3, #255	@ 0xff
 800ecb8:	d007      	beq.n	800ecca <uxr_run_session_until_all_status+0x5e>
 800ecba:	4594      	cmp	ip, r2
 800ecbc:	d00f      	beq.n	800ecde <uxr_run_session_until_all_status+0x72>
 800ecbe:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 800ecc2:	2bff      	cmp	r3, #255	@ 0xff
 800ecc4:	f10e 0e02 	add.w	lr, lr, #2
 800ecc8:	d1f7      	bne.n	800ecba <uxr_run_session_until_all_status+0x4e>
 800ecca:	4594      	cmp	ip, r2
 800eccc:	f8be 3000 	ldrh.w	r3, [lr]
 800ecd0:	d014      	beq.n	800ecfc <uxr_run_session_until_all_status+0x90>
 800ecd2:	f10e 0e02 	add.w	lr, lr, #2
 800ecd6:	2b00      	cmp	r3, #0
 800ecd8:	d0eb      	beq.n	800ecb2 <uxr_run_session_until_all_status+0x46>
 800ecda:	2900      	cmp	r1, #0
 800ecdc:	dcdc      	bgt.n	800ec98 <uxr_run_session_until_all_status+0x2c>
 800ecde:	2300      	movs	r3, #0
 800ece0:	67eb      	str	r3, [r5, #124]	@ 0x7c
 800ece2:	e001      	b.n	800ece8 <uxr_run_session_until_all_status+0x7c>
 800ece4:	2b01      	cmp	r3, #1
 800ece6:	d812      	bhi.n	800ed0e <uxr_run_session_until_all_status+0xa2>
 800ece8:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 800ecec:	4290      	cmp	r0, r2
 800ecee:	d1f9      	bne.n	800ece4 <uxr_run_session_until_all_status+0x78>
 800ecf0:	2b01      	cmp	r3, #1
 800ecf2:	bf8c      	ite	hi
 800ecf4:	2000      	movhi	r0, #0
 800ecf6:	2001      	movls	r0, #1
 800ecf8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ecfc:	2900      	cmp	r1, #0
 800ecfe:	ddee      	ble.n	800ecde <uxr_run_session_until_all_status+0x72>
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	d1c9      	bne.n	800ec98 <uxr_run_session_until_all_status+0x2c>
 800ed04:	e7eb      	b.n	800ecde <uxr_run_session_until_all_status+0x72>
 800ed06:	67ec      	str	r4, [r5, #124]	@ 0x7c
 800ed08:	2001      	movs	r0, #1
 800ed0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ed0e:	2000      	movs	r0, #0
 800ed10:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ed14:	0000      	movs	r0, r0
	...

0800ed18 <uxr_sync_session>:
 800ed18:	b570      	push	{r4, r5, r6, lr}
 800ed1a:	b092      	sub	sp, #72	@ 0x48
 800ed1c:	4604      	mov	r4, r0
 800ed1e:	460d      	mov	r5, r1
 800ed20:	f000 fb5a 	bl	800f3d8 <uxr_session_header_offset>
 800ed24:	2214      	movs	r2, #20
 800ed26:	eb0d 0102 	add.w	r1, sp, r2
 800ed2a:	9000      	str	r0, [sp, #0]
 800ed2c:	2300      	movs	r3, #0
 800ed2e:	a80a      	add	r0, sp, #40	@ 0x28
 800ed30:	f7fc f8cc 	bl	800aecc <ucdr_init_buffer_origin_offset>
 800ed34:	2300      	movs	r3, #0
 800ed36:	2208      	movs	r2, #8
 800ed38:	210e      	movs	r1, #14
 800ed3a:	a80a      	add	r0, sp, #40	@ 0x28
 800ed3c:	f000 fc9e 	bl	800f67c <uxr_buffer_submessage_header>
 800ed40:	f000 fcfc 	bl	800f73c <uxr_nanos>
 800ed44:	a318      	add	r3, pc, #96	@ (adr r3, 800eda8 <uxr_sync_session+0x90>)
 800ed46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed4a:	f7f1 ff95 	bl	8000c78 <__aeabi_ldivmod>
 800ed4e:	a903      	add	r1, sp, #12
 800ed50:	e9cd 0203 	strd	r0, r2, [sp, #12]
 800ed54:	a80a      	add	r0, sp, #40	@ 0x28
 800ed56:	f001 fe77 	bl	8010a48 <uxr_serialize_TIMESTAMP_Payload>
 800ed5a:	2200      	movs	r2, #0
 800ed5c:	4611      	mov	r1, r2
 800ed5e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ed60:	4620      	mov	r0, r4
 800ed62:	f000 fae5 	bl	800f330 <uxr_stamp_session_header>
 800ed66:	a80a      	add	r0, sp, #40	@ 0x28
 800ed68:	f7fc f8ee 	bl	800af48 <ucdr_buffer_length>
 800ed6c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800ed6e:	4602      	mov	r2, r0
 800ed70:	a905      	add	r1, sp, #20
 800ed72:	e9d3 0600 	ldrd	r0, r6, [r3]
 800ed76:	47b0      	blx	r6
 800ed78:	f000 fcc6 	bl	800f708 <uxr_millis>
 800ed7c:	2300      	movs	r3, #0
 800ed7e:	4606      	mov	r6, r0
 800ed80:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
 800ed84:	4629      	mov	r1, r5
 800ed86:	e000      	b.n	800ed8a <uxr_sync_session+0x72>
 800ed88:	b950      	cbnz	r0, 800eda0 <uxr_sync_session+0x88>
 800ed8a:	4620      	mov	r0, r4
 800ed8c:	f7ff fdd4 	bl	800e938 <listen_message_reliably>
 800ed90:	f000 fcba 	bl	800f708 <uxr_millis>
 800ed94:	1b81      	subs	r1, r0, r6
 800ed96:	1a69      	subs	r1, r5, r1
 800ed98:	2900      	cmp	r1, #0
 800ed9a:	f894 00a0 	ldrb.w	r0, [r4, #160]	@ 0xa0
 800ed9e:	dcf3      	bgt.n	800ed88 <uxr_sync_session+0x70>
 800eda0:	b012      	add	sp, #72	@ 0x48
 800eda2:	bd70      	pop	{r4, r5, r6, pc}
 800eda4:	f3af 8000 	nop.w
 800eda8:	3b9aca00 	.word	0x3b9aca00
 800edac:	00000000 	.word	0x00000000

0800edb0 <wait_session_status>:
 800edb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edb4:	4604      	mov	r4, r0
 800edb6:	20ff      	movs	r0, #255	@ 0xff
 800edb8:	b09f      	sub	sp, #124	@ 0x7c
 800edba:	7160      	strb	r0, [r4, #5]
 800edbc:	2b00      	cmp	r3, #0
 800edbe:	f000 80bb 	beq.w	800ef38 <wait_session_status+0x188>
 800edc2:	4692      	mov	sl, r2
 800edc4:	469b      	mov	fp, r3
 800edc6:	f04f 0800 	mov.w	r8, #0
 800edca:	9105      	str	r1, [sp, #20]
 800edcc:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800edce:	9905      	ldr	r1, [sp, #20]
 800edd0:	e9d3 0500 	ldrd	r0, r5, [r3]
 800edd4:	4652      	mov	r2, sl
 800edd6:	47a8      	blx	r5
 800edd8:	f000 fc96 	bl	800f708 <uxr_millis>
 800eddc:	2700      	movs	r7, #0
 800edde:	4605      	mov	r5, r0
 800ede0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800ede4:	e009      	b.n	800edfa <wait_session_status+0x4a>
 800ede6:	f000 fc8f 	bl	800f708 <uxr_millis>
 800edea:	1b43      	subs	r3, r0, r5
 800edec:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	7962      	ldrb	r2, [r4, #5]
 800edf4:	dd3d      	ble.n	800ee72 <wait_session_status+0xc2>
 800edf6:	2aff      	cmp	r2, #255	@ 0xff
 800edf8:	d13b      	bne.n	800ee72 <wait_session_status+0xc2>
 800edfa:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 800edfc:	a90a      	add	r1, sp, #40	@ 0x28
 800edfe:	6896      	ldr	r6, [r2, #8]
 800ee00:	6810      	ldr	r0, [r2, #0]
 800ee02:	aa0b      	add	r2, sp, #44	@ 0x2c
 800ee04:	47b0      	blx	r6
 800ee06:	2800      	cmp	r0, #0
 800ee08:	d0ed      	beq.n	800ede6 <wait_session_status+0x36>
 800ee0a:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	@ 0x28
 800ee0e:	a80e      	add	r0, sp, #56	@ 0x38
 800ee10:	f7fc f86e 	bl	800aef0 <ucdr_init_buffer>
 800ee14:	f10d 0326 	add.w	r3, sp, #38	@ 0x26
 800ee18:	aa09      	add	r2, sp, #36	@ 0x24
 800ee1a:	a90e      	add	r1, sp, #56	@ 0x38
 800ee1c:	4620      	mov	r0, r4
 800ee1e:	f88d 7024 	strb.w	r7, [sp, #36]	@ 0x24
 800ee22:	f000 fa9b 	bl	800f35c <uxr_read_session_header>
 800ee26:	2800      	cmp	r0, #0
 800ee28:	d0dd      	beq.n	800ede6 <wait_session_status+0x36>
 800ee2a:	f89d 0024 	ldrb.w	r0, [sp, #36]	@ 0x24
 800ee2e:	2100      	movs	r1, #0
 800ee30:	f000 fb24 	bl	800f47c <uxr_stream_id_from_raw>
 800ee34:	f8bd 3026 	ldrh.w	r3, [sp, #38]	@ 0x26
 800ee38:	9304      	str	r3, [sp, #16]
 800ee3a:	f3c0 4907 	ubfx	r9, r0, #16, #8
 800ee3e:	b2c3      	uxtb	r3, r0
 800ee40:	f1b9 0f01 	cmp.w	r9, #1
 800ee44:	e9cd 000c 	strd	r0, r0, [sp, #48]	@ 0x30
 800ee48:	9303      	str	r3, [sp, #12]
 800ee4a:	f3c0 2607 	ubfx	r6, r0, #8, #8
 800ee4e:	d05d      	beq.n	800ef0c <wait_session_status+0x15c>
 800ee50:	f1b9 0f02 	cmp.w	r9, #2
 800ee54:	d01a      	beq.n	800ee8c <wait_session_status+0xdc>
 800ee56:	f1b9 0f00 	cmp.w	r9, #0
 800ee5a:	d1c4      	bne.n	800ede6 <wait_session_status+0x36>
 800ee5c:	4649      	mov	r1, r9
 800ee5e:	4648      	mov	r0, r9
 800ee60:	f000 fb0c 	bl	800f47c <uxr_stream_id_from_raw>
 800ee64:	a90e      	add	r1, sp, #56	@ 0x38
 800ee66:	4602      	mov	r2, r0
 800ee68:	900d      	str	r0, [sp, #52]	@ 0x34
 800ee6a:	4620      	mov	r0, r4
 800ee6c:	f7ff fbf4 	bl	800e658 <read_submessage_list>
 800ee70:	e7b9      	b.n	800ede6 <wait_session_status+0x36>
 800ee72:	f108 0801 	add.w	r8, r8, #1
 800ee76:	45c3      	cmp	fp, r8
 800ee78:	d001      	beq.n	800ee7e <wait_session_status+0xce>
 800ee7a:	2aff      	cmp	r2, #255	@ 0xff
 800ee7c:	d0a6      	beq.n	800edcc <wait_session_status+0x1c>
 800ee7e:	f1b2 00ff 	subs.w	r0, r2, #255	@ 0xff
 800ee82:	bf18      	it	ne
 800ee84:	2001      	movne	r0, #1
 800ee86:	b01f      	add	sp, #124	@ 0x7c
 800ee88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee8c:	4631      	mov	r1, r6
 800ee8e:	f104 0008 	add.w	r0, r4, #8
 800ee92:	f000 fbd3 	bl	800f63c <uxr_get_input_reliable_stream>
 800ee96:	9006      	str	r0, [sp, #24]
 800ee98:	2800      	cmp	r0, #0
 800ee9a:	d031      	beq.n	800ef00 <wait_session_status+0x150>
 800ee9c:	aa0e      	add	r2, sp, #56	@ 0x38
 800ee9e:	4610      	mov	r0, r2
 800eea0:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800eea2:	9207      	str	r2, [sp, #28]
 800eea4:	f7fc f854 	bl	800af50 <ucdr_buffer_remaining>
 800eea8:	4603      	mov	r3, r0
 800eeaa:	f10d 0025 	add.w	r0, sp, #37	@ 0x25
 800eeae:	9000      	str	r0, [sp, #0]
 800eeb0:	9a07      	ldr	r2, [sp, #28]
 800eeb2:	9904      	ldr	r1, [sp, #16]
 800eeb4:	9806      	ldr	r0, [sp, #24]
 800eeb6:	f007 fe1d 	bl	8016af4 <uxr_receive_reliable_message>
 800eeba:	b308      	cbz	r0, 800ef00 <wait_session_status+0x150>
 800eebc:	f89d 3025 	ldrb.w	r3, [sp, #37]	@ 0x25
 800eec0:	2b00      	cmp	r3, #0
 800eec2:	d041      	beq.n	800ef48 <wait_session_status+0x198>
 800eec4:	f8cd 8010 	str.w	r8, [sp, #16]
 800eec8:	9507      	str	r5, [sp, #28]
 800eeca:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800eece:	9d06      	ldr	r5, [sp, #24]
 800eed0:	f04f 0902 	mov.w	r9, #2
 800eed4:	e00a      	b.n	800eeec <wait_session_status+0x13c>
 800eed6:	f88d 8034 	strb.w	r8, [sp, #52]	@ 0x34
 800eeda:	f88d 6035 	strb.w	r6, [sp, #53]	@ 0x35
 800eede:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 800eee2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800eee4:	a916      	add	r1, sp, #88	@ 0x58
 800eee6:	4620      	mov	r0, r4
 800eee8:	f7ff fbb6 	bl	800e658 <read_submessage_list>
 800eeec:	2204      	movs	r2, #4
 800eeee:	a916      	add	r1, sp, #88	@ 0x58
 800eef0:	4628      	mov	r0, r5
 800eef2:	f007 fe79 	bl	8016be8 <uxr_next_input_reliable_buffer_available>
 800eef6:	2800      	cmp	r0, #0
 800eef8:	d1ed      	bne.n	800eed6 <wait_session_status+0x126>
 800eefa:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800eefe:	9d07      	ldr	r5, [sp, #28]
 800ef00:	9903      	ldr	r1, [sp, #12]
 800ef02:	4632      	mov	r2, r6
 800ef04:	4620      	mov	r0, r4
 800ef06:	f7ff fa4b 	bl	800e3a0 <write_submessage_acknack.isra.0>
 800ef0a:	e76c      	b.n	800ede6 <wait_session_status+0x36>
 800ef0c:	4631      	mov	r1, r6
 800ef0e:	f104 0008 	add.w	r0, r4, #8
 800ef12:	f000 fb89 	bl	800f628 <uxr_get_input_best_effort_stream>
 800ef16:	2800      	cmp	r0, #0
 800ef18:	f43f af65 	beq.w	800ede6 <wait_session_status+0x36>
 800ef1c:	9904      	ldr	r1, [sp, #16]
 800ef1e:	f007 fd59 	bl	80169d4 <uxr_receive_best_effort_message>
 800ef22:	2800      	cmp	r0, #0
 800ef24:	f43f af5f 	beq.w	800ede6 <wait_session_status+0x36>
 800ef28:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 800ef2c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ef2e:	a90e      	add	r1, sp, #56	@ 0x38
 800ef30:	4620      	mov	r0, r4
 800ef32:	f7ff fb91 	bl	800e658 <read_submessage_list>
 800ef36:	e756      	b.n	800ede6 <wait_session_status+0x36>
 800ef38:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800ef3a:	e9d3 0400 	ldrd	r0, r4, [r3]
 800ef3e:	47a0      	blx	r4
 800ef40:	2001      	movs	r0, #1
 800ef42:	b01f      	add	sp, #124	@ 0x7c
 800ef44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef48:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 800ef4c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ef4e:	a90e      	add	r1, sp, #56	@ 0x38
 800ef50:	4620      	mov	r0, r4
 800ef52:	f7ff fb81 	bl	800e658 <read_submessage_list>
 800ef56:	e7b5      	b.n	800eec4 <wait_session_status+0x114>

0800ef58 <uxr_delete_session_retries>:
 800ef58:	b530      	push	{r4, r5, lr}
 800ef5a:	b08f      	sub	sp, #60	@ 0x3c
 800ef5c:	4604      	mov	r4, r0
 800ef5e:	460d      	mov	r5, r1
 800ef60:	f000 fa3a 	bl	800f3d8 <uxr_session_header_offset>
 800ef64:	2300      	movs	r3, #0
 800ef66:	2210      	movs	r2, #16
 800ef68:	9000      	str	r0, [sp, #0]
 800ef6a:	a902      	add	r1, sp, #8
 800ef6c:	a806      	add	r0, sp, #24
 800ef6e:	f7fb ffad 	bl	800aecc <ucdr_init_buffer_origin_offset>
 800ef72:	a906      	add	r1, sp, #24
 800ef74:	4620      	mov	r0, r4
 800ef76:	f000 f981 	bl	800f27c <uxr_buffer_delete_session>
 800ef7a:	2200      	movs	r2, #0
 800ef7c:	4611      	mov	r1, r2
 800ef7e:	9b06      	ldr	r3, [sp, #24]
 800ef80:	4620      	mov	r0, r4
 800ef82:	f000 f9d5 	bl	800f330 <uxr_stamp_session_header>
 800ef86:	a806      	add	r0, sp, #24
 800ef88:	f7fb ffde 	bl	800af48 <ucdr_buffer_length>
 800ef8c:	462b      	mov	r3, r5
 800ef8e:	4602      	mov	r2, r0
 800ef90:	a902      	add	r1, sp, #8
 800ef92:	4620      	mov	r0, r4
 800ef94:	f7ff ff0c 	bl	800edb0 <wait_session_status>
 800ef98:	b118      	cbz	r0, 800efa2 <uxr_delete_session_retries+0x4a>
 800ef9a:	7960      	ldrb	r0, [r4, #5]
 800ef9c:	fab0 f080 	clz	r0, r0
 800efa0:	0940      	lsrs	r0, r0, #5
 800efa2:	b00f      	add	sp, #60	@ 0x3c
 800efa4:	bd30      	pop	{r4, r5, pc}
 800efa6:	bf00      	nop

0800efa8 <uxr_create_session>:
 800efa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efac:	f100 0308 	add.w	r3, r0, #8
 800efb0:	b0ab      	sub	sp, #172	@ 0xac
 800efb2:	4604      	mov	r4, r0
 800efb4:	4618      	mov	r0, r3
 800efb6:	9303      	str	r3, [sp, #12]
 800efb8:	f000 fa86 	bl	800f4c8 <uxr_reset_stream_storage>
 800efbc:	4620      	mov	r0, r4
 800efbe:	f000 fa0b 	bl	800f3d8 <uxr_session_header_offset>
 800efc2:	2300      	movs	r3, #0
 800efc4:	9000      	str	r0, [sp, #0]
 800efc6:	221c      	movs	r2, #28
 800efc8:	a90b      	add	r1, sp, #44	@ 0x2c
 800efca:	a812      	add	r0, sp, #72	@ 0x48
 800efcc:	f7fb ff7e 	bl	800aecc <ucdr_init_buffer_origin_offset>
 800efd0:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800efd2:	8a1a      	ldrh	r2, [r3, #16]
 800efd4:	3a04      	subs	r2, #4
 800efd6:	b292      	uxth	r2, r2
 800efd8:	a912      	add	r1, sp, #72	@ 0x48
 800efda:	4620      	mov	r0, r4
 800efdc:	f000 f924 	bl	800f228 <uxr_buffer_create_session>
 800efe0:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800efe2:	4620      	mov	r0, r4
 800efe4:	f000 f990 	bl	800f308 <uxr_stamp_create_session_header>
 800efe8:	a812      	add	r0, sp, #72	@ 0x48
 800efea:	f7fb ffad 	bl	800af48 <ucdr_buffer_length>
 800efee:	23ff      	movs	r3, #255	@ 0xff
 800eff0:	4683      	mov	fp, r0
 800eff2:	7163      	strb	r3, [r4, #5]
 800eff4:	f04f 080a 	mov.w	r8, #10
 800eff8:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800effa:	465a      	mov	r2, fp
 800effc:	e9d3 0500 	ldrd	r0, r5, [r3]
 800f000:	a90b      	add	r1, sp, #44	@ 0x2c
 800f002:	47a8      	blx	r5
 800f004:	f000 fb80 	bl	800f708 <uxr_millis>
 800f008:	2700      	movs	r7, #0
 800f00a:	4605      	mov	r5, r0
 800f00c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800f010:	e009      	b.n	800f026 <uxr_create_session+0x7e>
 800f012:	f000 fb79 	bl	800f708 <uxr_millis>
 800f016:	1b43      	subs	r3, r0, r5
 800f018:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	7962      	ldrb	r2, [r4, #5]
 800f020:	dd3d      	ble.n	800f09e <uxr_create_session+0xf6>
 800f022:	2aff      	cmp	r2, #255	@ 0xff
 800f024:	d13b      	bne.n	800f09e <uxr_create_session+0xf6>
 800f026:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 800f028:	a907      	add	r1, sp, #28
 800f02a:	6896      	ldr	r6, [r2, #8]
 800f02c:	6810      	ldr	r0, [r2, #0]
 800f02e:	aa08      	add	r2, sp, #32
 800f030:	47b0      	blx	r6
 800f032:	2800      	cmp	r0, #0
 800f034:	d0ed      	beq.n	800f012 <uxr_create_session+0x6a>
 800f036:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 800f03a:	a81a      	add	r0, sp, #104	@ 0x68
 800f03c:	f7fb ff58 	bl	800aef0 <ucdr_init_buffer>
 800f040:	f10d 031a 	add.w	r3, sp, #26
 800f044:	aa06      	add	r2, sp, #24
 800f046:	a91a      	add	r1, sp, #104	@ 0x68
 800f048:	4620      	mov	r0, r4
 800f04a:	f88d 7018 	strb.w	r7, [sp, #24]
 800f04e:	f000 f985 	bl	800f35c <uxr_read_session_header>
 800f052:	2800      	cmp	r0, #0
 800f054:	d0dd      	beq.n	800f012 <uxr_create_session+0x6a>
 800f056:	f89d 0018 	ldrb.w	r0, [sp, #24]
 800f05a:	2100      	movs	r1, #0
 800f05c:	f000 fa0e 	bl	800f47c <uxr_stream_id_from_raw>
 800f060:	f3c0 4907 	ubfx	r9, r0, #16, #8
 800f064:	f8bd 301a 	ldrh.w	r3, [sp, #26]
 800f068:	9302      	str	r3, [sp, #8]
 800f06a:	f1b9 0f01 	cmp.w	r9, #1
 800f06e:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 800f072:	fa5f fa80 	uxtb.w	sl, r0
 800f076:	f3c0 2607 	ubfx	r6, r0, #8, #8
 800f07a:	d056      	beq.n	800f12a <uxr_create_session+0x182>
 800f07c:	f1b9 0f02 	cmp.w	r9, #2
 800f080:	d018      	beq.n	800f0b4 <uxr_create_session+0x10c>
 800f082:	f1b9 0f00 	cmp.w	r9, #0
 800f086:	d1c4      	bne.n	800f012 <uxr_create_session+0x6a>
 800f088:	4649      	mov	r1, r9
 800f08a:	4648      	mov	r0, r9
 800f08c:	f000 f9f6 	bl	800f47c <uxr_stream_id_from_raw>
 800f090:	a91a      	add	r1, sp, #104	@ 0x68
 800f092:	4602      	mov	r2, r0
 800f094:	900a      	str	r0, [sp, #40]	@ 0x28
 800f096:	4620      	mov	r0, r4
 800f098:	f7ff fade 	bl	800e658 <read_submessage_list>
 800f09c:	e7b9      	b.n	800f012 <uxr_create_session+0x6a>
 800f09e:	f1b8 0801 	subs.w	r8, r8, #1
 800f0a2:	d001      	beq.n	800f0a8 <uxr_create_session+0x100>
 800f0a4:	2aff      	cmp	r2, #255	@ 0xff
 800f0a6:	d0a7      	beq.n	800eff8 <uxr_create_session+0x50>
 800f0a8:	2a00      	cmp	r2, #0
 800f0aa:	d05b      	beq.n	800f164 <uxr_create_session+0x1bc>
 800f0ac:	2000      	movs	r0, #0
 800f0ae:	b02b      	add	sp, #172	@ 0xac
 800f0b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0b4:	9803      	ldr	r0, [sp, #12]
 800f0b6:	4631      	mov	r1, r6
 800f0b8:	f000 fac0 	bl	800f63c <uxr_get_input_reliable_stream>
 800f0bc:	9004      	str	r0, [sp, #16]
 800f0be:	b370      	cbz	r0, 800f11e <uxr_create_session+0x176>
 800f0c0:	aa1a      	add	r2, sp, #104	@ 0x68
 800f0c2:	4610      	mov	r0, r2
 800f0c4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800f0c6:	9205      	str	r2, [sp, #20]
 800f0c8:	f7fb ff42 	bl	800af50 <ucdr_buffer_remaining>
 800f0cc:	4603      	mov	r3, r0
 800f0ce:	f10d 0019 	add.w	r0, sp, #25
 800f0d2:	9000      	str	r0, [sp, #0]
 800f0d4:	9a05      	ldr	r2, [sp, #20]
 800f0d6:	9902      	ldr	r1, [sp, #8]
 800f0d8:	9804      	ldr	r0, [sp, #16]
 800f0da:	f007 fd0b 	bl	8016af4 <uxr_receive_reliable_message>
 800f0de:	b1f0      	cbz	r0, 800f11e <uxr_create_session+0x176>
 800f0e0:	f89d 3019 	ldrb.w	r3, [sp, #25]
 800f0e4:	2b00      	cmp	r3, #0
 800f0e6:	d035      	beq.n	800f154 <uxr_create_session+0x1ac>
 800f0e8:	f8cd b008 	str.w	fp, [sp, #8]
 800f0ec:	f04f 0902 	mov.w	r9, #2
 800f0f0:	f8dd b010 	ldr.w	fp, [sp, #16]
 800f0f4:	e00a      	b.n	800f10c <uxr_create_session+0x164>
 800f0f6:	f88d a028 	strb.w	sl, [sp, #40]	@ 0x28
 800f0fa:	f88d 6029 	strb.w	r6, [sp, #41]	@ 0x29
 800f0fe:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 800f102:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f104:	a922      	add	r1, sp, #136	@ 0x88
 800f106:	4620      	mov	r0, r4
 800f108:	f7ff faa6 	bl	800e658 <read_submessage_list>
 800f10c:	2204      	movs	r2, #4
 800f10e:	a922      	add	r1, sp, #136	@ 0x88
 800f110:	4658      	mov	r0, fp
 800f112:	f007 fd69 	bl	8016be8 <uxr_next_input_reliable_buffer_available>
 800f116:	2800      	cmp	r0, #0
 800f118:	d1ed      	bne.n	800f0f6 <uxr_create_session+0x14e>
 800f11a:	f8dd b008 	ldr.w	fp, [sp, #8]
 800f11e:	4632      	mov	r2, r6
 800f120:	4651      	mov	r1, sl
 800f122:	4620      	mov	r0, r4
 800f124:	f7ff f93c 	bl	800e3a0 <write_submessage_acknack.isra.0>
 800f128:	e773      	b.n	800f012 <uxr_create_session+0x6a>
 800f12a:	9803      	ldr	r0, [sp, #12]
 800f12c:	4631      	mov	r1, r6
 800f12e:	f000 fa7b 	bl	800f628 <uxr_get_input_best_effort_stream>
 800f132:	2800      	cmp	r0, #0
 800f134:	f43f af6d 	beq.w	800f012 <uxr_create_session+0x6a>
 800f138:	9902      	ldr	r1, [sp, #8]
 800f13a:	f007 fc4b 	bl	80169d4 <uxr_receive_best_effort_message>
 800f13e:	2800      	cmp	r0, #0
 800f140:	f43f af67 	beq.w	800f012 <uxr_create_session+0x6a>
 800f144:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 800f148:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f14a:	a91a      	add	r1, sp, #104	@ 0x68
 800f14c:	4620      	mov	r0, r4
 800f14e:	f7ff fa83 	bl	800e658 <read_submessage_list>
 800f152:	e75e      	b.n	800f012 <uxr_create_session+0x6a>
 800f154:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 800f158:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f15a:	a91a      	add	r1, sp, #104	@ 0x68
 800f15c:	4620      	mov	r0, r4
 800f15e:	f7ff fa7b 	bl	800e658 <read_submessage_list>
 800f162:	e7c1      	b.n	800f0e8 <uxr_create_session+0x140>
 800f164:	9803      	ldr	r0, [sp, #12]
 800f166:	f000 f9af 	bl	800f4c8 <uxr_reset_stream_storage>
 800f16a:	2001      	movs	r0, #1
 800f16c:	b02b      	add	sp, #172	@ 0xac
 800f16e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f172:	bf00      	nop

0800f174 <uxr_prepare_stream_to_write_submessage>:
 800f174:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f178:	b082      	sub	sp, #8
 800f17a:	4606      	mov	r6, r0
 800f17c:	4610      	mov	r0, r2
 800f17e:	4614      	mov	r4, r2
 800f180:	9101      	str	r1, [sp, #4]
 800f182:	461f      	mov	r7, r3
 800f184:	f3c1 2507 	ubfx	r5, r1, #8, #8
 800f188:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 800f18c:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 800f190:	f000 fab4 	bl	800f6fc <uxr_submessage_padding>
 800f194:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800f198:	1d21      	adds	r1, r4, #4
 800f19a:	2b01      	cmp	r3, #1
 800f19c:	eb01 0a00 	add.w	sl, r1, r0
 800f1a0:	d012      	beq.n	800f1c8 <uxr_prepare_stream_to_write_submessage+0x54>
 800f1a2:	2b02      	cmp	r3, #2
 800f1a4:	d003      	beq.n	800f1ae <uxr_prepare_stream_to_write_submessage+0x3a>
 800f1a6:	2000      	movs	r0, #0
 800f1a8:	b002      	add	sp, #8
 800f1aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f1ae:	4629      	mov	r1, r5
 800f1b0:	f106 0008 	add.w	r0, r6, #8
 800f1b4:	f000 fa2e 	bl	800f614 <uxr_get_output_reliable_stream>
 800f1b8:	2800      	cmp	r0, #0
 800f1ba:	d0f4      	beq.n	800f1a6 <uxr_prepare_stream_to_write_submessage+0x32>
 800f1bc:	4651      	mov	r1, sl
 800f1be:	463a      	mov	r2, r7
 800f1c0:	f007 fec8 	bl	8016f54 <uxr_prepare_reliable_buffer_to_write>
 800f1c4:	b968      	cbnz	r0, 800f1e2 <uxr_prepare_stream_to_write_submessage+0x6e>
 800f1c6:	e7ee      	b.n	800f1a6 <uxr_prepare_stream_to_write_submessage+0x32>
 800f1c8:	4629      	mov	r1, r5
 800f1ca:	f106 0008 	add.w	r0, r6, #8
 800f1ce:	f000 fa19 	bl	800f604 <uxr_get_output_best_effort_stream>
 800f1d2:	2800      	cmp	r0, #0
 800f1d4:	d0e7      	beq.n	800f1a6 <uxr_prepare_stream_to_write_submessage+0x32>
 800f1d6:	4651      	mov	r1, sl
 800f1d8:	463a      	mov	r2, r7
 800f1da:	f007 fded 	bl	8016db8 <uxr_prepare_best_effort_buffer_to_write>
 800f1de:	2800      	cmp	r0, #0
 800f1e0:	d0e1      	beq.n	800f1a6 <uxr_prepare_stream_to_write_submessage+0x32>
 800f1e2:	464b      	mov	r3, r9
 800f1e4:	b2a2      	uxth	r2, r4
 800f1e6:	4641      	mov	r1, r8
 800f1e8:	4638      	mov	r0, r7
 800f1ea:	f000 fa47 	bl	800f67c <uxr_buffer_submessage_header>
 800f1ee:	2001      	movs	r0, #1
 800f1f0:	b002      	add	sp, #8
 800f1f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f1f6:	bf00      	nop

0800f1f8 <uxr_init_session_info>:
 800f1f8:	2300      	movs	r3, #0
 800f1fa:	f361 0307 	bfi	r3, r1, #0, #8
 800f1fe:	0e11      	lsrs	r1, r2, #24
 800f200:	f361 230f 	bfi	r3, r1, #8, #8
 800f204:	f3c2 4107 	ubfx	r1, r2, #16, #8
 800f208:	f361 4317 	bfi	r3, r1, #16, #8
 800f20c:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800f210:	f361 631f 	bfi	r3, r1, #24, #8
 800f214:	f04f 0c09 	mov.w	ip, #9
 800f218:	21ff      	movs	r1, #255	@ 0xff
 800f21a:	6003      	str	r3, [r0, #0]
 800f21c:	7102      	strb	r2, [r0, #4]
 800f21e:	f8a0 c006 	strh.w	ip, [r0, #6]
 800f222:	7141      	strb	r1, [r0, #5]
 800f224:	4770      	bx	lr
 800f226:	bf00      	nop

0800f228 <uxr_buffer_create_session>:
 800f228:	b530      	push	{r4, r5, lr}
 800f22a:	4d13      	ldr	r5, [pc, #76]	@ (800f278 <uxr_buffer_create_session+0x50>)
 800f22c:	b089      	sub	sp, #36	@ 0x24
 800f22e:	2300      	movs	r3, #0
 800f230:	9307      	str	r3, [sp, #28]
 800f232:	f8ad 201c 	strh.w	r2, [sp, #28]
 800f236:	682a      	ldr	r2, [r5, #0]
 800f238:	9200      	str	r2, [sp, #0]
 800f23a:	460c      	mov	r4, r1
 800f23c:	2201      	movs	r2, #1
 800f23e:	88a9      	ldrh	r1, [r5, #4]
 800f240:	9301      	str	r3, [sp, #4]
 800f242:	80c2      	strh	r2, [r0, #6]
 800f244:	f8ad 1006 	strh.w	r1, [sp, #6]
 800f248:	f8d0 1001 	ldr.w	r1, [r0, #1]
 800f24c:	7800      	ldrb	r0, [r0, #0]
 800f24e:	9303      	str	r3, [sp, #12]
 800f250:	f88d 2004 	strb.w	r2, [sp, #4]
 800f254:	9102      	str	r1, [sp, #8]
 800f256:	2210      	movs	r2, #16
 800f258:	4619      	mov	r1, r3
 800f25a:	f88d 000c 	strb.w	r0, [sp, #12]
 800f25e:	4620      	mov	r0, r4
 800f260:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800f264:	9306      	str	r3, [sp, #24]
 800f266:	f000 fa09 	bl	800f67c <uxr_buffer_submessage_header>
 800f26a:	4669      	mov	r1, sp
 800f26c:	4620      	mov	r0, r4
 800f26e:	f001 fa29 	bl	80106c4 <uxr_serialize_CREATE_CLIENT_Payload>
 800f272:	b009      	add	sp, #36	@ 0x24
 800f274:	bd30      	pop	{r4, r5, pc}
 800f276:	bf00      	nop
 800f278:	0801c148 	.word	0x0801c148

0800f27c <uxr_buffer_delete_session>:
 800f27c:	b510      	push	{r4, lr}
 800f27e:	4a0c      	ldr	r2, [pc, #48]	@ (800f2b0 <uxr_buffer_delete_session+0x34>)
 800f280:	b082      	sub	sp, #8
 800f282:	460c      	mov	r4, r1
 800f284:	2302      	movs	r3, #2
 800f286:	8911      	ldrh	r1, [r2, #8]
 800f288:	80c3      	strh	r3, [r0, #6]
 800f28a:	f44f 7c00 	mov.w	ip, #512	@ 0x200
 800f28e:	2300      	movs	r3, #0
 800f290:	2204      	movs	r2, #4
 800f292:	f8ad 1006 	strh.w	r1, [sp, #6]
 800f296:	4620      	mov	r0, r4
 800f298:	2103      	movs	r1, #3
 800f29a:	f8ad c004 	strh.w	ip, [sp, #4]
 800f29e:	f000 f9ed 	bl	800f67c <uxr_buffer_submessage_header>
 800f2a2:	a901      	add	r1, sp, #4
 800f2a4:	4620      	mov	r0, r4
 800f2a6:	f001 fab1 	bl	801080c <uxr_serialize_DELETE_Payload>
 800f2aa:	b002      	add	sp, #8
 800f2ac:	bd10      	pop	{r4, pc}
 800f2ae:	bf00      	nop
 800f2b0:	0801c148 	.word	0x0801c148

0800f2b4 <uxr_read_create_session_status>:
 800f2b4:	b510      	push	{r4, lr}
 800f2b6:	460b      	mov	r3, r1
 800f2b8:	b088      	sub	sp, #32
 800f2ba:	4604      	mov	r4, r0
 800f2bc:	a901      	add	r1, sp, #4
 800f2be:	4618      	mov	r0, r3
 800f2c0:	f001 fab4 	bl	801082c <uxr_deserialize_STATUS_AGENT_Payload>
 800f2c4:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800f2c8:	7163      	strb	r3, [r4, #5]
 800f2ca:	b008      	add	sp, #32
 800f2cc:	bd10      	pop	{r4, pc}
 800f2ce:	bf00      	nop

0800f2d0 <uxr_read_delete_session_status>:
 800f2d0:	b510      	push	{r4, lr}
 800f2d2:	460b      	mov	r3, r1
 800f2d4:	b082      	sub	sp, #8
 800f2d6:	4604      	mov	r4, r0
 800f2d8:	4669      	mov	r1, sp
 800f2da:	4618      	mov	r0, r3
 800f2dc:	f001 fad6 	bl	801088c <uxr_deserialize_STATUS_Payload>
 800f2e0:	88e3      	ldrh	r3, [r4, #6]
 800f2e2:	2b02      	cmp	r3, #2
 800f2e4:	d001      	beq.n	800f2ea <uxr_read_delete_session_status+0x1a>
 800f2e6:	b002      	add	sp, #8
 800f2e8:	bd10      	pop	{r4, pc}
 800f2ea:	f10d 0002 	add.w	r0, sp, #2
 800f2ee:	f7fe ffdf 	bl	800e2b0 <uxr_object_id_from_raw>
 800f2f2:	f8bd 3000 	ldrh.w	r3, [sp]
 800f2f6:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800f2fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f2fe:	bf08      	it	eq
 800f300:	7162      	strbeq	r2, [r4, #5]
 800f302:	b002      	add	sp, #8
 800f304:	bd10      	pop	{r4, pc}
 800f306:	bf00      	nop

0800f308 <uxr_stamp_create_session_header>:
 800f308:	b510      	push	{r4, lr}
 800f30a:	2208      	movs	r2, #8
 800f30c:	b08a      	sub	sp, #40	@ 0x28
 800f30e:	4604      	mov	r4, r0
 800f310:	eb0d 0002 	add.w	r0, sp, r2
 800f314:	f7fb fdec 	bl	800aef0 <ucdr_init_buffer>
 800f318:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f31c:	9400      	str	r4, [sp, #0]
 800f31e:	2300      	movs	r3, #0
 800f320:	461a      	mov	r2, r3
 800f322:	a802      	add	r0, sp, #8
 800f324:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 800f328:	f000 fba6 	bl	800fa78 <uxr_serialize_message_header>
 800f32c:	b00a      	add	sp, #40	@ 0x28
 800f32e:	bd10      	pop	{r4, pc}

0800f330 <uxr_stamp_session_header>:
 800f330:	b570      	push	{r4, r5, r6, lr}
 800f332:	4604      	mov	r4, r0
 800f334:	b08a      	sub	sp, #40	@ 0x28
 800f336:	4616      	mov	r6, r2
 800f338:	2208      	movs	r2, #8
 800f33a:	eb0d 0002 	add.w	r0, sp, r2
 800f33e:	460d      	mov	r5, r1
 800f340:	4619      	mov	r1, r3
 800f342:	f7fb fdd5 	bl	800aef0 <ucdr_init_buffer>
 800f346:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f34a:	9400      	str	r4, [sp, #0]
 800f34c:	4633      	mov	r3, r6
 800f34e:	462a      	mov	r2, r5
 800f350:	a802      	add	r0, sp, #8
 800f352:	f000 fb91 	bl	800fa78 <uxr_serialize_message_header>
 800f356:	b00a      	add	sp, #40	@ 0x28
 800f358:	bd70      	pop	{r4, r5, r6, pc}
 800f35a:	bf00      	nop

0800f35c <uxr_read_session_header>:
 800f35c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f35e:	4607      	mov	r7, r0
 800f360:	b085      	sub	sp, #20
 800f362:	4608      	mov	r0, r1
 800f364:	460c      	mov	r4, r1
 800f366:	4615      	mov	r5, r2
 800f368:	461e      	mov	r6, r3
 800f36a:	f7fb fdf1 	bl	800af50 <ucdr_buffer_remaining>
 800f36e:	2808      	cmp	r0, #8
 800f370:	d802      	bhi.n	800f378 <uxr_read_session_header+0x1c>
 800f372:	2000      	movs	r0, #0
 800f374:	b005      	add	sp, #20
 800f376:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f378:	ab03      	add	r3, sp, #12
 800f37a:	9300      	str	r3, [sp, #0]
 800f37c:	462a      	mov	r2, r5
 800f37e:	4633      	mov	r3, r6
 800f380:	f10d 010b 	add.w	r1, sp, #11
 800f384:	4620      	mov	r0, r4
 800f386:	f000 fb95 	bl	800fab4 <uxr_deserialize_message_header>
 800f38a:	783a      	ldrb	r2, [r7, #0]
 800f38c:	f89d 300b 	ldrb.w	r3, [sp, #11]
 800f390:	4293      	cmp	r3, r2
 800f392:	d1ee      	bne.n	800f372 <uxr_read_session_header+0x16>
 800f394:	061b      	lsls	r3, r3, #24
 800f396:	d41c      	bmi.n	800f3d2 <uxr_read_session_header+0x76>
 800f398:	f89d 200c 	ldrb.w	r2, [sp, #12]
 800f39c:	787b      	ldrb	r3, [r7, #1]
 800f39e:	429a      	cmp	r2, r3
 800f3a0:	d003      	beq.n	800f3aa <uxr_read_session_header+0x4e>
 800f3a2:	2001      	movs	r0, #1
 800f3a4:	f080 0001 	eor.w	r0, r0, #1
 800f3a8:	e7e4      	b.n	800f374 <uxr_read_session_header+0x18>
 800f3aa:	f89d 200d 	ldrb.w	r2, [sp, #13]
 800f3ae:	78bb      	ldrb	r3, [r7, #2]
 800f3b0:	429a      	cmp	r2, r3
 800f3b2:	f107 0102 	add.w	r1, r7, #2
 800f3b6:	d1f4      	bne.n	800f3a2 <uxr_read_session_header+0x46>
 800f3b8:	f89d 200e 	ldrb.w	r2, [sp, #14]
 800f3bc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800f3c0:	429a      	cmp	r2, r3
 800f3c2:	d1ee      	bne.n	800f3a2 <uxr_read_session_header+0x46>
 800f3c4:	f89d 200f 	ldrb.w	r2, [sp, #15]
 800f3c8:	784b      	ldrb	r3, [r1, #1]
 800f3ca:	429a      	cmp	r2, r3
 800f3cc:	d1e9      	bne.n	800f3a2 <uxr_read_session_header+0x46>
 800f3ce:	2000      	movs	r0, #0
 800f3d0:	e7e8      	b.n	800f3a4 <uxr_read_session_header+0x48>
 800f3d2:	2001      	movs	r0, #1
 800f3d4:	e7ce      	b.n	800f374 <uxr_read_session_header+0x18>
 800f3d6:	bf00      	nop

0800f3d8 <uxr_session_header_offset>:
 800f3d8:	f990 3000 	ldrsb.w	r3, [r0]
 800f3dc:	2b00      	cmp	r3, #0
 800f3de:	bfb4      	ite	lt
 800f3e0:	2004      	movlt	r0, #4
 800f3e2:	2008      	movge	r0, #8
 800f3e4:	4770      	bx	lr
 800f3e6:	bf00      	nop

0800f3e8 <uxr_init_base_object_request>:
 800f3e8:	b510      	push	{r4, lr}
 800f3ea:	88c3      	ldrh	r3, [r0, #6]
 800f3ec:	b082      	sub	sp, #8
 800f3ee:	f64f 74f4 	movw	r4, #65524	@ 0xfff4
 800f3f2:	9101      	str	r1, [sp, #4]
 800f3f4:	f1a3 010a 	sub.w	r1, r3, #10
 800f3f8:	b289      	uxth	r1, r1
 800f3fa:	42a1      	cmp	r1, r4
 800f3fc:	d80e      	bhi.n	800f41c <uxr_init_base_object_request+0x34>
 800f3fe:	3301      	adds	r3, #1
 800f400:	b29c      	uxth	r4, r3
 800f402:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800f406:	b2db      	uxtb	r3, r3
 800f408:	80c4      	strh	r4, [r0, #6]
 800f40a:	9801      	ldr	r0, [sp, #4]
 800f40c:	7011      	strb	r1, [r2, #0]
 800f40e:	7053      	strb	r3, [r2, #1]
 800f410:	1c91      	adds	r1, r2, #2
 800f412:	f7fe ff61 	bl	800e2d8 <uxr_object_id_to_raw>
 800f416:	4620      	mov	r0, r4
 800f418:	b002      	add	sp, #8
 800f41a:	bd10      	pop	{r4, pc}
 800f41c:	230a      	movs	r3, #10
 800f41e:	2100      	movs	r1, #0
 800f420:	461c      	mov	r4, r3
 800f422:	e7f1      	b.n	800f408 <uxr_init_base_object_request+0x20>

0800f424 <uxr_parse_base_object_request>:
 800f424:	b570      	push	{r4, r5, r6, lr}
 800f426:	4604      	mov	r4, r0
 800f428:	3002      	adds	r0, #2
 800f42a:	460d      	mov	r5, r1
 800f42c:	4616      	mov	r6, r2
 800f42e:	f7fe ff3f 	bl	800e2b0 <uxr_object_id_from_raw>
 800f432:	f3c0 430f 	ubfx	r3, r0, #16, #16
 800f436:	8028      	strh	r0, [r5, #0]
 800f438:	806b      	strh	r3, [r5, #2]
 800f43a:	8823      	ldrh	r3, [r4, #0]
 800f43c:	ba5b      	rev16	r3, r3
 800f43e:	8033      	strh	r3, [r6, #0]
 800f440:	bd70      	pop	{r4, r5, r6, pc}
 800f442:	bf00      	nop

0800f444 <uxr_stream_id>:
 800f444:	2901      	cmp	r1, #1
 800f446:	b082      	sub	sp, #8
 800f448:	4603      	mov	r3, r0
 800f44a:	d011      	beq.n	800f470 <uxr_stream_id+0x2c>
 800f44c:	2902      	cmp	r1, #2
 800f44e:	f04f 0c00 	mov.w	ip, #0
 800f452:	d00a      	beq.n	800f46a <uxr_stream_id+0x26>
 800f454:	2000      	movs	r0, #0
 800f456:	f36c 0007 	bfi	r0, ip, #0, #8
 800f45a:	f363 200f 	bfi	r0, r3, #8, #8
 800f45e:	f361 4017 	bfi	r0, r1, #16, #8
 800f462:	f362 601f 	bfi	r0, r2, #24, #8
 800f466:	b002      	add	sp, #8
 800f468:	4770      	bx	lr
 800f46a:	f080 0c80 	eor.w	ip, r0, #128	@ 0x80
 800f46e:	e7f1      	b.n	800f454 <uxr_stream_id+0x10>
 800f470:	f100 0c01 	add.w	ip, r0, #1
 800f474:	fa5f fc8c 	uxtb.w	ip, ip
 800f478:	e7ec      	b.n	800f454 <uxr_stream_id+0x10>
 800f47a:	bf00      	nop

0800f47c <uxr_stream_id_from_raw>:
 800f47c:	b082      	sub	sp, #8
 800f47e:	4603      	mov	r3, r0
 800f480:	b130      	cbz	r0, 800f490 <uxr_stream_id_from_raw+0x14>
 800f482:	0602      	lsls	r2, r0, #24
 800f484:	d411      	bmi.n	800f4aa <uxr_stream_id_from_raw+0x2e>
 800f486:	1e42      	subs	r2, r0, #1
 800f488:	b2d2      	uxtb	r2, r2
 800f48a:	f04f 0c01 	mov.w	ip, #1
 800f48e:	e001      	b.n	800f494 <uxr_stream_id_from_raw+0x18>
 800f490:	4684      	mov	ip, r0
 800f492:	4602      	mov	r2, r0
 800f494:	2000      	movs	r0, #0
 800f496:	f363 0007 	bfi	r0, r3, #0, #8
 800f49a:	f362 200f 	bfi	r0, r2, #8, #8
 800f49e:	f36c 4017 	bfi	r0, ip, #16, #8
 800f4a2:	f361 601f 	bfi	r0, r1, #24, #8
 800f4a6:	b002      	add	sp, #8
 800f4a8:	4770      	bx	lr
 800f4aa:	f080 0280 	eor.w	r2, r0, #128	@ 0x80
 800f4ae:	f04f 0c02 	mov.w	ip, #2
 800f4b2:	e7ef      	b.n	800f494 <uxr_stream_id_from_raw+0x18>

0800f4b4 <uxr_init_stream_storage>:
 800f4b4:	2300      	movs	r3, #0
 800f4b6:	7403      	strb	r3, [r0, #16]
 800f4b8:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 800f4bc:	f880 3044 	strb.w	r3, [r0, #68]	@ 0x44
 800f4c0:	f880 3060 	strb.w	r3, [r0, #96]	@ 0x60
 800f4c4:	4770      	bx	lr
 800f4c6:	bf00      	nop

0800f4c8 <uxr_reset_stream_storage>:
 800f4c8:	b570      	push	{r4, r5, r6, lr}
 800f4ca:	7c03      	ldrb	r3, [r0, #16]
 800f4cc:	4604      	mov	r4, r0
 800f4ce:	b153      	cbz	r3, 800f4e6 <uxr_reset_stream_storage+0x1e>
 800f4d0:	4606      	mov	r6, r0
 800f4d2:	2500      	movs	r5, #0
 800f4d4:	4630      	mov	r0, r6
 800f4d6:	f007 fc69 	bl	8016dac <uxr_reset_output_best_effort_stream>
 800f4da:	7c23      	ldrb	r3, [r4, #16]
 800f4dc:	3501      	adds	r5, #1
 800f4de:	42ab      	cmp	r3, r5
 800f4e0:	f106 0610 	add.w	r6, r6, #16
 800f4e4:	d8f6      	bhi.n	800f4d4 <uxr_reset_stream_storage+0xc>
 800f4e6:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800f4ea:	b163      	cbz	r3, 800f506 <uxr_reset_stream_storage+0x3e>
 800f4ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f4f0:	2500      	movs	r5, #0
 800f4f2:	4630      	mov	r0, r6
 800f4f4:	f007 fa6a 	bl	80169cc <uxr_reset_input_best_effort_stream>
 800f4f8:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800f4fc:	3501      	adds	r5, #1
 800f4fe:	42ab      	cmp	r3, r5
 800f500:	f106 0602 	add.w	r6, r6, #2
 800f504:	d8f5      	bhi.n	800f4f2 <uxr_reset_stream_storage+0x2a>
 800f506:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 800f50a:	b163      	cbz	r3, 800f526 <uxr_reset_stream_storage+0x5e>
 800f50c:	f104 0618 	add.w	r6, r4, #24
 800f510:	2500      	movs	r5, #0
 800f512:	4630      	mov	r0, r6
 800f514:	f007 fcf4 	bl	8016f00 <uxr_reset_output_reliable_stream>
 800f518:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 800f51c:	3501      	adds	r5, #1
 800f51e:	42ab      	cmp	r3, r5
 800f520:	f106 0628 	add.w	r6, r6, #40	@ 0x28
 800f524:	d8f5      	bhi.n	800f512 <uxr_reset_stream_storage+0x4a>
 800f526:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 800f52a:	b163      	cbz	r3, 800f546 <uxr_reset_stream_storage+0x7e>
 800f52c:	f104 0648 	add.w	r6, r4, #72	@ 0x48
 800f530:	2500      	movs	r5, #0
 800f532:	4630      	mov	r0, r6
 800f534:	f007 faba 	bl	8016aac <uxr_reset_input_reliable_stream>
 800f538:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 800f53c:	3501      	adds	r5, #1
 800f53e:	42ab      	cmp	r3, r5
 800f540:	f106 0618 	add.w	r6, r6, #24
 800f544:	d8f5      	bhi.n	800f532 <uxr_reset_stream_storage+0x6a>
 800f546:	bd70      	pop	{r4, r5, r6, pc}

0800f548 <uxr_add_output_best_effort_buffer>:
 800f548:	b510      	push	{r4, lr}
 800f54a:	7c04      	ldrb	r4, [r0, #16]
 800f54c:	f104 0c01 	add.w	ip, r4, #1
 800f550:	b082      	sub	sp, #8
 800f552:	f880 c010 	strb.w	ip, [r0, #16]
 800f556:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 800f55a:	f007 fc1d 	bl	8016d98 <uxr_init_output_best_effort_stream>
 800f55e:	2201      	movs	r2, #1
 800f560:	4611      	mov	r1, r2
 800f562:	4620      	mov	r0, r4
 800f564:	b002      	add	sp, #8
 800f566:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f56a:	f7ff bf6b 	b.w	800f444 <uxr_stream_id>
 800f56e:	bf00      	nop

0800f570 <uxr_add_output_reliable_buffer>:
 800f570:	b510      	push	{r4, lr}
 800f572:	b084      	sub	sp, #16
 800f574:	4684      	mov	ip, r0
 800f576:	f89d 0018 	ldrb.w	r0, [sp, #24]
 800f57a:	9000      	str	r0, [sp, #0]
 800f57c:	f89c 4040 	ldrb.w	r4, [ip, #64]	@ 0x40
 800f580:	2028      	movs	r0, #40	@ 0x28
 800f582:	fb00 c004 	mla	r0, r0, r4, ip
 800f586:	f104 0e01 	add.w	lr, r4, #1
 800f58a:	3018      	adds	r0, #24
 800f58c:	f88c e040 	strb.w	lr, [ip, #64]	@ 0x40
 800f590:	f007 fc7e 	bl	8016e90 <uxr_init_output_reliable_stream>
 800f594:	2201      	movs	r2, #1
 800f596:	2102      	movs	r1, #2
 800f598:	4620      	mov	r0, r4
 800f59a:	b004      	add	sp, #16
 800f59c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f5a0:	f7ff bf50 	b.w	800f444 <uxr_stream_id>

0800f5a4 <uxr_add_input_best_effort_buffer>:
 800f5a4:	b510      	push	{r4, lr}
 800f5a6:	f890 4044 	ldrb.w	r4, [r0, #68]	@ 0x44
 800f5aa:	1c62      	adds	r2, r4, #1
 800f5ac:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 800f5b0:	b082      	sub	sp, #8
 800f5b2:	f880 2044 	strb.w	r2, [r0, #68]	@ 0x44
 800f5b6:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 800f5ba:	f007 fa03 	bl	80169c4 <uxr_init_input_best_effort_stream>
 800f5be:	2200      	movs	r2, #0
 800f5c0:	2101      	movs	r1, #1
 800f5c2:	4620      	mov	r0, r4
 800f5c4:	b002      	add	sp, #8
 800f5c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f5ca:	f7ff bf3b 	b.w	800f444 <uxr_stream_id>
 800f5ce:	bf00      	nop

0800f5d0 <uxr_add_input_reliable_buffer>:
 800f5d0:	b510      	push	{r4, lr}
 800f5d2:	b084      	sub	sp, #16
 800f5d4:	4684      	mov	ip, r0
 800f5d6:	9806      	ldr	r0, [sp, #24]
 800f5d8:	9000      	str	r0, [sp, #0]
 800f5da:	f89c 4060 	ldrb.w	r4, [ip, #96]	@ 0x60
 800f5de:	2018      	movs	r0, #24
 800f5e0:	fb00 c004 	mla	r0, r0, r4, ip
 800f5e4:	f104 0e01 	add.w	lr, r4, #1
 800f5e8:	3048      	adds	r0, #72	@ 0x48
 800f5ea:	f88c e060 	strb.w	lr, [ip, #96]	@ 0x60
 800f5ee:	f007 fa31 	bl	8016a54 <uxr_init_input_reliable_stream>
 800f5f2:	2200      	movs	r2, #0
 800f5f4:	2102      	movs	r1, #2
 800f5f6:	4620      	mov	r0, r4
 800f5f8:	b004      	add	sp, #16
 800f5fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f5fe:	f7ff bf21 	b.w	800f444 <uxr_stream_id>
 800f602:	bf00      	nop

0800f604 <uxr_get_output_best_effort_stream>:
 800f604:	7c03      	ldrb	r3, [r0, #16]
 800f606:	428b      	cmp	r3, r1
 800f608:	bf8c      	ite	hi
 800f60a:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 800f60e:	2000      	movls	r0, #0
 800f610:	4770      	bx	lr
 800f612:	bf00      	nop

0800f614 <uxr_get_output_reliable_stream>:
 800f614:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800f618:	428b      	cmp	r3, r1
 800f61a:	bf83      	ittte	hi
 800f61c:	2328      	movhi	r3, #40	@ 0x28
 800f61e:	fb03 0001 	mlahi	r0, r3, r1, r0
 800f622:	3018      	addhi	r0, #24
 800f624:	2000      	movls	r0, #0
 800f626:	4770      	bx	lr

0800f628 <uxr_get_input_best_effort_stream>:
 800f628:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800f62c:	428b      	cmp	r3, r1
 800f62e:	bf86      	itte	hi
 800f630:	3121      	addhi	r1, #33	@ 0x21
 800f632:	eb00 0041 	addhi.w	r0, r0, r1, lsl #1
 800f636:	2000      	movls	r0, #0
 800f638:	4770      	bx	lr
 800f63a:	bf00      	nop

0800f63c <uxr_get_input_reliable_stream>:
 800f63c:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
 800f640:	428b      	cmp	r3, r1
 800f642:	bf83      	ittte	hi
 800f644:	2318      	movhi	r3, #24
 800f646:	fb03 0001 	mlahi	r0, r3, r1, r0
 800f64a:	3048      	addhi	r0, #72	@ 0x48
 800f64c:	2000      	movls	r0, #0
 800f64e:	4770      	bx	lr

0800f650 <uxr_output_streams_confirmed>:
 800f650:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800f654:	b183      	cbz	r3, 800f678 <uxr_output_streams_confirmed+0x28>
 800f656:	b570      	push	{r4, r5, r6, lr}
 800f658:	4606      	mov	r6, r0
 800f65a:	f100 0518 	add.w	r5, r0, #24
 800f65e:	2400      	movs	r4, #0
 800f660:	e001      	b.n	800f666 <uxr_output_streams_confirmed+0x16>
 800f662:	3528      	adds	r5, #40	@ 0x28
 800f664:	b138      	cbz	r0, 800f676 <uxr_output_streams_confirmed+0x26>
 800f666:	4628      	mov	r0, r5
 800f668:	f007 feb2 	bl	80173d0 <uxr_is_output_up_to_date>
 800f66c:	f896 3040 	ldrb.w	r3, [r6, #64]	@ 0x40
 800f670:	3401      	adds	r4, #1
 800f672:	42a3      	cmp	r3, r4
 800f674:	d8f5      	bhi.n	800f662 <uxr_output_streams_confirmed+0x12>
 800f676:	bd70      	pop	{r4, r5, r6, pc}
 800f678:	2001      	movs	r0, #1
 800f67a:	4770      	bx	lr

0800f67c <uxr_buffer_submessage_header>:
 800f67c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f67e:	4604      	mov	r4, r0
 800f680:	460e      	mov	r6, r1
 800f682:	2104      	movs	r1, #4
 800f684:	4615      	mov	r5, r2
 800f686:	461f      	mov	r7, r3
 800f688:	f7fb fc4c 	bl	800af24 <ucdr_align_to>
 800f68c:	2301      	movs	r3, #1
 800f68e:	7523      	strb	r3, [r4, #20]
 800f690:	f047 0201 	orr.w	r2, r7, #1
 800f694:	462b      	mov	r3, r5
 800f696:	4631      	mov	r1, r6
 800f698:	4620      	mov	r0, r4
 800f69a:	f000 fa2b 	bl	800faf4 <uxr_serialize_submessage_header>
 800f69e:	4620      	mov	r0, r4
 800f6a0:	f7fb fc56 	bl	800af50 <ucdr_buffer_remaining>
 800f6a4:	42a8      	cmp	r0, r5
 800f6a6:	bf34      	ite	cc
 800f6a8:	2000      	movcc	r0, #0
 800f6aa:	2001      	movcs	r0, #1
 800f6ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f6ae:	bf00      	nop

0800f6b0 <uxr_read_submessage_header>:
 800f6b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f6b4:	4604      	mov	r4, r0
 800f6b6:	460d      	mov	r5, r1
 800f6b8:	2104      	movs	r1, #4
 800f6ba:	4616      	mov	r6, r2
 800f6bc:	4698      	mov	r8, r3
 800f6be:	f7fb fc31 	bl	800af24 <ucdr_align_to>
 800f6c2:	4620      	mov	r0, r4
 800f6c4:	f7fb fc44 	bl	800af50 <ucdr_buffer_remaining>
 800f6c8:	2803      	cmp	r0, #3
 800f6ca:	bf8c      	ite	hi
 800f6cc:	2701      	movhi	r7, #1
 800f6ce:	2700      	movls	r7, #0
 800f6d0:	d802      	bhi.n	800f6d8 <uxr_read_submessage_header+0x28>
 800f6d2:	4638      	mov	r0, r7
 800f6d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f6d8:	4633      	mov	r3, r6
 800f6da:	4642      	mov	r2, r8
 800f6dc:	4620      	mov	r0, r4
 800f6de:	4629      	mov	r1, r5
 800f6e0:	f000 fa1a 	bl	800fb18 <uxr_deserialize_submessage_header>
 800f6e4:	f898 3000 	ldrb.w	r3, [r8]
 800f6e8:	f003 0201 	and.w	r2, r3, #1
 800f6ec:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800f6f0:	f888 3000 	strb.w	r3, [r8]
 800f6f4:	7522      	strb	r2, [r4, #20]
 800f6f6:	4638      	mov	r0, r7
 800f6f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800f6fc <uxr_submessage_padding>:
 800f6fc:	f010 0003 	ands.w	r0, r0, #3
 800f700:	bf18      	it	ne
 800f702:	f1c0 0004 	rsbne	r0, r0, #4
 800f706:	4770      	bx	lr

0800f708 <uxr_millis>:
 800f708:	b510      	push	{r4, lr}
 800f70a:	b084      	sub	sp, #16
 800f70c:	4669      	mov	r1, sp
 800f70e:	2001      	movs	r0, #1
 800f710:	f7f2 ffbe 	bl	8002690 <clock_gettime>
 800f714:	e89d 0015 	ldmia.w	sp, {r0, r2, r4}
 800f718:	4b06      	ldr	r3, [pc, #24]	@ (800f734 <uxr_millis+0x2c>)
 800f71a:	fba0 0103 	umull	r0, r1, r0, r3
 800f71e:	1900      	adds	r0, r0, r4
 800f720:	fb03 1102 	mla	r1, r3, r2, r1
 800f724:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 800f728:	4a03      	ldr	r2, [pc, #12]	@ (800f738 <uxr_millis+0x30>)
 800f72a:	2300      	movs	r3, #0
 800f72c:	f7f1 faa4 	bl	8000c78 <__aeabi_ldivmod>
 800f730:	b004      	add	sp, #16
 800f732:	bd10      	pop	{r4, pc}
 800f734:	3b9aca00 	.word	0x3b9aca00
 800f738:	000f4240 	.word	0x000f4240

0800f73c <uxr_nanos>:
 800f73c:	b510      	push	{r4, lr}
 800f73e:	b084      	sub	sp, #16
 800f740:	4669      	mov	r1, sp
 800f742:	2001      	movs	r0, #1
 800f744:	f7f2 ffa4 	bl	8002690 <clock_gettime>
 800f748:	4a06      	ldr	r2, [pc, #24]	@ (800f764 <uxr_nanos+0x28>)
 800f74a:	9800      	ldr	r0, [sp, #0]
 800f74c:	9902      	ldr	r1, [sp, #8]
 800f74e:	9c01      	ldr	r4, [sp, #4]
 800f750:	fba0 0302 	umull	r0, r3, r0, r2
 800f754:	1840      	adds	r0, r0, r1
 800f756:	fb02 3304 	mla	r3, r2, r4, r3
 800f75a:	eb43 71e1 	adc.w	r1, r3, r1, asr #31
 800f75e:	b004      	add	sp, #16
 800f760:	bd10      	pop	{r4, pc}
 800f762:	bf00      	nop
 800f764:	3b9aca00 	.word	0x3b9aca00

0800f768 <on_full_output_buffer_fragmented>:
 800f768:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f76c:	460c      	mov	r4, r1
 800f76e:	b08a      	sub	sp, #40	@ 0x28
 800f770:	f891 10c1 	ldrb.w	r1, [r1, #193]	@ 0xc1
 800f774:	4606      	mov	r6, r0
 800f776:	f104 0008 	add.w	r0, r4, #8
 800f77a:	f7ff ff4b 	bl	800f614 <uxr_get_output_reliable_stream>
 800f77e:	4605      	mov	r5, r0
 800f780:	f007 fe30 	bl	80173e4 <get_available_free_slots>
 800f784:	b968      	cbnz	r0, 800f7a2 <on_full_output_buffer_fragmented+0x3a>
 800f786:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	@ 0xb8
 800f78a:	4620      	mov	r0, r4
 800f78c:	4798      	blx	r3
 800f78e:	b918      	cbnz	r0, 800f798 <on_full_output_buffer_fragmented+0x30>
 800f790:	2001      	movs	r0, #1
 800f792:	b00a      	add	sp, #40	@ 0x28
 800f794:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f798:	4628      	mov	r0, r5
 800f79a:	f007 fe23 	bl	80173e4 <get_available_free_slots>
 800f79e:	2800      	cmp	r0, #0
 800f7a0:	d0f6      	beq.n	800f790 <on_full_output_buffer_fragmented+0x28>
 800f7a2:	892a      	ldrh	r2, [r5, #8]
 800f7a4:	686b      	ldr	r3, [r5, #4]
 800f7a6:	fbb3 f8f2 	udiv	r8, r3, r2
 800f7aa:	89eb      	ldrh	r3, [r5, #14]
 800f7ac:	7b29      	ldrb	r1, [r5, #12]
 800f7ae:	fbb3 f0f2 	udiv	r0, r3, r2
 800f7b2:	fb02 3310 	mls	r3, r2, r0, r3
 800f7b6:	f5c1 417f 	rsb	r1, r1, #65280	@ 0xff00
 800f7ba:	b29b      	uxth	r3, r3
 800f7bc:	fb08 f303 	mul.w	r3, r8, r3
 800f7c0:	31fc      	adds	r1, #252	@ 0xfc
 800f7c2:	f1a8 0804 	sub.w	r8, r8, #4
 800f7c6:	4441      	add	r1, r8
 800f7c8:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 800f7cc:	b28f      	uxth	r7, r1
 800f7ce:	6829      	ldr	r1, [r5, #0]
 800f7d0:	3304      	adds	r3, #4
 800f7d2:	1bd2      	subs	r2, r2, r7
 800f7d4:	4419      	add	r1, r3
 800f7d6:	f8c4 20c4 	str.w	r2, [r4, #196]	@ 0xc4
 800f7da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f7de:	9300      	str	r3, [sp, #0]
 800f7e0:	4642      	mov	r2, r8
 800f7e2:	2300      	movs	r3, #0
 800f7e4:	a802      	add	r0, sp, #8
 800f7e6:	f7fb fb71 	bl	800aecc <ucdr_init_buffer_origin_offset>
 800f7ea:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 800f7ee:	f102 0308 	add.w	r3, r2, #8
 800f7f2:	4543      	cmp	r3, r8
 800f7f4:	d928      	bls.n	800f848 <on_full_output_buffer_fragmented+0xe0>
 800f7f6:	463a      	mov	r2, r7
 800f7f8:	2300      	movs	r3, #0
 800f7fa:	210d      	movs	r1, #13
 800f7fc:	a802      	add	r0, sp, #8
 800f7fe:	f7ff ff3d 	bl	800f67c <uxr_buffer_submessage_header>
 800f802:	8929      	ldrh	r1, [r5, #8]
 800f804:	89eb      	ldrh	r3, [r5, #14]
 800f806:	fbb3 f2f1 	udiv	r2, r3, r1
 800f80a:	fb01 3312 	mls	r3, r1, r2, r3
 800f80e:	b29b      	uxth	r3, r3
 800f810:	686a      	ldr	r2, [r5, #4]
 800f812:	fbb2 f2f1 	udiv	r2, r2, r1
 800f816:	fb02 f303 	mul.w	r3, r2, r3
 800f81a:	682a      	ldr	r2, [r5, #0]
 800f81c:	f842 8003 	str.w	r8, [r2, r3]
 800f820:	89e8      	ldrh	r0, [r5, #14]
 800f822:	2101      	movs	r1, #1
 800f824:	f007 ff32 	bl	801768c <uxr_seq_num_add>
 800f828:	9904      	ldr	r1, [sp, #16]
 800f82a:	9a03      	ldr	r2, [sp, #12]
 800f82c:	81e8      	strh	r0, [r5, #14]
 800f82e:	1a52      	subs	r2, r2, r1
 800f830:	4630      	mov	r0, r6
 800f832:	f7fb fb5d 	bl	800aef0 <ucdr_init_buffer>
 800f836:	4630      	mov	r0, r6
 800f838:	4910      	ldr	r1, [pc, #64]	@ (800f87c <on_full_output_buffer_fragmented+0x114>)
 800f83a:	4622      	mov	r2, r4
 800f83c:	f7fb fb2c 	bl	800ae98 <ucdr_set_on_full_buffer_callback>
 800f840:	2000      	movs	r0, #0
 800f842:	b00a      	add	sp, #40	@ 0x28
 800f844:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f848:	b292      	uxth	r2, r2
 800f84a:	2302      	movs	r3, #2
 800f84c:	210d      	movs	r1, #13
 800f84e:	a802      	add	r0, sp, #8
 800f850:	f7ff ff14 	bl	800f67c <uxr_buffer_submessage_header>
 800f854:	f8d4 30c4 	ldr.w	r3, [r4, #196]	@ 0xc4
 800f858:	8928      	ldrh	r0, [r5, #8]
 800f85a:	f103 0208 	add.w	r2, r3, #8
 800f85e:	89eb      	ldrh	r3, [r5, #14]
 800f860:	fbb3 f1f0 	udiv	r1, r3, r0
 800f864:	fb00 3311 	mls	r3, r0, r1, r3
 800f868:	b29b      	uxth	r3, r3
 800f86a:	6869      	ldr	r1, [r5, #4]
 800f86c:	fbb1 f1f0 	udiv	r1, r1, r0
 800f870:	fb01 f303 	mul.w	r3, r1, r3
 800f874:	6829      	ldr	r1, [r5, #0]
 800f876:	50ca      	str	r2, [r1, r3]
 800f878:	e7d2      	b.n	800f820 <on_full_output_buffer_fragmented+0xb8>
 800f87a:	bf00      	nop
 800f87c:	0800f769 	.word	0x0800f769

0800f880 <uxr_prepare_output_stream>:
 800f880:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f882:	b087      	sub	sp, #28
 800f884:	2707      	movs	r7, #7
 800f886:	9202      	str	r2, [sp, #8]
 800f888:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800f88a:	2500      	movs	r5, #0
 800f88c:	3204      	adds	r2, #4
 800f88e:	e9cd 7500 	strd	r7, r5, [sp]
 800f892:	461c      	mov	r4, r3
 800f894:	4606      	mov	r6, r0
 800f896:	f7ff fc6d 	bl	800f174 <uxr_prepare_stream_to_write_submessage>
 800f89a:	f080 0201 	eor.w	r2, r0, #1
 800f89e:	b2d2      	uxtb	r2, r2
 800f8a0:	75a2      	strb	r2, [r4, #22]
 800f8a2:	b112      	cbz	r2, 800f8aa <uxr_prepare_output_stream+0x2a>
 800f8a4:	4628      	mov	r0, r5
 800f8a6:	b007      	add	sp, #28
 800f8a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f8aa:	aa05      	add	r2, sp, #20
 800f8ac:	9902      	ldr	r1, [sp, #8]
 800f8ae:	4630      	mov	r0, r6
 800f8b0:	f7ff fd9a 	bl	800f3e8 <uxr_init_base_object_request>
 800f8b4:	a905      	add	r1, sp, #20
 800f8b6:	4605      	mov	r5, r0
 800f8b8:	4620      	mov	r0, r4
 800f8ba:	f001 f865 	bl	8010988 <uxr_serialize_WRITE_DATA_Payload_Data>
 800f8be:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 800f8c2:	69a6      	ldr	r6, [r4, #24]
 800f8c4:	69e7      	ldr	r7, [r4, #28]
 800f8c6:	1a52      	subs	r2, r2, r1
 800f8c8:	4620      	mov	r0, r4
 800f8ca:	f7fb fb11 	bl	800aef0 <ucdr_init_buffer>
 800f8ce:	4620      	mov	r0, r4
 800f8d0:	463a      	mov	r2, r7
 800f8d2:	4631      	mov	r1, r6
 800f8d4:	f7fb fae0 	bl	800ae98 <ucdr_set_on_full_buffer_callback>
 800f8d8:	4628      	mov	r0, r5
 800f8da:	b007      	add	sp, #28
 800f8dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f8de:	bf00      	nop

0800f8e0 <uxr_prepare_output_stream_fragmented>:
 800f8e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8e4:	b093      	sub	sp, #76	@ 0x4c
 800f8e6:	4605      	mov	r5, r0
 800f8e8:	9107      	str	r1, [sp, #28]
 800f8ea:	3008      	adds	r0, #8
 800f8ec:	f3c1 2107 	ubfx	r1, r1, #8, #8
 800f8f0:	9303      	str	r3, [sp, #12]
 800f8f2:	9206      	str	r2, [sp, #24]
 800f8f4:	f7ff fe8e 	bl	800f614 <uxr_get_output_reliable_stream>
 800f8f8:	f89d 301e 	ldrb.w	r3, [sp, #30]
 800f8fc:	2b01      	cmp	r3, #1
 800f8fe:	f000 8095 	beq.w	800fa2c <uxr_prepare_output_stream_fragmented+0x14c>
 800f902:	4604      	mov	r4, r0
 800f904:	2800      	cmp	r0, #0
 800f906:	f000 8091 	beq.w	800fa2c <uxr_prepare_output_stream_fragmented+0x14c>
 800f90a:	f007 fd6b 	bl	80173e4 <get_available_free_slots>
 800f90e:	2800      	cmp	r0, #0
 800f910:	f000 8087 	beq.w	800fa22 <uxr_prepare_output_stream_fragmented+0x142>
 800f914:	8922      	ldrh	r2, [r4, #8]
 800f916:	89e7      	ldrh	r7, [r4, #14]
 800f918:	fbb7 f3f2 	udiv	r3, r7, r2
 800f91c:	fb02 7313 	mls	r3, r2, r3, r7
 800f920:	b29b      	uxth	r3, r3
 800f922:	6861      	ldr	r1, [r4, #4]
 800f924:	fbb1 f1f2 	udiv	r1, r1, r2
 800f928:	6822      	ldr	r2, [r4, #0]
 800f92a:	9105      	str	r1, [sp, #20]
 800f92c:	fb01 f303 	mul.w	r3, r1, r3
 800f930:	3304      	adds	r3, #4
 800f932:	eb02 0903 	add.w	r9, r2, r3
 800f936:	7b23      	ldrb	r3, [r4, #12]
 800f938:	f859 8c04 	ldr.w	r8, [r9, #-4]
 800f93c:	4543      	cmp	r3, r8
 800f93e:	f1a1 0b04 	sub.w	fp, r1, #4
 800f942:	d37f      	bcc.n	800fa44 <uxr_prepare_output_stream_fragmented+0x164>
 800f944:	f1ab 0a04 	sub.w	sl, fp, #4
 800f948:	ebaa 0a03 	sub.w	sl, sl, r3
 800f94c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800f94e:	f8cd 8000 	str.w	r8, [sp]
 800f952:	fa1f f38a 	uxth.w	r3, sl
 800f956:	9304      	str	r3, [sp, #16]
 800f958:	465a      	mov	r2, fp
 800f95a:	2300      	movs	r3, #0
 800f95c:	4649      	mov	r1, r9
 800f95e:	a80a      	add	r0, sp, #40	@ 0x28
 800f960:	f7fb fab4 	bl	800aecc <ucdr_init_buffer_origin_offset>
 800f964:	f106 0a08 	add.w	sl, r6, #8
 800f968:	45da      	cmp	sl, fp
 800f96a:	bf2c      	ite	cs
 800f96c:	2300      	movcs	r3, #0
 800f96e:	2301      	movcc	r3, #1
 800f970:	9a04      	ldr	r2, [sp, #16]
 800f972:	005b      	lsls	r3, r3, #1
 800f974:	210d      	movs	r1, #13
 800f976:	a80a      	add	r0, sp, #40	@ 0x28
 800f978:	f7ff fe80 	bl	800f67c <uxr_buffer_submessage_header>
 800f97c:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 800f980:	fbb7 f2fc 	udiv	r2, r7, ip
 800f984:	fb0c 7212 	mls	r2, ip, r2, r7
 800f988:	b292      	uxth	r2, r2
 800f98a:	6863      	ldr	r3, [r4, #4]
 800f98c:	fbb3 f3fc 	udiv	r3, r3, ip
 800f990:	fb02 f303 	mul.w	r3, r2, r3
 800f994:	6822      	ldr	r2, [r4, #0]
 800f996:	2101      	movs	r1, #1
 800f998:	f842 b003 	str.w	fp, [r2, r3]
 800f99c:	4638      	mov	r0, r7
 800f99e:	f007 fe75 	bl	801768c <uxr_seq_num_add>
 800f9a2:	9b05      	ldr	r3, [sp, #20]
 800f9a4:	9e03      	ldr	r6, [sp, #12]
 800f9a6:	f1a3 0208 	sub.w	r2, r3, #8
 800f9aa:	f108 0104 	add.w	r1, r8, #4
 800f9ae:	4607      	mov	r7, r0
 800f9b0:	eba2 0208 	sub.w	r2, r2, r8
 800f9b4:	4449      	add	r1, r9
 800f9b6:	4630      	mov	r0, r6
 800f9b8:	f7fb fa9a 	bl	800aef0 <ucdr_init_buffer>
 800f9bc:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800f9be:	81e7      	strh	r7, [r4, #14]
 800f9c0:	1d1a      	adds	r2, r3, #4
 800f9c2:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 800f9c6:	bf28      	it	cs
 800f9c8:	2200      	movcs	r2, #0
 800f9ca:	2300      	movs	r3, #0
 800f9cc:	b292      	uxth	r2, r2
 800f9ce:	2107      	movs	r1, #7
 800f9d0:	4630      	mov	r0, r6
 800f9d2:	f7ff fe53 	bl	800f67c <uxr_buffer_submessage_header>
 800f9d6:	9906      	ldr	r1, [sp, #24]
 800f9d8:	aa09      	add	r2, sp, #36	@ 0x24
 800f9da:	4628      	mov	r0, r5
 800f9dc:	f7ff fd04 	bl	800f3e8 <uxr_init_base_object_request>
 800f9e0:	4604      	mov	r4, r0
 800f9e2:	b320      	cbz	r0, 800fa2e <uxr_prepare_output_stream_fragmented+0x14e>
 800f9e4:	9e03      	ldr	r6, [sp, #12]
 800f9e6:	a909      	add	r1, sp, #36	@ 0x24
 800f9e8:	4630      	mov	r0, r6
 800f9ea:	f000 ffcd 	bl	8010988 <uxr_serialize_WRITE_DATA_Payload_Data>
 800f9ee:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 800f9f2:	4630      	mov	r0, r6
 800f9f4:	1a52      	subs	r2, r2, r1
 800f9f6:	f7fb fa7b 	bl	800aef0 <ucdr_init_buffer>
 800f9fa:	9b07      	ldr	r3, [sp, #28]
 800f9fc:	f8c5 30c0 	str.w	r3, [r5, #192]	@ 0xc0
 800fa00:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800fa02:	f8c5 30b8 	str.w	r3, [r5, #184]	@ 0xb8
 800fa06:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800fa08:	491a      	ldr	r1, [pc, #104]	@ (800fa74 <uxr_prepare_output_stream_fragmented+0x194>)
 800fa0a:	f8c5 a0c4 	str.w	sl, [r5, #196]	@ 0xc4
 800fa0e:	4630      	mov	r0, r6
 800fa10:	f8c5 30bc 	str.w	r3, [r5, #188]	@ 0xbc
 800fa14:	462a      	mov	r2, r5
 800fa16:	f7fb fa3f 	bl	800ae98 <ucdr_set_on_full_buffer_callback>
 800fa1a:	4620      	mov	r0, r4
 800fa1c:	b013      	add	sp, #76	@ 0x4c
 800fa1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa22:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800fa24:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800fa26:	4628      	mov	r0, r5
 800fa28:	4798      	blx	r3
 800fa2a:	b920      	cbnz	r0, 800fa36 <uxr_prepare_output_stream_fragmented+0x156>
 800fa2c:	2400      	movs	r4, #0
 800fa2e:	4620      	mov	r0, r4
 800fa30:	b013      	add	sp, #76	@ 0x4c
 800fa32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa36:	4620      	mov	r0, r4
 800fa38:	f007 fcd4 	bl	80173e4 <get_available_free_slots>
 800fa3c:	2800      	cmp	r0, #0
 800fa3e:	f47f af69 	bne.w	800f914 <uxr_prepare_output_stream_fragmented+0x34>
 800fa42:	e7f3      	b.n	800fa2c <uxr_prepare_output_stream_fragmented+0x14c>
 800fa44:	4638      	mov	r0, r7
 800fa46:	2101      	movs	r1, #1
 800fa48:	f007 fe20 	bl	801768c <uxr_seq_num_add>
 800fa4c:	8921      	ldrh	r1, [r4, #8]
 800fa4e:	fbb0 f2f1 	udiv	r2, r0, r1
 800fa52:	fb01 0212 	mls	r2, r1, r2, r0
 800fa56:	b292      	uxth	r2, r2
 800fa58:	6863      	ldr	r3, [r4, #4]
 800fa5a:	fbb3 f3f1 	udiv	r3, r3, r1
 800fa5e:	fb02 f303 	mul.w	r3, r2, r3
 800fa62:	6822      	ldr	r2, [r4, #0]
 800fa64:	3304      	adds	r3, #4
 800fa66:	eb02 0903 	add.w	r9, r2, r3
 800fa6a:	4607      	mov	r7, r0
 800fa6c:	7b23      	ldrb	r3, [r4, #12]
 800fa6e:	f859 8c04 	ldr.w	r8, [r9, #-4]
 800fa72:	e767      	b.n	800f944 <uxr_prepare_output_stream_fragmented+0x64>
 800fa74:	0800f769 	.word	0x0800f769

0800fa78 <uxr_serialize_message_header>:
 800fa78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fa7c:	4617      	mov	r7, r2
 800fa7e:	4604      	mov	r4, r0
 800fa80:	461e      	mov	r6, r3
 800fa82:	460d      	mov	r5, r1
 800fa84:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800fa88:	f7f9 ff72 	bl	8009970 <ucdr_serialize_uint8_t>
 800fa8c:	4639      	mov	r1, r7
 800fa8e:	4620      	mov	r0, r4
 800fa90:	f7f9 ff6e 	bl	8009970 <ucdr_serialize_uint8_t>
 800fa94:	4632      	mov	r2, r6
 800fa96:	2101      	movs	r1, #1
 800fa98:	4620      	mov	r0, r4
 800fa9a:	f7fa f81f 	bl	8009adc <ucdr_serialize_endian_uint16_t>
 800fa9e:	062b      	lsls	r3, r5, #24
 800faa0:	d501      	bpl.n	800faa6 <uxr_serialize_message_header+0x2e>
 800faa2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800faa6:	4641      	mov	r1, r8
 800faa8:	4620      	mov	r0, r4
 800faaa:	2204      	movs	r2, #4
 800faac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fab0:	f7fe b84a 	b.w	800db48 <ucdr_serialize_array_uint8_t>

0800fab4 <uxr_deserialize_message_header>:
 800fab4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fab8:	4617      	mov	r7, r2
 800faba:	4604      	mov	r4, r0
 800fabc:	461e      	mov	r6, r3
 800fabe:	460d      	mov	r5, r1
 800fac0:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800fac4:	f7f9 ff6a 	bl	800999c <ucdr_deserialize_uint8_t>
 800fac8:	4639      	mov	r1, r7
 800faca:	4620      	mov	r0, r4
 800facc:	f7f9 ff66 	bl	800999c <ucdr_deserialize_uint8_t>
 800fad0:	4632      	mov	r2, r6
 800fad2:	2101      	movs	r1, #1
 800fad4:	4620      	mov	r0, r4
 800fad6:	f7fa f8f7 	bl	8009cc8 <ucdr_deserialize_endian_uint16_t>
 800fada:	f995 3000 	ldrsb.w	r3, [r5]
 800fade:	2b00      	cmp	r3, #0
 800fae0:	da01      	bge.n	800fae6 <uxr_deserialize_message_header+0x32>
 800fae2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fae6:	4641      	mov	r1, r8
 800fae8:	4620      	mov	r0, r4
 800faea:	2204      	movs	r2, #4
 800faec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800faf0:	f7fe b88e 	b.w	800dc10 <ucdr_deserialize_array_uint8_t>

0800faf4 <uxr_serialize_submessage_header>:
 800faf4:	b570      	push	{r4, r5, r6, lr}
 800faf6:	4616      	mov	r6, r2
 800faf8:	4604      	mov	r4, r0
 800fafa:	461d      	mov	r5, r3
 800fafc:	f7f9 ff38 	bl	8009970 <ucdr_serialize_uint8_t>
 800fb00:	4631      	mov	r1, r6
 800fb02:	4620      	mov	r0, r4
 800fb04:	f7f9 ff34 	bl	8009970 <ucdr_serialize_uint8_t>
 800fb08:	462a      	mov	r2, r5
 800fb0a:	4620      	mov	r0, r4
 800fb0c:	2101      	movs	r1, #1
 800fb0e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800fb12:	f7f9 bfe3 	b.w	8009adc <ucdr_serialize_endian_uint16_t>
 800fb16:	bf00      	nop

0800fb18 <uxr_deserialize_submessage_header>:
 800fb18:	b570      	push	{r4, r5, r6, lr}
 800fb1a:	4616      	mov	r6, r2
 800fb1c:	4604      	mov	r4, r0
 800fb1e:	461d      	mov	r5, r3
 800fb20:	f7f9 ff3c 	bl	800999c <ucdr_deserialize_uint8_t>
 800fb24:	4631      	mov	r1, r6
 800fb26:	4620      	mov	r0, r4
 800fb28:	f7f9 ff38 	bl	800999c <ucdr_deserialize_uint8_t>
 800fb2c:	462a      	mov	r2, r5
 800fb2e:	4620      	mov	r0, r4
 800fb30:	2101      	movs	r1, #1
 800fb32:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800fb36:	f7fa b8c7 	b.w	8009cc8 <ucdr_deserialize_endian_uint16_t>
 800fb3a:	bf00      	nop

0800fb3c <uxr_serialize_CLIENT_Representation>:
 800fb3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fb40:	2204      	movs	r2, #4
 800fb42:	460e      	mov	r6, r1
 800fb44:	4605      	mov	r5, r0
 800fb46:	f7fd ffff 	bl	800db48 <ucdr_serialize_array_uint8_t>
 800fb4a:	2202      	movs	r2, #2
 800fb4c:	1d31      	adds	r1, r6, #4
 800fb4e:	4604      	mov	r4, r0
 800fb50:	4628      	mov	r0, r5
 800fb52:	f7fd fff9 	bl	800db48 <ucdr_serialize_array_uint8_t>
 800fb56:	2202      	movs	r2, #2
 800fb58:	4004      	ands	r4, r0
 800fb5a:	1db1      	adds	r1, r6, #6
 800fb5c:	4628      	mov	r0, r5
 800fb5e:	f7fd fff3 	bl	800db48 <ucdr_serialize_array_uint8_t>
 800fb62:	b2e4      	uxtb	r4, r4
 800fb64:	2204      	movs	r2, #4
 800fb66:	4004      	ands	r4, r0
 800fb68:	f106 0108 	add.w	r1, r6, #8
 800fb6c:	4628      	mov	r0, r5
 800fb6e:	f7fd ffeb 	bl	800db48 <ucdr_serialize_array_uint8_t>
 800fb72:	7b31      	ldrb	r1, [r6, #12]
 800fb74:	ea00 0804 	and.w	r8, r0, r4
 800fb78:	4628      	mov	r0, r5
 800fb7a:	f7f9 fef9 	bl	8009970 <ucdr_serialize_uint8_t>
 800fb7e:	7b71      	ldrb	r1, [r6, #13]
 800fb80:	ea08 0800 	and.w	r8, r8, r0
 800fb84:	4628      	mov	r0, r5
 800fb86:	f7f9 fec5 	bl	8009914 <ucdr_serialize_bool>
 800fb8a:	7b73      	ldrb	r3, [r6, #13]
 800fb8c:	ea08 0800 	and.w	r8, r8, r0
 800fb90:	b93b      	cbnz	r3, 800fba2 <uxr_serialize_CLIENT_Representation+0x66>
 800fb92:	8bb1      	ldrh	r1, [r6, #28]
 800fb94:	4628      	mov	r0, r5
 800fb96:	f7f9 ff17 	bl	80099c8 <ucdr_serialize_uint16_t>
 800fb9a:	ea08 0000 	and.w	r0, r8, r0
 800fb9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fba2:	6931      	ldr	r1, [r6, #16]
 800fba4:	4628      	mov	r0, r5
 800fba6:	f7fa f8ff 	bl	8009da8 <ucdr_serialize_uint32_t>
 800fbaa:	6933      	ldr	r3, [r6, #16]
 800fbac:	b1e3      	cbz	r3, 800fbe8 <uxr_serialize_CLIENT_Representation+0xac>
 800fbae:	b1c0      	cbz	r0, 800fbe2 <uxr_serialize_CLIENT_Representation+0xa6>
 800fbb0:	4637      	mov	r7, r6
 800fbb2:	f04f 0900 	mov.w	r9, #0
 800fbb6:	e001      	b.n	800fbbc <uxr_serialize_CLIENT_Representation+0x80>
 800fbb8:	3708      	adds	r7, #8
 800fbba:	b194      	cbz	r4, 800fbe2 <uxr_serialize_CLIENT_Representation+0xa6>
 800fbbc:	6979      	ldr	r1, [r7, #20]
 800fbbe:	4628      	mov	r0, r5
 800fbc0:	f006 fe28 	bl	8016814 <ucdr_serialize_string>
 800fbc4:	69b9      	ldr	r1, [r7, #24]
 800fbc6:	4604      	mov	r4, r0
 800fbc8:	4628      	mov	r0, r5
 800fbca:	f006 fe23 	bl	8016814 <ucdr_serialize_string>
 800fbce:	6933      	ldr	r3, [r6, #16]
 800fbd0:	f109 0901 	add.w	r9, r9, #1
 800fbd4:	4004      	ands	r4, r0
 800fbd6:	4599      	cmp	r9, r3
 800fbd8:	b2e4      	uxtb	r4, r4
 800fbda:	d3ed      	bcc.n	800fbb8 <uxr_serialize_CLIENT_Representation+0x7c>
 800fbdc:	ea08 0804 	and.w	r8, r8, r4
 800fbe0:	e7d7      	b.n	800fb92 <uxr_serialize_CLIENT_Representation+0x56>
 800fbe2:	f04f 0800 	mov.w	r8, #0
 800fbe6:	e7d4      	b.n	800fb92 <uxr_serialize_CLIENT_Representation+0x56>
 800fbe8:	ea08 0800 	and.w	r8, r8, r0
 800fbec:	e7d1      	b.n	800fb92 <uxr_serialize_CLIENT_Representation+0x56>
 800fbee:	bf00      	nop

0800fbf0 <uxr_deserialize_CLIENT_Representation>:
 800fbf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fbf4:	2204      	movs	r2, #4
 800fbf6:	460c      	mov	r4, r1
 800fbf8:	4605      	mov	r5, r0
 800fbfa:	f7fe f809 	bl	800dc10 <ucdr_deserialize_array_uint8_t>
 800fbfe:	2202      	movs	r2, #2
 800fc00:	1d21      	adds	r1, r4, #4
 800fc02:	4606      	mov	r6, r0
 800fc04:	4628      	mov	r0, r5
 800fc06:	f7fe f803 	bl	800dc10 <ucdr_deserialize_array_uint8_t>
 800fc0a:	2202      	movs	r2, #2
 800fc0c:	4006      	ands	r6, r0
 800fc0e:	1da1      	adds	r1, r4, #6
 800fc10:	4628      	mov	r0, r5
 800fc12:	f7fd fffd 	bl	800dc10 <ucdr_deserialize_array_uint8_t>
 800fc16:	b2f6      	uxtb	r6, r6
 800fc18:	2204      	movs	r2, #4
 800fc1a:	4006      	ands	r6, r0
 800fc1c:	f104 0108 	add.w	r1, r4, #8
 800fc20:	4628      	mov	r0, r5
 800fc22:	f7fd fff5 	bl	800dc10 <ucdr_deserialize_array_uint8_t>
 800fc26:	f104 010c 	add.w	r1, r4, #12
 800fc2a:	ea00 0706 	and.w	r7, r0, r6
 800fc2e:	4628      	mov	r0, r5
 800fc30:	f7f9 feb4 	bl	800999c <ucdr_deserialize_uint8_t>
 800fc34:	f104 010d 	add.w	r1, r4, #13
 800fc38:	4007      	ands	r7, r0
 800fc3a:	4628      	mov	r0, r5
 800fc3c:	f7f9 fe80 	bl	8009940 <ucdr_deserialize_bool>
 800fc40:	7b63      	ldrb	r3, [r4, #13]
 800fc42:	4007      	ands	r7, r0
 800fc44:	b93b      	cbnz	r3, 800fc56 <uxr_deserialize_CLIENT_Representation+0x66>
 800fc46:	f104 011c 	add.w	r1, r4, #28
 800fc4a:	4628      	mov	r0, r5
 800fc4c:	f7f9 ffc0 	bl	8009bd0 <ucdr_deserialize_uint16_t>
 800fc50:	4038      	ands	r0, r7
 800fc52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fc56:	f104 0110 	add.w	r1, r4, #16
 800fc5a:	4628      	mov	r0, r5
 800fc5c:	f7fa f9ce 	bl	8009ffc <ucdr_deserialize_uint32_t>
 800fc60:	6923      	ldr	r3, [r4, #16]
 800fc62:	2b01      	cmp	r3, #1
 800fc64:	d903      	bls.n	800fc6e <uxr_deserialize_CLIENT_Representation+0x7e>
 800fc66:	2301      	movs	r3, #1
 800fc68:	75ab      	strb	r3, [r5, #22]
 800fc6a:	2700      	movs	r7, #0
 800fc6c:	e7eb      	b.n	800fc46 <uxr_deserialize_CLIENT_Representation+0x56>
 800fc6e:	b30b      	cbz	r3, 800fcb4 <uxr_deserialize_CLIENT_Representation+0xc4>
 800fc70:	2800      	cmp	r0, #0
 800fc72:	d0fa      	beq.n	800fc6a <uxr_deserialize_CLIENT_Representation+0x7a>
 800fc74:	46a0      	mov	r8, r4
 800fc76:	f04f 0900 	mov.w	r9, #0
 800fc7a:	e003      	b.n	800fc84 <uxr_deserialize_CLIENT_Representation+0x94>
 800fc7c:	f108 0808 	add.w	r8, r8, #8
 800fc80:	2e00      	cmp	r6, #0
 800fc82:	d0f2      	beq.n	800fc6a <uxr_deserialize_CLIENT_Representation+0x7a>
 800fc84:	f8d8 1014 	ldr.w	r1, [r8, #20]
 800fc88:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fc8c:	4628      	mov	r0, r5
 800fc8e:	f006 fdcf 	bl	8016830 <ucdr_deserialize_string>
 800fc92:	f8d8 1018 	ldr.w	r1, [r8, #24]
 800fc96:	4606      	mov	r6, r0
 800fc98:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fc9c:	4628      	mov	r0, r5
 800fc9e:	f006 fdc7 	bl	8016830 <ucdr_deserialize_string>
 800fca2:	6923      	ldr	r3, [r4, #16]
 800fca4:	f109 0901 	add.w	r9, r9, #1
 800fca8:	4006      	ands	r6, r0
 800fcaa:	4599      	cmp	r9, r3
 800fcac:	b2f6      	uxtb	r6, r6
 800fcae:	d3e5      	bcc.n	800fc7c <uxr_deserialize_CLIENT_Representation+0x8c>
 800fcb0:	4037      	ands	r7, r6
 800fcb2:	e7c8      	b.n	800fc46 <uxr_deserialize_CLIENT_Representation+0x56>
 800fcb4:	4007      	ands	r7, r0
 800fcb6:	e7c6      	b.n	800fc46 <uxr_deserialize_CLIENT_Representation+0x56>

0800fcb8 <uxr_serialize_AGENT_Representation>:
 800fcb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fcbc:	2204      	movs	r2, #4
 800fcbe:	460f      	mov	r7, r1
 800fcc0:	4605      	mov	r5, r0
 800fcc2:	f7fd ff41 	bl	800db48 <ucdr_serialize_array_uint8_t>
 800fcc6:	2202      	movs	r2, #2
 800fcc8:	4604      	mov	r4, r0
 800fcca:	1d39      	adds	r1, r7, #4
 800fccc:	4628      	mov	r0, r5
 800fcce:	f7fd ff3b 	bl	800db48 <ucdr_serialize_array_uint8_t>
 800fcd2:	4020      	ands	r0, r4
 800fcd4:	2202      	movs	r2, #2
 800fcd6:	b2c4      	uxtb	r4, r0
 800fcd8:	1db9      	adds	r1, r7, #6
 800fcda:	4628      	mov	r0, r5
 800fcdc:	f7fd ff34 	bl	800db48 <ucdr_serialize_array_uint8_t>
 800fce0:	7a39      	ldrb	r1, [r7, #8]
 800fce2:	4004      	ands	r4, r0
 800fce4:	4628      	mov	r0, r5
 800fce6:	f7f9 fe15 	bl	8009914 <ucdr_serialize_bool>
 800fcea:	7a3b      	ldrb	r3, [r7, #8]
 800fcec:	ea00 0804 	and.w	r8, r0, r4
 800fcf0:	b913      	cbnz	r3, 800fcf8 <uxr_serialize_AGENT_Representation+0x40>
 800fcf2:	4640      	mov	r0, r8
 800fcf4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fcf8:	68f9      	ldr	r1, [r7, #12]
 800fcfa:	4628      	mov	r0, r5
 800fcfc:	f7fa f854 	bl	8009da8 <ucdr_serialize_uint32_t>
 800fd00:	68fb      	ldr	r3, [r7, #12]
 800fd02:	b303      	cbz	r3, 800fd46 <uxr_serialize_AGENT_Representation+0x8e>
 800fd04:	b1d0      	cbz	r0, 800fd3c <uxr_serialize_AGENT_Representation+0x84>
 800fd06:	463e      	mov	r6, r7
 800fd08:	f04f 0900 	mov.w	r9, #0
 800fd0c:	e001      	b.n	800fd12 <uxr_serialize_AGENT_Representation+0x5a>
 800fd0e:	3608      	adds	r6, #8
 800fd10:	b1a4      	cbz	r4, 800fd3c <uxr_serialize_AGENT_Representation+0x84>
 800fd12:	6931      	ldr	r1, [r6, #16]
 800fd14:	4628      	mov	r0, r5
 800fd16:	f006 fd7d 	bl	8016814 <ucdr_serialize_string>
 800fd1a:	6971      	ldr	r1, [r6, #20]
 800fd1c:	4604      	mov	r4, r0
 800fd1e:	4628      	mov	r0, r5
 800fd20:	f006 fd78 	bl	8016814 <ucdr_serialize_string>
 800fd24:	68fb      	ldr	r3, [r7, #12]
 800fd26:	f109 0901 	add.w	r9, r9, #1
 800fd2a:	4004      	ands	r4, r0
 800fd2c:	4599      	cmp	r9, r3
 800fd2e:	b2e4      	uxtb	r4, r4
 800fd30:	d3ed      	bcc.n	800fd0e <uxr_serialize_AGENT_Representation+0x56>
 800fd32:	ea08 0804 	and.w	r8, r8, r4
 800fd36:	4640      	mov	r0, r8
 800fd38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fd3c:	f04f 0800 	mov.w	r8, #0
 800fd40:	4640      	mov	r0, r8
 800fd42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fd46:	ea08 0800 	and.w	r8, r8, r0
 800fd4a:	e7d2      	b.n	800fcf2 <uxr_serialize_AGENT_Representation+0x3a>

0800fd4c <uxr_serialize_DATAWRITER_Representation>:
 800fd4c:	b570      	push	{r4, r5, r6, lr}
 800fd4e:	460d      	mov	r5, r1
 800fd50:	7809      	ldrb	r1, [r1, #0]
 800fd52:	4606      	mov	r6, r0
 800fd54:	f7f9 fe0c 	bl	8009970 <ucdr_serialize_uint8_t>
 800fd58:	4604      	mov	r4, r0
 800fd5a:	b130      	cbz	r0, 800fd6a <uxr_serialize_DATAWRITER_Representation+0x1e>
 800fd5c:	782b      	ldrb	r3, [r5, #0]
 800fd5e:	2b02      	cmp	r3, #2
 800fd60:	d00c      	beq.n	800fd7c <uxr_serialize_DATAWRITER_Representation+0x30>
 800fd62:	2b03      	cmp	r3, #3
 800fd64:	d010      	beq.n	800fd88 <uxr_serialize_DATAWRITER_Representation+0x3c>
 800fd66:	2b01      	cmp	r3, #1
 800fd68:	d008      	beq.n	800fd7c <uxr_serialize_DATAWRITER_Representation+0x30>
 800fd6a:	2202      	movs	r2, #2
 800fd6c:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 800fd70:	4630      	mov	r0, r6
 800fd72:	f7fd fee9 	bl	800db48 <ucdr_serialize_array_uint8_t>
 800fd76:	4020      	ands	r0, r4
 800fd78:	b2c0      	uxtb	r0, r0
 800fd7a:	bd70      	pop	{r4, r5, r6, pc}
 800fd7c:	6869      	ldr	r1, [r5, #4]
 800fd7e:	4630      	mov	r0, r6
 800fd80:	f006 fd48 	bl	8016814 <ucdr_serialize_string>
 800fd84:	4604      	mov	r4, r0
 800fd86:	e7f0      	b.n	800fd6a <uxr_serialize_DATAWRITER_Representation+0x1e>
 800fd88:	4629      	mov	r1, r5
 800fd8a:	4630      	mov	r0, r6
 800fd8c:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800fd90:	3104      	adds	r1, #4
 800fd92:	f7fe f879 	bl	800de88 <ucdr_serialize_sequence_uint8_t>
 800fd96:	4604      	mov	r4, r0
 800fd98:	e7e7      	b.n	800fd6a <uxr_serialize_DATAWRITER_Representation+0x1e>
 800fd9a:	bf00      	nop

0800fd9c <uxr_serialize_ObjectVariant.part.0>:
 800fd9c:	b570      	push	{r4, r5, r6, lr}
 800fd9e:	780b      	ldrb	r3, [r1, #0]
 800fda0:	3b01      	subs	r3, #1
 800fda2:	460c      	mov	r4, r1
 800fda4:	4605      	mov	r5, r0
 800fda6:	2b0d      	cmp	r3, #13
 800fda8:	d816      	bhi.n	800fdd8 <uxr_serialize_ObjectVariant.part.0+0x3c>
 800fdaa:	e8df f003 	tbb	[pc, r3]
 800fdae:	0733      	.short	0x0733
 800fdb0:	07071717 	.word	0x07071717
 800fdb4:	0c150707 	.word	0x0c150707
 800fdb8:	4c510c0c 	.word	0x4c510c0c
 800fdbc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800fdc0:	3104      	adds	r1, #4
 800fdc2:	f7ff bfc3 	b.w	800fd4c <uxr_serialize_DATAWRITER_Representation>
 800fdc6:	7909      	ldrb	r1, [r1, #4]
 800fdc8:	f7f9 fdd2 	bl	8009970 <ucdr_serialize_uint8_t>
 800fdcc:	b300      	cbz	r0, 800fe10 <uxr_serialize_ObjectVariant.part.0+0x74>
 800fdce:	7923      	ldrb	r3, [r4, #4]
 800fdd0:	2b01      	cmp	r3, #1
 800fdd2:	d042      	beq.n	800fe5a <uxr_serialize_ObjectVariant.part.0+0xbe>
 800fdd4:	2b02      	cmp	r3, #2
 800fdd6:	d040      	beq.n	800fe5a <uxr_serialize_ObjectVariant.part.0+0xbe>
 800fdd8:	2001      	movs	r0, #1
 800fdda:	bd70      	pop	{r4, r5, r6, pc}
 800fddc:	7909      	ldrb	r1, [r1, #4]
 800fdde:	f7f9 fdc7 	bl	8009970 <ucdr_serialize_uint8_t>
 800fde2:	4606      	mov	r6, r0
 800fde4:	b158      	cbz	r0, 800fdfe <uxr_serialize_ObjectVariant.part.0+0x62>
 800fde6:	7923      	ldrb	r3, [r4, #4]
 800fde8:	2b02      	cmp	r3, #2
 800fdea:	d03c      	beq.n	800fe66 <uxr_serialize_ObjectVariant.part.0+0xca>
 800fdec:	2b03      	cmp	r3, #3
 800fdee:	d106      	bne.n	800fdfe <uxr_serialize_ObjectVariant.part.0+0x62>
 800fdf0:	68a2      	ldr	r2, [r4, #8]
 800fdf2:	f104 010c 	add.w	r1, r4, #12
 800fdf6:	4628      	mov	r0, r5
 800fdf8:	f7fe f846 	bl	800de88 <ucdr_serialize_sequence_uint8_t>
 800fdfc:	4606      	mov	r6, r0
 800fdfe:	2202      	movs	r2, #2
 800fe00:	f504 7103 	add.w	r1, r4, #524	@ 0x20c
 800fe04:	4628      	mov	r0, r5
 800fe06:	f7fd fe9f 	bl	800db48 <ucdr_serialize_array_uint8_t>
 800fe0a:	4030      	ands	r0, r6
 800fe0c:	b2c0      	uxtb	r0, r0
 800fe0e:	bd70      	pop	{r4, r5, r6, pc}
 800fe10:	2000      	movs	r0, #0
 800fe12:	bd70      	pop	{r4, r5, r6, pc}
 800fe14:	7909      	ldrb	r1, [r1, #4]
 800fe16:	f7f9 fdab 	bl	8009970 <ucdr_serialize_uint8_t>
 800fe1a:	4606      	mov	r6, r0
 800fe1c:	b158      	cbz	r0, 800fe36 <uxr_serialize_ObjectVariant.part.0+0x9a>
 800fe1e:	7923      	ldrb	r3, [r4, #4]
 800fe20:	2b02      	cmp	r3, #2
 800fe22:	d003      	beq.n	800fe2c <uxr_serialize_ObjectVariant.part.0+0x90>
 800fe24:	2b03      	cmp	r3, #3
 800fe26:	d024      	beq.n	800fe72 <uxr_serialize_ObjectVariant.part.0+0xd6>
 800fe28:	2b01      	cmp	r3, #1
 800fe2a:	d104      	bne.n	800fe36 <uxr_serialize_ObjectVariant.part.0+0x9a>
 800fe2c:	68a1      	ldr	r1, [r4, #8]
 800fe2e:	4628      	mov	r0, r5
 800fe30:	f006 fcf0 	bl	8016814 <ucdr_serialize_string>
 800fe34:	4606      	mov	r6, r0
 800fe36:	f9b4 120c 	ldrsh.w	r1, [r4, #524]	@ 0x20c
 800fe3a:	4628      	mov	r0, r5
 800fe3c:	f7fa fac0 	bl	800a3c0 <ucdr_serialize_int16_t>
 800fe40:	4030      	ands	r0, r6
 800fe42:	b2c0      	uxtb	r0, r0
 800fe44:	bd70      	pop	{r4, r5, r6, pc}
 800fe46:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800fe4a:	3104      	adds	r1, #4
 800fe4c:	f7ff be76 	b.w	800fb3c <uxr_serialize_CLIENT_Representation>
 800fe50:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800fe54:	3104      	adds	r1, #4
 800fe56:	f7ff bf2f 	b.w	800fcb8 <uxr_serialize_AGENT_Representation>
 800fe5a:	68a1      	ldr	r1, [r4, #8]
 800fe5c:	4628      	mov	r0, r5
 800fe5e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800fe62:	f006 bcd7 	b.w	8016814 <ucdr_serialize_string>
 800fe66:	68a1      	ldr	r1, [r4, #8]
 800fe68:	4628      	mov	r0, r5
 800fe6a:	f006 fcd3 	bl	8016814 <ucdr_serialize_string>
 800fe6e:	4606      	mov	r6, r0
 800fe70:	e7c5      	b.n	800fdfe <uxr_serialize_ObjectVariant.part.0+0x62>
 800fe72:	68a2      	ldr	r2, [r4, #8]
 800fe74:	f104 010c 	add.w	r1, r4, #12
 800fe78:	4628      	mov	r0, r5
 800fe7a:	f7fe f805 	bl	800de88 <ucdr_serialize_sequence_uint8_t>
 800fe7e:	4606      	mov	r6, r0
 800fe80:	e7d9      	b.n	800fe36 <uxr_serialize_ObjectVariant.part.0+0x9a>
 800fe82:	bf00      	nop

0800fe84 <uxr_deserialize_DATAWRITER_Representation>:
 800fe84:	b570      	push	{r4, r5, r6, lr}
 800fe86:	4606      	mov	r6, r0
 800fe88:	460d      	mov	r5, r1
 800fe8a:	f7f9 fd87 	bl	800999c <ucdr_deserialize_uint8_t>
 800fe8e:	4604      	mov	r4, r0
 800fe90:	b130      	cbz	r0, 800fea0 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 800fe92:	782b      	ldrb	r3, [r5, #0]
 800fe94:	2b02      	cmp	r3, #2
 800fe96:	d00c      	beq.n	800feb2 <uxr_deserialize_DATAWRITER_Representation+0x2e>
 800fe98:	2b03      	cmp	r3, #3
 800fe9a:	d012      	beq.n	800fec2 <uxr_deserialize_DATAWRITER_Representation+0x3e>
 800fe9c:	2b01      	cmp	r3, #1
 800fe9e:	d008      	beq.n	800feb2 <uxr_deserialize_DATAWRITER_Representation+0x2e>
 800fea0:	2202      	movs	r2, #2
 800fea2:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 800fea6:	4630      	mov	r0, r6
 800fea8:	f7fd feb2 	bl	800dc10 <ucdr_deserialize_array_uint8_t>
 800feac:	4020      	ands	r0, r4
 800feae:	b2c0      	uxtb	r0, r0
 800feb0:	bd70      	pop	{r4, r5, r6, pc}
 800feb2:	6869      	ldr	r1, [r5, #4]
 800feb4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800feb8:	4630      	mov	r0, r6
 800feba:	f006 fcb9 	bl	8016830 <ucdr_deserialize_string>
 800febe:	4604      	mov	r4, r0
 800fec0:	e7ee      	b.n	800fea0 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 800fec2:	1d2b      	adds	r3, r5, #4
 800fec4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fec8:	f105 0108 	add.w	r1, r5, #8
 800fecc:	4630      	mov	r0, r6
 800fece:	f7fd ffed 	bl	800deac <ucdr_deserialize_sequence_uint8_t>
 800fed2:	4604      	mov	r4, r0
 800fed4:	e7e4      	b.n	800fea0 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 800fed6:	bf00      	nop

0800fed8 <uxr_serialize_OBJK_DomainParticipant_Binary>:
 800fed8:	b570      	push	{r4, r5, r6, lr}
 800feda:	460d      	mov	r5, r1
 800fedc:	7809      	ldrb	r1, [r1, #0]
 800fede:	4606      	mov	r6, r0
 800fee0:	f7f9 fd18 	bl	8009914 <ucdr_serialize_bool>
 800fee4:	782b      	ldrb	r3, [r5, #0]
 800fee6:	4604      	mov	r4, r0
 800fee8:	b94b      	cbnz	r3, 800fefe <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 800feea:	7a29      	ldrb	r1, [r5, #8]
 800feec:	4630      	mov	r0, r6
 800feee:	f7f9 fd11 	bl	8009914 <ucdr_serialize_bool>
 800fef2:	7a2b      	ldrb	r3, [r5, #8]
 800fef4:	4004      	ands	r4, r0
 800fef6:	b2e4      	uxtb	r4, r4
 800fef8:	b943      	cbnz	r3, 800ff0c <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 800fefa:	4620      	mov	r0, r4
 800fefc:	bd70      	pop	{r4, r5, r6, pc}
 800fefe:	6869      	ldr	r1, [r5, #4]
 800ff00:	4630      	mov	r0, r6
 800ff02:	f006 fc87 	bl	8016814 <ucdr_serialize_string>
 800ff06:	4004      	ands	r4, r0
 800ff08:	b2e4      	uxtb	r4, r4
 800ff0a:	e7ee      	b.n	800feea <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 800ff0c:	68e9      	ldr	r1, [r5, #12]
 800ff0e:	4630      	mov	r0, r6
 800ff10:	f006 fc80 	bl	8016814 <ucdr_serialize_string>
 800ff14:	4004      	ands	r4, r0
 800ff16:	4620      	mov	r0, r4
 800ff18:	bd70      	pop	{r4, r5, r6, pc}
 800ff1a:	bf00      	nop

0800ff1c <uxr_serialize_OBJK_Topic_Binary>:
 800ff1c:	b570      	push	{r4, r5, r6, lr}
 800ff1e:	460d      	mov	r5, r1
 800ff20:	6809      	ldr	r1, [r1, #0]
 800ff22:	4606      	mov	r6, r0
 800ff24:	f006 fc76 	bl	8016814 <ucdr_serialize_string>
 800ff28:	7929      	ldrb	r1, [r5, #4]
 800ff2a:	4604      	mov	r4, r0
 800ff2c:	4630      	mov	r0, r6
 800ff2e:	f7f9 fcf1 	bl	8009914 <ucdr_serialize_bool>
 800ff32:	792b      	ldrb	r3, [r5, #4]
 800ff34:	4004      	ands	r4, r0
 800ff36:	b2e4      	uxtb	r4, r4
 800ff38:	b943      	cbnz	r3, 800ff4c <uxr_serialize_OBJK_Topic_Binary+0x30>
 800ff3a:	7b29      	ldrb	r1, [r5, #12]
 800ff3c:	4630      	mov	r0, r6
 800ff3e:	f7f9 fce9 	bl	8009914 <ucdr_serialize_bool>
 800ff42:	7b2b      	ldrb	r3, [r5, #12]
 800ff44:	4004      	ands	r4, r0
 800ff46:	b93b      	cbnz	r3, 800ff58 <uxr_serialize_OBJK_Topic_Binary+0x3c>
 800ff48:	4620      	mov	r0, r4
 800ff4a:	bd70      	pop	{r4, r5, r6, pc}
 800ff4c:	68a9      	ldr	r1, [r5, #8]
 800ff4e:	4630      	mov	r0, r6
 800ff50:	f006 fc60 	bl	8016814 <ucdr_serialize_string>
 800ff54:	4004      	ands	r4, r0
 800ff56:	e7f0      	b.n	800ff3a <uxr_serialize_OBJK_Topic_Binary+0x1e>
 800ff58:	6929      	ldr	r1, [r5, #16]
 800ff5a:	4630      	mov	r0, r6
 800ff5c:	f006 fc5a 	bl	8016814 <ucdr_serialize_string>
 800ff60:	4004      	ands	r4, r0
 800ff62:	b2e4      	uxtb	r4, r4
 800ff64:	4620      	mov	r0, r4
 800ff66:	bd70      	pop	{r4, r5, r6, pc}

0800ff68 <uxr_serialize_OBJK_Publisher_Binary_Qos>:
 800ff68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ff6c:	460c      	mov	r4, r1
 800ff6e:	7809      	ldrb	r1, [r1, #0]
 800ff70:	4606      	mov	r6, r0
 800ff72:	f7f9 fccf 	bl	8009914 <ucdr_serialize_bool>
 800ff76:	7823      	ldrb	r3, [r4, #0]
 800ff78:	4605      	mov	r5, r0
 800ff7a:	b96b      	cbnz	r3, 800ff98 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x30>
 800ff7c:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 800ff80:	4630      	mov	r0, r6
 800ff82:	f7f9 fcc7 	bl	8009914 <ucdr_serialize_bool>
 800ff86:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 800ff8a:	4005      	ands	r5, r0
 800ff8c:	b2ed      	uxtb	r5, r5
 800ff8e:	2b00      	cmp	r3, #0
 800ff90:	d16a      	bne.n	8010068 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x100>
 800ff92:	4628      	mov	r0, r5
 800ff94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff98:	6861      	ldr	r1, [r4, #4]
 800ff9a:	4630      	mov	r0, r6
 800ff9c:	f7f9 ff04 	bl	8009da8 <ucdr_serialize_uint32_t>
 800ffa0:	6863      	ldr	r3, [r4, #4]
 800ffa2:	2b00      	cmp	r3, #0
 800ffa4:	d06c      	beq.n	8010080 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x118>
 800ffa6:	2800      	cmp	r0, #0
 800ffa8:	d068      	beq.n	801007c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 800ffaa:	68a1      	ldr	r1, [r4, #8]
 800ffac:	4630      	mov	r0, r6
 800ffae:	f006 fc31 	bl	8016814 <ucdr_serialize_string>
 800ffb2:	6862      	ldr	r2, [r4, #4]
 800ffb4:	2a01      	cmp	r2, #1
 800ffb6:	d953      	bls.n	8010060 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 800ffb8:	2800      	cmp	r0, #0
 800ffba:	d05f      	beq.n	801007c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 800ffbc:	68e1      	ldr	r1, [r4, #12]
 800ffbe:	4630      	mov	r0, r6
 800ffc0:	f006 fc28 	bl	8016814 <ucdr_serialize_string>
 800ffc4:	6862      	ldr	r2, [r4, #4]
 800ffc6:	2a02      	cmp	r2, #2
 800ffc8:	d94a      	bls.n	8010060 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 800ffca:	2800      	cmp	r0, #0
 800ffcc:	d056      	beq.n	801007c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 800ffce:	6921      	ldr	r1, [r4, #16]
 800ffd0:	4630      	mov	r0, r6
 800ffd2:	f006 fc1f 	bl	8016814 <ucdr_serialize_string>
 800ffd6:	6862      	ldr	r2, [r4, #4]
 800ffd8:	2a03      	cmp	r2, #3
 800ffda:	d941      	bls.n	8010060 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 800ffdc:	2800      	cmp	r0, #0
 800ffde:	d04d      	beq.n	801007c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 800ffe0:	6961      	ldr	r1, [r4, #20]
 800ffe2:	4630      	mov	r0, r6
 800ffe4:	f006 fc16 	bl	8016814 <ucdr_serialize_string>
 800ffe8:	6862      	ldr	r2, [r4, #4]
 800ffea:	2a04      	cmp	r2, #4
 800ffec:	d938      	bls.n	8010060 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 800ffee:	2800      	cmp	r0, #0
 800fff0:	d044      	beq.n	801007c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 800fff2:	69a1      	ldr	r1, [r4, #24]
 800fff4:	4630      	mov	r0, r6
 800fff6:	f006 fc0d 	bl	8016814 <ucdr_serialize_string>
 800fffa:	6862      	ldr	r2, [r4, #4]
 800fffc:	2a05      	cmp	r2, #5
 800fffe:	d92f      	bls.n	8010060 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8010000:	2800      	cmp	r0, #0
 8010002:	d03b      	beq.n	801007c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8010004:	69e1      	ldr	r1, [r4, #28]
 8010006:	4630      	mov	r0, r6
 8010008:	f006 fc04 	bl	8016814 <ucdr_serialize_string>
 801000c:	6862      	ldr	r2, [r4, #4]
 801000e:	2a06      	cmp	r2, #6
 8010010:	d926      	bls.n	8010060 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8010012:	b398      	cbz	r0, 801007c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8010014:	6a21      	ldr	r1, [r4, #32]
 8010016:	4630      	mov	r0, r6
 8010018:	f006 fbfc 	bl	8016814 <ucdr_serialize_string>
 801001c:	6862      	ldr	r2, [r4, #4]
 801001e:	2a07      	cmp	r2, #7
 8010020:	d91e      	bls.n	8010060 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8010022:	b358      	cbz	r0, 801007c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8010024:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8010026:	4630      	mov	r0, r6
 8010028:	f006 fbf4 	bl	8016814 <ucdr_serialize_string>
 801002c:	6862      	ldr	r2, [r4, #4]
 801002e:	2a08      	cmp	r2, #8
 8010030:	d916      	bls.n	8010060 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8010032:	b318      	cbz	r0, 801007c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8010034:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8010036:	4630      	mov	r0, r6
 8010038:	f006 fbec 	bl	8016814 <ucdr_serialize_string>
 801003c:	6862      	ldr	r2, [r4, #4]
 801003e:	2a09      	cmp	r2, #9
 8010040:	d90e      	bls.n	8010060 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8010042:	b1d8      	cbz	r0, 801007c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8010044:	f104 0828 	add.w	r8, r4, #40	@ 0x28
 8010048:	2709      	movs	r7, #9
 801004a:	e000      	b.n	801004e <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe6>
 801004c:	b1b0      	cbz	r0, 801007c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 801004e:	f858 1f04 	ldr.w	r1, [r8, #4]!
 8010052:	4630      	mov	r0, r6
 8010054:	f006 fbde 	bl	8016814 <ucdr_serialize_string>
 8010058:	6862      	ldr	r2, [r4, #4]
 801005a:	3701      	adds	r7, #1
 801005c:	4297      	cmp	r7, r2
 801005e:	d3f5      	bcc.n	801004c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe4>
 8010060:	ea05 0300 	and.w	r3, r5, r0
 8010064:	b2dd      	uxtb	r5, r3
 8010066:	e789      	b.n	800ff7c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8010068:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 801006a:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 801006e:	4630      	mov	r0, r6
 8010070:	f7fd ff0a 	bl	800de88 <ucdr_serialize_sequence_uint8_t>
 8010074:	4005      	ands	r5, r0
 8010076:	4628      	mov	r0, r5
 8010078:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801007c:	2500      	movs	r5, #0
 801007e:	e77d      	b.n	800ff7c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8010080:	4028      	ands	r0, r5
 8010082:	b2c5      	uxtb	r5, r0
 8010084:	e77a      	b.n	800ff7c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8010086:	bf00      	nop

08010088 <uxr_serialize_OBJK_Publisher_Binary>:
 8010088:	b570      	push	{r4, r5, r6, lr}
 801008a:	460d      	mov	r5, r1
 801008c:	7809      	ldrb	r1, [r1, #0]
 801008e:	4606      	mov	r6, r0
 8010090:	f7f9 fc40 	bl	8009914 <ucdr_serialize_bool>
 8010094:	782b      	ldrb	r3, [r5, #0]
 8010096:	4604      	mov	r4, r0
 8010098:	b94b      	cbnz	r3, 80100ae <uxr_serialize_OBJK_Publisher_Binary+0x26>
 801009a:	7a29      	ldrb	r1, [r5, #8]
 801009c:	4630      	mov	r0, r6
 801009e:	f7f9 fc39 	bl	8009914 <ucdr_serialize_bool>
 80100a2:	7a2b      	ldrb	r3, [r5, #8]
 80100a4:	4004      	ands	r4, r0
 80100a6:	b2e4      	uxtb	r4, r4
 80100a8:	b943      	cbnz	r3, 80100bc <uxr_serialize_OBJK_Publisher_Binary+0x34>
 80100aa:	4620      	mov	r0, r4
 80100ac:	bd70      	pop	{r4, r5, r6, pc}
 80100ae:	6869      	ldr	r1, [r5, #4]
 80100b0:	4630      	mov	r0, r6
 80100b2:	f006 fbaf 	bl	8016814 <ucdr_serialize_string>
 80100b6:	4004      	ands	r4, r0
 80100b8:	b2e4      	uxtb	r4, r4
 80100ba:	e7ee      	b.n	801009a <uxr_serialize_OBJK_Publisher_Binary+0x12>
 80100bc:	f105 010c 	add.w	r1, r5, #12
 80100c0:	4630      	mov	r0, r6
 80100c2:	f7ff ff51 	bl	800ff68 <uxr_serialize_OBJK_Publisher_Binary_Qos>
 80100c6:	4004      	ands	r4, r0
 80100c8:	4620      	mov	r0, r4
 80100ca:	bd70      	pop	{r4, r5, r6, pc}

080100cc <uxr_serialize_OBJK_Subscriber_Binary_Qos>:
 80100cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80100d0:	460c      	mov	r4, r1
 80100d2:	7809      	ldrb	r1, [r1, #0]
 80100d4:	4606      	mov	r6, r0
 80100d6:	f7f9 fc1d 	bl	8009914 <ucdr_serialize_bool>
 80100da:	7823      	ldrb	r3, [r4, #0]
 80100dc:	4605      	mov	r5, r0
 80100de:	b96b      	cbnz	r3, 80100fc <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x30>
 80100e0:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 80100e4:	4630      	mov	r0, r6
 80100e6:	f7f9 fc15 	bl	8009914 <ucdr_serialize_bool>
 80100ea:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 80100ee:	4005      	ands	r5, r0
 80100f0:	b2ed      	uxtb	r5, r5
 80100f2:	2b00      	cmp	r3, #0
 80100f4:	d16a      	bne.n	80101cc <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x100>
 80100f6:	4628      	mov	r0, r5
 80100f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80100fc:	6861      	ldr	r1, [r4, #4]
 80100fe:	4630      	mov	r0, r6
 8010100:	f7f9 fe52 	bl	8009da8 <ucdr_serialize_uint32_t>
 8010104:	6863      	ldr	r3, [r4, #4]
 8010106:	2b00      	cmp	r3, #0
 8010108:	d06c      	beq.n	80101e4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x118>
 801010a:	2800      	cmp	r0, #0
 801010c:	d068      	beq.n	80101e0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 801010e:	68a1      	ldr	r1, [r4, #8]
 8010110:	4630      	mov	r0, r6
 8010112:	f006 fb7f 	bl	8016814 <ucdr_serialize_string>
 8010116:	6862      	ldr	r2, [r4, #4]
 8010118:	2a01      	cmp	r2, #1
 801011a:	d953      	bls.n	80101c4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801011c:	2800      	cmp	r0, #0
 801011e:	d05f      	beq.n	80101e0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8010120:	68e1      	ldr	r1, [r4, #12]
 8010122:	4630      	mov	r0, r6
 8010124:	f006 fb76 	bl	8016814 <ucdr_serialize_string>
 8010128:	6862      	ldr	r2, [r4, #4]
 801012a:	2a02      	cmp	r2, #2
 801012c:	d94a      	bls.n	80101c4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801012e:	2800      	cmp	r0, #0
 8010130:	d056      	beq.n	80101e0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8010132:	6921      	ldr	r1, [r4, #16]
 8010134:	4630      	mov	r0, r6
 8010136:	f006 fb6d 	bl	8016814 <ucdr_serialize_string>
 801013a:	6862      	ldr	r2, [r4, #4]
 801013c:	2a03      	cmp	r2, #3
 801013e:	d941      	bls.n	80101c4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8010140:	2800      	cmp	r0, #0
 8010142:	d04d      	beq.n	80101e0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8010144:	6961      	ldr	r1, [r4, #20]
 8010146:	4630      	mov	r0, r6
 8010148:	f006 fb64 	bl	8016814 <ucdr_serialize_string>
 801014c:	6862      	ldr	r2, [r4, #4]
 801014e:	2a04      	cmp	r2, #4
 8010150:	d938      	bls.n	80101c4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8010152:	2800      	cmp	r0, #0
 8010154:	d044      	beq.n	80101e0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8010156:	69a1      	ldr	r1, [r4, #24]
 8010158:	4630      	mov	r0, r6
 801015a:	f006 fb5b 	bl	8016814 <ucdr_serialize_string>
 801015e:	6862      	ldr	r2, [r4, #4]
 8010160:	2a05      	cmp	r2, #5
 8010162:	d92f      	bls.n	80101c4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8010164:	2800      	cmp	r0, #0
 8010166:	d03b      	beq.n	80101e0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8010168:	69e1      	ldr	r1, [r4, #28]
 801016a:	4630      	mov	r0, r6
 801016c:	f006 fb52 	bl	8016814 <ucdr_serialize_string>
 8010170:	6862      	ldr	r2, [r4, #4]
 8010172:	2a06      	cmp	r2, #6
 8010174:	d926      	bls.n	80101c4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8010176:	b398      	cbz	r0, 80101e0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8010178:	6a21      	ldr	r1, [r4, #32]
 801017a:	4630      	mov	r0, r6
 801017c:	f006 fb4a 	bl	8016814 <ucdr_serialize_string>
 8010180:	6862      	ldr	r2, [r4, #4]
 8010182:	2a07      	cmp	r2, #7
 8010184:	d91e      	bls.n	80101c4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8010186:	b358      	cbz	r0, 80101e0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8010188:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 801018a:	4630      	mov	r0, r6
 801018c:	f006 fb42 	bl	8016814 <ucdr_serialize_string>
 8010190:	6862      	ldr	r2, [r4, #4]
 8010192:	2a08      	cmp	r2, #8
 8010194:	d916      	bls.n	80101c4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8010196:	b318      	cbz	r0, 80101e0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8010198:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 801019a:	4630      	mov	r0, r6
 801019c:	f006 fb3a 	bl	8016814 <ucdr_serialize_string>
 80101a0:	6862      	ldr	r2, [r4, #4]
 80101a2:	2a09      	cmp	r2, #9
 80101a4:	d90e      	bls.n	80101c4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80101a6:	b1d8      	cbz	r0, 80101e0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 80101a8:	f104 0828 	add.w	r8, r4, #40	@ 0x28
 80101ac:	2709      	movs	r7, #9
 80101ae:	e000      	b.n	80101b2 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe6>
 80101b0:	b1b0      	cbz	r0, 80101e0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 80101b2:	f858 1f04 	ldr.w	r1, [r8, #4]!
 80101b6:	4630      	mov	r0, r6
 80101b8:	f006 fb2c 	bl	8016814 <ucdr_serialize_string>
 80101bc:	6862      	ldr	r2, [r4, #4]
 80101be:	3701      	adds	r7, #1
 80101c0:	4297      	cmp	r7, r2
 80101c2:	d3f5      	bcc.n	80101b0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe4>
 80101c4:	ea05 0300 	and.w	r3, r5, r0
 80101c8:	b2dd      	uxtb	r5, r3
 80101ca:	e789      	b.n	80100e0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 80101cc:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80101ce:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 80101d2:	4630      	mov	r0, r6
 80101d4:	f7fd fe58 	bl	800de88 <ucdr_serialize_sequence_uint8_t>
 80101d8:	4005      	ands	r5, r0
 80101da:	4628      	mov	r0, r5
 80101dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80101e0:	2500      	movs	r5, #0
 80101e2:	e77d      	b.n	80100e0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 80101e4:	4028      	ands	r0, r5
 80101e6:	b2c5      	uxtb	r5, r0
 80101e8:	e77a      	b.n	80100e0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 80101ea:	bf00      	nop

080101ec <uxr_serialize_OBJK_Subscriber_Binary>:
 80101ec:	b570      	push	{r4, r5, r6, lr}
 80101ee:	460d      	mov	r5, r1
 80101f0:	7809      	ldrb	r1, [r1, #0]
 80101f2:	4606      	mov	r6, r0
 80101f4:	f7f9 fb8e 	bl	8009914 <ucdr_serialize_bool>
 80101f8:	782b      	ldrb	r3, [r5, #0]
 80101fa:	4604      	mov	r4, r0
 80101fc:	b94b      	cbnz	r3, 8010212 <uxr_serialize_OBJK_Subscriber_Binary+0x26>
 80101fe:	7a29      	ldrb	r1, [r5, #8]
 8010200:	4630      	mov	r0, r6
 8010202:	f7f9 fb87 	bl	8009914 <ucdr_serialize_bool>
 8010206:	7a2b      	ldrb	r3, [r5, #8]
 8010208:	4004      	ands	r4, r0
 801020a:	b2e4      	uxtb	r4, r4
 801020c:	b943      	cbnz	r3, 8010220 <uxr_serialize_OBJK_Subscriber_Binary+0x34>
 801020e:	4620      	mov	r0, r4
 8010210:	bd70      	pop	{r4, r5, r6, pc}
 8010212:	6869      	ldr	r1, [r5, #4]
 8010214:	4630      	mov	r0, r6
 8010216:	f006 fafd 	bl	8016814 <ucdr_serialize_string>
 801021a:	4004      	ands	r4, r0
 801021c:	b2e4      	uxtb	r4, r4
 801021e:	e7ee      	b.n	80101fe <uxr_serialize_OBJK_Subscriber_Binary+0x12>
 8010220:	f105 010c 	add.w	r1, r5, #12
 8010224:	4630      	mov	r0, r6
 8010226:	f7ff ff51 	bl	80100cc <uxr_serialize_OBJK_Subscriber_Binary_Qos>
 801022a:	4004      	ands	r4, r0
 801022c:	4620      	mov	r0, r4
 801022e:	bd70      	pop	{r4, r5, r6, pc}

08010230 <uxr_serialize_OBJK_Endpoint_QosBinary>:
 8010230:	b570      	push	{r4, r5, r6, lr}
 8010232:	460d      	mov	r5, r1
 8010234:	8809      	ldrh	r1, [r1, #0]
 8010236:	4606      	mov	r6, r0
 8010238:	f7f9 fbc6 	bl	80099c8 <ucdr_serialize_uint16_t>
 801023c:	78a9      	ldrb	r1, [r5, #2]
 801023e:	4604      	mov	r4, r0
 8010240:	4630      	mov	r0, r6
 8010242:	f7f9 fb67 	bl	8009914 <ucdr_serialize_bool>
 8010246:	78ab      	ldrb	r3, [r5, #2]
 8010248:	4004      	ands	r4, r0
 801024a:	b2e4      	uxtb	r4, r4
 801024c:	b9b3      	cbnz	r3, 801027c <uxr_serialize_OBJK_Endpoint_QosBinary+0x4c>
 801024e:	79a9      	ldrb	r1, [r5, #6]
 8010250:	4630      	mov	r0, r6
 8010252:	f7f9 fb5f 	bl	8009914 <ucdr_serialize_bool>
 8010256:	79ab      	ldrb	r3, [r5, #6]
 8010258:	4004      	ands	r4, r0
 801025a:	bb33      	cbnz	r3, 80102aa <uxr_serialize_OBJK_Endpoint_QosBinary+0x7a>
 801025c:	7b29      	ldrb	r1, [r5, #12]
 801025e:	4630      	mov	r0, r6
 8010260:	f7f9 fb58 	bl	8009914 <ucdr_serialize_bool>
 8010264:	7b2b      	ldrb	r3, [r5, #12]
 8010266:	4004      	ands	r4, r0
 8010268:	b9c3      	cbnz	r3, 801029c <uxr_serialize_OBJK_Endpoint_QosBinary+0x6c>
 801026a:	7d29      	ldrb	r1, [r5, #20]
 801026c:	4630      	mov	r0, r6
 801026e:	f7f9 fb51 	bl	8009914 <ucdr_serialize_bool>
 8010272:	7d2b      	ldrb	r3, [r5, #20]
 8010274:	4004      	ands	r4, r0
 8010276:	b93b      	cbnz	r3, 8010288 <uxr_serialize_OBJK_Endpoint_QosBinary+0x58>
 8010278:	4620      	mov	r0, r4
 801027a:	bd70      	pop	{r4, r5, r6, pc}
 801027c:	88a9      	ldrh	r1, [r5, #4]
 801027e:	4630      	mov	r0, r6
 8010280:	f7f9 fba2 	bl	80099c8 <ucdr_serialize_uint16_t>
 8010284:	4004      	ands	r4, r0
 8010286:	e7e2      	b.n	801024e <uxr_serialize_OBJK_Endpoint_QosBinary+0x1e>
 8010288:	69aa      	ldr	r2, [r5, #24]
 801028a:	f105 011c 	add.w	r1, r5, #28
 801028e:	4630      	mov	r0, r6
 8010290:	f7fd fdfa 	bl	800de88 <ucdr_serialize_sequence_uint8_t>
 8010294:	4004      	ands	r4, r0
 8010296:	b2e4      	uxtb	r4, r4
 8010298:	4620      	mov	r0, r4
 801029a:	bd70      	pop	{r4, r5, r6, pc}
 801029c:	6929      	ldr	r1, [r5, #16]
 801029e:	4630      	mov	r0, r6
 80102a0:	f7f9 fd82 	bl	8009da8 <ucdr_serialize_uint32_t>
 80102a4:	4004      	ands	r4, r0
 80102a6:	b2e4      	uxtb	r4, r4
 80102a8:	e7df      	b.n	801026a <uxr_serialize_OBJK_Endpoint_QosBinary+0x3a>
 80102aa:	68a9      	ldr	r1, [r5, #8]
 80102ac:	4630      	mov	r0, r6
 80102ae:	f7f9 fd7b 	bl	8009da8 <ucdr_serialize_uint32_t>
 80102b2:	4004      	ands	r4, r0
 80102b4:	b2e4      	uxtb	r4, r4
 80102b6:	e7d1      	b.n	801025c <uxr_serialize_OBJK_Endpoint_QosBinary+0x2c>

080102b8 <uxr_serialize_OBJK_DataReader_Binary>:
 80102b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80102ba:	2202      	movs	r2, #2
 80102bc:	460c      	mov	r4, r1
 80102be:	4606      	mov	r6, r0
 80102c0:	f7fd fc42 	bl	800db48 <ucdr_serialize_array_uint8_t>
 80102c4:	78a1      	ldrb	r1, [r4, #2]
 80102c6:	4605      	mov	r5, r0
 80102c8:	4630      	mov	r0, r6
 80102ca:	f7f9 fb23 	bl	8009914 <ucdr_serialize_bool>
 80102ce:	78a3      	ldrb	r3, [r4, #2]
 80102d0:	4005      	ands	r5, r0
 80102d2:	b2ed      	uxtb	r5, r5
 80102d4:	b90b      	cbnz	r3, 80102da <uxr_serialize_OBJK_DataReader_Binary+0x22>
 80102d6:	4628      	mov	r0, r5
 80102d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80102da:	f104 0108 	add.w	r1, r4, #8
 80102de:	4630      	mov	r0, r6
 80102e0:	f7ff ffa6 	bl	8010230 <uxr_serialize_OBJK_Endpoint_QosBinary>
 80102e4:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 80102e8:	4607      	mov	r7, r0
 80102ea:	4630      	mov	r0, r6
 80102ec:	f7f9 fb12 	bl	8009914 <ucdr_serialize_bool>
 80102f0:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 80102f4:	4007      	ands	r7, r0
 80102f6:	b2ff      	uxtb	r7, r7
 80102f8:	b95b      	cbnz	r3, 8010312 <uxr_serialize_OBJK_DataReader_Binary+0x5a>
 80102fa:	f894 1038 	ldrb.w	r1, [r4, #56]	@ 0x38
 80102fe:	4630      	mov	r0, r6
 8010300:	f7f9 fb08 	bl	8009914 <ucdr_serialize_bool>
 8010304:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 8010308:	4007      	ands	r7, r0
 801030a:	b94b      	cbnz	r3, 8010320 <uxr_serialize_OBJK_DataReader_Binary+0x68>
 801030c:	403d      	ands	r5, r7
 801030e:	4628      	mov	r0, r5
 8010310:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010312:	e9d4 230c 	ldrd	r2, r3, [r4, #48]	@ 0x30
 8010316:	4630      	mov	r0, r6
 8010318:	f7f9 ff8a 	bl	800a230 <ucdr_serialize_uint64_t>
 801031c:	4007      	ands	r7, r0
 801031e:	e7ec      	b.n	80102fa <uxr_serialize_OBJK_DataReader_Binary+0x42>
 8010320:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8010322:	4630      	mov	r0, r6
 8010324:	f006 fa76 	bl	8016814 <ucdr_serialize_string>
 8010328:	4007      	ands	r7, r0
 801032a:	b2ff      	uxtb	r7, r7
 801032c:	e7ee      	b.n	801030c <uxr_serialize_OBJK_DataReader_Binary+0x54>
 801032e:	bf00      	nop

08010330 <uxr_serialize_OBJK_DataWriter_Binary>:
 8010330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010332:	2202      	movs	r2, #2
 8010334:	460d      	mov	r5, r1
 8010336:	4606      	mov	r6, r0
 8010338:	f7fd fc06 	bl	800db48 <ucdr_serialize_array_uint8_t>
 801033c:	78a9      	ldrb	r1, [r5, #2]
 801033e:	4604      	mov	r4, r0
 8010340:	4630      	mov	r0, r6
 8010342:	f7f9 fae7 	bl	8009914 <ucdr_serialize_bool>
 8010346:	78ab      	ldrb	r3, [r5, #2]
 8010348:	4004      	ands	r4, r0
 801034a:	b2e4      	uxtb	r4, r4
 801034c:	b90b      	cbnz	r3, 8010352 <uxr_serialize_OBJK_DataWriter_Binary+0x22>
 801034e:	4620      	mov	r0, r4
 8010350:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010352:	f105 0108 	add.w	r1, r5, #8
 8010356:	4630      	mov	r0, r6
 8010358:	f7ff ff6a 	bl	8010230 <uxr_serialize_OBJK_Endpoint_QosBinary>
 801035c:	f895 102c 	ldrb.w	r1, [r5, #44]	@ 0x2c
 8010360:	4607      	mov	r7, r0
 8010362:	4630      	mov	r0, r6
 8010364:	f7f9 fad6 	bl	8009914 <ucdr_serialize_bool>
 8010368:	f895 302c 	ldrb.w	r3, [r5, #44]	@ 0x2c
 801036c:	4007      	ands	r7, r0
 801036e:	b2ff      	uxtb	r7, r7
 8010370:	b913      	cbnz	r3, 8010378 <uxr_serialize_OBJK_DataWriter_Binary+0x48>
 8010372:	403c      	ands	r4, r7
 8010374:	4620      	mov	r0, r4
 8010376:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010378:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	@ 0x30
 801037c:	4630      	mov	r0, r6
 801037e:	f7f9 ff57 	bl	800a230 <ucdr_serialize_uint64_t>
 8010382:	4007      	ands	r7, r0
 8010384:	e7f5      	b.n	8010372 <uxr_serialize_OBJK_DataWriter_Binary+0x42>
 8010386:	bf00      	nop

08010388 <uxr_deserialize_ObjectVariant>:
 8010388:	b570      	push	{r4, r5, r6, lr}
 801038a:	4605      	mov	r5, r0
 801038c:	460e      	mov	r6, r1
 801038e:	f7f9 fb05 	bl	800999c <ucdr_deserialize_uint8_t>
 8010392:	b168      	cbz	r0, 80103b0 <uxr_deserialize_ObjectVariant+0x28>
 8010394:	7833      	ldrb	r3, [r6, #0]
 8010396:	3b01      	subs	r3, #1
 8010398:	4604      	mov	r4, r0
 801039a:	2b0d      	cmp	r3, #13
 801039c:	d809      	bhi.n	80103b2 <uxr_deserialize_ObjectVariant+0x2a>
 801039e:	e8df f003 	tbb	[pc, r3]
 80103a2:	0a64      	.short	0x0a64
 80103a4:	0a0a2323 	.word	0x0a0a2323
 80103a8:	10080a0a 	.word	0x10080a0a
 80103ac:	5e411010 	.word	0x5e411010
 80103b0:	2400      	movs	r4, #0
 80103b2:	4620      	mov	r0, r4
 80103b4:	bd70      	pop	{r4, r5, r6, pc}
 80103b6:	1d31      	adds	r1, r6, #4
 80103b8:	4628      	mov	r0, r5
 80103ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80103be:	f7ff bd61 	b.w	800fe84 <uxr_deserialize_DATAWRITER_Representation>
 80103c2:	1d31      	adds	r1, r6, #4
 80103c4:	4628      	mov	r0, r5
 80103c6:	f7f9 fae9 	bl	800999c <ucdr_deserialize_uint8_t>
 80103ca:	2800      	cmp	r0, #0
 80103cc:	d0f0      	beq.n	80103b0 <uxr_deserialize_ObjectVariant+0x28>
 80103ce:	7933      	ldrb	r3, [r6, #4]
 80103d0:	2b01      	cmp	r3, #1
 80103d2:	d001      	beq.n	80103d8 <uxr_deserialize_ObjectVariant+0x50>
 80103d4:	2b02      	cmp	r3, #2
 80103d6:	d1ec      	bne.n	80103b2 <uxr_deserialize_ObjectVariant+0x2a>
 80103d8:	68b1      	ldr	r1, [r6, #8]
 80103da:	4628      	mov	r0, r5
 80103dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80103e0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80103e4:	f006 ba24 	b.w	8016830 <ucdr_deserialize_string>
 80103e8:	1d31      	adds	r1, r6, #4
 80103ea:	4628      	mov	r0, r5
 80103ec:	f7f9 fad6 	bl	800999c <ucdr_deserialize_uint8_t>
 80103f0:	4604      	mov	r4, r0
 80103f2:	b170      	cbz	r0, 8010412 <uxr_deserialize_ObjectVariant+0x8a>
 80103f4:	7933      	ldrb	r3, [r6, #4]
 80103f6:	2b02      	cmp	r3, #2
 80103f8:	d053      	beq.n	80104a2 <uxr_deserialize_ObjectVariant+0x11a>
 80103fa:	2b03      	cmp	r3, #3
 80103fc:	d109      	bne.n	8010412 <uxr_deserialize_ObjectVariant+0x8a>
 80103fe:	f106 0308 	add.w	r3, r6, #8
 8010402:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010406:	f106 010c 	add.w	r1, r6, #12
 801040a:	4628      	mov	r0, r5
 801040c:	f7fd fd4e 	bl	800deac <ucdr_deserialize_sequence_uint8_t>
 8010410:	4604      	mov	r4, r0
 8010412:	2202      	movs	r2, #2
 8010414:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 8010418:	4628      	mov	r0, r5
 801041a:	f7fd fbf9 	bl	800dc10 <ucdr_deserialize_array_uint8_t>
 801041e:	4004      	ands	r4, r0
 8010420:	b2e4      	uxtb	r4, r4
 8010422:	e7c6      	b.n	80103b2 <uxr_deserialize_ObjectVariant+0x2a>
 8010424:	2204      	movs	r2, #4
 8010426:	18b1      	adds	r1, r6, r2
 8010428:	4628      	mov	r0, r5
 801042a:	f7fd fbf1 	bl	800dc10 <ucdr_deserialize_array_uint8_t>
 801042e:	2202      	movs	r2, #2
 8010430:	f106 0108 	add.w	r1, r6, #8
 8010434:	4604      	mov	r4, r0
 8010436:	4628      	mov	r0, r5
 8010438:	f7fd fbea 	bl	800dc10 <ucdr_deserialize_array_uint8_t>
 801043c:	2202      	movs	r2, #2
 801043e:	4004      	ands	r4, r0
 8010440:	f106 010a 	add.w	r1, r6, #10
 8010444:	4628      	mov	r0, r5
 8010446:	f7fd fbe3 	bl	800dc10 <ucdr_deserialize_array_uint8_t>
 801044a:	b2e4      	uxtb	r4, r4
 801044c:	4603      	mov	r3, r0
 801044e:	f106 010c 	add.w	r1, r6, #12
 8010452:	4628      	mov	r0, r5
 8010454:	401c      	ands	r4, r3
 8010456:	f7f9 fa73 	bl	8009940 <ucdr_deserialize_bool>
 801045a:	4004      	ands	r4, r0
 801045c:	e7a9      	b.n	80103b2 <uxr_deserialize_ObjectVariant+0x2a>
 801045e:	1d31      	adds	r1, r6, #4
 8010460:	4628      	mov	r0, r5
 8010462:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010466:	f7ff bbc3 	b.w	800fbf0 <uxr_deserialize_CLIENT_Representation>
 801046a:	1d31      	adds	r1, r6, #4
 801046c:	4628      	mov	r0, r5
 801046e:	f7f9 fa95 	bl	800999c <ucdr_deserialize_uint8_t>
 8010472:	4604      	mov	r4, r0
 8010474:	b168      	cbz	r0, 8010492 <uxr_deserialize_ObjectVariant+0x10a>
 8010476:	7933      	ldrb	r3, [r6, #4]
 8010478:	2b02      	cmp	r3, #2
 801047a:	d003      	beq.n	8010484 <uxr_deserialize_ObjectVariant+0xfc>
 801047c:	2b03      	cmp	r3, #3
 801047e:	d018      	beq.n	80104b2 <uxr_deserialize_ObjectVariant+0x12a>
 8010480:	2b01      	cmp	r3, #1
 8010482:	d106      	bne.n	8010492 <uxr_deserialize_ObjectVariant+0x10a>
 8010484:	68b1      	ldr	r1, [r6, #8]
 8010486:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801048a:	4628      	mov	r0, r5
 801048c:	f006 f9d0 	bl	8016830 <ucdr_deserialize_string>
 8010490:	4604      	mov	r4, r0
 8010492:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 8010496:	4628      	mov	r0, r5
 8010498:	f7fa f81c 	bl	800a4d4 <ucdr_deserialize_int16_t>
 801049c:	4004      	ands	r4, r0
 801049e:	b2e4      	uxtb	r4, r4
 80104a0:	e787      	b.n	80103b2 <uxr_deserialize_ObjectVariant+0x2a>
 80104a2:	68b1      	ldr	r1, [r6, #8]
 80104a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80104a8:	4628      	mov	r0, r5
 80104aa:	f006 f9c1 	bl	8016830 <ucdr_deserialize_string>
 80104ae:	4604      	mov	r4, r0
 80104b0:	e7af      	b.n	8010412 <uxr_deserialize_ObjectVariant+0x8a>
 80104b2:	f106 0308 	add.w	r3, r6, #8
 80104b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80104ba:	f106 010c 	add.w	r1, r6, #12
 80104be:	4628      	mov	r0, r5
 80104c0:	f7fd fcf4 	bl	800deac <ucdr_deserialize_sequence_uint8_t>
 80104c4:	4604      	mov	r4, r0
 80104c6:	e7e4      	b.n	8010492 <uxr_deserialize_ObjectVariant+0x10a>

080104c8 <uxr_deserialize_BaseObjectRequest>:
 80104c8:	b570      	push	{r4, r5, r6, lr}
 80104ca:	2202      	movs	r2, #2
 80104cc:	4605      	mov	r5, r0
 80104ce:	460e      	mov	r6, r1
 80104d0:	f7fd fb9e 	bl	800dc10 <ucdr_deserialize_array_uint8_t>
 80104d4:	2202      	movs	r2, #2
 80104d6:	4604      	mov	r4, r0
 80104d8:	18b1      	adds	r1, r6, r2
 80104da:	4628      	mov	r0, r5
 80104dc:	f7fd fb98 	bl	800dc10 <ucdr_deserialize_array_uint8_t>
 80104e0:	4020      	ands	r0, r4
 80104e2:	b2c0      	uxtb	r0, r0
 80104e4:	bd70      	pop	{r4, r5, r6, pc}
 80104e6:	bf00      	nop

080104e8 <uxr_serialize_ActivityInfoVariant>:
 80104e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80104ec:	460d      	mov	r5, r1
 80104ee:	7809      	ldrb	r1, [r1, #0]
 80104f0:	4606      	mov	r6, r0
 80104f2:	f7f9 fa3d 	bl	8009970 <ucdr_serialize_uint8_t>
 80104f6:	b130      	cbz	r0, 8010506 <uxr_serialize_ActivityInfoVariant+0x1e>
 80104f8:	782b      	ldrb	r3, [r5, #0]
 80104fa:	2b06      	cmp	r3, #6
 80104fc:	d014      	beq.n	8010528 <uxr_serialize_ActivityInfoVariant+0x40>
 80104fe:	2b0d      	cmp	r3, #13
 8010500:	d019      	beq.n	8010536 <uxr_serialize_ActivityInfoVariant+0x4e>
 8010502:	2b05      	cmp	r3, #5
 8010504:	d001      	beq.n	801050a <uxr_serialize_ActivityInfoVariant+0x22>
 8010506:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801050a:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 801050e:	4630      	mov	r0, r6
 8010510:	f7f9 ff56 	bl	800a3c0 <ucdr_serialize_int16_t>
 8010514:	e9d5 2304 	ldrd	r2, r3, [r5, #16]
 8010518:	4604      	mov	r4, r0
 801051a:	4630      	mov	r0, r6
 801051c:	f7f9 fe88 	bl	800a230 <ucdr_serialize_uint64_t>
 8010520:	4020      	ands	r0, r4
 8010522:	b2c0      	uxtb	r0, r0
 8010524:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010528:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 801052c:	4630      	mov	r0, r6
 801052e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010532:	f7f9 bf45 	b.w	800a3c0 <ucdr_serialize_int16_t>
 8010536:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 801053a:	4630      	mov	r0, r6
 801053c:	f7f9 ff40 	bl	800a3c0 <ucdr_serialize_int16_t>
 8010540:	68e9      	ldr	r1, [r5, #12]
 8010542:	4681      	mov	r9, r0
 8010544:	4630      	mov	r0, r6
 8010546:	f7f9 fc2f 	bl	8009da8 <ucdr_serialize_uint32_t>
 801054a:	68eb      	ldr	r3, [r5, #12]
 801054c:	2b00      	cmp	r3, #0
 801054e:	d051      	beq.n	80105f4 <uxr_serialize_ActivityInfoVariant+0x10c>
 8010550:	b1e8      	cbz	r0, 801058e <uxr_serialize_ActivityInfoVariant+0xa6>
 8010552:	f105 0714 	add.w	r7, r5, #20
 8010556:	f04f 0800 	mov.w	r8, #0
 801055a:	f817 1c04 	ldrb.w	r1, [r7, #-4]
 801055e:	4630      	mov	r0, r6
 8010560:	f7f9 fa06 	bl	8009970 <ucdr_serialize_uint8_t>
 8010564:	b198      	cbz	r0, 801058e <uxr_serialize_ActivityInfoVariant+0xa6>
 8010566:	f817 3c04 	ldrb.w	r3, [r7, #-4]
 801056a:	2b03      	cmp	r3, #3
 801056c:	d839      	bhi.n	80105e2 <uxr_serialize_ActivityInfoVariant+0xfa>
 801056e:	e8df f003 	tbb	[pc, r3]
 8010572:	1e2b      	.short	0x1e2b
 8010574:	0211      	.short	0x0211
 8010576:	6839      	ldr	r1, [r7, #0]
 8010578:	4630      	mov	r0, r6
 801057a:	f006 f94b 	bl	8016814 <ucdr_serialize_string>
 801057e:	68eb      	ldr	r3, [r5, #12]
 8010580:	f108 0801 	add.w	r8, r8, #1
 8010584:	4598      	cmp	r8, r3
 8010586:	d231      	bcs.n	80105ec <uxr_serialize_ActivityInfoVariant+0x104>
 8010588:	3718      	adds	r7, #24
 801058a:	2800      	cmp	r0, #0
 801058c:	d1e5      	bne.n	801055a <uxr_serialize_ActivityInfoVariant+0x72>
 801058e:	2000      	movs	r0, #0
 8010590:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010594:	2210      	movs	r2, #16
 8010596:	4639      	mov	r1, r7
 8010598:	4630      	mov	r0, r6
 801059a:	f7fd fad5 	bl	800db48 <ucdr_serialize_array_uint8_t>
 801059e:	6939      	ldr	r1, [r7, #16]
 80105a0:	4604      	mov	r4, r0
 80105a2:	4630      	mov	r0, r6
 80105a4:	f7f9 fc00 	bl	8009da8 <ucdr_serialize_uint32_t>
 80105a8:	4020      	ands	r0, r4
 80105aa:	b2c0      	uxtb	r0, r0
 80105ac:	e7e7      	b.n	801057e <uxr_serialize_ActivityInfoVariant+0x96>
 80105ae:	2204      	movs	r2, #4
 80105b0:	4639      	mov	r1, r7
 80105b2:	4630      	mov	r0, r6
 80105b4:	f7fd fac8 	bl	800db48 <ucdr_serialize_array_uint8_t>
 80105b8:	88b9      	ldrh	r1, [r7, #4]
 80105ba:	4604      	mov	r4, r0
 80105bc:	4630      	mov	r0, r6
 80105be:	f7f9 fa03 	bl	80099c8 <ucdr_serialize_uint16_t>
 80105c2:	4020      	ands	r0, r4
 80105c4:	b2c0      	uxtb	r0, r0
 80105c6:	e7da      	b.n	801057e <uxr_serialize_ActivityInfoVariant+0x96>
 80105c8:	2202      	movs	r2, #2
 80105ca:	4639      	mov	r1, r7
 80105cc:	4630      	mov	r0, r6
 80105ce:	f7fd fabb 	bl	800db48 <ucdr_serialize_array_uint8_t>
 80105d2:	78b9      	ldrb	r1, [r7, #2]
 80105d4:	4604      	mov	r4, r0
 80105d6:	4630      	mov	r0, r6
 80105d8:	f7f9 f9ca 	bl	8009970 <ucdr_serialize_uint8_t>
 80105dc:	4020      	ands	r0, r4
 80105de:	b2c0      	uxtb	r0, r0
 80105e0:	e7cd      	b.n	801057e <uxr_serialize_ActivityInfoVariant+0x96>
 80105e2:	68eb      	ldr	r3, [r5, #12]
 80105e4:	f108 0801 	add.w	r8, r8, #1
 80105e8:	4598      	cmp	r8, r3
 80105ea:	d308      	bcc.n	80105fe <uxr_serialize_ActivityInfoVariant+0x116>
 80105ec:	ea09 0000 	and.w	r0, r9, r0
 80105f0:	b2c0      	uxtb	r0, r0
 80105f2:	e788      	b.n	8010506 <uxr_serialize_ActivityInfoVariant+0x1e>
 80105f4:	ea09 0900 	and.w	r9, r9, r0
 80105f8:	fa5f f089 	uxtb.w	r0, r9
 80105fc:	e783      	b.n	8010506 <uxr_serialize_ActivityInfoVariant+0x1e>
 80105fe:	3718      	adds	r7, #24
 8010600:	e7ab      	b.n	801055a <uxr_serialize_ActivityInfoVariant+0x72>
 8010602:	bf00      	nop

08010604 <uxr_deserialize_BaseObjectReply>:
 8010604:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010608:	2202      	movs	r2, #2
 801060a:	4606      	mov	r6, r0
 801060c:	460f      	mov	r7, r1
 801060e:	f7fd faff 	bl	800dc10 <ucdr_deserialize_array_uint8_t>
 8010612:	2202      	movs	r2, #2
 8010614:	18b9      	adds	r1, r7, r2
 8010616:	4605      	mov	r5, r0
 8010618:	4630      	mov	r0, r6
 801061a:	f7fd faf9 	bl	800dc10 <ucdr_deserialize_array_uint8_t>
 801061e:	1d39      	adds	r1, r7, #4
 8010620:	4680      	mov	r8, r0
 8010622:	4630      	mov	r0, r6
 8010624:	f7f9 f9ba 	bl	800999c <ucdr_deserialize_uint8_t>
 8010628:	1d79      	adds	r1, r7, #5
 801062a:	4604      	mov	r4, r0
 801062c:	4630      	mov	r0, r6
 801062e:	f7f9 f9b5 	bl	800999c <ucdr_deserialize_uint8_t>
 8010632:	ea05 0508 	and.w	r5, r5, r8
 8010636:	402c      	ands	r4, r5
 8010638:	4020      	ands	r0, r4
 801063a:	b2c0      	uxtb	r0, r0
 801063c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08010640 <uxr_serialize_ReadSpecification>:
 8010640:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010644:	460d      	mov	r5, r1
 8010646:	7809      	ldrb	r1, [r1, #0]
 8010648:	4606      	mov	r6, r0
 801064a:	f7f9 f991 	bl	8009970 <ucdr_serialize_uint8_t>
 801064e:	7869      	ldrb	r1, [r5, #1]
 8010650:	4604      	mov	r4, r0
 8010652:	4630      	mov	r0, r6
 8010654:	f7f9 f98c 	bl	8009970 <ucdr_serialize_uint8_t>
 8010658:	78a9      	ldrb	r1, [r5, #2]
 801065a:	4004      	ands	r4, r0
 801065c:	4630      	mov	r0, r6
 801065e:	f7f9 f959 	bl	8009914 <ucdr_serialize_bool>
 8010662:	78ab      	ldrb	r3, [r5, #2]
 8010664:	b2e4      	uxtb	r4, r4
 8010666:	4004      	ands	r4, r0
 8010668:	b94b      	cbnz	r3, 801067e <uxr_serialize_ReadSpecification+0x3e>
 801066a:	7a29      	ldrb	r1, [r5, #8]
 801066c:	4630      	mov	r0, r6
 801066e:	f7f9 f951 	bl	8009914 <ucdr_serialize_bool>
 8010672:	7a2b      	ldrb	r3, [r5, #8]
 8010674:	4004      	ands	r4, r0
 8010676:	b943      	cbnz	r3, 801068a <uxr_serialize_ReadSpecification+0x4a>
 8010678:	4620      	mov	r0, r4
 801067a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801067e:	6869      	ldr	r1, [r5, #4]
 8010680:	4630      	mov	r0, r6
 8010682:	f006 f8c7 	bl	8016814 <ucdr_serialize_string>
 8010686:	4004      	ands	r4, r0
 8010688:	e7ef      	b.n	801066a <uxr_serialize_ReadSpecification+0x2a>
 801068a:	8969      	ldrh	r1, [r5, #10]
 801068c:	4630      	mov	r0, r6
 801068e:	f7f9 f99b 	bl	80099c8 <ucdr_serialize_uint16_t>
 8010692:	89a9      	ldrh	r1, [r5, #12]
 8010694:	4607      	mov	r7, r0
 8010696:	4630      	mov	r0, r6
 8010698:	f7f9 f996 	bl	80099c8 <ucdr_serialize_uint16_t>
 801069c:	89e9      	ldrh	r1, [r5, #14]
 801069e:	4007      	ands	r7, r0
 80106a0:	4630      	mov	r0, r6
 80106a2:	f7f9 f991 	bl	80099c8 <ucdr_serialize_uint16_t>
 80106a6:	8a29      	ldrh	r1, [r5, #16]
 80106a8:	4680      	mov	r8, r0
 80106aa:	4630      	mov	r0, r6
 80106ac:	f7f9 f98c 	bl	80099c8 <ucdr_serialize_uint16_t>
 80106b0:	b2ff      	uxtb	r7, r7
 80106b2:	ea04 0507 	and.w	r5, r4, r7
 80106b6:	ea05 0508 	and.w	r5, r5, r8
 80106ba:	ea00 0405 	and.w	r4, r0, r5
 80106be:	4620      	mov	r0, r4
 80106c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080106c4 <uxr_serialize_CREATE_CLIENT_Payload>:
 80106c4:	f7ff ba3a 	b.w	800fb3c <uxr_serialize_CLIENT_Representation>

080106c8 <uxr_serialize_CREATE_Payload>:
 80106c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80106ca:	2202      	movs	r2, #2
 80106cc:	4606      	mov	r6, r0
 80106ce:	460d      	mov	r5, r1
 80106d0:	f7fd fa3a 	bl	800db48 <ucdr_serialize_array_uint8_t>
 80106d4:	2202      	movs	r2, #2
 80106d6:	18a9      	adds	r1, r5, r2
 80106d8:	4604      	mov	r4, r0
 80106da:	4630      	mov	r0, r6
 80106dc:	f7fd fa34 	bl	800db48 <ucdr_serialize_array_uint8_t>
 80106e0:	7929      	ldrb	r1, [r5, #4]
 80106e2:	4607      	mov	r7, r0
 80106e4:	4630      	mov	r0, r6
 80106e6:	f7f9 f943 	bl	8009970 <ucdr_serialize_uint8_t>
 80106ea:	b170      	cbz	r0, 801070a <uxr_serialize_CREATE_Payload+0x42>
 80106ec:	792b      	ldrb	r3, [r5, #4]
 80106ee:	403c      	ands	r4, r7
 80106f0:	3b01      	subs	r3, #1
 80106f2:	b2e4      	uxtb	r4, r4
 80106f4:	2b0d      	cmp	r3, #13
 80106f6:	d809      	bhi.n	801070c <uxr_serialize_CREATE_Payload+0x44>
 80106f8:	e8df f003 	tbb	[pc, r3]
 80106fc:	23230a3e 	.word	0x23230a3e
 8010700:	0a0a0a0a 	.word	0x0a0a0a0a
 8010704:	12121208 	.word	0x12121208
 8010708:	5f58      	.short	0x5f58
 801070a:	2400      	movs	r4, #0
 801070c:	4620      	mov	r0, r4
 801070e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010710:	f105 0108 	add.w	r1, r5, #8
 8010714:	4630      	mov	r0, r6
 8010716:	f7ff fb19 	bl	800fd4c <uxr_serialize_DATAWRITER_Representation>
 801071a:	4004      	ands	r4, r0
 801071c:	4620      	mov	r0, r4
 801071e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010720:	7a29      	ldrb	r1, [r5, #8]
 8010722:	4630      	mov	r0, r6
 8010724:	f7f9 f924 	bl	8009970 <ucdr_serialize_uint8_t>
 8010728:	2800      	cmp	r0, #0
 801072a:	d0ee      	beq.n	801070a <uxr_serialize_CREATE_Payload+0x42>
 801072c:	7a2b      	ldrb	r3, [r5, #8]
 801072e:	2b01      	cmp	r3, #1
 8010730:	d001      	beq.n	8010736 <uxr_serialize_CREATE_Payload+0x6e>
 8010732:	2b02      	cmp	r3, #2
 8010734:	d1ea      	bne.n	801070c <uxr_serialize_CREATE_Payload+0x44>
 8010736:	68e9      	ldr	r1, [r5, #12]
 8010738:	4630      	mov	r0, r6
 801073a:	f006 f86b 	bl	8016814 <ucdr_serialize_string>
 801073e:	4004      	ands	r4, r0
 8010740:	e7e4      	b.n	801070c <uxr_serialize_CREATE_Payload+0x44>
 8010742:	7a29      	ldrb	r1, [r5, #8]
 8010744:	4630      	mov	r0, r6
 8010746:	f7f9 f913 	bl	8009970 <ucdr_serialize_uint8_t>
 801074a:	4607      	mov	r7, r0
 801074c:	b158      	cbz	r0, 8010766 <uxr_serialize_CREATE_Payload+0x9e>
 801074e:	7a2b      	ldrb	r3, [r5, #8]
 8010750:	2b02      	cmp	r3, #2
 8010752:	d039      	beq.n	80107c8 <uxr_serialize_CREATE_Payload+0x100>
 8010754:	2b03      	cmp	r3, #3
 8010756:	d106      	bne.n	8010766 <uxr_serialize_CREATE_Payload+0x9e>
 8010758:	68ea      	ldr	r2, [r5, #12]
 801075a:	f105 0110 	add.w	r1, r5, #16
 801075e:	4630      	mov	r0, r6
 8010760:	f7fd fb92 	bl	800de88 <ucdr_serialize_sequence_uint8_t>
 8010764:	4607      	mov	r7, r0
 8010766:	2202      	movs	r2, #2
 8010768:	f505 7104 	add.w	r1, r5, #528	@ 0x210
 801076c:	4630      	mov	r0, r6
 801076e:	f7fd f9eb 	bl	800db48 <ucdr_serialize_array_uint8_t>
 8010772:	4038      	ands	r0, r7
 8010774:	4004      	ands	r4, r0
 8010776:	e7c9      	b.n	801070c <uxr_serialize_CREATE_Payload+0x44>
 8010778:	7a29      	ldrb	r1, [r5, #8]
 801077a:	4630      	mov	r0, r6
 801077c:	f7f9 f8f8 	bl	8009970 <ucdr_serialize_uint8_t>
 8010780:	4607      	mov	r7, r0
 8010782:	b158      	cbz	r0, 801079c <uxr_serialize_CREATE_Payload+0xd4>
 8010784:	7a2b      	ldrb	r3, [r5, #8]
 8010786:	2b02      	cmp	r3, #2
 8010788:	d003      	beq.n	8010792 <uxr_serialize_CREATE_Payload+0xca>
 801078a:	2b03      	cmp	r3, #3
 801078c:	d022      	beq.n	80107d4 <uxr_serialize_CREATE_Payload+0x10c>
 801078e:	2b01      	cmp	r3, #1
 8010790:	d104      	bne.n	801079c <uxr_serialize_CREATE_Payload+0xd4>
 8010792:	68e9      	ldr	r1, [r5, #12]
 8010794:	4630      	mov	r0, r6
 8010796:	f006 f83d 	bl	8016814 <ucdr_serialize_string>
 801079a:	4607      	mov	r7, r0
 801079c:	f9b5 1210 	ldrsh.w	r1, [r5, #528]	@ 0x210
 80107a0:	4630      	mov	r0, r6
 80107a2:	f7f9 fe0d 	bl	800a3c0 <ucdr_serialize_int16_t>
 80107a6:	4038      	ands	r0, r7
 80107a8:	4004      	ands	r4, r0
 80107aa:	e7af      	b.n	801070c <uxr_serialize_CREATE_Payload+0x44>
 80107ac:	f105 0108 	add.w	r1, r5, #8
 80107b0:	4630      	mov	r0, r6
 80107b2:	f7ff fa81 	bl	800fcb8 <uxr_serialize_AGENT_Representation>
 80107b6:	4004      	ands	r4, r0
 80107b8:	e7a8      	b.n	801070c <uxr_serialize_CREATE_Payload+0x44>
 80107ba:	f105 0108 	add.w	r1, r5, #8
 80107be:	4630      	mov	r0, r6
 80107c0:	f7ff f9bc 	bl	800fb3c <uxr_serialize_CLIENT_Representation>
 80107c4:	4004      	ands	r4, r0
 80107c6:	e7a1      	b.n	801070c <uxr_serialize_CREATE_Payload+0x44>
 80107c8:	68e9      	ldr	r1, [r5, #12]
 80107ca:	4630      	mov	r0, r6
 80107cc:	f006 f822 	bl	8016814 <ucdr_serialize_string>
 80107d0:	4607      	mov	r7, r0
 80107d2:	e7c8      	b.n	8010766 <uxr_serialize_CREATE_Payload+0x9e>
 80107d4:	68ea      	ldr	r2, [r5, #12]
 80107d6:	f105 0110 	add.w	r1, r5, #16
 80107da:	4630      	mov	r0, r6
 80107dc:	f7fd fb54 	bl	800de88 <ucdr_serialize_sequence_uint8_t>
 80107e0:	4607      	mov	r7, r0
 80107e2:	e7db      	b.n	801079c <uxr_serialize_CREATE_Payload+0xd4>

080107e4 <uxr_deserialize_GET_INFO_Payload>:
 80107e4:	b570      	push	{r4, r5, r6, lr}
 80107e6:	2202      	movs	r2, #2
 80107e8:	4605      	mov	r5, r0
 80107ea:	460e      	mov	r6, r1
 80107ec:	f7fd fa10 	bl	800dc10 <ucdr_deserialize_array_uint8_t>
 80107f0:	2202      	movs	r2, #2
 80107f2:	18b1      	adds	r1, r6, r2
 80107f4:	4604      	mov	r4, r0
 80107f6:	4628      	mov	r0, r5
 80107f8:	f7fd fa0a 	bl	800dc10 <ucdr_deserialize_array_uint8_t>
 80107fc:	1d31      	adds	r1, r6, #4
 80107fe:	4004      	ands	r4, r0
 8010800:	4628      	mov	r0, r5
 8010802:	f7f9 fbfb 	bl	8009ffc <ucdr_deserialize_uint32_t>
 8010806:	b2e4      	uxtb	r4, r4
 8010808:	4020      	ands	r0, r4
 801080a:	bd70      	pop	{r4, r5, r6, pc}

0801080c <uxr_serialize_DELETE_Payload>:
 801080c:	b570      	push	{r4, r5, r6, lr}
 801080e:	2202      	movs	r2, #2
 8010810:	4605      	mov	r5, r0
 8010812:	460e      	mov	r6, r1
 8010814:	f7fd f998 	bl	800db48 <ucdr_serialize_array_uint8_t>
 8010818:	2202      	movs	r2, #2
 801081a:	4604      	mov	r4, r0
 801081c:	18b1      	adds	r1, r6, r2
 801081e:	4628      	mov	r0, r5
 8010820:	f7fd f992 	bl	800db48 <ucdr_serialize_array_uint8_t>
 8010824:	4020      	ands	r0, r4
 8010826:	b2c0      	uxtb	r0, r0
 8010828:	bd70      	pop	{r4, r5, r6, pc}
 801082a:	bf00      	nop

0801082c <uxr_deserialize_STATUS_AGENT_Payload>:
 801082c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010830:	4605      	mov	r5, r0
 8010832:	460e      	mov	r6, r1
 8010834:	f7f9 f8b2 	bl	800999c <ucdr_deserialize_uint8_t>
 8010838:	1c71      	adds	r1, r6, #1
 801083a:	4604      	mov	r4, r0
 801083c:	4628      	mov	r0, r5
 801083e:	f7f9 f8ad 	bl	800999c <ucdr_deserialize_uint8_t>
 8010842:	2204      	movs	r2, #4
 8010844:	18b1      	adds	r1, r6, r2
 8010846:	4681      	mov	r9, r0
 8010848:	4628      	mov	r0, r5
 801084a:	f7fd f9e1 	bl	800dc10 <ucdr_deserialize_array_uint8_t>
 801084e:	f106 0108 	add.w	r1, r6, #8
 8010852:	4680      	mov	r8, r0
 8010854:	2202      	movs	r2, #2
 8010856:	4628      	mov	r0, r5
 8010858:	f7fd f9da 	bl	800dc10 <ucdr_deserialize_array_uint8_t>
 801085c:	2202      	movs	r2, #2
 801085e:	f106 010a 	add.w	r1, r6, #10
 8010862:	4607      	mov	r7, r0
 8010864:	4628      	mov	r0, r5
 8010866:	f7fd f9d3 	bl	800dc10 <ucdr_deserialize_array_uint8_t>
 801086a:	ea04 0409 	and.w	r4, r4, r9
 801086e:	4603      	mov	r3, r0
 8010870:	f106 010c 	add.w	r1, r6, #12
 8010874:	4628      	mov	r0, r5
 8010876:	b2e4      	uxtb	r4, r4
 8010878:	461d      	mov	r5, r3
 801087a:	ea04 0408 	and.w	r4, r4, r8
 801087e:	f7f9 f85f 	bl	8009940 <ucdr_deserialize_bool>
 8010882:	4027      	ands	r7, r4
 8010884:	403d      	ands	r5, r7
 8010886:	4028      	ands	r0, r5
 8010888:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0801088c <uxr_deserialize_STATUS_Payload>:
 801088c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010890:	2202      	movs	r2, #2
 8010892:	4606      	mov	r6, r0
 8010894:	460f      	mov	r7, r1
 8010896:	f7fd f9bb 	bl	800dc10 <ucdr_deserialize_array_uint8_t>
 801089a:	2202      	movs	r2, #2
 801089c:	18b9      	adds	r1, r7, r2
 801089e:	4605      	mov	r5, r0
 80108a0:	4630      	mov	r0, r6
 80108a2:	f7fd f9b5 	bl	800dc10 <ucdr_deserialize_array_uint8_t>
 80108a6:	1d39      	adds	r1, r7, #4
 80108a8:	4680      	mov	r8, r0
 80108aa:	4630      	mov	r0, r6
 80108ac:	f7f9 f876 	bl	800999c <ucdr_deserialize_uint8_t>
 80108b0:	1d79      	adds	r1, r7, #5
 80108b2:	4604      	mov	r4, r0
 80108b4:	4630      	mov	r0, r6
 80108b6:	f7f9 f871 	bl	800999c <ucdr_deserialize_uint8_t>
 80108ba:	ea05 0508 	and.w	r5, r5, r8
 80108be:	402c      	ands	r4, r5
 80108c0:	4020      	ands	r0, r4
 80108c2:	b2c0      	uxtb	r0, r0
 80108c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080108c8 <uxr_serialize_INFO_Payload>:
 80108c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80108cc:	2202      	movs	r2, #2
 80108ce:	460c      	mov	r4, r1
 80108d0:	4605      	mov	r5, r0
 80108d2:	f7fd f939 	bl	800db48 <ucdr_serialize_array_uint8_t>
 80108d6:	2202      	movs	r2, #2
 80108d8:	18a1      	adds	r1, r4, r2
 80108da:	4680      	mov	r8, r0
 80108dc:	4628      	mov	r0, r5
 80108de:	f7fd f933 	bl	800db48 <ucdr_serialize_array_uint8_t>
 80108e2:	7921      	ldrb	r1, [r4, #4]
 80108e4:	4607      	mov	r7, r0
 80108e6:	4628      	mov	r0, r5
 80108e8:	f7f9 f842 	bl	8009970 <ucdr_serialize_uint8_t>
 80108ec:	7961      	ldrb	r1, [r4, #5]
 80108ee:	4606      	mov	r6, r0
 80108f0:	4628      	mov	r0, r5
 80108f2:	f7f9 f83d 	bl	8009970 <ucdr_serialize_uint8_t>
 80108f6:	ea08 0807 	and.w	r8, r8, r7
 80108fa:	ea06 0608 	and.w	r6, r6, r8
 80108fe:	ea00 0706 	and.w	r7, r0, r6
 8010902:	7a21      	ldrb	r1, [r4, #8]
 8010904:	4628      	mov	r0, r5
 8010906:	f7f9 f805 	bl	8009914 <ucdr_serialize_bool>
 801090a:	7a23      	ldrb	r3, [r4, #8]
 801090c:	b2ff      	uxtb	r7, r7
 801090e:	4606      	mov	r6, r0
 8010910:	b96b      	cbnz	r3, 801092e <uxr_serialize_INFO_Payload+0x66>
 8010912:	f894 121c 	ldrb.w	r1, [r4, #540]	@ 0x21c
 8010916:	4628      	mov	r0, r5
 8010918:	f7f8 fffc 	bl	8009914 <ucdr_serialize_bool>
 801091c:	f894 321c 	ldrb.w	r3, [r4, #540]	@ 0x21c
 8010920:	4030      	ands	r0, r6
 8010922:	b2c6      	uxtb	r6, r0
 8010924:	b983      	cbnz	r3, 8010948 <uxr_serialize_INFO_Payload+0x80>
 8010926:	ea06 0007 	and.w	r0, r6, r7
 801092a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801092e:	7b21      	ldrb	r1, [r4, #12]
 8010930:	4628      	mov	r0, r5
 8010932:	f7f9 f81d 	bl	8009970 <ucdr_serialize_uint8_t>
 8010936:	b188      	cbz	r0, 801095c <uxr_serialize_INFO_Payload+0x94>
 8010938:	f104 010c 	add.w	r1, r4, #12
 801093c:	4628      	mov	r0, r5
 801093e:	f7ff fa2d 	bl	800fd9c <uxr_serialize_ObjectVariant.part.0>
 8010942:	4030      	ands	r0, r6
 8010944:	b2c6      	uxtb	r6, r0
 8010946:	e7e4      	b.n	8010912 <uxr_serialize_INFO_Payload+0x4a>
 8010948:	f504 7108 	add.w	r1, r4, #544	@ 0x220
 801094c:	4628      	mov	r0, r5
 801094e:	f7ff fdcb 	bl	80104e8 <uxr_serialize_ActivityInfoVariant>
 8010952:	4006      	ands	r6, r0
 8010954:	ea06 0007 	and.w	r0, r6, r7
 8010958:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801095c:	4606      	mov	r6, r0
 801095e:	e7d8      	b.n	8010912 <uxr_serialize_INFO_Payload+0x4a>

08010960 <uxr_serialize_READ_DATA_Payload>:
 8010960:	b570      	push	{r4, r5, r6, lr}
 8010962:	2202      	movs	r2, #2
 8010964:	4605      	mov	r5, r0
 8010966:	460e      	mov	r6, r1
 8010968:	f7fd f8ee 	bl	800db48 <ucdr_serialize_array_uint8_t>
 801096c:	2202      	movs	r2, #2
 801096e:	18b1      	adds	r1, r6, r2
 8010970:	4604      	mov	r4, r0
 8010972:	4628      	mov	r0, r5
 8010974:	f7fd f8e8 	bl	800db48 <ucdr_serialize_array_uint8_t>
 8010978:	1d31      	adds	r1, r6, #4
 801097a:	4004      	ands	r4, r0
 801097c:	4628      	mov	r0, r5
 801097e:	f7ff fe5f 	bl	8010640 <uxr_serialize_ReadSpecification>
 8010982:	b2e4      	uxtb	r4, r4
 8010984:	4020      	ands	r0, r4
 8010986:	bd70      	pop	{r4, r5, r6, pc}

08010988 <uxr_serialize_WRITE_DATA_Payload_Data>:
 8010988:	b570      	push	{r4, r5, r6, lr}
 801098a:	2202      	movs	r2, #2
 801098c:	4605      	mov	r5, r0
 801098e:	460e      	mov	r6, r1
 8010990:	f7fd f8da 	bl	800db48 <ucdr_serialize_array_uint8_t>
 8010994:	2202      	movs	r2, #2
 8010996:	4604      	mov	r4, r0
 8010998:	18b1      	adds	r1, r6, r2
 801099a:	4628      	mov	r0, r5
 801099c:	f7fd f8d4 	bl	800db48 <ucdr_serialize_array_uint8_t>
 80109a0:	4020      	ands	r0, r4
 80109a2:	b2c0      	uxtb	r0, r0
 80109a4:	bd70      	pop	{r4, r5, r6, pc}
 80109a6:	bf00      	nop

080109a8 <uxr_serialize_ACKNACK_Payload>:
 80109a8:	b570      	push	{r4, r5, r6, lr}
 80109aa:	460c      	mov	r4, r1
 80109ac:	460e      	mov	r6, r1
 80109ae:	f834 1b02 	ldrh.w	r1, [r4], #2
 80109b2:	4605      	mov	r5, r0
 80109b4:	f7f9 f808 	bl	80099c8 <ucdr_serialize_uint16_t>
 80109b8:	2202      	movs	r2, #2
 80109ba:	4621      	mov	r1, r4
 80109bc:	4604      	mov	r4, r0
 80109be:	4628      	mov	r0, r5
 80109c0:	f7fd f8c2 	bl	800db48 <ucdr_serialize_array_uint8_t>
 80109c4:	7931      	ldrb	r1, [r6, #4]
 80109c6:	4004      	ands	r4, r0
 80109c8:	4628      	mov	r0, r5
 80109ca:	f7f8 ffd1 	bl	8009970 <ucdr_serialize_uint8_t>
 80109ce:	b2e4      	uxtb	r4, r4
 80109d0:	4020      	ands	r0, r4
 80109d2:	bd70      	pop	{r4, r5, r6, pc}

080109d4 <uxr_deserialize_ACKNACK_Payload>:
 80109d4:	b570      	push	{r4, r5, r6, lr}
 80109d6:	4605      	mov	r5, r0
 80109d8:	460e      	mov	r6, r1
 80109da:	f7f9 f8f9 	bl	8009bd0 <ucdr_deserialize_uint16_t>
 80109de:	2202      	movs	r2, #2
 80109e0:	18b1      	adds	r1, r6, r2
 80109e2:	4604      	mov	r4, r0
 80109e4:	4628      	mov	r0, r5
 80109e6:	f7fd f913 	bl	800dc10 <ucdr_deserialize_array_uint8_t>
 80109ea:	1d31      	adds	r1, r6, #4
 80109ec:	4004      	ands	r4, r0
 80109ee:	4628      	mov	r0, r5
 80109f0:	f7f8 ffd4 	bl	800999c <ucdr_deserialize_uint8_t>
 80109f4:	b2e4      	uxtb	r4, r4
 80109f6:	4020      	ands	r0, r4
 80109f8:	bd70      	pop	{r4, r5, r6, pc}
 80109fa:	bf00      	nop

080109fc <uxr_serialize_HEARTBEAT_Payload>:
 80109fc:	b570      	push	{r4, r5, r6, lr}
 80109fe:	460d      	mov	r5, r1
 8010a00:	8809      	ldrh	r1, [r1, #0]
 8010a02:	4606      	mov	r6, r0
 8010a04:	f7f8 ffe0 	bl	80099c8 <ucdr_serialize_uint16_t>
 8010a08:	8869      	ldrh	r1, [r5, #2]
 8010a0a:	4604      	mov	r4, r0
 8010a0c:	4630      	mov	r0, r6
 8010a0e:	f7f8 ffdb 	bl	80099c8 <ucdr_serialize_uint16_t>
 8010a12:	7929      	ldrb	r1, [r5, #4]
 8010a14:	4004      	ands	r4, r0
 8010a16:	4630      	mov	r0, r6
 8010a18:	f7f8 ffaa 	bl	8009970 <ucdr_serialize_uint8_t>
 8010a1c:	b2e4      	uxtb	r4, r4
 8010a1e:	4020      	ands	r0, r4
 8010a20:	bd70      	pop	{r4, r5, r6, pc}
 8010a22:	bf00      	nop

08010a24 <uxr_deserialize_HEARTBEAT_Payload>:
 8010a24:	b570      	push	{r4, r5, r6, lr}
 8010a26:	4605      	mov	r5, r0
 8010a28:	460e      	mov	r6, r1
 8010a2a:	f7f9 f8d1 	bl	8009bd0 <ucdr_deserialize_uint16_t>
 8010a2e:	1cb1      	adds	r1, r6, #2
 8010a30:	4604      	mov	r4, r0
 8010a32:	4628      	mov	r0, r5
 8010a34:	f7f9 f8cc 	bl	8009bd0 <ucdr_deserialize_uint16_t>
 8010a38:	1d31      	adds	r1, r6, #4
 8010a3a:	4004      	ands	r4, r0
 8010a3c:	4628      	mov	r0, r5
 8010a3e:	f7f8 ffad 	bl	800999c <ucdr_deserialize_uint8_t>
 8010a42:	b2e4      	uxtb	r4, r4
 8010a44:	4020      	ands	r0, r4
 8010a46:	bd70      	pop	{r4, r5, r6, pc}

08010a48 <uxr_serialize_TIMESTAMP_Payload>:
 8010a48:	b570      	push	{r4, r5, r6, lr}
 8010a4a:	460d      	mov	r5, r1
 8010a4c:	6809      	ldr	r1, [r1, #0]
 8010a4e:	4606      	mov	r6, r0
 8010a50:	f7f9 fdbc 	bl	800a5cc <ucdr_serialize_int32_t>
 8010a54:	6869      	ldr	r1, [r5, #4]
 8010a56:	4604      	mov	r4, r0
 8010a58:	4630      	mov	r0, r6
 8010a5a:	f7f9 f9a5 	bl	8009da8 <ucdr_serialize_uint32_t>
 8010a5e:	4020      	ands	r0, r4
 8010a60:	b2c0      	uxtb	r0, r0
 8010a62:	bd70      	pop	{r4, r5, r6, pc}

08010a64 <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 8010a64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010a68:	4605      	mov	r5, r0
 8010a6a:	460e      	mov	r6, r1
 8010a6c:	f7f9 fe48 	bl	800a700 <ucdr_deserialize_int32_t>
 8010a70:	1d31      	adds	r1, r6, #4
 8010a72:	4607      	mov	r7, r0
 8010a74:	4628      	mov	r0, r5
 8010a76:	f7f9 fac1 	bl	8009ffc <ucdr_deserialize_uint32_t>
 8010a7a:	f106 0108 	add.w	r1, r6, #8
 8010a7e:	4680      	mov	r8, r0
 8010a80:	4628      	mov	r0, r5
 8010a82:	f7f9 fe3d 	bl	800a700 <ucdr_deserialize_int32_t>
 8010a86:	f106 010c 	add.w	r1, r6, #12
 8010a8a:	4604      	mov	r4, r0
 8010a8c:	4628      	mov	r0, r5
 8010a8e:	f7f9 fab5 	bl	8009ffc <ucdr_deserialize_uint32_t>
 8010a92:	ea07 0708 	and.w	r7, r7, r8
 8010a96:	403c      	ands	r4, r7
 8010a98:	f106 0110 	add.w	r1, r6, #16
 8010a9c:	4004      	ands	r4, r0
 8010a9e:	4628      	mov	r0, r5
 8010aa0:	f7f9 fe2e 	bl	800a700 <ucdr_deserialize_int32_t>
 8010aa4:	f106 0114 	add.w	r1, r6, #20
 8010aa8:	4607      	mov	r7, r0
 8010aaa:	4628      	mov	r0, r5
 8010aac:	f7f9 faa6 	bl	8009ffc <ucdr_deserialize_uint32_t>
 8010ab0:	b2e4      	uxtb	r4, r4
 8010ab2:	403c      	ands	r4, r7
 8010ab4:	4020      	ands	r0, r4
 8010ab6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010aba:	bf00      	nop

08010abc <uxr_serialize_SampleIdentity>:
 8010abc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010ac0:	220c      	movs	r2, #12
 8010ac2:	4604      	mov	r4, r0
 8010ac4:	460d      	mov	r5, r1
 8010ac6:	f7fd f83f 	bl	800db48 <ucdr_serialize_array_uint8_t>
 8010aca:	2203      	movs	r2, #3
 8010acc:	f105 010c 	add.w	r1, r5, #12
 8010ad0:	4680      	mov	r8, r0
 8010ad2:	4620      	mov	r0, r4
 8010ad4:	f7fd f838 	bl	800db48 <ucdr_serialize_array_uint8_t>
 8010ad8:	7be9      	ldrb	r1, [r5, #15]
 8010ada:	4681      	mov	r9, r0
 8010adc:	4620      	mov	r0, r4
 8010ade:	f7f8 ff47 	bl	8009970 <ucdr_serialize_uint8_t>
 8010ae2:	6929      	ldr	r1, [r5, #16]
 8010ae4:	4607      	mov	r7, r0
 8010ae6:	4620      	mov	r0, r4
 8010ae8:	f7f9 fd70 	bl	800a5cc <ucdr_serialize_int32_t>
 8010aec:	6969      	ldr	r1, [r5, #20]
 8010aee:	4606      	mov	r6, r0
 8010af0:	4620      	mov	r0, r4
 8010af2:	f7f9 f959 	bl	8009da8 <ucdr_serialize_uint32_t>
 8010af6:	ea08 0809 	and.w	r8, r8, r9
 8010afa:	ea07 0708 	and.w	r7, r7, r8
 8010afe:	403e      	ands	r6, r7
 8010b00:	4030      	ands	r0, r6
 8010b02:	b2c0      	uxtb	r0, r0
 8010b04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08010b08 <uxr_deserialize_SampleIdentity>:
 8010b08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010b0c:	220c      	movs	r2, #12
 8010b0e:	4604      	mov	r4, r0
 8010b10:	460d      	mov	r5, r1
 8010b12:	f7fd f87d 	bl	800dc10 <ucdr_deserialize_array_uint8_t>
 8010b16:	2203      	movs	r2, #3
 8010b18:	f105 010c 	add.w	r1, r5, #12
 8010b1c:	4680      	mov	r8, r0
 8010b1e:	4620      	mov	r0, r4
 8010b20:	f7fd f876 	bl	800dc10 <ucdr_deserialize_array_uint8_t>
 8010b24:	f105 010f 	add.w	r1, r5, #15
 8010b28:	4681      	mov	r9, r0
 8010b2a:	4620      	mov	r0, r4
 8010b2c:	f7f8 ff36 	bl	800999c <ucdr_deserialize_uint8_t>
 8010b30:	f105 0110 	add.w	r1, r5, #16
 8010b34:	4607      	mov	r7, r0
 8010b36:	4620      	mov	r0, r4
 8010b38:	f7f9 fde2 	bl	800a700 <ucdr_deserialize_int32_t>
 8010b3c:	f105 0114 	add.w	r1, r5, #20
 8010b40:	4606      	mov	r6, r0
 8010b42:	4620      	mov	r0, r4
 8010b44:	f7f9 fa5a 	bl	8009ffc <ucdr_deserialize_uint32_t>
 8010b48:	ea08 0809 	and.w	r8, r8, r9
 8010b4c:	ea07 0708 	and.w	r7, r7, r8
 8010b50:	403e      	ands	r6, r7
 8010b52:	4030      	ands	r0, r6
 8010b54:	b2c0      	uxtb	r0, r0
 8010b56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010b5a:	bf00      	nop

08010b5c <nav_msgs__msg__Odometry__get_type_hash>:
 8010b5c:	4800      	ldr	r0, [pc, #0]	@ (8010b60 <nav_msgs__msg__Odometry__get_type_hash+0x4>)
 8010b5e:	4770      	bx	lr
 8010b60:	20000be8 	.word	0x20000be8

08010b64 <nav_msgs__msg__Odometry__get_type_description>:
 8010b64:	b570      	push	{r4, r5, r6, lr}
 8010b66:	4e2c      	ldr	r6, [pc, #176]	@ (8010c18 <nav_msgs__msg__Odometry__get_type_description+0xb4>)
 8010b68:	7835      	ldrb	r5, [r6, #0]
 8010b6a:	b10d      	cbz	r5, 8010b70 <nav_msgs__msg__Odometry__get_type_description+0xc>
 8010b6c:	482b      	ldr	r0, [pc, #172]	@ (8010c1c <nav_msgs__msg__Odometry__get_type_description+0xb8>)
 8010b6e:	bd70      	pop	{r4, r5, r6, pc}
 8010b70:	4628      	mov	r0, r5
 8010b72:	f005 f94b 	bl	8015e0c <builtin_interfaces__msg__Time__get_type_description>
 8010b76:	300c      	adds	r0, #12
 8010b78:	c807      	ldmia	r0, {r0, r1, r2}
 8010b7a:	4c29      	ldr	r4, [pc, #164]	@ (8010c20 <nav_msgs__msg__Odometry__get_type_description+0xbc>)
 8010b7c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8010b80:	4628      	mov	r0, r5
 8010b82:	f005 f979 	bl	8015e78 <geometry_msgs__msg__Point__get_type_description>
 8010b86:	300c      	adds	r0, #12
 8010b88:	c807      	ldmia	r0, {r0, r1, r2}
 8010b8a:	f104 0318 	add.w	r3, r4, #24
 8010b8e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8010b92:	4628      	mov	r0, r5
 8010b94:	f005 f9a0 	bl	8015ed8 <geometry_msgs__msg__Pose__get_type_description>
 8010b98:	300c      	adds	r0, #12
 8010b9a:	c807      	ldmia	r0, {r0, r1, r2}
 8010b9c:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 8010ba0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8010ba4:	4628      	mov	r0, r5
 8010ba6:	f005 f9f7 	bl	8015f98 <geometry_msgs__msg__PoseWithCovariance__get_type_description>
 8010baa:	300c      	adds	r0, #12
 8010bac:	c807      	ldmia	r0, {r0, r1, r2}
 8010bae:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 8010bb2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8010bb6:	4628      	mov	r0, r5
 8010bb8:	f005 fa78 	bl	80160ac <geometry_msgs__msg__Quaternion__get_type_description>
 8010bbc:	300c      	adds	r0, #12
 8010bbe:	c807      	ldmia	r0, {r0, r1, r2}
 8010bc0:	f104 0360 	add.w	r3, r4, #96	@ 0x60
 8010bc4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8010bc8:	4628      	mov	r0, r5
 8010bca:	f7fc fcab 	bl	800d524 <geometry_msgs__msg__Twist__get_type_description>
 8010bce:	300c      	adds	r0, #12
 8010bd0:	c807      	ldmia	r0, {r0, r1, r2}
 8010bd2:	f104 0378 	add.w	r3, r4, #120	@ 0x78
 8010bd6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8010bda:	4628      	mov	r0, r5
 8010bdc:	f005 fbca 	bl	8016374 <geometry_msgs__msg__TwistWithCovariance__get_type_description>
 8010be0:	300c      	adds	r0, #12
 8010be2:	c807      	ldmia	r0, {r0, r1, r2}
 8010be4:	f104 0390 	add.w	r3, r4, #144	@ 0x90
 8010be8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8010bec:	4628      	mov	r0, r5
 8010bee:	f7fc fd0d 	bl	800d60c <geometry_msgs__msg__Vector3__get_type_description>
 8010bf2:	300c      	adds	r0, #12
 8010bf4:	c807      	ldmia	r0, {r0, r1, r2}
 8010bf6:	f104 03a8 	add.w	r3, r4, #168	@ 0xa8
 8010bfa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8010bfe:	4628      	mov	r0, r5
 8010c00:	f004 ffc0 	bl	8015b84 <std_msgs__msg__Header__get_type_description>
 8010c04:	300c      	adds	r0, #12
 8010c06:	c807      	ldmia	r0, {r0, r1, r2}
 8010c08:	34c0      	adds	r4, #192	@ 0xc0
 8010c0a:	2301      	movs	r3, #1
 8010c0c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8010c10:	7033      	strb	r3, [r6, #0]
 8010c12:	4802      	ldr	r0, [pc, #8]	@ (8010c1c <nav_msgs__msg__Odometry__get_type_description+0xb8>)
 8010c14:	bd70      	pop	{r4, r5, r6, pc}
 8010c16:	bf00      	nop
 8010c18:	20010dcd 	.word	0x20010dcd
 8010c1c:	0801d034 	.word	0x0801d034
 8010c20:	20000ea4 	.word	0x20000ea4

08010c24 <nav_msgs__msg__Odometry__get_type_description_sources>:
 8010c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c26:	4d4c      	ldr	r5, [pc, #304]	@ (8010d58 <nav_msgs__msg__Odometry__get_type_description_sources+0x134>)
 8010c28:	782e      	ldrb	r6, [r5, #0]
 8010c2a:	b10e      	cbz	r6, 8010c30 <nav_msgs__msg__Odometry__get_type_description_sources+0xc>
 8010c2c:	484b      	ldr	r0, [pc, #300]	@ (8010d5c <nav_msgs__msg__Odometry__get_type_description_sources+0x138>)
 8010c2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010c30:	4f4b      	ldr	r7, [pc, #300]	@ (8010d60 <nav_msgs__msg__Odometry__get_type_description_sources+0x13c>)
 8010c32:	4c4c      	ldr	r4, [pc, #304]	@ (8010d64 <nav_msgs__msg__Odometry__get_type_description_sources+0x140>)
 8010c34:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8010c36:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010c38:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8010c3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010c3c:	683b      	ldr	r3, [r7, #0]
 8010c3e:	4627      	mov	r7, r4
 8010c40:	4630      	mov	r0, r6
 8010c42:	f847 3b04 	str.w	r3, [r7], #4
 8010c46:	f005 f8ed 	bl	8015e24 <builtin_interfaces__msg__Time__get_individual_type_description_source>
 8010c4a:	4684      	mov	ip, r0
 8010c4c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010c50:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010c52:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010c56:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010c58:	4630      	mov	r0, r6
 8010c5a:	f8dc 3000 	ldr.w	r3, [ip]
 8010c5e:	603b      	str	r3, [r7, #0]
 8010c60:	f005 f916 	bl	8015e90 <geometry_msgs__msg__Point__get_individual_type_description_source>
 8010c64:	4684      	mov	ip, r0
 8010c66:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010c6a:	f104 0728 	add.w	r7, r4, #40	@ 0x28
 8010c6e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010c70:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010c74:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010c76:	4630      	mov	r0, r6
 8010c78:	f8dc 3000 	ldr.w	r3, [ip]
 8010c7c:	603b      	str	r3, [r7, #0]
 8010c7e:	f005 f94b 	bl	8015f18 <geometry_msgs__msg__Pose__get_individual_type_description_source>
 8010c82:	4684      	mov	ip, r0
 8010c84:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010c88:	f104 074c 	add.w	r7, r4, #76	@ 0x4c
 8010c8c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010c8e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010c92:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010c94:	4630      	mov	r0, r6
 8010c96:	f8dc 3000 	ldr.w	r3, [ip]
 8010c9a:	603b      	str	r3, [r7, #0]
 8010c9c:	f005 f9a6 	bl	8015fec <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source>
 8010ca0:	4684      	mov	ip, r0
 8010ca2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010ca6:	f104 0770 	add.w	r7, r4, #112	@ 0x70
 8010caa:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010cac:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010cb0:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010cb2:	4630      	mov	r0, r6
 8010cb4:	f8dc 3000 	ldr.w	r3, [ip]
 8010cb8:	603b      	str	r3, [r7, #0]
 8010cba:	f005 fa03 	bl	80160c4 <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8010cbe:	4684      	mov	ip, r0
 8010cc0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010cc4:	f104 0794 	add.w	r7, r4, #148	@ 0x94
 8010cc8:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010cca:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010cce:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010cd0:	4630      	mov	r0, r6
 8010cd2:	f8dc 3000 	ldr.w	r3, [ip]
 8010cd6:	603b      	str	r3, [r7, #0]
 8010cd8:	f7fc fc3c 	bl	800d554 <geometry_msgs__msg__Twist__get_individual_type_description_source>
 8010cdc:	4684      	mov	ip, r0
 8010cde:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010ce2:	f104 07b8 	add.w	r7, r4, #184	@ 0xb8
 8010ce6:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010ce8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010cec:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010cee:	4630      	mov	r0, r6
 8010cf0:	f8dc 3000 	ldr.w	r3, [ip]
 8010cf4:	603b      	str	r3, [r7, #0]
 8010cf6:	f005 fb5d 	bl	80163b4 <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source>
 8010cfa:	4684      	mov	ip, r0
 8010cfc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010d00:	f104 07dc 	add.w	r7, r4, #220	@ 0xdc
 8010d04:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010d06:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010d0a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010d0c:	4630      	mov	r0, r6
 8010d0e:	f8dc 3000 	ldr.w	r3, [ip]
 8010d12:	603b      	str	r3, [r7, #0]
 8010d14:	f7fc fc86 	bl	800d624 <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8010d18:	4684      	mov	ip, r0
 8010d1a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010d1e:	f504 7780 	add.w	r7, r4, #256	@ 0x100
 8010d22:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010d24:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010d28:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010d2a:	4630      	mov	r0, r6
 8010d2c:	f8dc 3000 	ldr.w	r3, [ip]
 8010d30:	603b      	str	r3, [r7, #0]
 8010d32:	f004 ff3f 	bl	8015bb4 <std_msgs__msg__Header__get_individual_type_description_source>
 8010d36:	2301      	movs	r3, #1
 8010d38:	4684      	mov	ip, r0
 8010d3a:	702b      	strb	r3, [r5, #0]
 8010d3c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010d40:	f504 7492 	add.w	r4, r4, #292	@ 0x124
 8010d44:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010d46:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010d4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010d4c:	f8dc 3000 	ldr.w	r3, [ip]
 8010d50:	4802      	ldr	r0, [pc, #8]	@ (8010d5c <nav_msgs__msg__Odometry__get_type_description_sources+0x138>)
 8010d52:	6023      	str	r3, [r4, #0]
 8010d54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010d56:	bf00      	nop
 8010d58:	20010dcc 	.word	0x20010dcc
 8010d5c:	0801d004 	.word	0x0801d004
 8010d60:	0801d010 	.word	0x0801d010
 8010d64:	20010c64 	.word	0x20010c64

08010d68 <nav_msgs__msg__Odometry__init>:
 8010d68:	b3d8      	cbz	r0, 8010de2 <nav_msgs__msg__Odometry__init+0x7a>
 8010d6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010d6c:	4604      	mov	r4, r0
 8010d6e:	f004 ff4d 	bl	8015c0c <std_msgs__msg__Header__init>
 8010d72:	b190      	cbz	r0, 8010d9a <nav_msgs__msg__Odometry__init+0x32>
 8010d74:	f104 0514 	add.w	r5, r4, #20
 8010d78:	4628      	mov	r0, r5
 8010d7a:	f004 fe9d 	bl	8015ab8 <rosidl_runtime_c__String__init>
 8010d7e:	b358      	cbz	r0, 8010dd8 <nav_msgs__msg__Odometry__init+0x70>
 8010d80:	f104 0620 	add.w	r6, r4, #32
 8010d84:	4630      	mov	r0, r6
 8010d86:	f005 f97b 	bl	8016080 <geometry_msgs__msg__PoseWithCovariance__init>
 8010d8a:	b1b8      	cbz	r0, 8010dbc <nav_msgs__msg__Odometry__init+0x54>
 8010d8c:	f504 77bc 	add.w	r7, r4, #376	@ 0x178
 8010d90:	4638      	mov	r0, r7
 8010d92:	f005 fb4b 	bl	801642c <geometry_msgs__msg__TwistWithCovariance__init>
 8010d96:	b330      	cbz	r0, 8010de6 <nav_msgs__msg__Odometry__init+0x7e>
 8010d98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010d9a:	4620      	mov	r0, r4
 8010d9c:	f004 ff56 	bl	8015c4c <std_msgs__msg__Header__fini>
 8010da0:	f104 0014 	add.w	r0, r4, #20
 8010da4:	f004 fea2 	bl	8015aec <rosidl_runtime_c__String__fini>
 8010da8:	f104 0020 	add.w	r0, r4, #32
 8010dac:	f005 f976 	bl	801609c <geometry_msgs__msg__PoseWithCovariance__fini>
 8010db0:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 8010db4:	f005 fb48 	bl	8016448 <geometry_msgs__msg__TwistWithCovariance__fini>
 8010db8:	2000      	movs	r0, #0
 8010dba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010dbc:	4620      	mov	r0, r4
 8010dbe:	f004 ff45 	bl	8015c4c <std_msgs__msg__Header__fini>
 8010dc2:	4628      	mov	r0, r5
 8010dc4:	f004 fe92 	bl	8015aec <rosidl_runtime_c__String__fini>
 8010dc8:	4630      	mov	r0, r6
 8010dca:	f005 f967 	bl	801609c <geometry_msgs__msg__PoseWithCovariance__fini>
 8010dce:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 8010dd2:	f005 fb39 	bl	8016448 <geometry_msgs__msg__TwistWithCovariance__fini>
 8010dd6:	e7ef      	b.n	8010db8 <nav_msgs__msg__Odometry__init+0x50>
 8010dd8:	4620      	mov	r0, r4
 8010dda:	f004 ff37 	bl	8015c4c <std_msgs__msg__Header__fini>
 8010dde:	4628      	mov	r0, r5
 8010de0:	e7e0      	b.n	8010da4 <nav_msgs__msg__Odometry__init+0x3c>
 8010de2:	2000      	movs	r0, #0
 8010de4:	4770      	bx	lr
 8010de6:	4620      	mov	r0, r4
 8010de8:	f004 ff30 	bl	8015c4c <std_msgs__msg__Header__fini>
 8010dec:	4628      	mov	r0, r5
 8010dee:	f004 fe7d 	bl	8015aec <rosidl_runtime_c__String__fini>
 8010df2:	4630      	mov	r0, r6
 8010df4:	f005 f952 	bl	801609c <geometry_msgs__msg__PoseWithCovariance__fini>
 8010df8:	4638      	mov	r0, r7
 8010dfa:	f005 fb25 	bl	8016448 <geometry_msgs__msg__TwistWithCovariance__fini>
 8010dfe:	e7db      	b.n	8010db8 <nav_msgs__msg__Odometry__init+0x50>

08010e00 <nav_msgs__msg__Odometry__fini>:
 8010e00:	b188      	cbz	r0, 8010e26 <nav_msgs__msg__Odometry__fini+0x26>
 8010e02:	b510      	push	{r4, lr}
 8010e04:	4604      	mov	r4, r0
 8010e06:	f004 ff21 	bl	8015c4c <std_msgs__msg__Header__fini>
 8010e0a:	f104 0014 	add.w	r0, r4, #20
 8010e0e:	f004 fe6d 	bl	8015aec <rosidl_runtime_c__String__fini>
 8010e12:	f104 0020 	add.w	r0, r4, #32
 8010e16:	f005 f941 	bl	801609c <geometry_msgs__msg__PoseWithCovariance__fini>
 8010e1a:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 8010e1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010e22:	f005 bb11 	b.w	8016448 <geometry_msgs__msg__TwistWithCovariance__fini>
 8010e26:	4770      	bx	lr

08010e28 <rcl_client_get_rmw_handle>:
 8010e28:	b118      	cbz	r0, 8010e32 <rcl_client_get_rmw_handle+0xa>
 8010e2a:	6800      	ldr	r0, [r0, #0]
 8010e2c:	b108      	cbz	r0, 8010e32 <rcl_client_get_rmw_handle+0xa>
 8010e2e:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8010e32:	4770      	bx	lr

08010e34 <rcl_send_request>:
 8010e34:	2800      	cmp	r0, #0
 8010e36:	d048      	beq.n	8010eca <rcl_send_request+0x96>
 8010e38:	b570      	push	{r4, r5, r6, lr}
 8010e3a:	4604      	mov	r4, r0
 8010e3c:	6800      	ldr	r0, [r0, #0]
 8010e3e:	b08a      	sub	sp, #40	@ 0x28
 8010e40:	b1c0      	cbz	r0, 8010e74 <rcl_send_request+0x40>
 8010e42:	f8d0 3108 	ldr.w	r3, [r0, #264]	@ 0x108
 8010e46:	b1ab      	cbz	r3, 8010e74 <rcl_send_request+0x40>
 8010e48:	460e      	mov	r6, r1
 8010e4a:	b1b9      	cbz	r1, 8010e7c <rcl_send_request+0x48>
 8010e4c:	4615      	mov	r5, r2
 8010e4e:	b1aa      	cbz	r2, 8010e7c <rcl_send_request+0x48>
 8010e50:	2105      	movs	r1, #5
 8010e52:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 8010e56:	f002 ff87 	bl	8013d68 <__atomic_load_8>
 8010e5a:	6823      	ldr	r3, [r4, #0]
 8010e5c:	e9c5 0100 	strd	r0, r1, [r5]
 8010e60:	462a      	mov	r2, r5
 8010e62:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8010e66:	4631      	mov	r1, r6
 8010e68:	f004 f940 	bl	80150ec <rmw_send_request>
 8010e6c:	b148      	cbz	r0, 8010e82 <rcl_send_request+0x4e>
 8010e6e:	2001      	movs	r0, #1
 8010e70:	b00a      	add	sp, #40	@ 0x28
 8010e72:	bd70      	pop	{r4, r5, r6, pc}
 8010e74:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8010e78:	b00a      	add	sp, #40	@ 0x28
 8010e7a:	bd70      	pop	{r4, r5, r6, pc}
 8010e7c:	200b      	movs	r0, #11
 8010e7e:	b00a      	add	sp, #40	@ 0x28
 8010e80:	bd70      	pop	{r4, r5, r6, pc}
 8010e82:	6820      	ldr	r0, [r4, #0]
 8010e84:	2305      	movs	r3, #5
 8010e86:	9300      	str	r3, [sp, #0]
 8010e88:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010e8c:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 8010e90:	f002 ffd6 	bl	8013e40 <__atomic_exchange_8>
 8010e94:	6823      	ldr	r3, [r4, #0]
 8010e96:	f8d3 2118 	ldr.w	r2, [r3, #280]	@ 0x118
 8010e9a:	b1a2      	cbz	r2, 8010ec6 <rcl_send_request+0x92>
 8010e9c:	a905      	add	r1, sp, #20
 8010e9e:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8010ea2:	f003 fd1f 	bl	80148e4 <rmw_get_gid_for_client>
 8010ea6:	4601      	mov	r1, r0
 8010ea8:	b990      	cbnz	r0, 8010ed0 <rcl_send_request+0x9c>
 8010eaa:	6822      	ldr	r2, [r4, #0]
 8010eac:	ab06      	add	r3, sp, #24
 8010eae:	f8d2 0118 	ldr.w	r0, [r2, #280]	@ 0x118
 8010eb2:	9302      	str	r3, [sp, #8]
 8010eb4:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010eb8:	4632      	mov	r2, r6
 8010eba:	e9cd 4500 	strd	r4, r5, [sp]
 8010ebe:	f000 fe13 	bl	8011ae8 <rcl_send_service_event_message>
 8010ec2:	2800      	cmp	r0, #0
 8010ec4:	d1d4      	bne.n	8010e70 <rcl_send_request+0x3c>
 8010ec6:	2000      	movs	r0, #0
 8010ec8:	e7d2      	b.n	8010e70 <rcl_send_request+0x3c>
 8010eca:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8010ece:	4770      	bx	lr
 8010ed0:	f000 f878 	bl	8010fc4 <rcl_convert_rmw_ret_to_rcl_ret>
 8010ed4:	e7cc      	b.n	8010e70 <rcl_send_request+0x3c>
 8010ed6:	bf00      	nop

08010ed8 <rcl_take_response>:
 8010ed8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010eda:	468e      	mov	lr, r1
 8010edc:	460c      	mov	r4, r1
 8010ede:	4617      	mov	r7, r2
 8010ee0:	4605      	mov	r5, r0
 8010ee2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8010ee6:	b095      	sub	sp, #84	@ 0x54
 8010ee8:	f10d 0c38 	add.w	ip, sp, #56	@ 0x38
 8010eec:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8010ef0:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8010ef4:	e88c 0003 	stmia.w	ip, {r0, r1}
 8010ef8:	2d00      	cmp	r5, #0
 8010efa:	d044      	beq.n	8010f86 <rcl_take_response+0xae>
 8010efc:	682b      	ldr	r3, [r5, #0]
 8010efe:	2b00      	cmp	r3, #0
 8010f00:	d041      	beq.n	8010f86 <rcl_take_response+0xae>
 8010f02:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8010f06:	2800      	cmp	r0, #0
 8010f08:	d03d      	beq.n	8010f86 <rcl_take_response+0xae>
 8010f0a:	2f00      	cmp	r7, #0
 8010f0c:	d03e      	beq.n	8010f8c <rcl_take_response+0xb4>
 8010f0e:	ed9f 7b26 	vldr	d7, [pc, #152]	@ 8010fa8 <rcl_take_response+0xd0>
 8010f12:	2300      	movs	r3, #0
 8010f14:	f88d 3013 	strb.w	r3, [sp, #19]
 8010f18:	463a      	mov	r2, r7
 8010f1a:	f10d 0313 	add.w	r3, sp, #19
 8010f1e:	a90a      	add	r1, sp, #40	@ 0x28
 8010f20:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8010f24:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8010f28:	f004 f9e0 	bl	80152ec <rmw_take_response>
 8010f2c:	4606      	mov	r6, r0
 8010f2e:	bb78      	cbnz	r0, 8010f90 <rcl_take_response+0xb8>
 8010f30:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8010f34:	b373      	cbz	r3, 8010f94 <rcl_take_response+0xbc>
 8010f36:	682b      	ldr	r3, [r5, #0]
 8010f38:	f8d3 2118 	ldr.w	r2, [r3, #280]	@ 0x118
 8010f3c:	b1aa      	cbz	r2, 8010f6a <rcl_take_response+0x92>
 8010f3e:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8010f42:	a905      	add	r1, sp, #20
 8010f44:	f003 fcce 	bl	80148e4 <rmw_get_gid_for_client>
 8010f48:	bb38      	cbnz	r0, 8010f9a <rcl_take_response+0xc2>
 8010f4a:	682b      	ldr	r3, [r5, #0]
 8010f4c:	ed9d 7b12 	vldr	d7, [sp, #72]	@ 0x48
 8010f50:	f8d3 0118 	ldr.w	r0, [r3, #280]	@ 0x118
 8010f54:	ab06      	add	r3, sp, #24
 8010f56:	ed8d 7b00 	vstr	d7, [sp]
 8010f5a:	463a      	mov	r2, r7
 8010f5c:	9302      	str	r3, [sp, #8]
 8010f5e:	2103      	movs	r1, #3
 8010f60:	f000 fdc2 	bl	8011ae8 <rcl_send_service_event_message>
 8010f64:	2800      	cmp	r0, #0
 8010f66:	bf18      	it	ne
 8010f68:	4606      	movne	r6, r0
 8010f6a:	f10d 0e38 	add.w	lr, sp, #56	@ 0x38
 8010f6e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8010f72:	46a4      	mov	ip, r4
 8010f74:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8010f78:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8010f7c:	e88c 0003 	stmia.w	ip, {r0, r1}
 8010f80:	4630      	mov	r0, r6
 8010f82:	b015      	add	sp, #84	@ 0x54
 8010f84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010f86:	f44f 76fa 	mov.w	r6, #500	@ 0x1f4
 8010f8a:	e7ee      	b.n	8010f6a <rcl_take_response+0x92>
 8010f8c:	260b      	movs	r6, #11
 8010f8e:	e7ec      	b.n	8010f6a <rcl_take_response+0x92>
 8010f90:	2601      	movs	r6, #1
 8010f92:	e7ea      	b.n	8010f6a <rcl_take_response+0x92>
 8010f94:	f240 16f5 	movw	r6, #501	@ 0x1f5
 8010f98:	e7e7      	b.n	8010f6a <rcl_take_response+0x92>
 8010f9a:	f000 f813 	bl	8010fc4 <rcl_convert_rmw_ret_to_rcl_ret>
 8010f9e:	4606      	mov	r6, r0
 8010fa0:	e7e3      	b.n	8010f6a <rcl_take_response+0x92>
 8010fa2:	bf00      	nop
 8010fa4:	f3af 8000 	nop.w
	...

08010fb0 <rcl_client_is_valid>:
 8010fb0:	b130      	cbz	r0, 8010fc0 <rcl_client_is_valid+0x10>
 8010fb2:	6800      	ldr	r0, [r0, #0]
 8010fb4:	b120      	cbz	r0, 8010fc0 <rcl_client_is_valid+0x10>
 8010fb6:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8010fba:	3800      	subs	r0, #0
 8010fbc:	bf18      	it	ne
 8010fbe:	2001      	movne	r0, #1
 8010fc0:	4770      	bx	lr
 8010fc2:	bf00      	nop

08010fc4 <rcl_convert_rmw_ret_to_rcl_ret>:
 8010fc4:	280b      	cmp	r0, #11
 8010fc6:	dc0d      	bgt.n	8010fe4 <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 8010fc8:	2800      	cmp	r0, #0
 8010fca:	db09      	blt.n	8010fe0 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8010fcc:	280b      	cmp	r0, #11
 8010fce:	d807      	bhi.n	8010fe0 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8010fd0:	e8df f000 	tbb	[pc, r0]
 8010fd4:	07060607 	.word	0x07060607
 8010fd8:	06060606 	.word	0x06060606
 8010fdc:	07070606 	.word	0x07070606
 8010fe0:	2001      	movs	r0, #1
 8010fe2:	4770      	bx	lr
 8010fe4:	28cb      	cmp	r0, #203	@ 0xcb
 8010fe6:	bf14      	ite	ne
 8010fe8:	2001      	movne	r0, #1
 8010fea:	20cb      	moveq	r0, #203	@ 0xcb
 8010fec:	4770      	bx	lr
 8010fee:	bf00      	nop

08010ff0 <rcl_get_zero_initialized_context>:
 8010ff0:	2200      	movs	r2, #0
 8010ff2:	e9c0 2200 	strd	r2, r2, [r0]
 8010ff6:	4770      	bx	lr

08010ff8 <rcl_context_is_valid>:
 8010ff8:	b118      	cbz	r0, 8011002 <rcl_context_is_valid+0xa>
 8010ffa:	6840      	ldr	r0, [r0, #4]
 8010ffc:	3800      	subs	r0, #0
 8010ffe:	bf18      	it	ne
 8011000:	2001      	movne	r0, #1
 8011002:	4770      	bx	lr

08011004 <__cleanup_context>:
 8011004:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011008:	4606      	mov	r6, r0
 801100a:	6800      	ldr	r0, [r0, #0]
 801100c:	2300      	movs	r3, #0
 801100e:	6073      	str	r3, [r6, #4]
 8011010:	2800      	cmp	r0, #0
 8011012:	d042      	beq.n	801109a <__cleanup_context+0x96>
 8011014:	6943      	ldr	r3, [r0, #20]
 8011016:	f8d0 9004 	ldr.w	r9, [r0, #4]
 801101a:	6907      	ldr	r7, [r0, #16]
 801101c:	b39b      	cbz	r3, 8011086 <__cleanup_context+0x82>
 801101e:	3014      	adds	r0, #20
 8011020:	f000 f9b2 	bl	8011388 <rcl_init_options_fini>
 8011024:	4680      	mov	r8, r0
 8011026:	2800      	cmp	r0, #0
 8011028:	d144      	bne.n	80110b4 <__cleanup_context+0xb0>
 801102a:	6830      	ldr	r0, [r6, #0]
 801102c:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 801102e:	b123      	cbz	r3, 801103a <__cleanup_context+0x36>
 8011030:	3028      	adds	r0, #40	@ 0x28
 8011032:	f003 fe9f 	bl	8014d74 <rmw_context_fini>
 8011036:	bbb8      	cbnz	r0, 80110a8 <__cleanup_context+0xa4>
 8011038:	6830      	ldr	r0, [r6, #0]
 801103a:	6a03      	ldr	r3, [r0, #32]
 801103c:	b1db      	cbz	r3, 8011076 <__cleanup_context+0x72>
 801103e:	e9d0 2c06 	ldrd	r2, ip, [r0, #24]
 8011042:	2a01      	cmp	r2, #1
 8011044:	f17c 0100 	sbcs.w	r1, ip, #0
 8011048:	db11      	blt.n	801106e <__cleanup_context+0x6a>
 801104a:	2400      	movs	r4, #0
 801104c:	4625      	mov	r5, r4
 801104e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8011052:	4639      	mov	r1, r7
 8011054:	b1c8      	cbz	r0, 801108a <__cleanup_context+0x86>
 8011056:	47c8      	blx	r9
 8011058:	6833      	ldr	r3, [r6, #0]
 801105a:	e9d3 2c06 	ldrd	r2, ip, [r3, #24]
 801105e:	3401      	adds	r4, #1
 8011060:	f145 0500 	adc.w	r5, r5, #0
 8011064:	4294      	cmp	r4, r2
 8011066:	eb75 010c 	sbcs.w	r1, r5, ip
 801106a:	6a1b      	ldr	r3, [r3, #32]
 801106c:	dbef      	blt.n	801104e <__cleanup_context+0x4a>
 801106e:	4618      	mov	r0, r3
 8011070:	4639      	mov	r1, r7
 8011072:	47c8      	blx	r9
 8011074:	6830      	ldr	r0, [r6, #0]
 8011076:	4639      	mov	r1, r7
 8011078:	47c8      	blx	r9
 801107a:	2300      	movs	r3, #0
 801107c:	e9c6 3300 	strd	r3, r3, [r6]
 8011080:	4640      	mov	r0, r8
 8011082:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011086:	4698      	mov	r8, r3
 8011088:	e7d0      	b.n	801102c <__cleanup_context+0x28>
 801108a:	3401      	adds	r4, #1
 801108c:	f145 0500 	adc.w	r5, r5, #0
 8011090:	4294      	cmp	r4, r2
 8011092:	eb75 010c 	sbcs.w	r1, r5, ip
 8011096:	dbda      	blt.n	801104e <__cleanup_context+0x4a>
 8011098:	e7e9      	b.n	801106e <__cleanup_context+0x6a>
 801109a:	4680      	mov	r8, r0
 801109c:	2300      	movs	r3, #0
 801109e:	e9c6 3300 	strd	r3, r3, [r6]
 80110a2:	4640      	mov	r0, r8
 80110a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80110a8:	f1b8 0f00 	cmp.w	r8, #0
 80110ac:	d005      	beq.n	80110ba <__cleanup_context+0xb6>
 80110ae:	f7fb f913 	bl	800c2d8 <rcutils_reset_error>
 80110b2:	e7c1      	b.n	8011038 <__cleanup_context+0x34>
 80110b4:	f7fb f910 	bl	800c2d8 <rcutils_reset_error>
 80110b8:	e7b7      	b.n	801102a <__cleanup_context+0x26>
 80110ba:	f7ff ff83 	bl	8010fc4 <rcl_convert_rmw_ret_to_rcl_ret>
 80110be:	4680      	mov	r8, r0
 80110c0:	e7f5      	b.n	80110ae <__cleanup_context+0xaa>
 80110c2:	bf00      	nop

080110c4 <rcl_init>:
 80110c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80110c8:	1e04      	subs	r4, r0, #0
 80110ca:	b0a5      	sub	sp, #148	@ 0x94
 80110cc:	460d      	mov	r5, r1
 80110ce:	4617      	mov	r7, r2
 80110d0:	461e      	mov	r6, r3
 80110d2:	dd13      	ble.n	80110fc <rcl_init+0x38>
 80110d4:	b161      	cbz	r1, 80110f0 <rcl_init+0x2c>
 80110d6:	f1a1 0e04 	sub.w	lr, r1, #4
 80110da:	f04f 0c00 	mov.w	ip, #0
 80110de:	e001      	b.n	80110e4 <rcl_init+0x20>
 80110e0:	4564      	cmp	r4, ip
 80110e2:	d00d      	beq.n	8011100 <rcl_init+0x3c>
 80110e4:	f85e 0f04 	ldr.w	r0, [lr, #4]!
 80110e8:	f10c 0c01 	add.w	ip, ip, #1
 80110ec:	2800      	cmp	r0, #0
 80110ee:	d1f7      	bne.n	80110e0 <rcl_init+0x1c>
 80110f0:	f04f 080b 	mov.w	r8, #11
 80110f4:	4640      	mov	r0, r8
 80110f6:	b025      	add	sp, #148	@ 0x94
 80110f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80110fc:	2900      	cmp	r1, #0
 80110fe:	d1f7      	bne.n	80110f0 <rcl_init+0x2c>
 8011100:	2f00      	cmp	r7, #0
 8011102:	d0f5      	beq.n	80110f0 <rcl_init+0x2c>
 8011104:	683b      	ldr	r3, [r7, #0]
 8011106:	2b00      	cmp	r3, #0
 8011108:	d0f2      	beq.n	80110f0 <rcl_init+0x2c>
 801110a:	469c      	mov	ip, r3
 801110c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8011110:	f10d 0e7c 	add.w	lr, sp, #124	@ 0x7c
 8011114:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8011118:	f8dc 3000 	ldr.w	r3, [ip]
 801111c:	f8ce 3000 	str.w	r3, [lr]
 8011120:	a81f      	add	r0, sp, #124	@ 0x7c
 8011122:	f7fb f8ad 	bl	800c280 <rcutils_allocator_is_valid>
 8011126:	2800      	cmp	r0, #0
 8011128:	d0e2      	beq.n	80110f0 <rcl_init+0x2c>
 801112a:	2e00      	cmp	r6, #0
 801112c:	d0e0      	beq.n	80110f0 <rcl_init+0x2c>
 801112e:	6833      	ldr	r3, [r6, #0]
 8011130:	2b00      	cmp	r3, #0
 8011132:	d173      	bne.n	801121c <rcl_init+0x158>
 8011134:	e9dd 3222 	ldrd	r3, r2, [sp, #136]	@ 0x88
 8011138:	2198      	movs	r1, #152	@ 0x98
 801113a:	2001      	movs	r0, #1
 801113c:	4798      	blx	r3
 801113e:	4680      	mov	r8, r0
 8011140:	6030      	str	r0, [r6, #0]
 8011142:	2800      	cmp	r0, #0
 8011144:	f000 80ac 	beq.w	80112a0 <rcl_init+0x1dc>
 8011148:	a802      	add	r0, sp, #8
 801114a:	f003 f965 	bl	8014418 <rmw_get_zero_initialized_context>
 801114e:	a902      	add	r1, sp, #8
 8011150:	f108 0028 	add.w	r0, r8, #40	@ 0x28
 8011154:	2270      	movs	r2, #112	@ 0x70
 8011156:	f008 fd50 	bl	8019bfa <memcpy>
 801115a:	f10d 0e7c 	add.w	lr, sp, #124	@ 0x7c
 801115e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8011162:	f8d6 8000 	ldr.w	r8, [r6]
 8011166:	46c4      	mov	ip, r8
 8011168:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801116c:	f8de 3000 	ldr.w	r3, [lr]
 8011170:	f8cc 3000 	str.w	r3, [ip]
 8011174:	f108 0114 	add.w	r1, r8, #20
 8011178:	4638      	mov	r0, r7
 801117a:	f000 f92f 	bl	80113dc <rcl_init_options_copy>
 801117e:	4680      	mov	r8, r0
 8011180:	2800      	cmp	r0, #0
 8011182:	d147      	bne.n	8011214 <rcl_init+0x150>
 8011184:	f8d6 9000 	ldr.w	r9, [r6]
 8011188:	ea4f 7ae4 	mov.w	sl, r4, asr #31
 801118c:	f8c9 0020 	str.w	r0, [r9, #32]
 8011190:	f8c9 4018 	str.w	r4, [r9, #24]
 8011194:	f8c9 a01c 	str.w	sl, [r9, #28]
 8011198:	2c00      	cmp	r4, #0
 801119a:	d047      	beq.n	801122c <rcl_init+0x168>
 801119c:	2d00      	cmp	r5, #0
 801119e:	d045      	beq.n	801122c <rcl_init+0x168>
 80111a0:	e9dd 3222 	ldrd	r3, r2, [sp, #136]	@ 0x88
 80111a4:	2104      	movs	r1, #4
 80111a6:	4620      	mov	r0, r4
 80111a8:	4798      	blx	r3
 80111aa:	f8c9 0020 	str.w	r0, [r9, #32]
 80111ae:	f8d6 9000 	ldr.w	r9, [r6]
 80111b2:	f8d9 b020 	ldr.w	fp, [r9, #32]
 80111b6:	f1bb 0f00 	cmp.w	fp, #0
 80111ba:	d029      	beq.n	8011210 <rcl_init+0x14c>
 80111bc:	2c01      	cmp	r4, #1
 80111be:	f17a 0300 	sbcs.w	r3, sl, #0
 80111c2:	db33      	blt.n	801122c <rcl_init+0x168>
 80111c4:	f04f 0800 	mov.w	r8, #0
 80111c8:	3d04      	subs	r5, #4
 80111ca:	46c1      	mov	r9, r8
 80111cc:	e00d      	b.n	80111ea <rcl_init+0x126>
 80111ce:	6829      	ldr	r1, [r5, #0]
 80111d0:	f008 fd13 	bl	8019bfa <memcpy>
 80111d4:	f118 0801 	adds.w	r8, r8, #1
 80111d8:	f149 0900 	adc.w	r9, r9, #0
 80111dc:	45ca      	cmp	sl, r9
 80111de:	bf08      	it	eq
 80111e0:	4544      	cmpeq	r4, r8
 80111e2:	d021      	beq.n	8011228 <rcl_init+0x164>
 80111e4:	6833      	ldr	r3, [r6, #0]
 80111e6:	f8d3 b020 	ldr.w	fp, [r3, #32]
 80111ea:	f855 0f04 	ldr.w	r0, [r5, #4]!
 80111ee:	f7ef f857 	bl	80002a0 <strlen>
 80111f2:	1c42      	adds	r2, r0, #1
 80111f4:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 80111f6:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 80111f8:	9201      	str	r2, [sp, #4]
 80111fa:	4610      	mov	r0, r2
 80111fc:	4798      	blx	r3
 80111fe:	6833      	ldr	r3, [r6, #0]
 8011200:	f84b 0028 	str.w	r0, [fp, r8, lsl #2]
 8011204:	6a1b      	ldr	r3, [r3, #32]
 8011206:	9a01      	ldr	r2, [sp, #4]
 8011208:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 801120c:	2800      	cmp	r0, #0
 801120e:	d1de      	bne.n	80111ce <rcl_init+0x10a>
 8011210:	f04f 080a 	mov.w	r8, #10
 8011214:	4630      	mov	r0, r6
 8011216:	f7ff fef5 	bl	8011004 <__cleanup_context>
 801121a:	e76b      	b.n	80110f4 <rcl_init+0x30>
 801121c:	f04f 0864 	mov.w	r8, #100	@ 0x64
 8011220:	4640      	mov	r0, r8
 8011222:	b025      	add	sp, #148	@ 0x94
 8011224:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011228:	f8d6 9000 	ldr.w	r9, [r6]
 801122c:	4a26      	ldr	r2, [pc, #152]	@ (80112c8 <rcl_init+0x204>)
 801122e:	6813      	ldr	r3, [r2, #0]
 8011230:	3301      	adds	r3, #1
 8011232:	d030      	beq.n	8011296 <rcl_init+0x1d2>
 8011234:	461d      	mov	r5, r3
 8011236:	2000      	movs	r0, #0
 8011238:	4619      	mov	r1, r3
 801123a:	f8d9 4014 	ldr.w	r4, [r9, #20]
 801123e:	6073      	str	r3, [r6, #4]
 8011240:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8011242:	6011      	str	r1, [r2, #0]
 8011244:	3301      	adds	r3, #1
 8011246:	e9c4 5006 	strd	r5, r0, [r4, #24]
 801124a:	d033      	beq.n	80112b4 <rcl_init+0x1f0>
 801124c:	683b      	ldr	r3, [r7, #0]
 801124e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8011252:	f104 0530 	add.w	r5, r4, #48	@ 0x30
 8011256:	b333      	cbz	r3, 80112a6 <rcl_init+0x1e2>
 8011258:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 801125a:	f894 0030 	ldrb.w	r0, [r4, #48]	@ 0x30
 801125e:	b953      	cbnz	r3, 8011276 <rcl_init+0x1b2>
 8011260:	2801      	cmp	r0, #1
 8011262:	d008      	beq.n	8011276 <rcl_init+0x1b2>
 8011264:	a91f      	add	r1, sp, #124	@ 0x7c
 8011266:	4628      	mov	r0, r5
 8011268:	f006 fee0 	bl	801802c <rcl_get_discovery_static_peers>
 801126c:	4680      	mov	r8, r0
 801126e:	2800      	cmp	r0, #0
 8011270:	d1d0      	bne.n	8011214 <rcl_init+0x150>
 8011272:	f894 0030 	ldrb.w	r0, [r4, #48]	@ 0x30
 8011276:	f006 fecf 	bl	8018018 <rcl_automatic_discovery_range_to_string>
 801127a:	6831      	ldr	r1, [r6, #0]
 801127c:	6948      	ldr	r0, [r1, #20]
 801127e:	3128      	adds	r1, #40	@ 0x28
 8011280:	3018      	adds	r0, #24
 8011282:	f003 fc43 	bl	8014b0c <rmw_init>
 8011286:	4680      	mov	r8, r0
 8011288:	2800      	cmp	r0, #0
 801128a:	f43f af33 	beq.w	80110f4 <rcl_init+0x30>
 801128e:	f7ff fe99 	bl	8010fc4 <rcl_convert_rmw_ret_to_rcl_ret>
 8011292:	4680      	mov	r8, r0
 8011294:	e7be      	b.n	8011214 <rcl_init+0x150>
 8011296:	2101      	movs	r1, #1
 8011298:	4618      	mov	r0, r3
 801129a:	460d      	mov	r5, r1
 801129c:	460b      	mov	r3, r1
 801129e:	e7cc      	b.n	801123a <rcl_init+0x176>
 80112a0:	f04f 080a 	mov.w	r8, #10
 80112a4:	e726      	b.n	80110f4 <rcl_init+0x30>
 80112a6:	4628      	mov	r0, r5
 80112a8:	f006 fe74 	bl	8017f94 <rcl_get_automatic_discovery_range>
 80112ac:	4680      	mov	r8, r0
 80112ae:	2800      	cmp	r0, #0
 80112b0:	d0d2      	beq.n	8011258 <rcl_init+0x194>
 80112b2:	e7af      	b.n	8011214 <rcl_init+0x150>
 80112b4:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80112b8:	f006 ff22 	bl	8018100 <rcl_get_default_domain_id>
 80112bc:	4680      	mov	r8, r0
 80112be:	2800      	cmp	r0, #0
 80112c0:	d1a8      	bne.n	8011214 <rcl_init+0x150>
 80112c2:	6833      	ldr	r3, [r6, #0]
 80112c4:	695c      	ldr	r4, [r3, #20]
 80112c6:	e7c1      	b.n	801124c <rcl_init+0x188>
 80112c8:	20010dd0 	.word	0x20010dd0

080112cc <rcl_get_zero_initialized_init_options>:
 80112cc:	2000      	movs	r0, #0
 80112ce:	4770      	bx	lr

080112d0 <rcl_init_options_init>:
 80112d0:	b084      	sub	sp, #16
 80112d2:	b570      	push	{r4, r5, r6, lr}
 80112d4:	b09e      	sub	sp, #120	@ 0x78
 80112d6:	ad23      	add	r5, sp, #140	@ 0x8c
 80112d8:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 80112dc:	2800      	cmp	r0, #0
 80112de:	d046      	beq.n	801136e <rcl_init_options_init+0x9e>
 80112e0:	6803      	ldr	r3, [r0, #0]
 80112e2:	4604      	mov	r4, r0
 80112e4:	b133      	cbz	r3, 80112f4 <rcl_init_options_init+0x24>
 80112e6:	2564      	movs	r5, #100	@ 0x64
 80112e8:	4628      	mov	r0, r5
 80112ea:	b01e      	add	sp, #120	@ 0x78
 80112ec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80112f0:	b004      	add	sp, #16
 80112f2:	4770      	bx	lr
 80112f4:	4628      	mov	r0, r5
 80112f6:	f7fa ffc3 	bl	800c280 <rcutils_allocator_is_valid>
 80112fa:	2800      	cmp	r0, #0
 80112fc:	d037      	beq.n	801136e <rcl_init_options_init+0x9e>
 80112fe:	46ae      	mov	lr, r5
 8011300:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8011304:	f10d 0c64 	add.w	ip, sp, #100	@ 0x64
 8011308:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801130c:	f8de 3000 	ldr.w	r3, [lr]
 8011310:	f8cc 3000 	str.w	r3, [ip]
 8011314:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 8011316:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8011318:	2070      	movs	r0, #112	@ 0x70
 801131a:	4798      	blx	r3
 801131c:	4606      	mov	r6, r0
 801131e:	6020      	str	r0, [r4, #0]
 8011320:	b338      	cbz	r0, 8011372 <rcl_init_options_init+0xa2>
 8011322:	f10d 0c64 	add.w	ip, sp, #100	@ 0x64
 8011326:	4686      	mov	lr, r0
 8011328:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801132c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8011330:	f8dc 3000 	ldr.w	r3, [ip]
 8011334:	f8ce 3000 	str.w	r3, [lr]
 8011338:	a802      	add	r0, sp, #8
 801133a:	f003 f877 	bl	801442c <rmw_get_zero_initialized_init_options>
 801133e:	2258      	movs	r2, #88	@ 0x58
 8011340:	a902      	add	r1, sp, #8
 8011342:	f106 0018 	add.w	r0, r6, #24
 8011346:	f008 fc58 	bl	8019bfa <memcpy>
 801134a:	ab26      	add	r3, sp, #152	@ 0x98
 801134c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8011350:	6826      	ldr	r6, [r4, #0]
 8011352:	e88d 0003 	stmia.w	sp, {r0, r1}
 8011356:	f106 0018 	add.w	r0, r6, #24
 801135a:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 801135e:	f003 fae5 	bl	801492c <rmw_init_options_init>
 8011362:	4605      	mov	r5, r0
 8011364:	b938      	cbnz	r0, 8011376 <rcl_init_options_init+0xa6>
 8011366:	6823      	ldr	r3, [r4, #0]
 8011368:	f883 0030 	strb.w	r0, [r3, #48]	@ 0x30
 801136c:	e7bc      	b.n	80112e8 <rcl_init_options_init+0x18>
 801136e:	250b      	movs	r5, #11
 8011370:	e7ba      	b.n	80112e8 <rcl_init_options_init+0x18>
 8011372:	250a      	movs	r5, #10
 8011374:	e7b8      	b.n	80112e8 <rcl_init_options_init+0x18>
 8011376:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8011378:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 801137a:	6820      	ldr	r0, [r4, #0]
 801137c:	4798      	blx	r3
 801137e:	4628      	mov	r0, r5
 8011380:	f7ff fe20 	bl	8010fc4 <rcl_convert_rmw_ret_to_rcl_ret>
 8011384:	4605      	mov	r5, r0
 8011386:	e7af      	b.n	80112e8 <rcl_init_options_init+0x18>

08011388 <rcl_init_options_fini>:
 8011388:	b530      	push	{r4, r5, lr}
 801138a:	b087      	sub	sp, #28
 801138c:	b1f0      	cbz	r0, 80113cc <rcl_init_options_fini+0x44>
 801138e:	6803      	ldr	r3, [r0, #0]
 8011390:	4604      	mov	r4, r0
 8011392:	b1db      	cbz	r3, 80113cc <rcl_init_options_fini+0x44>
 8011394:	469c      	mov	ip, r3
 8011396:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801139a:	f10d 0e04 	add.w	lr, sp, #4
 801139e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80113a2:	f8dc 3000 	ldr.w	r3, [ip]
 80113a6:	f8ce 3000 	str.w	r3, [lr]
 80113aa:	a801      	add	r0, sp, #4
 80113ac:	f7fa ff68 	bl	800c280 <rcutils_allocator_is_valid>
 80113b0:	b160      	cbz	r0, 80113cc <rcl_init_options_fini+0x44>
 80113b2:	6820      	ldr	r0, [r4, #0]
 80113b4:	3018      	adds	r0, #24
 80113b6:	f003 fb6b 	bl	8014a90 <rmw_init_options_fini>
 80113ba:	4605      	mov	r5, r0
 80113bc:	b950      	cbnz	r0, 80113d4 <rcl_init_options_fini+0x4c>
 80113be:	6820      	ldr	r0, [r4, #0]
 80113c0:	9b02      	ldr	r3, [sp, #8]
 80113c2:	9905      	ldr	r1, [sp, #20]
 80113c4:	4798      	blx	r3
 80113c6:	4628      	mov	r0, r5
 80113c8:	b007      	add	sp, #28
 80113ca:	bd30      	pop	{r4, r5, pc}
 80113cc:	250b      	movs	r5, #11
 80113ce:	4628      	mov	r0, r5
 80113d0:	b007      	add	sp, #28
 80113d2:	bd30      	pop	{r4, r5, pc}
 80113d4:	f7ff fdf6 	bl	8010fc4 <rcl_convert_rmw_ret_to_rcl_ret>
 80113d8:	4605      	mov	r5, r0
 80113da:	e7f8      	b.n	80113ce <rcl_init_options_fini+0x46>

080113dc <rcl_init_options_copy>:
 80113dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80113de:	b09d      	sub	sp, #116	@ 0x74
 80113e0:	2800      	cmp	r0, #0
 80113e2:	d04a      	beq.n	801147a <rcl_init_options_copy+0x9e>
 80113e4:	4604      	mov	r4, r0
 80113e6:	6800      	ldr	r0, [r0, #0]
 80113e8:	2800      	cmp	r0, #0
 80113ea:	d046      	beq.n	801147a <rcl_init_options_copy+0x9e>
 80113ec:	460d      	mov	r5, r1
 80113ee:	f7fa ff47 	bl	800c280 <rcutils_allocator_is_valid>
 80113f2:	2800      	cmp	r0, #0
 80113f4:	d041      	beq.n	801147a <rcl_init_options_copy+0x9e>
 80113f6:	2d00      	cmp	r5, #0
 80113f8:	d03f      	beq.n	801147a <rcl_init_options_copy+0x9e>
 80113fa:	682b      	ldr	r3, [r5, #0]
 80113fc:	b11b      	cbz	r3, 8011406 <rcl_init_options_copy+0x2a>
 80113fe:	2464      	movs	r4, #100	@ 0x64
 8011400:	4620      	mov	r0, r4
 8011402:	b01d      	add	sp, #116	@ 0x74
 8011404:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011406:	6826      	ldr	r6, [r4, #0]
 8011408:	46b6      	mov	lr, r6
 801140a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801140e:	f10d 0c5c 	add.w	ip, sp, #92	@ 0x5c
 8011412:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8011416:	f8de 3000 	ldr.w	r3, [lr]
 801141a:	6837      	ldr	r7, [r6, #0]
 801141c:	f8cc 3000 	str.w	r3, [ip]
 8011420:	4619      	mov	r1, r3
 8011422:	2070      	movs	r0, #112	@ 0x70
 8011424:	47b8      	blx	r7
 8011426:	4606      	mov	r6, r0
 8011428:	6028      	str	r0, [r5, #0]
 801142a:	b350      	cbz	r0, 8011482 <rcl_init_options_copy+0xa6>
 801142c:	f10d 0c5c 	add.w	ip, sp, #92	@ 0x5c
 8011430:	4686      	mov	lr, r0
 8011432:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8011436:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801143a:	f8dc 3000 	ldr.w	r3, [ip]
 801143e:	f8ce 3000 	str.w	r3, [lr]
 8011442:	4668      	mov	r0, sp
 8011444:	f002 fff2 	bl	801442c <rmw_get_zero_initialized_init_options>
 8011448:	2258      	movs	r2, #88	@ 0x58
 801144a:	4669      	mov	r1, sp
 801144c:	f106 0018 	add.w	r0, r6, #24
 8011450:	f008 fbd3 	bl	8019bfa <memcpy>
 8011454:	6820      	ldr	r0, [r4, #0]
 8011456:	6829      	ldr	r1, [r5, #0]
 8011458:	3018      	adds	r0, #24
 801145a:	3118      	adds	r1, #24
 801145c:	f003 fac8 	bl	80149f0 <rmw_init_options_copy>
 8011460:	4604      	mov	r4, r0
 8011462:	2800      	cmp	r0, #0
 8011464:	d0cc      	beq.n	8011400 <rcl_init_options_copy+0x24>
 8011466:	f7fa ff1f 	bl	800c2a8 <rcutils_get_error_string>
 801146a:	f7fa ff35 	bl	800c2d8 <rcutils_reset_error>
 801146e:	4628      	mov	r0, r5
 8011470:	f7ff ff8a 	bl	8011388 <rcl_init_options_fini>
 8011474:	b138      	cbz	r0, 8011486 <rcl_init_options_copy+0xaa>
 8011476:	4604      	mov	r4, r0
 8011478:	e7c2      	b.n	8011400 <rcl_init_options_copy+0x24>
 801147a:	240b      	movs	r4, #11
 801147c:	4620      	mov	r0, r4
 801147e:	b01d      	add	sp, #116	@ 0x74
 8011480:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011482:	240a      	movs	r4, #10
 8011484:	e7bc      	b.n	8011400 <rcl_init_options_copy+0x24>
 8011486:	4620      	mov	r0, r4
 8011488:	b01d      	add	sp, #116	@ 0x74
 801148a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 801148e:	f7ff bd99 	b.w	8010fc4 <rcl_convert_rmw_ret_to_rcl_ret>
 8011492:	bf00      	nop

08011494 <rcl_get_zero_initialized_node>:
 8011494:	4a03      	ldr	r2, [pc, #12]	@ (80114a4 <rcl_get_zero_initialized_node+0x10>)
 8011496:	4603      	mov	r3, r0
 8011498:	e892 0003 	ldmia.w	r2, {r0, r1}
 801149c:	e883 0003 	stmia.w	r3, {r0, r1}
 80114a0:	4618      	mov	r0, r3
 80114a2:	4770      	bx	lr
 80114a4:	0801d058 	.word	0x0801d058

080114a8 <rcl_node_init>:
 80114a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80114ac:	b0ab      	sub	sp, #172	@ 0xac
 80114ae:	4604      	mov	r4, r0
 80114b0:	9d34      	ldr	r5, [sp, #208]	@ 0xd0
 80114b2:	a825      	add	r0, sp, #148	@ 0x94
 80114b4:	4689      	mov	r9, r1
 80114b6:	4690      	mov	r8, r2
 80114b8:	461f      	mov	r7, r3
 80114ba:	f007 f893 	bl	80185e4 <rcl_guard_condition_get_default_options>
 80114be:	2d00      	cmp	r5, #0
 80114c0:	f000 80d8 	beq.w	8011674 <rcl_node_init+0x1cc>
 80114c4:	4628      	mov	r0, r5
 80114c6:	f7fa fedb 	bl	800c280 <rcutils_allocator_is_valid>
 80114ca:	2800      	cmp	r0, #0
 80114cc:	f000 80d2 	beq.w	8011674 <rcl_node_init+0x1cc>
 80114d0:	f1b9 0f00 	cmp.w	r9, #0
 80114d4:	f000 80ce 	beq.w	8011674 <rcl_node_init+0x1cc>
 80114d8:	f1b8 0f00 	cmp.w	r8, #0
 80114dc:	f000 80ca 	beq.w	8011674 <rcl_node_init+0x1cc>
 80114e0:	2c00      	cmp	r4, #0
 80114e2:	f000 80c7 	beq.w	8011674 <rcl_node_init+0x1cc>
 80114e6:	6866      	ldr	r6, [r4, #4]
 80114e8:	2e00      	cmp	r6, #0
 80114ea:	f040 80ca 	bne.w	8011682 <rcl_node_init+0x1da>
 80114ee:	2f00      	cmp	r7, #0
 80114f0:	f000 80c0 	beq.w	8011674 <rcl_node_init+0x1cc>
 80114f4:	4638      	mov	r0, r7
 80114f6:	f7ff fd7f 	bl	8010ff8 <rcl_context_is_valid>
 80114fa:	2800      	cmp	r0, #0
 80114fc:	f000 80bf 	beq.w	801167e <rcl_node_init+0x1d6>
 8011500:	4632      	mov	r2, r6
 8011502:	a924      	add	r1, sp, #144	@ 0x90
 8011504:	4648      	mov	r0, r9
 8011506:	9624      	str	r6, [sp, #144]	@ 0x90
 8011508:	f003 f92c 	bl	8014764 <rmw_validate_node_name>
 801150c:	4606      	mov	r6, r0
 801150e:	2800      	cmp	r0, #0
 8011510:	f040 80b1 	bne.w	8011676 <rcl_node_init+0x1ce>
 8011514:	9824      	ldr	r0, [sp, #144]	@ 0x90
 8011516:	2800      	cmp	r0, #0
 8011518:	f040 8104 	bne.w	8011724 <rcl_node_init+0x27c>
 801151c:	f898 3000 	ldrb.w	r3, [r8]
 8011520:	2b00      	cmp	r3, #0
 8011522:	f000 80f0 	beq.w	8011706 <rcl_node_init+0x25e>
 8011526:	2b2f      	cmp	r3, #47	@ 0x2f
 8011528:	f000 80b0 	beq.w	801168c <rcl_node_init+0x1e4>
 801152c:	4b85      	ldr	r3, [pc, #532]	@ (8011744 <rcl_node_init+0x29c>)
 801152e:	f8cd 800c 	str.w	r8, [sp, #12]
 8011532:	9302      	str	r3, [sp, #8]
 8011534:	692b      	ldr	r3, [r5, #16]
 8011536:	9300      	str	r3, [sp, #0]
 8011538:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801153c:	9301      	str	r3, [sp, #4]
 801153e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8011542:	f002 fccf 	bl	8013ee4 <rcutils_format_string_limit>
 8011546:	4680      	mov	r8, r0
 8011548:	f1b8 0f00 	cmp.w	r8, #0
 801154c:	f000 80e8 	beq.w	8011720 <rcl_node_init+0x278>
 8011550:	2200      	movs	r2, #0
 8011552:	a924      	add	r1, sp, #144	@ 0x90
 8011554:	4640      	mov	r0, r8
 8011556:	9224      	str	r2, [sp, #144]	@ 0x90
 8011558:	f003 f8e6 	bl	8014728 <rmw_validate_namespace>
 801155c:	4606      	mov	r6, r0
 801155e:	2800      	cmp	r0, #0
 8011560:	f040 80a4 	bne.w	80116ac <rcl_node_init+0x204>
 8011564:	9824      	ldr	r0, [sp, #144]	@ 0x90
 8011566:	2800      	cmp	r0, #0
 8011568:	f040 809d 	bne.w	80116a6 <rcl_node_init+0x1fe>
 801156c:	e9d5 3203 	ldrd	r3, r2, [r5, #12]
 8011570:	2178      	movs	r1, #120	@ 0x78
 8011572:	2001      	movs	r0, #1
 8011574:	4798      	blx	r3
 8011576:	4606      	mov	r6, r0
 8011578:	6060      	str	r0, [r4, #4]
 801157a:	2800      	cmp	r0, #0
 801157c:	f000 80d6 	beq.w	801172c <rcl_node_init+0x284>
 8011580:	a80a      	add	r0, sp, #40	@ 0x28
 8011582:	f000 f92f 	bl	80117e4 <rcl_node_get_default_options>
 8011586:	a90a      	add	r1, sp, #40	@ 0x28
 8011588:	4630      	mov	r0, r6
 801158a:	2268      	movs	r2, #104	@ 0x68
 801158c:	f008 fb35 	bl	8019bfa <memcpy>
 8011590:	6861      	ldr	r1, [r4, #4]
 8011592:	6027      	str	r7, [r4, #0]
 8011594:	4628      	mov	r0, r5
 8011596:	f000 f933 	bl	8011800 <rcl_node_options_copy>
 801159a:	4606      	mov	r6, r0
 801159c:	2800      	cmp	r0, #0
 801159e:	f040 8085 	bne.w	80116ac <rcl_node_init+0x204>
 80115a2:	4640      	mov	r0, r8
 80115a4:	f7ee fe7c 	bl	80002a0 <strlen>
 80115a8:	eb08 0300 	add.w	r3, r8, r0
 80115ac:	6866      	ldr	r6, [r4, #4]
 80115ae:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80115b2:	e9cd 8903 	strd	r8, r9, [sp, #12]
 80115b6:	2b2f      	cmp	r3, #47	@ 0x2f
 80115b8:	bf0c      	ite	eq
 80115ba:	4b63      	ldreq	r3, [pc, #396]	@ (8011748 <rcl_node_init+0x2a0>)
 80115bc:	4b63      	ldrne	r3, [pc, #396]	@ (801174c <rcl_node_init+0x2a4>)
 80115be:	9302      	str	r3, [sp, #8]
 80115c0:	692b      	ldr	r3, [r5, #16]
 80115c2:	9300      	str	r3, [sp, #0]
 80115c4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80115c8:	9301      	str	r3, [sp, #4]
 80115ca:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80115ce:	f002 fc89 	bl	8013ee4 <rcutils_format_string_limit>
 80115d2:	6863      	ldr	r3, [r4, #4]
 80115d4:	6770      	str	r0, [r6, #116]	@ 0x74
 80115d6:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80115d8:	2a00      	cmp	r2, #0
 80115da:	f000 80a9 	beq.w	8011730 <rcl_node_init+0x288>
 80115de:	6822      	ldr	r2, [r4, #0]
 80115e0:	9307      	str	r3, [sp, #28]
 80115e2:	6810      	ldr	r0, [r2, #0]
 80115e4:	4649      	mov	r1, r9
 80115e6:	3028      	adds	r0, #40	@ 0x28
 80115e8:	4642      	mov	r2, r8
 80115ea:	f003 fce7 	bl	8014fbc <rmw_create_node>
 80115ee:	9b07      	ldr	r3, [sp, #28]
 80115f0:	6698      	str	r0, [r3, #104]	@ 0x68
 80115f2:	6863      	ldr	r3, [r4, #4]
 80115f4:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 80115f6:	2800      	cmp	r0, #0
 80115f8:	f000 809d 	beq.w	8011736 <rcl_node_init+0x28e>
 80115fc:	f003 fd70 	bl	80150e0 <rmw_node_get_graph_guard_condition>
 8011600:	4681      	mov	r9, r0
 8011602:	2800      	cmp	r0, #0
 8011604:	f000 809c 	beq.w	8011740 <rcl_node_init+0x298>
 8011608:	682b      	ldr	r3, [r5, #0]
 801160a:	6929      	ldr	r1, [r5, #16]
 801160c:	6866      	ldr	r6, [r4, #4]
 801160e:	2008      	movs	r0, #8
 8011610:	4798      	blx	r3
 8011612:	6863      	ldr	r3, [r4, #4]
 8011614:	66f0      	str	r0, [r6, #108]	@ 0x6c
 8011616:	f8d3 a06c 	ldr.w	sl, [r3, #108]	@ 0x6c
 801161a:	f1ba 0f00 	cmp.w	sl, #0
 801161e:	f000 808d 	beq.w	801173c <rcl_node_init+0x294>
 8011622:	f10d 0b20 	add.w	fp, sp, #32
 8011626:	4658      	mov	r0, fp
 8011628:	f006 ff04 	bl	8018434 <rcl_get_zero_initialized_guard_condition>
 801162c:	e89b 0003 	ldmia.w	fp, {r0, r1}
 8011630:	6863      	ldr	r3, [r4, #4]
 8011632:	46ac      	mov	ip, r5
 8011634:	f8d3 e06c 	ldr.w	lr, [r3, #108]	@ 0x6c
 8011638:	e88a 0003 	stmia.w	sl, {r0, r1}
 801163c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8011640:	ae25      	add	r6, sp, #148	@ 0x94
 8011642:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8011644:	f8dc 3000 	ldr.w	r3, [ip]
 8011648:	6033      	str	r3, [r6, #0]
 801164a:	ab2a      	add	r3, sp, #168	@ 0xa8
 801164c:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 8011650:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8011654:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8011656:	463a      	mov	r2, r7
 8011658:	4649      	mov	r1, r9
 801165a:	4670      	mov	r0, lr
 801165c:	f006 ff40 	bl	80184e0 <rcl_guard_condition_init_from_rmw>
 8011660:	4606      	mov	r6, r0
 8011662:	bb18      	cbnz	r0, 80116ac <rcl_node_init+0x204>
 8011664:	686b      	ldr	r3, [r5, #4]
 8011666:	6929      	ldr	r1, [r5, #16]
 8011668:	4798      	blx	r3
 801166a:	686b      	ldr	r3, [r5, #4]
 801166c:	6929      	ldr	r1, [r5, #16]
 801166e:	4640      	mov	r0, r8
 8011670:	4798      	blx	r3
 8011672:	e000      	b.n	8011676 <rcl_node_init+0x1ce>
 8011674:	260b      	movs	r6, #11
 8011676:	4630      	mov	r0, r6
 8011678:	b02b      	add	sp, #172	@ 0xac
 801167a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801167e:	2665      	movs	r6, #101	@ 0x65
 8011680:	e7f9      	b.n	8011676 <rcl_node_init+0x1ce>
 8011682:	2664      	movs	r6, #100	@ 0x64
 8011684:	4630      	mov	r0, r6
 8011686:	b02b      	add	sp, #172	@ 0xac
 8011688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801168c:	f105 030c 	add.w	r3, r5, #12
 8011690:	e893 0003 	ldmia.w	r3, {r0, r1}
 8011694:	e88d 0003 	stmia.w	sp, {r0, r1}
 8011698:	4640      	mov	r0, r8
 801169a:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 801169e:	f002 fd3f 	bl	8014120 <rcutils_strdup>
 80116a2:	4680      	mov	r8, r0
 80116a4:	e750      	b.n	8011548 <rcl_node_init+0xa0>
 80116a6:	f003 f851 	bl	801474c <rmw_namespace_validation_result_string>
 80116aa:	26ca      	movs	r6, #202	@ 0xca
 80116ac:	6863      	ldr	r3, [r4, #4]
 80116ae:	b1f3      	cbz	r3, 80116ee <rcl_node_init+0x246>
 80116b0:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 80116b2:	b138      	cbz	r0, 80116c4 <rcl_node_init+0x21c>
 80116b4:	f006 ff74 	bl	80185a0 <rcl_guard_condition_fini>
 80116b8:	6863      	ldr	r3, [r4, #4]
 80116ba:	6929      	ldr	r1, [r5, #16]
 80116bc:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 80116be:	686b      	ldr	r3, [r5, #4]
 80116c0:	4798      	blx	r3
 80116c2:	6863      	ldr	r3, [r4, #4]
 80116c4:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 80116c6:	b110      	cbz	r0, 80116ce <rcl_node_init+0x226>
 80116c8:	f003 fc8e 	bl	8014fe8 <rmw_destroy_node>
 80116cc:	6863      	ldr	r3, [r4, #4]
 80116ce:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 80116d0:	6929      	ldr	r1, [r5, #16]
 80116d2:	686b      	ldr	r3, [r5, #4]
 80116d4:	4798      	blx	r3
 80116d6:	6863      	ldr	r3, [r4, #4]
 80116d8:	6929      	ldr	r1, [r5, #16]
 80116da:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 80116dc:	686b      	ldr	r3, [r5, #4]
 80116de:	4798      	blx	r3
 80116e0:	6860      	ldr	r0, [r4, #4]
 80116e2:	f000 f8ab 	bl	801183c <rcl_node_options_fini>
 80116e6:	686b      	ldr	r3, [r5, #4]
 80116e8:	6929      	ldr	r1, [r5, #16]
 80116ea:	6860      	ldr	r0, [r4, #4]
 80116ec:	4798      	blx	r3
 80116ee:	686b      	ldr	r3, [r5, #4]
 80116f0:	6929      	ldr	r1, [r5, #16]
 80116f2:	2000      	movs	r0, #0
 80116f4:	4798      	blx	r3
 80116f6:	686b      	ldr	r3, [r5, #4]
 80116f8:	6929      	ldr	r1, [r5, #16]
 80116fa:	4640      	mov	r0, r8
 80116fc:	4798      	blx	r3
 80116fe:	2300      	movs	r3, #0
 8011700:	e9c4 3300 	strd	r3, r3, [r4]
 8011704:	e7b7      	b.n	8011676 <rcl_node_init+0x1ce>
 8011706:	f105 030c 	add.w	r3, r5, #12
 801170a:	e893 0003 	ldmia.w	r3, {r0, r1}
 801170e:	e88d 0003 	stmia.w	sp, {r0, r1}
 8011712:	480f      	ldr	r0, [pc, #60]	@ (8011750 <rcl_node_init+0x2a8>)
 8011714:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8011718:	f002 fd02 	bl	8014120 <rcutils_strdup>
 801171c:	4680      	mov	r8, r0
 801171e:	e713      	b.n	8011548 <rcl_node_init+0xa0>
 8011720:	260a      	movs	r6, #10
 8011722:	e7a8      	b.n	8011676 <rcl_node_init+0x1ce>
 8011724:	f003 f86a 	bl	80147fc <rmw_node_name_validation_result_string>
 8011728:	26c9      	movs	r6, #201	@ 0xc9
 801172a:	e7a4      	b.n	8011676 <rcl_node_init+0x1ce>
 801172c:	260a      	movs	r6, #10
 801172e:	e7de      	b.n	80116ee <rcl_node_init+0x246>
 8011730:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8011732:	260a      	movs	r6, #10
 8011734:	e7bd      	b.n	80116b2 <rcl_node_init+0x20a>
 8011736:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8011738:	2601      	movs	r6, #1
 801173a:	e7ba      	b.n	80116b2 <rcl_node_init+0x20a>
 801173c:	260a      	movs	r6, #10
 801173e:	e7c1      	b.n	80116c4 <rcl_node_init+0x21c>
 8011740:	2601      	movs	r6, #1
 8011742:	e7b3      	b.n	80116ac <rcl_node_init+0x204>
 8011744:	0801c62c 	.word	0x0801c62c
 8011748:	0801c43c 	.word	0x0801c43c
 801174c:	0801c630 	.word	0x0801c630
 8011750:	0801c628 	.word	0x0801c628

08011754 <rcl_node_is_valid>:
 8011754:	b130      	cbz	r0, 8011764 <rcl_node_is_valid+0x10>
 8011756:	6843      	ldr	r3, [r0, #4]
 8011758:	b123      	cbz	r3, 8011764 <rcl_node_is_valid+0x10>
 801175a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801175c:	b113      	cbz	r3, 8011764 <rcl_node_is_valid+0x10>
 801175e:	6800      	ldr	r0, [r0, #0]
 8011760:	f7ff bc4a 	b.w	8010ff8 <rcl_context_is_valid>
 8011764:	2000      	movs	r0, #0
 8011766:	4770      	bx	lr

08011768 <rcl_node_get_name>:
 8011768:	b120      	cbz	r0, 8011774 <rcl_node_get_name+0xc>
 801176a:	6840      	ldr	r0, [r0, #4]
 801176c:	b110      	cbz	r0, 8011774 <rcl_node_get_name+0xc>
 801176e:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8011770:	b100      	cbz	r0, 8011774 <rcl_node_get_name+0xc>
 8011772:	6880      	ldr	r0, [r0, #8]
 8011774:	4770      	bx	lr
 8011776:	bf00      	nop

08011778 <rcl_node_get_namespace>:
 8011778:	b120      	cbz	r0, 8011784 <rcl_node_get_namespace+0xc>
 801177a:	6840      	ldr	r0, [r0, #4]
 801177c:	b110      	cbz	r0, 8011784 <rcl_node_get_namespace+0xc>
 801177e:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8011780:	b100      	cbz	r0, 8011784 <rcl_node_get_namespace+0xc>
 8011782:	68c0      	ldr	r0, [r0, #12]
 8011784:	4770      	bx	lr
 8011786:	bf00      	nop

08011788 <rcl_node_get_options>:
 8011788:	b128      	cbz	r0, 8011796 <rcl_node_get_options+0xe>
 801178a:	6840      	ldr	r0, [r0, #4]
 801178c:	b118      	cbz	r0, 8011796 <rcl_node_get_options+0xe>
 801178e:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 8011790:	2b00      	cmp	r3, #0
 8011792:	bf08      	it	eq
 8011794:	2000      	moveq	r0, #0
 8011796:	4770      	bx	lr

08011798 <rcl_node_get_rmw_handle>:
 8011798:	b110      	cbz	r0, 80117a0 <rcl_node_get_rmw_handle+0x8>
 801179a:	6840      	ldr	r0, [r0, #4]
 801179c:	b100      	cbz	r0, 80117a0 <rcl_node_get_rmw_handle+0x8>
 801179e:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 80117a0:	4770      	bx	lr
 80117a2:	bf00      	nop

080117a4 <rcl_get_disable_loaned_message>:
 80117a4:	b510      	push	{r4, lr}
 80117a6:	b082      	sub	sp, #8
 80117a8:	2300      	movs	r3, #0
 80117aa:	9301      	str	r3, [sp, #4]
 80117ac:	b1a0      	cbz	r0, 80117d8 <rcl_get_disable_loaned_message+0x34>
 80117ae:	4604      	mov	r4, r0
 80117b0:	a901      	add	r1, sp, #4
 80117b2:	480b      	ldr	r0, [pc, #44]	@ (80117e0 <rcl_get_disable_loaned_message+0x3c>)
 80117b4:	f002 fb7e 	bl	8013eb4 <rcutils_get_env>
 80117b8:	b110      	cbz	r0, 80117c0 <rcl_get_disable_loaned_message+0x1c>
 80117ba:	2001      	movs	r0, #1
 80117bc:	b002      	add	sp, #8
 80117be:	bd10      	pop	{r4, pc}
 80117c0:	9a01      	ldr	r2, [sp, #4]
 80117c2:	7813      	ldrb	r3, [r2, #0]
 80117c4:	3b31      	subs	r3, #49	@ 0x31
 80117c6:	bf08      	it	eq
 80117c8:	7853      	ldrbeq	r3, [r2, #1]
 80117ca:	fab3 f383 	clz	r3, r3
 80117ce:	095b      	lsrs	r3, r3, #5
 80117d0:	2000      	movs	r0, #0
 80117d2:	7023      	strb	r3, [r4, #0]
 80117d4:	b002      	add	sp, #8
 80117d6:	bd10      	pop	{r4, pc}
 80117d8:	200b      	movs	r0, #11
 80117da:	b002      	add	sp, #8
 80117dc:	bd10      	pop	{r4, pc}
 80117de:	bf00      	nop
 80117e0:	0801c638 	.word	0x0801c638

080117e4 <rcl_node_get_default_options>:
 80117e4:	b510      	push	{r4, lr}
 80117e6:	2253      	movs	r2, #83	@ 0x53
 80117e8:	4604      	mov	r4, r0
 80117ea:	2100      	movs	r1, #0
 80117ec:	3015      	adds	r0, #21
 80117ee:	f008 f8cb 	bl	8019988 <memset>
 80117f2:	4620      	mov	r0, r4
 80117f4:	f7fa fd18 	bl	800c228 <rcutils_get_default_allocator>
 80117f8:	2301      	movs	r3, #1
 80117fa:	7523      	strb	r3, [r4, #20]
 80117fc:	4620      	mov	r0, r4
 80117fe:	bd10      	pop	{r4, pc}

08011800 <rcl_node_options_copy>:
 8011800:	b1d0      	cbz	r0, 8011838 <rcl_node_options_copy+0x38>
 8011802:	b570      	push	{r4, r5, r6, lr}
 8011804:	460c      	mov	r4, r1
 8011806:	b1a9      	cbz	r1, 8011834 <rcl_node_options_copy+0x34>
 8011808:	4288      	cmp	r0, r1
 801180a:	4684      	mov	ip, r0
 801180c:	d012      	beq.n	8011834 <rcl_node_options_copy+0x34>
 801180e:	4605      	mov	r5, r0
 8011810:	8a86      	ldrh	r6, [r0, #20]
 8011812:	468e      	mov	lr, r1
 8011814:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8011816:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801181a:	682b      	ldr	r3, [r5, #0]
 801181c:	f8ce 3000 	str.w	r3, [lr]
 8011820:	f10c 0118 	add.w	r1, ip, #24
 8011824:	2250      	movs	r2, #80	@ 0x50
 8011826:	82a6      	strh	r6, [r4, #20]
 8011828:	f104 0018 	add.w	r0, r4, #24
 801182c:	f008 f9e5 	bl	8019bfa <memcpy>
 8011830:	2000      	movs	r0, #0
 8011832:	bd70      	pop	{r4, r5, r6, pc}
 8011834:	200b      	movs	r0, #11
 8011836:	bd70      	pop	{r4, r5, r6, pc}
 8011838:	200b      	movs	r0, #11
 801183a:	4770      	bx	lr

0801183c <rcl_node_options_fini>:
 801183c:	b1c0      	cbz	r0, 8011870 <rcl_node_options_fini+0x34>
 801183e:	b500      	push	{lr}
 8011840:	4684      	mov	ip, r0
 8011842:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8011846:	b087      	sub	sp, #28
 8011848:	f10d 0e04 	add.w	lr, sp, #4
 801184c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8011850:	f8dc 3000 	ldr.w	r3, [ip]
 8011854:	f8ce 3000 	str.w	r3, [lr]
 8011858:	a801      	add	r0, sp, #4
 801185a:	f7fa fd11 	bl	800c280 <rcutils_allocator_is_valid>
 801185e:	b118      	cbz	r0, 8011868 <rcl_node_options_fini+0x2c>
 8011860:	2000      	movs	r0, #0
 8011862:	b007      	add	sp, #28
 8011864:	f85d fb04 	ldr.w	pc, [sp], #4
 8011868:	200b      	movs	r0, #11
 801186a:	b007      	add	sp, #28
 801186c:	f85d fb04 	ldr.w	pc, [sp], #4
 8011870:	200b      	movs	r0, #11
 8011872:	4770      	bx	lr

08011874 <rcl_node_resolve_name>:
 8011874:	b082      	sub	sp, #8
 8011876:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801187a:	b091      	sub	sp, #68	@ 0x44
 801187c:	ac1a      	add	r4, sp, #104	@ 0x68
 801187e:	e884 000c 	stmia.w	r4, {r2, r3}
 8011882:	f89d 807c 	ldrb.w	r8, [sp, #124]	@ 0x7c
 8011886:	2800      	cmp	r0, #0
 8011888:	d03a      	beq.n	8011900 <rcl_node_resolve_name+0x8c>
 801188a:	460c      	mov	r4, r1
 801188c:	4605      	mov	r5, r0
 801188e:	f7ff ff7b 	bl	8011788 <rcl_node_get_options>
 8011892:	b370      	cbz	r0, 80118f2 <rcl_node_resolve_name+0x7e>
 8011894:	4628      	mov	r0, r5
 8011896:	f7ff ff67 	bl	8011768 <rcl_node_get_name>
 801189a:	4681      	mov	r9, r0
 801189c:	4628      	mov	r0, r5
 801189e:	f7ff ff6b 	bl	8011778 <rcl_node_get_namespace>
 80118a2:	f10d 0e68 	add.w	lr, sp, #104	@ 0x68
 80118a6:	4607      	mov	r7, r0
 80118a8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80118ac:	ad0b      	add	r5, sp, #44	@ 0x2c
 80118ae:	46ac      	mov	ip, r5
 80118b0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80118b4:	f8de 3000 	ldr.w	r3, [lr]
 80118b8:	f8cc 3000 	str.w	r3, [ip]
 80118bc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80118be:	b1fb      	cbz	r3, 8011900 <rcl_node_resolve_name+0x8c>
 80118c0:	468a      	mov	sl, r1
 80118c2:	f8dd b078 	ldr.w	fp, [sp, #120]	@ 0x78
 80118c6:	f002 fc8b 	bl	80141e0 <rcutils_get_zero_initialized_string_map>
 80118ca:	ab10      	add	r3, sp, #64	@ 0x40
 80118cc:	9008      	str	r0, [sp, #32]
 80118ce:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 80118d2:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80118d6:	2100      	movs	r1, #0
 80118d8:	e895 000c 	ldmia.w	r5, {r2, r3}
 80118dc:	a808      	add	r0, sp, #32
 80118de:	f002 fcd9 	bl	8014294 <rcutils_string_map_init>
 80118e2:	4606      	mov	r6, r0
 80118e4:	b170      	cbz	r0, 8011904 <rcl_node_resolve_name+0x90>
 80118e6:	f7fa fcdf 	bl	800c2a8 <rcutils_get_error_string>
 80118ea:	f7fa fcf5 	bl	800c2d8 <rcutils_reset_error>
 80118ee:	2e0a      	cmp	r6, #10
 80118f0:	d000      	beq.n	80118f4 <rcl_node_resolve_name+0x80>
 80118f2:	2601      	movs	r6, #1
 80118f4:	4630      	mov	r0, r6
 80118f6:	b011      	add	sp, #68	@ 0x44
 80118f8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80118fc:	b002      	add	sp, #8
 80118fe:	4770      	bx	lr
 8011900:	260b      	movs	r6, #11
 8011902:	e7f7      	b.n	80118f4 <rcl_node_resolve_name+0x80>
 8011904:	9009      	str	r0, [sp, #36]	@ 0x24
 8011906:	9007      	str	r0, [sp, #28]
 8011908:	a808      	add	r0, sp, #32
 801190a:	f006 fd8d 	bl	8018428 <rcl_get_default_topic_name_substitutions>
 801190e:	4606      	mov	r6, r0
 8011910:	b1b0      	cbz	r0, 8011940 <rcl_node_resolve_name+0xcc>
 8011912:	280a      	cmp	r0, #10
 8011914:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8011918:	d000      	beq.n	801191c <rcl_node_resolve_name+0xa8>
 801191a:	2601      	movs	r6, #1
 801191c:	a808      	add	r0, sp, #32
 801191e:	f002 fcf7 	bl	8014310 <rcutils_string_map_fini>
 8011922:	2800      	cmp	r0, #0
 8011924:	d132      	bne.n	801198c <rcl_node_resolve_name+0x118>
 8011926:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011928:	4659      	mov	r1, fp
 801192a:	47d0      	blx	sl
 801192c:	4659      	mov	r1, fp
 801192e:	4648      	mov	r0, r9
 8011930:	47d0      	blx	sl
 8011932:	f1b8 0f00 	cmp.w	r8, #0
 8011936:	d0dd      	beq.n	80118f4 <rcl_node_resolve_name+0x80>
 8011938:	2e67      	cmp	r6, #103	@ 0x67
 801193a:	bf08      	it	eq
 801193c:	2668      	moveq	r6, #104	@ 0x68
 801193e:	e7d9      	b.n	80118f4 <rcl_node_resolve_name+0x80>
 8011940:	ab09      	add	r3, sp, #36	@ 0x24
 8011942:	9305      	str	r3, [sp, #20]
 8011944:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8011946:	46ec      	mov	ip, sp
 8011948:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801194c:	682b      	ldr	r3, [r5, #0]
 801194e:	f8cc 3000 	str.w	r3, [ip]
 8011952:	463a      	mov	r2, r7
 8011954:	4649      	mov	r1, r9
 8011956:	4620      	mov	r0, r4
 8011958:	ab08      	add	r3, sp, #32
 801195a:	f006 fbff 	bl	801815c <rcl_expand_topic_name>
 801195e:	4606      	mov	r6, r0
 8011960:	b9c8      	cbnz	r0, 8011996 <rcl_node_resolve_name+0x122>
 8011962:	f8dd 9024 	ldr.w	r9, [sp, #36]	@ 0x24
 8011966:	9009      	str	r0, [sp, #36]	@ 0x24
 8011968:	4602      	mov	r2, r0
 801196a:	a90a      	add	r1, sp, #40	@ 0x28
 801196c:	4648      	mov	r0, r9
 801196e:	f002 fe23 	bl	80145b8 <rmw_validate_full_topic_name>
 8011972:	b998      	cbnz	r0, 801199c <rcl_node_resolve_name+0x128>
 8011974:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8011976:	bb14      	cbnz	r4, 80119be <rcl_node_resolve_name+0x14a>
 8011978:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801197a:	a808      	add	r0, sp, #32
 801197c:	f8c3 9000 	str.w	r9, [r3]
 8011980:	f002 fcc6 	bl	8014310 <rcutils_string_map_fini>
 8011984:	4606      	mov	r6, r0
 8011986:	b978      	cbnz	r0, 80119a8 <rcl_node_resolve_name+0x134>
 8011988:	4681      	mov	r9, r0
 801198a:	e7cc      	b.n	8011926 <rcl_node_resolve_name+0xb2>
 801198c:	f7fa fc8c 	bl	800c2a8 <rcutils_get_error_string>
 8011990:	f7fa fca2 	bl	800c2d8 <rcutils_reset_error>
 8011994:	e7c7      	b.n	8011926 <rcl_node_resolve_name+0xb2>
 8011996:	f8dd 901c 	ldr.w	r9, [sp, #28]
 801199a:	e7bf      	b.n	801191c <rcl_node_resolve_name+0xa8>
 801199c:	f7fa fc84 	bl	800c2a8 <rcutils_get_error_string>
 80119a0:	2601      	movs	r6, #1
 80119a2:	f7fa fc99 	bl	800c2d8 <rcutils_reset_error>
 80119a6:	e7b9      	b.n	801191c <rcl_node_resolve_name+0xa8>
 80119a8:	f7fa fc7e 	bl	800c2a8 <rcutils_get_error_string>
 80119ac:	f7fa fc94 	bl	800c2d8 <rcutils_reset_error>
 80119b0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80119b2:	4659      	mov	r1, fp
 80119b4:	47d0      	blx	sl
 80119b6:	4659      	mov	r1, fp
 80119b8:	4620      	mov	r0, r4
 80119ba:	47d0      	blx	sl
 80119bc:	e799      	b.n	80118f2 <rcl_node_resolve_name+0x7e>
 80119be:	2667      	movs	r6, #103	@ 0x67
 80119c0:	e7ac      	b.n	801191c <rcl_node_resolve_name+0xa8>
 80119c2:	bf00      	nop

080119c4 <rcl_service_get_rmw_handle>:
 80119c4:	b118      	cbz	r0, 80119ce <rcl_service_get_rmw_handle+0xa>
 80119c6:	6800      	ldr	r0, [r0, #0]
 80119c8:	b108      	cbz	r0, 80119ce <rcl_service_get_rmw_handle+0xa>
 80119ca:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 80119ce:	4770      	bx	lr

080119d0 <rcl_take_request>:
 80119d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80119d2:	468e      	mov	lr, r1
 80119d4:	460c      	mov	r4, r1
 80119d6:	4617      	mov	r7, r2
 80119d8:	4605      	mov	r5, r0
 80119da:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80119de:	b091      	sub	sp, #68	@ 0x44
 80119e0:	f10d 0c28 	add.w	ip, sp, #40	@ 0x28
 80119e4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80119e8:	e89e 0003 	ldmia.w	lr, {r0, r1}
 80119ec:	e88c 0003 	stmia.w	ip, {r0, r1}
 80119f0:	b30d      	cbz	r5, 8011a36 <rcl_take_request+0x66>
 80119f2:	682b      	ldr	r3, [r5, #0]
 80119f4:	b1fb      	cbz	r3, 8011a36 <rcl_take_request+0x66>
 80119f6:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 80119fa:	b1e0      	cbz	r0, 8011a36 <rcl_take_request+0x66>
 80119fc:	b397      	cbz	r7, 8011a64 <rcl_take_request+0x94>
 80119fe:	2300      	movs	r3, #0
 8011a00:	f88d 3017 	strb.w	r3, [sp, #23]
 8011a04:	463a      	mov	r2, r7
 8011a06:	f10d 0317 	add.w	r3, sp, #23
 8011a0a:	a906      	add	r1, sp, #24
 8011a0c:	f003 fbb6 	bl	801517c <rmw_take_request>
 8011a10:	4606      	mov	r6, r0
 8011a12:	b198      	cbz	r0, 8011a3c <rcl_take_request+0x6c>
 8011a14:	280a      	cmp	r0, #10
 8011a16:	bf18      	it	ne
 8011a18:	2601      	movne	r6, #1
 8011a1a:	f10d 0c28 	add.w	ip, sp, #40	@ 0x28
 8011a1e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8011a22:	46a6      	mov	lr, r4
 8011a24:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8011a28:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8011a2c:	e88e 0003 	stmia.w	lr, {r0, r1}
 8011a30:	4630      	mov	r0, r6
 8011a32:	b011      	add	sp, #68	@ 0x44
 8011a34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011a36:	f44f 7616 	mov.w	r6, #600	@ 0x258
 8011a3a:	e7ee      	b.n	8011a1a <rcl_take_request+0x4a>
 8011a3c:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8011a40:	b193      	cbz	r3, 8011a68 <rcl_take_request+0x98>
 8011a42:	682b      	ldr	r3, [r5, #0]
 8011a44:	f8d3 010c 	ldr.w	r0, [r3, #268]	@ 0x10c
 8011a48:	2800      	cmp	r0, #0
 8011a4a:	d0e6      	beq.n	8011a1a <rcl_take_request+0x4a>
 8011a4c:	463a      	mov	r2, r7
 8011a4e:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	@ 0x38
 8011a52:	ab0a      	add	r3, sp, #40	@ 0x28
 8011a54:	e9cd 6700 	strd	r6, r7, [sp]
 8011a58:	9302      	str	r3, [sp, #8]
 8011a5a:	2101      	movs	r1, #1
 8011a5c:	f000 f844 	bl	8011ae8 <rcl_send_service_event_message>
 8011a60:	4606      	mov	r6, r0
 8011a62:	e7da      	b.n	8011a1a <rcl_take_request+0x4a>
 8011a64:	260b      	movs	r6, #11
 8011a66:	e7d8      	b.n	8011a1a <rcl_take_request+0x4a>
 8011a68:	f240 2659 	movw	r6, #601	@ 0x259
 8011a6c:	e7d5      	b.n	8011a1a <rcl_take_request+0x4a>
 8011a6e:	bf00      	nop

08011a70 <rcl_send_response>:
 8011a70:	b350      	cbz	r0, 8011ac8 <rcl_send_response+0x58>
 8011a72:	b570      	push	{r4, r5, r6, lr}
 8011a74:	6803      	ldr	r3, [r0, #0]
 8011a76:	b084      	sub	sp, #16
 8011a78:	4604      	mov	r4, r0
 8011a7a:	b1cb      	cbz	r3, 8011ab0 <rcl_send_response+0x40>
 8011a7c:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8011a80:	b1b0      	cbz	r0, 8011ab0 <rcl_send_response+0x40>
 8011a82:	460e      	mov	r6, r1
 8011a84:	b1e9      	cbz	r1, 8011ac2 <rcl_send_response+0x52>
 8011a86:	4615      	mov	r5, r2
 8011a88:	b1da      	cbz	r2, 8011ac2 <rcl_send_response+0x52>
 8011a8a:	f003 fbd5 	bl	8015238 <rmw_send_response>
 8011a8e:	b998      	cbnz	r0, 8011ab8 <rcl_send_response+0x48>
 8011a90:	6823      	ldr	r3, [r4, #0]
 8011a92:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8011a96:	b16b      	cbz	r3, 8011ab4 <rcl_send_response+0x44>
 8011a98:	e9d6 0104 	ldrd	r0, r1, [r6, #16]
 8011a9c:	462a      	mov	r2, r5
 8011a9e:	e9cd 0100 	strd	r0, r1, [sp]
 8011aa2:	9602      	str	r6, [sp, #8]
 8011aa4:	2102      	movs	r1, #2
 8011aa6:	4618      	mov	r0, r3
 8011aa8:	f000 f81e 	bl	8011ae8 <rcl_send_service_event_message>
 8011aac:	b004      	add	sp, #16
 8011aae:	bd70      	pop	{r4, r5, r6, pc}
 8011ab0:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8011ab4:	b004      	add	sp, #16
 8011ab6:	bd70      	pop	{r4, r5, r6, pc}
 8011ab8:	2802      	cmp	r0, #2
 8011aba:	bf18      	it	ne
 8011abc:	2001      	movne	r0, #1
 8011abe:	b004      	add	sp, #16
 8011ac0:	bd70      	pop	{r4, r5, r6, pc}
 8011ac2:	200b      	movs	r0, #11
 8011ac4:	b004      	add	sp, #16
 8011ac6:	bd70      	pop	{r4, r5, r6, pc}
 8011ac8:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8011acc:	4770      	bx	lr
 8011ace:	bf00      	nop

08011ad0 <rcl_service_is_valid>:
 8011ad0:	b130      	cbz	r0, 8011ae0 <rcl_service_is_valid+0x10>
 8011ad2:	6800      	ldr	r0, [r0, #0]
 8011ad4:	b120      	cbz	r0, 8011ae0 <rcl_service_is_valid+0x10>
 8011ad6:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8011ada:	3800      	subs	r0, #0
 8011adc:	bf18      	it	ne
 8011ade:	2001      	movne	r0, #1
 8011ae0:	4770      	bx	lr
 8011ae2:	bf00      	nop
 8011ae4:	0000      	movs	r0, r0
	...

08011ae8 <rcl_send_service_event_message>:
 8011ae8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011aea:	b093      	sub	sp, #76	@ 0x4c
 8011aec:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8011aee:	b17a      	cbz	r2, 8011b10 <rcl_send_service_event_message+0x28>
 8011af0:	b176      	cbz	r6, 8011b10 <rcl_send_service_event_message+0x28>
 8011af2:	4604      	mov	r4, r0
 8011af4:	b150      	cbz	r0, 8011b0c <rcl_send_service_event_message+0x24>
 8011af6:	f8d0 3080 	ldr.w	r3, [r0, #128]	@ 0x80
 8011afa:	b13b      	cbz	r3, 8011b0c <rcl_send_service_event_message+0x24>
 8011afc:	68c0      	ldr	r0, [r0, #12]
 8011afe:	460f      	mov	r7, r1
 8011b00:	4615      	mov	r5, r2
 8011b02:	f000 f9bb 	bl	8011e7c <rcl_clock_valid>
 8011b06:	b108      	cbz	r0, 8011b0c <rcl_send_service_event_message+0x24>
 8011b08:	7a23      	ldrb	r3, [r4, #8]
 8011b0a:	b92b      	cbnz	r3, 8011b18 <rcl_send_service_event_message+0x30>
 8011b0c:	2501      	movs	r5, #1
 8011b0e:	e000      	b.n	8011b12 <rcl_send_service_event_message+0x2a>
 8011b10:	250b      	movs	r5, #11
 8011b12:	4628      	mov	r0, r5
 8011b14:	b013      	add	sp, #76	@ 0x4c
 8011b16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011b18:	f104 0e60 	add.w	lr, r4, #96	@ 0x60
 8011b1c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8011b20:	f10d 0c0c 	add.w	ip, sp, #12
 8011b24:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8011b28:	f8de 3000 	ldr.w	r3, [lr]
 8011b2c:	f8cc 3000 	str.w	r3, [ip]
 8011b30:	a803      	add	r0, sp, #12
 8011b32:	f7fa fba5 	bl	800c280 <rcutils_allocator_is_valid>
 8011b36:	2800      	cmp	r0, #0
 8011b38:	d0ea      	beq.n	8011b10 <rcl_send_service_event_message+0x28>
 8011b3a:	6820      	ldr	r0, [r4, #0]
 8011b3c:	f7f9 fc32 	bl	800b3a4 <rcl_publisher_is_valid>
 8011b40:	2800      	cmp	r0, #0
 8011b42:	d045      	beq.n	8011bd0 <rcl_send_service_event_message+0xe8>
 8011b44:	4669      	mov	r1, sp
 8011b46:	68e0      	ldr	r0, [r4, #12]
 8011b48:	f000 fa10 	bl	8011f6c <rcl_clock_get_now>
 8011b4c:	4601      	mov	r1, r0
 8011b4e:	2800      	cmp	r0, #0
 8011b50:	d13b      	bne.n	8011bca <rcl_send_service_event_message+0xe2>
 8011b52:	2220      	movs	r2, #32
 8011b54:	eb0d 0002 	add.w	r0, sp, r2
 8011b58:	f007 ff16 	bl	8019988 <memset>
 8011b5c:	a324      	add	r3, pc, #144	@ (adr r3, 8011bf0 <rcl_send_service_event_message+0x108>)
 8011b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b62:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011b66:	f88d 7020 	strb.w	r7, [sp, #32]
 8011b6a:	f7ef f885 	bl	8000c78 <__aeabi_ldivmod>
 8011b6e:	e9cd 0209 	strd	r0, r2, [sp, #36]	@ 0x24
 8011b72:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	@ 0x60
 8011b76:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8011b7a:	7a23      	ldrb	r3, [r4, #8]
 8011b7c:	6830      	ldr	r0, [r6, #0]
 8011b7e:	6871      	ldr	r1, [r6, #4]
 8011b80:	68b2      	ldr	r2, [r6, #8]
 8011b82:	2b01      	cmp	r3, #1
 8011b84:	68f3      	ldr	r3, [r6, #12]
 8011b86:	bf08      	it	eq
 8011b88:	2500      	moveq	r5, #0
 8011b8a:	ae0b      	add	r6, sp, #44	@ 0x2c
 8011b8c:	2f01      	cmp	r7, #1
 8011b8e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8011b90:	d821      	bhi.n	8011bd6 <rcl_send_service_event_message+0xee>
 8011b92:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8011b96:	462a      	mov	r2, r5
 8011b98:	a808      	add	r0, sp, #32
 8011b9a:	699d      	ldr	r5, [r3, #24]
 8011b9c:	a903      	add	r1, sp, #12
 8011b9e:	2300      	movs	r3, #0
 8011ba0:	47a8      	blx	r5
 8011ba2:	4606      	mov	r6, r0
 8011ba4:	2e00      	cmp	r6, #0
 8011ba6:	d0b1      	beq.n	8011b0c <rcl_send_service_event_message+0x24>
 8011ba8:	4631      	mov	r1, r6
 8011baa:	6820      	ldr	r0, [r4, #0]
 8011bac:	2200      	movs	r2, #0
 8011bae:	f7f9 fbd3 	bl	800b358 <rcl_publish>
 8011bb2:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8011bb6:	4605      	mov	r5, r0
 8011bb8:	69db      	ldr	r3, [r3, #28]
 8011bba:	a903      	add	r1, sp, #12
 8011bbc:	4630      	mov	r0, r6
 8011bbe:	4798      	blx	r3
 8011bc0:	2d00      	cmp	r5, #0
 8011bc2:	d0a6      	beq.n	8011b12 <rcl_send_service_event_message+0x2a>
 8011bc4:	f7fa fb88 	bl	800c2d8 <rcutils_reset_error>
 8011bc8:	e7a3      	b.n	8011b12 <rcl_send_service_event_message+0x2a>
 8011bca:	f7fa fb85 	bl	800c2d8 <rcutils_reset_error>
 8011bce:	e79d      	b.n	8011b0c <rcl_send_service_event_message+0x24>
 8011bd0:	f44f 7596 	mov.w	r5, #300	@ 0x12c
 8011bd4:	e79d      	b.n	8011b12 <rcl_send_service_event_message+0x2a>
 8011bd6:	1eb9      	subs	r1, r7, #2
 8011bd8:	2901      	cmp	r1, #1
 8011bda:	d8f6      	bhi.n	8011bca <rcl_send_service_event_message+0xe2>
 8011bdc:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 8011be0:	462b      	mov	r3, r5
 8011be2:	a808      	add	r0, sp, #32
 8011be4:	6995      	ldr	r5, [r2, #24]
 8011be6:	a903      	add	r1, sp, #12
 8011be8:	2200      	movs	r2, #0
 8011bea:	47a8      	blx	r5
 8011bec:	4606      	mov	r6, r0
 8011bee:	e7d9      	b.n	8011ba4 <rcl_send_service_event_message+0xbc>
 8011bf0:	3b9aca00 	.word	0x3b9aca00
 8011bf4:	00000000 	.word	0x00000000

08011bf8 <rcl_get_zero_initialized_subscription>:
 8011bf8:	4b01      	ldr	r3, [pc, #4]	@ (8011c00 <rcl_get_zero_initialized_subscription+0x8>)
 8011bfa:	6818      	ldr	r0, [r3, #0]
 8011bfc:	4770      	bx	lr
 8011bfe:	bf00      	nop
 8011c00:	0801d060 	.word	0x0801d060

08011c04 <rcl_subscription_init>:
 8011c04:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011c08:	b089      	sub	sp, #36	@ 0x24
 8011c0a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8011c0c:	b1d6      	cbz	r6, 8011c44 <rcl_subscription_init+0x40>
 8011c0e:	f106 0950 	add.w	r9, r6, #80	@ 0x50
 8011c12:	4604      	mov	r4, r0
 8011c14:	4648      	mov	r0, r9
 8011c16:	460d      	mov	r5, r1
 8011c18:	4690      	mov	r8, r2
 8011c1a:	461f      	mov	r7, r3
 8011c1c:	f7fa fb30 	bl	800c280 <rcutils_allocator_is_valid>
 8011c20:	b180      	cbz	r0, 8011c44 <rcl_subscription_init+0x40>
 8011c22:	b17c      	cbz	r4, 8011c44 <rcl_subscription_init+0x40>
 8011c24:	4628      	mov	r0, r5
 8011c26:	f7ff fd95 	bl	8011754 <rcl_node_is_valid>
 8011c2a:	2800      	cmp	r0, #0
 8011c2c:	d054      	beq.n	8011cd8 <rcl_subscription_init+0xd4>
 8011c2e:	f1b8 0f00 	cmp.w	r8, #0
 8011c32:	d007      	beq.n	8011c44 <rcl_subscription_init+0x40>
 8011c34:	b137      	cbz	r7, 8011c44 <rcl_subscription_init+0x40>
 8011c36:	6823      	ldr	r3, [r4, #0]
 8011c38:	b14b      	cbz	r3, 8011c4e <rcl_subscription_init+0x4a>
 8011c3a:	2764      	movs	r7, #100	@ 0x64
 8011c3c:	4638      	mov	r0, r7
 8011c3e:	b009      	add	sp, #36	@ 0x24
 8011c40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011c44:	270b      	movs	r7, #11
 8011c46:	4638      	mov	r0, r7
 8011c48:	b009      	add	sp, #36	@ 0x24
 8011c4a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011c4e:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8011c52:	aa07      	add	r2, sp, #28
 8011c54:	9205      	str	r2, [sp, #20]
 8011c56:	9307      	str	r3, [sp, #28]
 8011c58:	f106 0358 	add.w	r3, r6, #88	@ 0x58
 8011c5c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8011c60:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8011c64:	4639      	mov	r1, r7
 8011c66:	e899 000c 	ldmia.w	r9, {r2, r3}
 8011c6a:	4628      	mov	r0, r5
 8011c6c:	f7ff fe02 	bl	8011874 <rcl_node_resolve_name>
 8011c70:	4607      	mov	r7, r0
 8011c72:	2800      	cmp	r0, #0
 8011c74:	d15f      	bne.n	8011d36 <rcl_subscription_init+0x132>
 8011c76:	e9d6 3217 	ldrd	r3, r2, [r6, #92]	@ 0x5c
 8011c7a:	21d0      	movs	r1, #208	@ 0xd0
 8011c7c:	2001      	movs	r0, #1
 8011c7e:	4798      	blx	r3
 8011c80:	6020      	str	r0, [r4, #0]
 8011c82:	2800      	cmp	r0, #0
 8011c84:	d05d      	beq.n	8011d42 <rcl_subscription_init+0x13e>
 8011c86:	2278      	movs	r2, #120	@ 0x78
 8011c88:	4631      	mov	r1, r6
 8011c8a:	f007 ffb6 	bl	8019bfa <memcpy>
 8011c8e:	4628      	mov	r0, r5
 8011c90:	f7ff fd82 	bl	8011798 <rcl_node_get_rmw_handle>
 8011c94:	f106 0364 	add.w	r3, r6, #100	@ 0x64
 8011c98:	9300      	str	r3, [sp, #0]
 8011c9a:	9a07      	ldr	r2, [sp, #28]
 8011c9c:	6827      	ldr	r7, [r4, #0]
 8011c9e:	4641      	mov	r1, r8
 8011ca0:	4633      	mov	r3, r6
 8011ca2:	f003 fbb1 	bl	8015408 <rmw_create_subscription>
 8011ca6:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
 8011caa:	6827      	ldr	r7, [r4, #0]
 8011cac:	f8d7 00c8 	ldr.w	r0, [r7, #200]	@ 0xc8
 8011cb0:	b338      	cbz	r0, 8011d02 <rcl_subscription_init+0xfe>
 8011cb2:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 8011cb6:	f003 fc87 	bl	80155c8 <rmw_subscription_get_actual_qos>
 8011cba:	4607      	mov	r7, r0
 8011cbc:	b988      	cbnz	r0, 8011ce2 <rcl_subscription_init+0xde>
 8011cbe:	6823      	ldr	r3, [r4, #0]
 8011cc0:	f896 2048 	ldrb.w	r2, [r6, #72]	@ 0x48
 8011cc4:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
 8011cc8:	9807      	ldr	r0, [sp, #28]
 8011cca:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8011ccc:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 8011cce:	4798      	blx	r3
 8011cd0:	4638      	mov	r0, r7
 8011cd2:	b009      	add	sp, #36	@ 0x24
 8011cd4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011cd8:	27c8      	movs	r7, #200	@ 0xc8
 8011cda:	4638      	mov	r0, r7
 8011cdc:	b009      	add	sp, #36	@ 0x24
 8011cde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011ce2:	6827      	ldr	r7, [r4, #0]
 8011ce4:	b32f      	cbz	r7, 8011d32 <rcl_subscription_init+0x12e>
 8011ce6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8011cea:	b153      	cbz	r3, 8011d02 <rcl_subscription_init+0xfe>
 8011cec:	4628      	mov	r0, r5
 8011cee:	f7ff fd53 	bl	8011798 <rcl_node_get_rmw_handle>
 8011cf2:	6823      	ldr	r3, [r4, #0]
 8011cf4:	f8d3 10c8 	ldr.w	r1, [r3, #200]	@ 0xc8
 8011cf8:	f003 fc74 	bl	80155e4 <rmw_destroy_subscription>
 8011cfc:	6827      	ldr	r7, [r4, #0]
 8011cfe:	4638      	mov	r0, r7
 8011d00:	b197      	cbz	r7, 8011d28 <rcl_subscription_init+0x124>
 8011d02:	f107 0550 	add.w	r5, r7, #80	@ 0x50
 8011d06:	4628      	mov	r0, r5
 8011d08:	f7fa faba 	bl	800c280 <rcutils_allocator_is_valid>
 8011d0c:	b1e8      	cbz	r0, 8011d4a <rcl_subscription_init+0x146>
 8011d0e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8011d10:	b1d8      	cbz	r0, 8011d4a <rcl_subscription_init+0x146>
 8011d12:	4629      	mov	r1, r5
 8011d14:	f002 fb94 	bl	8014440 <rmw_subscription_content_filter_options_fini>
 8011d18:	4605      	mov	r5, r0
 8011d1a:	b9a0      	cbnz	r0, 8011d46 <rcl_subscription_init+0x142>
 8011d1c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8011d1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011d20:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8011d22:	4798      	blx	r3
 8011d24:	6820      	ldr	r0, [r4, #0]
 8011d26:	66fd      	str	r5, [r7, #108]	@ 0x6c
 8011d28:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8011d2a:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 8011d2c:	4798      	blx	r3
 8011d2e:	2300      	movs	r3, #0
 8011d30:	6023      	str	r3, [r4, #0]
 8011d32:	2701      	movs	r7, #1
 8011d34:	e7c8      	b.n	8011cc8 <rcl_subscription_init+0xc4>
 8011d36:	2867      	cmp	r0, #103	@ 0x67
 8011d38:	d0c6      	beq.n	8011cc8 <rcl_subscription_init+0xc4>
 8011d3a:	2869      	cmp	r0, #105	@ 0x69
 8011d3c:	d007      	beq.n	8011d4e <rcl_subscription_init+0x14a>
 8011d3e:	280a      	cmp	r0, #10
 8011d40:	d1f7      	bne.n	8011d32 <rcl_subscription_init+0x12e>
 8011d42:	270a      	movs	r7, #10
 8011d44:	e7c0      	b.n	8011cc8 <rcl_subscription_init+0xc4>
 8011d46:	f7ff f93d 	bl	8010fc4 <rcl_convert_rmw_ret_to_rcl_ret>
 8011d4a:	6820      	ldr	r0, [r4, #0]
 8011d4c:	e7ec      	b.n	8011d28 <rcl_subscription_init+0x124>
 8011d4e:	2767      	movs	r7, #103	@ 0x67
 8011d50:	e7ba      	b.n	8011cc8 <rcl_subscription_init+0xc4>
 8011d52:	bf00      	nop

08011d54 <rcl_subscription_get_default_options>:
 8011d54:	b510      	push	{r4, lr}
 8011d56:	4907      	ldr	r1, [pc, #28]	@ (8011d74 <rcl_subscription_get_default_options+0x20>)
 8011d58:	4604      	mov	r4, r0
 8011d5a:	2250      	movs	r2, #80	@ 0x50
 8011d5c:	f007 ff4d 	bl	8019bfa <memcpy>
 8011d60:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8011d64:	f7fa fa60 	bl	800c228 <rcutils_get_default_allocator>
 8011d68:	f104 0064 	add.w	r0, r4, #100	@ 0x64
 8011d6c:	f002 fb82 	bl	8014474 <rmw_get_default_subscription_options>
 8011d70:	4620      	mov	r0, r4
 8011d72:	bd10      	pop	{r4, pc}
 8011d74:	0801d068 	.word	0x0801d068

08011d78 <rcl_take>:
 8011d78:	2800      	cmp	r0, #0
 8011d7a:	d04b      	beq.n	8011e14 <rcl_take+0x9c>
 8011d7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011d80:	4615      	mov	r5, r2
 8011d82:	6802      	ldr	r2, [r0, #0]
 8011d84:	b0a0      	sub	sp, #128	@ 0x80
 8011d86:	4604      	mov	r4, r0
 8011d88:	2a00      	cmp	r2, #0
 8011d8a:	d03b      	beq.n	8011e04 <rcl_take+0x8c>
 8011d8c:	461f      	mov	r7, r3
 8011d8e:	f8d2 30c8 	ldr.w	r3, [r2, #200]	@ 0xc8
 8011d92:	2b00      	cmp	r3, #0
 8011d94:	d036      	beq.n	8011e04 <rcl_take+0x8c>
 8011d96:	460e      	mov	r6, r1
 8011d98:	2900      	cmp	r1, #0
 8011d9a:	d039      	beq.n	8011e10 <rcl_take+0x98>
 8011d9c:	2d00      	cmp	r5, #0
 8011d9e:	d03d      	beq.n	8011e1c <rcl_take+0xa4>
 8011da0:	a802      	add	r0, sp, #8
 8011da2:	f002 fbf3 	bl	801458c <rmw_get_zero_initialized_message_info>
 8011da6:	6823      	ldr	r3, [r4, #0]
 8011da8:	f10d 0c08 	add.w	ip, sp, #8
 8011dac:	f8d3 40c8 	ldr.w	r4, [r3, #200]	@ 0xc8
 8011db0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8011db4:	46ae      	mov	lr, r5
 8011db6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8011dba:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8011dbe:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8011dc2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8011dc6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8011dca:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8011dce:	462b      	mov	r3, r5
 8011dd0:	e88e 0003 	stmia.w	lr, {r0, r1}
 8011dd4:	f04f 0800 	mov.w	r8, #0
 8011dd8:	f10d 0247 	add.w	r2, sp, #71	@ 0x47
 8011ddc:	4631      	mov	r1, r6
 8011dde:	4620      	mov	r0, r4
 8011de0:	f88d 8047 	strb.w	r8, [sp, #71]	@ 0x47
 8011de4:	9700      	str	r7, [sp, #0]
 8011de6:	f003 fc5d 	bl	80156a4 <rmw_take_with_info>
 8011dea:	4603      	mov	r3, r0
 8011dec:	b9c0      	cbnz	r0, 8011e20 <rcl_take+0xa8>
 8011dee:	f89d 1047 	ldrb.w	r1, [sp, #71]	@ 0x47
 8011df2:	f240 1291 	movw	r2, #401	@ 0x191
 8011df6:	2900      	cmp	r1, #0
 8011df8:	bf08      	it	eq
 8011dfa:	4613      	moveq	r3, r2
 8011dfc:	4618      	mov	r0, r3
 8011dfe:	b020      	add	sp, #128	@ 0x80
 8011e00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011e04:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8011e08:	4618      	mov	r0, r3
 8011e0a:	b020      	add	sp, #128	@ 0x80
 8011e0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011e10:	230b      	movs	r3, #11
 8011e12:	e7f3      	b.n	8011dfc <rcl_take+0x84>
 8011e14:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8011e18:	4618      	mov	r0, r3
 8011e1a:	4770      	bx	lr
 8011e1c:	ad12      	add	r5, sp, #72	@ 0x48
 8011e1e:	e7bf      	b.n	8011da0 <rcl_take+0x28>
 8011e20:	f7ff f8d0 	bl	8010fc4 <rcl_convert_rmw_ret_to_rcl_ret>
 8011e24:	4603      	mov	r3, r0
 8011e26:	e7e9      	b.n	8011dfc <rcl_take+0x84>

08011e28 <rcl_subscription_get_rmw_handle>:
 8011e28:	b118      	cbz	r0, 8011e32 <rcl_subscription_get_rmw_handle+0xa>
 8011e2a:	6800      	ldr	r0, [r0, #0]
 8011e2c:	b108      	cbz	r0, 8011e32 <rcl_subscription_get_rmw_handle+0xa>
 8011e2e:	f8d0 00c8 	ldr.w	r0, [r0, #200]	@ 0xc8
 8011e32:	4770      	bx	lr

08011e34 <rcl_subscription_is_valid>:
 8011e34:	b130      	cbz	r0, 8011e44 <rcl_subscription_is_valid+0x10>
 8011e36:	6800      	ldr	r0, [r0, #0]
 8011e38:	b120      	cbz	r0, 8011e44 <rcl_subscription_is_valid+0x10>
 8011e3a:	f8d0 00c8 	ldr.w	r0, [r0, #200]	@ 0xc8
 8011e3e:	3800      	subs	r0, #0
 8011e40:	bf18      	it	ne
 8011e42:	2001      	movne	r0, #1
 8011e44:	4770      	bx	lr
 8011e46:	bf00      	nop

08011e48 <rcl_get_system_time>:
 8011e48:	4608      	mov	r0, r1
 8011e4a:	f7fa ba61 	b.w	800c310 <rcutils_system_time_now>
 8011e4e:	bf00      	nop

08011e50 <rcl_get_steady_time>:
 8011e50:	4608      	mov	r0, r1
 8011e52:	f7fa ba87 	b.w	800c364 <rcutils_steady_time_now>
 8011e56:	bf00      	nop

08011e58 <rcl_get_ros_time>:
 8011e58:	7a03      	ldrb	r3, [r0, #8]
 8011e5a:	b510      	push	{r4, lr}
 8011e5c:	460c      	mov	r4, r1
 8011e5e:	b143      	cbz	r3, 8011e72 <rcl_get_ros_time+0x1a>
 8011e60:	2105      	movs	r1, #5
 8011e62:	f001 ff81 	bl	8013d68 <__atomic_load_8>
 8011e66:	4602      	mov	r2, r0
 8011e68:	460b      	mov	r3, r1
 8011e6a:	e9c4 2300 	strd	r2, r3, [r4]
 8011e6e:	2000      	movs	r0, #0
 8011e70:	bd10      	pop	{r4, pc}
 8011e72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011e76:	4608      	mov	r0, r1
 8011e78:	f7fa ba4a 	b.w	800c310 <rcutils_system_time_now>

08011e7c <rcl_clock_valid>:
 8011e7c:	b138      	cbz	r0, 8011e8e <rcl_clock_valid+0x12>
 8011e7e:	7803      	ldrb	r3, [r0, #0]
 8011e80:	b123      	cbz	r3, 8011e8c <rcl_clock_valid+0x10>
 8011e82:	68c0      	ldr	r0, [r0, #12]
 8011e84:	3800      	subs	r0, #0
 8011e86:	bf18      	it	ne
 8011e88:	2001      	movne	r0, #1
 8011e8a:	4770      	bx	lr
 8011e8c:	4618      	mov	r0, r3
 8011e8e:	4770      	bx	lr

08011e90 <rcl_clock_init>:
 8011e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e92:	4605      	mov	r5, r0
 8011e94:	4610      	mov	r0, r2
 8011e96:	4614      	mov	r4, r2
 8011e98:	460e      	mov	r6, r1
 8011e9a:	f7fa f9f1 	bl	800c280 <rcutils_allocator_is_valid>
 8011e9e:	b128      	cbz	r0, 8011eac <rcl_clock_init+0x1c>
 8011ea0:	2d03      	cmp	r5, #3
 8011ea2:	d803      	bhi.n	8011eac <rcl_clock_init+0x1c>
 8011ea4:	e8df f005 	tbb	[pc, r5]
 8011ea8:	044c291a 	.word	0x044c291a
 8011eac:	200b      	movs	r0, #11
 8011eae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011eb0:	2e00      	cmp	r6, #0
 8011eb2:	d0fb      	beq.n	8011eac <rcl_clock_init+0x1c>
 8011eb4:	2c00      	cmp	r4, #0
 8011eb6:	d0f9      	beq.n	8011eac <rcl_clock_init+0x1c>
 8011eb8:	2300      	movs	r3, #0
 8011eba:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8011ebe:	f8df c0a4 	ldr.w	ip, [pc, #164]	@ 8011f64 <rcl_clock_init+0xd4>
 8011ec2:	6133      	str	r3, [r6, #16]
 8011ec4:	f106 0514 	add.w	r5, r6, #20
 8011ec8:	2703      	movs	r7, #3
 8011eca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8011ecc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8011ece:	6823      	ldr	r3, [r4, #0]
 8011ed0:	602b      	str	r3, [r5, #0]
 8011ed2:	f8c6 c00c 	str.w	ip, [r6, #12]
 8011ed6:	7037      	strb	r7, [r6, #0]
 8011ed8:	2000      	movs	r0, #0
 8011eda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011edc:	2e00      	cmp	r6, #0
 8011ede:	d0e5      	beq.n	8011eac <rcl_clock_init+0x1c>
 8011ee0:	2300      	movs	r3, #0
 8011ee2:	7033      	strb	r3, [r6, #0]
 8011ee4:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8011ee8:	e9c6 3303 	strd	r3, r3, [r6, #12]
 8011eec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8011eee:	f106 0514 	add.w	r5, r6, #20
 8011ef2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8011ef4:	6823      	ldr	r3, [r4, #0]
 8011ef6:	602b      	str	r3, [r5, #0]
 8011ef8:	e7ee      	b.n	8011ed8 <rcl_clock_init+0x48>
 8011efa:	2e00      	cmp	r6, #0
 8011efc:	d0d6      	beq.n	8011eac <rcl_clock_init+0x1c>
 8011efe:	2c00      	cmp	r4, #0
 8011f00:	d0d4      	beq.n	8011eac <rcl_clock_init+0x1c>
 8011f02:	2700      	movs	r7, #0
 8011f04:	7037      	strb	r7, [r6, #0]
 8011f06:	46a4      	mov	ip, r4
 8011f08:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8011f0c:	f106 0514 	add.w	r5, r6, #20
 8011f10:	e9c6 7701 	strd	r7, r7, [r6, #4]
 8011f14:	e9c6 7703 	strd	r7, r7, [r6, #12]
 8011f18:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8011f1a:	f8dc 3000 	ldr.w	r3, [ip]
 8011f1e:	602b      	str	r3, [r5, #0]
 8011f20:	6921      	ldr	r1, [r4, #16]
 8011f22:	6823      	ldr	r3, [r4, #0]
 8011f24:	2010      	movs	r0, #16
 8011f26:	4798      	blx	r3
 8011f28:	6130      	str	r0, [r6, #16]
 8011f2a:	b1b8      	cbz	r0, 8011f5c <rcl_clock_init+0xcc>
 8011f2c:	2200      	movs	r2, #0
 8011f2e:	2300      	movs	r3, #0
 8011f30:	e9c0 2300 	strd	r2, r3, [r0]
 8011f34:	4a0a      	ldr	r2, [pc, #40]	@ (8011f60 <rcl_clock_init+0xd0>)
 8011f36:	7207      	strb	r7, [r0, #8]
 8011f38:	2301      	movs	r3, #1
 8011f3a:	60f2      	str	r2, [r6, #12]
 8011f3c:	7033      	strb	r3, [r6, #0]
 8011f3e:	e7cb      	b.n	8011ed8 <rcl_clock_init+0x48>
 8011f40:	2e00      	cmp	r6, #0
 8011f42:	d0b3      	beq.n	8011eac <rcl_clock_init+0x1c>
 8011f44:	2c00      	cmp	r4, #0
 8011f46:	d0b1      	beq.n	8011eac <rcl_clock_init+0x1c>
 8011f48:	2300      	movs	r3, #0
 8011f4a:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8011f4e:	f8df c018 	ldr.w	ip, [pc, #24]	@ 8011f68 <rcl_clock_init+0xd8>
 8011f52:	6133      	str	r3, [r6, #16]
 8011f54:	f106 0514 	add.w	r5, r6, #20
 8011f58:	2702      	movs	r7, #2
 8011f5a:	e7b6      	b.n	8011eca <rcl_clock_init+0x3a>
 8011f5c:	200a      	movs	r0, #10
 8011f5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011f60:	08011e59 	.word	0x08011e59
 8011f64:	08011e51 	.word	0x08011e51
 8011f68:	08011e49 	.word	0x08011e49

08011f6c <rcl_clock_get_now>:
 8011f6c:	b140      	cbz	r0, 8011f80 <rcl_clock_get_now+0x14>
 8011f6e:	b139      	cbz	r1, 8011f80 <rcl_clock_get_now+0x14>
 8011f70:	7803      	ldrb	r3, [r0, #0]
 8011f72:	b11b      	cbz	r3, 8011f7c <rcl_clock_get_now+0x10>
 8011f74:	68c3      	ldr	r3, [r0, #12]
 8011f76:	b10b      	cbz	r3, 8011f7c <rcl_clock_get_now+0x10>
 8011f78:	6900      	ldr	r0, [r0, #16]
 8011f7a:	4718      	bx	r3
 8011f7c:	2001      	movs	r0, #1
 8011f7e:	4770      	bx	lr
 8011f80:	200b      	movs	r0, #11
 8011f82:	4770      	bx	lr

08011f84 <rcl_is_enabled_ros_time_override>:
 8011f84:	b158      	cbz	r0, 8011f9e <rcl_is_enabled_ros_time_override+0x1a>
 8011f86:	b151      	cbz	r1, 8011f9e <rcl_is_enabled_ros_time_override+0x1a>
 8011f88:	7803      	ldrb	r3, [r0, #0]
 8011f8a:	2b01      	cmp	r3, #1
 8011f8c:	d105      	bne.n	8011f9a <rcl_is_enabled_ros_time_override+0x16>
 8011f8e:	6902      	ldr	r2, [r0, #16]
 8011f90:	b11a      	cbz	r2, 8011f9a <rcl_is_enabled_ros_time_override+0x16>
 8011f92:	7a13      	ldrb	r3, [r2, #8]
 8011f94:	700b      	strb	r3, [r1, #0]
 8011f96:	2000      	movs	r0, #0
 8011f98:	4770      	bx	lr
 8011f9a:	2001      	movs	r0, #1
 8011f9c:	4770      	bx	lr
 8011f9e:	200b      	movs	r0, #11
 8011fa0:	4770      	bx	lr
 8011fa2:	bf00      	nop

08011fa4 <rcl_clock_add_jump_callback>:
 8011fa4:	b082      	sub	sp, #8
 8011fa6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011faa:	a906      	add	r1, sp, #24
 8011fac:	e881 000c 	stmia.w	r1, {r2, r3}
 8011fb0:	e9dd 760c 	ldrd	r7, r6, [sp, #48]	@ 0x30
 8011fb4:	b320      	cbz	r0, 8012000 <rcl_clock_add_jump_callback+0x5c>
 8011fb6:	4605      	mov	r5, r0
 8011fb8:	3014      	adds	r0, #20
 8011fba:	f7fa f961 	bl	800c280 <rcutils_allocator_is_valid>
 8011fbe:	b1f8      	cbz	r0, 8012000 <rcl_clock_add_jump_callback+0x5c>
 8011fc0:	b1f7      	cbz	r7, 8012000 <rcl_clock_add_jump_callback+0x5c>
 8011fc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011fc4:	2b00      	cmp	r3, #0
 8011fc6:	db1b      	blt.n	8012000 <rcl_clock_add_jump_callback+0x5c>
 8011fc8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 8011fcc:	2a01      	cmp	r2, #1
 8011fce:	f173 0300 	sbcs.w	r3, r3, #0
 8011fd2:	da15      	bge.n	8012000 <rcl_clock_add_jump_callback+0x5c>
 8011fd4:	e9d5 0401 	ldrd	r0, r4, [r5, #4]
 8011fd8:	2c00      	cmp	r4, #0
 8011fda:	d042      	beq.n	8012062 <rcl_clock_add_jump_callback+0xbe>
 8011fdc:	4603      	mov	r3, r0
 8011fde:	2200      	movs	r2, #0
 8011fe0:	e003      	b.n	8011fea <rcl_clock_add_jump_callback+0x46>
 8011fe2:	4294      	cmp	r4, r2
 8011fe4:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 8011fe8:	d011      	beq.n	801200e <rcl_clock_add_jump_callback+0x6a>
 8011fea:	6819      	ldr	r1, [r3, #0]
 8011fec:	42b9      	cmp	r1, r7
 8011fee:	f102 0201 	add.w	r2, r2, #1
 8011ff2:	d1f6      	bne.n	8011fe2 <rcl_clock_add_jump_callback+0x3e>
 8011ff4:	6a19      	ldr	r1, [r3, #32]
 8011ff6:	42b1      	cmp	r1, r6
 8011ff8:	d1f3      	bne.n	8011fe2 <rcl_clock_add_jump_callback+0x3e>
 8011ffa:	f04f 0e01 	mov.w	lr, #1
 8011ffe:	e001      	b.n	8012004 <rcl_clock_add_jump_callback+0x60>
 8012000:	f04f 0e0b 	mov.w	lr, #11
 8012004:	4670      	mov	r0, lr
 8012006:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801200a:	b002      	add	sp, #8
 801200c:	4770      	bx	lr
 801200e:	3401      	adds	r4, #1
 8012010:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8012014:	00e1      	lsls	r1, r4, #3
 8012016:	69eb      	ldr	r3, [r5, #28]
 8012018:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 801201a:	4798      	blx	r3
 801201c:	b1f0      	cbz	r0, 801205c <rcl_clock_add_jump_callback+0xb8>
 801201e:	68ab      	ldr	r3, [r5, #8]
 8012020:	6068      	str	r0, [r5, #4]
 8012022:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8012026:	f10d 0c18 	add.w	ip, sp, #24
 801202a:	f840 7032 	str.w	r7, [r0, r2, lsl #3]
 801202e:	eb00 04c2 	add.w	r4, r0, r2, lsl #3
 8012032:	f103 0801 	add.w	r8, r3, #1
 8012036:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801203a:	f104 0708 	add.w	r7, r4, #8
 801203e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8012040:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8012044:	f04f 0e00 	mov.w	lr, #0
 8012048:	e887 0003 	stmia.w	r7, {r0, r1}
 801204c:	6226      	str	r6, [r4, #32]
 801204e:	4670      	mov	r0, lr
 8012050:	f8c5 8008 	str.w	r8, [r5, #8]
 8012054:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012058:	b002      	add	sp, #8
 801205a:	4770      	bx	lr
 801205c:	f04f 0e0a 	mov.w	lr, #10
 8012060:	e7d0      	b.n	8012004 <rcl_clock_add_jump_callback+0x60>
 8012062:	2128      	movs	r1, #40	@ 0x28
 8012064:	e7d7      	b.n	8012016 <rcl_clock_add_jump_callback+0x72>
 8012066:	bf00      	nop

08012068 <rcl_clock_remove_jump_callback>:
 8012068:	2800      	cmp	r0, #0
 801206a:	d05a      	beq.n	8012122 <rcl_clock_remove_jump_callback+0xba>
 801206c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012070:	4605      	mov	r5, r0
 8012072:	3014      	adds	r0, #20
 8012074:	460f      	mov	r7, r1
 8012076:	4692      	mov	sl, r2
 8012078:	f7fa f902 	bl	800c280 <rcutils_allocator_is_valid>
 801207c:	2800      	cmp	r0, #0
 801207e:	d03f      	beq.n	8012100 <rcl_clock_remove_jump_callback+0x98>
 8012080:	2f00      	cmp	r7, #0
 8012082:	d03d      	beq.n	8012100 <rcl_clock_remove_jump_callback+0x98>
 8012084:	f8d5 8008 	ldr.w	r8, [r5, #8]
 8012088:	f1b8 0f00 	cmp.w	r8, #0
 801208c:	d00c      	beq.n	80120a8 <rcl_clock_remove_jump_callback+0x40>
 801208e:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8012092:	eb08 0688 	add.w	r6, r8, r8, lsl #2
 8012096:	eb09 06c6 	add.w	r6, r9, r6, lsl #3
 801209a:	464c      	mov	r4, r9
 801209c:	6823      	ldr	r3, [r4, #0]
 801209e:	42bb      	cmp	r3, r7
 80120a0:	d005      	beq.n	80120ae <rcl_clock_remove_jump_callback+0x46>
 80120a2:	3428      	adds	r4, #40	@ 0x28
 80120a4:	42b4      	cmp	r4, r6
 80120a6:	d1f9      	bne.n	801209c <rcl_clock_remove_jump_callback+0x34>
 80120a8:	2001      	movs	r0, #1
 80120aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80120ae:	6a23      	ldr	r3, [r4, #32]
 80120b0:	3428      	adds	r4, #40	@ 0x28
 80120b2:	42b4      	cmp	r4, r6
 80120b4:	d02c      	beq.n	8012110 <rcl_clock_remove_jump_callback+0xa8>
 80120b6:	4553      	cmp	r3, sl
 80120b8:	d1f0      	bne.n	801209c <rcl_clock_remove_jump_callback+0x34>
 80120ba:	46a6      	mov	lr, r4
 80120bc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80120c0:	f1a4 0c28 	sub.w	ip, r4, #40	@ 0x28
 80120c4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80120c8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80120cc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80120d0:	e89e 0003 	ldmia.w	lr, {r0, r1}
 80120d4:	3428      	adds	r4, #40	@ 0x28
 80120d6:	42a6      	cmp	r6, r4
 80120d8:	e88c 0003 	stmia.w	ip, {r0, r1}
 80120dc:	d1ed      	bne.n	80120ba <rcl_clock_remove_jump_callback+0x52>
 80120de:	f108 34ff 	add.w	r4, r8, #4294967295	@ 0xffffffff
 80120e2:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 80120e4:	60ac      	str	r4, [r5, #8]
 80120e6:	b174      	cbz	r4, 8012106 <rcl_clock_remove_jump_callback+0x9e>
 80120e8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80120ec:	00e1      	lsls	r1, r4, #3
 80120ee:	69eb      	ldr	r3, [r5, #28]
 80120f0:	4648      	mov	r0, r9
 80120f2:	4798      	blx	r3
 80120f4:	4604      	mov	r4, r0
 80120f6:	b1b0      	cbz	r0, 8012126 <rcl_clock_remove_jump_callback+0xbe>
 80120f8:	606c      	str	r4, [r5, #4]
 80120fa:	2000      	movs	r0, #0
 80120fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012100:	200b      	movs	r0, #11
 8012102:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012106:	69ab      	ldr	r3, [r5, #24]
 8012108:	4611      	mov	r1, r2
 801210a:	4648      	mov	r0, r9
 801210c:	4798      	blx	r3
 801210e:	e7f3      	b.n	80120f8 <rcl_clock_remove_jump_callback+0x90>
 8012110:	4553      	cmp	r3, sl
 8012112:	d1c9      	bne.n	80120a8 <rcl_clock_remove_jump_callback+0x40>
 8012114:	f108 34ff 	add.w	r4, r8, #4294967295	@ 0xffffffff
 8012118:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 801211a:	60ac      	str	r4, [r5, #8]
 801211c:	2c00      	cmp	r4, #0
 801211e:	d1e3      	bne.n	80120e8 <rcl_clock_remove_jump_callback+0x80>
 8012120:	e7f1      	b.n	8012106 <rcl_clock_remove_jump_callback+0x9e>
 8012122:	200b      	movs	r0, #11
 8012124:	4770      	bx	lr
 8012126:	200a      	movs	r0, #10
 8012128:	e7eb      	b.n	8012102 <rcl_clock_remove_jump_callback+0x9a>
 801212a:	bf00      	nop

0801212c <_rcl_timer_time_jump>:
 801212c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012130:	4681      	mov	r9, r0
 8012132:	b087      	sub	sp, #28
 8012134:	4614      	mov	r4, r2
 8012136:	b131      	cbz	r1, 8012146 <_rcl_timer_time_jump+0x1a>
 8012138:	7803      	ldrb	r3, [r0, #0]
 801213a:	3b02      	subs	r3, #2
 801213c:	2b01      	cmp	r3, #1
 801213e:	d93e      	bls.n	80121be <_rcl_timer_time_jump+0x92>
 8012140:	b007      	add	sp, #28
 8012142:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012146:	6810      	ldr	r0, [r2, #0]
 8012148:	a904      	add	r1, sp, #16
 801214a:	f7ff ff0f 	bl	8011f6c <rcl_clock_get_now>
 801214e:	2800      	cmp	r0, #0
 8012150:	d1f6      	bne.n	8012140 <_rcl_timer_time_jump+0x14>
 8012152:	f104 0a20 	add.w	sl, r4, #32
 8012156:	2105      	movs	r1, #5
 8012158:	4650      	mov	r0, sl
 801215a:	f001 fe05 	bl	8013d68 <__atomic_load_8>
 801215e:	f104 0b28 	add.w	fp, r4, #40	@ 0x28
 8012162:	4680      	mov	r8, r0
 8012164:	460e      	mov	r6, r1
 8012166:	4658      	mov	r0, fp
 8012168:	2105      	movs	r1, #5
 801216a:	f001 fdfd 	bl	8013d68 <__atomic_load_8>
 801216e:	4607      	mov	r7, r0
 8012170:	460d      	mov	r5, r1
 8012172:	f104 0018 	add.w	r0, r4, #24
 8012176:	2105      	movs	r1, #5
 8012178:	f001 fdf6 	bl	8013d68 <__atomic_load_8>
 801217c:	f899 3000 	ldrb.w	r3, [r9]
 8012180:	9003      	str	r0, [sp, #12]
 8012182:	3b02      	subs	r3, #2
 8012184:	2b01      	cmp	r3, #1
 8012186:	4689      	mov	r9, r1
 8012188:	d935      	bls.n	80121f6 <_rcl_timer_time_jump+0xca>
 801218a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801218e:	42ba      	cmp	r2, r7
 8012190:	eb73 0505 	sbcs.w	r5, r3, r5
 8012194:	da57      	bge.n	8012246 <_rcl_timer_time_jump+0x11a>
 8012196:	4542      	cmp	r2, r8
 8012198:	eb73 0606 	sbcs.w	r6, r3, r6
 801219c:	dad0      	bge.n	8012140 <_rcl_timer_time_jump+0x14>
 801219e:	1882      	adds	r2, r0, r2
 80121a0:	f04f 0405 	mov.w	r4, #5
 80121a4:	eb43 0309 	adc.w	r3, r3, r9
 80121a8:	4658      	mov	r0, fp
 80121aa:	9400      	str	r4, [sp, #0]
 80121ac:	f001 fe12 	bl	8013dd4 <__atomic_store_8>
 80121b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80121b4:	9400      	str	r4, [sp, #0]
 80121b6:	4650      	mov	r0, sl
 80121b8:	f001 fe0c 	bl	8013dd4 <__atomic_store_8>
 80121bc:	e7c0      	b.n	8012140 <_rcl_timer_time_jump+0x14>
 80121be:	6810      	ldr	r0, [r2, #0]
 80121c0:	a904      	add	r1, sp, #16
 80121c2:	f7ff fed3 	bl	8011f6c <rcl_clock_get_now>
 80121c6:	2800      	cmp	r0, #0
 80121c8:	d1ba      	bne.n	8012140 <_rcl_timer_time_jump+0x14>
 80121ca:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 80121ce:	4313      	orrs	r3, r2
 80121d0:	d0b6      	beq.n	8012140 <_rcl_timer_time_jump+0x14>
 80121d2:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80121d6:	2105      	movs	r1, #5
 80121d8:	f001 fdc6 	bl	8013d68 <__atomic_load_8>
 80121dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80121e0:	1a82      	subs	r2, r0, r2
 80121e2:	f04f 0005 	mov.w	r0, #5
 80121e6:	9000      	str	r0, [sp, #0]
 80121e8:	eb61 0303 	sbc.w	r3, r1, r3
 80121ec:	f104 0030 	add.w	r0, r4, #48	@ 0x30
 80121f0:	f001 fdf0 	bl	8013dd4 <__atomic_store_8>
 80121f4:	e7a4      	b.n	8012140 <_rcl_timer_time_jump+0x14>
 80121f6:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 80121fa:	4313      	orrs	r3, r2
 80121fc:	d0a0      	beq.n	8012140 <_rcl_timer_time_jump+0x14>
 80121fe:	2605      	movs	r6, #5
 8012200:	f104 0030 	add.w	r0, r4, #48	@ 0x30
 8012204:	2300      	movs	r3, #0
 8012206:	9600      	str	r6, [sp, #0]
 8012208:	2200      	movs	r2, #0
 801220a:	f001 fe19 	bl	8013e40 <__atomic_exchange_8>
 801220e:	ea51 0300 	orrs.w	r3, r1, r0
 8012212:	4604      	mov	r4, r0
 8012214:	460d      	mov	r5, r1
 8012216:	d093      	beq.n	8012140 <_rcl_timer_time_jump+0x14>
 8012218:	9a04      	ldr	r2, [sp, #16]
 801221a:	9b05      	ldr	r3, [sp, #20]
 801221c:	9600      	str	r6, [sp, #0]
 801221e:	1b12      	subs	r2, r2, r4
 8012220:	eb63 0301 	sbc.w	r3, r3, r1
 8012224:	9903      	ldr	r1, [sp, #12]
 8012226:	1852      	adds	r2, r2, r1
 8012228:	eb43 0309 	adc.w	r3, r3, r9
 801222c:	4658      	mov	r0, fp
 801222e:	f001 fdd1 	bl	8013dd4 <__atomic_store_8>
 8012232:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012236:	1b12      	subs	r2, r2, r4
 8012238:	9600      	str	r6, [sp, #0]
 801223a:	eb63 0305 	sbc.w	r3, r3, r5
 801223e:	4650      	mov	r0, sl
 8012240:	f001 fdc8 	bl	8013dd4 <__atomic_store_8>
 8012244:	e77c      	b.n	8012140 <_rcl_timer_time_jump+0x14>
 8012246:	f104 0008 	add.w	r0, r4, #8
 801224a:	f006 f9d1 	bl	80185f0 <rcl_trigger_guard_condition>
 801224e:	e777      	b.n	8012140 <_rcl_timer_time_jump+0x14>

08012250 <rcl_get_zero_initialized_timer>:
 8012250:	4b01      	ldr	r3, [pc, #4]	@ (8012258 <rcl_get_zero_initialized_timer+0x8>)
 8012252:	6818      	ldr	r0, [r3, #0]
 8012254:	4770      	bx	lr
 8012256:	bf00      	nop
 8012258:	0801d0b8 	.word	0x0801d0b8
 801225c:	00000000 	.word	0x00000000

08012260 <rcl_timer_init2>:
 8012260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012264:	b0ae      	sub	sp, #184	@ 0xb8
 8012266:	4604      	mov	r4, r0
 8012268:	a839      	add	r0, sp, #228	@ 0xe4
 801226a:	f89d 80f8 	ldrb.w	r8, [sp, #248]	@ 0xf8
 801226e:	460d      	mov	r5, r1
 8012270:	4691      	mov	r9, r2
 8012272:	f7fa f805 	bl	800c280 <rcutils_allocator_is_valid>
 8012276:	2800      	cmp	r0, #0
 8012278:	f000 8097 	beq.w	80123aa <rcl_timer_init2+0x14a>
 801227c:	2c00      	cmp	r4, #0
 801227e:	f000 8094 	beq.w	80123aa <rcl_timer_init2+0x14a>
 8012282:	2d00      	cmp	r5, #0
 8012284:	f000 8091 	beq.w	80123aa <rcl_timer_init2+0x14a>
 8012288:	9b37      	ldr	r3, [sp, #220]	@ 0xdc
 801228a:	2b00      	cmp	r3, #0
 801228c:	f2c0 808d 	blt.w	80123aa <rcl_timer_init2+0x14a>
 8012290:	6823      	ldr	r3, [r4, #0]
 8012292:	b123      	cbz	r3, 801229e <rcl_timer_init2+0x3e>
 8012294:	2664      	movs	r6, #100	@ 0x64
 8012296:	4630      	mov	r0, r6
 8012298:	b02e      	add	sp, #184	@ 0xb8
 801229a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801229e:	a908      	add	r1, sp, #32
 80122a0:	4628      	mov	r0, r5
 80122a2:	f7ff fe63 	bl	8011f6c <rcl_clock_get_now>
 80122a6:	4606      	mov	r6, r0
 80122a8:	2800      	cmp	r0, #0
 80122aa:	d1f4      	bne.n	8012296 <rcl_timer_init2+0x36>
 80122ac:	ae06      	add	r6, sp, #24
 80122ae:	4630      	mov	r0, r6
 80122b0:	e9cd 5916 	strd	r5, r9, [sp, #88]	@ 0x58
 80122b4:	f006 f8be 	bl	8018434 <rcl_get_zero_initialized_guard_condition>
 80122b8:	e896 0003 	ldmia.w	r6, {r0, r1}
 80122bc:	f10d 0a60 	add.w	sl, sp, #96	@ 0x60
 80122c0:	ae0b      	add	r6, sp, #44	@ 0x2c
 80122c2:	e88a 0003 	stmia.w	sl, {r0, r1}
 80122c6:	4630      	mov	r0, r6
 80122c8:	f006 f98c 	bl	80185e4 <rcl_guard_condition_get_default_options>
 80122cc:	ab0d      	add	r3, sp, #52	@ 0x34
 80122ce:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80122d2:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80122d6:	4649      	mov	r1, r9
 80122d8:	e896 000c 	ldmia.w	r6, {r2, r3}
 80122dc:	4650      	mov	r0, sl
 80122de:	f006 f8b3 	bl	8018448 <rcl_guard_condition_init>
 80122e2:	4606      	mov	r6, r0
 80122e4:	2800      	cmp	r0, #0
 80122e6:	d1d6      	bne.n	8012296 <rcl_timer_init2+0x36>
 80122e8:	9b38      	ldr	r3, [sp, #224]	@ 0xe0
 80122ea:	931a      	str	r3, [sp, #104]	@ 0x68
 80122ec:	e9dd 2336 	ldrd	r2, r3, [sp, #216]	@ 0xd8
 80122f0:	e9cd 231c 	strd	r2, r3, [sp, #112]	@ 0x70
 80122f4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80122f8:	9f36      	ldr	r7, [sp, #216]	@ 0xd8
 80122fa:	902a      	str	r0, [sp, #168]	@ 0xa8
 80122fc:	e9cd 002b 	strd	r0, r0, [sp, #172]	@ 0xac
 8012300:	ed9f 7b35 	vldr	d7, [pc, #212]	@ 80123d8 <rcl_timer_init2+0x178>
 8012304:	19d0      	adds	r0, r2, r7
 8012306:	9f37      	ldr	r7, [sp, #220]	@ 0xdc
 8012308:	f10d 0ce4 	add.w	ip, sp, #228	@ 0xe4
 801230c:	eb43 0107 	adc.w	r1, r3, r7
 8012310:	ed8d 7b22 	vstr	d7, [sp, #136]	@ 0x88
 8012314:	e9cd 231e 	strd	r2, r3, [sp, #120]	@ 0x78
 8012318:	e9cd 0120 	strd	r0, r1, [sp, #128]	@ 0x80
 801231c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8012320:	f10d 0e94 	add.w	lr, sp, #148	@ 0x94
 8012324:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8012328:	f8dc 3000 	ldr.w	r3, [ip]
 801232c:	f8ce 3000 	str.w	r3, [lr]
 8012330:	f088 0801 	eor.w	r8, r8, #1
 8012334:	f88d 8090 	strb.w	r8, [sp, #144]	@ 0x90
 8012338:	4619      	mov	r1, r3
 801233a:	2060      	movs	r0, #96	@ 0x60
 801233c:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 801233e:	4798      	blx	r3
 8012340:	4680      	mov	r8, r0
 8012342:	6020      	str	r0, [r4, #0]
 8012344:	2800      	cmp	r0, #0
 8012346:	d035      	beq.n	80123b4 <rcl_timer_init2+0x154>
 8012348:	a916      	add	r1, sp, #88	@ 0x58
 801234a:	2260      	movs	r2, #96	@ 0x60
 801234c:	f007 fc55 	bl	8019bfa <memcpy>
 8012350:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8012352:	781b      	ldrb	r3, [r3, #0]
 8012354:	2b01      	cmp	r3, #1
 8012356:	d19e      	bne.n	8012296 <rcl_timer_init2+0x36>
 8012358:	2001      	movs	r0, #1
 801235a:	2100      	movs	r1, #0
 801235c:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
 8012360:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8012364:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8012368:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 801236c:	f88d 3040 	strb.w	r3, [sp, #64]	@ 0x40
 8012370:	4b1b      	ldr	r3, [pc, #108]	@ (80123e0 <rcl_timer_init2+0x180>)
 8012372:	9304      	str	r3, [sp, #16]
 8012374:	f8cd 8014 	str.w	r8, [sp, #20]
 8012378:	ab12      	add	r3, sp, #72	@ 0x48
 801237a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801237c:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8012380:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 8012384:	4628      	mov	r0, r5
 8012386:	e89c 000c 	ldmia.w	ip, {r2, r3}
 801238a:	f7ff fe0b 	bl	8011fa4 <rcl_clock_add_jump_callback>
 801238e:	4605      	mov	r5, r0
 8012390:	2800      	cmp	r0, #0
 8012392:	d080      	beq.n	8012296 <rcl_timer_init2+0x36>
 8012394:	4650      	mov	r0, sl
 8012396:	f006 f903 	bl	80185a0 <rcl_guard_condition_fini>
 801239a:	9b3a      	ldr	r3, [sp, #232]	@ 0xe8
 801239c:	993d      	ldr	r1, [sp, #244]	@ 0xf4
 801239e:	6820      	ldr	r0, [r4, #0]
 80123a0:	4798      	blx	r3
 80123a2:	2300      	movs	r3, #0
 80123a4:	6023      	str	r3, [r4, #0]
 80123a6:	462e      	mov	r6, r5
 80123a8:	e775      	b.n	8012296 <rcl_timer_init2+0x36>
 80123aa:	260b      	movs	r6, #11
 80123ac:	4630      	mov	r0, r6
 80123ae:	b02e      	add	sp, #184	@ 0xb8
 80123b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80123b4:	4650      	mov	r0, sl
 80123b6:	f006 f8f3 	bl	80185a0 <rcl_guard_condition_fini>
 80123ba:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80123bc:	781b      	ldrb	r3, [r3, #0]
 80123be:	2b01      	cmp	r3, #1
 80123c0:	d001      	beq.n	80123c6 <rcl_timer_init2+0x166>
 80123c2:	260a      	movs	r6, #10
 80123c4:	e767      	b.n	8012296 <rcl_timer_init2+0x36>
 80123c6:	4906      	ldr	r1, [pc, #24]	@ (80123e0 <rcl_timer_init2+0x180>)
 80123c8:	4622      	mov	r2, r4
 80123ca:	4628      	mov	r0, r5
 80123cc:	f7ff fe4c 	bl	8012068 <rcl_clock_remove_jump_callback>
 80123d0:	e7f7      	b.n	80123c2 <rcl_timer_init2+0x162>
 80123d2:	bf00      	nop
 80123d4:	f3af 8000 	nop.w
	...
 80123e0:	0801212d 	.word	0x0801212d

080123e4 <rcl_timer_clock>:
 80123e4:	b130      	cbz	r0, 80123f4 <rcl_timer_clock+0x10>
 80123e6:	b129      	cbz	r1, 80123f4 <rcl_timer_clock+0x10>
 80123e8:	6803      	ldr	r3, [r0, #0]
 80123ea:	b12b      	cbz	r3, 80123f8 <rcl_timer_clock+0x14>
 80123ec:	681b      	ldr	r3, [r3, #0]
 80123ee:	600b      	str	r3, [r1, #0]
 80123f0:	2000      	movs	r0, #0
 80123f2:	4770      	bx	lr
 80123f4:	200b      	movs	r0, #11
 80123f6:	4770      	bx	lr
 80123f8:	f44f 7048 	mov.w	r0, #800	@ 0x320
 80123fc:	4770      	bx	lr
 80123fe:	bf00      	nop

08012400 <rcl_timer_call>:
 8012400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012404:	b087      	sub	sp, #28
 8012406:	2800      	cmp	r0, #0
 8012408:	d067      	beq.n	80124da <rcl_timer_call+0xda>
 801240a:	6803      	ldr	r3, [r0, #0]
 801240c:	4604      	mov	r4, r0
 801240e:	2b00      	cmp	r3, #0
 8012410:	d068      	beq.n	80124e4 <rcl_timer_call+0xe4>
 8012412:	f3bf 8f5b 	dmb	ish
 8012416:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 801241a:	f3bf 8f5b 	dmb	ish
 801241e:	2b00      	cmp	r3, #0
 8012420:	d150      	bne.n	80124c4 <rcl_timer_call+0xc4>
 8012422:	6803      	ldr	r3, [r0, #0]
 8012424:	a904      	add	r1, sp, #16
 8012426:	6818      	ldr	r0, [r3, #0]
 8012428:	f7ff fda0 	bl	8011f6c <rcl_clock_get_now>
 801242c:	4605      	mov	r5, r0
 801242e:	2800      	cmp	r0, #0
 8012430:	d144      	bne.n	80124bc <rcl_timer_call+0xbc>
 8012432:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012436:	2b00      	cmp	r3, #0
 8012438:	db4a      	blt.n	80124d0 <rcl_timer_call+0xd0>
 801243a:	6820      	ldr	r0, [r4, #0]
 801243c:	f04f 0a05 	mov.w	sl, #5
 8012440:	f8cd a000 	str.w	sl, [sp]
 8012444:	3020      	adds	r0, #32
 8012446:	f001 fcfb 	bl	8013e40 <__atomic_exchange_8>
 801244a:	6823      	ldr	r3, [r4, #0]
 801244c:	f3bf 8f5b 	dmb	ish
 8012450:	4680      	mov	r8, r0
 8012452:	f8d3 b010 	ldr.w	fp, [r3, #16]
 8012456:	f3bf 8f5b 	dmb	ish
 801245a:	6820      	ldr	r0, [r4, #0]
 801245c:	4689      	mov	r9, r1
 801245e:	3028      	adds	r0, #40	@ 0x28
 8012460:	4651      	mov	r1, sl
 8012462:	f001 fc81 	bl	8013d68 <__atomic_load_8>
 8012466:	4606      	mov	r6, r0
 8012468:	6820      	ldr	r0, [r4, #0]
 801246a:	460f      	mov	r7, r1
 801246c:	3018      	adds	r0, #24
 801246e:	4651      	mov	r1, sl
 8012470:	f001 fc7a 	bl	8013d68 <__atomic_load_8>
 8012474:	1836      	adds	r6, r6, r0
 8012476:	eb41 0707 	adc.w	r7, r1, r7
 801247a:	4602      	mov	r2, r0
 801247c:	460b      	mov	r3, r1
 801247e:	4682      	mov	sl, r0
 8012480:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012484:	42b0      	cmp	r0, r6
 8012486:	eb71 0c07 	sbcs.w	ip, r1, r7
 801248a:	db04      	blt.n	8012496 <rcl_timer_call+0x96>
 801248c:	ea53 0c02 	orrs.w	ip, r3, r2
 8012490:	d12b      	bne.n	80124ea <rcl_timer_call+0xea>
 8012492:	4606      	mov	r6, r0
 8012494:	460f      	mov	r7, r1
 8012496:	6820      	ldr	r0, [r4, #0]
 8012498:	2105      	movs	r1, #5
 801249a:	4632      	mov	r2, r6
 801249c:	463b      	mov	r3, r7
 801249e:	3028      	adds	r0, #40	@ 0x28
 80124a0:	9100      	str	r1, [sp, #0]
 80124a2:	f001 fc97 	bl	8013dd4 <__atomic_store_8>
 80124a6:	f1bb 0f00 	cmp.w	fp, #0
 80124aa:	d007      	beq.n	80124bc <rcl_timer_call+0xbc>
 80124ac:	9a04      	ldr	r2, [sp, #16]
 80124ae:	9b05      	ldr	r3, [sp, #20]
 80124b0:	ebb2 0208 	subs.w	r2, r2, r8
 80124b4:	4620      	mov	r0, r4
 80124b6:	eb63 0309 	sbc.w	r3, r3, r9
 80124ba:	47d8      	blx	fp
 80124bc:	4628      	mov	r0, r5
 80124be:	b007      	add	sp, #28
 80124c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80124c4:	f240 3521 	movw	r5, #801	@ 0x321
 80124c8:	4628      	mov	r0, r5
 80124ca:	b007      	add	sp, #28
 80124cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80124d0:	2501      	movs	r5, #1
 80124d2:	4628      	mov	r0, r5
 80124d4:	b007      	add	sp, #28
 80124d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80124da:	250b      	movs	r5, #11
 80124dc:	4628      	mov	r0, r5
 80124de:	b007      	add	sp, #28
 80124e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80124e4:	f44f 7548 	mov.w	r5, #800	@ 0x320
 80124e8:	e7e8      	b.n	80124bc <rcl_timer_call+0xbc>
 80124ea:	1b80      	subs	r0, r0, r6
 80124ec:	eb61 0107 	sbc.w	r1, r1, r7
 80124f0:	e9cd 3202 	strd	r3, r2, [sp, #8]
 80124f4:	f7ee fbc0 	bl	8000c78 <__aeabi_ldivmod>
 80124f8:	9b02      	ldr	r3, [sp, #8]
 80124fa:	3001      	adds	r0, #1
 80124fc:	f141 0100 	adc.w	r1, r1, #0
 8012500:	fb00 f303 	mul.w	r3, r0, r3
 8012504:	fb01 330a 	mla	r3, r1, sl, r3
 8012508:	fba0 0a0a 	umull	r0, sl, r0, sl
 801250c:	1830      	adds	r0, r6, r0
 801250e:	4453      	add	r3, sl
 8012510:	eb43 0707 	adc.w	r7, r3, r7
 8012514:	4606      	mov	r6, r0
 8012516:	e7be      	b.n	8012496 <rcl_timer_call+0x96>

08012518 <rcl_timer_is_ready>:
 8012518:	b398      	cbz	r0, 8012582 <rcl_timer_is_ready+0x6a>
 801251a:	b530      	push	{r4, r5, lr}
 801251c:	6803      	ldr	r3, [r0, #0]
 801251e:	b083      	sub	sp, #12
 8012520:	4604      	mov	r4, r0
 8012522:	b383      	cbz	r3, 8012586 <rcl_timer_is_ready+0x6e>
 8012524:	460d      	mov	r5, r1
 8012526:	b349      	cbz	r1, 801257c <rcl_timer_is_ready+0x64>
 8012528:	f3bf 8f5b 	dmb	ish
 801252c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8012530:	f3bf 8f5b 	dmb	ish
 8012534:	b9fb      	cbnz	r3, 8012576 <rcl_timer_is_ready+0x5e>
 8012536:	6803      	ldr	r3, [r0, #0]
 8012538:	4669      	mov	r1, sp
 801253a:	6818      	ldr	r0, [r3, #0]
 801253c:	f7ff fd16 	bl	8011f6c <rcl_clock_get_now>
 8012540:	b128      	cbz	r0, 801254e <rcl_timer_is_ready+0x36>
 8012542:	f240 3321 	movw	r3, #801	@ 0x321
 8012546:	4298      	cmp	r0, r3
 8012548:	d015      	beq.n	8012576 <rcl_timer_is_ready+0x5e>
 801254a:	b003      	add	sp, #12
 801254c:	bd30      	pop	{r4, r5, pc}
 801254e:	6820      	ldr	r0, [r4, #0]
 8012550:	2105      	movs	r1, #5
 8012552:	3028      	adds	r0, #40	@ 0x28
 8012554:	f001 fc08 	bl	8013d68 <__atomic_load_8>
 8012558:	e9dd 3200 	ldrd	r3, r2, [sp]
 801255c:	1ac0      	subs	r0, r0, r3
 801255e:	eb61 0102 	sbc.w	r1, r1, r2
 8012562:	2801      	cmp	r0, #1
 8012564:	f171 0100 	sbcs.w	r1, r1, #0
 8012568:	bfb4      	ite	lt
 801256a:	2301      	movlt	r3, #1
 801256c:	2300      	movge	r3, #0
 801256e:	702b      	strb	r3, [r5, #0]
 8012570:	2000      	movs	r0, #0
 8012572:	b003      	add	sp, #12
 8012574:	bd30      	pop	{r4, r5, pc}
 8012576:	2300      	movs	r3, #0
 8012578:	702b      	strb	r3, [r5, #0]
 801257a:	e7f9      	b.n	8012570 <rcl_timer_is_ready+0x58>
 801257c:	200b      	movs	r0, #11
 801257e:	b003      	add	sp, #12
 8012580:	bd30      	pop	{r4, r5, pc}
 8012582:	200b      	movs	r0, #11
 8012584:	4770      	bx	lr
 8012586:	f44f 7048 	mov.w	r0, #800	@ 0x320
 801258a:	e7de      	b.n	801254a <rcl_timer_is_ready+0x32>

0801258c <rcl_timer_get_next_call_time>:
 801258c:	b1d8      	cbz	r0, 80125c6 <rcl_timer_get_next_call_time+0x3a>
 801258e:	b538      	push	{r3, r4, r5, lr}
 8012590:	6803      	ldr	r3, [r0, #0]
 8012592:	b1d3      	cbz	r3, 80125ca <rcl_timer_get_next_call_time+0x3e>
 8012594:	460c      	mov	r4, r1
 8012596:	b1a1      	cbz	r1, 80125c2 <rcl_timer_get_next_call_time+0x36>
 8012598:	f3bf 8f5b 	dmb	ish
 801259c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80125a0:	f3bf 8f5b 	dmb	ish
 80125a4:	f003 05ff 	and.w	r5, r3, #255	@ 0xff
 80125a8:	b943      	cbnz	r3, 80125bc <rcl_timer_get_next_call_time+0x30>
 80125aa:	6800      	ldr	r0, [r0, #0]
 80125ac:	2105      	movs	r1, #5
 80125ae:	3028      	adds	r0, #40	@ 0x28
 80125b0:	f001 fbda 	bl	8013d68 <__atomic_load_8>
 80125b4:	e9c4 0100 	strd	r0, r1, [r4]
 80125b8:	4628      	mov	r0, r5
 80125ba:	bd38      	pop	{r3, r4, r5, pc}
 80125bc:	f240 3021 	movw	r0, #801	@ 0x321
 80125c0:	bd38      	pop	{r3, r4, r5, pc}
 80125c2:	200b      	movs	r0, #11
 80125c4:	bd38      	pop	{r3, r4, r5, pc}
 80125c6:	200b      	movs	r0, #11
 80125c8:	4770      	bx	lr
 80125ca:	f44f 7048 	mov.w	r0, #800	@ 0x320
 80125ce:	bd38      	pop	{r3, r4, r5, pc}

080125d0 <rcl_timer_get_guard_condition>:
 80125d0:	b130      	cbz	r0, 80125e0 <rcl_timer_get_guard_condition+0x10>
 80125d2:	6800      	ldr	r0, [r0, #0]
 80125d4:	b120      	cbz	r0, 80125e0 <rcl_timer_get_guard_condition+0x10>
 80125d6:	68c3      	ldr	r3, [r0, #12]
 80125d8:	b10b      	cbz	r3, 80125de <rcl_timer_get_guard_condition+0xe>
 80125da:	3008      	adds	r0, #8
 80125dc:	4770      	bx	lr
 80125de:	4618      	mov	r0, r3
 80125e0:	4770      	bx	lr
 80125e2:	bf00      	nop

080125e4 <rcl_get_zero_initialized_wait_set>:
 80125e4:	b510      	push	{r4, lr}
 80125e6:	4c08      	ldr	r4, [pc, #32]	@ (8012608 <rcl_get_zero_initialized_wait_set+0x24>)
 80125e8:	4686      	mov	lr, r0
 80125ea:	4684      	mov	ip, r0
 80125ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80125ee:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80125f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80125f4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80125f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80125fa:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80125fe:	6823      	ldr	r3, [r4, #0]
 8012600:	f8cc 3000 	str.w	r3, [ip]
 8012604:	4670      	mov	r0, lr
 8012606:	bd10      	pop	{r4, pc}
 8012608:	0801d0bc 	.word	0x0801d0bc

0801260c <rcl_wait_set_is_valid>:
 801260c:	b118      	cbz	r0, 8012616 <rcl_wait_set_is_valid+0xa>
 801260e:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8012610:	3800      	subs	r0, #0
 8012612:	bf18      	it	ne
 8012614:	2001      	movne	r0, #1
 8012616:	4770      	bx	lr

08012618 <rcl_wait_set_fini>:
 8012618:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801261c:	2800      	cmp	r0, #0
 801261e:	f000 80ab 	beq.w	8012778 <rcl_wait_set_fini+0x160>
 8012622:	4605      	mov	r5, r0
 8012624:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8012626:	2800      	cmp	r0, #0
 8012628:	f000 809c 	beq.w	8012764 <rcl_wait_set_fini+0x14c>
 801262c:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
 801262e:	f003 fa2f 	bl	8015a90 <rmw_destroy_wait_set>
 8012632:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8012634:	4680      	mov	r8, r0
 8012636:	2800      	cmp	r0, #0
 8012638:	f040 808e 	bne.w	8012758 <rcl_wait_set_fini+0x140>
 801263c:	2c00      	cmp	r4, #0
 801263e:	f000 80a0 	beq.w	8012782 <rcl_wait_set_fini+0x16a>
 8012642:	6828      	ldr	r0, [r5, #0]
 8012644:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 8012646:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 801264a:	2600      	movs	r6, #0
 801264c:	606e      	str	r6, [r5, #4]
 801264e:	6026      	str	r6, [r4, #0]
 8012650:	b118      	cbz	r0, 801265a <rcl_wait_set_fini+0x42>
 8012652:	4649      	mov	r1, r9
 8012654:	47b8      	blx	r7
 8012656:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8012658:	602e      	str	r6, [r5, #0]
 801265a:	68a0      	ldr	r0, [r4, #8]
 801265c:	b128      	cbz	r0, 801266a <rcl_wait_set_fini+0x52>
 801265e:	4649      	mov	r1, r9
 8012660:	47b8      	blx	r7
 8012662:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8012664:	2300      	movs	r3, #0
 8012666:	e9c4 3301 	strd	r3, r3, [r4, #4]
 801266a:	68a8      	ldr	r0, [r5, #8]
 801266c:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 801266e:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8012670:	f04f 0900 	mov.w	r9, #0
 8012674:	f8c5 900c 	str.w	r9, [r5, #12]
 8012678:	f8c4 900c 	str.w	r9, [r4, #12]
 801267c:	b130      	cbz	r0, 801268c <rcl_wait_set_fini+0x74>
 801267e:	4639      	mov	r1, r7
 8012680:	47b0      	blx	r6
 8012682:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8012684:	f8c5 9008 	str.w	r9, [r5, #8]
 8012688:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 801268a:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 801268c:	6960      	ldr	r0, [r4, #20]
 801268e:	f04f 0900 	mov.w	r9, #0
 8012692:	f8c4 9010 	str.w	r9, [r4, #16]
 8012696:	b130      	cbz	r0, 80126a6 <rcl_wait_set_fini+0x8e>
 8012698:	4639      	mov	r1, r7
 801269a:	47b0      	blx	r6
 801269c:	f8c4 9014 	str.w	r9, [r4, #20]
 80126a0:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80126a2:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 80126a4:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 80126a6:	6928      	ldr	r0, [r5, #16]
 80126a8:	f04f 0900 	mov.w	r9, #0
 80126ac:	f8c5 9014 	str.w	r9, [r5, #20]
 80126b0:	f8c4 9040 	str.w	r9, [r4, #64]	@ 0x40
 80126b4:	b130      	cbz	r0, 80126c4 <rcl_wait_set_fini+0xac>
 80126b6:	4639      	mov	r1, r7
 80126b8:	47b0      	blx	r6
 80126ba:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80126bc:	f8c5 9010 	str.w	r9, [r5, #16]
 80126c0:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 80126c2:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 80126c4:	69a8      	ldr	r0, [r5, #24]
 80126c6:	f04f 0900 	mov.w	r9, #0
 80126ca:	f8c5 901c 	str.w	r9, [r5, #28]
 80126ce:	f8c4 9018 	str.w	r9, [r4, #24]
 80126d2:	b120      	cbz	r0, 80126de <rcl_wait_set_fini+0xc6>
 80126d4:	4639      	mov	r1, r7
 80126d6:	47b0      	blx	r6
 80126d8:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80126da:	f8c5 9018 	str.w	r9, [r5, #24]
 80126de:	6a20      	ldr	r0, [r4, #32]
 80126e0:	b128      	cbz	r0, 80126ee <rcl_wait_set_fini+0xd6>
 80126e2:	4639      	mov	r1, r7
 80126e4:	47b0      	blx	r6
 80126e6:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80126e8:	2300      	movs	r3, #0
 80126ea:	e9c4 3307 	strd	r3, r3, [r4, #28]
 80126ee:	6a28      	ldr	r0, [r5, #32]
 80126f0:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 80126f2:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 80126f6:	2600      	movs	r6, #0
 80126f8:	626e      	str	r6, [r5, #36]	@ 0x24
 80126fa:	6266      	str	r6, [r4, #36]	@ 0x24
 80126fc:	b118      	cbz	r0, 8012706 <rcl_wait_set_fini+0xee>
 80126fe:	4649      	mov	r1, r9
 8012700:	47b8      	blx	r7
 8012702:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8012704:	622e      	str	r6, [r5, #32]
 8012706:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8012708:	b128      	cbz	r0, 8012716 <rcl_wait_set_fini+0xfe>
 801270a:	4649      	mov	r1, r9
 801270c:	47b8      	blx	r7
 801270e:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8012710:	2300      	movs	r3, #0
 8012712:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 8012716:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8012718:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 801271a:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 801271e:	2600      	movs	r6, #0
 8012720:	62ee      	str	r6, [r5, #44]	@ 0x2c
 8012722:	6326      	str	r6, [r4, #48]	@ 0x30
 8012724:	b118      	cbz	r0, 801272e <rcl_wait_set_fini+0x116>
 8012726:	4649      	mov	r1, r9
 8012728:	47b8      	blx	r7
 801272a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801272c:	62ae      	str	r6, [r5, #40]	@ 0x28
 801272e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8012730:	b1e0      	cbz	r0, 801276c <rcl_wait_set_fini+0x154>
 8012732:	4649      	mov	r1, r9
 8012734:	47b8      	blx	r7
 8012736:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8012738:	2300      	movs	r3, #0
 801273a:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
 801273e:	4598      	cmp	r8, r3
 8012740:	bf18      	it	ne
 8012742:	f44f 7861 	movne.w	r8, #900	@ 0x384
 8012746:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8012748:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 801274a:	4620      	mov	r0, r4
 801274c:	4798      	blx	r3
 801274e:	2300      	movs	r3, #0
 8012750:	632b      	str	r3, [r5, #48]	@ 0x30
 8012752:	4640      	mov	r0, r8
 8012754:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012758:	f44f 7861 	mov.w	r8, #900	@ 0x384
 801275c:	2c00      	cmp	r4, #0
 801275e:	f47f af70 	bne.w	8012642 <rcl_wait_set_fini+0x2a>
 8012762:	e7f6      	b.n	8012752 <rcl_wait_set_fini+0x13a>
 8012764:	4680      	mov	r8, r0
 8012766:	4640      	mov	r0, r8
 8012768:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801276c:	f1b8 0f00 	cmp.w	r8, #0
 8012770:	bf18      	it	ne
 8012772:	f44f 7861 	movne.w	r8, #900	@ 0x384
 8012776:	e7e6      	b.n	8012746 <rcl_wait_set_fini+0x12e>
 8012778:	f04f 080b 	mov.w	r8, #11
 801277c:	4640      	mov	r0, r8
 801277e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012782:	f44f 7861 	mov.w	r8, #900	@ 0x384
 8012786:	e7e4      	b.n	8012752 <rcl_wait_set_fini+0x13a>

08012788 <rcl_wait_set_add_subscription>:
 8012788:	b318      	cbz	r0, 80127d2 <rcl_wait_set_add_subscription+0x4a>
 801278a:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 801278c:	b570      	push	{r4, r5, r6, lr}
 801278e:	4604      	mov	r4, r0
 8012790:	b30b      	cbz	r3, 80127d6 <rcl_wait_set_add_subscription+0x4e>
 8012792:	b319      	cbz	r1, 80127dc <rcl_wait_set_add_subscription+0x54>
 8012794:	681d      	ldr	r5, [r3, #0]
 8012796:	6840      	ldr	r0, [r0, #4]
 8012798:	4285      	cmp	r5, r0
 801279a:	d217      	bcs.n	80127cc <rcl_wait_set_add_subscription+0x44>
 801279c:	6820      	ldr	r0, [r4, #0]
 801279e:	1c6e      	adds	r6, r5, #1
 80127a0:	601e      	str	r6, [r3, #0]
 80127a2:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 80127a6:	b102      	cbz	r2, 80127aa <rcl_wait_set_add_subscription+0x22>
 80127a8:	6015      	str	r5, [r2, #0]
 80127aa:	4608      	mov	r0, r1
 80127ac:	f7ff fb3c 	bl	8011e28 <rcl_subscription_get_rmw_handle>
 80127b0:	b150      	cbz	r0, 80127c8 <rcl_wait_set_add_subscription+0x40>
 80127b2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80127b4:	6842      	ldr	r2, [r0, #4]
 80127b6:	689b      	ldr	r3, [r3, #8]
 80127b8:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80127bc:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80127be:	6853      	ldr	r3, [r2, #4]
 80127c0:	3301      	adds	r3, #1
 80127c2:	2000      	movs	r0, #0
 80127c4:	6053      	str	r3, [r2, #4]
 80127c6:	bd70      	pop	{r4, r5, r6, pc}
 80127c8:	2001      	movs	r0, #1
 80127ca:	bd70      	pop	{r4, r5, r6, pc}
 80127cc:	f240 3086 	movw	r0, #902	@ 0x386
 80127d0:	bd70      	pop	{r4, r5, r6, pc}
 80127d2:	200b      	movs	r0, #11
 80127d4:	4770      	bx	lr
 80127d6:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80127da:	bd70      	pop	{r4, r5, r6, pc}
 80127dc:	200b      	movs	r0, #11
 80127de:	bd70      	pop	{r4, r5, r6, pc}

080127e0 <rcl_wait_set_clear>:
 80127e0:	2800      	cmp	r0, #0
 80127e2:	d074      	beq.n	80128ce <rcl_wait_set_clear+0xee>
 80127e4:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80127e6:	b510      	push	{r4, lr}
 80127e8:	4604      	mov	r4, r0
 80127ea:	2b00      	cmp	r3, #0
 80127ec:	d071      	beq.n	80128d2 <rcl_wait_set_clear+0xf2>
 80127ee:	6800      	ldr	r0, [r0, #0]
 80127f0:	b138      	cbz	r0, 8012802 <rcl_wait_set_clear+0x22>
 80127f2:	6862      	ldr	r2, [r4, #4]
 80127f4:	2100      	movs	r1, #0
 80127f6:	0092      	lsls	r2, r2, #2
 80127f8:	f007 f8c6 	bl	8019988 <memset>
 80127fc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80127fe:	2200      	movs	r2, #0
 8012800:	601a      	str	r2, [r3, #0]
 8012802:	68a0      	ldr	r0, [r4, #8]
 8012804:	b138      	cbz	r0, 8012816 <rcl_wait_set_clear+0x36>
 8012806:	68e2      	ldr	r2, [r4, #12]
 8012808:	2100      	movs	r1, #0
 801280a:	0092      	lsls	r2, r2, #2
 801280c:	f007 f8bc 	bl	8019988 <memset>
 8012810:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012812:	2200      	movs	r2, #0
 8012814:	60da      	str	r2, [r3, #12]
 8012816:	69a0      	ldr	r0, [r4, #24]
 8012818:	b138      	cbz	r0, 801282a <rcl_wait_set_clear+0x4a>
 801281a:	69e2      	ldr	r2, [r4, #28]
 801281c:	2100      	movs	r1, #0
 801281e:	0092      	lsls	r2, r2, #2
 8012820:	f007 f8b2 	bl	8019988 <memset>
 8012824:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012826:	2200      	movs	r2, #0
 8012828:	619a      	str	r2, [r3, #24]
 801282a:	6a20      	ldr	r0, [r4, #32]
 801282c:	b138      	cbz	r0, 801283e <rcl_wait_set_clear+0x5e>
 801282e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8012830:	2100      	movs	r1, #0
 8012832:	0092      	lsls	r2, r2, #2
 8012834:	f007 f8a8 	bl	8019988 <memset>
 8012838:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801283a:	2200      	movs	r2, #0
 801283c:	625a      	str	r2, [r3, #36]	@ 0x24
 801283e:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8012840:	b138      	cbz	r0, 8012852 <rcl_wait_set_clear+0x72>
 8012842:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8012844:	2100      	movs	r1, #0
 8012846:	0092      	lsls	r2, r2, #2
 8012848:	f007 f89e 	bl	8019988 <memset>
 801284c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801284e:	2200      	movs	r2, #0
 8012850:	631a      	str	r2, [r3, #48]	@ 0x30
 8012852:	6920      	ldr	r0, [r4, #16]
 8012854:	b138      	cbz	r0, 8012866 <rcl_wait_set_clear+0x86>
 8012856:	6962      	ldr	r2, [r4, #20]
 8012858:	2100      	movs	r1, #0
 801285a:	0092      	lsls	r2, r2, #2
 801285c:	f007 f894 	bl	8019988 <memset>
 8012860:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012862:	2200      	movs	r2, #0
 8012864:	641a      	str	r2, [r3, #64]	@ 0x40
 8012866:	6898      	ldr	r0, [r3, #8]
 8012868:	b138      	cbz	r0, 801287a <rcl_wait_set_clear+0x9a>
 801286a:	685a      	ldr	r2, [r3, #4]
 801286c:	2100      	movs	r1, #0
 801286e:	0092      	lsls	r2, r2, #2
 8012870:	f007 f88a 	bl	8019988 <memset>
 8012874:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012876:	2200      	movs	r2, #0
 8012878:	605a      	str	r2, [r3, #4]
 801287a:	6958      	ldr	r0, [r3, #20]
 801287c:	b138      	cbz	r0, 801288e <rcl_wait_set_clear+0xae>
 801287e:	691a      	ldr	r2, [r3, #16]
 8012880:	2100      	movs	r1, #0
 8012882:	0092      	lsls	r2, r2, #2
 8012884:	f007 f880 	bl	8019988 <memset>
 8012888:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801288a:	2200      	movs	r2, #0
 801288c:	611a      	str	r2, [r3, #16]
 801288e:	6a18      	ldr	r0, [r3, #32]
 8012890:	b138      	cbz	r0, 80128a2 <rcl_wait_set_clear+0xc2>
 8012892:	69da      	ldr	r2, [r3, #28]
 8012894:	2100      	movs	r1, #0
 8012896:	0092      	lsls	r2, r2, #2
 8012898:	f007 f876 	bl	8019988 <memset>
 801289c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801289e:	2200      	movs	r2, #0
 80128a0:	61da      	str	r2, [r3, #28]
 80128a2:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80128a4:	b138      	cbz	r0, 80128b6 <rcl_wait_set_clear+0xd6>
 80128a6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80128a8:	2100      	movs	r1, #0
 80128aa:	0092      	lsls	r2, r2, #2
 80128ac:	f007 f86c 	bl	8019988 <memset>
 80128b0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80128b2:	2200      	movs	r2, #0
 80128b4:	629a      	str	r2, [r3, #40]	@ 0x28
 80128b6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80128b8:	b138      	cbz	r0, 80128ca <rcl_wait_set_clear+0xea>
 80128ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80128bc:	2100      	movs	r1, #0
 80128be:	0092      	lsls	r2, r2, #2
 80128c0:	f007 f862 	bl	8019988 <memset>
 80128c4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80128c6:	2200      	movs	r2, #0
 80128c8:	635a      	str	r2, [r3, #52]	@ 0x34
 80128ca:	2000      	movs	r0, #0
 80128cc:	bd10      	pop	{r4, pc}
 80128ce:	200b      	movs	r0, #11
 80128d0:	4770      	bx	lr
 80128d2:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80128d6:	bd10      	pop	{r4, pc}

080128d8 <rcl_wait_set_resize>:
 80128d8:	2800      	cmp	r0, #0
 80128da:	f000 81a1 	beq.w	8012c20 <rcl_wait_set_resize+0x348>
 80128de:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80128e2:	f8d0 a030 	ldr.w	sl, [r0, #48]	@ 0x30
 80128e6:	b083      	sub	sp, #12
 80128e8:	4604      	mov	r4, r0
 80128ea:	f1ba 0f00 	cmp.w	sl, #0
 80128ee:	f000 8199 	beq.w	8012c24 <rcl_wait_set_resize+0x34c>
 80128f2:	f04f 0800 	mov.w	r8, #0
 80128f6:	f8da 9058 	ldr.w	r9, [sl, #88]	@ 0x58
 80128fa:	461e      	mov	r6, r3
 80128fc:	460f      	mov	r7, r1
 80128fe:	e9da b313 	ldrd	fp, r3, [sl, #76]	@ 0x4c
 8012902:	4615      	mov	r5, r2
 8012904:	f8c0 8004 	str.w	r8, [r0, #4]
 8012908:	6800      	ldr	r0, [r0, #0]
 801290a:	f8ca 8000 	str.w	r8, [sl]
 801290e:	2900      	cmp	r1, #0
 8012910:	f000 80cf 	beq.w	8012ab2 <rcl_wait_set_resize+0x1da>
 8012914:	ea4f 0a81 	mov.w	sl, r1, lsl #2
 8012918:	464a      	mov	r2, r9
 801291a:	4651      	mov	r1, sl
 801291c:	9301      	str	r3, [sp, #4]
 801291e:	4798      	blx	r3
 8012920:	9b01      	ldr	r3, [sp, #4]
 8012922:	6020      	str	r0, [r4, #0]
 8012924:	2800      	cmp	r0, #0
 8012926:	f000 8109 	beq.w	8012b3c <rcl_wait_set_resize+0x264>
 801292a:	4652      	mov	r2, sl
 801292c:	4641      	mov	r1, r8
 801292e:	9301      	str	r3, [sp, #4]
 8012930:	f007 f82a 	bl	8019988 <memset>
 8012934:	6067      	str	r7, [r4, #4]
 8012936:	6b27      	ldr	r7, [r4, #48]	@ 0x30
 8012938:	9b01      	ldr	r3, [sp, #4]
 801293a:	68b8      	ldr	r0, [r7, #8]
 801293c:	f8c7 8004 	str.w	r8, [r7, #4]
 8012940:	464a      	mov	r2, r9
 8012942:	4651      	mov	r1, sl
 8012944:	4798      	blx	r3
 8012946:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012948:	60b8      	str	r0, [r7, #8]
 801294a:	689f      	ldr	r7, [r3, #8]
 801294c:	2f00      	cmp	r7, #0
 801294e:	f000 80f0 	beq.w	8012b32 <rcl_wait_set_resize+0x25a>
 8012952:	4652      	mov	r2, sl
 8012954:	4641      	mov	r1, r8
 8012956:	4638      	mov	r0, r7
 8012958:	f007 f816 	bl	8019988 <memset>
 801295c:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012960:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8012964:	68a0      	ldr	r0, [r4, #8]
 8012966:	2700      	movs	r7, #0
 8012968:	e9da 2313 	ldrd	r2, r3, [sl, #76]	@ 0x4c
 801296c:	60e7      	str	r7, [r4, #12]
 801296e:	f8ca 700c 	str.w	r7, [sl, #12]
 8012972:	2d00      	cmp	r5, #0
 8012974:	f040 80b0 	bne.w	8012ad8 <rcl_wait_set_resize+0x200>
 8012978:	b130      	cbz	r0, 8012988 <rcl_wait_set_resize+0xb0>
 801297a:	4641      	mov	r1, r8
 801297c:	4790      	blx	r2
 801297e:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012982:	60a5      	str	r5, [r4, #8]
 8012984:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8012988:	f8da 0014 	ldr.w	r0, [sl, #20]
 801298c:	2700      	movs	r7, #0
 801298e:	19ad      	adds	r5, r5, r6
 8012990:	f8ca 7010 	str.w	r7, [sl, #16]
 8012994:	f040 80b8 	bne.w	8012b08 <rcl_wait_set_resize+0x230>
 8012998:	b148      	cbz	r0, 80129ae <rcl_wait_set_resize+0xd6>
 801299a:	f8da 304c 	ldr.w	r3, [sl, #76]	@ 0x4c
 801299e:	4641      	mov	r1, r8
 80129a0:	4798      	blx	r3
 80129a2:	f8ca 5014 	str.w	r5, [sl, #20]
 80129a6:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 80129aa:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 80129ae:	6920      	ldr	r0, [r4, #16]
 80129b0:	2500      	movs	r5, #0
 80129b2:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 80129b6:	6165      	str	r5, [r4, #20]
 80129b8:	f8ca 5040 	str.w	r5, [sl, #64]	@ 0x40
 80129bc:	2e00      	cmp	r6, #0
 80129be:	f040 80c1 	bne.w	8012b44 <rcl_wait_set_resize+0x26c>
 80129c2:	b140      	cbz	r0, 80129d6 <rcl_wait_set_resize+0xfe>
 80129c4:	4641      	mov	r1, r8
 80129c6:	47c8      	blx	r9
 80129c8:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 80129cc:	6126      	str	r6, [r4, #16]
 80129ce:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 80129d2:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 80129d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80129d8:	69a0      	ldr	r0, [r4, #24]
 80129da:	2500      	movs	r5, #0
 80129dc:	61e5      	str	r5, [r4, #28]
 80129de:	f8ca 5018 	str.w	r5, [sl, #24]
 80129e2:	2b00      	cmp	r3, #0
 80129e4:	f040 80c2 	bne.w	8012b6c <rcl_wait_set_resize+0x294>
 80129e8:	b128      	cbz	r0, 80129f6 <rcl_wait_set_resize+0x11e>
 80129ea:	4641      	mov	r1, r8
 80129ec:	47c8      	blx	r9
 80129ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80129f0:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 80129f4:	61a3      	str	r3, [r4, #24]
 80129f6:	f8da 0020 	ldr.w	r0, [sl, #32]
 80129fa:	b130      	cbz	r0, 8012a0a <rcl_wait_set_resize+0x132>
 80129fc:	4641      	mov	r1, r8
 80129fe:	47c8      	blx	r9
 8012a00:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012a04:	2300      	movs	r3, #0
 8012a06:	e9ca 3307 	strd	r3, r3, [sl, #28]
 8012a0a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012a0c:	f8da 6058 	ldr.w	r6, [sl, #88]	@ 0x58
 8012a10:	6a20      	ldr	r0, [r4, #32]
 8012a12:	2500      	movs	r5, #0
 8012a14:	e9da 7813 	ldrd	r7, r8, [sl, #76]	@ 0x4c
 8012a18:	6265      	str	r5, [r4, #36]	@ 0x24
 8012a1a:	f8ca 5024 	str.w	r5, [sl, #36]	@ 0x24
 8012a1e:	2b00      	cmp	r3, #0
 8012a20:	f000 80c8 	beq.w	8012bb4 <rcl_wait_set_resize+0x2dc>
 8012a24:	ea4f 0983 	mov.w	r9, r3, lsl #2
 8012a28:	4632      	mov	r2, r6
 8012a2a:	4649      	mov	r1, r9
 8012a2c:	47c0      	blx	r8
 8012a2e:	6220      	str	r0, [r4, #32]
 8012a30:	2800      	cmp	r0, #0
 8012a32:	f000 8083 	beq.w	8012b3c <rcl_wait_set_resize+0x264>
 8012a36:	464a      	mov	r2, r9
 8012a38:	4629      	mov	r1, r5
 8012a3a:	f006 ffa5 	bl	8019988 <memset>
 8012a3e:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012a42:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012a44:	6263      	str	r3, [r4, #36]	@ 0x24
 8012a46:	f8da 002c 	ldr.w	r0, [sl, #44]	@ 0x2c
 8012a4a:	f8ca 5028 	str.w	r5, [sl, #40]	@ 0x28
 8012a4e:	4632      	mov	r2, r6
 8012a50:	4649      	mov	r1, r9
 8012a52:	47c0      	blx	r8
 8012a54:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012a56:	f8ca 002c 	str.w	r0, [sl, #44]	@ 0x2c
 8012a5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012a5c:	2b00      	cmp	r3, #0
 8012a5e:	f000 80fb 	beq.w	8012c58 <rcl_wait_set_resize+0x380>
 8012a62:	464a      	mov	r2, r9
 8012a64:	4629      	mov	r1, r5
 8012a66:	4618      	mov	r0, r3
 8012a68:	f006 ff8e 	bl	8019988 <memset>
 8012a6c:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012a70:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012a72:	f8da 6058 	ldr.w	r6, [sl, #88]	@ 0x58
 8012a76:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8012a78:	2500      	movs	r5, #0
 8012a7a:	e9da 7813 	ldrd	r7, r8, [sl, #76]	@ 0x4c
 8012a7e:	62e5      	str	r5, [r4, #44]	@ 0x2c
 8012a80:	f8ca 5030 	str.w	r5, [sl, #48]	@ 0x30
 8012a84:	2b00      	cmp	r3, #0
 8012a86:	f040 80a9 	bne.w	8012bdc <rcl_wait_set_resize+0x304>
 8012a8a:	b128      	cbz	r0, 8012a98 <rcl_wait_set_resize+0x1c0>
 8012a8c:	4631      	mov	r1, r6
 8012a8e:	47b8      	blx	r7
 8012a90:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012a92:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012a96:	62a3      	str	r3, [r4, #40]	@ 0x28
 8012a98:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 8012a9c:	b128      	cbz	r0, 8012aaa <rcl_wait_set_resize+0x1d2>
 8012a9e:	4631      	mov	r1, r6
 8012aa0:	47b8      	blx	r7
 8012aa2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012aa4:	2200      	movs	r2, #0
 8012aa6:	e9c3 220d 	strd	r2, r2, [r3, #52]	@ 0x34
 8012aaa:	2000      	movs	r0, #0
 8012aac:	b003      	add	sp, #12
 8012aae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ab2:	b120      	cbz	r0, 8012abe <rcl_wait_set_resize+0x1e6>
 8012ab4:	4649      	mov	r1, r9
 8012ab6:	47d8      	blx	fp
 8012ab8:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012abc:	6027      	str	r7, [r4, #0]
 8012abe:	f8da 0008 	ldr.w	r0, [sl, #8]
 8012ac2:	2800      	cmp	r0, #0
 8012ac4:	f43f af4c 	beq.w	8012960 <rcl_wait_set_resize+0x88>
 8012ac8:	4649      	mov	r1, r9
 8012aca:	47d8      	blx	fp
 8012acc:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012ad0:	2300      	movs	r3, #0
 8012ad2:	e9ca 3301 	strd	r3, r3, [sl, #4]
 8012ad6:	e743      	b.n	8012960 <rcl_wait_set_resize+0x88>
 8012ad8:	4642      	mov	r2, r8
 8012ada:	ea4f 0885 	mov.w	r8, r5, lsl #2
 8012ade:	4641      	mov	r1, r8
 8012ae0:	4798      	blx	r3
 8012ae2:	60a0      	str	r0, [r4, #8]
 8012ae4:	b350      	cbz	r0, 8012b3c <rcl_wait_set_resize+0x264>
 8012ae6:	4642      	mov	r2, r8
 8012ae8:	4639      	mov	r1, r7
 8012aea:	f006 ff4d 	bl	8019988 <memset>
 8012aee:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012af2:	60e5      	str	r5, [r4, #12]
 8012af4:	2700      	movs	r7, #0
 8012af6:	19ad      	adds	r5, r5, r6
 8012af8:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8012afc:	f8da 0014 	ldr.w	r0, [sl, #20]
 8012b00:	f8ca 7010 	str.w	r7, [sl, #16]
 8012b04:	f43f af48 	beq.w	8012998 <rcl_wait_set_resize+0xc0>
 8012b08:	00ad      	lsls	r5, r5, #2
 8012b0a:	4642      	mov	r2, r8
 8012b0c:	f8da 3050 	ldr.w	r3, [sl, #80]	@ 0x50
 8012b10:	4629      	mov	r1, r5
 8012b12:	4798      	blx	r3
 8012b14:	4680      	mov	r8, r0
 8012b16:	f8ca 0014 	str.w	r0, [sl, #20]
 8012b1a:	2800      	cmp	r0, #0
 8012b1c:	f000 8085 	beq.w	8012c2a <rcl_wait_set_resize+0x352>
 8012b20:	462a      	mov	r2, r5
 8012b22:	4639      	mov	r1, r7
 8012b24:	f006 ff30 	bl	8019988 <memset>
 8012b28:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012b2c:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8012b30:	e73d      	b.n	80129ae <rcl_wait_set_resize+0xd6>
 8012b32:	6820      	ldr	r0, [r4, #0]
 8012b34:	4649      	mov	r1, r9
 8012b36:	47d8      	blx	fp
 8012b38:	e9c4 7700 	strd	r7, r7, [r4]
 8012b3c:	200a      	movs	r0, #10
 8012b3e:	b003      	add	sp, #12
 8012b40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b44:	4642      	mov	r2, r8
 8012b46:	ea4f 0886 	mov.w	r8, r6, lsl #2
 8012b4a:	4641      	mov	r1, r8
 8012b4c:	47b8      	blx	r7
 8012b4e:	6120      	str	r0, [r4, #16]
 8012b50:	2800      	cmp	r0, #0
 8012b52:	d0f3      	beq.n	8012b3c <rcl_wait_set_resize+0x264>
 8012b54:	4642      	mov	r2, r8
 8012b56:	4629      	mov	r1, r5
 8012b58:	f006 ff16 	bl	8019988 <memset>
 8012b5c:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012b60:	6166      	str	r6, [r4, #20]
 8012b62:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 8012b66:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8012b6a:	e734      	b.n	80129d6 <rcl_wait_set_resize+0xfe>
 8012b6c:	009e      	lsls	r6, r3, #2
 8012b6e:	4642      	mov	r2, r8
 8012b70:	4631      	mov	r1, r6
 8012b72:	47b8      	blx	r7
 8012b74:	61a0      	str	r0, [r4, #24]
 8012b76:	2800      	cmp	r0, #0
 8012b78:	d0e0      	beq.n	8012b3c <rcl_wait_set_resize+0x264>
 8012b7a:	4632      	mov	r2, r6
 8012b7c:	4629      	mov	r1, r5
 8012b7e:	f006 ff03 	bl	8019988 <memset>
 8012b82:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012b86:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012b88:	61e3      	str	r3, [r4, #28]
 8012b8a:	f8da 0020 	ldr.w	r0, [sl, #32]
 8012b8e:	f8ca 501c 	str.w	r5, [sl, #28]
 8012b92:	4642      	mov	r2, r8
 8012b94:	4631      	mov	r1, r6
 8012b96:	47b8      	blx	r7
 8012b98:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012b9a:	f8ca 0020 	str.w	r0, [sl, #32]
 8012b9e:	6a1f      	ldr	r7, [r3, #32]
 8012ba0:	2f00      	cmp	r7, #0
 8012ba2:	d053      	beq.n	8012c4c <rcl_wait_set_resize+0x374>
 8012ba4:	4632      	mov	r2, r6
 8012ba6:	4629      	mov	r1, r5
 8012ba8:	4638      	mov	r0, r7
 8012baa:	f006 feed 	bl	8019988 <memset>
 8012bae:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012bb2:	e72a      	b.n	8012a0a <rcl_wait_set_resize+0x132>
 8012bb4:	b128      	cbz	r0, 8012bc2 <rcl_wait_set_resize+0x2ea>
 8012bb6:	4631      	mov	r1, r6
 8012bb8:	47b8      	blx	r7
 8012bba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012bbc:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012bc0:	6223      	str	r3, [r4, #32]
 8012bc2:	f8da 002c 	ldr.w	r0, [sl, #44]	@ 0x2c
 8012bc6:	2800      	cmp	r0, #0
 8012bc8:	f43f af52 	beq.w	8012a70 <rcl_wait_set_resize+0x198>
 8012bcc:	4631      	mov	r1, r6
 8012bce:	47b8      	blx	r7
 8012bd0:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012bd4:	2300      	movs	r3, #0
 8012bd6:	e9ca 330a 	strd	r3, r3, [sl, #40]	@ 0x28
 8012bda:	e749      	b.n	8012a70 <rcl_wait_set_resize+0x198>
 8012bdc:	ea4f 0983 	mov.w	r9, r3, lsl #2
 8012be0:	4632      	mov	r2, r6
 8012be2:	4649      	mov	r1, r9
 8012be4:	47c0      	blx	r8
 8012be6:	62a0      	str	r0, [r4, #40]	@ 0x28
 8012be8:	2800      	cmp	r0, #0
 8012bea:	d0a7      	beq.n	8012b3c <rcl_wait_set_resize+0x264>
 8012bec:	464a      	mov	r2, r9
 8012bee:	4629      	mov	r1, r5
 8012bf0:	f006 feca 	bl	8019988 <memset>
 8012bf4:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012bf8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012bfa:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8012bfc:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 8012c00:	f8ca 5034 	str.w	r5, [sl, #52]	@ 0x34
 8012c04:	4632      	mov	r2, r6
 8012c06:	4649      	mov	r1, r9
 8012c08:	47c0      	blx	r8
 8012c0a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012c0c:	f8ca 0038 	str.w	r0, [sl, #56]	@ 0x38
 8012c10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012c12:	b34b      	cbz	r3, 8012c68 <rcl_wait_set_resize+0x390>
 8012c14:	464a      	mov	r2, r9
 8012c16:	4629      	mov	r1, r5
 8012c18:	4618      	mov	r0, r3
 8012c1a:	f006 feb5 	bl	8019988 <memset>
 8012c1e:	e744      	b.n	8012aaa <rcl_wait_set_resize+0x1d2>
 8012c20:	200b      	movs	r0, #11
 8012c22:	4770      	bx	lr
 8012c24:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8012c28:	e789      	b.n	8012b3e <rcl_wait_set_resize+0x266>
 8012c2a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012c2c:	68a0      	ldr	r0, [r4, #8]
 8012c2e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012c30:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8012c32:	4790      	blx	r2
 8012c34:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012c36:	6920      	ldr	r0, [r4, #16]
 8012c38:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012c3a:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8012c3c:	f8c4 800c 	str.w	r8, [r4, #12]
 8012c40:	f8c4 8008 	str.w	r8, [r4, #8]
 8012c44:	4790      	blx	r2
 8012c46:	e9c4 8804 	strd	r8, r8, [r4, #16]
 8012c4a:	e777      	b.n	8012b3c <rcl_wait_set_resize+0x264>
 8012c4c:	69a0      	ldr	r0, [r4, #24]
 8012c4e:	4641      	mov	r1, r8
 8012c50:	47c8      	blx	r9
 8012c52:	e9c4 7706 	strd	r7, r7, [r4, #24]
 8012c56:	e771      	b.n	8012b3c <rcl_wait_set_resize+0x264>
 8012c58:	6a20      	ldr	r0, [r4, #32]
 8012c5a:	9301      	str	r3, [sp, #4]
 8012c5c:	4631      	mov	r1, r6
 8012c5e:	47b8      	blx	r7
 8012c60:	9b01      	ldr	r3, [sp, #4]
 8012c62:	e9c4 3308 	strd	r3, r3, [r4, #32]
 8012c66:	e769      	b.n	8012b3c <rcl_wait_set_resize+0x264>
 8012c68:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8012c6a:	9301      	str	r3, [sp, #4]
 8012c6c:	4631      	mov	r1, r6
 8012c6e:	47b8      	blx	r7
 8012c70:	9b01      	ldr	r3, [sp, #4]
 8012c72:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 8012c76:	e761      	b.n	8012b3c <rcl_wait_set_resize+0x264>

08012c78 <rcl_wait_set_init>:
 8012c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012c7c:	b084      	sub	sp, #16
 8012c7e:	4604      	mov	r4, r0
 8012c80:	a810      	add	r0, sp, #64	@ 0x40
 8012c82:	460d      	mov	r5, r1
 8012c84:	4690      	mov	r8, r2
 8012c86:	461f      	mov	r7, r3
 8012c88:	f7f9 fafa 	bl	800c280 <rcutils_allocator_is_valid>
 8012c8c:	2800      	cmp	r0, #0
 8012c8e:	d068      	beq.n	8012d62 <rcl_wait_set_init+0xea>
 8012c90:	2c00      	cmp	r4, #0
 8012c92:	d066      	beq.n	8012d62 <rcl_wait_set_init+0xea>
 8012c94:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 8012c96:	b126      	cbz	r6, 8012ca2 <rcl_wait_set_init+0x2a>
 8012c98:	2564      	movs	r5, #100	@ 0x64
 8012c9a:	4628      	mov	r0, r5
 8012c9c:	b004      	add	sp, #16
 8012c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012ca2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012ca4:	2b00      	cmp	r3, #0
 8012ca6:	d05c      	beq.n	8012d62 <rcl_wait_set_init+0xea>
 8012ca8:	4618      	mov	r0, r3
 8012caa:	f7fe f9a5 	bl	8010ff8 <rcl_context_is_valid>
 8012cae:	2800      	cmp	r0, #0
 8012cb0:	d05c      	beq.n	8012d6c <rcl_wait_set_init+0xf4>
 8012cb2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012cb4:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8012cb6:	205c      	movs	r0, #92	@ 0x5c
 8012cb8:	4798      	blx	r3
 8012cba:	6320      	str	r0, [r4, #48]	@ 0x30
 8012cbc:	2800      	cmp	r0, #0
 8012cbe:	d059      	beq.n	8012d74 <rcl_wait_set_init+0xfc>
 8012cc0:	4631      	mov	r1, r6
 8012cc2:	225c      	movs	r2, #92	@ 0x5c
 8012cc4:	f006 fe60 	bl	8019988 <memset>
 8012cc8:	f8d4 9030 	ldr.w	r9, [r4, #48]	@ 0x30
 8012ccc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012cce:	f8c9 3044 	str.w	r3, [r9, #68]	@ 0x44
 8012cd2:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	@ 0x34
 8012cd6:	eb03 0e02 	add.w	lr, r3, r2
 8012cda:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012cdc:	449e      	add	lr, r3
 8012cde:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012ce0:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 8012ce4:	f8d3 a000 	ldr.w	sl, [r3]
 8012ce8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8012cec:	e9c9 6601 	strd	r6, r6, [r9, #4]
 8012cf0:	e9c9 6604 	strd	r6, r6, [r9, #16]
 8012cf4:	e9c9 6607 	strd	r6, r6, [r9, #28]
 8012cf8:	e9c9 660a 	strd	r6, r6, [r9, #40]	@ 0x28
 8012cfc:	e9c9 660d 	strd	r6, r6, [r9, #52]	@ 0x34
 8012d00:	f109 0648 	add.w	r6, r9, #72	@ 0x48
 8012d04:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8012d06:	44c6      	add	lr, r8
 8012d08:	f8dc 3000 	ldr.w	r3, [ip]
 8012d0c:	6033      	str	r3, [r6, #0]
 8012d0e:	eb0e 0145 	add.w	r1, lr, r5, lsl #1
 8012d12:	f10a 0028 	add.w	r0, sl, #40	@ 0x28
 8012d16:	f002 feb1 	bl	8015a7c <rmw_create_wait_set>
 8012d1a:	f8c9 003c 	str.w	r0, [r9, #60]	@ 0x3c
 8012d1e:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8012d20:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8012d22:	b32b      	cbz	r3, 8012d70 <rcl_wait_set_init+0xf8>
 8012d24:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012d26:	9302      	str	r3, [sp, #8]
 8012d28:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012d2a:	9301      	str	r3, [sp, #4]
 8012d2c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012d2e:	9300      	str	r3, [sp, #0]
 8012d30:	4629      	mov	r1, r5
 8012d32:	463b      	mov	r3, r7
 8012d34:	4642      	mov	r2, r8
 8012d36:	4620      	mov	r0, r4
 8012d38:	f7ff fdce 	bl	80128d8 <rcl_wait_set_resize>
 8012d3c:	4605      	mov	r5, r0
 8012d3e:	2800      	cmp	r0, #0
 8012d40:	d0ab      	beq.n	8012c9a <rcl_wait_set_init+0x22>
 8012d42:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8012d44:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8012d46:	b133      	cbz	r3, 8012d56 <rcl_wait_set_init+0xde>
 8012d48:	4618      	mov	r0, r3
 8012d4a:	f002 fea1 	bl	8015a90 <rmw_destroy_wait_set>
 8012d4e:	b198      	cbz	r0, 8012d78 <rcl_wait_set_init+0x100>
 8012d50:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8012d52:	f44f 7561 	mov.w	r5, #900	@ 0x384
 8012d56:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012d58:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8012d5a:	4798      	blx	r3
 8012d5c:	2300      	movs	r3, #0
 8012d5e:	6323      	str	r3, [r4, #48]	@ 0x30
 8012d60:	e79b      	b.n	8012c9a <rcl_wait_set_init+0x22>
 8012d62:	250b      	movs	r5, #11
 8012d64:	4628      	mov	r0, r5
 8012d66:	b004      	add	sp, #16
 8012d68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012d6c:	2565      	movs	r5, #101	@ 0x65
 8012d6e:	e794      	b.n	8012c9a <rcl_wait_set_init+0x22>
 8012d70:	250a      	movs	r5, #10
 8012d72:	e7f0      	b.n	8012d56 <rcl_wait_set_init+0xde>
 8012d74:	250a      	movs	r5, #10
 8012d76:	e790      	b.n	8012c9a <rcl_wait_set_init+0x22>
 8012d78:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8012d7a:	e7ec      	b.n	8012d56 <rcl_wait_set_init+0xde>

08012d7c <rcl_wait_set_add_guard_condition>:
 8012d7c:	b318      	cbz	r0, 8012dc6 <rcl_wait_set_add_guard_condition+0x4a>
 8012d7e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8012d80:	b570      	push	{r4, r5, r6, lr}
 8012d82:	4604      	mov	r4, r0
 8012d84:	b30b      	cbz	r3, 8012dca <rcl_wait_set_add_guard_condition+0x4e>
 8012d86:	b319      	cbz	r1, 8012dd0 <rcl_wait_set_add_guard_condition+0x54>
 8012d88:	68dd      	ldr	r5, [r3, #12]
 8012d8a:	68c0      	ldr	r0, [r0, #12]
 8012d8c:	4285      	cmp	r5, r0
 8012d8e:	d217      	bcs.n	8012dc0 <rcl_wait_set_add_guard_condition+0x44>
 8012d90:	68a0      	ldr	r0, [r4, #8]
 8012d92:	1c6e      	adds	r6, r5, #1
 8012d94:	60de      	str	r6, [r3, #12]
 8012d96:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8012d9a:	b102      	cbz	r2, 8012d9e <rcl_wait_set_add_guard_condition+0x22>
 8012d9c:	6015      	str	r5, [r2, #0]
 8012d9e:	4608      	mov	r0, r1
 8012da0:	f005 fc36 	bl	8018610 <rcl_guard_condition_get_rmw_handle>
 8012da4:	b150      	cbz	r0, 8012dbc <rcl_wait_set_add_guard_condition+0x40>
 8012da6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012da8:	6842      	ldr	r2, [r0, #4]
 8012daa:	695b      	ldr	r3, [r3, #20]
 8012dac:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012db0:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8012db2:	6913      	ldr	r3, [r2, #16]
 8012db4:	3301      	adds	r3, #1
 8012db6:	2000      	movs	r0, #0
 8012db8:	6113      	str	r3, [r2, #16]
 8012dba:	bd70      	pop	{r4, r5, r6, pc}
 8012dbc:	2001      	movs	r0, #1
 8012dbe:	bd70      	pop	{r4, r5, r6, pc}
 8012dc0:	f240 3086 	movw	r0, #902	@ 0x386
 8012dc4:	bd70      	pop	{r4, r5, r6, pc}
 8012dc6:	200b      	movs	r0, #11
 8012dc8:	4770      	bx	lr
 8012dca:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8012dce:	bd70      	pop	{r4, r5, r6, pc}
 8012dd0:	200b      	movs	r0, #11
 8012dd2:	bd70      	pop	{r4, r5, r6, pc}

08012dd4 <rcl_wait_set_add_timer>:
 8012dd4:	b328      	cbz	r0, 8012e22 <rcl_wait_set_add_timer+0x4e>
 8012dd6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8012dd8:	b570      	push	{r4, r5, r6, lr}
 8012dda:	4604      	mov	r4, r0
 8012ddc:	b31b      	cbz	r3, 8012e26 <rcl_wait_set_add_timer+0x52>
 8012dde:	b329      	cbz	r1, 8012e2c <rcl_wait_set_add_timer+0x58>
 8012de0:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8012de2:	6965      	ldr	r5, [r4, #20]
 8012de4:	42a8      	cmp	r0, r5
 8012de6:	d219      	bcs.n	8012e1c <rcl_wait_set_add_timer+0x48>
 8012de8:	6925      	ldr	r5, [r4, #16]
 8012dea:	1c46      	adds	r6, r0, #1
 8012dec:	641e      	str	r6, [r3, #64]	@ 0x40
 8012dee:	f845 1020 	str.w	r1, [r5, r0, lsl #2]
 8012df2:	b102      	cbz	r2, 8012df6 <rcl_wait_set_add_timer+0x22>
 8012df4:	6010      	str	r0, [r2, #0]
 8012df6:	4608      	mov	r0, r1
 8012df8:	f7ff fbea 	bl	80125d0 <rcl_timer_get_guard_condition>
 8012dfc:	b160      	cbz	r0, 8012e18 <rcl_wait_set_add_timer+0x44>
 8012dfe:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8012e00:	68e3      	ldr	r3, [r4, #12]
 8012e02:	6c15      	ldr	r5, [r2, #64]	@ 0x40
 8012e04:	3b01      	subs	r3, #1
 8012e06:	441d      	add	r5, r3
 8012e08:	f005 fc02 	bl	8018610 <rcl_guard_condition_get_rmw_handle>
 8012e0c:	b180      	cbz	r0, 8012e30 <rcl_wait_set_add_timer+0x5c>
 8012e0e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012e10:	6842      	ldr	r2, [r0, #4]
 8012e12:	695b      	ldr	r3, [r3, #20]
 8012e14:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012e18:	2000      	movs	r0, #0
 8012e1a:	bd70      	pop	{r4, r5, r6, pc}
 8012e1c:	f240 3086 	movw	r0, #902	@ 0x386
 8012e20:	bd70      	pop	{r4, r5, r6, pc}
 8012e22:	200b      	movs	r0, #11
 8012e24:	4770      	bx	lr
 8012e26:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8012e2a:	bd70      	pop	{r4, r5, r6, pc}
 8012e2c:	200b      	movs	r0, #11
 8012e2e:	bd70      	pop	{r4, r5, r6, pc}
 8012e30:	2001      	movs	r0, #1
 8012e32:	bd70      	pop	{r4, r5, r6, pc}

08012e34 <rcl_wait_set_add_client>:
 8012e34:	b318      	cbz	r0, 8012e7e <rcl_wait_set_add_client+0x4a>
 8012e36:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8012e38:	b570      	push	{r4, r5, r6, lr}
 8012e3a:	4604      	mov	r4, r0
 8012e3c:	b30b      	cbz	r3, 8012e82 <rcl_wait_set_add_client+0x4e>
 8012e3e:	b319      	cbz	r1, 8012e88 <rcl_wait_set_add_client+0x54>
 8012e40:	699d      	ldr	r5, [r3, #24]
 8012e42:	69c0      	ldr	r0, [r0, #28]
 8012e44:	4285      	cmp	r5, r0
 8012e46:	d217      	bcs.n	8012e78 <rcl_wait_set_add_client+0x44>
 8012e48:	69a0      	ldr	r0, [r4, #24]
 8012e4a:	1c6e      	adds	r6, r5, #1
 8012e4c:	619e      	str	r6, [r3, #24]
 8012e4e:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8012e52:	b102      	cbz	r2, 8012e56 <rcl_wait_set_add_client+0x22>
 8012e54:	6015      	str	r5, [r2, #0]
 8012e56:	4608      	mov	r0, r1
 8012e58:	f7fd ffe6 	bl	8010e28 <rcl_client_get_rmw_handle>
 8012e5c:	b150      	cbz	r0, 8012e74 <rcl_wait_set_add_client+0x40>
 8012e5e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012e60:	6842      	ldr	r2, [r0, #4]
 8012e62:	6a1b      	ldr	r3, [r3, #32]
 8012e64:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012e68:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8012e6a:	69d3      	ldr	r3, [r2, #28]
 8012e6c:	3301      	adds	r3, #1
 8012e6e:	2000      	movs	r0, #0
 8012e70:	61d3      	str	r3, [r2, #28]
 8012e72:	bd70      	pop	{r4, r5, r6, pc}
 8012e74:	2001      	movs	r0, #1
 8012e76:	bd70      	pop	{r4, r5, r6, pc}
 8012e78:	f240 3086 	movw	r0, #902	@ 0x386
 8012e7c:	bd70      	pop	{r4, r5, r6, pc}
 8012e7e:	200b      	movs	r0, #11
 8012e80:	4770      	bx	lr
 8012e82:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8012e86:	bd70      	pop	{r4, r5, r6, pc}
 8012e88:	200b      	movs	r0, #11
 8012e8a:	bd70      	pop	{r4, r5, r6, pc}

08012e8c <rcl_wait_set_add_service>:
 8012e8c:	b318      	cbz	r0, 8012ed6 <rcl_wait_set_add_service+0x4a>
 8012e8e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8012e90:	b570      	push	{r4, r5, r6, lr}
 8012e92:	4604      	mov	r4, r0
 8012e94:	b30b      	cbz	r3, 8012eda <rcl_wait_set_add_service+0x4e>
 8012e96:	b319      	cbz	r1, 8012ee0 <rcl_wait_set_add_service+0x54>
 8012e98:	6a5d      	ldr	r5, [r3, #36]	@ 0x24
 8012e9a:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8012e9c:	4285      	cmp	r5, r0
 8012e9e:	d217      	bcs.n	8012ed0 <rcl_wait_set_add_service+0x44>
 8012ea0:	6a20      	ldr	r0, [r4, #32]
 8012ea2:	1c6e      	adds	r6, r5, #1
 8012ea4:	625e      	str	r6, [r3, #36]	@ 0x24
 8012ea6:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8012eaa:	b102      	cbz	r2, 8012eae <rcl_wait_set_add_service+0x22>
 8012eac:	6015      	str	r5, [r2, #0]
 8012eae:	4608      	mov	r0, r1
 8012eb0:	f7fe fd88 	bl	80119c4 <rcl_service_get_rmw_handle>
 8012eb4:	b150      	cbz	r0, 8012ecc <rcl_wait_set_add_service+0x40>
 8012eb6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012eb8:	6842      	ldr	r2, [r0, #4]
 8012eba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012ebc:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012ec0:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8012ec2:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8012ec4:	3301      	adds	r3, #1
 8012ec6:	2000      	movs	r0, #0
 8012ec8:	6293      	str	r3, [r2, #40]	@ 0x28
 8012eca:	bd70      	pop	{r4, r5, r6, pc}
 8012ecc:	2001      	movs	r0, #1
 8012ece:	bd70      	pop	{r4, r5, r6, pc}
 8012ed0:	f240 3086 	movw	r0, #902	@ 0x386
 8012ed4:	bd70      	pop	{r4, r5, r6, pc}
 8012ed6:	200b      	movs	r0, #11
 8012ed8:	4770      	bx	lr
 8012eda:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8012ede:	bd70      	pop	{r4, r5, r6, pc}
 8012ee0:	200b      	movs	r0, #11
 8012ee2:	bd70      	pop	{r4, r5, r6, pc}
 8012ee4:	0000      	movs	r0, r0
	...

08012ee8 <rcl_wait>:
 8012ee8:	2800      	cmp	r0, #0
 8012eea:	f000 81d4 	beq.w	8013296 <rcl_wait+0x3ae>
 8012eee:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ef2:	ed2d 8b02 	vpush	{d8}
 8012ef6:	6b05      	ldr	r5, [r0, #48]	@ 0x30
 8012ef8:	b099      	sub	sp, #100	@ 0x64
 8012efa:	4604      	mov	r4, r0
 8012efc:	2d00      	cmp	r5, #0
 8012efe:	f000 8178 	beq.w	80131f2 <rcl_wait+0x30a>
 8012f02:	461f      	mov	r7, r3
 8012f04:	6843      	ldr	r3, [r0, #4]
 8012f06:	4690      	mov	r8, r2
 8012f08:	2b00      	cmp	r3, #0
 8012f0a:	f000 809b 	beq.w	8013044 <rcl_wait+0x15c>
 8012f0e:	6c2e      	ldr	r6, [r5, #64]	@ 0x40
 8012f10:	2e00      	cmp	r6, #0
 8012f12:	f000 80b2 	beq.w	801307a <rcl_wait+0x192>
 8012f16:	2100      	movs	r1, #0
 8012f18:	468c      	mov	ip, r1
 8012f1a:	460a      	mov	r2, r1
 8012f1c:	46a6      	mov	lr, r4
 8012f1e:	f8de 3010 	ldr.w	r3, [lr, #16]
 8012f22:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8012f26:	b173      	cbz	r3, 8012f46 <rcl_wait+0x5e>
 8012f28:	f8de 300c 	ldr.w	r3, [lr, #12]
 8012f2c:	6968      	ldr	r0, [r5, #20]
 8012f2e:	440b      	add	r3, r1
 8012f30:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 8012f34:	b13c      	cbz	r4, 8012f46 <rcl_wait+0x5e>
 8012f36:	692b      	ldr	r3, [r5, #16]
 8012f38:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
 8012f3c:	3301      	adds	r3, #1
 8012f3e:	612b      	str	r3, [r5, #16]
 8012f40:	f8de 5030 	ldr.w	r5, [lr, #48]	@ 0x30
 8012f44:	6c2e      	ldr	r6, [r5, #64]	@ 0x40
 8012f46:	3101      	adds	r1, #1
 8012f48:	f14c 0c00 	adc.w	ip, ip, #0
 8012f4c:	42b1      	cmp	r1, r6
 8012f4e:	f17c 0300 	sbcs.w	r3, ip, #0
 8012f52:	d3e4      	bcc.n	8012f1e <rcl_wait+0x36>
 8012f54:	ed9f 8baa 	vldr	d8, [pc, #680]	@ 8013200 <rcl_wait+0x318>
 8012f58:	ea58 0307 	orrs.w	r3, r8, r7
 8012f5c:	e9cd 220c 	strd	r2, r2, [sp, #48]	@ 0x30
 8012f60:	e9cd 220e 	strd	r2, r2, [sp, #56]	@ 0x38
 8012f64:	ed8d 8b12 	vstr	d8, [sp, #72]	@ 0x48
 8012f68:	ed8d 8b14 	vstr	d8, [sp, #80]	@ 0x50
 8012f6c:	ed8d 8b16 	vstr	d8, [sp, #88]	@ 0x58
 8012f70:	4674      	mov	r4, lr
 8012f72:	f10d 0a30 	add.w	sl, sp, #48	@ 0x30
 8012f76:	f000 8094 	beq.w	80130a2 <rcl_wait+0x1ba>
 8012f7a:	2e00      	cmp	r6, #0
 8012f7c:	f000 8145 	beq.w	801320a <rcl_wait+0x322>
 8012f80:	2500      	movs	r5, #0
 8012f82:	46bb      	mov	fp, r7
 8012f84:	e02c      	b.n	8012fe0 <rcl_wait+0xf8>
 8012f86:	6923      	ldr	r3, [r4, #16]
 8012f88:	f853 0009 	ldr.w	r0, [r3, r9]
 8012f8c:	a908      	add	r1, sp, #32
 8012f8e:	ed8d 8b08 	vstr	d8, [sp, #32]
 8012f92:	f7ff fafb 	bl	801258c <rcl_timer_get_next_call_time>
 8012f96:	f240 3321 	movw	r3, #801	@ 0x321
 8012f9a:	4298      	cmp	r0, r3
 8012f9c:	f000 80bb 	beq.w	8013116 <rcl_wait+0x22e>
 8012fa0:	2800      	cmp	r0, #0
 8012fa2:	d165      	bne.n	8013070 <rcl_wait+0x188>
 8012fa4:	e9dd 6707 	ldrd	r6, r7, [sp, #28]
 8012fa8:	7830      	ldrb	r0, [r6, #0]
 8012faa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012fac:	ab18      	add	r3, sp, #96	@ 0x60
 8012fae:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 8012fb2:	f853 2c1c 	ldr.w	r2, [r3, #-28]
 8012fb6:	9205      	str	r2, [sp, #20]
 8012fb8:	f853 2c20 	ldr.w	r2, [r3, #-32]
 8012fbc:	4297      	cmp	r7, r2
 8012fbe:	9a05      	ldr	r2, [sp, #20]
 8012fc0:	eb71 0202 	sbcs.w	r2, r1, r2
 8012fc4:	da06      	bge.n	8012fd4 <rcl_wait+0xec>
 8012fc6:	e943 7108 	strd	r7, r1, [r3, #-32]
 8012fca:	ab18      	add	r3, sp, #96	@ 0x60
 8012fcc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8012fd0:	f840 6c30 	str.w	r6, [r0, #-48]
 8012fd4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012fd6:	6c1e      	ldr	r6, [r3, #64]	@ 0x40
 8012fd8:	3501      	adds	r5, #1
 8012fda:	42b5      	cmp	r5, r6
 8012fdc:	f080 8114 	bcs.w	8013208 <rcl_wait+0x320>
 8012fe0:	6923      	ldr	r3, [r4, #16]
 8012fe2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012fe6:	ea4f 0985 	mov.w	r9, r5, lsl #2
 8012fea:	2800      	cmp	r0, #0
 8012fec:	d0f4      	beq.n	8012fd8 <rcl_wait+0xf0>
 8012fee:	a907      	add	r1, sp, #28
 8012ff0:	f7ff f9f8 	bl	80123e4 <rcl_timer_clock>
 8012ff4:	4603      	mov	r3, r0
 8012ff6:	2800      	cmp	r0, #0
 8012ff8:	f040 8141 	bne.w	801327e <rcl_wait+0x396>
 8012ffc:	9807      	ldr	r0, [sp, #28]
 8012ffe:	7802      	ldrb	r2, [r0, #0]
 8013000:	2a01      	cmp	r2, #1
 8013002:	d1c0      	bne.n	8012f86 <rcl_wait+0x9e>
 8013004:	f10d 011b 	add.w	r1, sp, #27
 8013008:	f88d 301b 	strb.w	r3, [sp, #27]
 801300c:	f7fe ffba 	bl	8011f84 <rcl_is_enabled_ros_time_override>
 8013010:	4602      	mov	r2, r0
 8013012:	2800      	cmp	r0, #0
 8013014:	f040 8133 	bne.w	801327e <rcl_wait+0x396>
 8013018:	6923      	ldr	r3, [r4, #16]
 801301a:	f89d 101b 	ldrb.w	r1, [sp, #27]
 801301e:	f853 0009 	ldr.w	r0, [r3, r9]
 8013022:	2900      	cmp	r1, #0
 8013024:	d0b0      	beq.n	8012f88 <rcl_wait+0xa0>
 8013026:	ae08      	add	r6, sp, #32
 8013028:	4631      	mov	r1, r6
 801302a:	f88d 2020 	strb.w	r2, [sp, #32]
 801302e:	f7ff fa73 	bl	8012518 <rcl_timer_is_ready>
 8013032:	2800      	cmp	r0, #0
 8013034:	f040 8123 	bne.w	801327e <rcl_wait+0x396>
 8013038:	f89d 3020 	ldrb.w	r3, [sp, #32]
 801303c:	2b00      	cmp	r3, #0
 801303e:	d0c9      	beq.n	8012fd4 <rcl_wait+0xec>
 8013040:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8013042:	e02f      	b.n	80130a4 <rcl_wait+0x1bc>
 8013044:	68c3      	ldr	r3, [r0, #12]
 8013046:	2b00      	cmp	r3, #0
 8013048:	f47f af61 	bne.w	8012f0e <rcl_wait+0x26>
 801304c:	6943      	ldr	r3, [r0, #20]
 801304e:	2b00      	cmp	r3, #0
 8013050:	f47f af5d 	bne.w	8012f0e <rcl_wait+0x26>
 8013054:	69c3      	ldr	r3, [r0, #28]
 8013056:	2b00      	cmp	r3, #0
 8013058:	f47f af59 	bne.w	8012f0e <rcl_wait+0x26>
 801305c:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 801305e:	2b00      	cmp	r3, #0
 8013060:	f47f af55 	bne.w	8012f0e <rcl_wait+0x26>
 8013064:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8013066:	2b00      	cmp	r3, #0
 8013068:	f47f af51 	bne.w	8012f0e <rcl_wait+0x26>
 801306c:	f240 3085 	movw	r0, #901	@ 0x385
 8013070:	b019      	add	sp, #100	@ 0x64
 8013072:	ecbd 8b02 	vpop	{d8}
 8013076:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801307a:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 801307e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8013082:	e9cd 2312 	strd	r2, r3, [sp, #72]	@ 0x48
 8013086:	e9cd 2314 	strd	r2, r3, [sp, #80]	@ 0x50
 801308a:	e9cd 2316 	strd	r2, r3, [sp, #88]	@ 0x58
 801308e:	ea58 0307 	orrs.w	r3, r8, r7
 8013092:	e9cd 660c 	strd	r6, r6, [sp, #48]	@ 0x30
 8013096:	e9cd 660e 	strd	r6, r6, [sp, #56]	@ 0x38
 801309a:	f10d 0a30 	add.w	sl, sp, #48	@ 0x30
 801309e:	f040 80b4 	bne.w	801320a <rcl_wait+0x322>
 80130a2:	ae08      	add	r6, sp, #32
 80130a4:	2200      	movs	r2, #0
 80130a6:	2300      	movs	r3, #0
 80130a8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80130ac:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 80130b0:	9602      	str	r6, [sp, #8]
 80130b2:	6bea      	ldr	r2, [r5, #60]	@ 0x3c
 80130b4:	f105 0334 	add.w	r3, r5, #52	@ 0x34
 80130b8:	e9cd 3200 	strd	r3, r2, [sp]
 80130bc:	f105 0110 	add.w	r1, r5, #16
 80130c0:	f105 031c 	add.w	r3, r5, #28
 80130c4:	f105 0228 	add.w	r2, r5, #40	@ 0x28
 80130c8:	1d28      	adds	r0, r5, #4
 80130ca:	f002 fb55 	bl	8015778 <rmw_wait>
 80130ce:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80130d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80130d2:	4680      	mov	r8, r0
 80130d4:	b332      	cbz	r2, 8013124 <rcl_wait+0x23c>
 80130d6:	2500      	movs	r5, #0
 80130d8:	462f      	mov	r7, r5
 80130da:	462e      	mov	r6, r5
 80130dc:	e007      	b.n	80130ee <rcl_wait+0x206>
 80130de:	6922      	ldr	r2, [r4, #16]
 80130e0:	f842 3009 	str.w	r3, [r2, r9]
 80130e4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80130e6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80130e8:	3501      	adds	r5, #1
 80130ea:	4295      	cmp	r5, r2
 80130ec:	d21b      	bcs.n	8013126 <rcl_wait+0x23e>
 80130ee:	6920      	ldr	r0, [r4, #16]
 80130f0:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 80130f4:	a907      	add	r1, sp, #28
 80130f6:	ea4f 0985 	mov.w	r9, r5, lsl #2
 80130fa:	2800      	cmp	r0, #0
 80130fc:	d0f4      	beq.n	80130e8 <rcl_wait+0x200>
 80130fe:	f88d 601c 	strb.w	r6, [sp, #28]
 8013102:	f7ff fa09 	bl	8012518 <rcl_timer_is_ready>
 8013106:	2800      	cmp	r0, #0
 8013108:	d1b2      	bne.n	8013070 <rcl_wait+0x188>
 801310a:	f89d 301c 	ldrb.w	r3, [sp, #28]
 801310e:	2b00      	cmp	r3, #0
 8013110:	d0e5      	beq.n	80130de <rcl_wait+0x1f6>
 8013112:	461f      	mov	r7, r3
 8013114:	e7e6      	b.n	80130e4 <rcl_wait+0x1fc>
 8013116:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8013118:	6923      	ldr	r3, [r4, #16]
 801311a:	6c16      	ldr	r6, [r2, #64]	@ 0x40
 801311c:	2200      	movs	r2, #0
 801311e:	f843 2009 	str.w	r2, [r3, r9]
 8013122:	e759      	b.n	8012fd8 <rcl_wait+0xf0>
 8013124:	4617      	mov	r7, r2
 8013126:	f038 0002 	bics.w	r0, r8, #2
 801312a:	f040 80a8 	bne.w	801327e <rcl_wait+0x396>
 801312e:	6866      	ldr	r6, [r4, #4]
 8013130:	4602      	mov	r2, r0
 8013132:	b91e      	cbnz	r6, 801313c <rcl_wait+0x254>
 8013134:	e00d      	b.n	8013152 <rcl_wait+0x26a>
 8013136:	3201      	adds	r2, #1
 8013138:	4296      	cmp	r6, r2
 801313a:	d00a      	beq.n	8013152 <rcl_wait+0x26a>
 801313c:	6899      	ldr	r1, [r3, #8]
 801313e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8013142:	2900      	cmp	r1, #0
 8013144:	d1f7      	bne.n	8013136 <rcl_wait+0x24e>
 8013146:	6825      	ldr	r5, [r4, #0]
 8013148:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 801314c:	3201      	adds	r2, #1
 801314e:	4296      	cmp	r6, r2
 8013150:	d1f4      	bne.n	801313c <rcl_wait+0x254>
 8013152:	68e6      	ldr	r6, [r4, #12]
 8013154:	2200      	movs	r2, #0
 8013156:	b91e      	cbnz	r6, 8013160 <rcl_wait+0x278>
 8013158:	e00d      	b.n	8013176 <rcl_wait+0x28e>
 801315a:	3201      	adds	r2, #1
 801315c:	42b2      	cmp	r2, r6
 801315e:	d00a      	beq.n	8013176 <rcl_wait+0x28e>
 8013160:	6959      	ldr	r1, [r3, #20]
 8013162:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8013166:	2900      	cmp	r1, #0
 8013168:	d1f7      	bne.n	801315a <rcl_wait+0x272>
 801316a:	68a5      	ldr	r5, [r4, #8]
 801316c:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8013170:	3201      	adds	r2, #1
 8013172:	42b2      	cmp	r2, r6
 8013174:	d1f4      	bne.n	8013160 <rcl_wait+0x278>
 8013176:	69e6      	ldr	r6, [r4, #28]
 8013178:	2200      	movs	r2, #0
 801317a:	b91e      	cbnz	r6, 8013184 <rcl_wait+0x29c>
 801317c:	e00d      	b.n	801319a <rcl_wait+0x2b2>
 801317e:	3201      	adds	r2, #1
 8013180:	4296      	cmp	r6, r2
 8013182:	d00a      	beq.n	801319a <rcl_wait+0x2b2>
 8013184:	6a19      	ldr	r1, [r3, #32]
 8013186:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801318a:	2900      	cmp	r1, #0
 801318c:	d1f7      	bne.n	801317e <rcl_wait+0x296>
 801318e:	69a5      	ldr	r5, [r4, #24]
 8013190:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8013194:	3201      	adds	r2, #1
 8013196:	4296      	cmp	r6, r2
 8013198:	d1f4      	bne.n	8013184 <rcl_wait+0x29c>
 801319a:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 801319c:	2200      	movs	r2, #0
 801319e:	b91e      	cbnz	r6, 80131a8 <rcl_wait+0x2c0>
 80131a0:	e00d      	b.n	80131be <rcl_wait+0x2d6>
 80131a2:	3201      	adds	r2, #1
 80131a4:	42b2      	cmp	r2, r6
 80131a6:	d00a      	beq.n	80131be <rcl_wait+0x2d6>
 80131a8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80131aa:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80131ae:	2900      	cmp	r1, #0
 80131b0:	d1f7      	bne.n	80131a2 <rcl_wait+0x2ba>
 80131b2:	6a25      	ldr	r5, [r4, #32]
 80131b4:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 80131b8:	3201      	adds	r2, #1
 80131ba:	42b2      	cmp	r2, r6
 80131bc:	d1f4      	bne.n	80131a8 <rcl_wait+0x2c0>
 80131be:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80131c0:	2200      	movs	r2, #0
 80131c2:	b91e      	cbnz	r6, 80131cc <rcl_wait+0x2e4>
 80131c4:	e00d      	b.n	80131e2 <rcl_wait+0x2fa>
 80131c6:	3201      	adds	r2, #1
 80131c8:	42b2      	cmp	r2, r6
 80131ca:	d00a      	beq.n	80131e2 <rcl_wait+0x2fa>
 80131cc:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80131ce:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80131d2:	2900      	cmp	r1, #0
 80131d4:	d1f7      	bne.n	80131c6 <rcl_wait+0x2de>
 80131d6:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 80131d8:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 80131dc:	3201      	adds	r2, #1
 80131de:	42b2      	cmp	r2, r6
 80131e0:	d1f4      	bne.n	80131cc <rcl_wait+0x2e4>
 80131e2:	f1b8 0f02 	cmp.w	r8, #2
 80131e6:	f47f af43 	bne.w	8013070 <rcl_wait+0x188>
 80131ea:	f087 0701 	eor.w	r7, r7, #1
 80131ee:	0078      	lsls	r0, r7, #1
 80131f0:	e73e      	b.n	8013070 <rcl_wait+0x188>
 80131f2:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80131f6:	b019      	add	sp, #100	@ 0x64
 80131f8:	ecbd 8b02 	vpop	{d8}
 80131fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013200:	ffffffff 	.word	0xffffffff
 8013204:	7fffffff 	.word	0x7fffffff
 8013208:	465f      	mov	r7, fp
 801320a:	f1b8 0f01 	cmp.w	r8, #1
 801320e:	f177 0300 	sbcs.w	r3, r7, #0
 8013212:	db3a      	blt.n	801328a <rcl_wait+0x3a2>
 8013214:	2601      	movs	r6, #1
 8013216:	ad10      	add	r5, sp, #64	@ 0x40
 8013218:	f10d 0958 	add.w	r9, sp, #88	@ 0x58
 801321c:	f85a 0f04 	ldr.w	r0, [sl, #4]!
 8013220:	a908      	add	r1, sp, #32
 8013222:	b1a0      	cbz	r0, 801324e <rcl_wait+0x366>
 8013224:	f7fe fea2 	bl	8011f6c <rcl_clock_get_now>
 8013228:	2800      	cmp	r0, #0
 801322a:	f47f af21 	bne.w	8013070 <rcl_wait+0x188>
 801322e:	9a08      	ldr	r2, [sp, #32]
 8013230:	68ab      	ldr	r3, [r5, #8]
 8013232:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013234:	1a9b      	subs	r3, r3, r2
 8013236:	68ea      	ldr	r2, [r5, #12]
 8013238:	eb62 0201 	sbc.w	r2, r2, r1
 801323c:	4598      	cmp	r8, r3
 801323e:	eb77 0102 	sbcs.w	r1, r7, r2
 8013242:	bfba      	itte	lt
 8013244:	4643      	movlt	r3, r8
 8013246:	463a      	movlt	r2, r7
 8013248:	2601      	movge	r6, #1
 801324a:	4698      	mov	r8, r3
 801324c:	4617      	mov	r7, r2
 801324e:	3508      	adds	r5, #8
 8013250:	45a9      	cmp	r9, r5
 8013252:	d1e3      	bne.n	801321c <rcl_wait+0x334>
 8013254:	2f00      	cmp	r7, #0
 8013256:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8013258:	bfab      	itete	ge
 801325a:	4640      	movge	r0, r8
 801325c:	2000      	movlt	r0, #0
 801325e:	4639      	movge	r1, r7
 8013260:	2100      	movlt	r1, #0
 8013262:	2e00      	cmp	r6, #0
 8013264:	f43f af24 	beq.w	80130b0 <rcl_wait+0x1c8>
 8013268:	a30d      	add	r3, pc, #52	@ (adr r3, 80132a0 <rcl_wait+0x3b8>)
 801326a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801326e:	f7ed fd03 	bl	8000c78 <__aeabi_ldivmod>
 8013272:	ae08      	add	r6, sp, #32
 8013274:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8013278:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 801327c:	e718      	b.n	80130b0 <rcl_wait+0x1c8>
 801327e:	2001      	movs	r0, #1
 8013280:	b019      	add	sp, #100	@ 0x64
 8013282:	ecbd 8b02 	vpop	{d8}
 8013286:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801328a:	2600      	movs	r6, #0
 801328c:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8013290:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 8013294:	e7bf      	b.n	8013216 <rcl_wait+0x32e>
 8013296:	200b      	movs	r0, #11
 8013298:	4770      	bx	lr
 801329a:	bf00      	nop
 801329c:	f3af 8000 	nop.w
 80132a0:	3b9aca00 	.word	0x3b9aca00
 80132a4:	00000000 	.word	0x00000000

080132a8 <rcl_action_take_goal_response>:
 80132a8:	b3b0      	cbz	r0, 8013318 <rcl_action_take_goal_response+0x70>
 80132aa:	b570      	push	{r4, r5, r6, lr}
 80132ac:	4604      	mov	r4, r0
 80132ae:	6800      	ldr	r0, [r0, #0]
 80132b0:	b368      	cbz	r0, 801330e <rcl_action_take_goal_response+0x66>
 80132b2:	460d      	mov	r5, r1
 80132b4:	4616      	mov	r6, r2
 80132b6:	f7fd fe7b 	bl	8010fb0 <rcl_client_is_valid>
 80132ba:	b330      	cbz	r0, 801330a <rcl_action_take_goal_response+0x62>
 80132bc:	6820      	ldr	r0, [r4, #0]
 80132be:	3004      	adds	r0, #4
 80132c0:	f7fd fe76 	bl	8010fb0 <rcl_client_is_valid>
 80132c4:	b308      	cbz	r0, 801330a <rcl_action_take_goal_response+0x62>
 80132c6:	6820      	ldr	r0, [r4, #0]
 80132c8:	3008      	adds	r0, #8
 80132ca:	f7fd fe71 	bl	8010fb0 <rcl_client_is_valid>
 80132ce:	b1e0      	cbz	r0, 801330a <rcl_action_take_goal_response+0x62>
 80132d0:	6820      	ldr	r0, [r4, #0]
 80132d2:	300c      	adds	r0, #12
 80132d4:	f7fe fdae 	bl	8011e34 <rcl_subscription_is_valid>
 80132d8:	b1b8      	cbz	r0, 801330a <rcl_action_take_goal_response+0x62>
 80132da:	6820      	ldr	r0, [r4, #0]
 80132dc:	3010      	adds	r0, #16
 80132de:	f7fe fda9 	bl	8011e34 <rcl_subscription_is_valid>
 80132e2:	b190      	cbz	r0, 801330a <rcl_action_take_goal_response+0x62>
 80132e4:	b1b5      	cbz	r5, 8013314 <rcl_action_take_goal_response+0x6c>
 80132e6:	b1ae      	cbz	r6, 8013314 <rcl_action_take_goal_response+0x6c>
 80132e8:	6820      	ldr	r0, [r4, #0]
 80132ea:	4632      	mov	r2, r6
 80132ec:	4629      	mov	r1, r5
 80132ee:	f7fd fdf3 	bl	8010ed8 <rcl_take_response>
 80132f2:	b148      	cbz	r0, 8013308 <rcl_action_take_goal_response+0x60>
 80132f4:	280a      	cmp	r0, #10
 80132f6:	d007      	beq.n	8013308 <rcl_action_take_goal_response+0x60>
 80132f8:	f240 12f5 	movw	r2, #501	@ 0x1f5
 80132fc:	f241 0307 	movw	r3, #4103	@ 0x1007
 8013300:	4290      	cmp	r0, r2
 8013302:	bf0c      	ite	eq
 8013304:	4618      	moveq	r0, r3
 8013306:	2001      	movne	r0, #1
 8013308:	bd70      	pop	{r4, r5, r6, pc}
 801330a:	f7f8 ffe5 	bl	800c2d8 <rcutils_reset_error>
 801330e:	f241 0006 	movw	r0, #4102	@ 0x1006
 8013312:	bd70      	pop	{r4, r5, r6, pc}
 8013314:	200b      	movs	r0, #11
 8013316:	bd70      	pop	{r4, r5, r6, pc}
 8013318:	f241 0006 	movw	r0, #4102	@ 0x1006
 801331c:	4770      	bx	lr
 801331e:	bf00      	nop

08013320 <rcl_action_send_result_request>:
 8013320:	b378      	cbz	r0, 8013382 <rcl_action_send_result_request+0x62>
 8013322:	b570      	push	{r4, r5, r6, lr}
 8013324:	4604      	mov	r4, r0
 8013326:	6800      	ldr	r0, [r0, #0]
 8013328:	b330      	cbz	r0, 8013378 <rcl_action_send_result_request+0x58>
 801332a:	460d      	mov	r5, r1
 801332c:	4616      	mov	r6, r2
 801332e:	f7fd fe3f 	bl	8010fb0 <rcl_client_is_valid>
 8013332:	b1f8      	cbz	r0, 8013374 <rcl_action_send_result_request+0x54>
 8013334:	6820      	ldr	r0, [r4, #0]
 8013336:	3004      	adds	r0, #4
 8013338:	f7fd fe3a 	bl	8010fb0 <rcl_client_is_valid>
 801333c:	b1d0      	cbz	r0, 8013374 <rcl_action_send_result_request+0x54>
 801333e:	6820      	ldr	r0, [r4, #0]
 8013340:	3008      	adds	r0, #8
 8013342:	f7fd fe35 	bl	8010fb0 <rcl_client_is_valid>
 8013346:	b1a8      	cbz	r0, 8013374 <rcl_action_send_result_request+0x54>
 8013348:	6820      	ldr	r0, [r4, #0]
 801334a:	300c      	adds	r0, #12
 801334c:	f7fe fd72 	bl	8011e34 <rcl_subscription_is_valid>
 8013350:	b180      	cbz	r0, 8013374 <rcl_action_send_result_request+0x54>
 8013352:	6820      	ldr	r0, [r4, #0]
 8013354:	3010      	adds	r0, #16
 8013356:	f7fe fd6d 	bl	8011e34 <rcl_subscription_is_valid>
 801335a:	b158      	cbz	r0, 8013374 <rcl_action_send_result_request+0x54>
 801335c:	b17d      	cbz	r5, 801337e <rcl_action_send_result_request+0x5e>
 801335e:	b176      	cbz	r6, 801337e <rcl_action_send_result_request+0x5e>
 8013360:	6820      	ldr	r0, [r4, #0]
 8013362:	4632      	mov	r2, r6
 8013364:	4629      	mov	r1, r5
 8013366:	3008      	adds	r0, #8
 8013368:	f7fd fd64 	bl	8010e34 <rcl_send_request>
 801336c:	3800      	subs	r0, #0
 801336e:	bf18      	it	ne
 8013370:	2001      	movne	r0, #1
 8013372:	bd70      	pop	{r4, r5, r6, pc}
 8013374:	f7f8 ffb0 	bl	800c2d8 <rcutils_reset_error>
 8013378:	f241 0006 	movw	r0, #4102	@ 0x1006
 801337c:	bd70      	pop	{r4, r5, r6, pc}
 801337e:	200b      	movs	r0, #11
 8013380:	bd70      	pop	{r4, r5, r6, pc}
 8013382:	f241 0006 	movw	r0, #4102	@ 0x1006
 8013386:	4770      	bx	lr

08013388 <rcl_action_take_result_response>:
 8013388:	2800      	cmp	r0, #0
 801338a:	d037      	beq.n	80133fc <rcl_action_take_result_response+0x74>
 801338c:	b570      	push	{r4, r5, r6, lr}
 801338e:	4604      	mov	r4, r0
 8013390:	6800      	ldr	r0, [r0, #0]
 8013392:	b370      	cbz	r0, 80133f2 <rcl_action_take_result_response+0x6a>
 8013394:	460d      	mov	r5, r1
 8013396:	4616      	mov	r6, r2
 8013398:	f7fd fe0a 	bl	8010fb0 <rcl_client_is_valid>
 801339c:	b338      	cbz	r0, 80133ee <rcl_action_take_result_response+0x66>
 801339e:	6820      	ldr	r0, [r4, #0]
 80133a0:	3004      	adds	r0, #4
 80133a2:	f7fd fe05 	bl	8010fb0 <rcl_client_is_valid>
 80133a6:	b310      	cbz	r0, 80133ee <rcl_action_take_result_response+0x66>
 80133a8:	6820      	ldr	r0, [r4, #0]
 80133aa:	3008      	adds	r0, #8
 80133ac:	f7fd fe00 	bl	8010fb0 <rcl_client_is_valid>
 80133b0:	b1e8      	cbz	r0, 80133ee <rcl_action_take_result_response+0x66>
 80133b2:	6820      	ldr	r0, [r4, #0]
 80133b4:	300c      	adds	r0, #12
 80133b6:	f7fe fd3d 	bl	8011e34 <rcl_subscription_is_valid>
 80133ba:	b1c0      	cbz	r0, 80133ee <rcl_action_take_result_response+0x66>
 80133bc:	6820      	ldr	r0, [r4, #0]
 80133be:	3010      	adds	r0, #16
 80133c0:	f7fe fd38 	bl	8011e34 <rcl_subscription_is_valid>
 80133c4:	b198      	cbz	r0, 80133ee <rcl_action_take_result_response+0x66>
 80133c6:	b1bd      	cbz	r5, 80133f8 <rcl_action_take_result_response+0x70>
 80133c8:	b1b6      	cbz	r6, 80133f8 <rcl_action_take_result_response+0x70>
 80133ca:	6820      	ldr	r0, [r4, #0]
 80133cc:	4632      	mov	r2, r6
 80133ce:	4629      	mov	r1, r5
 80133d0:	3008      	adds	r0, #8
 80133d2:	f7fd fd81 	bl	8010ed8 <rcl_take_response>
 80133d6:	b148      	cbz	r0, 80133ec <rcl_action_take_result_response+0x64>
 80133d8:	280a      	cmp	r0, #10
 80133da:	d007      	beq.n	80133ec <rcl_action_take_result_response+0x64>
 80133dc:	f240 12f5 	movw	r2, #501	@ 0x1f5
 80133e0:	f241 0307 	movw	r3, #4103	@ 0x1007
 80133e4:	4290      	cmp	r0, r2
 80133e6:	bf0c      	ite	eq
 80133e8:	4618      	moveq	r0, r3
 80133ea:	2001      	movne	r0, #1
 80133ec:	bd70      	pop	{r4, r5, r6, pc}
 80133ee:	f7f8 ff73 	bl	800c2d8 <rcutils_reset_error>
 80133f2:	f241 0006 	movw	r0, #4102	@ 0x1006
 80133f6:	bd70      	pop	{r4, r5, r6, pc}
 80133f8:	200b      	movs	r0, #11
 80133fa:	bd70      	pop	{r4, r5, r6, pc}
 80133fc:	f241 0006 	movw	r0, #4102	@ 0x1006
 8013400:	4770      	bx	lr
 8013402:	bf00      	nop

08013404 <rcl_action_take_cancel_response>:
 8013404:	2800      	cmp	r0, #0
 8013406:	d037      	beq.n	8013478 <rcl_action_take_cancel_response+0x74>
 8013408:	b570      	push	{r4, r5, r6, lr}
 801340a:	4604      	mov	r4, r0
 801340c:	6800      	ldr	r0, [r0, #0]
 801340e:	b370      	cbz	r0, 801346e <rcl_action_take_cancel_response+0x6a>
 8013410:	460d      	mov	r5, r1
 8013412:	4616      	mov	r6, r2
 8013414:	f7fd fdcc 	bl	8010fb0 <rcl_client_is_valid>
 8013418:	b338      	cbz	r0, 801346a <rcl_action_take_cancel_response+0x66>
 801341a:	6820      	ldr	r0, [r4, #0]
 801341c:	3004      	adds	r0, #4
 801341e:	f7fd fdc7 	bl	8010fb0 <rcl_client_is_valid>
 8013422:	b310      	cbz	r0, 801346a <rcl_action_take_cancel_response+0x66>
 8013424:	6820      	ldr	r0, [r4, #0]
 8013426:	3008      	adds	r0, #8
 8013428:	f7fd fdc2 	bl	8010fb0 <rcl_client_is_valid>
 801342c:	b1e8      	cbz	r0, 801346a <rcl_action_take_cancel_response+0x66>
 801342e:	6820      	ldr	r0, [r4, #0]
 8013430:	300c      	adds	r0, #12
 8013432:	f7fe fcff 	bl	8011e34 <rcl_subscription_is_valid>
 8013436:	b1c0      	cbz	r0, 801346a <rcl_action_take_cancel_response+0x66>
 8013438:	6820      	ldr	r0, [r4, #0]
 801343a:	3010      	adds	r0, #16
 801343c:	f7fe fcfa 	bl	8011e34 <rcl_subscription_is_valid>
 8013440:	b198      	cbz	r0, 801346a <rcl_action_take_cancel_response+0x66>
 8013442:	b1bd      	cbz	r5, 8013474 <rcl_action_take_cancel_response+0x70>
 8013444:	b1b6      	cbz	r6, 8013474 <rcl_action_take_cancel_response+0x70>
 8013446:	6820      	ldr	r0, [r4, #0]
 8013448:	4632      	mov	r2, r6
 801344a:	4629      	mov	r1, r5
 801344c:	3004      	adds	r0, #4
 801344e:	f7fd fd43 	bl	8010ed8 <rcl_take_response>
 8013452:	b148      	cbz	r0, 8013468 <rcl_action_take_cancel_response+0x64>
 8013454:	280a      	cmp	r0, #10
 8013456:	d007      	beq.n	8013468 <rcl_action_take_cancel_response+0x64>
 8013458:	f240 12f5 	movw	r2, #501	@ 0x1f5
 801345c:	f241 0307 	movw	r3, #4103	@ 0x1007
 8013460:	4290      	cmp	r0, r2
 8013462:	bf0c      	ite	eq
 8013464:	4618      	moveq	r0, r3
 8013466:	2001      	movne	r0, #1
 8013468:	bd70      	pop	{r4, r5, r6, pc}
 801346a:	f7f8 ff35 	bl	800c2d8 <rcutils_reset_error>
 801346e:	f241 0006 	movw	r0, #4102	@ 0x1006
 8013472:	bd70      	pop	{r4, r5, r6, pc}
 8013474:	200b      	movs	r0, #11
 8013476:	bd70      	pop	{r4, r5, r6, pc}
 8013478:	f241 0006 	movw	r0, #4102	@ 0x1006
 801347c:	4770      	bx	lr
 801347e:	bf00      	nop

08013480 <rcl_action_take_feedback>:
 8013480:	2800      	cmp	r0, #0
 8013482:	d037      	beq.n	80134f4 <rcl_action_take_feedback+0x74>
 8013484:	b530      	push	{r4, r5, lr}
 8013486:	4604      	mov	r4, r0
 8013488:	6800      	ldr	r0, [r0, #0]
 801348a:	b08f      	sub	sp, #60	@ 0x3c
 801348c:	b358      	cbz	r0, 80134e6 <rcl_action_take_feedback+0x66>
 801348e:	460d      	mov	r5, r1
 8013490:	f7fd fd8e 	bl	8010fb0 <rcl_client_is_valid>
 8013494:	b328      	cbz	r0, 80134e2 <rcl_action_take_feedback+0x62>
 8013496:	6820      	ldr	r0, [r4, #0]
 8013498:	3004      	adds	r0, #4
 801349a:	f7fd fd89 	bl	8010fb0 <rcl_client_is_valid>
 801349e:	b300      	cbz	r0, 80134e2 <rcl_action_take_feedback+0x62>
 80134a0:	6820      	ldr	r0, [r4, #0]
 80134a2:	3008      	adds	r0, #8
 80134a4:	f7fd fd84 	bl	8010fb0 <rcl_client_is_valid>
 80134a8:	b1d8      	cbz	r0, 80134e2 <rcl_action_take_feedback+0x62>
 80134aa:	6820      	ldr	r0, [r4, #0]
 80134ac:	300c      	adds	r0, #12
 80134ae:	f7fe fcc1 	bl	8011e34 <rcl_subscription_is_valid>
 80134b2:	b1b0      	cbz	r0, 80134e2 <rcl_action_take_feedback+0x62>
 80134b4:	6820      	ldr	r0, [r4, #0]
 80134b6:	3010      	adds	r0, #16
 80134b8:	f7fe fcbc 	bl	8011e34 <rcl_subscription_is_valid>
 80134bc:	b188      	cbz	r0, 80134e2 <rcl_action_take_feedback+0x62>
 80134be:	b1b5      	cbz	r5, 80134ee <rcl_action_take_feedback+0x6e>
 80134c0:	6820      	ldr	r0, [r4, #0]
 80134c2:	2300      	movs	r3, #0
 80134c4:	466a      	mov	r2, sp
 80134c6:	4629      	mov	r1, r5
 80134c8:	300c      	adds	r0, #12
 80134ca:	f7fe fc55 	bl	8011d78 <rcl_take>
 80134ce:	b160      	cbz	r0, 80134ea <rcl_action_take_feedback+0x6a>
 80134d0:	f240 1391 	movw	r3, #401	@ 0x191
 80134d4:	4298      	cmp	r0, r3
 80134d6:	d010      	beq.n	80134fa <rcl_action_take_feedback+0x7a>
 80134d8:	280a      	cmp	r0, #10
 80134da:	bf18      	it	ne
 80134dc:	2001      	movne	r0, #1
 80134de:	b00f      	add	sp, #60	@ 0x3c
 80134e0:	bd30      	pop	{r4, r5, pc}
 80134e2:	f7f8 fef9 	bl	800c2d8 <rcutils_reset_error>
 80134e6:	f241 0006 	movw	r0, #4102	@ 0x1006
 80134ea:	b00f      	add	sp, #60	@ 0x3c
 80134ec:	bd30      	pop	{r4, r5, pc}
 80134ee:	200b      	movs	r0, #11
 80134f0:	b00f      	add	sp, #60	@ 0x3c
 80134f2:	bd30      	pop	{r4, r5, pc}
 80134f4:	f241 0006 	movw	r0, #4102	@ 0x1006
 80134f8:	4770      	bx	lr
 80134fa:	f241 0007 	movw	r0, #4103	@ 0x1007
 80134fe:	e7f4      	b.n	80134ea <rcl_action_take_feedback+0x6a>

08013500 <rcl_action_wait_set_add_action_client>:
 8013500:	2800      	cmp	r0, #0
 8013502:	d045      	beq.n	8013590 <rcl_action_wait_set_add_action_client+0x90>
 8013504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013506:	460c      	mov	r4, r1
 8013508:	2900      	cmp	r1, #0
 801350a:	d03e      	beq.n	801358a <rcl_action_wait_set_add_action_client+0x8a>
 801350c:	4605      	mov	r5, r0
 801350e:	6808      	ldr	r0, [r1, #0]
 8013510:	2800      	cmp	r0, #0
 8013512:	d03a      	beq.n	801358a <rcl_action_wait_set_add_action_client+0x8a>
 8013514:	4617      	mov	r7, r2
 8013516:	461e      	mov	r6, r3
 8013518:	f7fd fd4a 	bl	8010fb0 <rcl_client_is_valid>
 801351c:	b398      	cbz	r0, 8013586 <rcl_action_wait_set_add_action_client+0x86>
 801351e:	6820      	ldr	r0, [r4, #0]
 8013520:	3004      	adds	r0, #4
 8013522:	f7fd fd45 	bl	8010fb0 <rcl_client_is_valid>
 8013526:	b370      	cbz	r0, 8013586 <rcl_action_wait_set_add_action_client+0x86>
 8013528:	6820      	ldr	r0, [r4, #0]
 801352a:	3008      	adds	r0, #8
 801352c:	f7fd fd40 	bl	8010fb0 <rcl_client_is_valid>
 8013530:	b348      	cbz	r0, 8013586 <rcl_action_wait_set_add_action_client+0x86>
 8013532:	6820      	ldr	r0, [r4, #0]
 8013534:	300c      	adds	r0, #12
 8013536:	f7fe fc7d 	bl	8011e34 <rcl_subscription_is_valid>
 801353a:	b320      	cbz	r0, 8013586 <rcl_action_wait_set_add_action_client+0x86>
 801353c:	6820      	ldr	r0, [r4, #0]
 801353e:	3010      	adds	r0, #16
 8013540:	f7fe fc78 	bl	8011e34 <rcl_subscription_is_valid>
 8013544:	b1f8      	cbz	r0, 8013586 <rcl_action_wait_set_add_action_client+0x86>
 8013546:	6821      	ldr	r1, [r4, #0]
 8013548:	4628      	mov	r0, r5
 801354a:	f501 72e2 	add.w	r2, r1, #452	@ 0x1c4
 801354e:	f7ff fc71 	bl	8012e34 <rcl_wait_set_add_client>
 8013552:	b9b8      	cbnz	r0, 8013584 <rcl_action_wait_set_add_action_client+0x84>
 8013554:	6821      	ldr	r1, [r4, #0]
 8013556:	4628      	mov	r0, r5
 8013558:	f501 72e4 	add.w	r2, r1, #456	@ 0x1c8
 801355c:	3104      	adds	r1, #4
 801355e:	f7ff fc69 	bl	8012e34 <rcl_wait_set_add_client>
 8013562:	b978      	cbnz	r0, 8013584 <rcl_action_wait_set_add_action_client+0x84>
 8013564:	6821      	ldr	r1, [r4, #0]
 8013566:	4628      	mov	r0, r5
 8013568:	f501 72e6 	add.w	r2, r1, #460	@ 0x1cc
 801356c:	3108      	adds	r1, #8
 801356e:	f7ff fc61 	bl	8012e34 <rcl_wait_set_add_client>
 8013572:	b938      	cbnz	r0, 8013584 <rcl_action_wait_set_add_action_client+0x84>
 8013574:	6821      	ldr	r1, [r4, #0]
 8013576:	4628      	mov	r0, r5
 8013578:	f501 72e8 	add.w	r2, r1, #464	@ 0x1d0
 801357c:	310c      	adds	r1, #12
 801357e:	f7ff f903 	bl	8012788 <rcl_wait_set_add_subscription>
 8013582:	b140      	cbz	r0, 8013596 <rcl_action_wait_set_add_action_client+0x96>
 8013584:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013586:	f7f8 fea7 	bl	800c2d8 <rcutils_reset_error>
 801358a:	f241 0006 	movw	r0, #4102	@ 0x1006
 801358e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013590:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8013594:	4770      	bx	lr
 8013596:	6821      	ldr	r1, [r4, #0]
 8013598:	4628      	mov	r0, r5
 801359a:	f501 72ea 	add.w	r2, r1, #468	@ 0x1d4
 801359e:	3110      	adds	r1, #16
 80135a0:	f7ff f8f2 	bl	8012788 <rcl_wait_set_add_subscription>
 80135a4:	2800      	cmp	r0, #0
 80135a6:	d1ed      	bne.n	8013584 <rcl_action_wait_set_add_action_client+0x84>
 80135a8:	b11f      	cbz	r7, 80135b2 <rcl_action_wait_set_add_action_client+0xb2>
 80135aa:	6823      	ldr	r3, [r4, #0]
 80135ac:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 80135b0:	603b      	str	r3, [r7, #0]
 80135b2:	2e00      	cmp	r6, #0
 80135b4:	d0e6      	beq.n	8013584 <rcl_action_wait_set_add_action_client+0x84>
 80135b6:	6823      	ldr	r3, [r4, #0]
 80135b8:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 80135bc:	6033      	str	r3, [r6, #0]
 80135be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080135c0 <rcl_action_client_wait_set_get_entities_ready>:
 80135c0:	2800      	cmp	r0, #0
 80135c2:	f000 8089 	beq.w	80136d8 <rcl_action_client_wait_set_get_entities_ready+0x118>
 80135c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80135ca:	460c      	mov	r4, r1
 80135cc:	2900      	cmp	r1, #0
 80135ce:	d079      	beq.n	80136c4 <rcl_action_client_wait_set_get_entities_ready+0x104>
 80135d0:	4605      	mov	r5, r0
 80135d2:	6808      	ldr	r0, [r1, #0]
 80135d4:	2800      	cmp	r0, #0
 80135d6:	d075      	beq.n	80136c4 <rcl_action_client_wait_set_get_entities_ready+0x104>
 80135d8:	4616      	mov	r6, r2
 80135da:	461f      	mov	r7, r3
 80135dc:	f7fd fce8 	bl	8010fb0 <rcl_client_is_valid>
 80135e0:	2800      	cmp	r0, #0
 80135e2:	d06d      	beq.n	80136c0 <rcl_action_client_wait_set_get_entities_ready+0x100>
 80135e4:	6820      	ldr	r0, [r4, #0]
 80135e6:	3004      	adds	r0, #4
 80135e8:	f7fd fce2 	bl	8010fb0 <rcl_client_is_valid>
 80135ec:	2800      	cmp	r0, #0
 80135ee:	d067      	beq.n	80136c0 <rcl_action_client_wait_set_get_entities_ready+0x100>
 80135f0:	6820      	ldr	r0, [r4, #0]
 80135f2:	3008      	adds	r0, #8
 80135f4:	f7fd fcdc 	bl	8010fb0 <rcl_client_is_valid>
 80135f8:	2800      	cmp	r0, #0
 80135fa:	d061      	beq.n	80136c0 <rcl_action_client_wait_set_get_entities_ready+0x100>
 80135fc:	6820      	ldr	r0, [r4, #0]
 80135fe:	300c      	adds	r0, #12
 8013600:	f7fe fc18 	bl	8011e34 <rcl_subscription_is_valid>
 8013604:	2800      	cmp	r0, #0
 8013606:	d05b      	beq.n	80136c0 <rcl_action_client_wait_set_get_entities_ready+0x100>
 8013608:	6820      	ldr	r0, [r4, #0]
 801360a:	3010      	adds	r0, #16
 801360c:	f7fe fc12 	bl	8011e34 <rcl_subscription_is_valid>
 8013610:	2800      	cmp	r0, #0
 8013612:	d055      	beq.n	80136c0 <rcl_action_client_wait_set_get_entities_ready+0x100>
 8013614:	2e00      	cmp	r6, #0
 8013616:	d05c      	beq.n	80136d2 <rcl_action_client_wait_set_get_entities_ready+0x112>
 8013618:	2f00      	cmp	r7, #0
 801361a:	d05a      	beq.n	80136d2 <rcl_action_client_wait_set_get_entities_ready+0x112>
 801361c:	9b06      	ldr	r3, [sp, #24]
 801361e:	2b00      	cmp	r3, #0
 8013620:	d057      	beq.n	80136d2 <rcl_action_client_wait_set_get_entities_ready+0x112>
 8013622:	9b07      	ldr	r3, [sp, #28]
 8013624:	2b00      	cmp	r3, #0
 8013626:	d054      	beq.n	80136d2 <rcl_action_client_wait_set_get_entities_ready+0x112>
 8013628:	9b08      	ldr	r3, [sp, #32]
 801362a:	2b00      	cmp	r3, #0
 801362c:	d051      	beq.n	80136d2 <rcl_action_client_wait_set_get_entities_ready+0x112>
 801362e:	6823      	ldr	r3, [r4, #0]
 8013630:	686a      	ldr	r2, [r5, #4]
 8013632:	f8d3 11d0 	ldr.w	r1, [r3, #464]	@ 0x1d0
 8013636:	428a      	cmp	r2, r1
 8013638:	d948      	bls.n	80136cc <rcl_action_client_wait_set_get_entities_ready+0x10c>
 801363a:	f8d3 01d4 	ldr.w	r0, [r3, #468]	@ 0x1d4
 801363e:	4282      	cmp	r2, r0
 8013640:	d944      	bls.n	80136cc <rcl_action_client_wait_set_get_entities_ready+0x10c>
 8013642:	f8d3 41c4 	ldr.w	r4, [r3, #452]	@ 0x1c4
 8013646:	69ea      	ldr	r2, [r5, #28]
 8013648:	42a2      	cmp	r2, r4
 801364a:	d93f      	bls.n	80136cc <rcl_action_client_wait_set_get_entities_ready+0x10c>
 801364c:	f8d3 c1c8 	ldr.w	ip, [r3, #456]	@ 0x1c8
 8013650:	4562      	cmp	r2, ip
 8013652:	d93b      	bls.n	80136cc <rcl_action_client_wait_set_get_entities_ready+0x10c>
 8013654:	f8d3 e1cc 	ldr.w	lr, [r3, #460]	@ 0x1cc
 8013658:	4572      	cmp	r2, lr
 801365a:	d937      	bls.n	80136cc <rcl_action_client_wait_set_get_entities_ready+0x10c>
 801365c:	69aa      	ldr	r2, [r5, #24]
 801365e:	682d      	ldr	r5, [r5, #0]
 8013660:	f852 8024 	ldr.w	r8, [r2, r4, lsl #2]
 8013664:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
 8013668:	f855 5021 	ldr.w	r5, [r5, r1, lsl #2]
 801366c:	f852 102c 	ldr.w	r1, [r2, ip, lsl #2]
 8013670:	f852 202e 	ldr.w	r2, [r2, lr, lsl #2]
 8013674:	f103 0c0c 	add.w	ip, r3, #12
 8013678:	eba5 050c 	sub.w	r5, r5, ip
 801367c:	fab5 f585 	clz	r5, r5
 8013680:	096d      	lsrs	r5, r5, #5
 8013682:	7035      	strb	r5, [r6, #0]
 8013684:	f103 0510 	add.w	r5, r3, #16
 8013688:	1b64      	subs	r4, r4, r5
 801368a:	fab4 f484 	clz	r4, r4
 801368e:	0964      	lsrs	r4, r4, #5
 8013690:	703c      	strb	r4, [r7, #0]
 8013692:	eba3 0008 	sub.w	r0, r3, r8
 8013696:	1d1c      	adds	r4, r3, #4
 8013698:	3308      	adds	r3, #8
 801369a:	1ad3      	subs	r3, r2, r3
 801369c:	fab0 f080 	clz	r0, r0
 80136a0:	9a06      	ldr	r2, [sp, #24]
 80136a2:	0940      	lsrs	r0, r0, #5
 80136a4:	1b09      	subs	r1, r1, r4
 80136a6:	7010      	strb	r0, [r2, #0]
 80136a8:	fab1 f181 	clz	r1, r1
 80136ac:	9a07      	ldr	r2, [sp, #28]
 80136ae:	0949      	lsrs	r1, r1, #5
 80136b0:	7011      	strb	r1, [r2, #0]
 80136b2:	fab3 f383 	clz	r3, r3
 80136b6:	9a08      	ldr	r2, [sp, #32]
 80136b8:	095b      	lsrs	r3, r3, #5
 80136ba:	2000      	movs	r0, #0
 80136bc:	7013      	strb	r3, [r2, #0]
 80136be:	e003      	b.n	80136c8 <rcl_action_client_wait_set_get_entities_ready+0x108>
 80136c0:	f7f8 fe0a 	bl	800c2d8 <rcutils_reset_error>
 80136c4:	f241 0006 	movw	r0, #4102	@ 0x1006
 80136c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80136cc:	2001      	movs	r0, #1
 80136ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80136d2:	200b      	movs	r0, #11
 80136d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80136d8:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80136dc:	4770      	bx	lr
 80136de:	bf00      	nop

080136e0 <rcl_action_take_goal_request>:
 80136e0:	b3b0      	cbz	r0, 8013750 <rcl_action_take_goal_request+0x70>
 80136e2:	b570      	push	{r4, r5, r6, lr}
 80136e4:	4604      	mov	r4, r0
 80136e6:	6800      	ldr	r0, [r0, #0]
 80136e8:	b368      	cbz	r0, 8013746 <rcl_action_take_goal_request+0x66>
 80136ea:	460d      	mov	r5, r1
 80136ec:	4616      	mov	r6, r2
 80136ee:	f7fe f9ef 	bl	8011ad0 <rcl_service_is_valid>
 80136f2:	b330      	cbz	r0, 8013742 <rcl_action_take_goal_request+0x62>
 80136f4:	6820      	ldr	r0, [r4, #0]
 80136f6:	3004      	adds	r0, #4
 80136f8:	f7fe f9ea 	bl	8011ad0 <rcl_service_is_valid>
 80136fc:	b308      	cbz	r0, 8013742 <rcl_action_take_goal_request+0x62>
 80136fe:	6820      	ldr	r0, [r4, #0]
 8013700:	3008      	adds	r0, #8
 8013702:	f7fe f9e5 	bl	8011ad0 <rcl_service_is_valid>
 8013706:	b1e0      	cbz	r0, 8013742 <rcl_action_take_goal_request+0x62>
 8013708:	6820      	ldr	r0, [r4, #0]
 801370a:	300c      	adds	r0, #12
 801370c:	f7f7 fe4a 	bl	800b3a4 <rcl_publisher_is_valid>
 8013710:	b1b8      	cbz	r0, 8013742 <rcl_action_take_goal_request+0x62>
 8013712:	6820      	ldr	r0, [r4, #0]
 8013714:	3010      	adds	r0, #16
 8013716:	f7f7 fe45 	bl	800b3a4 <rcl_publisher_is_valid>
 801371a:	b190      	cbz	r0, 8013742 <rcl_action_take_goal_request+0x62>
 801371c:	b1b5      	cbz	r5, 801374c <rcl_action_take_goal_request+0x6c>
 801371e:	b1ae      	cbz	r6, 801374c <rcl_action_take_goal_request+0x6c>
 8013720:	6820      	ldr	r0, [r4, #0]
 8013722:	4632      	mov	r2, r6
 8013724:	4629      	mov	r1, r5
 8013726:	f7fe f953 	bl	80119d0 <rcl_take_request>
 801372a:	b148      	cbz	r0, 8013740 <rcl_action_take_goal_request+0x60>
 801372c:	280a      	cmp	r0, #10
 801372e:	d007      	beq.n	8013740 <rcl_action_take_goal_request+0x60>
 8013730:	f240 2259 	movw	r2, #601	@ 0x259
 8013734:	f241 0369 	movw	r3, #4201	@ 0x1069
 8013738:	4290      	cmp	r0, r2
 801373a:	bf0c      	ite	eq
 801373c:	4618      	moveq	r0, r3
 801373e:	2001      	movne	r0, #1
 8013740:	bd70      	pop	{r4, r5, r6, pc}
 8013742:	f7f8 fdc9 	bl	800c2d8 <rcutils_reset_error>
 8013746:	f241 0068 	movw	r0, #4200	@ 0x1068
 801374a:	bd70      	pop	{r4, r5, r6, pc}
 801374c:	200b      	movs	r0, #11
 801374e:	bd70      	pop	{r4, r5, r6, pc}
 8013750:	f241 0068 	movw	r0, #4200	@ 0x1068
 8013754:	4770      	bx	lr
 8013756:	bf00      	nop

08013758 <rcl_action_send_goal_response>:
 8013758:	b378      	cbz	r0, 80137ba <rcl_action_send_goal_response+0x62>
 801375a:	b570      	push	{r4, r5, r6, lr}
 801375c:	4604      	mov	r4, r0
 801375e:	6800      	ldr	r0, [r0, #0]
 8013760:	b330      	cbz	r0, 80137b0 <rcl_action_send_goal_response+0x58>
 8013762:	460d      	mov	r5, r1
 8013764:	4616      	mov	r6, r2
 8013766:	f7fe f9b3 	bl	8011ad0 <rcl_service_is_valid>
 801376a:	b1f8      	cbz	r0, 80137ac <rcl_action_send_goal_response+0x54>
 801376c:	6820      	ldr	r0, [r4, #0]
 801376e:	3004      	adds	r0, #4
 8013770:	f7fe f9ae 	bl	8011ad0 <rcl_service_is_valid>
 8013774:	b1d0      	cbz	r0, 80137ac <rcl_action_send_goal_response+0x54>
 8013776:	6820      	ldr	r0, [r4, #0]
 8013778:	3008      	adds	r0, #8
 801377a:	f7fe f9a9 	bl	8011ad0 <rcl_service_is_valid>
 801377e:	b1a8      	cbz	r0, 80137ac <rcl_action_send_goal_response+0x54>
 8013780:	6820      	ldr	r0, [r4, #0]
 8013782:	300c      	adds	r0, #12
 8013784:	f7f7 fe0e 	bl	800b3a4 <rcl_publisher_is_valid>
 8013788:	b180      	cbz	r0, 80137ac <rcl_action_send_goal_response+0x54>
 801378a:	6820      	ldr	r0, [r4, #0]
 801378c:	3010      	adds	r0, #16
 801378e:	f7f7 fe09 	bl	800b3a4 <rcl_publisher_is_valid>
 8013792:	b158      	cbz	r0, 80137ac <rcl_action_send_goal_response+0x54>
 8013794:	b17d      	cbz	r5, 80137b6 <rcl_action_send_goal_response+0x5e>
 8013796:	b176      	cbz	r6, 80137b6 <rcl_action_send_goal_response+0x5e>
 8013798:	6820      	ldr	r0, [r4, #0]
 801379a:	4632      	mov	r2, r6
 801379c:	4629      	mov	r1, r5
 801379e:	f7fe f967 	bl	8011a70 <rcl_send_response>
 80137a2:	b110      	cbz	r0, 80137aa <rcl_action_send_goal_response+0x52>
 80137a4:	2802      	cmp	r0, #2
 80137a6:	bf18      	it	ne
 80137a8:	2001      	movne	r0, #1
 80137aa:	bd70      	pop	{r4, r5, r6, pc}
 80137ac:	f7f8 fd94 	bl	800c2d8 <rcutils_reset_error>
 80137b0:	f241 0068 	movw	r0, #4200	@ 0x1068
 80137b4:	bd70      	pop	{r4, r5, r6, pc}
 80137b6:	200b      	movs	r0, #11
 80137b8:	bd70      	pop	{r4, r5, r6, pc}
 80137ba:	f241 0068 	movw	r0, #4200	@ 0x1068
 80137be:	4770      	bx	lr

080137c0 <rcl_action_take_result_request>:
 80137c0:	2800      	cmp	r0, #0
 80137c2:	d037      	beq.n	8013834 <rcl_action_take_result_request+0x74>
 80137c4:	b570      	push	{r4, r5, r6, lr}
 80137c6:	4604      	mov	r4, r0
 80137c8:	6800      	ldr	r0, [r0, #0]
 80137ca:	b370      	cbz	r0, 801382a <rcl_action_take_result_request+0x6a>
 80137cc:	460d      	mov	r5, r1
 80137ce:	4616      	mov	r6, r2
 80137d0:	f7fe f97e 	bl	8011ad0 <rcl_service_is_valid>
 80137d4:	b338      	cbz	r0, 8013826 <rcl_action_take_result_request+0x66>
 80137d6:	6820      	ldr	r0, [r4, #0]
 80137d8:	3004      	adds	r0, #4
 80137da:	f7fe f979 	bl	8011ad0 <rcl_service_is_valid>
 80137de:	b310      	cbz	r0, 8013826 <rcl_action_take_result_request+0x66>
 80137e0:	6820      	ldr	r0, [r4, #0]
 80137e2:	3008      	adds	r0, #8
 80137e4:	f7fe f974 	bl	8011ad0 <rcl_service_is_valid>
 80137e8:	b1e8      	cbz	r0, 8013826 <rcl_action_take_result_request+0x66>
 80137ea:	6820      	ldr	r0, [r4, #0]
 80137ec:	300c      	adds	r0, #12
 80137ee:	f7f7 fdd9 	bl	800b3a4 <rcl_publisher_is_valid>
 80137f2:	b1c0      	cbz	r0, 8013826 <rcl_action_take_result_request+0x66>
 80137f4:	6820      	ldr	r0, [r4, #0]
 80137f6:	3010      	adds	r0, #16
 80137f8:	f7f7 fdd4 	bl	800b3a4 <rcl_publisher_is_valid>
 80137fc:	b198      	cbz	r0, 8013826 <rcl_action_take_result_request+0x66>
 80137fe:	b1bd      	cbz	r5, 8013830 <rcl_action_take_result_request+0x70>
 8013800:	b1b6      	cbz	r6, 8013830 <rcl_action_take_result_request+0x70>
 8013802:	6820      	ldr	r0, [r4, #0]
 8013804:	4632      	mov	r2, r6
 8013806:	4629      	mov	r1, r5
 8013808:	3008      	adds	r0, #8
 801380a:	f7fe f8e1 	bl	80119d0 <rcl_take_request>
 801380e:	b148      	cbz	r0, 8013824 <rcl_action_take_result_request+0x64>
 8013810:	280a      	cmp	r0, #10
 8013812:	d007      	beq.n	8013824 <rcl_action_take_result_request+0x64>
 8013814:	f240 2259 	movw	r2, #601	@ 0x259
 8013818:	f241 0369 	movw	r3, #4201	@ 0x1069
 801381c:	4290      	cmp	r0, r2
 801381e:	bf0c      	ite	eq
 8013820:	4618      	moveq	r0, r3
 8013822:	2001      	movne	r0, #1
 8013824:	bd70      	pop	{r4, r5, r6, pc}
 8013826:	f7f8 fd57 	bl	800c2d8 <rcutils_reset_error>
 801382a:	f241 0068 	movw	r0, #4200	@ 0x1068
 801382e:	bd70      	pop	{r4, r5, r6, pc}
 8013830:	200b      	movs	r0, #11
 8013832:	bd70      	pop	{r4, r5, r6, pc}
 8013834:	f241 0068 	movw	r0, #4200	@ 0x1068
 8013838:	4770      	bx	lr
 801383a:	bf00      	nop

0801383c <rcl_action_take_cancel_request>:
 801383c:	2800      	cmp	r0, #0
 801383e:	d037      	beq.n	80138b0 <rcl_action_take_cancel_request+0x74>
 8013840:	b570      	push	{r4, r5, r6, lr}
 8013842:	4604      	mov	r4, r0
 8013844:	6800      	ldr	r0, [r0, #0]
 8013846:	b370      	cbz	r0, 80138a6 <rcl_action_take_cancel_request+0x6a>
 8013848:	460d      	mov	r5, r1
 801384a:	4616      	mov	r6, r2
 801384c:	f7fe f940 	bl	8011ad0 <rcl_service_is_valid>
 8013850:	b338      	cbz	r0, 80138a2 <rcl_action_take_cancel_request+0x66>
 8013852:	6820      	ldr	r0, [r4, #0]
 8013854:	3004      	adds	r0, #4
 8013856:	f7fe f93b 	bl	8011ad0 <rcl_service_is_valid>
 801385a:	b310      	cbz	r0, 80138a2 <rcl_action_take_cancel_request+0x66>
 801385c:	6820      	ldr	r0, [r4, #0]
 801385e:	3008      	adds	r0, #8
 8013860:	f7fe f936 	bl	8011ad0 <rcl_service_is_valid>
 8013864:	b1e8      	cbz	r0, 80138a2 <rcl_action_take_cancel_request+0x66>
 8013866:	6820      	ldr	r0, [r4, #0]
 8013868:	300c      	adds	r0, #12
 801386a:	f7f7 fd9b 	bl	800b3a4 <rcl_publisher_is_valid>
 801386e:	b1c0      	cbz	r0, 80138a2 <rcl_action_take_cancel_request+0x66>
 8013870:	6820      	ldr	r0, [r4, #0]
 8013872:	3010      	adds	r0, #16
 8013874:	f7f7 fd96 	bl	800b3a4 <rcl_publisher_is_valid>
 8013878:	b198      	cbz	r0, 80138a2 <rcl_action_take_cancel_request+0x66>
 801387a:	b1bd      	cbz	r5, 80138ac <rcl_action_take_cancel_request+0x70>
 801387c:	b1b6      	cbz	r6, 80138ac <rcl_action_take_cancel_request+0x70>
 801387e:	6820      	ldr	r0, [r4, #0]
 8013880:	4632      	mov	r2, r6
 8013882:	4629      	mov	r1, r5
 8013884:	3004      	adds	r0, #4
 8013886:	f7fe f8a3 	bl	80119d0 <rcl_take_request>
 801388a:	b148      	cbz	r0, 80138a0 <rcl_action_take_cancel_request+0x64>
 801388c:	280a      	cmp	r0, #10
 801388e:	d007      	beq.n	80138a0 <rcl_action_take_cancel_request+0x64>
 8013890:	f240 2259 	movw	r2, #601	@ 0x259
 8013894:	f241 0369 	movw	r3, #4201	@ 0x1069
 8013898:	4290      	cmp	r0, r2
 801389a:	bf0c      	ite	eq
 801389c:	4618      	moveq	r0, r3
 801389e:	2001      	movne	r0, #1
 80138a0:	bd70      	pop	{r4, r5, r6, pc}
 80138a2:	f7f8 fd19 	bl	800c2d8 <rcutils_reset_error>
 80138a6:	f241 0068 	movw	r0, #4200	@ 0x1068
 80138aa:	bd70      	pop	{r4, r5, r6, pc}
 80138ac:	200b      	movs	r0, #11
 80138ae:	bd70      	pop	{r4, r5, r6, pc}
 80138b0:	f241 0068 	movw	r0, #4200	@ 0x1068
 80138b4:	4770      	bx	lr
 80138b6:	bf00      	nop

080138b8 <rcl_action_send_cancel_response>:
 80138b8:	b380      	cbz	r0, 801391c <rcl_action_send_cancel_response+0x64>
 80138ba:	b570      	push	{r4, r5, r6, lr}
 80138bc:	4604      	mov	r4, r0
 80138be:	6800      	ldr	r0, [r0, #0]
 80138c0:	b338      	cbz	r0, 8013912 <rcl_action_send_cancel_response+0x5a>
 80138c2:	460d      	mov	r5, r1
 80138c4:	4616      	mov	r6, r2
 80138c6:	f7fe f903 	bl	8011ad0 <rcl_service_is_valid>
 80138ca:	b300      	cbz	r0, 801390e <rcl_action_send_cancel_response+0x56>
 80138cc:	6820      	ldr	r0, [r4, #0]
 80138ce:	3004      	adds	r0, #4
 80138d0:	f7fe f8fe 	bl	8011ad0 <rcl_service_is_valid>
 80138d4:	b1d8      	cbz	r0, 801390e <rcl_action_send_cancel_response+0x56>
 80138d6:	6820      	ldr	r0, [r4, #0]
 80138d8:	3008      	adds	r0, #8
 80138da:	f7fe f8f9 	bl	8011ad0 <rcl_service_is_valid>
 80138de:	b1b0      	cbz	r0, 801390e <rcl_action_send_cancel_response+0x56>
 80138e0:	6820      	ldr	r0, [r4, #0]
 80138e2:	300c      	adds	r0, #12
 80138e4:	f7f7 fd5e 	bl	800b3a4 <rcl_publisher_is_valid>
 80138e8:	b188      	cbz	r0, 801390e <rcl_action_send_cancel_response+0x56>
 80138ea:	6820      	ldr	r0, [r4, #0]
 80138ec:	3010      	adds	r0, #16
 80138ee:	f7f7 fd59 	bl	800b3a4 <rcl_publisher_is_valid>
 80138f2:	b160      	cbz	r0, 801390e <rcl_action_send_cancel_response+0x56>
 80138f4:	b185      	cbz	r5, 8013918 <rcl_action_send_cancel_response+0x60>
 80138f6:	b17e      	cbz	r6, 8013918 <rcl_action_send_cancel_response+0x60>
 80138f8:	6820      	ldr	r0, [r4, #0]
 80138fa:	4632      	mov	r2, r6
 80138fc:	4629      	mov	r1, r5
 80138fe:	3004      	adds	r0, #4
 8013900:	f7fe f8b6 	bl	8011a70 <rcl_send_response>
 8013904:	b110      	cbz	r0, 801390c <rcl_action_send_cancel_response+0x54>
 8013906:	2802      	cmp	r0, #2
 8013908:	bf18      	it	ne
 801390a:	2001      	movne	r0, #1
 801390c:	bd70      	pop	{r4, r5, r6, pc}
 801390e:	f7f8 fce3 	bl	800c2d8 <rcutils_reset_error>
 8013912:	f241 0068 	movw	r0, #4200	@ 0x1068
 8013916:	bd70      	pop	{r4, r5, r6, pc}
 8013918:	200b      	movs	r0, #11
 801391a:	bd70      	pop	{r4, r5, r6, pc}
 801391c:	f241 0068 	movw	r0, #4200	@ 0x1068
 8013920:	4770      	bx	lr
 8013922:	bf00      	nop

08013924 <rcl_action_wait_set_add_action_server>:
 8013924:	2800      	cmp	r0, #0
 8013926:	d04a      	beq.n	80139be <rcl_action_wait_set_add_action_server+0x9a>
 8013928:	b570      	push	{r4, r5, r6, lr}
 801392a:	460c      	mov	r4, r1
 801392c:	2900      	cmp	r1, #0
 801392e:	d043      	beq.n	80139b8 <rcl_action_wait_set_add_action_server+0x94>
 8013930:	4605      	mov	r5, r0
 8013932:	6808      	ldr	r0, [r1, #0]
 8013934:	2800      	cmp	r0, #0
 8013936:	d03f      	beq.n	80139b8 <rcl_action_wait_set_add_action_server+0x94>
 8013938:	4616      	mov	r6, r2
 801393a:	f7fe f8c9 	bl	8011ad0 <rcl_service_is_valid>
 801393e:	2800      	cmp	r0, #0
 8013940:	d038      	beq.n	80139b4 <rcl_action_wait_set_add_action_server+0x90>
 8013942:	6820      	ldr	r0, [r4, #0]
 8013944:	3004      	adds	r0, #4
 8013946:	f7fe f8c3 	bl	8011ad0 <rcl_service_is_valid>
 801394a:	b398      	cbz	r0, 80139b4 <rcl_action_wait_set_add_action_server+0x90>
 801394c:	6820      	ldr	r0, [r4, #0]
 801394e:	3008      	adds	r0, #8
 8013950:	f7fe f8be 	bl	8011ad0 <rcl_service_is_valid>
 8013954:	b370      	cbz	r0, 80139b4 <rcl_action_wait_set_add_action_server+0x90>
 8013956:	6820      	ldr	r0, [r4, #0]
 8013958:	300c      	adds	r0, #12
 801395a:	f7f7 fd3d 	bl	800b3d8 <rcl_publisher_is_valid_except_context>
 801395e:	b348      	cbz	r0, 80139b4 <rcl_action_wait_set_add_action_server+0x90>
 8013960:	6820      	ldr	r0, [r4, #0]
 8013962:	3010      	adds	r0, #16
 8013964:	f7f7 fd38 	bl	800b3d8 <rcl_publisher_is_valid_except_context>
 8013968:	b320      	cbz	r0, 80139b4 <rcl_action_wait_set_add_action_server+0x90>
 801396a:	6821      	ldr	r1, [r4, #0]
 801396c:	4628      	mov	r0, r5
 801396e:	f501 72ee 	add.w	r2, r1, #476	@ 0x1dc
 8013972:	f7ff fa8b 	bl	8012e8c <rcl_wait_set_add_service>
 8013976:	b9e0      	cbnz	r0, 80139b2 <rcl_action_wait_set_add_action_server+0x8e>
 8013978:	6821      	ldr	r1, [r4, #0]
 801397a:	4628      	mov	r0, r5
 801397c:	f501 72f0 	add.w	r2, r1, #480	@ 0x1e0
 8013980:	3104      	adds	r1, #4
 8013982:	f7ff fa83 	bl	8012e8c <rcl_wait_set_add_service>
 8013986:	b9a0      	cbnz	r0, 80139b2 <rcl_action_wait_set_add_action_server+0x8e>
 8013988:	6821      	ldr	r1, [r4, #0]
 801398a:	4628      	mov	r0, r5
 801398c:	f501 72f2 	add.w	r2, r1, #484	@ 0x1e4
 8013990:	3108      	adds	r1, #8
 8013992:	f7ff fa7b 	bl	8012e8c <rcl_wait_set_add_service>
 8013996:	b960      	cbnz	r0, 80139b2 <rcl_action_wait_set_add_action_server+0x8e>
 8013998:	6821      	ldr	r1, [r4, #0]
 801399a:	4628      	mov	r0, r5
 801399c:	f501 72f4 	add.w	r2, r1, #488	@ 0x1e8
 80139a0:	3114      	adds	r1, #20
 80139a2:	f7ff fa17 	bl	8012dd4 <rcl_wait_set_add_timer>
 80139a6:	b920      	cbnz	r0, 80139b2 <rcl_action_wait_set_add_action_server+0x8e>
 80139a8:	b11e      	cbz	r6, 80139b2 <rcl_action_wait_set_add_action_server+0x8e>
 80139aa:	6823      	ldr	r3, [r4, #0]
 80139ac:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 80139b0:	6033      	str	r3, [r6, #0]
 80139b2:	bd70      	pop	{r4, r5, r6, pc}
 80139b4:	f7f8 fc90 	bl	800c2d8 <rcutils_reset_error>
 80139b8:	f241 0068 	movw	r0, #4200	@ 0x1068
 80139bc:	bd70      	pop	{r4, r5, r6, pc}
 80139be:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80139c2:	4770      	bx	lr

080139c4 <rcl_action_server_wait_set_get_entities_ready>:
 80139c4:	2800      	cmp	r0, #0
 80139c6:	d060      	beq.n	8013a8a <rcl_action_server_wait_set_get_entities_ready+0xc6>
 80139c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80139ca:	460c      	mov	r4, r1
 80139cc:	2900      	cmp	r1, #0
 80139ce:	d057      	beq.n	8013a80 <rcl_action_server_wait_set_get_entities_ready+0xbc>
 80139d0:	4605      	mov	r5, r0
 80139d2:	6808      	ldr	r0, [r1, #0]
 80139d4:	2800      	cmp	r0, #0
 80139d6:	d053      	beq.n	8013a80 <rcl_action_server_wait_set_get_entities_ready+0xbc>
 80139d8:	4616      	mov	r6, r2
 80139da:	461f      	mov	r7, r3
 80139dc:	f7fe f878 	bl	8011ad0 <rcl_service_is_valid>
 80139e0:	2800      	cmp	r0, #0
 80139e2:	d04b      	beq.n	8013a7c <rcl_action_server_wait_set_get_entities_ready+0xb8>
 80139e4:	6820      	ldr	r0, [r4, #0]
 80139e6:	3004      	adds	r0, #4
 80139e8:	f7fe f872 	bl	8011ad0 <rcl_service_is_valid>
 80139ec:	2800      	cmp	r0, #0
 80139ee:	d045      	beq.n	8013a7c <rcl_action_server_wait_set_get_entities_ready+0xb8>
 80139f0:	6820      	ldr	r0, [r4, #0]
 80139f2:	3008      	adds	r0, #8
 80139f4:	f7fe f86c 	bl	8011ad0 <rcl_service_is_valid>
 80139f8:	2800      	cmp	r0, #0
 80139fa:	d03f      	beq.n	8013a7c <rcl_action_server_wait_set_get_entities_ready+0xb8>
 80139fc:	6820      	ldr	r0, [r4, #0]
 80139fe:	300c      	adds	r0, #12
 8013a00:	f7f7 fcea 	bl	800b3d8 <rcl_publisher_is_valid_except_context>
 8013a04:	2800      	cmp	r0, #0
 8013a06:	d039      	beq.n	8013a7c <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8013a08:	6820      	ldr	r0, [r4, #0]
 8013a0a:	3010      	adds	r0, #16
 8013a0c:	f7f7 fce4 	bl	800b3d8 <rcl_publisher_is_valid_except_context>
 8013a10:	b3a0      	cbz	r0, 8013a7c <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8013a12:	b3c6      	cbz	r6, 8013a86 <rcl_action_server_wait_set_get_entities_ready+0xc2>
 8013a14:	b3bf      	cbz	r7, 8013a86 <rcl_action_server_wait_set_get_entities_ready+0xc2>
 8013a16:	9b06      	ldr	r3, [sp, #24]
 8013a18:	b3ab      	cbz	r3, 8013a86 <rcl_action_server_wait_set_get_entities_ready+0xc2>
 8013a1a:	9b07      	ldr	r3, [sp, #28]
 8013a1c:	b39b      	cbz	r3, 8013a86 <rcl_action_server_wait_set_get_entities_ready+0xc2>
 8013a1e:	6823      	ldr	r3, [r4, #0]
 8013a20:	692a      	ldr	r2, [r5, #16]
 8013a22:	6a2c      	ldr	r4, [r5, #32]
 8013a24:	f8d3 11e0 	ldr.w	r1, [r3, #480]	@ 0x1e0
 8013a28:	f8d3 51e8 	ldr.w	r5, [r3, #488]	@ 0x1e8
 8013a2c:	f854 0021 	ldr.w	r0, [r4, r1, lsl #2]
 8013a30:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 8013a34:	f8d3 11e4 	ldr.w	r1, [r3, #484]	@ 0x1e4
 8013a38:	f8d3 51dc 	ldr.w	r5, [r3, #476]	@ 0x1dc
 8013a3c:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 8013a40:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
 8013a44:	1ae4      	subs	r4, r4, r3
 8013a46:	fab4 f484 	clz	r4, r4
 8013a4a:	0964      	lsrs	r4, r4, #5
 8013a4c:	7034      	strb	r4, [r6, #0]
 8013a4e:	1d1c      	adds	r4, r3, #4
 8013a50:	1b00      	subs	r0, r0, r4
 8013a52:	fab0 f080 	clz	r0, r0
 8013a56:	0940      	lsrs	r0, r0, #5
 8013a58:	7038      	strb	r0, [r7, #0]
 8013a5a:	f103 0008 	add.w	r0, r3, #8
 8013a5e:	1a09      	subs	r1, r1, r0
 8013a60:	3314      	adds	r3, #20
 8013a62:	1ad3      	subs	r3, r2, r3
 8013a64:	fab1 f181 	clz	r1, r1
 8013a68:	9a06      	ldr	r2, [sp, #24]
 8013a6a:	0949      	lsrs	r1, r1, #5
 8013a6c:	7011      	strb	r1, [r2, #0]
 8013a6e:	fab3 f383 	clz	r3, r3
 8013a72:	9a07      	ldr	r2, [sp, #28]
 8013a74:	095b      	lsrs	r3, r3, #5
 8013a76:	2000      	movs	r0, #0
 8013a78:	7013      	strb	r3, [r2, #0]
 8013a7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013a7c:	f7f8 fc2c 	bl	800c2d8 <rcutils_reset_error>
 8013a80:	f241 0068 	movw	r0, #4200	@ 0x1068
 8013a84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013a86:	200b      	movs	r0, #11
 8013a88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013a8a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8013a8e:	4770      	bx	lr

08013a90 <_execute_event_handler>:
 8013a90:	2002      	movs	r0, #2
 8013a92:	4770      	bx	lr

08013a94 <_cancel_goal_event_handler>:
 8013a94:	2003      	movs	r0, #3
 8013a96:	4770      	bx	lr

08013a98 <_succeed_event_handler>:
 8013a98:	2004      	movs	r0, #4
 8013a9a:	4770      	bx	lr

08013a9c <_abort_event_handler>:
 8013a9c:	2006      	movs	r0, #6
 8013a9e:	4770      	bx	lr

08013aa0 <_canceled_event_handler>:
 8013aa0:	2005      	movs	r0, #5
 8013aa2:	4770      	bx	lr

08013aa4 <rcl_action_transition_goal_state>:
 8013aa4:	fa5f fc80 	uxtb.w	ip, r0
 8013aa8:	f1bc 0f06 	cmp.w	ip, #6
 8013aac:	d80c      	bhi.n	8013ac8 <rcl_action_transition_goal_state+0x24>
 8013aae:	2904      	cmp	r1, #4
 8013ab0:	d80a      	bhi.n	8013ac8 <rcl_action_transition_goal_state+0x24>
 8013ab2:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 8013ab6:	b410      	push	{r4}
 8013ab8:	440b      	add	r3, r1
 8013aba:	4c06      	ldr	r4, [pc, #24]	@ (8013ad4 <rcl_action_transition_goal_state+0x30>)
 8013abc:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8013ac0:	b123      	cbz	r3, 8013acc <rcl_action_transition_goal_state+0x28>
 8013ac2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013ac6:	4718      	bx	r3
 8013ac8:	2000      	movs	r0, #0
 8013aca:	4770      	bx	lr
 8013acc:	2000      	movs	r0, #0
 8013ace:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013ad2:	4770      	bx	lr
 8013ad4:	0801d0f0 	.word	0x0801d0f0

08013ad8 <rcl_action_get_zero_initialized_cancel_response>:
 8013ad8:	b510      	push	{r4, lr}
 8013ada:	4c07      	ldr	r4, [pc, #28]	@ (8013af8 <rcl_action_get_zero_initialized_cancel_response+0x20>)
 8013adc:	4686      	mov	lr, r0
 8013ade:	4684      	mov	ip, r0
 8013ae0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8013ae2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013ae6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8013ae8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013aec:	6823      	ldr	r3, [r4, #0]
 8013aee:	f8cc 3000 	str.w	r3, [ip]
 8013af2:	4670      	mov	r0, lr
 8013af4:	bd10      	pop	{r4, pc}
 8013af6:	bf00      	nop
 8013af8:	0801d17c 	.word	0x0801d17c

08013afc <rclc_action_send_result_request>:
 8013afc:	b1d0      	cbz	r0, 8013b34 <rclc_action_send_result_request+0x38>
 8013afe:	b500      	push	{lr}
 8013b00:	4684      	mov	ip, r0
 8013b02:	b087      	sub	sp, #28
 8013b04:	f8d0 0009 	ldr.w	r0, [r0, #9]
 8013b08:	f8dc 100d 	ldr.w	r1, [ip, #13]
 8013b0c:	f8dc 2011 	ldr.w	r2, [ip, #17]
 8013b10:	f8dc 3015 	ldr.w	r3, [ip, #21]
 8013b14:	f10d 0e08 	add.w	lr, sp, #8
 8013b18:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8013b1c:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8013b20:	f10c 0240 	add.w	r2, ip, #64	@ 0x40
 8013b24:	a902      	add	r1, sp, #8
 8013b26:	3010      	adds	r0, #16
 8013b28:	f7ff fbfa 	bl	8013320 <rcl_action_send_result_request>
 8013b2c:	b920      	cbnz	r0, 8013b38 <rclc_action_send_result_request+0x3c>
 8013b2e:	b007      	add	sp, #28
 8013b30:	f85d fb04 	ldr.w	pc, [sp], #4
 8013b34:	200b      	movs	r0, #11
 8013b36:	4770      	bx	lr
 8013b38:	9001      	str	r0, [sp, #4]
 8013b3a:	f7f8 fbcd 	bl	800c2d8 <rcutils_reset_error>
 8013b3e:	9801      	ldr	r0, [sp, #4]
 8013b40:	b007      	add	sp, #28
 8013b42:	f85d fb04 	ldr.w	pc, [sp], #4
 8013b46:	bf00      	nop

08013b48 <rclc_action_take_goal_handle>:
 8013b48:	4603      	mov	r3, r0
 8013b4a:	b158      	cbz	r0, 8013b64 <rclc_action_take_goal_handle+0x1c>
 8013b4c:	6880      	ldr	r0, [r0, #8]
 8013b4e:	b148      	cbz	r0, 8013b64 <rclc_action_take_goal_handle+0x1c>
 8013b50:	6801      	ldr	r1, [r0, #0]
 8013b52:	6099      	str	r1, [r3, #8]
 8013b54:	2200      	movs	r2, #0
 8013b56:	7202      	strb	r2, [r0, #8]
 8013b58:	68d9      	ldr	r1, [r3, #12]
 8013b5a:	6001      	str	r1, [r0, #0]
 8013b5c:	6202      	str	r2, [r0, #32]
 8013b5e:	8482      	strh	r2, [r0, #36]	@ 0x24
 8013b60:	60d8      	str	r0, [r3, #12]
 8013b62:	4770      	bx	lr
 8013b64:	4770      	bx	lr
 8013b66:	bf00      	nop

08013b68 <rclc_action_remove_used_goal_handle>:
 8013b68:	b180      	cbz	r0, 8013b8c <rclc_action_remove_used_goal_handle+0x24>
 8013b6a:	b179      	cbz	r1, 8013b8c <rclc_action_remove_used_goal_handle+0x24>
 8013b6c:	68c3      	ldr	r3, [r0, #12]
 8013b6e:	4299      	cmp	r1, r3
 8013b70:	d00d      	beq.n	8013b8e <rclc_action_remove_used_goal_handle+0x26>
 8013b72:	b12b      	cbz	r3, 8013b80 <rclc_action_remove_used_goal_handle+0x18>
 8013b74:	681a      	ldr	r2, [r3, #0]
 8013b76:	4291      	cmp	r1, r2
 8013b78:	d003      	beq.n	8013b82 <rclc_action_remove_used_goal_handle+0x1a>
 8013b7a:	4613      	mov	r3, r2
 8013b7c:	2b00      	cmp	r3, #0
 8013b7e:	d1f9      	bne.n	8013b74 <rclc_action_remove_used_goal_handle+0xc>
 8013b80:	4770      	bx	lr
 8013b82:	680a      	ldr	r2, [r1, #0]
 8013b84:	601a      	str	r2, [r3, #0]
 8013b86:	6883      	ldr	r3, [r0, #8]
 8013b88:	600b      	str	r3, [r1, #0]
 8013b8a:	6081      	str	r1, [r0, #8]
 8013b8c:	4770      	bx	lr
 8013b8e:	680b      	ldr	r3, [r1, #0]
 8013b90:	60c3      	str	r3, [r0, #12]
 8013b92:	e7f8      	b.n	8013b86 <rclc_action_remove_used_goal_handle+0x1e>

08013b94 <rclc_action_find_goal_handle_by_uuid>:
 8013b94:	b538      	push	{r3, r4, r5, lr}
 8013b96:	b180      	cbz	r0, 8013bba <rclc_action_find_goal_handle_by_uuid+0x26>
 8013b98:	460d      	mov	r5, r1
 8013b9a:	b181      	cbz	r1, 8013bbe <rclc_action_find_goal_handle_by_uuid+0x2a>
 8013b9c:	68c4      	ldr	r4, [r0, #12]
 8013b9e:	b914      	cbnz	r4, 8013ba6 <rclc_action_find_goal_handle_by_uuid+0x12>
 8013ba0:	e009      	b.n	8013bb6 <rclc_action_find_goal_handle_by_uuid+0x22>
 8013ba2:	6824      	ldr	r4, [r4, #0]
 8013ba4:	b13c      	cbz	r4, 8013bb6 <rclc_action_find_goal_handle_by_uuid+0x22>
 8013ba6:	2210      	movs	r2, #16
 8013ba8:	4629      	mov	r1, r5
 8013baa:	f104 0009 	add.w	r0, r4, #9
 8013bae:	f005 fec1 	bl	8019934 <memcmp>
 8013bb2:	2800      	cmp	r0, #0
 8013bb4:	d1f5      	bne.n	8013ba2 <rclc_action_find_goal_handle_by_uuid+0xe>
 8013bb6:	4620      	mov	r0, r4
 8013bb8:	bd38      	pop	{r3, r4, r5, pc}
 8013bba:	4604      	mov	r4, r0
 8013bbc:	e7fb      	b.n	8013bb6 <rclc_action_find_goal_handle_by_uuid+0x22>
 8013bbe:	460c      	mov	r4, r1
 8013bc0:	e7f9      	b.n	8013bb6 <rclc_action_find_goal_handle_by_uuid+0x22>
 8013bc2:	bf00      	nop

08013bc4 <rclc_action_find_first_handle_by_status>:
 8013bc4:	b140      	cbz	r0, 8013bd8 <rclc_action_find_first_handle_by_status+0x14>
 8013bc6:	68c0      	ldr	r0, [r0, #12]
 8013bc8:	b910      	cbnz	r0, 8013bd0 <rclc_action_find_first_handle_by_status+0xc>
 8013bca:	e005      	b.n	8013bd8 <rclc_action_find_first_handle_by_status+0x14>
 8013bcc:	6800      	ldr	r0, [r0, #0]
 8013bce:	b118      	cbz	r0, 8013bd8 <rclc_action_find_first_handle_by_status+0x14>
 8013bd0:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8013bd4:	428b      	cmp	r3, r1
 8013bd6:	d1f9      	bne.n	8013bcc <rclc_action_find_first_handle_by_status+0x8>
 8013bd8:	4770      	bx	lr
 8013bda:	bf00      	nop

08013bdc <rclc_action_find_first_terminated_handle>:
 8013bdc:	b140      	cbz	r0, 8013bf0 <rclc_action_find_first_terminated_handle+0x14>
 8013bde:	68c0      	ldr	r0, [r0, #12]
 8013be0:	b910      	cbnz	r0, 8013be8 <rclc_action_find_first_terminated_handle+0xc>
 8013be2:	e005      	b.n	8013bf0 <rclc_action_find_first_terminated_handle+0x14>
 8013be4:	6800      	ldr	r0, [r0, #0]
 8013be6:	b118      	cbz	r0, 8013bf0 <rclc_action_find_first_terminated_handle+0x14>
 8013be8:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8013bec:	2b03      	cmp	r3, #3
 8013bee:	ddf9      	ble.n	8013be4 <rclc_action_find_first_terminated_handle+0x8>
 8013bf0:	4770      	bx	lr
 8013bf2:	bf00      	nop

08013bf4 <rclc_action_find_handle_by_goal_request_sequence_number>:
 8013bf4:	b170      	cbz	r0, 8013c14 <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8013bf6:	68c0      	ldr	r0, [r0, #12]
 8013bf8:	b160      	cbz	r0, 8013c14 <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8013bfa:	b410      	push	{r4}
 8013bfc:	e001      	b.n	8013c02 <rclc_action_find_handle_by_goal_request_sequence_number+0xe>
 8013bfe:	6800      	ldr	r0, [r0, #0]
 8013c00:	b128      	cbz	r0, 8013c0e <rclc_action_find_handle_by_goal_request_sequence_number+0x1a>
 8013c02:	e9d0 410a 	ldrd	r4, r1, [r0, #40]	@ 0x28
 8013c06:	4299      	cmp	r1, r3
 8013c08:	bf08      	it	eq
 8013c0a:	4294      	cmpeq	r4, r2
 8013c0c:	d1f7      	bne.n	8013bfe <rclc_action_find_handle_by_goal_request_sequence_number+0xa>
 8013c0e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013c12:	4770      	bx	lr
 8013c14:	4770      	bx	lr
 8013c16:	bf00      	nop

08013c18 <rclc_action_find_handle_by_result_request_sequence_number>:
 8013c18:	b170      	cbz	r0, 8013c38 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8013c1a:	68c0      	ldr	r0, [r0, #12]
 8013c1c:	b160      	cbz	r0, 8013c38 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8013c1e:	b410      	push	{r4}
 8013c20:	e001      	b.n	8013c26 <rclc_action_find_handle_by_result_request_sequence_number+0xe>
 8013c22:	6800      	ldr	r0, [r0, #0]
 8013c24:	b128      	cbz	r0, 8013c32 <rclc_action_find_handle_by_result_request_sequence_number+0x1a>
 8013c26:	e9d0 4110 	ldrd	r4, r1, [r0, #64]	@ 0x40
 8013c2a:	4299      	cmp	r1, r3
 8013c2c:	bf08      	it	eq
 8013c2e:	4294      	cmpeq	r4, r2
 8013c30:	d1f7      	bne.n	8013c22 <rclc_action_find_handle_by_result_request_sequence_number+0xa>
 8013c32:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013c36:	4770      	bx	lr
 8013c38:	4770      	bx	lr
 8013c3a:	bf00      	nop

08013c3c <rclc_action_find_handle_by_cancel_request_sequence_number>:
 8013c3c:	b170      	cbz	r0, 8013c5c <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8013c3e:	68c0      	ldr	r0, [r0, #12]
 8013c40:	b160      	cbz	r0, 8013c5c <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8013c42:	b410      	push	{r4}
 8013c44:	e001      	b.n	8013c4a <rclc_action_find_handle_by_cancel_request_sequence_number+0xe>
 8013c46:	6800      	ldr	r0, [r0, #0]
 8013c48:	b128      	cbz	r0, 8013c56 <rclc_action_find_handle_by_cancel_request_sequence_number+0x1a>
 8013c4a:	e9d0 4116 	ldrd	r4, r1, [r0, #88]	@ 0x58
 8013c4e:	4299      	cmp	r1, r3
 8013c50:	bf08      	it	eq
 8013c52:	4294      	cmpeq	r4, r2
 8013c54:	d1f7      	bne.n	8013c46 <rclc_action_find_handle_by_cancel_request_sequence_number+0xa>
 8013c56:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013c5a:	4770      	bx	lr
 8013c5c:	4770      	bx	lr
 8013c5e:	bf00      	nop

08013c60 <rclc_action_find_first_handle_with_goal_response>:
 8013c60:	b140      	cbz	r0, 8013c74 <rclc_action_find_first_handle_with_goal_response+0x14>
 8013c62:	68c0      	ldr	r0, [r0, #12]
 8013c64:	b910      	cbnz	r0, 8013c6c <rclc_action_find_first_handle_with_goal_response+0xc>
 8013c66:	e005      	b.n	8013c74 <rclc_action_find_first_handle_with_goal_response+0x14>
 8013c68:	6800      	ldr	r0, [r0, #0]
 8013c6a:	b118      	cbz	r0, 8013c74 <rclc_action_find_first_handle_with_goal_response+0x14>
 8013c6c:	f890 3020 	ldrb.w	r3, [r0, #32]
 8013c70:	2b00      	cmp	r3, #0
 8013c72:	d0f9      	beq.n	8013c68 <rclc_action_find_first_handle_with_goal_response+0x8>
 8013c74:	4770      	bx	lr
 8013c76:	bf00      	nop

08013c78 <rclc_action_find_first_handle_with_result_response>:
 8013c78:	b140      	cbz	r0, 8013c8c <rclc_action_find_first_handle_with_result_response+0x14>
 8013c7a:	68c0      	ldr	r0, [r0, #12]
 8013c7c:	b910      	cbnz	r0, 8013c84 <rclc_action_find_first_handle_with_result_response+0xc>
 8013c7e:	e005      	b.n	8013c8c <rclc_action_find_first_handle_with_result_response+0x14>
 8013c80:	6800      	ldr	r0, [r0, #0]
 8013c82:	b118      	cbz	r0, 8013c8c <rclc_action_find_first_handle_with_result_response+0x14>
 8013c84:	f890 3023 	ldrb.w	r3, [r0, #35]	@ 0x23
 8013c88:	2b00      	cmp	r3, #0
 8013c8a:	d0f9      	beq.n	8013c80 <rclc_action_find_first_handle_with_result_response+0x8>
 8013c8c:	4770      	bx	lr
 8013c8e:	bf00      	nop

08013c90 <rclc_action_server_response_goal_request>:
 8013c90:	b198      	cbz	r0, 8013cba <rclc_action_server_response_goal_request+0x2a>
 8013c92:	b510      	push	{r4, lr}
 8013c94:	6844      	ldr	r4, [r0, #4]
 8013c96:	b086      	sub	sp, #24
 8013c98:	2200      	movs	r2, #0
 8013c9a:	e9cd 2203 	strd	r2, r2, [sp, #12]
 8013c9e:	460b      	mov	r3, r1
 8013ca0:	9205      	str	r2, [sp, #20]
 8013ca2:	f100 0128 	add.w	r1, r0, #40	@ 0x28
 8013ca6:	aa03      	add	r2, sp, #12
 8013ca8:	f104 0010 	add.w	r0, r4, #16
 8013cac:	f88d 300c 	strb.w	r3, [sp, #12]
 8013cb0:	f7ff fd52 	bl	8013758 <rcl_action_send_goal_response>
 8013cb4:	b918      	cbnz	r0, 8013cbe <rclc_action_server_response_goal_request+0x2e>
 8013cb6:	b006      	add	sp, #24
 8013cb8:	bd10      	pop	{r4, pc}
 8013cba:	200b      	movs	r0, #11
 8013cbc:	4770      	bx	lr
 8013cbe:	9001      	str	r0, [sp, #4]
 8013cc0:	f7f8 fb0a 	bl	800c2d8 <rcutils_reset_error>
 8013cc4:	9801      	ldr	r0, [sp, #4]
 8013cc6:	b006      	add	sp, #24
 8013cc8:	bd10      	pop	{r4, pc}
 8013cca:	bf00      	nop
 8013ccc:	0000      	movs	r0, r0
	...

08013cd0 <rclc_action_server_goal_cancel_accept>:
 8013cd0:	b310      	cbz	r0, 8013d18 <rclc_action_server_goal_cancel_accept+0x48>
 8013cd2:	b510      	push	{r4, lr}
 8013cd4:	b090      	sub	sp, #64	@ 0x40
 8013cd6:	4604      	mov	r4, r0
 8013cd8:	a806      	add	r0, sp, #24
 8013cda:	f7ff fefd 	bl	8013ad8 <rcl_action_get_zero_initialized_cancel_response>
 8013cde:	2300      	movs	r3, #0
 8013ce0:	f8d4 0009 	ldr.w	r0, [r4, #9]
 8013ce4:	f8d4 100d 	ldr.w	r1, [r4, #13]
 8013ce8:	f8d4 2011 	ldr.w	r2, [r4, #17]
 8013cec:	f88d 3018 	strb.w	r3, [sp, #24]
 8013cf0:	f8d4 3015 	ldr.w	r3, [r4, #21]
 8013cf4:	f8cd d01c 	str.w	sp, [sp, #28]
 8013cf8:	46ec      	mov	ip, sp
 8013cfa:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013cfe:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 8013d20 <rclc_action_server_goal_cancel_accept+0x50>
 8013d02:	6860      	ldr	r0, [r4, #4]
 8013d04:	aa06      	add	r2, sp, #24
 8013d06:	f104 0158 	add.w	r1, r4, #88	@ 0x58
 8013d0a:	3010      	adds	r0, #16
 8013d0c:	ed8d 7b08 	vstr	d7, [sp, #32]
 8013d10:	f7ff fdd2 	bl	80138b8 <rcl_action_send_cancel_response>
 8013d14:	b010      	add	sp, #64	@ 0x40
 8013d16:	bd10      	pop	{r4, pc}
 8013d18:	200b      	movs	r0, #11
 8013d1a:	4770      	bx	lr
 8013d1c:	f3af 8000 	nop.w
 8013d20:	00000001 	.word	0x00000001
 8013d24:	00000001 	.word	0x00000001

08013d28 <rclc_action_server_goal_cancel_reject>:
 8013d28:	b082      	sub	sp, #8
 8013d2a:	b530      	push	{r4, r5, lr}
 8013d2c:	b08b      	sub	sp, #44	@ 0x2c
 8013d2e:	ac0e      	add	r4, sp, #56	@ 0x38
 8013d30:	e884 000c 	stmia.w	r4, {r2, r3}
 8013d34:	b188      	cbz	r0, 8013d5a <rclc_action_server_goal_cancel_reject+0x32>
 8013d36:	4604      	mov	r4, r0
 8013d38:	a801      	add	r0, sp, #4
 8013d3a:	460d      	mov	r5, r1
 8013d3c:	f7ff fecc 	bl	8013ad8 <rcl_action_get_zero_initialized_cancel_response>
 8013d40:	aa01      	add	r2, sp, #4
 8013d42:	a90e      	add	r1, sp, #56	@ 0x38
 8013d44:	f104 0010 	add.w	r0, r4, #16
 8013d48:	f88d 5004 	strb.w	r5, [sp, #4]
 8013d4c:	f7ff fdb4 	bl	80138b8 <rcl_action_send_cancel_response>
 8013d50:	b00b      	add	sp, #44	@ 0x2c
 8013d52:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013d56:	b002      	add	sp, #8
 8013d58:	4770      	bx	lr
 8013d5a:	200b      	movs	r0, #11
 8013d5c:	b00b      	add	sp, #44	@ 0x2c
 8013d5e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013d62:	b002      	add	sp, #8
 8013d64:	4770      	bx	lr
 8013d66:	bf00      	nop

08013d68 <__atomic_load_8>:
 8013d68:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 8013d6c:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 8013d70:	4a15      	ldr	r2, [pc, #84]	@ (8013dc8 <__atomic_load_8+0x60>)
 8013d72:	4b16      	ldr	r3, [pc, #88]	@ (8013dcc <__atomic_load_8+0x64>)
 8013d74:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8013d78:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 8013d7c:	fb02 f101 	mul.w	r1, r2, r1
 8013d80:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 8013d84:	fba3 2301 	umull	r2, r3, r3, r1
 8013d88:	091b      	lsrs	r3, r3, #4
 8013d8a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8013d8e:	ebc3 03c2 	rsb	r3, r3, r2, lsl #3
 8013d92:	b4f0      	push	{r4, r5, r6, r7}
 8013d94:	4d0e      	ldr	r5, [pc, #56]	@ (8013dd0 <__atomic_load_8+0x68>)
 8013d96:	1ac9      	subs	r1, r1, r3
 8013d98:	194a      	adds	r2, r1, r5
 8013d9a:	f04f 0c01 	mov.w	ip, #1
 8013d9e:	e8d2 3f4f 	ldrexb	r3, [r2]
 8013da2:	e8c2 cf44 	strexb	r4, ip, [r2]
 8013da6:	2c00      	cmp	r4, #0
 8013da8:	d1f9      	bne.n	8013d9e <__atomic_load_8+0x36>
 8013daa:	f3bf 8f5b 	dmb	ish
 8013dae:	b2dc      	uxtb	r4, r3
 8013db0:	2c00      	cmp	r4, #0
 8013db2:	d1f4      	bne.n	8013d9e <__atomic_load_8+0x36>
 8013db4:	e9d0 6700 	ldrd	r6, r7, [r0]
 8013db8:	f3bf 8f5b 	dmb	ish
 8013dbc:	546b      	strb	r3, [r5, r1]
 8013dbe:	4630      	mov	r0, r6
 8013dc0:	4639      	mov	r1, r7
 8013dc2:	bcf0      	pop	{r4, r5, r6, r7}
 8013dc4:	4770      	bx	lr
 8013dc6:	bf00      	nop
 8013dc8:	27d4eb2d 	.word	0x27d4eb2d
 8013dcc:	b21642c9 	.word	0xb21642c9
 8013dd0:	20010dd4 	.word	0x20010dd4

08013dd4 <__atomic_store_8>:
 8013dd4:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 8013dd8:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 8013ddc:	b570      	push	{r4, r5, r6, lr}
 8013dde:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8013de2:	4c14      	ldr	r4, [pc, #80]	@ (8013e34 <__atomic_store_8+0x60>)
 8013de4:	4e14      	ldr	r6, [pc, #80]	@ (8013e38 <__atomic_store_8+0x64>)
 8013de6:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 8013dea:	fb04 f101 	mul.w	r1, r4, r1
 8013dee:	4c13      	ldr	r4, [pc, #76]	@ (8013e3c <__atomic_store_8+0x68>)
 8013df0:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 8013df4:	fba4 5401 	umull	r5, r4, r4, r1
 8013df8:	0924      	lsrs	r4, r4, #4
 8013dfa:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 8013dfe:	ebc4 04c5 	rsb	r4, r4, r5, lsl #3
 8013e02:	eba1 0e04 	sub.w	lr, r1, r4
 8013e06:	f04f 0501 	mov.w	r5, #1
 8013e0a:	eb0e 0c06 	add.w	ip, lr, r6
 8013e0e:	e8dc 1f4f 	ldrexb	r1, [ip]
 8013e12:	e8cc 5f44 	strexb	r4, r5, [ip]
 8013e16:	2c00      	cmp	r4, #0
 8013e18:	d1f9      	bne.n	8013e0e <__atomic_store_8+0x3a>
 8013e1a:	f3bf 8f5b 	dmb	ish
 8013e1e:	b2cc      	uxtb	r4, r1
 8013e20:	2c00      	cmp	r4, #0
 8013e22:	d1f4      	bne.n	8013e0e <__atomic_store_8+0x3a>
 8013e24:	e9c0 2300 	strd	r2, r3, [r0]
 8013e28:	f3bf 8f5b 	dmb	ish
 8013e2c:	f806 100e 	strb.w	r1, [r6, lr]
 8013e30:	bd70      	pop	{r4, r5, r6, pc}
 8013e32:	bf00      	nop
 8013e34:	27d4eb2d 	.word	0x27d4eb2d
 8013e38:	20010dd4 	.word	0x20010dd4
 8013e3c:	b21642c9 	.word	0xb21642c9

08013e40 <__atomic_exchange_8>:
 8013e40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013e42:	ea80 4e10 	eor.w	lr, r0, r0, lsr #16
 8013e46:	f08e 0e3d 	eor.w	lr, lr, #61	@ 0x3d
 8013e4a:	4917      	ldr	r1, [pc, #92]	@ (8013ea8 <__atomic_exchange_8+0x68>)
 8013e4c:	4f17      	ldr	r7, [pc, #92]	@ (8013eac <__atomic_exchange_8+0x6c>)
 8013e4e:	eb0e 0ece 	add.w	lr, lr, lr, lsl #3
 8013e52:	ea8e 1e1e 	eor.w	lr, lr, lr, lsr #4
 8013e56:	fb01 fe0e 	mul.w	lr, r1, lr
 8013e5a:	4915      	ldr	r1, [pc, #84]	@ (8013eb0 <__atomic_exchange_8+0x70>)
 8013e5c:	ea8e 3ede 	eor.w	lr, lr, lr, lsr #15
 8013e60:	4606      	mov	r6, r0
 8013e62:	fba1 010e 	umull	r0, r1, r1, lr
 8013e66:	0909      	lsrs	r1, r1, #4
 8013e68:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 8013e6c:	ebc1 01c0 	rsb	r1, r1, r0, lsl #3
 8013e70:	ebae 0e01 	sub.w	lr, lr, r1
 8013e74:	f04f 0501 	mov.w	r5, #1
 8013e78:	eb0e 0107 	add.w	r1, lr, r7
 8013e7c:	e8d1 cf4f 	ldrexb	ip, [r1]
 8013e80:	e8c1 5f40 	strexb	r0, r5, [r1]
 8013e84:	2800      	cmp	r0, #0
 8013e86:	d1f9      	bne.n	8013e7c <__atomic_exchange_8+0x3c>
 8013e88:	f3bf 8f5b 	dmb	ish
 8013e8c:	fa5f f48c 	uxtb.w	r4, ip
 8013e90:	2c00      	cmp	r4, #0
 8013e92:	d1f3      	bne.n	8013e7c <__atomic_exchange_8+0x3c>
 8013e94:	e9d6 0100 	ldrd	r0, r1, [r6]
 8013e98:	e9c6 2300 	strd	r2, r3, [r6]
 8013e9c:	f3bf 8f5b 	dmb	ish
 8013ea0:	f807 c00e 	strb.w	ip, [r7, lr]
 8013ea4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013ea6:	bf00      	nop
 8013ea8:	27d4eb2d 	.word	0x27d4eb2d
 8013eac:	20010dd4 	.word	0x20010dd4
 8013eb0:	b21642c9 	.word	0xb21642c9

08013eb4 <rcutils_get_env>:
 8013eb4:	b150      	cbz	r0, 8013ecc <rcutils_get_env+0x18>
 8013eb6:	b510      	push	{r4, lr}
 8013eb8:	460c      	mov	r4, r1
 8013eba:	b909      	cbnz	r1, 8013ec0 <rcutils_get_env+0xc>
 8013ebc:	4806      	ldr	r0, [pc, #24]	@ (8013ed8 <rcutils_get_env+0x24>)
 8013ebe:	bd10      	pop	{r4, pc}
 8013ec0:	f005 f842 	bl	8018f48 <getenv>
 8013ec4:	b120      	cbz	r0, 8013ed0 <rcutils_get_env+0x1c>
 8013ec6:	6020      	str	r0, [r4, #0]
 8013ec8:	2000      	movs	r0, #0
 8013eca:	bd10      	pop	{r4, pc}
 8013ecc:	4803      	ldr	r0, [pc, #12]	@ (8013edc <rcutils_get_env+0x28>)
 8013ece:	4770      	bx	lr
 8013ed0:	4b03      	ldr	r3, [pc, #12]	@ (8013ee0 <rcutils_get_env+0x2c>)
 8013ed2:	6023      	str	r3, [r4, #0]
 8013ed4:	e7f8      	b.n	8013ec8 <rcutils_get_env+0x14>
 8013ed6:	bf00      	nop
 8013ed8:	0801c670 	.word	0x0801c670
 8013edc:	0801c654 	.word	0x0801c654
 8013ee0:	0801c9d4 	.word	0x0801c9d4

08013ee4 <rcutils_format_string_limit>:
 8013ee4:	b40f      	push	{r0, r1, r2, r3}
 8013ee6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013ee8:	b083      	sub	sp, #12
 8013eea:	ac08      	add	r4, sp, #32
 8013eec:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 8013eee:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8013ef2:	b376      	cbz	r6, 8013f52 <rcutils_format_string_limit+0x6e>
 8013ef4:	4620      	mov	r0, r4
 8013ef6:	f7f8 f9c3 	bl	800c280 <rcutils_allocator_is_valid>
 8013efa:	b350      	cbz	r0, 8013f52 <rcutils_format_string_limit+0x6e>
 8013efc:	2100      	movs	r1, #0
 8013efe:	ab0f      	add	r3, sp, #60	@ 0x3c
 8013f00:	4632      	mov	r2, r6
 8013f02:	4608      	mov	r0, r1
 8013f04:	e9cd 3300 	strd	r3, r3, [sp]
 8013f08:	f000 f8f8 	bl	80140fc <rcutils_vsnprintf>
 8013f0c:	1c43      	adds	r3, r0, #1
 8013f0e:	4605      	mov	r5, r0
 8013f10:	d01f      	beq.n	8013f52 <rcutils_format_string_limit+0x6e>
 8013f12:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013f14:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8013f16:	1c47      	adds	r7, r0, #1
 8013f18:	429f      	cmp	r7, r3
 8013f1a:	bf84      	itt	hi
 8013f1c:	461f      	movhi	r7, r3
 8013f1e:	f103 35ff 	addhi.w	r5, r3, #4294967295	@ 0xffffffff
 8013f22:	4638      	mov	r0, r7
 8013f24:	9b08      	ldr	r3, [sp, #32]
 8013f26:	4798      	blx	r3
 8013f28:	4604      	mov	r4, r0
 8013f2a:	b190      	cbz	r0, 8013f52 <rcutils_format_string_limit+0x6e>
 8013f2c:	9b01      	ldr	r3, [sp, #4]
 8013f2e:	4632      	mov	r2, r6
 8013f30:	4639      	mov	r1, r7
 8013f32:	f000 f8e3 	bl	80140fc <rcutils_vsnprintf>
 8013f36:	2800      	cmp	r0, #0
 8013f38:	db07      	blt.n	8013f4a <rcutils_format_string_limit+0x66>
 8013f3a:	2300      	movs	r3, #0
 8013f3c:	5563      	strb	r3, [r4, r5]
 8013f3e:	4620      	mov	r0, r4
 8013f40:	b003      	add	sp, #12
 8013f42:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8013f46:	b004      	add	sp, #16
 8013f48:	4770      	bx	lr
 8013f4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013f4c:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8013f4e:	4620      	mov	r0, r4
 8013f50:	4798      	blx	r3
 8013f52:	2400      	movs	r4, #0
 8013f54:	e7f3      	b.n	8013f3e <rcutils_format_string_limit+0x5a>
 8013f56:	bf00      	nop

08013f58 <rcutils_repl_str>:
 8013f58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f5c:	4699      	mov	r9, r3
 8013f5e:	b089      	sub	sp, #36	@ 0x24
 8013f60:	4603      	mov	r3, r0
 8013f62:	4648      	mov	r0, r9
 8013f64:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8013f68:	4698      	mov	r8, r3
 8013f6a:	9300      	str	r3, [sp, #0]
 8013f6c:	460c      	mov	r4, r1
 8013f6e:	f7f8 f987 	bl	800c280 <rcutils_allocator_is_valid>
 8013f72:	2800      	cmp	r0, #0
 8013f74:	f000 80a3 	beq.w	80140be <rcutils_repl_str+0x166>
 8013f78:	4620      	mov	r0, r4
 8013f7a:	f7ec f991 	bl	80002a0 <strlen>
 8013f7e:	f04f 0a00 	mov.w	sl, #0
 8013f82:	f8d9 b010 	ldr.w	fp, [r9, #16]
 8013f86:	9001      	str	r0, [sp, #4]
 8013f88:	4657      	mov	r7, sl
 8013f8a:	4655      	mov	r5, sl
 8013f8c:	2610      	movs	r6, #16
 8013f8e:	e01e      	b.n	8013fce <rcutils_repl_str+0x76>
 8013f90:	3501      	adds	r5, #1
 8013f92:	45aa      	cmp	sl, r5
 8013f94:	d212      	bcs.n	8013fbc <rcutils_repl_str+0x64>
 8013f96:	44b2      	add	sl, r6
 8013f98:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8013f9c:	ea4f 018a 	mov.w	r1, sl, lsl #2
 8013fa0:	4798      	blx	r3
 8013fa2:	2800      	cmp	r0, #0
 8013fa4:	f000 8088 	beq.w	80140b8 <rcutils_repl_str+0x160>
 8013fa8:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 8013fac:	f5b6 1f80 	cmp.w	r6, #1048576	@ 0x100000
 8013fb0:	f8d9 b010 	ldr.w	fp, [r9, #16]
 8013fb4:	4607      	mov	r7, r0
 8013fb6:	bf28      	it	cs
 8013fb8:	f44f 1680 	movcs.w	r6, #1048576	@ 0x100000
 8013fbc:	9a00      	ldr	r2, [sp, #0]
 8013fbe:	eb07 0385 	add.w	r3, r7, r5, lsl #2
 8013fc2:	1aa2      	subs	r2, r4, r2
 8013fc4:	f843 2c04 	str.w	r2, [r3, #-4]
 8013fc8:	9b01      	ldr	r3, [sp, #4]
 8013fca:	eb04 0803 	add.w	r8, r4, r3
 8013fce:	9902      	ldr	r1, [sp, #8]
 8013fd0:	4640      	mov	r0, r8
 8013fd2:	f005 fd13 	bl	80199fc <strstr>
 8013fd6:	4604      	mov	r4, r0
 8013fd8:	465a      	mov	r2, fp
 8013fda:	4638      	mov	r0, r7
 8013fdc:	2c00      	cmp	r4, #0
 8013fde:	d1d7      	bne.n	8013f90 <rcutils_repl_str+0x38>
 8013fe0:	4640      	mov	r0, r8
 8013fe2:	f7ec f95d 	bl	80002a0 <strlen>
 8013fe6:	9b00      	ldr	r3, [sp, #0]
 8013fe8:	eba8 0803 	sub.w	r8, r8, r3
 8013fec:	eb08 0300 	add.w	r3, r8, r0
 8013ff0:	9304      	str	r3, [sp, #16]
 8013ff2:	f8d9 8000 	ldr.w	r8, [r9]
 8013ff6:	2d00      	cmp	r5, #0
 8013ff8:	d03f      	beq.n	801407a <rcutils_repl_str+0x122>
 8013ffa:	9803      	ldr	r0, [sp, #12]
 8013ffc:	f7ec f950 	bl	80002a0 <strlen>
 8014000:	4606      	mov	r6, r0
 8014002:	9801      	ldr	r0, [sp, #4]
 8014004:	9a04      	ldr	r2, [sp, #16]
 8014006:	1a33      	subs	r3, r6, r0
 8014008:	fb05 2a03 	mla	sl, r5, r3, r2
 801400c:	4659      	mov	r1, fp
 801400e:	f10a 0001 	add.w	r0, sl, #1
 8014012:	47c0      	blx	r8
 8014014:	4683      	mov	fp, r0
 8014016:	2800      	cmp	r0, #0
 8014018:	d04e      	beq.n	80140b8 <rcutils_repl_str+0x160>
 801401a:	683a      	ldr	r2, [r7, #0]
 801401c:	9900      	ldr	r1, [sp, #0]
 801401e:	f005 fdec 	bl	8019bfa <memcpy>
 8014022:	683b      	ldr	r3, [r7, #0]
 8014024:	9706      	str	r7, [sp, #24]
 8014026:	1e6a      	subs	r2, r5, #1
 8014028:	445b      	add	r3, fp
 801402a:	46a8      	mov	r8, r5
 801402c:	9202      	str	r2, [sp, #8]
 801402e:	4625      	mov	r5, r4
 8014030:	f8cd 901c 	str.w	r9, [sp, #28]
 8014034:	461c      	mov	r4, r3
 8014036:	9903      	ldr	r1, [sp, #12]
 8014038:	4632      	mov	r2, r6
 801403a:	4620      	mov	r0, r4
 801403c:	f005 fddd 	bl	8019bfa <memcpy>
 8014040:	9b01      	ldr	r3, [sp, #4]
 8014042:	f857 2b04 	ldr.w	r2, [r7], #4
 8014046:	eb02 0c03 	add.w	ip, r2, r3
 801404a:	9b00      	ldr	r3, [sp, #0]
 801404c:	eb03 010c 	add.w	r1, r3, ip
 8014050:	9b02      	ldr	r3, [sp, #8]
 8014052:	4434      	add	r4, r6
 8014054:	429d      	cmp	r5, r3
 8014056:	4620      	mov	r0, r4
 8014058:	d022      	beq.n	80140a0 <rcutils_repl_str+0x148>
 801405a:	683a      	ldr	r2, [r7, #0]
 801405c:	eba2 090c 	sub.w	r9, r2, ip
 8014060:	464a      	mov	r2, r9
 8014062:	3501      	adds	r5, #1
 8014064:	f005 fdc9 	bl	8019bfa <memcpy>
 8014068:	45a8      	cmp	r8, r5
 801406a:	444c      	add	r4, r9
 801406c:	d1e3      	bne.n	8014036 <rcutils_repl_str+0xde>
 801406e:	2300      	movs	r3, #0
 8014070:	e9dd 7906 	ldrd	r7, r9, [sp, #24]
 8014074:	f80b 300a 	strb.w	r3, [fp, sl]
 8014078:	e008      	b.n	801408c <rcutils_repl_str+0x134>
 801407a:	4618      	mov	r0, r3
 801407c:	4659      	mov	r1, fp
 801407e:	3001      	adds	r0, #1
 8014080:	47c0      	blx	r8
 8014082:	4683      	mov	fp, r0
 8014084:	b110      	cbz	r0, 801408c <rcutils_repl_str+0x134>
 8014086:	9900      	ldr	r1, [sp, #0]
 8014088:	f005 fdaf 	bl	8019bea <strcpy>
 801408c:	4638      	mov	r0, r7
 801408e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8014092:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8014096:	4798      	blx	r3
 8014098:	4658      	mov	r0, fp
 801409a:	b009      	add	sp, #36	@ 0x24
 801409c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80140a0:	9b04      	ldr	r3, [sp, #16]
 80140a2:	eba3 020c 	sub.w	r2, r3, ip
 80140a6:	9205      	str	r2, [sp, #20]
 80140a8:	3501      	adds	r5, #1
 80140aa:	f005 fda6 	bl	8019bfa <memcpy>
 80140ae:	9a05      	ldr	r2, [sp, #20]
 80140b0:	45a8      	cmp	r8, r5
 80140b2:	4414      	add	r4, r2
 80140b4:	d1bf      	bne.n	8014036 <rcutils_repl_str+0xde>
 80140b6:	e7da      	b.n	801406e <rcutils_repl_str+0x116>
 80140b8:	f04f 0b00 	mov.w	fp, #0
 80140bc:	e7e6      	b.n	801408c <rcutils_repl_str+0x134>
 80140be:	4683      	mov	fp, r0
 80140c0:	4658      	mov	r0, fp
 80140c2:	b009      	add	sp, #36	@ 0x24
 80140c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080140c8 <rcutils_snprintf>:
 80140c8:	b40c      	push	{r2, r3}
 80140ca:	b530      	push	{r4, r5, lr}
 80140cc:	b083      	sub	sp, #12
 80140ce:	ab06      	add	r3, sp, #24
 80140d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80140d4:	9301      	str	r3, [sp, #4]
 80140d6:	b152      	cbz	r2, 80140ee <rcutils_snprintf+0x26>
 80140d8:	b138      	cbz	r0, 80140ea <rcutils_snprintf+0x22>
 80140da:	b141      	cbz	r1, 80140ee <rcutils_snprintf+0x26>
 80140dc:	f005 fb88 	bl	80197f0 <vsniprintf>
 80140e0:	b003      	add	sp, #12
 80140e2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80140e6:	b002      	add	sp, #8
 80140e8:	4770      	bx	lr
 80140ea:	2900      	cmp	r1, #0
 80140ec:	d0f6      	beq.n	80140dc <rcutils_snprintf+0x14>
 80140ee:	f005 fd4f 	bl	8019b90 <__errno>
 80140f2:	2316      	movs	r3, #22
 80140f4:	6003      	str	r3, [r0, #0]
 80140f6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80140fa:	e7f1      	b.n	80140e0 <rcutils_snprintf+0x18>

080140fc <rcutils_vsnprintf>:
 80140fc:	b570      	push	{r4, r5, r6, lr}
 80140fe:	b13a      	cbz	r2, 8014110 <rcutils_vsnprintf+0x14>
 8014100:	b120      	cbz	r0, 801410c <rcutils_vsnprintf+0x10>
 8014102:	b129      	cbz	r1, 8014110 <rcutils_vsnprintf+0x14>
 8014104:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014108:	f005 bb72 	b.w	80197f0 <vsniprintf>
 801410c:	2900      	cmp	r1, #0
 801410e:	d0f9      	beq.n	8014104 <rcutils_vsnprintf+0x8>
 8014110:	f005 fd3e 	bl	8019b90 <__errno>
 8014114:	2316      	movs	r3, #22
 8014116:	6003      	str	r3, [r0, #0]
 8014118:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801411c:	bd70      	pop	{r4, r5, r6, pc}
 801411e:	bf00      	nop

08014120 <rcutils_strdup>:
 8014120:	b084      	sub	sp, #16
 8014122:	b570      	push	{r4, r5, r6, lr}
 8014124:	b086      	sub	sp, #24
 8014126:	f10d 0c2c 	add.w	ip, sp, #44	@ 0x2c
 801412a:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
 801412e:	4604      	mov	r4, r0
 8014130:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014134:	f10d 0e04 	add.w	lr, sp, #4
 8014138:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801413c:	f8dc 3000 	ldr.w	r3, [ip]
 8014140:	f8ce 3000 	str.w	r3, [lr]
 8014144:	b304      	cbz	r4, 8014188 <rcutils_strdup+0x68>
 8014146:	a801      	add	r0, sp, #4
 8014148:	f7f8 f89a 	bl	800c280 <rcutils_allocator_is_valid>
 801414c:	b1e0      	cbz	r0, 8014188 <rcutils_strdup+0x68>
 801414e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8014152:	2100      	movs	r1, #0
 8014154:	4620      	mov	r0, r4
 8014156:	f7ec f853 	bl	8000200 <memchr>
 801415a:	b190      	cbz	r0, 8014182 <rcutils_strdup+0x62>
 801415c:	1b06      	subs	r6, r0, r4
 801415e:	1c70      	adds	r0, r6, #1
 8014160:	9b01      	ldr	r3, [sp, #4]
 8014162:	9905      	ldr	r1, [sp, #20]
 8014164:	4798      	blx	r3
 8014166:	4605      	mov	r5, r0
 8014168:	b128      	cbz	r0, 8014176 <rcutils_strdup+0x56>
 801416a:	4632      	mov	r2, r6
 801416c:	4621      	mov	r1, r4
 801416e:	f005 fd44 	bl	8019bfa <memcpy>
 8014172:	2300      	movs	r3, #0
 8014174:	55ab      	strb	r3, [r5, r6]
 8014176:	4628      	mov	r0, r5
 8014178:	b006      	add	sp, #24
 801417a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801417e:	b004      	add	sp, #16
 8014180:	4770      	bx	lr
 8014182:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 8014186:	e7eb      	b.n	8014160 <rcutils_strdup+0x40>
 8014188:	2500      	movs	r5, #0
 801418a:	e7f4      	b.n	8014176 <rcutils_strdup+0x56>

0801418c <rcutils_strndup>:
 801418c:	b082      	sub	sp, #8
 801418e:	b570      	push	{r4, r5, r6, lr}
 8014190:	ac04      	add	r4, sp, #16
 8014192:	e884 000c 	stmia.w	r4, {r2, r3}
 8014196:	b1e8      	cbz	r0, 80141d4 <rcutils_strndup+0x48>
 8014198:	4605      	mov	r5, r0
 801419a:	a804      	add	r0, sp, #16
 801419c:	460c      	mov	r4, r1
 801419e:	f7f8 f86f 	bl	800c280 <rcutils_allocator_is_valid>
 80141a2:	b1b8      	cbz	r0, 80141d4 <rcutils_strndup+0x48>
 80141a4:	4622      	mov	r2, r4
 80141a6:	2100      	movs	r1, #0
 80141a8:	4628      	mov	r0, r5
 80141aa:	f7ec f829 	bl	8000200 <memchr>
 80141ae:	b100      	cbz	r0, 80141b2 <rcutils_strndup+0x26>
 80141b0:	1b44      	subs	r4, r0, r5
 80141b2:	9b04      	ldr	r3, [sp, #16]
 80141b4:	9908      	ldr	r1, [sp, #32]
 80141b6:	1c60      	adds	r0, r4, #1
 80141b8:	4798      	blx	r3
 80141ba:	4606      	mov	r6, r0
 80141bc:	b128      	cbz	r0, 80141ca <rcutils_strndup+0x3e>
 80141be:	4622      	mov	r2, r4
 80141c0:	4629      	mov	r1, r5
 80141c2:	f005 fd1a 	bl	8019bfa <memcpy>
 80141c6:	2300      	movs	r3, #0
 80141c8:	5533      	strb	r3, [r6, r4]
 80141ca:	4630      	mov	r0, r6
 80141cc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80141d0:	b002      	add	sp, #8
 80141d2:	4770      	bx	lr
 80141d4:	2600      	movs	r6, #0
 80141d6:	4630      	mov	r0, r6
 80141d8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80141dc:	b002      	add	sp, #8
 80141de:	4770      	bx	lr

080141e0 <rcutils_get_zero_initialized_string_map>:
 80141e0:	4b01      	ldr	r3, [pc, #4]	@ (80141e8 <rcutils_get_zero_initialized_string_map+0x8>)
 80141e2:	6818      	ldr	r0, [r3, #0]
 80141e4:	4770      	bx	lr
 80141e6:	bf00      	nop
 80141e8:	0801d1a0 	.word	0x0801d1a0

080141ec <rcutils_string_map_reserve>:
 80141ec:	2800      	cmp	r0, #0
 80141ee:	d04e      	beq.n	801428e <rcutils_string_map_reserve+0xa2>
 80141f0:	b530      	push	{r4, r5, lr}
 80141f2:	6803      	ldr	r3, [r0, #0]
 80141f4:	b087      	sub	sp, #28
 80141f6:	4604      	mov	r4, r0
 80141f8:	2b00      	cmp	r3, #0
 80141fa:	d043      	beq.n	8014284 <rcutils_string_map_reserve+0x98>
 80141fc:	f103 0c0c 	add.w	ip, r3, #12
 8014200:	460d      	mov	r5, r1
 8014202:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014206:	f10d 0e04 	add.w	lr, sp, #4
 801420a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801420e:	f8dc 3000 	ldr.w	r3, [ip]
 8014212:	f8ce 3000 	str.w	r3, [lr]
 8014216:	a801      	add	r0, sp, #4
 8014218:	f7f8 f832 	bl	800c280 <rcutils_allocator_is_valid>
 801421c:	b308      	cbz	r0, 8014262 <rcutils_string_map_reserve+0x76>
 801421e:	6823      	ldr	r3, [r4, #0]
 8014220:	6899      	ldr	r1, [r3, #8]
 8014222:	42a9      	cmp	r1, r5
 8014224:	d829      	bhi.n	801427a <rcutils_string_map_reserve+0x8e>
 8014226:	685a      	ldr	r2, [r3, #4]
 8014228:	42aa      	cmp	r2, r5
 801422a:	d024      	beq.n	8014276 <rcutils_string_map_reserve+0x8a>
 801422c:	b1e5      	cbz	r5, 8014268 <rcutils_string_map_reserve+0x7c>
 801422e:	f1b5 5f00 	cmp.w	r5, #536870912	@ 0x20000000
 8014232:	d22a      	bcs.n	801428a <rcutils_string_map_reserve+0x9e>
 8014234:	6818      	ldr	r0, [r3, #0]
 8014236:	9a05      	ldr	r2, [sp, #20]
 8014238:	9b03      	ldr	r3, [sp, #12]
 801423a:	00e9      	lsls	r1, r5, #3
 801423c:	4798      	blx	r3
 801423e:	b320      	cbz	r0, 801428a <rcutils_string_map_reserve+0x9e>
 8014240:	6824      	ldr	r4, [r4, #0]
 8014242:	6861      	ldr	r1, [r4, #4]
 8014244:	6020      	str	r0, [r4, #0]
 8014246:	42a9      	cmp	r1, r5
 8014248:	d214      	bcs.n	8014274 <rcutils_string_map_reserve+0x88>
 801424a:	eb00 03c1 	add.w	r3, r0, r1, lsl #3
 801424e:	1a69      	subs	r1, r5, r1
 8014250:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8014254:	2200      	movs	r2, #0
 8014256:	e9c3 2200 	strd	r2, r2, [r3]
 801425a:	3308      	adds	r3, #8
 801425c:	428b      	cmp	r3, r1
 801425e:	d1fa      	bne.n	8014256 <rcutils_string_map_reserve+0x6a>
 8014260:	e008      	b.n	8014274 <rcutils_string_map_reserve+0x88>
 8014262:	200b      	movs	r0, #11
 8014264:	b007      	add	sp, #28
 8014266:	bd30      	pop	{r4, r5, pc}
 8014268:	9a02      	ldr	r2, [sp, #8]
 801426a:	9905      	ldr	r1, [sp, #20]
 801426c:	6818      	ldr	r0, [r3, #0]
 801426e:	4790      	blx	r2
 8014270:	6824      	ldr	r4, [r4, #0]
 8014272:	6025      	str	r5, [r4, #0]
 8014274:	6065      	str	r5, [r4, #4]
 8014276:	2000      	movs	r0, #0
 8014278:	e7f4      	b.n	8014264 <rcutils_string_map_reserve+0x78>
 801427a:	4620      	mov	r0, r4
 801427c:	f7ff ffb6 	bl	80141ec <rcutils_string_map_reserve>
 8014280:	b007      	add	sp, #28
 8014282:	bd30      	pop	{r4, r5, pc}
 8014284:	201f      	movs	r0, #31
 8014286:	b007      	add	sp, #28
 8014288:	bd30      	pop	{r4, r5, pc}
 801428a:	200a      	movs	r0, #10
 801428c:	e7ea      	b.n	8014264 <rcutils_string_map_reserve+0x78>
 801428e:	200b      	movs	r0, #11
 8014290:	4770      	bx	lr
 8014292:	bf00      	nop

08014294 <rcutils_string_map_init>:
 8014294:	b082      	sub	sp, #8
 8014296:	b570      	push	{r4, r5, r6, lr}
 8014298:	ac04      	add	r4, sp, #16
 801429a:	e884 000c 	stmia.w	r4, {r2, r3}
 801429e:	b378      	cbz	r0, 8014300 <rcutils_string_map_init+0x6c>
 80142a0:	6806      	ldr	r6, [r0, #0]
 80142a2:	4604      	mov	r4, r0
 80142a4:	b12e      	cbz	r6, 80142b2 <rcutils_string_map_init+0x1e>
 80142a6:	251e      	movs	r5, #30
 80142a8:	4628      	mov	r0, r5
 80142aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80142ae:	b002      	add	sp, #8
 80142b0:	4770      	bx	lr
 80142b2:	a804      	add	r0, sp, #16
 80142b4:	460d      	mov	r5, r1
 80142b6:	f7f7 ffe3 	bl	800c280 <rcutils_allocator_is_valid>
 80142ba:	b308      	cbz	r0, 8014300 <rcutils_string_map_init+0x6c>
 80142bc:	9b04      	ldr	r3, [sp, #16]
 80142be:	9908      	ldr	r1, [sp, #32]
 80142c0:	2020      	movs	r0, #32
 80142c2:	4798      	blx	r3
 80142c4:	6020      	str	r0, [r4, #0]
 80142c6:	b308      	cbz	r0, 801430c <rcutils_string_map_init+0x78>
 80142c8:	f10d 0e10 	add.w	lr, sp, #16
 80142cc:	e9c0 6600 	strd	r6, r6, [r0]
 80142d0:	6086      	str	r6, [r0, #8]
 80142d2:	f100 0c0c 	add.w	ip, r0, #12
 80142d6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80142da:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80142de:	f8de 3000 	ldr.w	r3, [lr]
 80142e2:	f8cc 3000 	str.w	r3, [ip]
 80142e6:	4629      	mov	r1, r5
 80142e8:	4620      	mov	r0, r4
 80142ea:	f7ff ff7f 	bl	80141ec <rcutils_string_map_reserve>
 80142ee:	4605      	mov	r5, r0
 80142f0:	2800      	cmp	r0, #0
 80142f2:	d0d9      	beq.n	80142a8 <rcutils_string_map_init+0x14>
 80142f4:	9b05      	ldr	r3, [sp, #20]
 80142f6:	9908      	ldr	r1, [sp, #32]
 80142f8:	6820      	ldr	r0, [r4, #0]
 80142fa:	4798      	blx	r3
 80142fc:	6026      	str	r6, [r4, #0]
 80142fe:	e7d3      	b.n	80142a8 <rcutils_string_map_init+0x14>
 8014300:	250b      	movs	r5, #11
 8014302:	4628      	mov	r0, r5
 8014304:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014308:	b002      	add	sp, #8
 801430a:	4770      	bx	lr
 801430c:	250a      	movs	r5, #10
 801430e:	e7cb      	b.n	80142a8 <rcutils_string_map_init+0x14>

08014310 <rcutils_string_map_fini>:
 8014310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014314:	b086      	sub	sp, #24
 8014316:	2800      	cmp	r0, #0
 8014318:	d04f      	beq.n	80143ba <rcutils_string_map_fini+0xaa>
 801431a:	6805      	ldr	r5, [r0, #0]
 801431c:	4606      	mov	r6, r0
 801431e:	2d00      	cmp	r5, #0
 8014320:	d046      	beq.n	80143b0 <rcutils_string_map_fini+0xa0>
 8014322:	686b      	ldr	r3, [r5, #4]
 8014324:	b353      	cbz	r3, 801437c <rcutils_string_map_fini+0x6c>
 8014326:	2400      	movs	r4, #0
 8014328:	682a      	ldr	r2, [r5, #0]
 801432a:	4627      	mov	r7, r4
 801432c:	f852 0034 	ldr.w	r0, [r2, r4, lsl #3]
 8014330:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 8014334:	b1f8      	cbz	r0, 8014376 <rcutils_string_map_fini+0x66>
 8014336:	f8d5 a01c 	ldr.w	sl, [r5, #28]
 801433a:	f8d5 9010 	ldr.w	r9, [r5, #16]
 801433e:	4651      	mov	r1, sl
 8014340:	47c8      	blx	r9
 8014342:	682b      	ldr	r3, [r5, #0]
 8014344:	eb03 0208 	add.w	r2, r3, r8
 8014348:	f843 7034 	str.w	r7, [r3, r4, lsl #3]
 801434c:	6850      	ldr	r0, [r2, #4]
 801434e:	4651      	mov	r1, sl
 8014350:	47c8      	blx	r9
 8014352:	682a      	ldr	r2, [r5, #0]
 8014354:	68ab      	ldr	r3, [r5, #8]
 8014356:	4442      	add	r2, r8
 8014358:	3b01      	subs	r3, #1
 801435a:	6057      	str	r7, [r2, #4]
 801435c:	60ab      	str	r3, [r5, #8]
 801435e:	6835      	ldr	r5, [r6, #0]
 8014360:	686b      	ldr	r3, [r5, #4]
 8014362:	3401      	adds	r4, #1
 8014364:	429c      	cmp	r4, r3
 8014366:	d209      	bcs.n	801437c <rcutils_string_map_fini+0x6c>
 8014368:	682a      	ldr	r2, [r5, #0]
 801436a:	f852 0034 	ldr.w	r0, [r2, r4, lsl #3]
 801436e:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 8014372:	2800      	cmp	r0, #0
 8014374:	d1df      	bne.n	8014336 <rcutils_string_map_fini+0x26>
 8014376:	3401      	adds	r4, #1
 8014378:	42a3      	cmp	r3, r4
 801437a:	d8d7      	bhi.n	801432c <rcutils_string_map_fini+0x1c>
 801437c:	2100      	movs	r1, #0
 801437e:	4630      	mov	r0, r6
 8014380:	f7ff ff34 	bl	80141ec <rcutils_string_map_reserve>
 8014384:	4604      	mov	r4, r0
 8014386:	b118      	cbz	r0, 8014390 <rcutils_string_map_fini+0x80>
 8014388:	4620      	mov	r0, r4
 801438a:	b006      	add	sp, #24
 801438c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014390:	6835      	ldr	r5, [r6, #0]
 8014392:	350c      	adds	r5, #12
 8014394:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8014396:	af01      	add	r7, sp, #4
 8014398:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801439a:	682b      	ldr	r3, [r5, #0]
 801439c:	603b      	str	r3, [r7, #0]
 801439e:	a801      	add	r0, sp, #4
 80143a0:	f7f7 ff6e 	bl	800c280 <rcutils_allocator_is_valid>
 80143a4:	b148      	cbz	r0, 80143ba <rcutils_string_map_fini+0xaa>
 80143a6:	9b02      	ldr	r3, [sp, #8]
 80143a8:	9905      	ldr	r1, [sp, #20]
 80143aa:	6830      	ldr	r0, [r6, #0]
 80143ac:	4798      	blx	r3
 80143ae:	6034      	str	r4, [r6, #0]
 80143b0:	2400      	movs	r4, #0
 80143b2:	4620      	mov	r0, r4
 80143b4:	b006      	add	sp, #24
 80143b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80143ba:	240b      	movs	r4, #11
 80143bc:	4620      	mov	r0, r4
 80143be:	b006      	add	sp, #24
 80143c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080143c4 <rcutils_string_map_getn>:
 80143c4:	b338      	cbz	r0, 8014416 <rcutils_string_map_getn+0x52>
 80143c6:	6800      	ldr	r0, [r0, #0]
 80143c8:	b328      	cbz	r0, 8014416 <rcutils_string_map_getn+0x52>
 80143ca:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80143ce:	460e      	mov	r6, r1
 80143d0:	b1c1      	cbz	r1, 8014404 <rcutils_string_map_getn+0x40>
 80143d2:	e9d0 9800 	ldrd	r9, r8, [r0]
 80143d6:	f1b8 0f00 	cmp.w	r8, #0
 80143da:	d013      	beq.n	8014404 <rcutils_string_map_getn+0x40>
 80143dc:	4617      	mov	r7, r2
 80143de:	2400      	movs	r4, #0
 80143e0:	f859 5034 	ldr.w	r5, [r9, r4, lsl #3]
 80143e4:	4628      	mov	r0, r5
 80143e6:	b155      	cbz	r5, 80143fe <rcutils_string_map_getn+0x3a>
 80143e8:	f7eb ff5a 	bl	80002a0 <strlen>
 80143ec:	42b8      	cmp	r0, r7
 80143ee:	4602      	mov	r2, r0
 80143f0:	4629      	mov	r1, r5
 80143f2:	bf38      	it	cc
 80143f4:	463a      	movcc	r2, r7
 80143f6:	4630      	mov	r0, r6
 80143f8:	f005 fadb 	bl	80199b2 <strncmp>
 80143fc:	b128      	cbz	r0, 801440a <rcutils_string_map_getn+0x46>
 80143fe:	3401      	adds	r4, #1
 8014400:	45a0      	cmp	r8, r4
 8014402:	d1ed      	bne.n	80143e0 <rcutils_string_map_getn+0x1c>
 8014404:	2000      	movs	r0, #0
 8014406:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801440a:	eb09 09c4 	add.w	r9, r9, r4, lsl #3
 801440e:	f8d9 0004 	ldr.w	r0, [r9, #4]
 8014412:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014416:	4770      	bx	lr

08014418 <rmw_get_zero_initialized_context>:
 8014418:	b510      	push	{r4, lr}
 801441a:	4903      	ldr	r1, [pc, #12]	@ (8014428 <rmw_get_zero_initialized_context+0x10>)
 801441c:	4604      	mov	r4, r0
 801441e:	2270      	movs	r2, #112	@ 0x70
 8014420:	f005 fbeb 	bl	8019bfa <memcpy>
 8014424:	4620      	mov	r0, r4
 8014426:	bd10      	pop	{r4, pc}
 8014428:	0801d1a8 	.word	0x0801d1a8

0801442c <rmw_get_zero_initialized_init_options>:
 801442c:	b510      	push	{r4, lr}
 801442e:	4903      	ldr	r1, [pc, #12]	@ (801443c <rmw_get_zero_initialized_init_options+0x10>)
 8014430:	4604      	mov	r4, r0
 8014432:	2258      	movs	r2, #88	@ 0x58
 8014434:	f005 fbe1 	bl	8019bfa <memcpy>
 8014438:	4620      	mov	r0, r4
 801443a:	bd10      	pop	{r4, pc}
 801443c:	0801d218 	.word	0x0801d218

08014440 <rmw_subscription_content_filter_options_fini>:
 8014440:	b1b0      	cbz	r0, 8014470 <rmw_subscription_content_filter_options_fini+0x30>
 8014442:	b538      	push	{r3, r4, r5, lr}
 8014444:	4604      	mov	r4, r0
 8014446:	4608      	mov	r0, r1
 8014448:	460d      	mov	r5, r1
 801444a:	f7f7 ff19 	bl	800c280 <rcutils_allocator_is_valid>
 801444e:	b168      	cbz	r0, 801446c <rmw_subscription_content_filter_options_fini+0x2c>
 8014450:	6820      	ldr	r0, [r4, #0]
 8014452:	b120      	cbz	r0, 801445e <rmw_subscription_content_filter_options_fini+0x1e>
 8014454:	686b      	ldr	r3, [r5, #4]
 8014456:	6929      	ldr	r1, [r5, #16]
 8014458:	4798      	blx	r3
 801445a:	2300      	movs	r3, #0
 801445c:	6023      	str	r3, [r4, #0]
 801445e:	1d20      	adds	r0, r4, #4
 8014460:	f004 fab0 	bl	80189c4 <rcutils_string_array_fini>
 8014464:	3800      	subs	r0, #0
 8014466:	bf18      	it	ne
 8014468:	2001      	movne	r0, #1
 801446a:	bd38      	pop	{r3, r4, r5, pc}
 801446c:	200b      	movs	r0, #11
 801446e:	bd38      	pop	{r3, r4, r5, pc}
 8014470:	200b      	movs	r0, #11
 8014472:	4770      	bx	lr

08014474 <rmw_get_default_subscription_options>:
 8014474:	2200      	movs	r2, #0
 8014476:	e9c0 2200 	strd	r2, r2, [r0]
 801447a:	6082      	str	r2, [r0, #8]
 801447c:	4770      	bx	lr
 801447e:	bf00      	nop

08014480 <rmw_time_equal>:
 8014480:	b570      	push	{r4, r5, r6, lr}
 8014482:	b084      	sub	sp, #16
 8014484:	ac04      	add	r4, sp, #16
 8014486:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 801448a:	4925      	ldr	r1, [pc, #148]	@ (8014520 <rmw_time_equal+0xa0>)
 801448c:	9c01      	ldr	r4, [sp, #4]
 801448e:	2202      	movs	r2, #2
 8014490:	4281      	cmp	r1, r0
 8014492:	41a2      	sbcs	r2, r4
 8014494:	d333      	bcc.n	80144fe <rmw_time_equal+0x7e>
 8014496:	4603      	mov	r3, r0
 8014498:	4822      	ldr	r0, [pc, #136]	@ (8014524 <rmw_time_equal+0xa4>)
 801449a:	e9dd 1502 	ldrd	r1, r5, [sp, #8]
 801449e:	fba3 3200 	umull	r3, r2, r3, r0
 80144a2:	fb00 2204 	mla	r2, r0, r4, r2
 80144a6:	43de      	mvns	r6, r3
 80144a8:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 80144ac:	1a84      	subs	r4, r0, r2
 80144ae:	428e      	cmp	r6, r1
 80144b0:	41ac      	sbcs	r4, r5
 80144b2:	d332      	bcc.n	801451a <rmw_time_equal+0x9a>
 80144b4:	eb11 0e03 	adds.w	lr, r1, r3
 80144b8:	eb42 0005 	adc.w	r0, r2, r5
 80144bc:	9b08      	ldr	r3, [sp, #32]
 80144be:	4918      	ldr	r1, [pc, #96]	@ (8014520 <rmw_time_equal+0xa0>)
 80144c0:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80144c2:	2202      	movs	r2, #2
 80144c4:	4299      	cmp	r1, r3
 80144c6:	41aa      	sbcs	r2, r5
 80144c8:	d31e      	bcc.n	8014508 <rmw_time_equal+0x88>
 80144ca:	4c16      	ldr	r4, [pc, #88]	@ (8014524 <rmw_time_equal+0xa4>)
 80144cc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80144ce:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80144d0:	fba3 3104 	umull	r3, r1, r3, r4
 80144d4:	fb04 1105 	mla	r1, r4, r5, r1
 80144d8:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 80144dc:	43dd      	mvns	r5, r3
 80144de:	ebac 0401 	sub.w	r4, ip, r1
 80144e2:	4295      	cmp	r5, r2
 80144e4:	41b4      	sbcs	r4, r6
 80144e6:	d314      	bcc.n	8014512 <rmw_time_equal+0x92>
 80144e8:	18d2      	adds	r2, r2, r3
 80144ea:	eb41 0306 	adc.w	r3, r1, r6
 80144ee:	4283      	cmp	r3, r0
 80144f0:	bf08      	it	eq
 80144f2:	4572      	cmpeq	r2, lr
 80144f4:	bf0c      	ite	eq
 80144f6:	2001      	moveq	r0, #1
 80144f8:	2000      	movne	r0, #0
 80144fa:	b004      	add	sp, #16
 80144fc:	bd70      	pop	{r4, r5, r6, pc}
 80144fe:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 8014502:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 8014506:	e7d9      	b.n	80144bc <rmw_time_equal+0x3c>
 8014508:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801450c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8014510:	e7ed      	b.n	80144ee <rmw_time_equal+0x6e>
 8014512:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8014516:	4663      	mov	r3, ip
 8014518:	e7e9      	b.n	80144ee <rmw_time_equal+0x6e>
 801451a:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 801451e:	e7cd      	b.n	80144bc <rmw_time_equal+0x3c>
 8014520:	25c17d04 	.word	0x25c17d04
 8014524:	3b9aca00 	.word	0x3b9aca00

08014528 <rmw_time_total_nsec>:
 8014528:	b430      	push	{r4, r5}
 801452a:	b084      	sub	sp, #16
 801452c:	ac04      	add	r4, sp, #16
 801452e:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 8014532:	4914      	ldr	r1, [pc, #80]	@ (8014584 <rmw_time_total_nsec+0x5c>)
 8014534:	9c01      	ldr	r4, [sp, #4]
 8014536:	2202      	movs	r2, #2
 8014538:	4281      	cmp	r1, r0
 801453a:	41a2      	sbcs	r2, r4
 801453c:	d315      	bcc.n	801456a <rmw_time_total_nsec+0x42>
 801453e:	4912      	ldr	r1, [pc, #72]	@ (8014588 <rmw_time_total_nsec+0x60>)
 8014540:	4603      	mov	r3, r0
 8014542:	e9dd 0502 	ldrd	r0, r5, [sp, #8]
 8014546:	fba3 3201 	umull	r3, r2, r3, r1
 801454a:	fb01 2204 	mla	r2, r1, r4, r2
 801454e:	ea6f 0c03 	mvn.w	ip, r3
 8014552:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8014556:	1a8c      	subs	r4, r1, r2
 8014558:	4584      	cmp	ip, r0
 801455a:	41ac      	sbcs	r4, r5
 801455c:	d30c      	bcc.n	8014578 <rmw_time_total_nsec+0x50>
 801455e:	1818      	adds	r0, r3, r0
 8014560:	eb42 0105 	adc.w	r1, r2, r5
 8014564:	b004      	add	sp, #16
 8014566:	bc30      	pop	{r4, r5}
 8014568:	4770      	bx	lr
 801456a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801456e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8014572:	b004      	add	sp, #16
 8014574:	bc30      	pop	{r4, r5}
 8014576:	4770      	bx	lr
 8014578:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801457c:	b004      	add	sp, #16
 801457e:	bc30      	pop	{r4, r5}
 8014580:	4770      	bx	lr
 8014582:	bf00      	nop
 8014584:	25c17d04 	.word	0x25c17d04
 8014588:	3b9aca00 	.word	0x3b9aca00

0801458c <rmw_get_zero_initialized_message_info>:
 801458c:	b510      	push	{r4, lr}
 801458e:	4c09      	ldr	r4, [pc, #36]	@ (80145b4 <rmw_get_zero_initialized_message_info+0x28>)
 8014590:	4686      	mov	lr, r0
 8014592:	4684      	mov	ip, r0
 8014594:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014596:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801459a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801459c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80145a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80145a2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80145a6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80145aa:	e88c 0003 	stmia.w	ip, {r0, r1}
 80145ae:	4670      	mov	r0, lr
 80145b0:	bd10      	pop	{r4, pc}
 80145b2:	bf00      	nop
 80145b4:	0801d270 	.word	0x0801d270

080145b8 <rmw_validate_full_topic_name>:
 80145b8:	2800      	cmp	r0, #0
 80145ba:	d049      	beq.n	8014650 <rmw_validate_full_topic_name+0x98>
 80145bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80145c0:	460e      	mov	r6, r1
 80145c2:	2900      	cmp	r1, #0
 80145c4:	d056      	beq.n	8014674 <rmw_validate_full_topic_name+0xbc>
 80145c6:	4615      	mov	r5, r2
 80145c8:	4604      	mov	r4, r0
 80145ca:	f7eb fe69 	bl	80002a0 <strlen>
 80145ce:	b150      	cbz	r0, 80145e6 <rmw_validate_full_topic_name+0x2e>
 80145d0:	7823      	ldrb	r3, [r4, #0]
 80145d2:	2b2f      	cmp	r3, #47	@ 0x2f
 80145d4:	d00c      	beq.n	80145f0 <rmw_validate_full_topic_name+0x38>
 80145d6:	2302      	movs	r3, #2
 80145d8:	6033      	str	r3, [r6, #0]
 80145da:	b10d      	cbz	r5, 80145e0 <rmw_validate_full_topic_name+0x28>
 80145dc:	2300      	movs	r3, #0
 80145de:	602b      	str	r3, [r5, #0]
 80145e0:	2000      	movs	r0, #0
 80145e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80145e6:	2301      	movs	r3, #1
 80145e8:	6033      	str	r3, [r6, #0]
 80145ea:	2d00      	cmp	r5, #0
 80145ec:	d1f6      	bne.n	80145dc <rmw_validate_full_topic_name+0x24>
 80145ee:	e7f7      	b.n	80145e0 <rmw_validate_full_topic_name+0x28>
 80145f0:	1e47      	subs	r7, r0, #1
 80145f2:	5de3      	ldrb	r3, [r4, r7]
 80145f4:	2b2f      	cmp	r3, #47	@ 0x2f
 80145f6:	d03f      	beq.n	8014678 <rmw_validate_full_topic_name+0xc0>
 80145f8:	1e63      	subs	r3, r4, #1
 80145fa:	4621      	mov	r1, r4
 80145fc:	eb03 0e00 	add.w	lr, r3, r0
 8014600:	469c      	mov	ip, r3
 8014602:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 8014606:	2a5f      	cmp	r2, #95	@ 0x5f
 8014608:	d006      	beq.n	8014618 <rmw_validate_full_topic_name+0x60>
 801460a:	d823      	bhi.n	8014654 <rmw_validate_full_topic_name+0x9c>
 801460c:	2a39      	cmp	r2, #57	@ 0x39
 801460e:	f1a2 0841 	sub.w	r8, r2, #65	@ 0x41
 8014612:	d82b      	bhi.n	801466c <rmw_validate_full_topic_name+0xb4>
 8014614:	2a2e      	cmp	r2, #46	@ 0x2e
 8014616:	d920      	bls.n	801465a <rmw_validate_full_topic_name+0xa2>
 8014618:	4573      	cmp	r3, lr
 801461a:	d1f1      	bne.n	8014600 <rmw_validate_full_topic_name+0x48>
 801461c:	4c21      	ldr	r4, [pc, #132]	@ (80146a4 <rmw_validate_full_topic_name+0xec>)
 801461e:	2300      	movs	r3, #0
 8014620:	e003      	b.n	801462a <rmw_validate_full_topic_name+0x72>
 8014622:	4298      	cmp	r0, r3
 8014624:	f101 0101 	add.w	r1, r1, #1
 8014628:	d02c      	beq.n	8014684 <rmw_validate_full_topic_name+0xcc>
 801462a:	429f      	cmp	r7, r3
 801462c:	f103 0301 	add.w	r3, r3, #1
 8014630:	d0f7      	beq.n	8014622 <rmw_validate_full_topic_name+0x6a>
 8014632:	780a      	ldrb	r2, [r1, #0]
 8014634:	2a2f      	cmp	r2, #47	@ 0x2f
 8014636:	d1f4      	bne.n	8014622 <rmw_validate_full_topic_name+0x6a>
 8014638:	784a      	ldrb	r2, [r1, #1]
 801463a:	2a2f      	cmp	r2, #47	@ 0x2f
 801463c:	d02d      	beq.n	801469a <rmw_validate_full_topic_name+0xe2>
 801463e:	5ca2      	ldrb	r2, [r4, r2]
 8014640:	0752      	lsls	r2, r2, #29
 8014642:	d5ee      	bpl.n	8014622 <rmw_validate_full_topic_name+0x6a>
 8014644:	2206      	movs	r2, #6
 8014646:	6032      	str	r2, [r6, #0]
 8014648:	2d00      	cmp	r5, #0
 801464a:	d0c9      	beq.n	80145e0 <rmw_validate_full_topic_name+0x28>
 801464c:	602b      	str	r3, [r5, #0]
 801464e:	e7c7      	b.n	80145e0 <rmw_validate_full_topic_name+0x28>
 8014650:	200b      	movs	r0, #11
 8014652:	4770      	bx	lr
 8014654:	3a61      	subs	r2, #97	@ 0x61
 8014656:	2a19      	cmp	r2, #25
 8014658:	d9de      	bls.n	8014618 <rmw_validate_full_topic_name+0x60>
 801465a:	2304      	movs	r3, #4
 801465c:	6033      	str	r3, [r6, #0]
 801465e:	2d00      	cmp	r5, #0
 8014660:	d0be      	beq.n	80145e0 <rmw_validate_full_topic_name+0x28>
 8014662:	f1c4 0401 	rsb	r4, r4, #1
 8014666:	4464      	add	r4, ip
 8014668:	602c      	str	r4, [r5, #0]
 801466a:	e7b9      	b.n	80145e0 <rmw_validate_full_topic_name+0x28>
 801466c:	f1b8 0f19 	cmp.w	r8, #25
 8014670:	d9d2      	bls.n	8014618 <rmw_validate_full_topic_name+0x60>
 8014672:	e7f2      	b.n	801465a <rmw_validate_full_topic_name+0xa2>
 8014674:	200b      	movs	r0, #11
 8014676:	e7b4      	b.n	80145e2 <rmw_validate_full_topic_name+0x2a>
 8014678:	2303      	movs	r3, #3
 801467a:	6033      	str	r3, [r6, #0]
 801467c:	2d00      	cmp	r5, #0
 801467e:	d0af      	beq.n	80145e0 <rmw_validate_full_topic_name+0x28>
 8014680:	602f      	str	r7, [r5, #0]
 8014682:	e7ad      	b.n	80145e0 <rmw_validate_full_topic_name+0x28>
 8014684:	28f7      	cmp	r0, #247	@ 0xf7
 8014686:	d802      	bhi.n	801468e <rmw_validate_full_topic_name+0xd6>
 8014688:	2300      	movs	r3, #0
 801468a:	6033      	str	r3, [r6, #0]
 801468c:	e7a8      	b.n	80145e0 <rmw_validate_full_topic_name+0x28>
 801468e:	2307      	movs	r3, #7
 8014690:	6033      	str	r3, [r6, #0]
 8014692:	2d00      	cmp	r5, #0
 8014694:	d0a4      	beq.n	80145e0 <rmw_validate_full_topic_name+0x28>
 8014696:	23f6      	movs	r3, #246	@ 0xf6
 8014698:	e7d8      	b.n	801464c <rmw_validate_full_topic_name+0x94>
 801469a:	2205      	movs	r2, #5
 801469c:	6032      	str	r2, [r6, #0]
 801469e:	2d00      	cmp	r5, #0
 80146a0:	d1d4      	bne.n	801464c <rmw_validate_full_topic_name+0x94>
 80146a2:	e79d      	b.n	80145e0 <rmw_validate_full_topic_name+0x28>
 80146a4:	0801d9bf 	.word	0x0801d9bf

080146a8 <rmw_validate_namespace_with_size>:
 80146a8:	2800      	cmp	r0, #0
 80146aa:	d031      	beq.n	8014710 <rmw_validate_namespace_with_size+0x68>
 80146ac:	b570      	push	{r4, r5, r6, lr}
 80146ae:	4614      	mov	r4, r2
 80146b0:	b0c2      	sub	sp, #264	@ 0x108
 80146b2:	b1ba      	cbz	r2, 80146e4 <rmw_validate_namespace_with_size+0x3c>
 80146b4:	2901      	cmp	r1, #1
 80146b6:	460e      	mov	r6, r1
 80146b8:	461d      	mov	r5, r3
 80146ba:	d102      	bne.n	80146c2 <rmw_validate_namespace_with_size+0x1a>
 80146bc:	7803      	ldrb	r3, [r0, #0]
 80146be:	2b2f      	cmp	r3, #47	@ 0x2f
 80146c0:	d015      	beq.n	80146ee <rmw_validate_namespace_with_size+0x46>
 80146c2:	aa01      	add	r2, sp, #4
 80146c4:	4669      	mov	r1, sp
 80146c6:	f7ff ff77 	bl	80145b8 <rmw_validate_full_topic_name>
 80146ca:	b960      	cbnz	r0, 80146e6 <rmw_validate_namespace_with_size+0x3e>
 80146cc:	9b00      	ldr	r3, [sp, #0]
 80146ce:	b163      	cbz	r3, 80146ea <rmw_validate_namespace_with_size+0x42>
 80146d0:	2b07      	cmp	r3, #7
 80146d2:	d00a      	beq.n	80146ea <rmw_validate_namespace_with_size+0x42>
 80146d4:	1e5a      	subs	r2, r3, #1
 80146d6:	2a05      	cmp	r2, #5
 80146d8:	d81c      	bhi.n	8014714 <rmw_validate_namespace_with_size+0x6c>
 80146da:	e8df f002 	tbb	[pc, r2]
 80146de:	0c0c      	.short	0x0c0c
 80146e0:	0c0c0c0c 	.word	0x0c0c0c0c
 80146e4:	200b      	movs	r0, #11
 80146e6:	b042      	add	sp, #264	@ 0x108
 80146e8:	bd70      	pop	{r4, r5, r6, pc}
 80146ea:	2ef5      	cmp	r6, #245	@ 0xf5
 80146ec:	d809      	bhi.n	8014702 <rmw_validate_namespace_with_size+0x5a>
 80146ee:	2300      	movs	r3, #0
 80146f0:	6023      	str	r3, [r4, #0]
 80146f2:	2000      	movs	r0, #0
 80146f4:	e7f7      	b.n	80146e6 <rmw_validate_namespace_with_size+0x3e>
 80146f6:	6023      	str	r3, [r4, #0]
 80146f8:	2d00      	cmp	r5, #0
 80146fa:	d0fa      	beq.n	80146f2 <rmw_validate_namespace_with_size+0x4a>
 80146fc:	9b01      	ldr	r3, [sp, #4]
 80146fe:	602b      	str	r3, [r5, #0]
 8014700:	e7f7      	b.n	80146f2 <rmw_validate_namespace_with_size+0x4a>
 8014702:	2307      	movs	r3, #7
 8014704:	6023      	str	r3, [r4, #0]
 8014706:	2d00      	cmp	r5, #0
 8014708:	d0f3      	beq.n	80146f2 <rmw_validate_namespace_with_size+0x4a>
 801470a:	23f4      	movs	r3, #244	@ 0xf4
 801470c:	602b      	str	r3, [r5, #0]
 801470e:	e7f0      	b.n	80146f2 <rmw_validate_namespace_with_size+0x4a>
 8014710:	200b      	movs	r0, #11
 8014712:	4770      	bx	lr
 8014714:	4a03      	ldr	r2, [pc, #12]	@ (8014724 <rmw_validate_namespace_with_size+0x7c>)
 8014716:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801471a:	a802      	add	r0, sp, #8
 801471c:	f7ff fcd4 	bl	80140c8 <rcutils_snprintf>
 8014720:	2001      	movs	r0, #1
 8014722:	e7e0      	b.n	80146e6 <rmw_validate_namespace_with_size+0x3e>
 8014724:	0801c68c 	.word	0x0801c68c

08014728 <rmw_validate_namespace>:
 8014728:	b168      	cbz	r0, 8014746 <rmw_validate_namespace+0x1e>
 801472a:	b570      	push	{r4, r5, r6, lr}
 801472c:	460d      	mov	r5, r1
 801472e:	4616      	mov	r6, r2
 8014730:	4604      	mov	r4, r0
 8014732:	f7eb fdb5 	bl	80002a0 <strlen>
 8014736:	4633      	mov	r3, r6
 8014738:	4601      	mov	r1, r0
 801473a:	462a      	mov	r2, r5
 801473c:	4620      	mov	r0, r4
 801473e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014742:	f7ff bfb1 	b.w	80146a8 <rmw_validate_namespace_with_size>
 8014746:	200b      	movs	r0, #11
 8014748:	4770      	bx	lr
 801474a:	bf00      	nop

0801474c <rmw_namespace_validation_result_string>:
 801474c:	2807      	cmp	r0, #7
 801474e:	bf9a      	itte	ls
 8014750:	4b02      	ldrls	r3, [pc, #8]	@ (801475c <rmw_namespace_validation_result_string+0x10>)
 8014752:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 8014756:	4802      	ldrhi	r0, [pc, #8]	@ (8014760 <rmw_namespace_validation_result_string+0x14>)
 8014758:	4770      	bx	lr
 801475a:	bf00      	nop
 801475c:	0801d2a8 	.word	0x0801d2a8
 8014760:	0801c6dc 	.word	0x0801c6dc

08014764 <rmw_validate_node_name>:
 8014764:	2800      	cmp	r0, #0
 8014766:	d037      	beq.n	80147d8 <rmw_validate_node_name+0x74>
 8014768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801476a:	460e      	mov	r6, r1
 801476c:	2900      	cmp	r1, #0
 801476e:	d035      	beq.n	80147dc <rmw_validate_node_name+0x78>
 8014770:	4617      	mov	r7, r2
 8014772:	4604      	mov	r4, r0
 8014774:	f7eb fd94 	bl	80002a0 <strlen>
 8014778:	b1d8      	cbz	r0, 80147b2 <rmw_validate_node_name+0x4e>
 801477a:	1e63      	subs	r3, r4, #1
 801477c:	1819      	adds	r1, r3, r0
 801477e:	461a      	mov	r2, r3
 8014780:	f813 ef01 	ldrb.w	lr, [r3, #1]!
 8014784:	f1ae 0530 	sub.w	r5, lr, #48	@ 0x30
 8014788:	f02e 0c20 	bic.w	ip, lr, #32
 801478c:	2d09      	cmp	r5, #9
 801478e:	f1ac 0c41 	sub.w	ip, ip, #65	@ 0x41
 8014792:	d915      	bls.n	80147c0 <rmw_validate_node_name+0x5c>
 8014794:	f1bc 0f19 	cmp.w	ip, #25
 8014798:	d912      	bls.n	80147c0 <rmw_validate_node_name+0x5c>
 801479a:	f1be 0f5f 	cmp.w	lr, #95	@ 0x5f
 801479e:	d00f      	beq.n	80147c0 <rmw_validate_node_name+0x5c>
 80147a0:	2302      	movs	r3, #2
 80147a2:	6033      	str	r3, [r6, #0]
 80147a4:	b11f      	cbz	r7, 80147ae <rmw_validate_node_name+0x4a>
 80147a6:	f1c4 0401 	rsb	r4, r4, #1
 80147aa:	4414      	add	r4, r2
 80147ac:	603c      	str	r4, [r7, #0]
 80147ae:	2000      	movs	r0, #0
 80147b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80147b2:	2301      	movs	r3, #1
 80147b4:	6033      	str	r3, [r6, #0]
 80147b6:	2f00      	cmp	r7, #0
 80147b8:	d0f9      	beq.n	80147ae <rmw_validate_node_name+0x4a>
 80147ba:	2300      	movs	r3, #0
 80147bc:	603b      	str	r3, [r7, #0]
 80147be:	e7f6      	b.n	80147ae <rmw_validate_node_name+0x4a>
 80147c0:	4299      	cmp	r1, r3
 80147c2:	d1dc      	bne.n	801477e <rmw_validate_node_name+0x1a>
 80147c4:	7823      	ldrb	r3, [r4, #0]
 80147c6:	4a0c      	ldr	r2, [pc, #48]	@ (80147f8 <rmw_validate_node_name+0x94>)
 80147c8:	5cd3      	ldrb	r3, [r2, r3]
 80147ca:	f013 0304 	ands.w	r3, r3, #4
 80147ce:	d10e      	bne.n	80147ee <rmw_validate_node_name+0x8a>
 80147d0:	28ff      	cmp	r0, #255	@ 0xff
 80147d2:	d805      	bhi.n	80147e0 <rmw_validate_node_name+0x7c>
 80147d4:	6033      	str	r3, [r6, #0]
 80147d6:	e7ea      	b.n	80147ae <rmw_validate_node_name+0x4a>
 80147d8:	200b      	movs	r0, #11
 80147da:	4770      	bx	lr
 80147dc:	200b      	movs	r0, #11
 80147de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80147e0:	2304      	movs	r3, #4
 80147e2:	6033      	str	r3, [r6, #0]
 80147e4:	2f00      	cmp	r7, #0
 80147e6:	d0e2      	beq.n	80147ae <rmw_validate_node_name+0x4a>
 80147e8:	23fe      	movs	r3, #254	@ 0xfe
 80147ea:	603b      	str	r3, [r7, #0]
 80147ec:	e7df      	b.n	80147ae <rmw_validate_node_name+0x4a>
 80147ee:	2303      	movs	r3, #3
 80147f0:	6033      	str	r3, [r6, #0]
 80147f2:	2f00      	cmp	r7, #0
 80147f4:	d1e1      	bne.n	80147ba <rmw_validate_node_name+0x56>
 80147f6:	e7da      	b.n	80147ae <rmw_validate_node_name+0x4a>
 80147f8:	0801d9bf 	.word	0x0801d9bf

080147fc <rmw_node_name_validation_result_string>:
 80147fc:	2804      	cmp	r0, #4
 80147fe:	bf9a      	itte	ls
 8014800:	4b02      	ldrls	r3, [pc, #8]	@ (801480c <rmw_node_name_validation_result_string+0x10>)
 8014802:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 8014806:	4802      	ldrhi	r0, [pc, #8]	@ (8014810 <rmw_node_name_validation_result_string+0x14>)
 8014808:	4770      	bx	lr
 801480a:	bf00      	nop
 801480c:	0801d2c8 	.word	0x0801d2c8
 8014810:	0801c884 	.word	0x0801c884

08014814 <get_memory>:
 8014814:	4603      	mov	r3, r0
 8014816:	6840      	ldr	r0, [r0, #4]
 8014818:	b158      	cbz	r0, 8014832 <get_memory+0x1e>
 801481a:	6842      	ldr	r2, [r0, #4]
 801481c:	605a      	str	r2, [r3, #4]
 801481e:	b10a      	cbz	r2, 8014824 <get_memory+0x10>
 8014820:	2100      	movs	r1, #0
 8014822:	6011      	str	r1, [r2, #0]
 8014824:	681a      	ldr	r2, [r3, #0]
 8014826:	6042      	str	r2, [r0, #4]
 8014828:	b102      	cbz	r2, 801482c <get_memory+0x18>
 801482a:	6010      	str	r0, [r2, #0]
 801482c:	2200      	movs	r2, #0
 801482e:	6002      	str	r2, [r0, #0]
 8014830:	6018      	str	r0, [r3, #0]
 8014832:	4770      	bx	lr

08014834 <put_memory>:
 8014834:	680b      	ldr	r3, [r1, #0]
 8014836:	b10b      	cbz	r3, 801483c <put_memory+0x8>
 8014838:	684a      	ldr	r2, [r1, #4]
 801483a:	605a      	str	r2, [r3, #4]
 801483c:	684a      	ldr	r2, [r1, #4]
 801483e:	b102      	cbz	r2, 8014842 <put_memory+0xe>
 8014840:	6013      	str	r3, [r2, #0]
 8014842:	6803      	ldr	r3, [r0, #0]
 8014844:	428b      	cmp	r3, r1
 8014846:	6843      	ldr	r3, [r0, #4]
 8014848:	bf08      	it	eq
 801484a:	6002      	streq	r2, [r0, #0]
 801484c:	604b      	str	r3, [r1, #4]
 801484e:	b103      	cbz	r3, 8014852 <put_memory+0x1e>
 8014850:	6019      	str	r1, [r3, #0]
 8014852:	2300      	movs	r3, #0
 8014854:	600b      	str	r3, [r1, #0]
 8014856:	6041      	str	r1, [r0, #4]
 8014858:	4770      	bx	lr
 801485a:	bf00      	nop

0801485c <rmw_destroy_client>:
 801485c:	b570      	push	{r4, r5, r6, lr}
 801485e:	b128      	cbz	r0, 801486c <rmw_destroy_client+0x10>
 8014860:	4604      	mov	r4, r0
 8014862:	6800      	ldr	r0, [r0, #0]
 8014864:	460d      	mov	r5, r1
 8014866:	f7f8 fae7 	bl	800ce38 <is_uxrce_rmw_identifier_valid>
 801486a:	b910      	cbnz	r0, 8014872 <rmw_destroy_client+0x16>
 801486c:	2401      	movs	r4, #1
 801486e:	4620      	mov	r0, r4
 8014870:	bd70      	pop	{r4, r5, r6, pc}
 8014872:	6863      	ldr	r3, [r4, #4]
 8014874:	2b00      	cmp	r3, #0
 8014876:	d0f9      	beq.n	801486c <rmw_destroy_client+0x10>
 8014878:	2d00      	cmp	r5, #0
 801487a:	d0f7      	beq.n	801486c <rmw_destroy_client+0x10>
 801487c:	6828      	ldr	r0, [r5, #0]
 801487e:	f7f8 fadb 	bl	800ce38 <is_uxrce_rmw_identifier_valid>
 8014882:	2800      	cmp	r0, #0
 8014884:	d0f2      	beq.n	801486c <rmw_destroy_client+0x10>
 8014886:	686e      	ldr	r6, [r5, #4]
 8014888:	2e00      	cmp	r6, #0
 801488a:	d0ef      	beq.n	801486c <rmw_destroy_client+0x10>
 801488c:	6864      	ldr	r4, [r4, #4]
 801488e:	6932      	ldr	r2, [r6, #16]
 8014890:	6920      	ldr	r0, [r4, #16]
 8014892:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8014896:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801489a:	6819      	ldr	r1, [r3, #0]
 801489c:	f002 fdf8 	bl	8017490 <uxr_buffer_cancel_data>
 80148a0:	4602      	mov	r2, r0
 80148a2:	6920      	ldr	r0, [r4, #16]
 80148a4:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 80148a8:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 80148ac:	f7f8 fa3e 	bl	800cd2c <run_xrce_session>
 80148b0:	6920      	ldr	r0, [r4, #16]
 80148b2:	6932      	ldr	r2, [r6, #16]
 80148b4:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 80148b8:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80148bc:	6819      	ldr	r1, [r3, #0]
 80148be:	f7f9 fb11 	bl	800dee4 <uxr_buffer_delete_entity>
 80148c2:	4602      	mov	r2, r0
 80148c4:	6920      	ldr	r0, [r4, #16]
 80148c6:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 80148ca:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 80148ce:	f7f8 fa2d 	bl	800cd2c <run_xrce_session>
 80148d2:	f080 0401 	eor.w	r4, r0, #1
 80148d6:	b2e4      	uxtb	r4, r4
 80148d8:	4628      	mov	r0, r5
 80148da:	0064      	lsls	r4, r4, #1
 80148dc:	f7f8 f906 	bl	800caec <rmw_uxrce_fini_client_memory>
 80148e0:	e7c5      	b.n	801486e <rmw_destroy_client+0x12>
 80148e2:	bf00      	nop

080148e4 <rmw_get_gid_for_client>:
 80148e4:	b1a8      	cbz	r0, 8014912 <rmw_get_gid_for_client+0x2e>
 80148e6:	b538      	push	{r3, r4, r5, lr}
 80148e8:	460c      	mov	r4, r1
 80148ea:	b1a1      	cbz	r1, 8014916 <rmw_get_gid_for_client+0x32>
 80148ec:	4605      	mov	r5, r0
 80148ee:	6800      	ldr	r0, [r0, #0]
 80148f0:	b120      	cbz	r0, 80148fc <rmw_get_gid_for_client+0x18>
 80148f2:	4b0a      	ldr	r3, [pc, #40]	@ (801491c <rmw_get_gid_for_client+0x38>)
 80148f4:	6819      	ldr	r1, [r3, #0]
 80148f6:	f7eb fc73 	bl	80001e0 <strcmp>
 80148fa:	b940      	cbnz	r0, 801490e <rmw_get_gid_for_client+0x2a>
 80148fc:	686b      	ldr	r3, [r5, #4]
 80148fe:	2000      	movs	r0, #0
 8014900:	6060      	str	r0, [r4, #4]
 8014902:	60a0      	str	r0, [r4, #8]
 8014904:	60e0      	str	r0, [r4, #12]
 8014906:	6120      	str	r0, [r4, #16]
 8014908:	691b      	ldr	r3, [r3, #16]
 801490a:	6063      	str	r3, [r4, #4]
 801490c:	bd38      	pop	{r3, r4, r5, pc}
 801490e:	200c      	movs	r0, #12
 8014910:	bd38      	pop	{r3, r4, r5, pc}
 8014912:	200b      	movs	r0, #11
 8014914:	4770      	bx	lr
 8014916:	200b      	movs	r0, #11
 8014918:	bd38      	pop	{r3, r4, r5, pc}
 801491a:	bf00      	nop
 801491c:	0801d2dc 	.word	0x0801d2dc

08014920 <rmw_get_implementation_identifier>:
 8014920:	4b01      	ldr	r3, [pc, #4]	@ (8014928 <rmw_get_implementation_identifier+0x8>)
 8014922:	6818      	ldr	r0, [r3, #0]
 8014924:	4770      	bx	lr
 8014926:	bf00      	nop
 8014928:	0801d2dc 	.word	0x0801d2dc

0801492c <rmw_init_options_init>:
 801492c:	b084      	sub	sp, #16
 801492e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014930:	b083      	sub	sp, #12
 8014932:	ad09      	add	r5, sp, #36	@ 0x24
 8014934:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 8014938:	b130      	cbz	r0, 8014948 <rmw_init_options_init+0x1c>
 801493a:	4604      	mov	r4, r0
 801493c:	4628      	mov	r0, r5
 801493e:	f7f7 fc9f 	bl	800c280 <rcutils_allocator_is_valid>
 8014942:	b108      	cbz	r0, 8014948 <rmw_init_options_init+0x1c>
 8014944:	68a6      	ldr	r6, [r4, #8]
 8014946:	b12e      	cbz	r6, 8014954 <rmw_init_options_init+0x28>
 8014948:	200b      	movs	r0, #11
 801494a:	b003      	add	sp, #12
 801494c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8014950:	b004      	add	sp, #16
 8014952:	4770      	bx	lr
 8014954:	2200      	movs	r2, #0
 8014956:	2300      	movs	r3, #0
 8014958:	e9c4 2300 	strd	r2, r3, [r4]
 801495c:	4b20      	ldr	r3, [pc, #128]	@ (80149e0 <rmw_init_options_init+0xb4>)
 801495e:	681b      	ldr	r3, [r3, #0]
 8014960:	60a3      	str	r3, [r4, #8]
 8014962:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8014964:	f104 0c3c 	add.w	ip, r4, #60	@ 0x3c
 8014968:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801496c:	466f      	mov	r7, sp
 801496e:	682b      	ldr	r3, [r5, #0]
 8014970:	f8cc 3000 	str.w	r3, [ip]
 8014974:	4638      	mov	r0, r7
 8014976:	63a6      	str	r6, [r4, #56]	@ 0x38
 8014978:	60e6      	str	r6, [r4, #12]
 801497a:	f004 f8a9 	bl	8018ad0 <rmw_get_default_security_options>
 801497e:	e897 0003 	ldmia.w	r7, {r0, r1}
 8014982:	f104 0310 	add.w	r3, r4, #16
 8014986:	e883 0003 	stmia.w	r3, {r0, r1}
 801498a:	2203      	movs	r2, #3
 801498c:	4815      	ldr	r0, [pc, #84]	@ (80149e4 <rmw_init_options_init+0xb8>)
 801498e:	4916      	ldr	r1, [pc, #88]	@ (80149e8 <rmw_init_options_init+0xbc>)
 8014990:	f7f7 ffec 	bl	800c96c <rmw_uxrce_init_init_options_impl_memory>
 8014994:	4813      	ldr	r0, [pc, #76]	@ (80149e4 <rmw_init_options_init+0xb8>)
 8014996:	f7ff ff3d 	bl	8014814 <get_memory>
 801499a:	b1f0      	cbz	r0, 80149da <rmw_init_options_init+0xae>
 801499c:	4a13      	ldr	r2, [pc, #76]	@ (80149ec <rmw_init_options_init+0xc0>)
 801499e:	6883      	ldr	r3, [r0, #8]
 80149a0:	6851      	ldr	r1, [r2, #4]
 80149a2:	7810      	ldrb	r0, [r2, #0]
 80149a4:	6523      	str	r3, [r4, #80]	@ 0x50
 80149a6:	7418      	strb	r0, [r3, #16]
 80149a8:	6159      	str	r1, [r3, #20]
 80149aa:	68d1      	ldr	r1, [r2, #12]
 80149ac:	61d9      	str	r1, [r3, #28]
 80149ae:	6911      	ldr	r1, [r2, #16]
 80149b0:	6219      	str	r1, [r3, #32]
 80149b2:	6951      	ldr	r1, [r2, #20]
 80149b4:	6892      	ldr	r2, [r2, #8]
 80149b6:	619a      	str	r2, [r3, #24]
 80149b8:	6259      	str	r1, [r3, #36]	@ 0x24
 80149ba:	f7fa febf 	bl	800f73c <uxr_nanos>
 80149be:	f004 fbc9 	bl	8019154 <srand>
 80149c2:	f004 fbf5 	bl	80191b0 <rand>
 80149c6:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80149c8:	6298      	str	r0, [r3, #40]	@ 0x28
 80149ca:	2800      	cmp	r0, #0
 80149cc:	d0f9      	beq.n	80149c2 <rmw_init_options_init+0x96>
 80149ce:	2000      	movs	r0, #0
 80149d0:	b003      	add	sp, #12
 80149d2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80149d6:	b004      	add	sp, #16
 80149d8:	4770      	bx	lr
 80149da:	2001      	movs	r0, #1
 80149dc:	e7b5      	b.n	801494a <rmw_init_options_init+0x1e>
 80149de:	bf00      	nop
 80149e0:	0801d2dc 	.word	0x0801d2dc
 80149e4:	2000c430 	.word	0x2000c430
 80149e8:	2000c3ac 	.word	0x2000c3ac
 80149ec:	2000c280 	.word	0x2000c280

080149f0 <rmw_init_options_copy>:
 80149f0:	2800      	cmp	r0, #0
 80149f2:	d03e      	beq.n	8014a72 <rmw_init_options_copy+0x82>
 80149f4:	b570      	push	{r4, r5, r6, lr}
 80149f6:	460d      	mov	r5, r1
 80149f8:	b149      	cbz	r1, 8014a0e <rmw_init_options_copy+0x1e>
 80149fa:	4604      	mov	r4, r0
 80149fc:	6880      	ldr	r0, [r0, #8]
 80149fe:	b120      	cbz	r0, 8014a0a <rmw_init_options_copy+0x1a>
 8014a00:	4b21      	ldr	r3, [pc, #132]	@ (8014a88 <rmw_init_options_copy+0x98>)
 8014a02:	6819      	ldr	r1, [r3, #0]
 8014a04:	f7eb fbec 	bl	80001e0 <strcmp>
 8014a08:	bb78      	cbnz	r0, 8014a6a <rmw_init_options_copy+0x7a>
 8014a0a:	68ab      	ldr	r3, [r5, #8]
 8014a0c:	b11b      	cbz	r3, 8014a16 <rmw_init_options_copy+0x26>
 8014a0e:	f04f 0c0b 	mov.w	ip, #11
 8014a12:	4660      	mov	r0, ip
 8014a14:	bd70      	pop	{r4, r5, r6, pc}
 8014a16:	2258      	movs	r2, #88	@ 0x58
 8014a18:	4621      	mov	r1, r4
 8014a1a:	4628      	mov	r0, r5
 8014a1c:	f104 063c 	add.w	r6, r4, #60	@ 0x3c
 8014a20:	f005 f8eb 	bl	8019bfa <memcpy>
 8014a24:	4630      	mov	r0, r6
 8014a26:	f7f7 fc2b 	bl	800c280 <rcutils_allocator_is_valid>
 8014a2a:	2800      	cmp	r0, #0
 8014a2c:	d0ef      	beq.n	8014a0e <rmw_init_options_copy+0x1e>
 8014a2e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8014a30:	b138      	cbz	r0, 8014a42 <rmw_init_options_copy+0x52>
 8014a32:	f105 0238 	add.w	r2, r5, #56	@ 0x38
 8014a36:	4631      	mov	r1, r6
 8014a38:	f004 f816 	bl	8018a68 <rmw_enclave_options_copy>
 8014a3c:	4684      	mov	ip, r0
 8014a3e:	2800      	cmp	r0, #0
 8014a40:	d1e7      	bne.n	8014a12 <rmw_init_options_copy+0x22>
 8014a42:	4812      	ldr	r0, [pc, #72]	@ (8014a8c <rmw_init_options_copy+0x9c>)
 8014a44:	f7ff fee6 	bl	8014814 <get_memory>
 8014a48:	b1b8      	cbz	r0, 8014a7a <rmw_init_options_copy+0x8a>
 8014a4a:	6883      	ldr	r3, [r0, #8]
 8014a4c:	652b      	str	r3, [r5, #80]	@ 0x50
 8014a4e:	6d25      	ldr	r5, [r4, #80]	@ 0x50
 8014a50:	3510      	adds	r5, #16
 8014a52:	f103 0410 	add.w	r4, r3, #16
 8014a56:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8014a58:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8014a5a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8014a5e:	f04f 0c00 	mov.w	ip, #0
 8014a62:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8014a66:	4660      	mov	r0, ip
 8014a68:	bd70      	pop	{r4, r5, r6, pc}
 8014a6a:	f04f 0c0c 	mov.w	ip, #12
 8014a6e:	4660      	mov	r0, ip
 8014a70:	bd70      	pop	{r4, r5, r6, pc}
 8014a72:	f04f 0c0b 	mov.w	ip, #11
 8014a76:	4660      	mov	r0, ip
 8014a78:	4770      	bx	lr
 8014a7a:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8014a7c:	4631      	mov	r1, r6
 8014a7e:	f004 f815 	bl	8018aac <rmw_enclave_options_fini>
 8014a82:	f04f 0c01 	mov.w	ip, #1
 8014a86:	e7c4      	b.n	8014a12 <rmw_init_options_copy+0x22>
 8014a88:	0801d2dc 	.word	0x0801d2dc
 8014a8c:	2000c430 	.word	0x2000c430

08014a90 <rmw_init_options_fini>:
 8014a90:	2800      	cmp	r0, #0
 8014a92:	d035      	beq.n	8014b00 <rmw_init_options_fini+0x70>
 8014a94:	b530      	push	{r4, r5, lr}
 8014a96:	f100 053c 	add.w	r5, r0, #60	@ 0x3c
 8014a9a:	b097      	sub	sp, #92	@ 0x5c
 8014a9c:	4604      	mov	r4, r0
 8014a9e:	4628      	mov	r0, r5
 8014aa0:	f7f7 fbee 	bl	800c280 <rcutils_allocator_is_valid>
 8014aa4:	b320      	cbz	r0, 8014af0 <rmw_init_options_fini+0x60>
 8014aa6:	68a0      	ldr	r0, [r4, #8]
 8014aa8:	b120      	cbz	r0, 8014ab4 <rmw_init_options_fini+0x24>
 8014aaa:	4b16      	ldr	r3, [pc, #88]	@ (8014b04 <rmw_init_options_fini+0x74>)
 8014aac:	6819      	ldr	r1, [r3, #0]
 8014aae:	f7eb fb97 	bl	80001e0 <strcmp>
 8014ab2:	bb18      	cbnz	r0, 8014afc <rmw_init_options_fini+0x6c>
 8014ab4:	4b14      	ldr	r3, [pc, #80]	@ (8014b08 <rmw_init_options_fini+0x78>)
 8014ab6:	6819      	ldr	r1, [r3, #0]
 8014ab8:	b1e9      	cbz	r1, 8014af6 <rmw_init_options_fini+0x66>
 8014aba:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8014abc:	e001      	b.n	8014ac2 <rmw_init_options_fini+0x32>
 8014abe:	6849      	ldr	r1, [r1, #4]
 8014ac0:	b1c9      	cbz	r1, 8014af6 <rmw_init_options_fini+0x66>
 8014ac2:	688b      	ldr	r3, [r1, #8]
 8014ac4:	429a      	cmp	r2, r3
 8014ac6:	d1fa      	bne.n	8014abe <rmw_init_options_fini+0x2e>
 8014ac8:	480f      	ldr	r0, [pc, #60]	@ (8014b08 <rmw_init_options_fini+0x78>)
 8014aca:	f7ff feb3 	bl	8014834 <put_memory>
 8014ace:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8014ad0:	b118      	cbz	r0, 8014ada <rmw_init_options_fini+0x4a>
 8014ad2:	4629      	mov	r1, r5
 8014ad4:	f003 ffea 	bl	8018aac <rmw_enclave_options_fini>
 8014ad8:	b940      	cbnz	r0, 8014aec <rmw_init_options_fini+0x5c>
 8014ada:	4668      	mov	r0, sp
 8014adc:	f7ff fca6 	bl	801442c <rmw_get_zero_initialized_init_options>
 8014ae0:	2258      	movs	r2, #88	@ 0x58
 8014ae2:	4669      	mov	r1, sp
 8014ae4:	4620      	mov	r0, r4
 8014ae6:	f005 f888 	bl	8019bfa <memcpy>
 8014aea:	2000      	movs	r0, #0
 8014aec:	b017      	add	sp, #92	@ 0x5c
 8014aee:	bd30      	pop	{r4, r5, pc}
 8014af0:	200b      	movs	r0, #11
 8014af2:	b017      	add	sp, #92	@ 0x5c
 8014af4:	bd30      	pop	{r4, r5, pc}
 8014af6:	2001      	movs	r0, #1
 8014af8:	b017      	add	sp, #92	@ 0x5c
 8014afa:	bd30      	pop	{r4, r5, pc}
 8014afc:	200c      	movs	r0, #12
 8014afe:	e7f5      	b.n	8014aec <rmw_init_options_fini+0x5c>
 8014b00:	200b      	movs	r0, #11
 8014b02:	4770      	bx	lr
 8014b04:	0801d2dc 	.word	0x0801d2dc
 8014b08:	2000c430 	.word	0x2000c430

08014b0c <rmw_init>:
 8014b0c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014b10:	b083      	sub	sp, #12
 8014b12:	2800      	cmp	r0, #0
 8014b14:	f000 80d4 	beq.w	8014cc0 <rmw_init+0x1b4>
 8014b18:	460e      	mov	r6, r1
 8014b1a:	2900      	cmp	r1, #0
 8014b1c:	f000 80d0 	beq.w	8014cc0 <rmw_init+0x1b4>
 8014b20:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8014b22:	4605      	mov	r5, r0
 8014b24:	2b00      	cmp	r3, #0
 8014b26:	f000 80cb 	beq.w	8014cc0 <rmw_init+0x1b4>
 8014b2a:	4b77      	ldr	r3, [pc, #476]	@ (8014d08 <rmw_init+0x1fc>)
 8014b2c:	6880      	ldr	r0, [r0, #8]
 8014b2e:	681f      	ldr	r7, [r3, #0]
 8014b30:	b128      	cbz	r0, 8014b3e <rmw_init+0x32>
 8014b32:	4639      	mov	r1, r7
 8014b34:	f7eb fb54 	bl	80001e0 <strcmp>
 8014b38:	2800      	cmp	r0, #0
 8014b3a:	f040 80d3 	bne.w	8014ce4 <rmw_init+0x1d8>
 8014b3e:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014b42:	4c72      	ldr	r4, [pc, #456]	@ (8014d0c <rmw_init+0x200>)
 8014b44:	4972      	ldr	r1, [pc, #456]	@ (8014d10 <rmw_init+0x204>)
 8014b46:	4873      	ldr	r0, [pc, #460]	@ (8014d14 <rmw_init+0x208>)
 8014b48:	60b7      	str	r7, [r6, #8]
 8014b4a:	e9c6 2300 	strd	r2, r3, [r6]
 8014b4e:	68eb      	ldr	r3, [r5, #12]
 8014b50:	66b3      	str	r3, [r6, #104]	@ 0x68
 8014b52:	2201      	movs	r2, #1
 8014b54:	f7f7 feaa 	bl	800c8ac <rmw_uxrce_init_session_memory>
 8014b58:	4620      	mov	r0, r4
 8014b5a:	496f      	ldr	r1, [pc, #444]	@ (8014d18 <rmw_init+0x20c>)
 8014b5c:	2204      	movs	r2, #4
 8014b5e:	f7f7 fee5 	bl	800c92c <rmw_uxrce_init_static_input_buffer_memory>
 8014b62:	f04f 0800 	mov.w	r8, #0
 8014b66:	486b      	ldr	r0, [pc, #428]	@ (8014d14 <rmw_init+0x208>)
 8014b68:	f884 800d 	strb.w	r8, [r4, #13]
 8014b6c:	f7ff fe52 	bl	8014814 <get_memory>
 8014b70:	2800      	cmp	r0, #0
 8014b72:	f000 80b2 	beq.w	8014cda <rmw_init+0x1ce>
 8014b76:	6884      	ldr	r4, [r0, #8]
 8014b78:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 8014b7a:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 8014b7c:	f890 c010 	ldrb.w	ip, [r0, #16]
 8014b80:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 8014b84:	9101      	str	r1, [sp, #4]
 8014b86:	6a00      	ldr	r0, [r0, #32]
 8014b88:	9000      	str	r0, [sp, #0]
 8014b8a:	f104 0910 	add.w	r9, r4, #16
 8014b8e:	4661      	mov	r1, ip
 8014b90:	4648      	mov	r0, r9
 8014b92:	f001 fed1 	bl	8016938 <uxr_set_custom_transport_callbacks>
 8014b96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8014b9a:	e9c4 33e3 	strd	r3, r3, [r4, #908]	@ 0x38c
 8014b9e:	f504 5380 	add.w	r3, r4, #4096	@ 0x1000
 8014ba2:	f504 725e 	add.w	r2, r4, #888	@ 0x378
 8014ba6:	e9c4 22e1 	strd	r2, r2, [r4, #900]	@ 0x384
 8014baa:	495c      	ldr	r1, [pc, #368]	@ (8014d1c <rmw_init+0x210>)
 8014bac:	f8c3 8594 	str.w	r8, [r3, #1428]	@ 0x594
 8014bb0:	f8c3 8598 	str.w	r8, [r3, #1432]	@ 0x598
 8014bb4:	f8c3 859c 	str.w	r8, [r3, #1436]	@ 0x59c
 8014bb8:	f8c3 85a0 	str.w	r8, [r3, #1440]	@ 0x5a0
 8014bbc:	4858      	ldr	r0, [pc, #352]	@ (8014d20 <rmw_init+0x214>)
 8014bbe:	e9c4 78da 	strd	r7, r8, [r4, #872]	@ 0x368
 8014bc2:	2201      	movs	r2, #1
 8014bc4:	66f4      	str	r4, [r6, #108]	@ 0x6c
 8014bc6:	f7f7 fe51 	bl	800c86c <rmw_uxrce_init_node_memory>
 8014bca:	4956      	ldr	r1, [pc, #344]	@ (8014d24 <rmw_init+0x218>)
 8014bcc:	4856      	ldr	r0, [pc, #344]	@ (8014d28 <rmw_init+0x21c>)
 8014bce:	2205      	movs	r2, #5
 8014bd0:	f7f7 fe2c 	bl	800c82c <rmw_uxrce_init_subscription_memory>
 8014bd4:	4955      	ldr	r1, [pc, #340]	@ (8014d2c <rmw_init+0x220>)
 8014bd6:	4856      	ldr	r0, [pc, #344]	@ (8014d30 <rmw_init+0x224>)
 8014bd8:	220a      	movs	r2, #10
 8014bda:	f7f7 fe07 	bl	800c7ec <rmw_uxrce_init_publisher_memory>
 8014bde:	4955      	ldr	r1, [pc, #340]	@ (8014d34 <rmw_init+0x228>)
 8014be0:	4855      	ldr	r0, [pc, #340]	@ (8014d38 <rmw_init+0x22c>)
 8014be2:	2201      	movs	r2, #1
 8014be4:	f7f7 fdc2 	bl	800c76c <rmw_uxrce_init_service_memory>
 8014be8:	4954      	ldr	r1, [pc, #336]	@ (8014d3c <rmw_init+0x230>)
 8014bea:	4855      	ldr	r0, [pc, #340]	@ (8014d40 <rmw_init+0x234>)
 8014bec:	2201      	movs	r2, #1
 8014bee:	f7f7 fddd 	bl	800c7ac <rmw_uxrce_init_client_memory>
 8014bf2:	4954      	ldr	r1, [pc, #336]	@ (8014d44 <rmw_init+0x238>)
 8014bf4:	4854      	ldr	r0, [pc, #336]	@ (8014d48 <rmw_init+0x23c>)
 8014bf6:	220f      	movs	r2, #15
 8014bf8:	f7f7 fe78 	bl	800c8ec <rmw_uxrce_init_topic_memory>
 8014bfc:	4953      	ldr	r1, [pc, #332]	@ (8014d4c <rmw_init+0x240>)
 8014bfe:	4854      	ldr	r0, [pc, #336]	@ (8014d50 <rmw_init+0x244>)
 8014c00:	2203      	movs	r2, #3
 8014c02:	f7f7 feb3 	bl	800c96c <rmw_uxrce_init_init_options_impl_memory>
 8014c06:	4953      	ldr	r1, [pc, #332]	@ (8014d54 <rmw_init+0x248>)
 8014c08:	4853      	ldr	r0, [pc, #332]	@ (8014d58 <rmw_init+0x24c>)
 8014c0a:	2204      	movs	r2, #4
 8014c0c:	f7f7 fece 	bl	800c9ac <rmw_uxrce_init_wait_set_memory>
 8014c10:	4952      	ldr	r1, [pc, #328]	@ (8014d5c <rmw_init+0x250>)
 8014c12:	4853      	ldr	r0, [pc, #332]	@ (8014d60 <rmw_init+0x254>)
 8014c14:	2204      	movs	r2, #4
 8014c16:	f7f7 fee9 	bl	800c9ec <rmw_uxrce_init_guard_condition_memory>
 8014c1a:	6d29      	ldr	r1, [r5, #80]	@ 0x50
 8014c1c:	6ef0      	ldr	r0, [r6, #108]	@ 0x6c
 8014c1e:	4642      	mov	r2, r8
 8014c20:	f000 fd92 	bl	8015748 <rmw_uxrce_transport_init>
 8014c24:	4607      	mov	r7, r0
 8014c26:	2800      	cmp	r0, #0
 8014c28:	d161      	bne.n	8014cee <rmw_init+0x1e2>
 8014c2a:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 8014c2c:	f504 7528 	add.w	r5, r4, #672	@ 0x2a0
 8014c30:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8014c32:	4628      	mov	r0, r5
 8014c34:	f504 7122 	add.w	r1, r4, #648	@ 0x288
 8014c38:	f7f9 fbea 	bl	800e410 <uxr_init_session>
 8014c3c:	4628      	mov	r0, r5
 8014c3e:	4949      	ldr	r1, [pc, #292]	@ (8014d64 <rmw_init+0x258>)
 8014c40:	4622      	mov	r2, r4
 8014c42:	f7f9 fc09 	bl	800e458 <uxr_set_topic_callback>
 8014c46:	4628      	mov	r0, r5
 8014c48:	4947      	ldr	r1, [pc, #284]	@ (8014d68 <rmw_init+0x25c>)
 8014c4a:	463a      	mov	r2, r7
 8014c4c:	f7f9 fc00 	bl	800e450 <uxr_set_status_callback>
 8014c50:	4628      	mov	r0, r5
 8014c52:	4946      	ldr	r1, [pc, #280]	@ (8014d6c <rmw_init+0x260>)
 8014c54:	463a      	mov	r2, r7
 8014c56:	f7f9 fc03 	bl	800e460 <uxr_set_request_callback>
 8014c5a:	4628      	mov	r0, r5
 8014c5c:	4944      	ldr	r1, [pc, #272]	@ (8014d70 <rmw_init+0x264>)
 8014c5e:	463a      	mov	r2, r7
 8014c60:	f7f9 fc02 	bl	800e468 <uxr_set_reply_callback>
 8014c64:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 8014c68:	2304      	movs	r3, #4
 8014c6a:	0092      	lsls	r2, r2, #2
 8014c6c:	f504 7165 	add.w	r1, r4, #916	@ 0x394
 8014c70:	4628      	mov	r0, r5
 8014c72:	f7f9 fc27 	bl	800e4c4 <uxr_create_input_reliable_stream>
 8014c76:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 8014c7a:	f8c4 0374 	str.w	r0, [r4, #884]	@ 0x374
 8014c7e:	2304      	movs	r3, #4
 8014c80:	0092      	lsls	r2, r2, #2
 8014c82:	f604 3194 	addw	r1, r4, #2964	@ 0xb94
 8014c86:	4628      	mov	r0, r5
 8014c88:	f7f9 fc04 	bl	800e494 <uxr_create_output_reliable_stream>
 8014c8c:	f8c4 0378 	str.w	r0, [r4, #888]	@ 0x378
 8014c90:	4628      	mov	r0, r5
 8014c92:	f7f9 fc11 	bl	800e4b8 <uxr_create_input_best_effort_stream>
 8014c96:	f504 519c 	add.w	r1, r4, #4992	@ 0x1380
 8014c9a:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 8014c9e:	f8c4 0380 	str.w	r0, [r4, #896]	@ 0x380
 8014ca2:	3114      	adds	r1, #20
 8014ca4:	4628      	mov	r0, r5
 8014ca6:	f7f9 fbe3 	bl	800e470 <uxr_create_output_best_effort_stream>
 8014caa:	f8c4 037c 	str.w	r0, [r4, #892]	@ 0x37c
 8014cae:	4628      	mov	r0, r5
 8014cb0:	f7fa f97a 	bl	800efa8 <uxr_create_session>
 8014cb4:	4605      	mov	r5, r0
 8014cb6:	b140      	cbz	r0, 8014cca <rmw_init+0x1be>
 8014cb8:	4638      	mov	r0, r7
 8014cba:	b003      	add	sp, #12
 8014cbc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014cc0:	270b      	movs	r7, #11
 8014cc2:	4638      	mov	r0, r7
 8014cc4:	b003      	add	sp, #12
 8014cc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014cca:	4648      	mov	r0, r9
 8014ccc:	f001 fe76 	bl	80169bc <uxr_close_custom_transport>
 8014cd0:	4810      	ldr	r0, [pc, #64]	@ (8014d14 <rmw_init+0x208>)
 8014cd2:	4621      	mov	r1, r4
 8014cd4:	f7ff fdae 	bl	8014834 <put_memory>
 8014cd8:	66f5      	str	r5, [r6, #108]	@ 0x6c
 8014cda:	2701      	movs	r7, #1
 8014cdc:	4638      	mov	r0, r7
 8014cde:	b003      	add	sp, #12
 8014ce0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014ce4:	270c      	movs	r7, #12
 8014ce6:	4638      	mov	r0, r7
 8014ce8:	b003      	add	sp, #12
 8014cea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014cee:	4648      	mov	r0, r9
 8014cf0:	f001 fe64 	bl	80169bc <uxr_close_custom_transport>
 8014cf4:	4807      	ldr	r0, [pc, #28]	@ (8014d14 <rmw_init+0x208>)
 8014cf6:	4621      	mov	r1, r4
 8014cf8:	f7ff fd9c 	bl	8014834 <put_memory>
 8014cfc:	4638      	mov	r0, r7
 8014cfe:	f8c6 806c 	str.w	r8, [r6, #108]	@ 0x6c
 8014d02:	b003      	add	sp, #12
 8014d04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014d08:	0801d2dc 	.word	0x0801d2dc
 8014d0c:	2000e540 	.word	0x2000e540
 8014d10:	2000f638 	.word	0x2000f638
 8014d14:	20010be0 	.word	0x20010be0
 8014d18:	2000c440 	.word	0x2000c440
 8014d1c:	2000f580 	.word	0x2000f580
 8014d20:	2000f624 	.word	0x2000f624
 8014d24:	2000e8b8 	.word	0x2000e8b8
 8014d28:	2000ecf0 	.word	0x2000ecf0
 8014d2c:	2000ed00 	.word	0x2000ed00
 8014d30:	2000f570 	.word	0x2000f570
 8014d34:	2000e7e0 	.word	0x2000e7e0
 8014d38:	2000e8a8 	.word	0x2000e8a8
 8014d3c:	2000e708 	.word	0x2000e708
 8014d40:	2000e7d0 	.word	0x2000e7d0
 8014d44:	2000e550 	.word	0x2000e550
 8014d48:	2000e6f4 	.word	0x2000e6f4
 8014d4c:	2000c3ac 	.word	0x2000c3ac
 8014d50:	2000c430 	.word	0x2000c430
 8014d54:	2000c32c 	.word	0x2000c32c
 8014d58:	2000c39c 	.word	0x2000c39c
 8014d5c:	2000c29c 	.word	0x2000c29c
 8014d60:	2000c31c 	.word	0x2000c31c
 8014d64:	08018ae1 	.word	0x08018ae1
 8014d68:	08018ad9 	.word	0x08018ad9
 8014d6c:	08018b79 	.word	0x08018b79
 8014d70:	08018c15 	.word	0x08018c15

08014d74 <rmw_context_fini>:
 8014d74:	4b17      	ldr	r3, [pc, #92]	@ (8014dd4 <rmw_context_fini+0x60>)
 8014d76:	b570      	push	{r4, r5, r6, lr}
 8014d78:	681c      	ldr	r4, [r3, #0]
 8014d7a:	4605      	mov	r5, r0
 8014d7c:	6ec0      	ldr	r0, [r0, #108]	@ 0x6c
 8014d7e:	b33c      	cbz	r4, 8014dd0 <rmw_context_fini+0x5c>
 8014d80:	2600      	movs	r6, #0
 8014d82:	e9d4 4301 	ldrd	r4, r3, [r4, #4]
 8014d86:	691a      	ldr	r2, [r3, #16]
 8014d88:	4282      	cmp	r2, r0
 8014d8a:	d018      	beq.n	8014dbe <rmw_context_fini+0x4a>
 8014d8c:	2c00      	cmp	r4, #0
 8014d8e:	d1f8      	bne.n	8014d82 <rmw_context_fini+0xe>
 8014d90:	b188      	cbz	r0, 8014db6 <rmw_context_fini+0x42>
 8014d92:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8014d96:	789b      	ldrb	r3, [r3, #2]
 8014d98:	2b01      	cmp	r3, #1
 8014d9a:	bf14      	ite	ne
 8014d9c:	210a      	movne	r1, #10
 8014d9e:	2100      	moveq	r1, #0
 8014da0:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8014da4:	f7fa f8d8 	bl	800ef58 <uxr_delete_session_retries>
 8014da8:	6ee8      	ldr	r0, [r5, #108]	@ 0x6c
 8014daa:	f7f7 fe3f 	bl	800ca2c <rmw_uxrce_fini_session_memory>
 8014dae:	6ee8      	ldr	r0, [r5, #108]	@ 0x6c
 8014db0:	3010      	adds	r0, #16
 8014db2:	f001 fe03 	bl	80169bc <uxr_close_custom_transport>
 8014db6:	2300      	movs	r3, #0
 8014db8:	66eb      	str	r3, [r5, #108]	@ 0x6c
 8014dba:	4630      	mov	r0, r6
 8014dbc:	bd70      	pop	{r4, r5, r6, pc}
 8014dbe:	f103 0018 	add.w	r0, r3, #24
 8014dc2:	f000 f911 	bl	8014fe8 <rmw_destroy_node>
 8014dc6:	4606      	mov	r6, r0
 8014dc8:	6ee8      	ldr	r0, [r5, #108]	@ 0x6c
 8014dca:	2c00      	cmp	r4, #0
 8014dcc:	d1d9      	bne.n	8014d82 <rmw_context_fini+0xe>
 8014dce:	e7df      	b.n	8014d90 <rmw_context_fini+0x1c>
 8014dd0:	4626      	mov	r6, r4
 8014dd2:	e7dd      	b.n	8014d90 <rmw_context_fini+0x1c>
 8014dd4:	2000f624 	.word	0x2000f624

08014dd8 <create_topic>:
 8014dd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014ddc:	4604      	mov	r4, r0
 8014dde:	b084      	sub	sp, #16
 8014de0:	4824      	ldr	r0, [pc, #144]	@ (8014e74 <create_topic+0x9c>)
 8014de2:	460f      	mov	r7, r1
 8014de4:	4616      	mov	r6, r2
 8014de6:	f7ff fd15 	bl	8014814 <get_memory>
 8014dea:	2800      	cmp	r0, #0
 8014dec:	d03c      	beq.n	8014e68 <create_topic+0x90>
 8014dee:	6923      	ldr	r3, [r4, #16]
 8014df0:	6885      	ldr	r5, [r0, #8]
 8014df2:	f8df 8088 	ldr.w	r8, [pc, #136]	@ 8014e7c <create_topic+0xa4>
 8014df6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8014dfa:	e9c5 6405 	strd	r6, r4, [r5, #20]
 8014dfe:	f8b3 0596 	ldrh.w	r0, [r3, #1430]	@ 0x596
 8014e02:	1c42      	adds	r2, r0, #1
 8014e04:	2102      	movs	r1, #2
 8014e06:	f8a3 2596 	strh.w	r2, [r3, #1430]	@ 0x596
 8014e0a:	f7f9 fa43 	bl	800e294 <uxr_object_id>
 8014e0e:	223c      	movs	r2, #60	@ 0x3c
 8014e10:	6128      	str	r0, [r5, #16]
 8014e12:	4641      	mov	r1, r8
 8014e14:	4638      	mov	r0, r7
 8014e16:	f7f7 fff5 	bl	800ce04 <generate_topic_name>
 8014e1a:	b310      	cbz	r0, 8014e62 <create_topic+0x8a>
 8014e1c:	4f16      	ldr	r7, [pc, #88]	@ (8014e78 <create_topic+0xa0>)
 8014e1e:	4630      	mov	r0, r6
 8014e20:	2264      	movs	r2, #100	@ 0x64
 8014e22:	4639      	mov	r1, r7
 8014e24:	f7f7 ffbe 	bl	800cda4 <generate_type_name>
 8014e28:	b1d8      	cbz	r0, 8014e62 <create_topic+0x8a>
 8014e2a:	6920      	ldr	r0, [r4, #16]
 8014e2c:	2306      	movs	r3, #6
 8014e2e:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 8014e32:	f8cd 8000 	str.w	r8, [sp]
 8014e36:	e9cd 7301 	strd	r7, r3, [sp, #4]
 8014e3a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8014e3e:	6811      	ldr	r1, [r2, #0]
 8014e40:	6963      	ldr	r3, [r4, #20]
 8014e42:	692a      	ldr	r2, [r5, #16]
 8014e44:	f7f9 f8ca 	bl	800dfdc <uxr_buffer_create_topic_bin>
 8014e48:	4602      	mov	r2, r0
 8014e4a:	6920      	ldr	r0, [r4, #16]
 8014e4c:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8014e50:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8014e54:	f7f7 ff6a 	bl	800cd2c <run_xrce_session>
 8014e58:	b118      	cbz	r0, 8014e62 <create_topic+0x8a>
 8014e5a:	4628      	mov	r0, r5
 8014e5c:	b004      	add	sp, #16
 8014e5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014e62:	4628      	mov	r0, r5
 8014e64:	f7f7 fe58 	bl	800cb18 <rmw_uxrce_fini_topic_memory>
 8014e68:	2500      	movs	r5, #0
 8014e6a:	4628      	mov	r0, r5
 8014e6c:	b004      	add	sp, #16
 8014e6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014e72:	bf00      	nop
 8014e74:	2000e6f4 	.word	0x2000e6f4
 8014e78:	20010dec 	.word	0x20010dec
 8014e7c:	20010e50 	.word	0x20010e50

08014e80 <destroy_topic>:
 8014e80:	b538      	push	{r3, r4, r5, lr}
 8014e82:	6984      	ldr	r4, [r0, #24]
 8014e84:	b1d4      	cbz	r4, 8014ebc <destroy_topic+0x3c>
 8014e86:	4605      	mov	r5, r0
 8014e88:	6920      	ldr	r0, [r4, #16]
 8014e8a:	692a      	ldr	r2, [r5, #16]
 8014e8c:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8014e90:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8014e94:	6819      	ldr	r1, [r3, #0]
 8014e96:	f7f9 f825 	bl	800dee4 <uxr_buffer_delete_entity>
 8014e9a:	4602      	mov	r2, r0
 8014e9c:	6920      	ldr	r0, [r4, #16]
 8014e9e:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8014ea2:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8014ea6:	f7f7 ff41 	bl	800cd2c <run_xrce_session>
 8014eaa:	f080 0401 	eor.w	r4, r0, #1
 8014eae:	b2e4      	uxtb	r4, r4
 8014eb0:	4628      	mov	r0, r5
 8014eb2:	0064      	lsls	r4, r4, #1
 8014eb4:	f7f7 fe30 	bl	800cb18 <rmw_uxrce_fini_topic_memory>
 8014eb8:	4620      	mov	r0, r4
 8014eba:	bd38      	pop	{r3, r4, r5, pc}
 8014ebc:	2401      	movs	r4, #1
 8014ebe:	4620      	mov	r0, r4
 8014ec0:	bd38      	pop	{r3, r4, r5, pc}
 8014ec2:	bf00      	nop

08014ec4 <create_node>:
 8014ec4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014ec8:	b083      	sub	sp, #12
 8014eca:	2b00      	cmp	r3, #0
 8014ecc:	d063      	beq.n	8014f96 <create_node+0xd2>
 8014ece:	4606      	mov	r6, r0
 8014ed0:	4836      	ldr	r0, [pc, #216]	@ (8014fac <create_node+0xe8>)
 8014ed2:	460f      	mov	r7, r1
 8014ed4:	4690      	mov	r8, r2
 8014ed6:	461d      	mov	r5, r3
 8014ed8:	f7ff fc9c 	bl	8014814 <get_memory>
 8014edc:	2800      	cmp	r0, #0
 8014ede:	d05a      	beq.n	8014f96 <create_node+0xd2>
 8014ee0:	6884      	ldr	r4, [r0, #8]
 8014ee2:	6eeb      	ldr	r3, [r5, #108]	@ 0x6c
 8014ee4:	6123      	str	r3, [r4, #16]
 8014ee6:	f7ff fd1b 	bl	8014920 <rmw_get_implementation_identifier>
 8014eea:	f104 092c 	add.w	r9, r4, #44	@ 0x2c
 8014eee:	e9c4 0406 	strd	r0, r4, [r4, #24]
 8014ef2:	f8c4 9020 	str.w	r9, [r4, #32]
 8014ef6:	4630      	mov	r0, r6
 8014ef8:	f7eb f9d2 	bl	80002a0 <strlen>
 8014efc:	1c42      	adds	r2, r0, #1
 8014efe:	2a3c      	cmp	r2, #60	@ 0x3c
 8014f00:	f104 0518 	add.w	r5, r4, #24
 8014f04:	d844      	bhi.n	8014f90 <create_node+0xcc>
 8014f06:	4648      	mov	r0, r9
 8014f08:	4631      	mov	r1, r6
 8014f0a:	f104 0968 	add.w	r9, r4, #104	@ 0x68
 8014f0e:	f004 fe74 	bl	8019bfa <memcpy>
 8014f12:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
 8014f16:	4638      	mov	r0, r7
 8014f18:	f7eb f9c2 	bl	80002a0 <strlen>
 8014f1c:	1c42      	adds	r2, r0, #1
 8014f1e:	2a3c      	cmp	r2, #60	@ 0x3c
 8014f20:	d836      	bhi.n	8014f90 <create_node+0xcc>
 8014f22:	4639      	mov	r1, r7
 8014f24:	4648      	mov	r0, r9
 8014f26:	f004 fe68 	bl	8019bfa <memcpy>
 8014f2a:	6923      	ldr	r3, [r4, #16]
 8014f2c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8014f30:	2101      	movs	r1, #1
 8014f32:	f8b3 0594 	ldrh.w	r0, [r3, #1428]	@ 0x594
 8014f36:	1842      	adds	r2, r0, r1
 8014f38:	f8a3 2594 	strh.w	r2, [r3, #1428]	@ 0x594
 8014f3c:	f7f9 f9aa 	bl	800e294 <uxr_object_id>
 8014f40:	6160      	str	r0, [r4, #20]
 8014f42:	783b      	ldrb	r3, [r7, #0]
 8014f44:	2b2f      	cmp	r3, #47	@ 0x2f
 8014f46:	d128      	bne.n	8014f9a <create_node+0xd6>
 8014f48:	787b      	ldrb	r3, [r7, #1]
 8014f4a:	bb33      	cbnz	r3, 8014f9a <create_node+0xd6>
 8014f4c:	4a18      	ldr	r2, [pc, #96]	@ (8014fb0 <create_node+0xec>)
 8014f4e:	4819      	ldr	r0, [pc, #100]	@ (8014fb4 <create_node+0xf0>)
 8014f50:	4633      	mov	r3, r6
 8014f52:	213c      	movs	r1, #60	@ 0x3c
 8014f54:	f004 fba4 	bl	80196a0 <sniprintf>
 8014f58:	6920      	ldr	r0, [r4, #16]
 8014f5a:	4916      	ldr	r1, [pc, #88]	@ (8014fb4 <create_node+0xf0>)
 8014f5c:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 8014f60:	9100      	str	r1, [sp, #0]
 8014f62:	2106      	movs	r1, #6
 8014f64:	9101      	str	r1, [sp, #4]
 8014f66:	6811      	ldr	r1, [r2, #0]
 8014f68:	6962      	ldr	r2, [r4, #20]
 8014f6a:	fa1f f388 	uxth.w	r3, r8
 8014f6e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8014f72:	f7f9 f801 	bl	800df78 <uxr_buffer_create_participant_bin>
 8014f76:	4602      	mov	r2, r0
 8014f78:	6920      	ldr	r0, [r4, #16]
 8014f7a:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8014f7e:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8014f82:	f7f7 fed3 	bl	800cd2c <run_xrce_session>
 8014f86:	b118      	cbz	r0, 8014f90 <create_node+0xcc>
 8014f88:	4628      	mov	r0, r5
 8014f8a:	b003      	add	sp, #12
 8014f8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014f90:	4628      	mov	r0, r5
 8014f92:	f7f7 fd51 	bl	800ca38 <rmw_uxrce_fini_node_memory>
 8014f96:	2500      	movs	r5, #0
 8014f98:	e7f6      	b.n	8014f88 <create_node+0xc4>
 8014f9a:	4a07      	ldr	r2, [pc, #28]	@ (8014fb8 <create_node+0xf4>)
 8014f9c:	9600      	str	r6, [sp, #0]
 8014f9e:	463b      	mov	r3, r7
 8014fa0:	213c      	movs	r1, #60	@ 0x3c
 8014fa2:	4804      	ldr	r0, [pc, #16]	@ (8014fb4 <create_node+0xf0>)
 8014fa4:	f004 fb7c 	bl	80196a0 <sniprintf>
 8014fa8:	e7d6      	b.n	8014f58 <create_node+0x94>
 8014faa:	bf00      	nop
 8014fac:	2000f624 	.word	0x2000f624
 8014fb0:	0801c430 	.word	0x0801c430
 8014fb4:	20010e8c 	.word	0x20010e8c
 8014fb8:	0801c630 	.word	0x0801c630

08014fbc <rmw_create_node>:
 8014fbc:	b191      	cbz	r1, 8014fe4 <rmw_create_node+0x28>
 8014fbe:	b410      	push	{r4}
 8014fc0:	4614      	mov	r4, r2
 8014fc2:	780a      	ldrb	r2, [r1, #0]
 8014fc4:	4603      	mov	r3, r0
 8014fc6:	4608      	mov	r0, r1
 8014fc8:	b142      	cbz	r2, 8014fdc <rmw_create_node+0x20>
 8014fca:	b13c      	cbz	r4, 8014fdc <rmw_create_node+0x20>
 8014fcc:	7822      	ldrb	r2, [r4, #0]
 8014fce:	b12a      	cbz	r2, 8014fdc <rmw_create_node+0x20>
 8014fd0:	4621      	mov	r1, r4
 8014fd2:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8014fd4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014fd8:	f7ff bf74 	b.w	8014ec4 <create_node>
 8014fdc:	2000      	movs	r0, #0
 8014fde:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014fe2:	4770      	bx	lr
 8014fe4:	2000      	movs	r0, #0
 8014fe6:	4770      	bx	lr

08014fe8 <rmw_destroy_node>:
 8014fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014fea:	b328      	cbz	r0, 8015038 <rmw_destroy_node+0x50>
 8014fec:	4607      	mov	r7, r0
 8014fee:	6800      	ldr	r0, [r0, #0]
 8014ff0:	b120      	cbz	r0, 8014ffc <rmw_destroy_node+0x14>
 8014ff2:	4b36      	ldr	r3, [pc, #216]	@ (80150cc <rmw_destroy_node+0xe4>)
 8014ff4:	6819      	ldr	r1, [r3, #0]
 8014ff6:	f7eb f8f3 	bl	80001e0 <strcmp>
 8014ffa:	b9e8      	cbnz	r0, 8015038 <rmw_destroy_node+0x50>
 8014ffc:	687d      	ldr	r5, [r7, #4]
 8014ffe:	b1dd      	cbz	r5, 8015038 <rmw_destroy_node+0x50>
 8015000:	4b33      	ldr	r3, [pc, #204]	@ (80150d0 <rmw_destroy_node+0xe8>)
 8015002:	681c      	ldr	r4, [r3, #0]
 8015004:	2c00      	cmp	r4, #0
 8015006:	d05f      	beq.n	80150c8 <rmw_destroy_node+0xe0>
 8015008:	2600      	movs	r6, #0
 801500a:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 801500e:	f8d1 3080 	ldr.w	r3, [r1, #128]	@ 0x80
 8015012:	429d      	cmp	r5, r3
 8015014:	d013      	beq.n	801503e <rmw_destroy_node+0x56>
 8015016:	2c00      	cmp	r4, #0
 8015018:	d1f7      	bne.n	801500a <rmw_destroy_node+0x22>
 801501a:	4b2e      	ldr	r3, [pc, #184]	@ (80150d4 <rmw_destroy_node+0xec>)
 801501c:	681c      	ldr	r4, [r3, #0]
 801501e:	b1c4      	cbz	r4, 8015052 <rmw_destroy_node+0x6a>
 8015020:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8015024:	6a0b      	ldr	r3, [r1, #32]
 8015026:	429d      	cmp	r5, r3
 8015028:	d1f9      	bne.n	801501e <rmw_destroy_node+0x36>
 801502a:	317c      	adds	r1, #124	@ 0x7c
 801502c:	4638      	mov	r0, r7
 801502e:	f000 fad9 	bl	80155e4 <rmw_destroy_subscription>
 8015032:	2801      	cmp	r0, #1
 8015034:	4606      	mov	r6, r0
 8015036:	d1f2      	bne.n	801501e <rmw_destroy_node+0x36>
 8015038:	2601      	movs	r6, #1
 801503a:	4630      	mov	r0, r6
 801503c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801503e:	3184      	adds	r1, #132	@ 0x84
 8015040:	4638      	mov	r0, r7
 8015042:	f7f7 fb21 	bl	800c688 <rmw_destroy_publisher>
 8015046:	2801      	cmp	r0, #1
 8015048:	4606      	mov	r6, r0
 801504a:	d0f5      	beq.n	8015038 <rmw_destroy_node+0x50>
 801504c:	2c00      	cmp	r4, #0
 801504e:	d1dc      	bne.n	801500a <rmw_destroy_node+0x22>
 8015050:	e7e3      	b.n	801501a <rmw_destroy_node+0x32>
 8015052:	4b21      	ldr	r3, [pc, #132]	@ (80150d8 <rmw_destroy_node+0xf0>)
 8015054:	681c      	ldr	r4, [r3, #0]
 8015056:	b16c      	cbz	r4, 8015074 <rmw_destroy_node+0x8c>
 8015058:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 801505c:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 801505e:	429d      	cmp	r5, r3
 8015060:	d1f9      	bne.n	8015056 <rmw_destroy_node+0x6e>
 8015062:	317c      	adds	r1, #124	@ 0x7c
 8015064:	4638      	mov	r0, r7
 8015066:	f000 f98b 	bl	8015380 <rmw_destroy_service>
 801506a:	2801      	cmp	r0, #1
 801506c:	4606      	mov	r6, r0
 801506e:	d0e3      	beq.n	8015038 <rmw_destroy_node+0x50>
 8015070:	2c00      	cmp	r4, #0
 8015072:	d1f1      	bne.n	8015058 <rmw_destroy_node+0x70>
 8015074:	4b19      	ldr	r3, [pc, #100]	@ (80150dc <rmw_destroy_node+0xf4>)
 8015076:	681c      	ldr	r4, [r3, #0]
 8015078:	b16c      	cbz	r4, 8015096 <rmw_destroy_node+0xae>
 801507a:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 801507e:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 8015080:	429d      	cmp	r5, r3
 8015082:	d1f9      	bne.n	8015078 <rmw_destroy_node+0x90>
 8015084:	317c      	adds	r1, #124	@ 0x7c
 8015086:	4638      	mov	r0, r7
 8015088:	f7ff fbe8 	bl	801485c <rmw_destroy_client>
 801508c:	2801      	cmp	r0, #1
 801508e:	4606      	mov	r6, r0
 8015090:	d0d2      	beq.n	8015038 <rmw_destroy_node+0x50>
 8015092:	2c00      	cmp	r4, #0
 8015094:	d1f1      	bne.n	801507a <rmw_destroy_node+0x92>
 8015096:	6928      	ldr	r0, [r5, #16]
 8015098:	696a      	ldr	r2, [r5, #20]
 801509a:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801509e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80150a2:	6819      	ldr	r1, [r3, #0]
 80150a4:	f7f8 ff1e 	bl	800dee4 <uxr_buffer_delete_entity>
 80150a8:	4602      	mov	r2, r0
 80150aa:	6928      	ldr	r0, [r5, #16]
 80150ac:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 80150b0:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 80150b4:	f7f7 fe3a 	bl	800cd2c <run_xrce_session>
 80150b8:	2800      	cmp	r0, #0
 80150ba:	bf08      	it	eq
 80150bc:	2602      	moveq	r6, #2
 80150be:	4638      	mov	r0, r7
 80150c0:	f7f7 fcba 	bl	800ca38 <rmw_uxrce_fini_node_memory>
 80150c4:	4630      	mov	r0, r6
 80150c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80150c8:	4626      	mov	r6, r4
 80150ca:	e7a6      	b.n	801501a <rmw_destroy_node+0x32>
 80150cc:	0801d2dc 	.word	0x0801d2dc
 80150d0:	2000f570 	.word	0x2000f570
 80150d4:	2000ecf0 	.word	0x2000ecf0
 80150d8:	2000e8a8 	.word	0x2000e8a8
 80150dc:	2000e7d0 	.word	0x2000e7d0

080150e0 <rmw_node_get_graph_guard_condition>:
 80150e0:	6843      	ldr	r3, [r0, #4]
 80150e2:	6918      	ldr	r0, [r3, #16]
 80150e4:	f500 705a 	add.w	r0, r0, #872	@ 0x368
 80150e8:	4770      	bx	lr
 80150ea:	bf00      	nop

080150ec <rmw_send_request>:
 80150ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80150f0:	4604      	mov	r4, r0
 80150f2:	6800      	ldr	r0, [r0, #0]
 80150f4:	b08a      	sub	sp, #40	@ 0x28
 80150f6:	460e      	mov	r6, r1
 80150f8:	4615      	mov	r5, r2
 80150fa:	b128      	cbz	r0, 8015108 <rmw_send_request+0x1c>
 80150fc:	4b1e      	ldr	r3, [pc, #120]	@ (8015178 <rmw_send_request+0x8c>)
 80150fe:	6819      	ldr	r1, [r3, #0]
 8015100:	f7eb f86e 	bl	80001e0 <strcmp>
 8015104:	2800      	cmp	r0, #0
 8015106:	d133      	bne.n	8015170 <rmw_send_request+0x84>
 8015108:	6864      	ldr	r4, [r4, #4]
 801510a:	6963      	ldr	r3, [r4, #20]
 801510c:	6fa7      	ldr	r7, [r4, #120]	@ 0x78
 801510e:	689b      	ldr	r3, [r3, #8]
 8015110:	4798      	blx	r3
 8015112:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8015116:	4630      	mov	r0, r6
 8015118:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801511c:	4798      	blx	r3
 801511e:	693b      	ldr	r3, [r7, #16]
 8015120:	9000      	str	r0, [sp, #0]
 8015122:	6922      	ldr	r2, [r4, #16]
 8015124:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8015126:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 801512a:	ab02      	add	r3, sp, #8
 801512c:	f7fa fba8 	bl	800f880 <uxr_prepare_output_stream>
 8015130:	2300      	movs	r3, #0
 8015132:	6028      	str	r0, [r5, #0]
 8015134:	606b      	str	r3, [r5, #4]
 8015136:	b190      	cbz	r0, 801515e <rmw_send_request+0x72>
 8015138:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801513c:	a902      	add	r1, sp, #8
 801513e:	4630      	mov	r0, r6
 8015140:	4798      	blx	r3
 8015142:	f894 3072 	ldrb.w	r3, [r4, #114]	@ 0x72
 8015146:	6938      	ldr	r0, [r7, #16]
 8015148:	2b01      	cmp	r3, #1
 801514a:	d00c      	beq.n	8015166 <rmw_send_request+0x7a>
 801514c:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 801514e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8015152:	f7f9 fd65 	bl	800ec20 <uxr_run_session_until_confirm_delivery>
 8015156:	2000      	movs	r0, #0
 8015158:	b00a      	add	sp, #40	@ 0x28
 801515a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801515e:	2001      	movs	r0, #1
 8015160:	b00a      	add	sp, #40	@ 0x28
 8015162:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015166:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801516a:	f7f9 f9c1 	bl	800e4f0 <uxr_flash_output_streams>
 801516e:	e7f2      	b.n	8015156 <rmw_send_request+0x6a>
 8015170:	200c      	movs	r0, #12
 8015172:	b00a      	add	sp, #40	@ 0x28
 8015174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015178:	0801d2dc 	.word	0x0801d2dc

0801517c <rmw_take_request>:
 801517c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015180:	4605      	mov	r5, r0
 8015182:	6800      	ldr	r0, [r0, #0]
 8015184:	b089      	sub	sp, #36	@ 0x24
 8015186:	460c      	mov	r4, r1
 8015188:	4690      	mov	r8, r2
 801518a:	461e      	mov	r6, r3
 801518c:	b128      	cbz	r0, 801519a <rmw_take_request+0x1e>
 801518e:	4b28      	ldr	r3, [pc, #160]	@ (8015230 <rmw_take_request+0xb4>)
 8015190:	6819      	ldr	r1, [r3, #0]
 8015192:	f7eb f825 	bl	80001e0 <strcmp>
 8015196:	2800      	cmp	r0, #0
 8015198:	d146      	bne.n	8015228 <rmw_take_request+0xac>
 801519a:	b10e      	cbz	r6, 80151a0 <rmw_take_request+0x24>
 801519c:	2300      	movs	r3, #0
 801519e:	7033      	strb	r3, [r6, #0]
 80151a0:	f8d5 9004 	ldr.w	r9, [r5, #4]
 80151a4:	f7f7 fd44 	bl	800cc30 <rmw_uxrce_clean_expired_static_input_buffer>
 80151a8:	4648      	mov	r0, r9
 80151aa:	f7f7 fd19 	bl	800cbe0 <rmw_uxrce_find_static_input_buffer_by_owner>
 80151ae:	4607      	mov	r7, r0
 80151b0:	b3b0      	cbz	r0, 8015220 <rmw_take_request+0xa4>
 80151b2:	6885      	ldr	r5, [r0, #8]
 80151b4:	f8d5 3838 	ldr.w	r3, [r5, #2104]	@ 0x838
 80151b8:	f8d5 283c 	ldr.w	r2, [r5, #2108]	@ 0x83c
 80151bc:	e9c4 2308 	strd	r2, r3, [r4, #32]
 80151c0:	f895 3837 	ldrb.w	r3, [r5, #2103]	@ 0x837
 80151c4:	7423      	strb	r3, [r4, #16]
 80151c6:	f8b5 3834 	ldrh.w	r3, [r5, #2100]	@ 0x834
 80151ca:	f895 2836 	ldrb.w	r2, [r5, #2102]	@ 0x836
 80151ce:	74e2      	strb	r2, [r4, #19]
 80151d0:	f8a4 3011 	strh.w	r3, [r4, #17]
 80151d4:	f8d5 2828 	ldr.w	r2, [r5, #2088]	@ 0x828
 80151d8:	f8d5 382c 	ldr.w	r3, [r5, #2092]	@ 0x82c
 80151dc:	f8d5 1830 	ldr.w	r1, [r5, #2096]	@ 0x830
 80151e0:	61e1      	str	r1, [r4, #28]
 80151e2:	6162      	str	r2, [r4, #20]
 80151e4:	61a3      	str	r3, [r4, #24]
 80151e6:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80151ea:	689b      	ldr	r3, [r3, #8]
 80151ec:	4798      	blx	r3
 80151ee:	6844      	ldr	r4, [r0, #4]
 80151f0:	f8d5 2810 	ldr.w	r2, [r5, #2064]	@ 0x810
 80151f4:	f105 0110 	add.w	r1, r5, #16
 80151f8:	4668      	mov	r0, sp
 80151fa:	f7f5 fe79 	bl	800aef0 <ucdr_init_buffer>
 80151fe:	68e3      	ldr	r3, [r4, #12]
 8015200:	4641      	mov	r1, r8
 8015202:	4668      	mov	r0, sp
 8015204:	4798      	blx	r3
 8015206:	4639      	mov	r1, r7
 8015208:	4604      	mov	r4, r0
 801520a:	480a      	ldr	r0, [pc, #40]	@ (8015234 <rmw_take_request+0xb8>)
 801520c:	f7ff fb12 	bl	8014834 <put_memory>
 8015210:	b106      	cbz	r6, 8015214 <rmw_take_request+0x98>
 8015212:	7034      	strb	r4, [r6, #0]
 8015214:	f084 0001 	eor.w	r0, r4, #1
 8015218:	b2c0      	uxtb	r0, r0
 801521a:	b009      	add	sp, #36	@ 0x24
 801521c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015220:	2001      	movs	r0, #1
 8015222:	b009      	add	sp, #36	@ 0x24
 8015224:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015228:	200c      	movs	r0, #12
 801522a:	b009      	add	sp, #36	@ 0x24
 801522c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015230:	0801d2dc 	.word	0x0801d2dc
 8015234:	2000e540 	.word	0x2000e540

08015238 <rmw_send_response>:
 8015238:	b5f0      	push	{r4, r5, r6, r7, lr}
 801523a:	4605      	mov	r5, r0
 801523c:	6800      	ldr	r0, [r0, #0]
 801523e:	b091      	sub	sp, #68	@ 0x44
 8015240:	460c      	mov	r4, r1
 8015242:	4616      	mov	r6, r2
 8015244:	b128      	cbz	r0, 8015252 <rmw_send_response+0x1a>
 8015246:	4b28      	ldr	r3, [pc, #160]	@ (80152e8 <rmw_send_response+0xb0>)
 8015248:	6819      	ldr	r1, [r3, #0]
 801524a:	f7ea ffc9 	bl	80001e0 <strcmp>
 801524e:	2800      	cmp	r0, #0
 8015250:	d141      	bne.n	80152d6 <rmw_send_response+0x9e>
 8015252:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 8015256:	9306      	str	r3, [sp, #24]
 8015258:	4623      	mov	r3, r4
 801525a:	9207      	str	r2, [sp, #28]
 801525c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015260:	686d      	ldr	r5, [r5, #4]
 8015262:	789b      	ldrb	r3, [r3, #2]
 8015264:	68a1      	ldr	r1, [r4, #8]
 8015266:	f88d 2017 	strb.w	r2, [sp, #23]
 801526a:	f88d 3016 	strb.w	r3, [sp, #22]
 801526e:	68e2      	ldr	r2, [r4, #12]
 8015270:	f8b4 3001 	ldrh.w	r3, [r4, #1]
 8015274:	6860      	ldr	r0, [r4, #4]
 8015276:	f8ad 3014 	strh.w	r3, [sp, #20]
 801527a:	ab02      	add	r3, sp, #8
 801527c:	c307      	stmia	r3!, {r0, r1, r2}
 801527e:	696b      	ldr	r3, [r5, #20]
 8015280:	6faf      	ldr	r7, [r5, #120]	@ 0x78
 8015282:	68db      	ldr	r3, [r3, #12]
 8015284:	4798      	blx	r3
 8015286:	6844      	ldr	r4, [r0, #4]
 8015288:	4630      	mov	r0, r6
 801528a:	6923      	ldr	r3, [r4, #16]
 801528c:	4798      	blx	r3
 801528e:	f100 0318 	add.w	r3, r0, #24
 8015292:	6938      	ldr	r0, [r7, #16]
 8015294:	9300      	str	r3, [sp, #0]
 8015296:	692a      	ldr	r2, [r5, #16]
 8015298:	6f29      	ldr	r1, [r5, #112]	@ 0x70
 801529a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801529e:	ab08      	add	r3, sp, #32
 80152a0:	f7fa faee 	bl	800f880 <uxr_prepare_output_stream>
 80152a4:	b910      	cbnz	r0, 80152ac <rmw_send_response+0x74>
 80152a6:	2001      	movs	r0, #1
 80152a8:	b011      	add	sp, #68	@ 0x44
 80152aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80152ac:	a902      	add	r1, sp, #8
 80152ae:	a808      	add	r0, sp, #32
 80152b0:	f7fb fc04 	bl	8010abc <uxr_serialize_SampleIdentity>
 80152b4:	68a3      	ldr	r3, [r4, #8]
 80152b6:	a908      	add	r1, sp, #32
 80152b8:	4630      	mov	r0, r6
 80152ba:	4798      	blx	r3
 80152bc:	f895 3072 	ldrb.w	r3, [r5, #114]	@ 0x72
 80152c0:	6938      	ldr	r0, [r7, #16]
 80152c2:	2b01      	cmp	r3, #1
 80152c4:	d00a      	beq.n	80152dc <rmw_send_response+0xa4>
 80152c6:	6f69      	ldr	r1, [r5, #116]	@ 0x74
 80152c8:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80152cc:	f7f9 fca8 	bl	800ec20 <uxr_run_session_until_confirm_delivery>
 80152d0:	2000      	movs	r0, #0
 80152d2:	b011      	add	sp, #68	@ 0x44
 80152d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80152d6:	200c      	movs	r0, #12
 80152d8:	b011      	add	sp, #68	@ 0x44
 80152da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80152dc:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80152e0:	f7f9 f906 	bl	800e4f0 <uxr_flash_output_streams>
 80152e4:	e7f4      	b.n	80152d0 <rmw_send_response+0x98>
 80152e6:	bf00      	nop
 80152e8:	0801d2dc 	.word	0x0801d2dc

080152ec <rmw_take_response>:
 80152ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80152f0:	4604      	mov	r4, r0
 80152f2:	6800      	ldr	r0, [r0, #0]
 80152f4:	b088      	sub	sp, #32
 80152f6:	4688      	mov	r8, r1
 80152f8:	4617      	mov	r7, r2
 80152fa:	461d      	mov	r5, r3
 80152fc:	b120      	cbz	r0, 8015308 <rmw_take_response+0x1c>
 80152fe:	4b1e      	ldr	r3, [pc, #120]	@ (8015378 <rmw_take_response+0x8c>)
 8015300:	6819      	ldr	r1, [r3, #0]
 8015302:	f7ea ff6d 	bl	80001e0 <strcmp>
 8015306:	bb78      	cbnz	r0, 8015368 <rmw_take_response+0x7c>
 8015308:	b10d      	cbz	r5, 801530e <rmw_take_response+0x22>
 801530a:	2300      	movs	r3, #0
 801530c:	702b      	strb	r3, [r5, #0]
 801530e:	6864      	ldr	r4, [r4, #4]
 8015310:	f7f7 fc8e 	bl	800cc30 <rmw_uxrce_clean_expired_static_input_buffer>
 8015314:	4620      	mov	r0, r4
 8015316:	f7f7 fc63 	bl	800cbe0 <rmw_uxrce_find_static_input_buffer_by_owner>
 801531a:	4606      	mov	r6, r0
 801531c:	b340      	cbz	r0, 8015370 <rmw_take_response+0x84>
 801531e:	6963      	ldr	r3, [r4, #20]
 8015320:	6884      	ldr	r4, [r0, #8]
 8015322:	68db      	ldr	r3, [r3, #12]
 8015324:	f504 6203 	add.w	r2, r4, #2096	@ 0x830
 8015328:	e952 0102 	ldrd	r0, r1, [r2, #-8]
 801532c:	e9c8 0108 	strd	r0, r1, [r8, #32]
 8015330:	4798      	blx	r3
 8015332:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8015336:	f8d4 2810 	ldr.w	r2, [r4, #2064]	@ 0x810
 801533a:	f104 0110 	add.w	r1, r4, #16
 801533e:	4668      	mov	r0, sp
 8015340:	f7f5 fdd6 	bl	800aef0 <ucdr_init_buffer>
 8015344:	4639      	mov	r1, r7
 8015346:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801534a:	4668      	mov	r0, sp
 801534c:	4798      	blx	r3
 801534e:	4631      	mov	r1, r6
 8015350:	4604      	mov	r4, r0
 8015352:	480a      	ldr	r0, [pc, #40]	@ (801537c <rmw_take_response+0x90>)
 8015354:	f7ff fa6e 	bl	8014834 <put_memory>
 8015358:	b105      	cbz	r5, 801535c <rmw_take_response+0x70>
 801535a:	702c      	strb	r4, [r5, #0]
 801535c:	f084 0001 	eor.w	r0, r4, #1
 8015360:	b2c0      	uxtb	r0, r0
 8015362:	b008      	add	sp, #32
 8015364:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015368:	200c      	movs	r0, #12
 801536a:	b008      	add	sp, #32
 801536c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015370:	2001      	movs	r0, #1
 8015372:	b008      	add	sp, #32
 8015374:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015378:	0801d2dc 	.word	0x0801d2dc
 801537c:	2000e540 	.word	0x2000e540

08015380 <rmw_destroy_service>:
 8015380:	b570      	push	{r4, r5, r6, lr}
 8015382:	b128      	cbz	r0, 8015390 <rmw_destroy_service+0x10>
 8015384:	4604      	mov	r4, r0
 8015386:	6800      	ldr	r0, [r0, #0]
 8015388:	460d      	mov	r5, r1
 801538a:	f7f7 fd55 	bl	800ce38 <is_uxrce_rmw_identifier_valid>
 801538e:	b910      	cbnz	r0, 8015396 <rmw_destroy_service+0x16>
 8015390:	2401      	movs	r4, #1
 8015392:	4620      	mov	r0, r4
 8015394:	bd70      	pop	{r4, r5, r6, pc}
 8015396:	6863      	ldr	r3, [r4, #4]
 8015398:	2b00      	cmp	r3, #0
 801539a:	d0f9      	beq.n	8015390 <rmw_destroy_service+0x10>
 801539c:	2d00      	cmp	r5, #0
 801539e:	d0f7      	beq.n	8015390 <rmw_destroy_service+0x10>
 80153a0:	6828      	ldr	r0, [r5, #0]
 80153a2:	f7f7 fd49 	bl	800ce38 <is_uxrce_rmw_identifier_valid>
 80153a6:	2800      	cmp	r0, #0
 80153a8:	d0f2      	beq.n	8015390 <rmw_destroy_service+0x10>
 80153aa:	686e      	ldr	r6, [r5, #4]
 80153ac:	2e00      	cmp	r6, #0
 80153ae:	d0ef      	beq.n	8015390 <rmw_destroy_service+0x10>
 80153b0:	6864      	ldr	r4, [r4, #4]
 80153b2:	6932      	ldr	r2, [r6, #16]
 80153b4:	6920      	ldr	r0, [r4, #16]
 80153b6:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 80153ba:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80153be:	6819      	ldr	r1, [r3, #0]
 80153c0:	f002 f866 	bl	8017490 <uxr_buffer_cancel_data>
 80153c4:	4602      	mov	r2, r0
 80153c6:	6920      	ldr	r0, [r4, #16]
 80153c8:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 80153cc:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 80153d0:	f7f7 fcac 	bl	800cd2c <run_xrce_session>
 80153d4:	6920      	ldr	r0, [r4, #16]
 80153d6:	6932      	ldr	r2, [r6, #16]
 80153d8:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 80153dc:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80153e0:	6819      	ldr	r1, [r3, #0]
 80153e2:	f7f8 fd7f 	bl	800dee4 <uxr_buffer_delete_entity>
 80153e6:	4602      	mov	r2, r0
 80153e8:	6920      	ldr	r0, [r4, #16]
 80153ea:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 80153ee:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 80153f2:	f7f7 fc9b 	bl	800cd2c <run_xrce_session>
 80153f6:	f080 0401 	eor.w	r4, r0, #1
 80153fa:	b2e4      	uxtb	r4, r4
 80153fc:	4628      	mov	r0, r5
 80153fe:	0064      	lsls	r4, r4, #1
 8015400:	f7f7 fb5e 	bl	800cac0 <rmw_uxrce_fini_service_memory>
 8015404:	e7c5      	b.n	8015392 <rmw_destroy_service+0x12>
 8015406:	bf00      	nop

08015408 <rmw_create_subscription>:
 8015408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801540c:	b08d      	sub	sp, #52	@ 0x34
 801540e:	2800      	cmp	r0, #0
 8015410:	f000 80d1 	beq.w	80155b6 <rmw_create_subscription+0x1ae>
 8015414:	460f      	mov	r7, r1
 8015416:	2900      	cmp	r1, #0
 8015418:	f000 80cd 	beq.w	80155b6 <rmw_create_subscription+0x1ae>
 801541c:	4604      	mov	r4, r0
 801541e:	6800      	ldr	r0, [r0, #0]
 8015420:	4615      	mov	r5, r2
 8015422:	461e      	mov	r6, r3
 8015424:	f7f7 fd08 	bl	800ce38 <is_uxrce_rmw_identifier_valid>
 8015428:	2800      	cmp	r0, #0
 801542a:	f000 80c4 	beq.w	80155b6 <rmw_create_subscription+0x1ae>
 801542e:	2d00      	cmp	r5, #0
 8015430:	f000 80c1 	beq.w	80155b6 <rmw_create_subscription+0x1ae>
 8015434:	782b      	ldrb	r3, [r5, #0]
 8015436:	2b00      	cmp	r3, #0
 8015438:	f000 80bd 	beq.w	80155b6 <rmw_create_subscription+0x1ae>
 801543c:	2e00      	cmp	r6, #0
 801543e:	f000 80ba 	beq.w	80155b6 <rmw_create_subscription+0x1ae>
 8015442:	485e      	ldr	r0, [pc, #376]	@ (80155bc <rmw_create_subscription+0x1b4>)
 8015444:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8015448:	f7ff f9e4 	bl	8014814 <get_memory>
 801544c:	2800      	cmp	r0, #0
 801544e:	f000 80b2 	beq.w	80155b6 <rmw_create_subscription+0x1ae>
 8015452:	6884      	ldr	r4, [r0, #8]
 8015454:	f8c4 4080 	str.w	r4, [r4, #128]	@ 0x80
 8015458:	f7ff fa62 	bl	8014920 <rmw_get_implementation_identifier>
 801545c:	f104 0a98 	add.w	sl, r4, #152	@ 0x98
 8015460:	67e0      	str	r0, [r4, #124]	@ 0x7c
 8015462:	f8c4 a084 	str.w	sl, [r4, #132]	@ 0x84
 8015466:	4628      	mov	r0, r5
 8015468:	f7ea ff1a 	bl	80002a0 <strlen>
 801546c:	3001      	adds	r0, #1
 801546e:	283c      	cmp	r0, #60	@ 0x3c
 8015470:	f104 087c 	add.w	r8, r4, #124	@ 0x7c
 8015474:	f200 8098 	bhi.w	80155a8 <rmw_create_subscription+0x1a0>
 8015478:	4a51      	ldr	r2, [pc, #324]	@ (80155c0 <rmw_create_subscription+0x1b8>)
 801547a:	462b      	mov	r3, r5
 801547c:	213c      	movs	r1, #60	@ 0x3c
 801547e:	4650      	mov	r0, sl
 8015480:	f004 f90e 	bl	80196a0 <sniprintf>
 8015484:	4631      	mov	r1, r6
 8015486:	f8c4 9020 	str.w	r9, [r4, #32]
 801548a:	2250      	movs	r2, #80	@ 0x50
 801548c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8015490:	f004 fbb3 	bl	8019bfa <memcpy>
 8015494:	494b      	ldr	r1, [pc, #300]	@ (80155c4 <rmw_create_subscription+0x1bc>)
 8015496:	4638      	mov	r0, r7
 8015498:	f7f7 fcdc 	bl	800ce54 <get_message_typesupport_handle>
 801549c:	2800      	cmp	r0, #0
 801549e:	f000 8083 	beq.w	80155a8 <rmw_create_subscription+0x1a0>
 80154a2:	6842      	ldr	r2, [r0, #4]
 80154a4:	61a2      	str	r2, [r4, #24]
 80154a6:	2a00      	cmp	r2, #0
 80154a8:	d07e      	beq.n	80155a8 <rmw_create_subscription+0x1a0>
 80154aa:	4629      	mov	r1, r5
 80154ac:	4633      	mov	r3, r6
 80154ae:	4648      	mov	r0, r9
 80154b0:	f7ff fc92 	bl	8014dd8 <create_topic>
 80154b4:	61e0      	str	r0, [r4, #28]
 80154b6:	2800      	cmp	r0, #0
 80154b8:	d07a      	beq.n	80155b0 <rmw_create_subscription+0x1a8>
 80154ba:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80154be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80154c2:	2104      	movs	r1, #4
 80154c4:	f8b3 059c 	ldrh.w	r0, [r3, #1436]	@ 0x59c
 80154c8:	1c42      	adds	r2, r0, #1
 80154ca:	f8a3 259c 	strh.w	r2, [r3, #1436]	@ 0x59c
 80154ce:	f7f8 fee1 	bl	800e294 <uxr_object_id>
 80154d2:	6120      	str	r0, [r4, #16]
 80154d4:	f8d9 0010 	ldr.w	r0, [r9, #16]
 80154d8:	2506      	movs	r5, #6
 80154da:	f8d0 3384 	ldr.w	r3, [r0, #900]	@ 0x384
 80154de:	9500      	str	r5, [sp, #0]
 80154e0:	6819      	ldr	r1, [r3, #0]
 80154e2:	6922      	ldr	r2, [r4, #16]
 80154e4:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80154e8:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80154ec:	f7f8 fdd8 	bl	800e0a0 <uxr_buffer_create_subscriber_bin>
 80154f0:	4602      	mov	r2, r0
 80154f2:	f8d9 0010 	ldr.w	r0, [r9, #16]
 80154f6:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 80154fa:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 80154fe:	f7f7 fc15 	bl	800cd2c <run_xrce_session>
 8015502:	2800      	cmp	r0, #0
 8015504:	d050      	beq.n	80155a8 <rmw_create_subscription+0x1a0>
 8015506:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801550a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801550e:	4629      	mov	r1, r5
 8015510:	f8b3 059e 	ldrh.w	r0, [r3, #1438]	@ 0x59e
 8015514:	1c42      	adds	r2, r0, #1
 8015516:	f8a3 259e 	strh.w	r2, [r3, #1438]	@ 0x59e
 801551a:	f7f8 febb 	bl	800e294 <uxr_object_id>
 801551e:	af08      	add	r7, sp, #32
 8015520:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8015524:	69e3      	ldr	r3, [r4, #28]
 8015526:	6160      	str	r0, [r4, #20]
 8015528:	4631      	mov	r1, r6
 801552a:	4638      	mov	r0, r7
 801552c:	f8da b384 	ldr.w	fp, [sl, #900]	@ 0x384
 8015530:	9305      	str	r3, [sp, #20]
 8015532:	f7f7 fc1b 	bl	800cd6c <convert_qos_profile>
 8015536:	9503      	str	r5, [sp, #12]
 8015538:	e897 0003 	ldmia.w	r7, {r0, r1}
 801553c:	9b05      	ldr	r3, [sp, #20]
 801553e:	9001      	str	r0, [sp, #4]
 8015540:	f8ad 1008 	strh.w	r1, [sp, #8]
 8015544:	691b      	ldr	r3, [r3, #16]
 8015546:	9300      	str	r3, [sp, #0]
 8015548:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 801554c:	f8db 1000 	ldr.w	r1, [fp]
 8015550:	f50a 7028 	add.w	r0, sl, #672	@ 0x2a0
 8015554:	f7f8 fe38 	bl	800e1c8 <uxr_buffer_create_datareader_bin>
 8015558:	4602      	mov	r2, r0
 801555a:	f8d9 0010 	ldr.w	r0, [r9, #16]
 801555e:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8015562:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8015566:	f7f7 fbe1 	bl	800cd2c <run_xrce_session>
 801556a:	b1e8      	cbz	r0, 80155a8 <rmw_create_subscription+0x1a0>
 801556c:	7a33      	ldrb	r3, [r6, #8]
 801556e:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8015572:	2b02      	cmp	r3, #2
 8015574:	bf0c      	ite	eq
 8015576:	f8d0 3380 	ldreq.w	r3, [r0, #896]	@ 0x380
 801557a:	f8d0 3374 	ldrne.w	r3, [r0, #884]	@ 0x374
 801557e:	9307      	str	r3, [sp, #28]
 8015580:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8015584:	2200      	movs	r2, #0
 8015586:	e9cd 120a 	strd	r1, r2, [sp, #40]	@ 0x28
 801558a:	ab0a      	add	r3, sp, #40	@ 0x28
 801558c:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8015590:	9300      	str	r3, [sp, #0]
 8015592:	6962      	ldr	r2, [r4, #20]
 8015594:	9b07      	ldr	r3, [sp, #28]
 8015596:	6809      	ldr	r1, [r1, #0]
 8015598:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801559c:	f001 ff40 	bl	8017420 <uxr_buffer_request_data>
 80155a0:	4640      	mov	r0, r8
 80155a2:	b00d      	add	sp, #52	@ 0x34
 80155a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80155a8:	69e0      	ldr	r0, [r4, #28]
 80155aa:	b108      	cbz	r0, 80155b0 <rmw_create_subscription+0x1a8>
 80155ac:	f7f7 fab4 	bl	800cb18 <rmw_uxrce_fini_topic_memory>
 80155b0:	4640      	mov	r0, r8
 80155b2:	f7f7 fa6f 	bl	800ca94 <rmw_uxrce_fini_subscription_memory>
 80155b6:	f04f 0800 	mov.w	r8, #0
 80155ba:	e7f1      	b.n	80155a0 <rmw_create_subscription+0x198>
 80155bc:	2000ecf0 	.word	0x2000ecf0
 80155c0:	0801c430 	.word	0x0801c430
 80155c4:	0801c2a0 	.word	0x0801c2a0

080155c8 <rmw_subscription_get_actual_qos>:
 80155c8:	b508      	push	{r3, lr}
 80155ca:	4603      	mov	r3, r0
 80155cc:	b140      	cbz	r0, 80155e0 <rmw_subscription_get_actual_qos+0x18>
 80155ce:	4608      	mov	r0, r1
 80155d0:	b131      	cbz	r1, 80155e0 <rmw_subscription_get_actual_qos+0x18>
 80155d2:	6859      	ldr	r1, [r3, #4]
 80155d4:	2250      	movs	r2, #80	@ 0x50
 80155d6:	3128      	adds	r1, #40	@ 0x28
 80155d8:	f004 fb0f 	bl	8019bfa <memcpy>
 80155dc:	2000      	movs	r0, #0
 80155de:	bd08      	pop	{r3, pc}
 80155e0:	200b      	movs	r0, #11
 80155e2:	bd08      	pop	{r3, pc}

080155e4 <rmw_destroy_subscription>:
 80155e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80155e8:	b128      	cbz	r0, 80155f6 <rmw_destroy_subscription+0x12>
 80155ea:	4604      	mov	r4, r0
 80155ec:	6800      	ldr	r0, [r0, #0]
 80155ee:	460d      	mov	r5, r1
 80155f0:	f7f7 fc22 	bl	800ce38 <is_uxrce_rmw_identifier_valid>
 80155f4:	b918      	cbnz	r0, 80155fe <rmw_destroy_subscription+0x1a>
 80155f6:	2401      	movs	r4, #1
 80155f8:	4620      	mov	r0, r4
 80155fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80155fe:	6863      	ldr	r3, [r4, #4]
 8015600:	2b00      	cmp	r3, #0
 8015602:	d0f8      	beq.n	80155f6 <rmw_destroy_subscription+0x12>
 8015604:	2d00      	cmp	r5, #0
 8015606:	d0f6      	beq.n	80155f6 <rmw_destroy_subscription+0x12>
 8015608:	6828      	ldr	r0, [r5, #0]
 801560a:	f7f7 fc15 	bl	800ce38 <is_uxrce_rmw_identifier_valid>
 801560e:	2800      	cmp	r0, #0
 8015610:	d0f1      	beq.n	80155f6 <rmw_destroy_subscription+0x12>
 8015612:	686c      	ldr	r4, [r5, #4]
 8015614:	2c00      	cmp	r4, #0
 8015616:	d0ee      	beq.n	80155f6 <rmw_destroy_subscription+0x12>
 8015618:	6a26      	ldr	r6, [r4, #32]
 801561a:	6962      	ldr	r2, [r4, #20]
 801561c:	6930      	ldr	r0, [r6, #16]
 801561e:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8015622:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8015626:	6819      	ldr	r1, [r3, #0]
 8015628:	f001 ff32 	bl	8017490 <uxr_buffer_cancel_data>
 801562c:	4602      	mov	r2, r0
 801562e:	6930      	ldr	r0, [r6, #16]
 8015630:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8015634:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8015638:	f7f7 fb78 	bl	800cd2c <run_xrce_session>
 801563c:	69e0      	ldr	r0, [r4, #28]
 801563e:	f7ff fc1f 	bl	8014e80 <destroy_topic>
 8015642:	6a23      	ldr	r3, [r4, #32]
 8015644:	6962      	ldr	r2, [r4, #20]
 8015646:	6918      	ldr	r0, [r3, #16]
 8015648:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801564c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8015650:	6819      	ldr	r1, [r3, #0]
 8015652:	f7f8 fc47 	bl	800dee4 <uxr_buffer_delete_entity>
 8015656:	6a23      	ldr	r3, [r4, #32]
 8015658:	6922      	ldr	r2, [r4, #16]
 801565a:	4680      	mov	r8, r0
 801565c:	6918      	ldr	r0, [r3, #16]
 801565e:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8015662:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8015666:	6819      	ldr	r1, [r3, #0]
 8015668:	f7f8 fc3c 	bl	800dee4 <uxr_buffer_delete_entity>
 801566c:	4607      	mov	r7, r0
 801566e:	6930      	ldr	r0, [r6, #16]
 8015670:	4642      	mov	r2, r8
 8015672:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8015676:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801567a:	f7f7 fb57 	bl	800cd2c <run_xrce_session>
 801567e:	4604      	mov	r4, r0
 8015680:	6930      	ldr	r0, [r6, #16]
 8015682:	463a      	mov	r2, r7
 8015684:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8015688:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801568c:	f7f7 fb4e 	bl	800cd2c <run_xrce_session>
 8015690:	4004      	ands	r4, r0
 8015692:	f084 0401 	eor.w	r4, r4, #1
 8015696:	b2e4      	uxtb	r4, r4
 8015698:	4628      	mov	r0, r5
 801569a:	0064      	lsls	r4, r4, #1
 801569c:	f7f7 f9fa 	bl	800ca94 <rmw_uxrce_fini_subscription_memory>
 80156a0:	e7aa      	b.n	80155f8 <rmw_destroy_subscription+0x14>
 80156a2:	bf00      	nop

080156a4 <rmw_take_with_info>:
 80156a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80156a6:	4604      	mov	r4, r0
 80156a8:	6800      	ldr	r0, [r0, #0]
 80156aa:	b089      	sub	sp, #36	@ 0x24
 80156ac:	460f      	mov	r7, r1
 80156ae:	4615      	mov	r5, r2
 80156b0:	b128      	cbz	r0, 80156be <rmw_take_with_info+0x1a>
 80156b2:	4b23      	ldr	r3, [pc, #140]	@ (8015740 <rmw_take_with_info+0x9c>)
 80156b4:	6819      	ldr	r1, [r3, #0]
 80156b6:	f7ea fd93 	bl	80001e0 <strcmp>
 80156ba:	2800      	cmp	r0, #0
 80156bc:	d13d      	bne.n	801573a <rmw_take_with_info+0x96>
 80156be:	6864      	ldr	r4, [r4, #4]
 80156c0:	b1fd      	cbz	r5, 8015702 <rmw_take_with_info+0x5e>
 80156c2:	2300      	movs	r3, #0
 80156c4:	702b      	strb	r3, [r5, #0]
 80156c6:	f7f7 fab3 	bl	800cc30 <rmw_uxrce_clean_expired_static_input_buffer>
 80156ca:	4620      	mov	r0, r4
 80156cc:	f7f7 fa88 	bl	800cbe0 <rmw_uxrce_find_static_input_buffer_by_owner>
 80156d0:	4606      	mov	r6, r0
 80156d2:	b1e8      	cbz	r0, 8015710 <rmw_take_with_info+0x6c>
 80156d4:	6881      	ldr	r1, [r0, #8]
 80156d6:	4668      	mov	r0, sp
 80156d8:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 80156dc:	3110      	adds	r1, #16
 80156de:	f7f5 fc07 	bl	800aef0 <ucdr_init_buffer>
 80156e2:	69a3      	ldr	r3, [r4, #24]
 80156e4:	4639      	mov	r1, r7
 80156e6:	68db      	ldr	r3, [r3, #12]
 80156e8:	4668      	mov	r0, sp
 80156ea:	4798      	blx	r3
 80156ec:	4631      	mov	r1, r6
 80156ee:	4604      	mov	r4, r0
 80156f0:	4814      	ldr	r0, [pc, #80]	@ (8015744 <rmw_take_with_info+0xa0>)
 80156f2:	f7ff f89f 	bl	8014834 <put_memory>
 80156f6:	702c      	strb	r4, [r5, #0]
 80156f8:	f084 0001 	eor.w	r0, r4, #1
 80156fc:	b2c0      	uxtb	r0, r0
 80156fe:	b009      	add	sp, #36	@ 0x24
 8015700:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015702:	f7f7 fa95 	bl	800cc30 <rmw_uxrce_clean_expired_static_input_buffer>
 8015706:	4620      	mov	r0, r4
 8015708:	f7f7 fa6a 	bl	800cbe0 <rmw_uxrce_find_static_input_buffer_by_owner>
 801570c:	4605      	mov	r5, r0
 801570e:	b910      	cbnz	r0, 8015716 <rmw_take_with_info+0x72>
 8015710:	2001      	movs	r0, #1
 8015712:	b009      	add	sp, #36	@ 0x24
 8015714:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015716:	68a9      	ldr	r1, [r5, #8]
 8015718:	4668      	mov	r0, sp
 801571a:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 801571e:	3110      	adds	r1, #16
 8015720:	f7f5 fbe6 	bl	800aef0 <ucdr_init_buffer>
 8015724:	69a3      	ldr	r3, [r4, #24]
 8015726:	4639      	mov	r1, r7
 8015728:	68db      	ldr	r3, [r3, #12]
 801572a:	4668      	mov	r0, sp
 801572c:	4798      	blx	r3
 801572e:	4629      	mov	r1, r5
 8015730:	4604      	mov	r4, r0
 8015732:	4804      	ldr	r0, [pc, #16]	@ (8015744 <rmw_take_with_info+0xa0>)
 8015734:	f7ff f87e 	bl	8014834 <put_memory>
 8015738:	e7de      	b.n	80156f8 <rmw_take_with_info+0x54>
 801573a:	200c      	movs	r0, #12
 801573c:	b009      	add	sp, #36	@ 0x24
 801573e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015740:	0801d2dc 	.word	0x0801d2dc
 8015744:	2000e540 	.word	0x2000e540

08015748 <rmw_uxrce_transport_init>:
 8015748:	b508      	push	{r3, lr}
 801574a:	b108      	cbz	r0, 8015750 <rmw_uxrce_transport_init+0x8>
 801574c:	f100 0210 	add.w	r2, r0, #16
 8015750:	b139      	cbz	r1, 8015762 <rmw_uxrce_transport_init+0x1a>
 8015752:	6949      	ldr	r1, [r1, #20]
 8015754:	4610      	mov	r0, r2
 8015756:	f001 f8fd 	bl	8016954 <uxr_init_custom_transport>
 801575a:	f080 0001 	eor.w	r0, r0, #1
 801575e:	b2c0      	uxtb	r0, r0
 8015760:	bd08      	pop	{r3, pc}
 8015762:	4b04      	ldr	r3, [pc, #16]	@ (8015774 <rmw_uxrce_transport_init+0x2c>)
 8015764:	4610      	mov	r0, r2
 8015766:	6859      	ldr	r1, [r3, #4]
 8015768:	f001 f8f4 	bl	8016954 <uxr_init_custom_transport>
 801576c:	f080 0001 	eor.w	r0, r0, #1
 8015770:	b2c0      	uxtb	r0, r0
 8015772:	bd08      	pop	{r3, pc}
 8015774:	2000c280 	.word	0x2000c280

08015778 <rmw_wait>:
 8015778:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801577c:	b089      	sub	sp, #36	@ 0x24
 801577e:	4607      	mov	r7, r0
 8015780:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 8015782:	460e      	mov	r6, r1
 8015784:	4698      	mov	r8, r3
 8015786:	4691      	mov	r9, r2
 8015788:	2a00      	cmp	r2, #0
 801578a:	f000 811e 	beq.w	80159ca <rmw_wait+0x252>
 801578e:	2c00      	cmp	r4, #0
 8015790:	f000 80ef 	beq.w	8015972 <rmw_wait+0x1fa>
 8015794:	4bb5      	ldr	r3, [pc, #724]	@ (8015a6c <rmw_wait+0x2f4>)
 8015796:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8015798:	ad04      	add	r5, sp, #16
 801579a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 801579e:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 80157a2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80157a6:	f7fe fe6b 	bl	8014480 <rmw_time_equal>
 80157aa:	2800      	cmp	r0, #0
 80157ac:	f000 811b 	beq.w	80159e6 <rmw_wait+0x26e>
 80157b0:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80157b4:	f7f7 fa3c 	bl	800cc30 <rmw_uxrce_clean_expired_static_input_buffer>
 80157b8:	4bad      	ldr	r3, [pc, #692]	@ (8015a70 <rmw_wait+0x2f8>)
 80157ba:	681c      	ldr	r4, [r3, #0]
 80157bc:	b14c      	cbz	r4, 80157d2 <rmw_wait+0x5a>
 80157be:	4623      	mov	r3, r4
 80157c0:	2100      	movs	r1, #0
 80157c2:	e9d3 3201 	ldrd	r3, r2, [r3, #4]
 80157c6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80157ca:	f882 15a4 	strb.w	r1, [r2, #1444]	@ 0x5a4
 80157ce:	2b00      	cmp	r3, #0
 80157d0:	d1f7      	bne.n	80157c2 <rmw_wait+0x4a>
 80157d2:	f1b9 0f00 	cmp.w	r9, #0
 80157d6:	d011      	beq.n	80157fc <rmw_wait+0x84>
 80157d8:	f8d9 1000 	ldr.w	r1, [r9]
 80157dc:	b171      	cbz	r1, 80157fc <rmw_wait+0x84>
 80157de:	f8d9 c004 	ldr.w	ip, [r9, #4]
 80157e2:	2300      	movs	r3, #0
 80157e4:	2001      	movs	r0, #1
 80157e6:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 80157ea:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 80157ec:	6912      	ldr	r2, [r2, #16]
 80157ee:	3301      	adds	r3, #1
 80157f0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80157f4:	4299      	cmp	r1, r3
 80157f6:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 80157fa:	d1f4      	bne.n	80157e6 <rmw_wait+0x6e>
 80157fc:	f1b8 0f00 	cmp.w	r8, #0
 8015800:	f000 8109 	beq.w	8015a16 <rmw_wait+0x29e>
 8015804:	f8d8 1000 	ldr.w	r1, [r8]
 8015808:	2900      	cmp	r1, #0
 801580a:	f000 8116 	beq.w	8015a3a <rmw_wait+0x2c2>
 801580e:	f8d8 c004 	ldr.w	ip, [r8, #4]
 8015812:	2300      	movs	r3, #0
 8015814:	2001      	movs	r0, #1
 8015816:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 801581a:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 801581c:	6912      	ldr	r2, [r2, #16]
 801581e:	3301      	adds	r3, #1
 8015820:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8015824:	4299      	cmp	r1, r3
 8015826:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 801582a:	d1f4      	bne.n	8015816 <rmw_wait+0x9e>
 801582c:	2f00      	cmp	r7, #0
 801582e:	f000 8114 	beq.w	8015a5a <rmw_wait+0x2e2>
 8015832:	6839      	ldr	r1, [r7, #0]
 8015834:	b171      	cbz	r1, 8015854 <rmw_wait+0xdc>
 8015836:	f8d7 c004 	ldr.w	ip, [r7, #4]
 801583a:	2300      	movs	r3, #0
 801583c:	2001      	movs	r0, #1
 801583e:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8015842:	6a12      	ldr	r2, [r2, #32]
 8015844:	6912      	ldr	r2, [r2, #16]
 8015846:	3301      	adds	r3, #1
 8015848:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 801584c:	4299      	cmp	r1, r3
 801584e:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8015852:	d1f4      	bne.n	801583e <rmw_wait+0xc6>
 8015854:	b344      	cbz	r4, 80158a8 <rmw_wait+0x130>
 8015856:	4622      	mov	r2, r4
 8015858:	2300      	movs	r3, #0
 801585a:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 801585e:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 8015862:	f891 15a4 	ldrb.w	r1, [r1, #1444]	@ 0x5a4
 8015866:	440b      	add	r3, r1
 8015868:	b2db      	uxtb	r3, r3
 801586a:	2a00      	cmp	r2, #0
 801586c:	d1f5      	bne.n	801585a <rmw_wait+0xe2>
 801586e:	2b00      	cmp	r3, #0
 8015870:	d075      	beq.n	801595e <rmw_wait+0x1e6>
 8015872:	1c6a      	adds	r2, r5, #1
 8015874:	d00d      	beq.n	8015892 <rmw_wait+0x11a>
 8015876:	ee07 5a90 	vmov	s15, r5
 801587a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 801587e:	ee07 3a90 	vmov	s15, r3
 8015882:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8015886:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801588a:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 801588e:	ee17 5a90 	vmov	r5, s15
 8015892:	68a0      	ldr	r0, [r4, #8]
 8015894:	f500 5380 	add.w	r3, r0, #4096	@ 0x1000
 8015898:	f893 35a4 	ldrb.w	r3, [r3, #1444]	@ 0x5a4
 801589c:	2b00      	cmp	r3, #0
 801589e:	f040 808a 	bne.w	80159b6 <rmw_wait+0x23e>
 80158a2:	6864      	ldr	r4, [r4, #4]
 80158a4:	2c00      	cmp	r4, #0
 80158a6:	d1f4      	bne.n	8015892 <rmw_wait+0x11a>
 80158a8:	f1b9 0f00 	cmp.w	r9, #0
 80158ac:	f000 80c3 	beq.w	8015a36 <rmw_wait+0x2be>
 80158b0:	f8d9 5000 	ldr.w	r5, [r9]
 80158b4:	b185      	cbz	r5, 80158d8 <rmw_wait+0x160>
 80158b6:	2400      	movs	r4, #0
 80158b8:	4625      	mov	r5, r4
 80158ba:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80158be:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80158c2:	f7f7 f98d 	bl	800cbe0 <rmw_uxrce_find_static_input_buffer_by_owner>
 80158c6:	2800      	cmp	r0, #0
 80158c8:	d06d      	beq.n	80159a6 <rmw_wait+0x22e>
 80158ca:	f8d9 3000 	ldr.w	r3, [r9]
 80158ce:	3401      	adds	r4, #1
 80158d0:	42a3      	cmp	r3, r4
 80158d2:	f04f 0501 	mov.w	r5, #1
 80158d6:	d8f0      	bhi.n	80158ba <rmw_wait+0x142>
 80158d8:	f1b8 0f00 	cmp.w	r8, #0
 80158dc:	d012      	beq.n	8015904 <rmw_wait+0x18c>
 80158de:	f8d8 1000 	ldr.w	r1, [r8]
 80158e2:	2400      	movs	r4, #0
 80158e4:	b171      	cbz	r1, 8015904 <rmw_wait+0x18c>
 80158e6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80158ea:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80158ee:	f7f7 f977 	bl	800cbe0 <rmw_uxrce_find_static_input_buffer_by_owner>
 80158f2:	2800      	cmp	r0, #0
 80158f4:	d047      	beq.n	8015986 <rmw_wait+0x20e>
 80158f6:	f8d8 3000 	ldr.w	r3, [r8]
 80158fa:	3401      	adds	r4, #1
 80158fc:	42a3      	cmp	r3, r4
 80158fe:	f04f 0501 	mov.w	r5, #1
 8015902:	d8f0      	bhi.n	80158e6 <rmw_wait+0x16e>
 8015904:	b17f      	cbz	r7, 8015926 <rmw_wait+0x1ae>
 8015906:	683b      	ldr	r3, [r7, #0]
 8015908:	2400      	movs	r4, #0
 801590a:	b163      	cbz	r3, 8015926 <rmw_wait+0x1ae>
 801590c:	687b      	ldr	r3, [r7, #4]
 801590e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8015912:	f7f7 f965 	bl	800cbe0 <rmw_uxrce_find_static_input_buffer_by_owner>
 8015916:	2800      	cmp	r0, #0
 8015918:	d03d      	beq.n	8015996 <rmw_wait+0x21e>
 801591a:	683b      	ldr	r3, [r7, #0]
 801591c:	3401      	adds	r4, #1
 801591e:	42a3      	cmp	r3, r4
 8015920:	f04f 0501 	mov.w	r5, #1
 8015924:	d8f2      	bhi.n	801590c <rmw_wait+0x194>
 8015926:	b1a6      	cbz	r6, 8015952 <rmw_wait+0x1da>
 8015928:	6834      	ldr	r4, [r6, #0]
 801592a:	b194      	cbz	r4, 8015952 <rmw_wait+0x1da>
 801592c:	2300      	movs	r3, #0
 801592e:	461f      	mov	r7, r3
 8015930:	e004      	b.n	801593c <rmw_wait+0x1c4>
 8015932:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8015936:	3301      	adds	r3, #1
 8015938:	429c      	cmp	r4, r3
 801593a:	d00a      	beq.n	8015952 <rmw_wait+0x1da>
 801593c:	6870      	ldr	r0, [r6, #4]
 801593e:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 8015942:	7c0a      	ldrb	r2, [r1, #16]
 8015944:	2a00      	cmp	r2, #0
 8015946:	d0f4      	beq.n	8015932 <rmw_wait+0x1ba>
 8015948:	3301      	adds	r3, #1
 801594a:	429c      	cmp	r4, r3
 801594c:	740f      	strb	r7, [r1, #16]
 801594e:	4615      	mov	r5, r2
 8015950:	d1f4      	bne.n	801593c <rmw_wait+0x1c4>
 8015952:	f085 0001 	eor.w	r0, r5, #1
 8015956:	0040      	lsls	r0, r0, #1
 8015958:	b009      	add	sp, #36	@ 0x24
 801595a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801595e:	68a0      	ldr	r0, [r4, #8]
 8015960:	2100      	movs	r1, #0
 8015962:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8015966:	f7f9 f921 	bl	800ebac <uxr_run_session_timeout>
 801596a:	6864      	ldr	r4, [r4, #4]
 801596c:	2c00      	cmp	r4, #0
 801596e:	d1f6      	bne.n	801595e <rmw_wait+0x1e6>
 8015970:	e79a      	b.n	80158a8 <rmw_wait+0x130>
 8015972:	f7f7 f95d 	bl	800cc30 <rmw_uxrce_clean_expired_static_input_buffer>
 8015976:	4b3e      	ldr	r3, [pc, #248]	@ (8015a70 <rmw_wait+0x2f8>)
 8015978:	681c      	ldr	r4, [r3, #0]
 801597a:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 801597e:	2c00      	cmp	r4, #0
 8015980:	f47f af1d 	bne.w	80157be <rmw_wait+0x46>
 8015984:	e728      	b.n	80157d8 <rmw_wait+0x60>
 8015986:	e9d8 3200 	ldrd	r3, r2, [r8]
 801598a:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 801598e:	3401      	adds	r4, #1
 8015990:	429c      	cmp	r4, r3
 8015992:	d3a8      	bcc.n	80158e6 <rmw_wait+0x16e>
 8015994:	e7b6      	b.n	8015904 <rmw_wait+0x18c>
 8015996:	e9d7 3200 	ldrd	r3, r2, [r7]
 801599a:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 801599e:	3401      	adds	r4, #1
 80159a0:	42a3      	cmp	r3, r4
 80159a2:	d8b3      	bhi.n	801590c <rmw_wait+0x194>
 80159a4:	e7bf      	b.n	8015926 <rmw_wait+0x1ae>
 80159a6:	e9d9 3200 	ldrd	r3, r2, [r9]
 80159aa:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 80159ae:	3401      	adds	r4, #1
 80159b0:	42a3      	cmp	r3, r4
 80159b2:	d882      	bhi.n	80158ba <rmw_wait+0x142>
 80159b4:	e790      	b.n	80158d8 <rmw_wait+0x160>
 80159b6:	4629      	mov	r1, r5
 80159b8:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80159bc:	f7f9 f910 	bl	800ebe0 <uxr_run_session_until_data>
 80159c0:	6864      	ldr	r4, [r4, #4]
 80159c2:	2c00      	cmp	r4, #0
 80159c4:	f47f af65 	bne.w	8015892 <rmw_wait+0x11a>
 80159c8:	e76e      	b.n	80158a8 <rmw_wait+0x130>
 80159ca:	b1f3      	cbz	r3, 8015a0a <rmw_wait+0x292>
 80159cc:	2c00      	cmp	r4, #0
 80159ce:	f47f aee1 	bne.w	8015794 <rmw_wait+0x1c>
 80159d2:	f7f7 f92d 	bl	800cc30 <rmw_uxrce_clean_expired_static_input_buffer>
 80159d6:	4b26      	ldr	r3, [pc, #152]	@ (8015a70 <rmw_wait+0x2f8>)
 80159d8:	681c      	ldr	r4, [r3, #0]
 80159da:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80159de:	2c00      	cmp	r4, #0
 80159e0:	f47f aeed 	bne.w	80157be <rmw_wait+0x46>
 80159e4:	e70a      	b.n	80157fc <rmw_wait+0x84>
 80159e6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80159ea:	f7fe fd9d 	bl	8014528 <rmw_time_total_nsec>
 80159ee:	4a21      	ldr	r2, [pc, #132]	@ (8015a74 <rmw_wait+0x2fc>)
 80159f0:	2300      	movs	r3, #0
 80159f2:	f7eb f991 	bl	8000d18 <__aeabi_uldivmod>
 80159f6:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 80159fa:	f171 0100 	sbcs.w	r1, r1, #0
 80159fe:	4605      	mov	r5, r0
 8015a00:	f6ff aed8 	blt.w	80157b4 <rmw_wait+0x3c>
 8015a04:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 8015a08:	e6d4      	b.n	80157b4 <rmw_wait+0x3c>
 8015a0a:	2800      	cmp	r0, #0
 8015a0c:	d1de      	bne.n	80159cc <rmw_wait+0x254>
 8015a0e:	2900      	cmp	r1, #0
 8015a10:	d1dc      	bne.n	80159cc <rmw_wait+0x254>
 8015a12:	4608      	mov	r0, r1
 8015a14:	e7a0      	b.n	8015958 <rmw_wait+0x1e0>
 8015a16:	2f00      	cmp	r7, #0
 8015a18:	f47f af0b 	bne.w	8015832 <rmw_wait+0xba>
 8015a1c:	2c00      	cmp	r4, #0
 8015a1e:	f47f af1a 	bne.w	8015856 <rmw_wait+0xde>
 8015a22:	f1b9 0f00 	cmp.w	r9, #0
 8015a26:	d027      	beq.n	8015a78 <rmw_wait+0x300>
 8015a28:	f8d9 3000 	ldr.w	r3, [r9]
 8015a2c:	4625      	mov	r5, r4
 8015a2e:	2b00      	cmp	r3, #0
 8015a30:	f47f af41 	bne.w	80158b6 <rmw_wait+0x13e>
 8015a34:	e777      	b.n	8015926 <rmw_wait+0x1ae>
 8015a36:	464d      	mov	r5, r9
 8015a38:	e74e      	b.n	80158d8 <rmw_wait+0x160>
 8015a3a:	2f00      	cmp	r7, #0
 8015a3c:	f47f aef9 	bne.w	8015832 <rmw_wait+0xba>
 8015a40:	2c00      	cmp	r4, #0
 8015a42:	f47f af08 	bne.w	8015856 <rmw_wait+0xde>
 8015a46:	f1b9 0f00 	cmp.w	r9, #0
 8015a4a:	d015      	beq.n	8015a78 <rmw_wait+0x300>
 8015a4c:	f8d9 3000 	ldr.w	r3, [r9]
 8015a50:	2b00      	cmp	r3, #0
 8015a52:	f47f af30 	bne.w	80158b6 <rmw_wait+0x13e>
 8015a56:	2500      	movs	r5, #0
 8015a58:	e743      	b.n	80158e2 <rmw_wait+0x16a>
 8015a5a:	2c00      	cmp	r4, #0
 8015a5c:	f47f aefb 	bne.w	8015856 <rmw_wait+0xde>
 8015a60:	f1b9 0f00 	cmp.w	r9, #0
 8015a64:	f47f af24 	bne.w	80158b0 <rmw_wait+0x138>
 8015a68:	e7f5      	b.n	8015a56 <rmw_wait+0x2de>
 8015a6a:	bf00      	nop
 8015a6c:	0801c158 	.word	0x0801c158
 8015a70:	20010be0 	.word	0x20010be0
 8015a74:	000f4240 	.word	0x000f4240
 8015a78:	464d      	mov	r5, r9
 8015a7a:	e754      	b.n	8015926 <rmw_wait+0x1ae>

08015a7c <rmw_create_wait_set>:
 8015a7c:	b508      	push	{r3, lr}
 8015a7e:	4803      	ldr	r0, [pc, #12]	@ (8015a8c <rmw_create_wait_set+0x10>)
 8015a80:	f7fe fec8 	bl	8014814 <get_memory>
 8015a84:	b108      	cbz	r0, 8015a8a <rmw_create_wait_set+0xe>
 8015a86:	6880      	ldr	r0, [r0, #8]
 8015a88:	3010      	adds	r0, #16
 8015a8a:	bd08      	pop	{r3, pc}
 8015a8c:	2000c39c 	.word	0x2000c39c

08015a90 <rmw_destroy_wait_set>:
 8015a90:	b508      	push	{r3, lr}
 8015a92:	4b08      	ldr	r3, [pc, #32]	@ (8015ab4 <rmw_destroy_wait_set+0x24>)
 8015a94:	6819      	ldr	r1, [r3, #0]
 8015a96:	b911      	cbnz	r1, 8015a9e <rmw_destroy_wait_set+0xe>
 8015a98:	e00a      	b.n	8015ab0 <rmw_destroy_wait_set+0x20>
 8015a9a:	6849      	ldr	r1, [r1, #4]
 8015a9c:	b141      	cbz	r1, 8015ab0 <rmw_destroy_wait_set+0x20>
 8015a9e:	688b      	ldr	r3, [r1, #8]
 8015aa0:	3310      	adds	r3, #16
 8015aa2:	4298      	cmp	r0, r3
 8015aa4:	d1f9      	bne.n	8015a9a <rmw_destroy_wait_set+0xa>
 8015aa6:	4803      	ldr	r0, [pc, #12]	@ (8015ab4 <rmw_destroy_wait_set+0x24>)
 8015aa8:	f7fe fec4 	bl	8014834 <put_memory>
 8015aac:	2000      	movs	r0, #0
 8015aae:	bd08      	pop	{r3, pc}
 8015ab0:	2001      	movs	r0, #1
 8015ab2:	bd08      	pop	{r3, pc}
 8015ab4:	2000c39c 	.word	0x2000c39c

08015ab8 <rosidl_runtime_c__String__init>:
 8015ab8:	b1b0      	cbz	r0, 8015ae8 <rosidl_runtime_c__String__init+0x30>
 8015aba:	b510      	push	{r4, lr}
 8015abc:	b086      	sub	sp, #24
 8015abe:	4604      	mov	r4, r0
 8015ac0:	a801      	add	r0, sp, #4
 8015ac2:	f7f6 fbb1 	bl	800c228 <rcutils_get_default_allocator>
 8015ac6:	9b01      	ldr	r3, [sp, #4]
 8015ac8:	9905      	ldr	r1, [sp, #20]
 8015aca:	2001      	movs	r0, #1
 8015acc:	4798      	blx	r3
 8015ace:	6020      	str	r0, [r4, #0]
 8015ad0:	b138      	cbz	r0, 8015ae2 <rosidl_runtime_c__String__init+0x2a>
 8015ad2:	2200      	movs	r2, #0
 8015ad4:	2301      	movs	r3, #1
 8015ad6:	7002      	strb	r2, [r0, #0]
 8015ad8:	4618      	mov	r0, r3
 8015ada:	e9c4 2301 	strd	r2, r3, [r4, #4]
 8015ade:	b006      	add	sp, #24
 8015ae0:	bd10      	pop	{r4, pc}
 8015ae2:	2000      	movs	r0, #0
 8015ae4:	b006      	add	sp, #24
 8015ae6:	bd10      	pop	{r4, pc}
 8015ae8:	2000      	movs	r0, #0
 8015aea:	4770      	bx	lr

08015aec <rosidl_runtime_c__String__fini>:
 8015aec:	b320      	cbz	r0, 8015b38 <rosidl_runtime_c__String__fini+0x4c>
 8015aee:	b510      	push	{r4, lr}
 8015af0:	6803      	ldr	r3, [r0, #0]
 8015af2:	b086      	sub	sp, #24
 8015af4:	4604      	mov	r4, r0
 8015af6:	b173      	cbz	r3, 8015b16 <rosidl_runtime_c__String__fini+0x2a>
 8015af8:	6883      	ldr	r3, [r0, #8]
 8015afa:	b1f3      	cbz	r3, 8015b3a <rosidl_runtime_c__String__fini+0x4e>
 8015afc:	a801      	add	r0, sp, #4
 8015afe:	f7f6 fb93 	bl	800c228 <rcutils_get_default_allocator>
 8015b02:	9b02      	ldr	r3, [sp, #8]
 8015b04:	9905      	ldr	r1, [sp, #20]
 8015b06:	6820      	ldr	r0, [r4, #0]
 8015b08:	4798      	blx	r3
 8015b0a:	2300      	movs	r3, #0
 8015b0c:	e9c4 3300 	strd	r3, r3, [r4]
 8015b10:	60a3      	str	r3, [r4, #8]
 8015b12:	b006      	add	sp, #24
 8015b14:	bd10      	pop	{r4, pc}
 8015b16:	6843      	ldr	r3, [r0, #4]
 8015b18:	b9db      	cbnz	r3, 8015b52 <rosidl_runtime_c__String__fini+0x66>
 8015b1a:	6883      	ldr	r3, [r0, #8]
 8015b1c:	2b00      	cmp	r3, #0
 8015b1e:	d0f8      	beq.n	8015b12 <rosidl_runtime_c__String__fini+0x26>
 8015b20:	4b12      	ldr	r3, [pc, #72]	@ (8015b6c <rosidl_runtime_c__String__fini+0x80>)
 8015b22:	4813      	ldr	r0, [pc, #76]	@ (8015b70 <rosidl_runtime_c__String__fini+0x84>)
 8015b24:	681b      	ldr	r3, [r3, #0]
 8015b26:	2251      	movs	r2, #81	@ 0x51
 8015b28:	68db      	ldr	r3, [r3, #12]
 8015b2a:	2101      	movs	r1, #1
 8015b2c:	f003 fd3a 	bl	80195a4 <fwrite>
 8015b30:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015b34:	f003 f9f6 	bl	8018f24 <exit>
 8015b38:	4770      	bx	lr
 8015b3a:	4b0c      	ldr	r3, [pc, #48]	@ (8015b6c <rosidl_runtime_c__String__fini+0x80>)
 8015b3c:	480d      	ldr	r0, [pc, #52]	@ (8015b74 <rosidl_runtime_c__String__fini+0x88>)
 8015b3e:	681b      	ldr	r3, [r3, #0]
 8015b40:	224c      	movs	r2, #76	@ 0x4c
 8015b42:	68db      	ldr	r3, [r3, #12]
 8015b44:	2101      	movs	r1, #1
 8015b46:	f003 fd2d 	bl	80195a4 <fwrite>
 8015b4a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015b4e:	f003 f9e9 	bl	8018f24 <exit>
 8015b52:	4b06      	ldr	r3, [pc, #24]	@ (8015b6c <rosidl_runtime_c__String__fini+0x80>)
 8015b54:	4808      	ldr	r0, [pc, #32]	@ (8015b78 <rosidl_runtime_c__String__fini+0x8c>)
 8015b56:	681b      	ldr	r3, [r3, #0]
 8015b58:	224e      	movs	r2, #78	@ 0x4e
 8015b5a:	68db      	ldr	r3, [r3, #12]
 8015b5c:	2101      	movs	r1, #1
 8015b5e:	f003 fd21 	bl	80195a4 <fwrite>
 8015b62:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015b66:	f003 f9dd 	bl	8018f24 <exit>
 8015b6a:	bf00      	nop
 8015b6c:	20002e40 	.word	0x20002e40
 8015b70:	0801ca28 	.word	0x0801ca28
 8015b74:	0801c988 	.word	0x0801c988
 8015b78:	0801c9d8 	.word	0x0801c9d8

08015b7c <std_msgs__msg__Header__get_type_hash>:
 8015b7c:	4800      	ldr	r0, [pc, #0]	@ (8015b80 <std_msgs__msg__Header__get_type_hash+0x4>)
 8015b7e:	4770      	bx	lr
 8015b80:	200011d4 	.word	0x200011d4

08015b84 <std_msgs__msg__Header__get_type_description>:
 8015b84:	b510      	push	{r4, lr}
 8015b86:	4c08      	ldr	r4, [pc, #32]	@ (8015ba8 <std_msgs__msg__Header__get_type_description+0x24>)
 8015b88:	7820      	ldrb	r0, [r4, #0]
 8015b8a:	b108      	cbz	r0, 8015b90 <std_msgs__msg__Header__get_type_description+0xc>
 8015b8c:	4807      	ldr	r0, [pc, #28]	@ (8015bac <std_msgs__msg__Header__get_type_description+0x28>)
 8015b8e:	bd10      	pop	{r4, pc}
 8015b90:	f000 f93c 	bl	8015e0c <builtin_interfaces__msg__Time__get_type_description>
 8015b94:	300c      	adds	r0, #12
 8015b96:	c807      	ldmia	r0, {r0, r1, r2}
 8015b98:	4b05      	ldr	r3, [pc, #20]	@ (8015bb0 <std_msgs__msg__Header__get_type_description+0x2c>)
 8015b9a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8015b9e:	2301      	movs	r3, #1
 8015ba0:	4802      	ldr	r0, [pc, #8]	@ (8015bac <std_msgs__msg__Header__get_type_description+0x28>)
 8015ba2:	7023      	strb	r3, [r4, #0]
 8015ba4:	bd10      	pop	{r4, pc}
 8015ba6:	bf00      	nop
 8015ba8:	20010f11 	.word	0x20010f11
 8015bac:	0801d310 	.word	0x0801d310
 8015bb0:	2000134c 	.word	0x2000134c

08015bb4 <std_msgs__msg__Header__get_individual_type_description_source>:
 8015bb4:	4800      	ldr	r0, [pc, #0]	@ (8015bb8 <std_msgs__msg__Header__get_individual_type_description_source+0x4>)
 8015bb6:	4770      	bx	lr
 8015bb8:	0801d2ec 	.word	0x0801d2ec

08015bbc <std_msgs__msg__Header__get_type_description_sources>:
 8015bbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015bbe:	4e0f      	ldr	r6, [pc, #60]	@ (8015bfc <std_msgs__msg__Header__get_type_description_sources+0x40>)
 8015bc0:	7837      	ldrb	r7, [r6, #0]
 8015bc2:	b10f      	cbz	r7, 8015bc8 <std_msgs__msg__Header__get_type_description_sources+0xc>
 8015bc4:	480e      	ldr	r0, [pc, #56]	@ (8015c00 <std_msgs__msg__Header__get_type_description_sources+0x44>)
 8015bc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015bc8:	4d0e      	ldr	r5, [pc, #56]	@ (8015c04 <std_msgs__msg__Header__get_type_description_sources+0x48>)
 8015bca:	4c0f      	ldr	r4, [pc, #60]	@ (8015c08 <std_msgs__msg__Header__get_type_description_sources+0x4c>)
 8015bcc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015bce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015bd0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015bd2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015bd4:	682b      	ldr	r3, [r5, #0]
 8015bd6:	f844 3b04 	str.w	r3, [r4], #4
 8015bda:	4638      	mov	r0, r7
 8015bdc:	f000 f922 	bl	8015e24 <builtin_interfaces__msg__Time__get_individual_type_description_source>
 8015be0:	2301      	movs	r3, #1
 8015be2:	4684      	mov	ip, r0
 8015be4:	7033      	strb	r3, [r6, #0]
 8015be6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015bea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015bec:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015bf0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015bf2:	f8dc 3000 	ldr.w	r3, [ip]
 8015bf6:	4802      	ldr	r0, [pc, #8]	@ (8015c00 <std_msgs__msg__Header__get_type_description_sources+0x44>)
 8015bf8:	6023      	str	r3, [r4, #0]
 8015bfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015bfc:	20010f10 	.word	0x20010f10
 8015c00:	0801d2e0 	.word	0x0801d2e0
 8015c04:	0801d2ec 	.word	0x0801d2ec
 8015c08:	20010ec8 	.word	0x20010ec8

08015c0c <std_msgs__msg__Header__init>:
 8015c0c:	b1d8      	cbz	r0, 8015c46 <std_msgs__msg__Header__init+0x3a>
 8015c0e:	b538      	push	{r3, r4, r5, lr}
 8015c10:	4604      	mov	r4, r0
 8015c12:	f000 f927 	bl	8015e64 <builtin_interfaces__msg__Time__init>
 8015c16:	b130      	cbz	r0, 8015c26 <std_msgs__msg__Header__init+0x1a>
 8015c18:	f104 0508 	add.w	r5, r4, #8
 8015c1c:	4628      	mov	r0, r5
 8015c1e:	f7ff ff4b 	bl	8015ab8 <rosidl_runtime_c__String__init>
 8015c22:	b148      	cbz	r0, 8015c38 <std_msgs__msg__Header__init+0x2c>
 8015c24:	bd38      	pop	{r3, r4, r5, pc}
 8015c26:	4620      	mov	r0, r4
 8015c28:	f000 f920 	bl	8015e6c <builtin_interfaces__msg__Time__fini>
 8015c2c:	f104 0008 	add.w	r0, r4, #8
 8015c30:	f7ff ff5c 	bl	8015aec <rosidl_runtime_c__String__fini>
 8015c34:	2000      	movs	r0, #0
 8015c36:	bd38      	pop	{r3, r4, r5, pc}
 8015c38:	4620      	mov	r0, r4
 8015c3a:	f000 f917 	bl	8015e6c <builtin_interfaces__msg__Time__fini>
 8015c3e:	4628      	mov	r0, r5
 8015c40:	f7ff ff54 	bl	8015aec <rosidl_runtime_c__String__fini>
 8015c44:	e7f6      	b.n	8015c34 <std_msgs__msg__Header__init+0x28>
 8015c46:	2000      	movs	r0, #0
 8015c48:	4770      	bx	lr
 8015c4a:	bf00      	nop

08015c4c <std_msgs__msg__Header__fini>:
 8015c4c:	b148      	cbz	r0, 8015c62 <std_msgs__msg__Header__fini+0x16>
 8015c4e:	b510      	push	{r4, lr}
 8015c50:	4604      	mov	r4, r0
 8015c52:	f000 f90b 	bl	8015e6c <builtin_interfaces__msg__Time__fini>
 8015c56:	f104 0008 	add.w	r0, r4, #8
 8015c5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015c5e:	f7ff bf45 	b.w	8015aec <rosidl_runtime_c__String__fini>
 8015c62:	4770      	bx	lr

08015c64 <tf2_msgs__msg__TFMessage__get_type_hash>:
 8015c64:	4800      	ldr	r0, [pc, #0]	@ (8015c68 <tf2_msgs__msg__TFMessage__get_type_hash+0x4>)
 8015c66:	4770      	bx	lr
 8015c68:	2000142c 	.word	0x2000142c

08015c6c <tf2_msgs__msg__TFMessage__get_type_description>:
 8015c6c:	b570      	push	{r4, r5, r6, lr}
 8015c6e:	4e1e      	ldr	r6, [pc, #120]	@ (8015ce8 <tf2_msgs__msg__TFMessage__get_type_description+0x7c>)
 8015c70:	7835      	ldrb	r5, [r6, #0]
 8015c72:	b10d      	cbz	r5, 8015c78 <tf2_msgs__msg__TFMessage__get_type_description+0xc>
 8015c74:	481d      	ldr	r0, [pc, #116]	@ (8015cec <tf2_msgs__msg__TFMessage__get_type_description+0x80>)
 8015c76:	bd70      	pop	{r4, r5, r6, pc}
 8015c78:	4628      	mov	r0, r5
 8015c7a:	f000 f8c7 	bl	8015e0c <builtin_interfaces__msg__Time__get_type_description>
 8015c7e:	300c      	adds	r0, #12
 8015c80:	c807      	ldmia	r0, {r0, r1, r2}
 8015c82:	4c1b      	ldr	r4, [pc, #108]	@ (8015cf0 <tf2_msgs__msg__TFMessage__get_type_description+0x84>)
 8015c84:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8015c88:	4628      	mov	r0, r5
 8015c8a:	f000 fa0f 	bl	80160ac <geometry_msgs__msg__Quaternion__get_type_description>
 8015c8e:	300c      	adds	r0, #12
 8015c90:	c807      	ldmia	r0, {r0, r1, r2}
 8015c92:	f104 0318 	add.w	r3, r4, #24
 8015c96:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8015c9a:	4628      	mov	r0, r5
 8015c9c:	f000 fa36 	bl	801610c <geometry_msgs__msg__Transform__get_type_description>
 8015ca0:	300c      	adds	r0, #12
 8015ca2:	c807      	ldmia	r0, {r0, r1, r2}
 8015ca4:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 8015ca8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8015cac:	4628      	mov	r0, r5
 8015cae:	f000 fab9 	bl	8016224 <geometry_msgs__msg__TransformStamped__get_type_description>
 8015cb2:	300c      	adds	r0, #12
 8015cb4:	c807      	ldmia	r0, {r0, r1, r2}
 8015cb6:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 8015cba:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8015cbe:	4628      	mov	r0, r5
 8015cc0:	f7f7 fca4 	bl	800d60c <geometry_msgs__msg__Vector3__get_type_description>
 8015cc4:	300c      	adds	r0, #12
 8015cc6:	c807      	ldmia	r0, {r0, r1, r2}
 8015cc8:	f104 0360 	add.w	r3, r4, #96	@ 0x60
 8015ccc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8015cd0:	4628      	mov	r0, r5
 8015cd2:	f7ff ff57 	bl	8015b84 <std_msgs__msg__Header__get_type_description>
 8015cd6:	300c      	adds	r0, #12
 8015cd8:	c807      	ldmia	r0, {r0, r1, r2}
 8015cda:	3478      	adds	r4, #120	@ 0x78
 8015cdc:	2301      	movs	r3, #1
 8015cde:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8015ce2:	7033      	strb	r3, [r6, #0]
 8015ce4:	4801      	ldr	r0, [pc, #4]	@ (8015cec <tf2_msgs__msg__TFMessage__get_type_description+0x80>)
 8015ce6:	bd70      	pop	{r4, r5, r6, pc}
 8015ce8:	20011011 	.word	0x20011011
 8015cec:	0801d364 	.word	0x0801d364
 8015cf0:	2000148c 	.word	0x2000148c

08015cf4 <tf2_msgs__msg__TFMessage__get_type_description_sources>:
 8015cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015cf6:	4d35      	ldr	r5, [pc, #212]	@ (8015dcc <tf2_msgs__msg__TFMessage__get_type_description_sources+0xd8>)
 8015cf8:	782e      	ldrb	r6, [r5, #0]
 8015cfa:	b10e      	cbz	r6, 8015d00 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xc>
 8015cfc:	4834      	ldr	r0, [pc, #208]	@ (8015dd0 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xdc>)
 8015cfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015d00:	4f34      	ldr	r7, [pc, #208]	@ (8015dd4 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xe0>)
 8015d02:	4c35      	ldr	r4, [pc, #212]	@ (8015dd8 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xe4>)
 8015d04:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8015d06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015d08:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8015d0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015d0c:	683b      	ldr	r3, [r7, #0]
 8015d0e:	4627      	mov	r7, r4
 8015d10:	4630      	mov	r0, r6
 8015d12:	f847 3b04 	str.w	r3, [r7], #4
 8015d16:	f000 f885 	bl	8015e24 <builtin_interfaces__msg__Time__get_individual_type_description_source>
 8015d1a:	4684      	mov	ip, r0
 8015d1c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015d20:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015d22:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015d26:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015d28:	4630      	mov	r0, r6
 8015d2a:	f8dc 3000 	ldr.w	r3, [ip]
 8015d2e:	603b      	str	r3, [r7, #0]
 8015d30:	f000 f9c8 	bl	80160c4 <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8015d34:	4684      	mov	ip, r0
 8015d36:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015d3a:	f104 0728 	add.w	r7, r4, #40	@ 0x28
 8015d3e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015d40:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015d44:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015d46:	4630      	mov	r0, r6
 8015d48:	f8dc 3000 	ldr.w	r3, [ip]
 8015d4c:	603b      	str	r3, [r7, #0]
 8015d4e:	f000 f9fd 	bl	801614c <geometry_msgs__msg__Transform__get_individual_type_description_source>
 8015d52:	4684      	mov	ip, r0
 8015d54:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015d58:	f104 074c 	add.w	r7, r4, #76	@ 0x4c
 8015d5c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015d5e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015d62:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015d64:	4630      	mov	r0, r6
 8015d66:	f8dc 3000 	ldr.w	r3, [ip]
 8015d6a:	603b      	str	r3, [r7, #0]
 8015d6c:	f000 fa96 	bl	801629c <geometry_msgs__msg__TransformStamped__get_individual_type_description_source>
 8015d70:	4684      	mov	ip, r0
 8015d72:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015d76:	f104 0770 	add.w	r7, r4, #112	@ 0x70
 8015d7a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015d7c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015d80:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015d82:	4630      	mov	r0, r6
 8015d84:	f8dc 3000 	ldr.w	r3, [ip]
 8015d88:	603b      	str	r3, [r7, #0]
 8015d8a:	f7f7 fc4b 	bl	800d624 <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8015d8e:	4684      	mov	ip, r0
 8015d90:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015d94:	f104 0794 	add.w	r7, r4, #148	@ 0x94
 8015d98:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015d9a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015d9e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015da0:	4630      	mov	r0, r6
 8015da2:	f8dc 3000 	ldr.w	r3, [ip]
 8015da6:	603b      	str	r3, [r7, #0]
 8015da8:	f7ff ff04 	bl	8015bb4 <std_msgs__msg__Header__get_individual_type_description_source>
 8015dac:	2301      	movs	r3, #1
 8015dae:	4684      	mov	ip, r0
 8015db0:	702b      	strb	r3, [r5, #0]
 8015db2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015db6:	34b8      	adds	r4, #184	@ 0xb8
 8015db8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015dba:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015dbe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015dc0:	f8dc 3000 	ldr.w	r3, [ip]
 8015dc4:	4802      	ldr	r0, [pc, #8]	@ (8015dd0 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xdc>)
 8015dc6:	6023      	str	r3, [r4, #0]
 8015dc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015dca:	bf00      	nop
 8015dcc:	20011010 	.word	0x20011010
 8015dd0:	0801d334 	.word	0x0801d334
 8015dd4:	0801d340 	.word	0x0801d340
 8015dd8:	20010f14 	.word	0x20010f14

08015ddc <tf2_msgs__msg__TFMessage__init>:
 8015ddc:	b158      	cbz	r0, 8015df6 <tf2_msgs__msg__TFMessage__init+0x1a>
 8015dde:	b510      	push	{r4, lr}
 8015de0:	2100      	movs	r1, #0
 8015de2:	4604      	mov	r4, r0
 8015de4:	f7f7 faf2 	bl	800d3cc <geometry_msgs__msg__TransformStamped__Sequence__init>
 8015de8:	b100      	cbz	r0, 8015dec <tf2_msgs__msg__TFMessage__init+0x10>
 8015dea:	bd10      	pop	{r4, pc}
 8015dec:	4620      	mov	r0, r4
 8015dee:	f7f7 fb65 	bl	800d4bc <geometry_msgs__msg__TransformStamped__Sequence__fini>
 8015df2:	2000      	movs	r0, #0
 8015df4:	bd10      	pop	{r4, pc}
 8015df6:	2000      	movs	r0, #0
 8015df8:	4770      	bx	lr
 8015dfa:	bf00      	nop

08015dfc <tf2_msgs__msg__TFMessage__fini>:
 8015dfc:	b108      	cbz	r0, 8015e02 <tf2_msgs__msg__TFMessage__fini+0x6>
 8015dfe:	f7f7 bb5d 	b.w	800d4bc <geometry_msgs__msg__TransformStamped__Sequence__fini>
 8015e02:	4770      	bx	lr

08015e04 <builtin_interfaces__msg__Time__get_type_hash>:
 8015e04:	4800      	ldr	r0, [pc, #0]	@ (8015e08 <builtin_interfaces__msg__Time__get_type_hash+0x4>)
 8015e06:	4770      	bx	lr
 8015e08:	20001628 	.word	0x20001628

08015e0c <builtin_interfaces__msg__Time__get_type_description>:
 8015e0c:	4b03      	ldr	r3, [pc, #12]	@ (8015e1c <builtin_interfaces__msg__Time__get_type_description+0x10>)
 8015e0e:	781a      	ldrb	r2, [r3, #0]
 8015e10:	b90a      	cbnz	r2, 8015e16 <builtin_interfaces__msg__Time__get_type_description+0xa>
 8015e12:	2201      	movs	r2, #1
 8015e14:	701a      	strb	r2, [r3, #0]
 8015e16:	4802      	ldr	r0, [pc, #8]	@ (8015e20 <builtin_interfaces__msg__Time__get_type_description+0x14>)
 8015e18:	4770      	bx	lr
 8015e1a:	bf00      	nop
 8015e1c:	20011039 	.word	0x20011039
 8015e20:	0801d3b8 	.word	0x0801d3b8

08015e24 <builtin_interfaces__msg__Time__get_individual_type_description_source>:
 8015e24:	4800      	ldr	r0, [pc, #0]	@ (8015e28 <builtin_interfaces__msg__Time__get_individual_type_description_source+0x4>)
 8015e26:	4770      	bx	lr
 8015e28:	0801d394 	.word	0x0801d394

08015e2c <builtin_interfaces__msg__Time__get_type_description_sources>:
 8015e2c:	4b09      	ldr	r3, [pc, #36]	@ (8015e54 <builtin_interfaces__msg__Time__get_type_description_sources+0x28>)
 8015e2e:	781a      	ldrb	r2, [r3, #0]
 8015e30:	b96a      	cbnz	r2, 8015e4e <builtin_interfaces__msg__Time__get_type_description_sources+0x22>
 8015e32:	b430      	push	{r4, r5}
 8015e34:	4d08      	ldr	r5, [pc, #32]	@ (8015e58 <builtin_interfaces__msg__Time__get_type_description_sources+0x2c>)
 8015e36:	4c09      	ldr	r4, [pc, #36]	@ (8015e5c <builtin_interfaces__msg__Time__get_type_description_sources+0x30>)
 8015e38:	2201      	movs	r2, #1
 8015e3a:	701a      	strb	r2, [r3, #0]
 8015e3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015e3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015e40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015e42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015e44:	682b      	ldr	r3, [r5, #0]
 8015e46:	4806      	ldr	r0, [pc, #24]	@ (8015e60 <builtin_interfaces__msg__Time__get_type_description_sources+0x34>)
 8015e48:	6023      	str	r3, [r4, #0]
 8015e4a:	bc30      	pop	{r4, r5}
 8015e4c:	4770      	bx	lr
 8015e4e:	4804      	ldr	r0, [pc, #16]	@ (8015e60 <builtin_interfaces__msg__Time__get_type_description_sources+0x34>)
 8015e50:	4770      	bx	lr
 8015e52:	bf00      	nop
 8015e54:	20011038 	.word	0x20011038
 8015e58:	0801d394 	.word	0x0801d394
 8015e5c:	20011014 	.word	0x20011014
 8015e60:	0801d388 	.word	0x0801d388

08015e64 <builtin_interfaces__msg__Time__init>:
 8015e64:	3800      	subs	r0, #0
 8015e66:	bf18      	it	ne
 8015e68:	2001      	movne	r0, #1
 8015e6a:	4770      	bx	lr

08015e6c <builtin_interfaces__msg__Time__fini>:
 8015e6c:	4770      	bx	lr
 8015e6e:	bf00      	nop

08015e70 <geometry_msgs__msg__Point__get_type_hash>:
 8015e70:	4800      	ldr	r0, [pc, #0]	@ (8015e74 <geometry_msgs__msg__Point__get_type_hash+0x4>)
 8015e72:	4770      	bx	lr
 8015e74:	200018b0 	.word	0x200018b0

08015e78 <geometry_msgs__msg__Point__get_type_description>:
 8015e78:	4b03      	ldr	r3, [pc, #12]	@ (8015e88 <geometry_msgs__msg__Point__get_type_description+0x10>)
 8015e7a:	781a      	ldrb	r2, [r3, #0]
 8015e7c:	b90a      	cbnz	r2, 8015e82 <geometry_msgs__msg__Point__get_type_description+0xa>
 8015e7e:	2201      	movs	r2, #1
 8015e80:	701a      	strb	r2, [r3, #0]
 8015e82:	4802      	ldr	r0, [pc, #8]	@ (8015e8c <geometry_msgs__msg__Point__get_type_description+0x14>)
 8015e84:	4770      	bx	lr
 8015e86:	bf00      	nop
 8015e88:	20011061 	.word	0x20011061
 8015e8c:	0801d40c 	.word	0x0801d40c

08015e90 <geometry_msgs__msg__Point__get_individual_type_description_source>:
 8015e90:	4800      	ldr	r0, [pc, #0]	@ (8015e94 <geometry_msgs__msg__Point__get_individual_type_description_source+0x4>)
 8015e92:	4770      	bx	lr
 8015e94:	0801d3e8 	.word	0x0801d3e8

08015e98 <geometry_msgs__msg__Point__get_type_description_sources>:
 8015e98:	4b09      	ldr	r3, [pc, #36]	@ (8015ec0 <geometry_msgs__msg__Point__get_type_description_sources+0x28>)
 8015e9a:	781a      	ldrb	r2, [r3, #0]
 8015e9c:	b96a      	cbnz	r2, 8015eba <geometry_msgs__msg__Point__get_type_description_sources+0x22>
 8015e9e:	b430      	push	{r4, r5}
 8015ea0:	4d08      	ldr	r5, [pc, #32]	@ (8015ec4 <geometry_msgs__msg__Point__get_type_description_sources+0x2c>)
 8015ea2:	4c09      	ldr	r4, [pc, #36]	@ (8015ec8 <geometry_msgs__msg__Point__get_type_description_sources+0x30>)
 8015ea4:	2201      	movs	r2, #1
 8015ea6:	701a      	strb	r2, [r3, #0]
 8015ea8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015eaa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015eac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015eae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015eb0:	682b      	ldr	r3, [r5, #0]
 8015eb2:	4806      	ldr	r0, [pc, #24]	@ (8015ecc <geometry_msgs__msg__Point__get_type_description_sources+0x34>)
 8015eb4:	6023      	str	r3, [r4, #0]
 8015eb6:	bc30      	pop	{r4, r5}
 8015eb8:	4770      	bx	lr
 8015eba:	4804      	ldr	r0, [pc, #16]	@ (8015ecc <geometry_msgs__msg__Point__get_type_description_sources+0x34>)
 8015ebc:	4770      	bx	lr
 8015ebe:	bf00      	nop
 8015ec0:	20011060 	.word	0x20011060
 8015ec4:	0801d3e8 	.word	0x0801d3e8
 8015ec8:	2001103c 	.word	0x2001103c
 8015ecc:	0801d3dc 	.word	0x0801d3dc

08015ed0 <geometry_msgs__msg__Pose__get_type_hash>:
 8015ed0:	4800      	ldr	r0, [pc, #0]	@ (8015ed4 <geometry_msgs__msg__Pose__get_type_hash+0x4>)
 8015ed2:	4770      	bx	lr
 8015ed4:	20001a2c 	.word	0x20001a2c

08015ed8 <geometry_msgs__msg__Pose__get_type_description>:
 8015ed8:	b570      	push	{r4, r5, r6, lr}
 8015eda:	4e0c      	ldr	r6, [pc, #48]	@ (8015f0c <geometry_msgs__msg__Pose__get_type_description+0x34>)
 8015edc:	7835      	ldrb	r5, [r6, #0]
 8015ede:	b10d      	cbz	r5, 8015ee4 <geometry_msgs__msg__Pose__get_type_description+0xc>
 8015ee0:	480b      	ldr	r0, [pc, #44]	@ (8015f10 <geometry_msgs__msg__Pose__get_type_description+0x38>)
 8015ee2:	bd70      	pop	{r4, r5, r6, pc}
 8015ee4:	4628      	mov	r0, r5
 8015ee6:	f7ff ffc7 	bl	8015e78 <geometry_msgs__msg__Point__get_type_description>
 8015eea:	300c      	adds	r0, #12
 8015eec:	c807      	ldmia	r0, {r0, r1, r2}
 8015eee:	4c09      	ldr	r4, [pc, #36]	@ (8015f14 <geometry_msgs__msg__Pose__get_type_description+0x3c>)
 8015ef0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8015ef4:	4628      	mov	r0, r5
 8015ef6:	f000 f8d9 	bl	80160ac <geometry_msgs__msg__Quaternion__get_type_description>
 8015efa:	300c      	adds	r0, #12
 8015efc:	c807      	ldmia	r0, {r0, r1, r2}
 8015efe:	3418      	adds	r4, #24
 8015f00:	2301      	movs	r3, #1
 8015f02:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8015f06:	7033      	strb	r3, [r6, #0]
 8015f08:	4801      	ldr	r0, [pc, #4]	@ (8015f10 <geometry_msgs__msg__Pose__get_type_description+0x38>)
 8015f0a:	bd70      	pop	{r4, r5, r6, pc}
 8015f0c:	200110d1 	.word	0x200110d1
 8015f10:	0801d460 	.word	0x0801d460
 8015f14:	20001ad8 	.word	0x20001ad8

08015f18 <geometry_msgs__msg__Pose__get_individual_type_description_source>:
 8015f18:	4800      	ldr	r0, [pc, #0]	@ (8015f1c <geometry_msgs__msg__Pose__get_individual_type_description_source+0x4>)
 8015f1a:	4770      	bx	lr
 8015f1c:	0801d43c 	.word	0x0801d43c

08015f20 <geometry_msgs__msg__Pose__get_type_description_sources>:
 8015f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015f22:	4e17      	ldr	r6, [pc, #92]	@ (8015f80 <geometry_msgs__msg__Pose__get_type_description_sources+0x60>)
 8015f24:	7837      	ldrb	r7, [r6, #0]
 8015f26:	b10f      	cbz	r7, 8015f2c <geometry_msgs__msg__Pose__get_type_description_sources+0xc>
 8015f28:	4816      	ldr	r0, [pc, #88]	@ (8015f84 <geometry_msgs__msg__Pose__get_type_description_sources+0x64>)
 8015f2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015f2c:	4d16      	ldr	r5, [pc, #88]	@ (8015f88 <geometry_msgs__msg__Pose__get_type_description_sources+0x68>)
 8015f2e:	4c17      	ldr	r4, [pc, #92]	@ (8015f8c <geometry_msgs__msg__Pose__get_type_description_sources+0x6c>)
 8015f30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015f32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015f34:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015f36:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015f38:	682b      	ldr	r3, [r5, #0]
 8015f3a:	4625      	mov	r5, r4
 8015f3c:	4638      	mov	r0, r7
 8015f3e:	f845 3b04 	str.w	r3, [r5], #4
 8015f42:	f7ff ffa5 	bl	8015e90 <geometry_msgs__msg__Point__get_individual_type_description_source>
 8015f46:	4684      	mov	ip, r0
 8015f48:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015f4c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8015f4e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015f52:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8015f54:	4638      	mov	r0, r7
 8015f56:	f8dc 3000 	ldr.w	r3, [ip]
 8015f5a:	602b      	str	r3, [r5, #0]
 8015f5c:	f000 f8b2 	bl	80160c4 <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8015f60:	2301      	movs	r3, #1
 8015f62:	4684      	mov	ip, r0
 8015f64:	7033      	strb	r3, [r6, #0]
 8015f66:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015f6a:	3428      	adds	r4, #40	@ 0x28
 8015f6c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015f6e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015f72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015f74:	f8dc 3000 	ldr.w	r3, [ip]
 8015f78:	4802      	ldr	r0, [pc, #8]	@ (8015f84 <geometry_msgs__msg__Pose__get_type_description_sources+0x64>)
 8015f7a:	6023      	str	r3, [r4, #0]
 8015f7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015f7e:	bf00      	nop
 8015f80:	200110d0 	.word	0x200110d0
 8015f84:	0801d430 	.word	0x0801d430
 8015f88:	0801d43c 	.word	0x0801d43c
 8015f8c:	20011064 	.word	0x20011064

08015f90 <geometry_msgs__msg__PoseWithCovariance__get_type_hash>:
 8015f90:	4800      	ldr	r0, [pc, #0]	@ (8015f94 <geometry_msgs__msg__PoseWithCovariance__get_type_hash+0x4>)
 8015f92:	4770      	bx	lr
 8015f94:	20001bf8 	.word	0x20001bf8

08015f98 <geometry_msgs__msg__PoseWithCovariance__get_type_description>:
 8015f98:	b570      	push	{r4, r5, r6, lr}
 8015f9a:	4e11      	ldr	r6, [pc, #68]	@ (8015fe0 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x48>)
 8015f9c:	7835      	ldrb	r5, [r6, #0]
 8015f9e:	b10d      	cbz	r5, 8015fa4 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0xc>
 8015fa0:	4810      	ldr	r0, [pc, #64]	@ (8015fe4 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x4c>)
 8015fa2:	bd70      	pop	{r4, r5, r6, pc}
 8015fa4:	4628      	mov	r0, r5
 8015fa6:	f7ff ff67 	bl	8015e78 <geometry_msgs__msg__Point__get_type_description>
 8015faa:	300c      	adds	r0, #12
 8015fac:	c807      	ldmia	r0, {r0, r1, r2}
 8015fae:	4c0e      	ldr	r4, [pc, #56]	@ (8015fe8 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x50>)
 8015fb0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8015fb4:	4628      	mov	r0, r5
 8015fb6:	f7ff ff8f 	bl	8015ed8 <geometry_msgs__msg__Pose__get_type_description>
 8015fba:	300c      	adds	r0, #12
 8015fbc:	c807      	ldmia	r0, {r0, r1, r2}
 8015fbe:	f104 0318 	add.w	r3, r4, #24
 8015fc2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8015fc6:	4628      	mov	r0, r5
 8015fc8:	f000 f870 	bl	80160ac <geometry_msgs__msg__Quaternion__get_type_description>
 8015fcc:	300c      	adds	r0, #12
 8015fce:	c807      	ldmia	r0, {r0, r1, r2}
 8015fd0:	3430      	adds	r4, #48	@ 0x30
 8015fd2:	2301      	movs	r3, #1
 8015fd4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8015fd8:	7033      	strb	r3, [r6, #0]
 8015fda:	4802      	ldr	r0, [pc, #8]	@ (8015fe4 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x4c>)
 8015fdc:	bd70      	pop	{r4, r5, r6, pc}
 8015fde:	bf00      	nop
 8015fe0:	20011165 	.word	0x20011165
 8015fe4:	0801d4b4 	.word	0x0801d4b4
 8015fe8:	20001d70 	.word	0x20001d70

08015fec <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source>:
 8015fec:	4800      	ldr	r0, [pc, #0]	@ (8015ff0 <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source+0x4>)
 8015fee:	4770      	bx	lr
 8015ff0:	0801d490 	.word	0x0801d490

08015ff4 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources>:
 8015ff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015ff6:	4e1e      	ldr	r6, [pc, #120]	@ (8016070 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x7c>)
 8015ff8:	7837      	ldrb	r7, [r6, #0]
 8015ffa:	b10f      	cbz	r7, 8016000 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0xc>
 8015ffc:	481d      	ldr	r0, [pc, #116]	@ (8016074 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x80>)
 8015ffe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016000:	4d1d      	ldr	r5, [pc, #116]	@ (8016078 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x84>)
 8016002:	4c1e      	ldr	r4, [pc, #120]	@ (801607c <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x88>)
 8016004:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8016006:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016008:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801600a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801600c:	682b      	ldr	r3, [r5, #0]
 801600e:	4625      	mov	r5, r4
 8016010:	4638      	mov	r0, r7
 8016012:	f845 3b04 	str.w	r3, [r5], #4
 8016016:	f7ff ff3b 	bl	8015e90 <geometry_msgs__msg__Point__get_individual_type_description_source>
 801601a:	4684      	mov	ip, r0
 801601c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016020:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8016022:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016026:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8016028:	4638      	mov	r0, r7
 801602a:	f8dc 3000 	ldr.w	r3, [ip]
 801602e:	602b      	str	r3, [r5, #0]
 8016030:	f7ff ff72 	bl	8015f18 <geometry_msgs__msg__Pose__get_individual_type_description_source>
 8016034:	4684      	mov	ip, r0
 8016036:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801603a:	f104 0528 	add.w	r5, r4, #40	@ 0x28
 801603e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8016040:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016044:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8016046:	4638      	mov	r0, r7
 8016048:	f8dc 3000 	ldr.w	r3, [ip]
 801604c:	602b      	str	r3, [r5, #0]
 801604e:	f000 f839 	bl	80160c4 <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8016052:	2301      	movs	r3, #1
 8016054:	4684      	mov	ip, r0
 8016056:	7033      	strb	r3, [r6, #0]
 8016058:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801605c:	344c      	adds	r4, #76	@ 0x4c
 801605e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016060:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016064:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016066:	f8dc 3000 	ldr.w	r3, [ip]
 801606a:	4802      	ldr	r0, [pc, #8]	@ (8016074 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x80>)
 801606c:	6023      	str	r3, [r4, #0]
 801606e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016070:	20011164 	.word	0x20011164
 8016074:	0801d484 	.word	0x0801d484
 8016078:	0801d490 	.word	0x0801d490
 801607c:	200110d4 	.word	0x200110d4

08016080 <geometry_msgs__msg__PoseWithCovariance__init>:
 8016080:	b150      	cbz	r0, 8016098 <geometry_msgs__msg__PoseWithCovariance__init+0x18>
 8016082:	b510      	push	{r4, lr}
 8016084:	4604      	mov	r4, r0
 8016086:	f002 fe47 	bl	8018d18 <geometry_msgs__msg__Pose__init>
 801608a:	b100      	cbz	r0, 801608e <geometry_msgs__msg__PoseWithCovariance__init+0xe>
 801608c:	bd10      	pop	{r4, pc}
 801608e:	4620      	mov	r0, r4
 8016090:	f002 fe62 	bl	8018d58 <geometry_msgs__msg__Pose__fini>
 8016094:	2000      	movs	r0, #0
 8016096:	bd10      	pop	{r4, pc}
 8016098:	2000      	movs	r0, #0
 801609a:	4770      	bx	lr

0801609c <geometry_msgs__msg__PoseWithCovariance__fini>:
 801609c:	b108      	cbz	r0, 80160a2 <geometry_msgs__msg__PoseWithCovariance__fini+0x6>
 801609e:	f002 be5b 	b.w	8018d58 <geometry_msgs__msg__Pose__fini>
 80160a2:	4770      	bx	lr

080160a4 <geometry_msgs__msg__Quaternion__get_type_hash>:
 80160a4:	4800      	ldr	r0, [pc, #0]	@ (80160a8 <geometry_msgs__msg__Quaternion__get_type_hash+0x4>)
 80160a6:	4770      	bx	lr
 80160a8:	20001ecc 	.word	0x20001ecc

080160ac <geometry_msgs__msg__Quaternion__get_type_description>:
 80160ac:	4b03      	ldr	r3, [pc, #12]	@ (80160bc <geometry_msgs__msg__Quaternion__get_type_description+0x10>)
 80160ae:	781a      	ldrb	r2, [r3, #0]
 80160b0:	b90a      	cbnz	r2, 80160b6 <geometry_msgs__msg__Quaternion__get_type_description+0xa>
 80160b2:	2201      	movs	r2, #1
 80160b4:	701a      	strb	r2, [r3, #0]
 80160b6:	4802      	ldr	r0, [pc, #8]	@ (80160c0 <geometry_msgs__msg__Quaternion__get_type_description+0x14>)
 80160b8:	4770      	bx	lr
 80160ba:	bf00      	nop
 80160bc:	2001118d 	.word	0x2001118d
 80160c0:	0801d508 	.word	0x0801d508

080160c4 <geometry_msgs__msg__Quaternion__get_individual_type_description_source>:
 80160c4:	4800      	ldr	r0, [pc, #0]	@ (80160c8 <geometry_msgs__msg__Quaternion__get_individual_type_description_source+0x4>)
 80160c6:	4770      	bx	lr
 80160c8:	0801d4e4 	.word	0x0801d4e4

080160cc <geometry_msgs__msg__Quaternion__get_type_description_sources>:
 80160cc:	4b09      	ldr	r3, [pc, #36]	@ (80160f4 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x28>)
 80160ce:	781a      	ldrb	r2, [r3, #0]
 80160d0:	b96a      	cbnz	r2, 80160ee <geometry_msgs__msg__Quaternion__get_type_description_sources+0x22>
 80160d2:	b430      	push	{r4, r5}
 80160d4:	4d08      	ldr	r5, [pc, #32]	@ (80160f8 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x2c>)
 80160d6:	4c09      	ldr	r4, [pc, #36]	@ (80160fc <geometry_msgs__msg__Quaternion__get_type_description_sources+0x30>)
 80160d8:	2201      	movs	r2, #1
 80160da:	701a      	strb	r2, [r3, #0]
 80160dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80160de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80160e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80160e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80160e4:	682b      	ldr	r3, [r5, #0]
 80160e6:	4806      	ldr	r0, [pc, #24]	@ (8016100 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x34>)
 80160e8:	6023      	str	r3, [r4, #0]
 80160ea:	bc30      	pop	{r4, r5}
 80160ec:	4770      	bx	lr
 80160ee:	4804      	ldr	r0, [pc, #16]	@ (8016100 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x34>)
 80160f0:	4770      	bx	lr
 80160f2:	bf00      	nop
 80160f4:	2001118c 	.word	0x2001118c
 80160f8:	0801d4e4 	.word	0x0801d4e4
 80160fc:	20011168 	.word	0x20011168
 8016100:	0801d4d8 	.word	0x0801d4d8

08016104 <geometry_msgs__msg__Transform__get_type_hash>:
 8016104:	4800      	ldr	r0, [pc, #0]	@ (8016108 <geometry_msgs__msg__Transform__get_type_hash+0x4>)
 8016106:	4770      	bx	lr
 8016108:	200020c8 	.word	0x200020c8

0801610c <geometry_msgs__msg__Transform__get_type_description>:
 801610c:	b570      	push	{r4, r5, r6, lr}
 801610e:	4e0c      	ldr	r6, [pc, #48]	@ (8016140 <geometry_msgs__msg__Transform__get_type_description+0x34>)
 8016110:	7835      	ldrb	r5, [r6, #0]
 8016112:	b10d      	cbz	r5, 8016118 <geometry_msgs__msg__Transform__get_type_description+0xc>
 8016114:	480b      	ldr	r0, [pc, #44]	@ (8016144 <geometry_msgs__msg__Transform__get_type_description+0x38>)
 8016116:	bd70      	pop	{r4, r5, r6, pc}
 8016118:	4628      	mov	r0, r5
 801611a:	f7ff ffc7 	bl	80160ac <geometry_msgs__msg__Quaternion__get_type_description>
 801611e:	300c      	adds	r0, #12
 8016120:	c807      	ldmia	r0, {r0, r1, r2}
 8016122:	4c09      	ldr	r4, [pc, #36]	@ (8016148 <geometry_msgs__msg__Transform__get_type_description+0x3c>)
 8016124:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8016128:	4628      	mov	r0, r5
 801612a:	f7f7 fa6f 	bl	800d60c <geometry_msgs__msg__Vector3__get_type_description>
 801612e:	300c      	adds	r0, #12
 8016130:	c807      	ldmia	r0, {r0, r1, r2}
 8016132:	3418      	adds	r4, #24
 8016134:	2301      	movs	r3, #1
 8016136:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 801613a:	7033      	strb	r3, [r6, #0]
 801613c:	4801      	ldr	r0, [pc, #4]	@ (8016144 <geometry_msgs__msg__Transform__get_type_description+0x38>)
 801613e:	bd70      	pop	{r4, r5, r6, pc}
 8016140:	200111fd 	.word	0x200111fd
 8016144:	0801d55c 	.word	0x0801d55c
 8016148:	20002174 	.word	0x20002174

0801614c <geometry_msgs__msg__Transform__get_individual_type_description_source>:
 801614c:	4800      	ldr	r0, [pc, #0]	@ (8016150 <geometry_msgs__msg__Transform__get_individual_type_description_source+0x4>)
 801614e:	4770      	bx	lr
 8016150:	0801d538 	.word	0x0801d538

08016154 <geometry_msgs__msg__Transform__get_type_description_sources>:
 8016154:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016156:	4e17      	ldr	r6, [pc, #92]	@ (80161b4 <geometry_msgs__msg__Transform__get_type_description_sources+0x60>)
 8016158:	7837      	ldrb	r7, [r6, #0]
 801615a:	b10f      	cbz	r7, 8016160 <geometry_msgs__msg__Transform__get_type_description_sources+0xc>
 801615c:	4816      	ldr	r0, [pc, #88]	@ (80161b8 <geometry_msgs__msg__Transform__get_type_description_sources+0x64>)
 801615e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016160:	4d16      	ldr	r5, [pc, #88]	@ (80161bc <geometry_msgs__msg__Transform__get_type_description_sources+0x68>)
 8016162:	4c17      	ldr	r4, [pc, #92]	@ (80161c0 <geometry_msgs__msg__Transform__get_type_description_sources+0x6c>)
 8016164:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8016166:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016168:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801616a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801616c:	682b      	ldr	r3, [r5, #0]
 801616e:	4625      	mov	r5, r4
 8016170:	4638      	mov	r0, r7
 8016172:	f845 3b04 	str.w	r3, [r5], #4
 8016176:	f7ff ffa5 	bl	80160c4 <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 801617a:	4684      	mov	ip, r0
 801617c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016180:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8016182:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016186:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8016188:	4638      	mov	r0, r7
 801618a:	f8dc 3000 	ldr.w	r3, [ip]
 801618e:	602b      	str	r3, [r5, #0]
 8016190:	f7f7 fa48 	bl	800d624 <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8016194:	2301      	movs	r3, #1
 8016196:	4684      	mov	ip, r0
 8016198:	7033      	strb	r3, [r6, #0]
 801619a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801619e:	3428      	adds	r4, #40	@ 0x28
 80161a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80161a2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80161a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80161a8:	f8dc 3000 	ldr.w	r3, [ip]
 80161ac:	4802      	ldr	r0, [pc, #8]	@ (80161b8 <geometry_msgs__msg__Transform__get_type_description_sources+0x64>)
 80161ae:	6023      	str	r3, [r4, #0]
 80161b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80161b2:	bf00      	nop
 80161b4:	200111fc 	.word	0x200111fc
 80161b8:	0801d52c 	.word	0x0801d52c
 80161bc:	0801d538 	.word	0x0801d538
 80161c0:	20011190 	.word	0x20011190

080161c4 <geometry_msgs__msg__Transform__init>:
 80161c4:	b1d8      	cbz	r0, 80161fe <geometry_msgs__msg__Transform__init+0x3a>
 80161c6:	b538      	push	{r3, r4, r5, lr}
 80161c8:	4604      	mov	r4, r0
 80161ca:	f7f7 fa4b 	bl	800d664 <geometry_msgs__msg__Vector3__init>
 80161ce:	b130      	cbz	r0, 80161de <geometry_msgs__msg__Transform__init+0x1a>
 80161d0:	f104 0518 	add.w	r5, r4, #24
 80161d4:	4628      	mov	r0, r5
 80161d6:	f002 fdcb 	bl	8018d70 <geometry_msgs__msg__Quaternion__init>
 80161da:	b148      	cbz	r0, 80161f0 <geometry_msgs__msg__Transform__init+0x2c>
 80161dc:	bd38      	pop	{r3, r4, r5, pc}
 80161de:	4620      	mov	r0, r4
 80161e0:	f7f7 fa44 	bl	800d66c <geometry_msgs__msg__Vector3__fini>
 80161e4:	f104 0018 	add.w	r0, r4, #24
 80161e8:	f002 fdd6 	bl	8018d98 <geometry_msgs__msg__Quaternion__fini>
 80161ec:	2000      	movs	r0, #0
 80161ee:	bd38      	pop	{r3, r4, r5, pc}
 80161f0:	4620      	mov	r0, r4
 80161f2:	f7f7 fa3b 	bl	800d66c <geometry_msgs__msg__Vector3__fini>
 80161f6:	4628      	mov	r0, r5
 80161f8:	f002 fdce 	bl	8018d98 <geometry_msgs__msg__Quaternion__fini>
 80161fc:	e7f6      	b.n	80161ec <geometry_msgs__msg__Transform__init+0x28>
 80161fe:	2000      	movs	r0, #0
 8016200:	4770      	bx	lr
 8016202:	bf00      	nop

08016204 <geometry_msgs__msg__Transform__fini>:
 8016204:	b148      	cbz	r0, 801621a <geometry_msgs__msg__Transform__fini+0x16>
 8016206:	b510      	push	{r4, lr}
 8016208:	4604      	mov	r4, r0
 801620a:	f7f7 fa2f 	bl	800d66c <geometry_msgs__msg__Vector3__fini>
 801620e:	f104 0018 	add.w	r0, r4, #24
 8016212:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016216:	f002 bdbf 	b.w	8018d98 <geometry_msgs__msg__Quaternion__fini>
 801621a:	4770      	bx	lr

0801621c <geometry_msgs__msg__TransformStamped__get_type_hash>:
 801621c:	4800      	ldr	r0, [pc, #0]	@ (8016220 <geometry_msgs__msg__TransformStamped__get_type_hash+0x4>)
 801621e:	4770      	bx	lr
 8016220:	20002298 	.word	0x20002298

08016224 <geometry_msgs__msg__TransformStamped__get_type_description>:
 8016224:	b570      	push	{r4, r5, r6, lr}
 8016226:	4e1a      	ldr	r6, [pc, #104]	@ (8016290 <geometry_msgs__msg__TransformStamped__get_type_description+0x6c>)
 8016228:	7835      	ldrb	r5, [r6, #0]
 801622a:	b10d      	cbz	r5, 8016230 <geometry_msgs__msg__TransformStamped__get_type_description+0xc>
 801622c:	4819      	ldr	r0, [pc, #100]	@ (8016294 <geometry_msgs__msg__TransformStamped__get_type_description+0x70>)
 801622e:	bd70      	pop	{r4, r5, r6, pc}
 8016230:	4628      	mov	r0, r5
 8016232:	f7ff fdeb 	bl	8015e0c <builtin_interfaces__msg__Time__get_type_description>
 8016236:	300c      	adds	r0, #12
 8016238:	c807      	ldmia	r0, {r0, r1, r2}
 801623a:	4c17      	ldr	r4, [pc, #92]	@ (8016298 <geometry_msgs__msg__TransformStamped__get_type_description+0x74>)
 801623c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8016240:	4628      	mov	r0, r5
 8016242:	f7ff ff33 	bl	80160ac <geometry_msgs__msg__Quaternion__get_type_description>
 8016246:	300c      	adds	r0, #12
 8016248:	c807      	ldmia	r0, {r0, r1, r2}
 801624a:	f104 0318 	add.w	r3, r4, #24
 801624e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8016252:	4628      	mov	r0, r5
 8016254:	f7ff ff5a 	bl	801610c <geometry_msgs__msg__Transform__get_type_description>
 8016258:	300c      	adds	r0, #12
 801625a:	c807      	ldmia	r0, {r0, r1, r2}
 801625c:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 8016260:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8016264:	4628      	mov	r0, r5
 8016266:	f7f7 f9d1 	bl	800d60c <geometry_msgs__msg__Vector3__get_type_description>
 801626a:	300c      	adds	r0, #12
 801626c:	c807      	ldmia	r0, {r0, r1, r2}
 801626e:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 8016272:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8016276:	4628      	mov	r0, r5
 8016278:	f7ff fc84 	bl	8015b84 <std_msgs__msg__Header__get_type_description>
 801627c:	300c      	adds	r0, #12
 801627e:	c807      	ldmia	r0, {r0, r1, r2}
 8016280:	3460      	adds	r4, #96	@ 0x60
 8016282:	2301      	movs	r3, #1
 8016284:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8016288:	7033      	strb	r3, [r6, #0]
 801628a:	4802      	ldr	r0, [pc, #8]	@ (8016294 <geometry_msgs__msg__TransformStamped__get_type_description+0x70>)
 801628c:	bd70      	pop	{r4, r5, r6, pc}
 801628e:	bf00      	nop
 8016290:	200112d9 	.word	0x200112d9
 8016294:	0801d5b0 	.word	0x0801d5b0
 8016298:	200025b8 	.word	0x200025b8

0801629c <geometry_msgs__msg__TransformStamped__get_individual_type_description_source>:
 801629c:	4800      	ldr	r0, [pc, #0]	@ (80162a0 <geometry_msgs__msg__TransformStamped__get_individual_type_description_source+0x4>)
 801629e:	4770      	bx	lr
 80162a0:	0801d58c 	.word	0x0801d58c

080162a4 <geometry_msgs__msg__TransformStamped__get_type_description_sources>:
 80162a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80162a6:	4d2d      	ldr	r5, [pc, #180]	@ (801635c <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xb8>)
 80162a8:	782e      	ldrb	r6, [r5, #0]
 80162aa:	b10e      	cbz	r6, 80162b0 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xc>
 80162ac:	482c      	ldr	r0, [pc, #176]	@ (8016360 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xbc>)
 80162ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80162b0:	4f2c      	ldr	r7, [pc, #176]	@ (8016364 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xc0>)
 80162b2:	4c2d      	ldr	r4, [pc, #180]	@ (8016368 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xc4>)
 80162b4:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 80162b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80162b8:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 80162ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80162bc:	683b      	ldr	r3, [r7, #0]
 80162be:	4627      	mov	r7, r4
 80162c0:	4630      	mov	r0, r6
 80162c2:	f847 3b04 	str.w	r3, [r7], #4
 80162c6:	f7ff fdad 	bl	8015e24 <builtin_interfaces__msg__Time__get_individual_type_description_source>
 80162ca:	4684      	mov	ip, r0
 80162cc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80162d0:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80162d2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80162d6:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80162d8:	4630      	mov	r0, r6
 80162da:	f8dc 3000 	ldr.w	r3, [ip]
 80162de:	603b      	str	r3, [r7, #0]
 80162e0:	f7ff fef0 	bl	80160c4 <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 80162e4:	4684      	mov	ip, r0
 80162e6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80162ea:	f104 0728 	add.w	r7, r4, #40	@ 0x28
 80162ee:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80162f0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80162f4:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80162f6:	4630      	mov	r0, r6
 80162f8:	f8dc 3000 	ldr.w	r3, [ip]
 80162fc:	603b      	str	r3, [r7, #0]
 80162fe:	f7ff ff25 	bl	801614c <geometry_msgs__msg__Transform__get_individual_type_description_source>
 8016302:	4684      	mov	ip, r0
 8016304:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016308:	f104 074c 	add.w	r7, r4, #76	@ 0x4c
 801630c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801630e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016312:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8016314:	4630      	mov	r0, r6
 8016316:	f8dc 3000 	ldr.w	r3, [ip]
 801631a:	603b      	str	r3, [r7, #0]
 801631c:	f7f7 f982 	bl	800d624 <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8016320:	4684      	mov	ip, r0
 8016322:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016326:	f104 0770 	add.w	r7, r4, #112	@ 0x70
 801632a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801632c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016330:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8016332:	4630      	mov	r0, r6
 8016334:	f8dc 3000 	ldr.w	r3, [ip]
 8016338:	603b      	str	r3, [r7, #0]
 801633a:	f7ff fc3b 	bl	8015bb4 <std_msgs__msg__Header__get_individual_type_description_source>
 801633e:	2301      	movs	r3, #1
 8016340:	4684      	mov	ip, r0
 8016342:	702b      	strb	r3, [r5, #0]
 8016344:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016348:	3494      	adds	r4, #148	@ 0x94
 801634a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801634c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016350:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016352:	f8dc 3000 	ldr.w	r3, [ip]
 8016356:	4802      	ldr	r0, [pc, #8]	@ (8016360 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xbc>)
 8016358:	6023      	str	r3, [r4, #0]
 801635a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801635c:	200112d8 	.word	0x200112d8
 8016360:	0801d580 	.word	0x0801d580
 8016364:	0801d58c 	.word	0x0801d58c
 8016368:	20011200 	.word	0x20011200

0801636c <geometry_msgs__msg__TwistWithCovariance__get_type_hash>:
 801636c:	4800      	ldr	r0, [pc, #0]	@ (8016370 <geometry_msgs__msg__TwistWithCovariance__get_type_hash+0x4>)
 801636e:	4770      	bx	lr
 8016370:	200027d0 	.word	0x200027d0

08016374 <geometry_msgs__msg__TwistWithCovariance__get_type_description>:
 8016374:	b570      	push	{r4, r5, r6, lr}
 8016376:	4e0c      	ldr	r6, [pc, #48]	@ (80163a8 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x34>)
 8016378:	7835      	ldrb	r5, [r6, #0]
 801637a:	b10d      	cbz	r5, 8016380 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0xc>
 801637c:	480b      	ldr	r0, [pc, #44]	@ (80163ac <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x38>)
 801637e:	bd70      	pop	{r4, r5, r6, pc}
 8016380:	4628      	mov	r0, r5
 8016382:	f7f7 f8cf 	bl	800d524 <geometry_msgs__msg__Twist__get_type_description>
 8016386:	300c      	adds	r0, #12
 8016388:	c807      	ldmia	r0, {r0, r1, r2}
 801638a:	4c09      	ldr	r4, [pc, #36]	@ (80163b0 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x3c>)
 801638c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8016390:	4628      	mov	r0, r5
 8016392:	f7f7 f93b 	bl	800d60c <geometry_msgs__msg__Vector3__get_type_description>
 8016396:	300c      	adds	r0, #12
 8016398:	c807      	ldmia	r0, {r0, r1, r2}
 801639a:	3418      	adds	r4, #24
 801639c:	2301      	movs	r3, #1
 801639e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80163a2:	7033      	strb	r3, [r6, #0]
 80163a4:	4801      	ldr	r0, [pc, #4]	@ (80163ac <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x38>)
 80163a6:	bd70      	pop	{r4, r5, r6, pc}
 80163a8:	20011349 	.word	0x20011349
 80163ac:	0801d604 	.word	0x0801d604
 80163b0:	2000294c 	.word	0x2000294c

080163b4 <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source>:
 80163b4:	4800      	ldr	r0, [pc, #0]	@ (80163b8 <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source+0x4>)
 80163b6:	4770      	bx	lr
 80163b8:	0801d5e0 	.word	0x0801d5e0

080163bc <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources>:
 80163bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80163be:	4e17      	ldr	r6, [pc, #92]	@ (801641c <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x60>)
 80163c0:	7837      	ldrb	r7, [r6, #0]
 80163c2:	b10f      	cbz	r7, 80163c8 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0xc>
 80163c4:	4816      	ldr	r0, [pc, #88]	@ (8016420 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x64>)
 80163c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80163c8:	4d16      	ldr	r5, [pc, #88]	@ (8016424 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x68>)
 80163ca:	4c17      	ldr	r4, [pc, #92]	@ (8016428 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x6c>)
 80163cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80163ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80163d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80163d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80163d4:	682b      	ldr	r3, [r5, #0]
 80163d6:	4625      	mov	r5, r4
 80163d8:	4638      	mov	r0, r7
 80163da:	f845 3b04 	str.w	r3, [r5], #4
 80163de:	f7f7 f8b9 	bl	800d554 <geometry_msgs__msg__Twist__get_individual_type_description_source>
 80163e2:	4684      	mov	ip, r0
 80163e4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80163e8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80163ea:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80163ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80163f0:	4638      	mov	r0, r7
 80163f2:	f8dc 3000 	ldr.w	r3, [ip]
 80163f6:	602b      	str	r3, [r5, #0]
 80163f8:	f7f7 f914 	bl	800d624 <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 80163fc:	2301      	movs	r3, #1
 80163fe:	4684      	mov	ip, r0
 8016400:	7033      	strb	r3, [r6, #0]
 8016402:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016406:	3428      	adds	r4, #40	@ 0x28
 8016408:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801640a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801640e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016410:	f8dc 3000 	ldr.w	r3, [ip]
 8016414:	4802      	ldr	r0, [pc, #8]	@ (8016420 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x64>)
 8016416:	6023      	str	r3, [r4, #0]
 8016418:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801641a:	bf00      	nop
 801641c:	20011348 	.word	0x20011348
 8016420:	0801d5d4 	.word	0x0801d5d4
 8016424:	0801d5e0 	.word	0x0801d5e0
 8016428:	200112dc 	.word	0x200112dc

0801642c <geometry_msgs__msg__TwistWithCovariance__init>:
 801642c:	b150      	cbz	r0, 8016444 <geometry_msgs__msg__TwistWithCovariance__init+0x18>
 801642e:	b510      	push	{r4, lr}
 8016430:	4604      	mov	r4, r0
 8016432:	f7f7 f8bb 	bl	800d5ac <geometry_msgs__msg__Twist__init>
 8016436:	b100      	cbz	r0, 801643a <geometry_msgs__msg__TwistWithCovariance__init+0xe>
 8016438:	bd10      	pop	{r4, pc}
 801643a:	4620      	mov	r0, r4
 801643c:	f7f7 f8d6 	bl	800d5ec <geometry_msgs__msg__Twist__fini>
 8016440:	2000      	movs	r0, #0
 8016442:	bd10      	pop	{r4, pc}
 8016444:	2000      	movs	r0, #0
 8016446:	4770      	bx	lr

08016448 <geometry_msgs__msg__TwistWithCovariance__fini>:
 8016448:	b108      	cbz	r0, 801644e <geometry_msgs__msg__TwistWithCovariance__fini+0x6>
 801644a:	f7f7 b8cf 	b.w	800d5ec <geometry_msgs__msg__Twist__fini>
 801644e:	4770      	bx	lr

08016450 <geometry_msgs__msg__Pose__rosidl_typesupport_introspection_c__Pose_init_function>:
 8016450:	f002 bc62 	b.w	8018d18 <geometry_msgs__msg__Pose__init>

08016454 <geometry_msgs__msg__Pose__rosidl_typesupport_introspection_c__Pose_fini_function>:
 8016454:	f002 bc80 	b.w	8018d58 <geometry_msgs__msg__Pose__fini>

08016458 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose>:
 8016458:	b510      	push	{r4, lr}
 801645a:	f002 fca3 	bl	8018da4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 801645e:	4c07      	ldr	r4, [pc, #28]	@ (801647c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x24>)
 8016460:	60e0      	str	r0, [r4, #12]
 8016462:	f000 f815 	bl	8016490 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8016466:	4b06      	ldr	r3, [pc, #24]	@ (8016480 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 8016468:	64a0      	str	r0, [r4, #72]	@ 0x48
 801646a:	681a      	ldr	r2, [r3, #0]
 801646c:	b10a      	cbz	r2, 8016472 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x1a>
 801646e:	4804      	ldr	r0, [pc, #16]	@ (8016480 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 8016470:	bd10      	pop	{r4, pc}
 8016472:	4a04      	ldr	r2, [pc, #16]	@ (8016484 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x2c>)
 8016474:	4802      	ldr	r0, [pc, #8]	@ (8016480 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 8016476:	6812      	ldr	r2, [r2, #0]
 8016478:	601a      	str	r2, [r3, #0]
 801647a:	bd10      	pop	{r4, pc}
 801647c:	20002a88 	.word	0x20002a88
 8016480:	20002a70 	.word	0x20002a70
 8016484:	2000037c 	.word	0x2000037c

08016488 <geometry_msgs__msg__Quaternion__rosidl_typesupport_introspection_c__Quaternion_init_function>:
 8016488:	f002 bc72 	b.w	8018d70 <geometry_msgs__msg__Quaternion__init>

0801648c <geometry_msgs__msg__Quaternion__rosidl_typesupport_introspection_c__Quaternion_fini_function>:
 801648c:	f002 bc84 	b.w	8018d98 <geometry_msgs__msg__Quaternion__fini>

08016490 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>:
 8016490:	4b04      	ldr	r3, [pc, #16]	@ (80164a4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 8016492:	681a      	ldr	r2, [r3, #0]
 8016494:	b10a      	cbz	r2, 801649a <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0xa>
 8016496:	4803      	ldr	r0, [pc, #12]	@ (80164a4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 8016498:	4770      	bx	lr
 801649a:	4a03      	ldr	r2, [pc, #12]	@ (80164a8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x18>)
 801649c:	4801      	ldr	r0, [pc, #4]	@ (80164a4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 801649e:	6812      	ldr	r2, [r2, #0]
 80164a0:	601a      	str	r2, [r3, #0]
 80164a2:	4770      	bx	lr
 80164a4:	20002b00 	.word	0x20002b00
 80164a8:	2000037c 	.word	0x2000037c

080164ac <geometry_msgs__msg__Transform__rosidl_typesupport_introspection_c__Transform_init_function>:
 80164ac:	f7ff be8a 	b.w	80161c4 <geometry_msgs__msg__Transform__init>

080164b0 <geometry_msgs__msg__Transform__rosidl_typesupport_introspection_c__Transform_fini_function>:
 80164b0:	f7ff bea8 	b.w	8016204 <geometry_msgs__msg__Transform__fini>

080164b4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform>:
 80164b4:	b510      	push	{r4, lr}
 80164b6:	f7f3 f91f 	bl	80096f8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 80164ba:	4c07      	ldr	r4, [pc, #28]	@ (80164d8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x24>)
 80164bc:	60e0      	str	r0, [r4, #12]
 80164be:	f7ff ffe7 	bl	8016490 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 80164c2:	4b06      	ldr	r3, [pc, #24]	@ (80164dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x28>)
 80164c4:	64a0      	str	r0, [r4, #72]	@ 0x48
 80164c6:	681a      	ldr	r2, [r3, #0]
 80164c8:	b10a      	cbz	r2, 80164ce <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x1a>
 80164ca:	4804      	ldr	r0, [pc, #16]	@ (80164dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x28>)
 80164cc:	bd10      	pop	{r4, pc}
 80164ce:	4a04      	ldr	r2, [pc, #16]	@ (80164e0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x2c>)
 80164d0:	4802      	ldr	r0, [pc, #8]	@ (80164dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x28>)
 80164d2:	6812      	ldr	r2, [r2, #0]
 80164d4:	601a      	str	r2, [r3, #0]
 80164d6:	bd10      	pop	{r4, pc}
 80164d8:	20002c20 	.word	0x20002c20
 80164dc:	20002c08 	.word	0x20002c08
 80164e0:	2000037c 	.word	0x2000037c

080164e4 <get_serialized_size_geometry_msgs__msg__Pose>:
 80164e4:	b570      	push	{r4, r5, r6, lr}
 80164e6:	4604      	mov	r4, r0
 80164e8:	b148      	cbz	r0, 80164fe <get_serialized_size_geometry_msgs__msg__Pose+0x1a>
 80164ea:	460d      	mov	r5, r1
 80164ec:	f002 fc68 	bl	8018dc0 <get_serialized_size_geometry_msgs__msg__Point>
 80164f0:	4606      	mov	r6, r0
 80164f2:	1829      	adds	r1, r5, r0
 80164f4:	f104 0018 	add.w	r0, r4, #24
 80164f8:	f000 f864 	bl	80165c4 <get_serialized_size_geometry_msgs__msg__Quaternion>
 80164fc:	4430      	add	r0, r6
 80164fe:	bd70      	pop	{r4, r5, r6, pc}

08016500 <_Pose__cdr_deserialize>:
 8016500:	b570      	push	{r4, r5, r6, lr}
 8016502:	460c      	mov	r4, r1
 8016504:	b189      	cbz	r1, 801652a <_Pose__cdr_deserialize+0x2a>
 8016506:	4605      	mov	r5, r0
 8016508:	f002 fce6 	bl	8018ed8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 801650c:	6843      	ldr	r3, [r0, #4]
 801650e:	4621      	mov	r1, r4
 8016510:	68db      	ldr	r3, [r3, #12]
 8016512:	4628      	mov	r0, r5
 8016514:	4798      	blx	r3
 8016516:	f000 f909 	bl	801672c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 801651a:	6843      	ldr	r3, [r0, #4]
 801651c:	f104 0118 	add.w	r1, r4, #24
 8016520:	4628      	mov	r0, r5
 8016522:	68db      	ldr	r3, [r3, #12]
 8016524:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016528:	4718      	bx	r3
 801652a:	4608      	mov	r0, r1
 801652c:	bd70      	pop	{r4, r5, r6, pc}
 801652e:	bf00      	nop

08016530 <_Pose__cdr_serialize>:
 8016530:	b198      	cbz	r0, 801655a <_Pose__cdr_serialize+0x2a>
 8016532:	b570      	push	{r4, r5, r6, lr}
 8016534:	460d      	mov	r5, r1
 8016536:	4604      	mov	r4, r0
 8016538:	f002 fcce 	bl	8018ed8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 801653c:	6843      	ldr	r3, [r0, #4]
 801653e:	4629      	mov	r1, r5
 8016540:	689b      	ldr	r3, [r3, #8]
 8016542:	4620      	mov	r0, r4
 8016544:	4798      	blx	r3
 8016546:	f000 f8f1 	bl	801672c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 801654a:	6843      	ldr	r3, [r0, #4]
 801654c:	4629      	mov	r1, r5
 801654e:	f104 0018 	add.w	r0, r4, #24
 8016552:	689b      	ldr	r3, [r3, #8]
 8016554:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016558:	4718      	bx	r3
 801655a:	4770      	bx	lr

0801655c <_Pose__get_serialized_size>:
 801655c:	b538      	push	{r3, r4, r5, lr}
 801655e:	4604      	mov	r4, r0
 8016560:	b148      	cbz	r0, 8016576 <_Pose__get_serialized_size+0x1a>
 8016562:	2100      	movs	r1, #0
 8016564:	f002 fc2c 	bl	8018dc0 <get_serialized_size_geometry_msgs__msg__Point>
 8016568:	4605      	mov	r5, r0
 801656a:	4601      	mov	r1, r0
 801656c:	f104 0018 	add.w	r0, r4, #24
 8016570:	f000 f828 	bl	80165c4 <get_serialized_size_geometry_msgs__msg__Quaternion>
 8016574:	4428      	add	r0, r5
 8016576:	bd38      	pop	{r3, r4, r5, pc}

08016578 <_Pose__max_serialized_size>:
 8016578:	b510      	push	{r4, lr}
 801657a:	b082      	sub	sp, #8
 801657c:	2301      	movs	r3, #1
 801657e:	2100      	movs	r1, #0
 8016580:	f10d 0007 	add.w	r0, sp, #7
 8016584:	f88d 3007 	strb.w	r3, [sp, #7]
 8016588:	f002 fc8c 	bl	8018ea4 <max_serialized_size_geometry_msgs__msg__Point>
 801658c:	4604      	mov	r4, r0
 801658e:	4601      	mov	r1, r0
 8016590:	f10d 0007 	add.w	r0, sp, #7
 8016594:	f000 f8a8 	bl	80166e8 <max_serialized_size_geometry_msgs__msg__Quaternion>
 8016598:	4420      	add	r0, r4
 801659a:	b002      	add	sp, #8
 801659c:	bd10      	pop	{r4, pc}
 801659e:	bf00      	nop

080165a0 <max_serialized_size_geometry_msgs__msg__Pose>:
 80165a0:	2301      	movs	r3, #1
 80165a2:	b570      	push	{r4, r5, r6, lr}
 80165a4:	7003      	strb	r3, [r0, #0]
 80165a6:	4605      	mov	r5, r0
 80165a8:	460e      	mov	r6, r1
 80165aa:	f002 fc7b 	bl	8018ea4 <max_serialized_size_geometry_msgs__msg__Point>
 80165ae:	4604      	mov	r4, r0
 80165b0:	1831      	adds	r1, r6, r0
 80165b2:	4628      	mov	r0, r5
 80165b4:	f000 f898 	bl	80166e8 <max_serialized_size_geometry_msgs__msg__Quaternion>
 80165b8:	4420      	add	r0, r4
 80165ba:	bd70      	pop	{r4, r5, r6, pc}

080165bc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>:
 80165bc:	4800      	ldr	r0, [pc, #0]	@ (80165c0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x4>)
 80165be:	4770      	bx	lr
 80165c0:	20002c98 	.word	0x20002c98

080165c4 <get_serialized_size_geometry_msgs__msg__Quaternion>:
 80165c4:	b1f0      	cbz	r0, 8016604 <get_serialized_size_geometry_msgs__msg__Quaternion+0x40>
 80165c6:	b570      	push	{r4, r5, r6, lr}
 80165c8:	460d      	mov	r5, r1
 80165ca:	4628      	mov	r0, r5
 80165cc:	2108      	movs	r1, #8
 80165ce:	f7f4 fc93 	bl	800aef8 <ucdr_alignment>
 80165d2:	2108      	movs	r1, #8
 80165d4:	186c      	adds	r4, r5, r1
 80165d6:	4404      	add	r4, r0
 80165d8:	4620      	mov	r0, r4
 80165da:	f7f4 fc8d 	bl	800aef8 <ucdr_alignment>
 80165de:	f100 0608 	add.w	r6, r0, #8
 80165e2:	4426      	add	r6, r4
 80165e4:	2108      	movs	r1, #8
 80165e6:	4630      	mov	r0, r6
 80165e8:	f7f4 fc86 	bl	800aef8 <ucdr_alignment>
 80165ec:	f100 0408 	add.w	r4, r0, #8
 80165f0:	4434      	add	r4, r6
 80165f2:	2108      	movs	r1, #8
 80165f4:	4620      	mov	r0, r4
 80165f6:	f7f4 fc7f 	bl	800aef8 <ucdr_alignment>
 80165fa:	f1c5 0508 	rsb	r5, r5, #8
 80165fe:	4405      	add	r5, r0
 8016600:	1928      	adds	r0, r5, r4
 8016602:	bd70      	pop	{r4, r5, r6, pc}
 8016604:	4770      	bx	lr
 8016606:	bf00      	nop

08016608 <_Quaternion__cdr_deserialize>:
 8016608:	b538      	push	{r3, r4, r5, lr}
 801660a:	460c      	mov	r4, r1
 801660c:	b199      	cbz	r1, 8016636 <_Quaternion__cdr_deserialize+0x2e>
 801660e:	4605      	mov	r5, r0
 8016610:	f7f4 fa94 	bl	800ab3c <ucdr_deserialize_double>
 8016614:	f104 0108 	add.w	r1, r4, #8
 8016618:	4628      	mov	r0, r5
 801661a:	f7f4 fa8f 	bl	800ab3c <ucdr_deserialize_double>
 801661e:	f104 0110 	add.w	r1, r4, #16
 8016622:	4628      	mov	r0, r5
 8016624:	f7f4 fa8a 	bl	800ab3c <ucdr_deserialize_double>
 8016628:	f104 0118 	add.w	r1, r4, #24
 801662c:	4628      	mov	r0, r5
 801662e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016632:	f7f4 ba83 	b.w	800ab3c <ucdr_deserialize_double>
 8016636:	4608      	mov	r0, r1
 8016638:	bd38      	pop	{r3, r4, r5, pc}
 801663a:	bf00      	nop

0801663c <_Quaternion__cdr_serialize>:
 801663c:	b1c0      	cbz	r0, 8016670 <_Quaternion__cdr_serialize+0x34>
 801663e:	b538      	push	{r3, r4, r5, lr}
 8016640:	ed90 0b00 	vldr	d0, [r0]
 8016644:	460d      	mov	r5, r1
 8016646:	4604      	mov	r4, r0
 8016648:	4608      	mov	r0, r1
 801664a:	f7f4 f8e7 	bl	800a81c <ucdr_serialize_double>
 801664e:	ed94 0b02 	vldr	d0, [r4, #8]
 8016652:	4628      	mov	r0, r5
 8016654:	f7f4 f8e2 	bl	800a81c <ucdr_serialize_double>
 8016658:	ed94 0b04 	vldr	d0, [r4, #16]
 801665c:	4628      	mov	r0, r5
 801665e:	f7f4 f8dd 	bl	800a81c <ucdr_serialize_double>
 8016662:	ed94 0b06 	vldr	d0, [r4, #24]
 8016666:	4628      	mov	r0, r5
 8016668:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801666c:	f7f4 b8d6 	b.w	800a81c <ucdr_serialize_double>
 8016670:	4770      	bx	lr
 8016672:	bf00      	nop

08016674 <_Quaternion__get_serialized_size>:
 8016674:	b1d8      	cbz	r0, 80166ae <_Quaternion__get_serialized_size+0x3a>
 8016676:	b538      	push	{r3, r4, r5, lr}
 8016678:	2108      	movs	r1, #8
 801667a:	2000      	movs	r0, #0
 801667c:	f7f4 fc3c 	bl	800aef8 <ucdr_alignment>
 8016680:	f100 0408 	add.w	r4, r0, #8
 8016684:	2108      	movs	r1, #8
 8016686:	4620      	mov	r0, r4
 8016688:	f7f4 fc36 	bl	800aef8 <ucdr_alignment>
 801668c:	f100 0508 	add.w	r5, r0, #8
 8016690:	4425      	add	r5, r4
 8016692:	2108      	movs	r1, #8
 8016694:	4628      	mov	r0, r5
 8016696:	f7f4 fc2f 	bl	800aef8 <ucdr_alignment>
 801669a:	f100 0408 	add.w	r4, r0, #8
 801669e:	442c      	add	r4, r5
 80166a0:	2108      	movs	r1, #8
 80166a2:	4620      	mov	r0, r4
 80166a4:	f7f4 fc28 	bl	800aef8 <ucdr_alignment>
 80166a8:	3008      	adds	r0, #8
 80166aa:	4420      	add	r0, r4
 80166ac:	bd38      	pop	{r3, r4, r5, pc}
 80166ae:	4770      	bx	lr

080166b0 <_Quaternion__max_serialized_size>:
 80166b0:	b538      	push	{r3, r4, r5, lr}
 80166b2:	2108      	movs	r1, #8
 80166b4:	2000      	movs	r0, #0
 80166b6:	f7f4 fc1f 	bl	800aef8 <ucdr_alignment>
 80166ba:	f100 0408 	add.w	r4, r0, #8
 80166be:	2108      	movs	r1, #8
 80166c0:	4620      	mov	r0, r4
 80166c2:	f7f4 fc19 	bl	800aef8 <ucdr_alignment>
 80166c6:	f100 0508 	add.w	r5, r0, #8
 80166ca:	4425      	add	r5, r4
 80166cc:	2108      	movs	r1, #8
 80166ce:	4628      	mov	r0, r5
 80166d0:	f7f4 fc12 	bl	800aef8 <ucdr_alignment>
 80166d4:	f100 0408 	add.w	r4, r0, #8
 80166d8:	442c      	add	r4, r5
 80166da:	2108      	movs	r1, #8
 80166dc:	4620      	mov	r0, r4
 80166de:	f7f4 fc0b 	bl	800aef8 <ucdr_alignment>
 80166e2:	3008      	adds	r0, #8
 80166e4:	4420      	add	r0, r4
 80166e6:	bd38      	pop	{r3, r4, r5, pc}

080166e8 <max_serialized_size_geometry_msgs__msg__Quaternion>:
 80166e8:	b570      	push	{r4, r5, r6, lr}
 80166ea:	2301      	movs	r3, #1
 80166ec:	460c      	mov	r4, r1
 80166ee:	7003      	strb	r3, [r0, #0]
 80166f0:	2108      	movs	r1, #8
 80166f2:	4620      	mov	r0, r4
 80166f4:	f7f4 fc00 	bl	800aef8 <ucdr_alignment>
 80166f8:	2108      	movs	r1, #8
 80166fa:	1863      	adds	r3, r4, r1
 80166fc:	18c5      	adds	r5, r0, r3
 80166fe:	4628      	mov	r0, r5
 8016700:	f7f4 fbfa 	bl	800aef8 <ucdr_alignment>
 8016704:	f100 0608 	add.w	r6, r0, #8
 8016708:	442e      	add	r6, r5
 801670a:	2108      	movs	r1, #8
 801670c:	4630      	mov	r0, r6
 801670e:	f7f4 fbf3 	bl	800aef8 <ucdr_alignment>
 8016712:	f100 0508 	add.w	r5, r0, #8
 8016716:	4435      	add	r5, r6
 8016718:	2108      	movs	r1, #8
 801671a:	4628      	mov	r0, r5
 801671c:	f7f4 fbec 	bl	800aef8 <ucdr_alignment>
 8016720:	f1c4 0408 	rsb	r4, r4, #8
 8016724:	4420      	add	r0, r4
 8016726:	4428      	add	r0, r5
 8016728:	bd70      	pop	{r4, r5, r6, pc}
 801672a:	bf00      	nop

0801672c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>:
 801672c:	4800      	ldr	r0, [pc, #0]	@ (8016730 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x4>)
 801672e:	4770      	bx	lr
 8016730:	20002ccc 	.word	0x20002ccc

08016734 <get_serialized_size_geometry_msgs__msg__Transform>:
 8016734:	b570      	push	{r4, r5, r6, lr}
 8016736:	4604      	mov	r4, r0
 8016738:	b148      	cbz	r0, 801674e <get_serialized_size_geometry_msgs__msg__Transform+0x1a>
 801673a:	460d      	mov	r5, r1
 801673c:	f7f3 f85a 	bl	80097f4 <get_serialized_size_geometry_msgs__msg__Vector3>
 8016740:	4606      	mov	r6, r0
 8016742:	1829      	adds	r1, r5, r0
 8016744:	f104 0018 	add.w	r0, r4, #24
 8016748:	f7ff ff3c 	bl	80165c4 <get_serialized_size_geometry_msgs__msg__Quaternion>
 801674c:	4430      	add	r0, r6
 801674e:	bd70      	pop	{r4, r5, r6, pc}

08016750 <_Transform__cdr_deserialize>:
 8016750:	b570      	push	{r4, r5, r6, lr}
 8016752:	460c      	mov	r4, r1
 8016754:	b189      	cbz	r1, 801677a <_Transform__cdr_deserialize+0x2a>
 8016756:	4605      	mov	r5, r0
 8016758:	f7f3 f8d8 	bl	800990c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 801675c:	6843      	ldr	r3, [r0, #4]
 801675e:	4621      	mov	r1, r4
 8016760:	68db      	ldr	r3, [r3, #12]
 8016762:	4628      	mov	r0, r5
 8016764:	4798      	blx	r3
 8016766:	f7ff ffe1 	bl	801672c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 801676a:	6843      	ldr	r3, [r0, #4]
 801676c:	f104 0118 	add.w	r1, r4, #24
 8016770:	4628      	mov	r0, r5
 8016772:	68db      	ldr	r3, [r3, #12]
 8016774:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016778:	4718      	bx	r3
 801677a:	4608      	mov	r0, r1
 801677c:	bd70      	pop	{r4, r5, r6, pc}
 801677e:	bf00      	nop

08016780 <_Transform__cdr_serialize>:
 8016780:	b198      	cbz	r0, 80167aa <_Transform__cdr_serialize+0x2a>
 8016782:	b570      	push	{r4, r5, r6, lr}
 8016784:	460d      	mov	r5, r1
 8016786:	4604      	mov	r4, r0
 8016788:	f7f3 f8c0 	bl	800990c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 801678c:	6843      	ldr	r3, [r0, #4]
 801678e:	4629      	mov	r1, r5
 8016790:	689b      	ldr	r3, [r3, #8]
 8016792:	4620      	mov	r0, r4
 8016794:	4798      	blx	r3
 8016796:	f7ff ffc9 	bl	801672c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 801679a:	6843      	ldr	r3, [r0, #4]
 801679c:	4629      	mov	r1, r5
 801679e:	f104 0018 	add.w	r0, r4, #24
 80167a2:	689b      	ldr	r3, [r3, #8]
 80167a4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80167a8:	4718      	bx	r3
 80167aa:	4770      	bx	lr

080167ac <_Transform__get_serialized_size>:
 80167ac:	b538      	push	{r3, r4, r5, lr}
 80167ae:	4604      	mov	r4, r0
 80167b0:	b148      	cbz	r0, 80167c6 <_Transform__get_serialized_size+0x1a>
 80167b2:	2100      	movs	r1, #0
 80167b4:	f7f3 f81e 	bl	80097f4 <get_serialized_size_geometry_msgs__msg__Vector3>
 80167b8:	4605      	mov	r5, r0
 80167ba:	4601      	mov	r1, r0
 80167bc:	f104 0018 	add.w	r0, r4, #24
 80167c0:	f7ff ff00 	bl	80165c4 <get_serialized_size_geometry_msgs__msg__Quaternion>
 80167c4:	4428      	add	r0, r5
 80167c6:	bd38      	pop	{r3, r4, r5, pc}

080167c8 <_Transform__max_serialized_size>:
 80167c8:	b510      	push	{r4, lr}
 80167ca:	b082      	sub	sp, #8
 80167cc:	2301      	movs	r3, #1
 80167ce:	2100      	movs	r1, #0
 80167d0:	f10d 0007 	add.w	r0, sp, #7
 80167d4:	f88d 3007 	strb.w	r3, [sp, #7]
 80167d8:	f7f3 f87e 	bl	80098d8 <max_serialized_size_geometry_msgs__msg__Vector3>
 80167dc:	4604      	mov	r4, r0
 80167de:	4601      	mov	r1, r0
 80167e0:	f10d 0007 	add.w	r0, sp, #7
 80167e4:	f7ff ff80 	bl	80166e8 <max_serialized_size_geometry_msgs__msg__Quaternion>
 80167e8:	4420      	add	r0, r4
 80167ea:	b002      	add	sp, #8
 80167ec:	bd10      	pop	{r4, pc}
 80167ee:	bf00      	nop

080167f0 <max_serialized_size_geometry_msgs__msg__Transform>:
 80167f0:	2301      	movs	r3, #1
 80167f2:	b570      	push	{r4, r5, r6, lr}
 80167f4:	7003      	strb	r3, [r0, #0]
 80167f6:	4605      	mov	r5, r0
 80167f8:	460e      	mov	r6, r1
 80167fa:	f7f3 f86d 	bl	80098d8 <max_serialized_size_geometry_msgs__msg__Vector3>
 80167fe:	4604      	mov	r4, r0
 8016800:	1831      	adds	r1, r6, r0
 8016802:	4628      	mov	r0, r5
 8016804:	f7ff ff70 	bl	80166e8 <max_serialized_size_geometry_msgs__msg__Quaternion>
 8016808:	4420      	add	r0, r4
 801680a:	bd70      	pop	{r4, r5, r6, pc}

0801680c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Transform>:
 801680c:	4800      	ldr	r0, [pc, #0]	@ (8016810 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x4>)
 801680e:	4770      	bx	lr
 8016810:	20002d00 	.word	0x20002d00

08016814 <ucdr_serialize_string>:
 8016814:	b538      	push	{r3, r4, r5, lr}
 8016816:	4605      	mov	r5, r0
 8016818:	4608      	mov	r0, r1
 801681a:	460c      	mov	r4, r1
 801681c:	f7e9 fd40 	bl	80002a0 <strlen>
 8016820:	4621      	mov	r1, r4
 8016822:	1c42      	adds	r2, r0, #1
 8016824:	4628      	mov	r0, r5
 8016826:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801682a:	f7f7 baff 	b.w	800de2c <ucdr_serialize_sequence_char>
 801682e:	bf00      	nop

08016830 <ucdr_deserialize_string>:
 8016830:	b500      	push	{lr}
 8016832:	b083      	sub	sp, #12
 8016834:	ab01      	add	r3, sp, #4
 8016836:	f7f7 fb0b 	bl	800de50 <ucdr_deserialize_sequence_char>
 801683a:	b003      	add	sp, #12
 801683c:	f85d fb04 	ldr.w	pc, [sp], #4

08016840 <get_custom_error>:
 8016840:	4b01      	ldr	r3, [pc, #4]	@ (8016848 <get_custom_error+0x8>)
 8016842:	7818      	ldrb	r0, [r3, #0]
 8016844:	4770      	bx	lr
 8016846:	bf00      	nop
 8016848:	2001134a 	.word	0x2001134a

0801684c <recv_custom_msg>:
 801684c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016850:	b089      	sub	sp, #36	@ 0x24
 8016852:	4693      	mov	fp, r2
 8016854:	f890 2200 	ldrb.w	r2, [r0, #512]	@ 0x200
 8016858:	9104      	str	r1, [sp, #16]
 801685a:	2100      	movs	r1, #0
 801685c:	f8d0 5274 	ldr.w	r5, [r0, #628]	@ 0x274
 8016860:	9305      	str	r3, [sp, #20]
 8016862:	4604      	mov	r4, r0
 8016864:	f88d 101e 	strb.w	r1, [sp, #30]
 8016868:	b332      	cbz	r2, 80168b8 <recv_custom_msg+0x6c>
 801686a:	f200 2a02 	addw	sl, r0, #514	@ 0x202
 801686e:	f10d 091f 	add.w	r9, sp, #31
 8016872:	f10d 0814 	add.w	r8, sp, #20
 8016876:	f10d 071e 	add.w	r7, sp, #30
 801687a:	f44f 7600 	mov.w	r6, #512	@ 0x200
 801687e:	e004      	b.n	801688a <recv_custom_msg+0x3e>
 8016880:	9b05      	ldr	r3, [sp, #20]
 8016882:	2b00      	cmp	r3, #0
 8016884:	dd10      	ble.n	80168a8 <recv_custom_msg+0x5c>
 8016886:	f8d4 5274 	ldr.w	r5, [r4, #628]	@ 0x274
 801688a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 801688e:	e9cd 6700 	strd	r6, r7, [sp]
 8016892:	4623      	mov	r3, r4
 8016894:	4622      	mov	r2, r4
 8016896:	4629      	mov	r1, r5
 8016898:	4650      	mov	r0, sl
 801689a:	f001 f8f9 	bl	8017a90 <uxr_read_framed_msg>
 801689e:	2800      	cmp	r0, #0
 80168a0:	d0ee      	beq.n	8016880 <recv_custom_msg+0x34>
 80168a2:	f89d 301e 	ldrb.w	r3, [sp, #30]
 80168a6:	b1a3      	cbz	r3, 80168d2 <recv_custom_msg+0x86>
 80168a8:	4b0e      	ldr	r3, [pc, #56]	@ (80168e4 <recv_custom_msg+0x98>)
 80168aa:	f89d 201f 	ldrb.w	r2, [sp, #31]
 80168ae:	701a      	strb	r2, [r3, #0]
 80168b0:	2000      	movs	r0, #0
 80168b2:	b009      	add	sp, #36	@ 0x24
 80168b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80168b8:	f10d 021f 	add.w	r2, sp, #31
 80168bc:	9200      	str	r2, [sp, #0]
 80168be:	4601      	mov	r1, r0
 80168c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80168c4:	47a8      	blx	r5
 80168c6:	2800      	cmp	r0, #0
 80168c8:	d0ee      	beq.n	80168a8 <recv_custom_msg+0x5c>
 80168ca:	f89d 301e 	ldrb.w	r3, [sp, #30]
 80168ce:	2b00      	cmp	r3, #0
 80168d0:	d1ea      	bne.n	80168a8 <recv_custom_msg+0x5c>
 80168d2:	9b04      	ldr	r3, [sp, #16]
 80168d4:	f8cb 0000 	str.w	r0, [fp]
 80168d8:	2001      	movs	r0, #1
 80168da:	601c      	str	r4, [r3, #0]
 80168dc:	b009      	add	sp, #36	@ 0x24
 80168de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80168e2:	bf00      	nop
 80168e4:	2001134a 	.word	0x2001134a

080168e8 <send_custom_msg>:
 80168e8:	b570      	push	{r4, r5, r6, lr}
 80168ea:	f890 5200 	ldrb.w	r5, [r0, #512]	@ 0x200
 80168ee:	f8d0 4270 	ldr.w	r4, [r0, #624]	@ 0x270
 80168f2:	b086      	sub	sp, #24
 80168f4:	4616      	mov	r6, r2
 80168f6:	b965      	cbnz	r5, 8016912 <send_custom_msg+0x2a>
 80168f8:	f10d 0317 	add.w	r3, sp, #23
 80168fc:	47a0      	blx	r4
 80168fe:	b108      	cbz	r0, 8016904 <send_custom_msg+0x1c>
 8016900:	42b0      	cmp	r0, r6
 8016902:	d014      	beq.n	801692e <send_custom_msg+0x46>
 8016904:	4b0b      	ldr	r3, [pc, #44]	@ (8016934 <send_custom_msg+0x4c>)
 8016906:	f89d 2017 	ldrb.w	r2, [sp, #23]
 801690a:	701a      	strb	r2, [r3, #0]
 801690c:	2000      	movs	r0, #0
 801690e:	b006      	add	sp, #24
 8016910:	bd70      	pop	{r4, r5, r6, pc}
 8016912:	f10d 0217 	add.w	r2, sp, #23
 8016916:	9202      	str	r2, [sp, #8]
 8016918:	2200      	movs	r2, #0
 801691a:	e9cd 6200 	strd	r6, r2, [sp]
 801691e:	460b      	mov	r3, r1
 8016920:	4602      	mov	r2, r0
 8016922:	4621      	mov	r1, r4
 8016924:	f200 2002 	addw	r0, r0, #514	@ 0x202
 8016928:	f000 fed4 	bl	80176d4 <uxr_write_framed_msg>
 801692c:	e7e7      	b.n	80168fe <send_custom_msg+0x16>
 801692e:	2001      	movs	r0, #1
 8016930:	b006      	add	sp, #24
 8016932:	bd70      	pop	{r4, r5, r6, pc}
 8016934:	2001134a 	.word	0x2001134a

08016938 <uxr_set_custom_transport_callbacks>:
 8016938:	b410      	push	{r4}
 801693a:	9c01      	ldr	r4, [sp, #4]
 801693c:	f8c0 4270 	str.w	r4, [r0, #624]	@ 0x270
 8016940:	e9c0 239a 	strd	r2, r3, [r0, #616]	@ 0x268
 8016944:	9b02      	ldr	r3, [sp, #8]
 8016946:	f880 1200 	strb.w	r1, [r0, #512]	@ 0x200
 801694a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801694e:	f8c0 3274 	str.w	r3, [r0, #628]	@ 0x274
 8016952:	4770      	bx	lr

08016954 <uxr_init_custom_transport>:
 8016954:	b538      	push	{r3, r4, r5, lr}
 8016956:	f8d0 3268 	ldr.w	r3, [r0, #616]	@ 0x268
 801695a:	b303      	cbz	r3, 801699e <uxr_init_custom_transport+0x4a>
 801695c:	f8d0 226c 	ldr.w	r2, [r0, #620]	@ 0x26c
 8016960:	4604      	mov	r4, r0
 8016962:	b1e2      	cbz	r2, 801699e <uxr_init_custom_transport+0x4a>
 8016964:	f8d0 2270 	ldr.w	r2, [r0, #624]	@ 0x270
 8016968:	b1ca      	cbz	r2, 801699e <uxr_init_custom_transport+0x4a>
 801696a:	f8d0 2274 	ldr.w	r2, [r0, #628]	@ 0x274
 801696e:	b1b2      	cbz	r2, 801699e <uxr_init_custom_transport+0x4a>
 8016970:	f8c0 128c 	str.w	r1, [r0, #652]	@ 0x28c
 8016974:	4798      	blx	r3
 8016976:	4605      	mov	r5, r0
 8016978:	b188      	cbz	r0, 801699e <uxr_init_custom_transport+0x4a>
 801697a:	f894 3200 	ldrb.w	r3, [r4, #512]	@ 0x200
 801697e:	b98b      	cbnz	r3, 80169a4 <uxr_init_custom_transport+0x50>
 8016980:	490b      	ldr	r1, [pc, #44]	@ (80169b0 <uxr_init_custom_transport+0x5c>)
 8016982:	4b0c      	ldr	r3, [pc, #48]	@ (80169b4 <uxr_init_custom_transport+0x60>)
 8016984:	4a0c      	ldr	r2, [pc, #48]	@ (80169b8 <uxr_init_custom_transport+0x64>)
 8016986:	f8c4 3280 	str.w	r3, [r4, #640]	@ 0x280
 801698a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801698e:	e9c4 419e 	strd	r4, r1, [r4, #632]	@ 0x278
 8016992:	f8c4 2284 	str.w	r2, [r4, #644]	@ 0x284
 8016996:	f8a4 3288 	strh.w	r3, [r4, #648]	@ 0x288
 801699a:	4628      	mov	r0, r5
 801699c:	bd38      	pop	{r3, r4, r5, pc}
 801699e:	2500      	movs	r5, #0
 80169a0:	4628      	mov	r0, r5
 80169a2:	bd38      	pop	{r3, r4, r5, pc}
 80169a4:	2100      	movs	r1, #0
 80169a6:	f204 2002 	addw	r0, r4, #514	@ 0x202
 80169aa:	f000 fe8d 	bl	80176c8 <uxr_init_framing_io>
 80169ae:	e7e7      	b.n	8016980 <uxr_init_custom_transport+0x2c>
 80169b0:	080168e9 	.word	0x080168e9
 80169b4:	0801684d 	.word	0x0801684d
 80169b8:	08016841 	.word	0x08016841

080169bc <uxr_close_custom_transport>:
 80169bc:	f8d0 326c 	ldr.w	r3, [r0, #620]	@ 0x26c
 80169c0:	4718      	bx	r3
 80169c2:	bf00      	nop

080169c4 <uxr_init_input_best_effort_stream>:
 80169c4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80169c8:	8003      	strh	r3, [r0, #0]
 80169ca:	4770      	bx	lr

080169cc <uxr_reset_input_best_effort_stream>:
 80169cc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80169d0:	8003      	strh	r3, [r0, #0]
 80169d2:	4770      	bx	lr

080169d4 <uxr_receive_best_effort_message>:
 80169d4:	b538      	push	{r3, r4, r5, lr}
 80169d6:	4604      	mov	r4, r0
 80169d8:	8800      	ldrh	r0, [r0, #0]
 80169da:	460d      	mov	r5, r1
 80169dc:	f000 fe5e 	bl	801769c <uxr_seq_num_cmp>
 80169e0:	4603      	mov	r3, r0
 80169e2:	2b00      	cmp	r3, #0
 80169e4:	ea4f 70d0 	mov.w	r0, r0, lsr #31
 80169e8:	bfb8      	it	lt
 80169ea:	8025      	strhlt	r5, [r4, #0]
 80169ec:	bd38      	pop	{r3, r4, r5, pc}
 80169ee:	bf00      	nop

080169f0 <on_full_input_buffer>:
 80169f0:	b570      	push	{r4, r5, r6, lr}
 80169f2:	4605      	mov	r5, r0
 80169f4:	460c      	mov	r4, r1
 80169f6:	682b      	ldr	r3, [r5, #0]
 80169f8:	6809      	ldr	r1, [r1, #0]
 80169fa:	8920      	ldrh	r0, [r4, #8]
 80169fc:	6862      	ldr	r2, [r4, #4]
 80169fe:	fbb2 f2f0 	udiv	r2, r2, r0
 8016a02:	1a5b      	subs	r3, r3, r1
 8016a04:	fbb3 f3f2 	udiv	r3, r3, r2
 8016a08:	3301      	adds	r3, #1
 8016a0a:	b29b      	uxth	r3, r3
 8016a0c:	fbb3 f6f0 	udiv	r6, r3, r0
 8016a10:	fb00 3316 	mls	r3, r0, r6, r3
 8016a14:	b29b      	uxth	r3, r3
 8016a16:	fb02 f303 	mul.w	r3, r2, r3
 8016a1a:	1d18      	adds	r0, r3, #4
 8016a1c:	4408      	add	r0, r1
 8016a1e:	7d26      	ldrb	r6, [r4, #20]
 8016a20:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8016a24:	b116      	cbz	r6, 8016a2c <on_full_input_buffer+0x3c>
 8016a26:	2600      	movs	r6, #0
 8016a28:	f840 6c04 	str.w	r6, [r0, #-4]
 8016a2c:	2a03      	cmp	r2, #3
 8016a2e:	d801      	bhi.n	8016a34 <on_full_input_buffer+0x44>
 8016a30:	2001      	movs	r0, #1
 8016a32:	bd70      	pop	{r4, r5, r6, pc}
 8016a34:	3308      	adds	r3, #8
 8016a36:	4419      	add	r1, r3
 8016a38:	4628      	mov	r0, r5
 8016a3a:	692b      	ldr	r3, [r5, #16]
 8016a3c:	3a04      	subs	r2, #4
 8016a3e:	f7f4 fa4f 	bl	800aee0 <ucdr_init_buffer_origin>
 8016a42:	4628      	mov	r0, r5
 8016a44:	4902      	ldr	r1, [pc, #8]	@ (8016a50 <on_full_input_buffer+0x60>)
 8016a46:	4622      	mov	r2, r4
 8016a48:	f7f4 fa26 	bl	800ae98 <ucdr_set_on_full_buffer_callback>
 8016a4c:	2000      	movs	r0, #0
 8016a4e:	bd70      	pop	{r4, r5, r6, pc}
 8016a50:	080169f1 	.word	0x080169f1

08016a54 <uxr_init_input_reliable_stream>:
 8016a54:	b500      	push	{lr}
 8016a56:	e9c0 1200 	strd	r1, r2, [r0]
 8016a5a:	f04f 0e00 	mov.w	lr, #0
 8016a5e:	9a01      	ldr	r2, [sp, #4]
 8016a60:	8103      	strh	r3, [r0, #8]
 8016a62:	6102      	str	r2, [r0, #16]
 8016a64:	f880 e014 	strb.w	lr, [r0, #20]
 8016a68:	b1d3      	cbz	r3, 8016aa0 <uxr_init_input_reliable_stream+0x4c>
 8016a6a:	f8c1 e000 	str.w	lr, [r1]
 8016a6e:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8016a72:	f1bc 0f01 	cmp.w	ip, #1
 8016a76:	d913      	bls.n	8016aa0 <uxr_init_input_reliable_stream+0x4c>
 8016a78:	2301      	movs	r3, #1
 8016a7a:	fbb3 f1fc 	udiv	r1, r3, ip
 8016a7e:	fb0c 3111 	mls	r1, ip, r1, r3
 8016a82:	b289      	uxth	r1, r1
 8016a84:	6842      	ldr	r2, [r0, #4]
 8016a86:	fbb2 f2fc 	udiv	r2, r2, ip
 8016a8a:	fb01 f202 	mul.w	r2, r1, r2
 8016a8e:	6801      	ldr	r1, [r0, #0]
 8016a90:	f841 e002 	str.w	lr, [r1, r2]
 8016a94:	3301      	adds	r3, #1
 8016a96:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8016a9a:	b29b      	uxth	r3, r3
 8016a9c:	459c      	cmp	ip, r3
 8016a9e:	d8ec      	bhi.n	8016a7a <uxr_init_input_reliable_stream+0x26>
 8016aa0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8016aa4:	60c3      	str	r3, [r0, #12]
 8016aa6:	f85d fb04 	ldr.w	pc, [sp], #4
 8016aaa:	bf00      	nop

08016aac <uxr_reset_input_reliable_stream>:
 8016aac:	8901      	ldrh	r1, [r0, #8]
 8016aae:	b1e9      	cbz	r1, 8016aec <uxr_reset_input_reliable_stream+0x40>
 8016ab0:	f04f 0c00 	mov.w	ip, #0
 8016ab4:	b500      	push	{lr}
 8016ab6:	4663      	mov	r3, ip
 8016ab8:	46e6      	mov	lr, ip
 8016aba:	fbb3 f2f1 	udiv	r2, r3, r1
 8016abe:	fb01 3312 	mls	r3, r1, r2, r3
 8016ac2:	b29b      	uxth	r3, r3
 8016ac4:	6842      	ldr	r2, [r0, #4]
 8016ac6:	fbb2 f2f1 	udiv	r2, r2, r1
 8016aca:	fb03 f202 	mul.w	r2, r3, r2
 8016ace:	6803      	ldr	r3, [r0, #0]
 8016ad0:	f843 e002 	str.w	lr, [r3, r2]
 8016ad4:	f10c 0c01 	add.w	ip, ip, #1
 8016ad8:	8901      	ldrh	r1, [r0, #8]
 8016ada:	fa1f f38c 	uxth.w	r3, ip
 8016ade:	4299      	cmp	r1, r3
 8016ae0:	d8eb      	bhi.n	8016aba <uxr_reset_input_reliable_stream+0xe>
 8016ae2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8016ae6:	60c3      	str	r3, [r0, #12]
 8016ae8:	f85d fb04 	ldr.w	pc, [sp], #4
 8016aec:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8016af0:	60c3      	str	r3, [r0, #12]
 8016af2:	4770      	bx	lr

08016af4 <uxr_receive_reliable_message>:
 8016af4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016af8:	4604      	mov	r4, r0
 8016afa:	460d      	mov	r5, r1
 8016afc:	8901      	ldrh	r1, [r0, #8]
 8016afe:	8980      	ldrh	r0, [r0, #12]
 8016b00:	4690      	mov	r8, r2
 8016b02:	461f      	mov	r7, r3
 8016b04:	f000 fdc2 	bl	801768c <uxr_seq_num_add>
 8016b08:	4629      	mov	r1, r5
 8016b0a:	4606      	mov	r6, r0
 8016b0c:	89a0      	ldrh	r0, [r4, #12]
 8016b0e:	f000 fdc5 	bl	801769c <uxr_seq_num_cmp>
 8016b12:	2800      	cmp	r0, #0
 8016b14:	db0a      	blt.n	8016b2c <uxr_receive_reliable_message+0x38>
 8016b16:	2600      	movs	r6, #0
 8016b18:	89e0      	ldrh	r0, [r4, #14]
 8016b1a:	4629      	mov	r1, r5
 8016b1c:	f000 fdbe 	bl	801769c <uxr_seq_num_cmp>
 8016b20:	2800      	cmp	r0, #0
 8016b22:	bfb8      	it	lt
 8016b24:	81e5      	strhlt	r5, [r4, #14]
 8016b26:	4630      	mov	r0, r6
 8016b28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016b2c:	4630      	mov	r0, r6
 8016b2e:	4629      	mov	r1, r5
 8016b30:	f000 fdb4 	bl	801769c <uxr_seq_num_cmp>
 8016b34:	2800      	cmp	r0, #0
 8016b36:	dbee      	blt.n	8016b16 <uxr_receive_reliable_message+0x22>
 8016b38:	6923      	ldr	r3, [r4, #16]
 8016b3a:	4640      	mov	r0, r8
 8016b3c:	4798      	blx	r3
 8016b3e:	2101      	movs	r1, #1
 8016b40:	4606      	mov	r6, r0
 8016b42:	89a0      	ldrh	r0, [r4, #12]
 8016b44:	f000 fda2 	bl	801768c <uxr_seq_num_add>
 8016b48:	b90e      	cbnz	r6, 8016b4e <uxr_receive_reliable_message+0x5a>
 8016b4a:	4285      	cmp	r5, r0
 8016b4c:	d046      	beq.n	8016bdc <uxr_receive_reliable_message+0xe8>
 8016b4e:	8921      	ldrh	r1, [r4, #8]
 8016b50:	fbb5 f2f1 	udiv	r2, r5, r1
 8016b54:	fb01 5212 	mls	r2, r1, r2, r5
 8016b58:	b292      	uxth	r2, r2
 8016b5a:	6863      	ldr	r3, [r4, #4]
 8016b5c:	6820      	ldr	r0, [r4, #0]
 8016b5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8016b62:	fb02 f303 	mul.w	r3, r2, r3
 8016b66:	3304      	adds	r3, #4
 8016b68:	4418      	add	r0, r3
 8016b6a:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8016b6e:	2b00      	cmp	r3, #0
 8016b70:	d1d1      	bne.n	8016b16 <uxr_receive_reliable_message+0x22>
 8016b72:	4641      	mov	r1, r8
 8016b74:	463a      	mov	r2, r7
 8016b76:	f003 f840 	bl	8019bfa <memcpy>
 8016b7a:	8921      	ldrh	r1, [r4, #8]
 8016b7c:	fbb5 f2f1 	udiv	r2, r5, r1
 8016b80:	fb01 5212 	mls	r2, r1, r2, r5
 8016b84:	b292      	uxth	r2, r2
 8016b86:	6863      	ldr	r3, [r4, #4]
 8016b88:	fbb3 f3f1 	udiv	r3, r3, r1
 8016b8c:	fb02 f303 	mul.w	r3, r2, r3
 8016b90:	6822      	ldr	r2, [r4, #0]
 8016b92:	50d7      	str	r7, [r2, r3]
 8016b94:	9a06      	ldr	r2, [sp, #24]
 8016b96:	2301      	movs	r3, #1
 8016b98:	7013      	strb	r3, [r2, #0]
 8016b9a:	2e00      	cmp	r6, #0
 8016b9c:	d0bb      	beq.n	8016b16 <uxr_receive_reliable_message+0x22>
 8016b9e:	89a6      	ldrh	r6, [r4, #12]
 8016ba0:	2101      	movs	r1, #1
 8016ba2:	4630      	mov	r0, r6
 8016ba4:	f000 fd72 	bl	801768c <uxr_seq_num_add>
 8016ba8:	8921      	ldrh	r1, [r4, #8]
 8016baa:	fbb0 f2f1 	udiv	r2, r0, r1
 8016bae:	fb01 0212 	mls	r2, r1, r2, r0
 8016bb2:	b292      	uxth	r2, r2
 8016bb4:	6863      	ldr	r3, [r4, #4]
 8016bb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8016bba:	4606      	mov	r6, r0
 8016bbc:	fb02 f303 	mul.w	r3, r2, r3
 8016bc0:	6820      	ldr	r0, [r4, #0]
 8016bc2:	3304      	adds	r3, #4
 8016bc4:	4418      	add	r0, r3
 8016bc6:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8016bca:	2b00      	cmp	r3, #0
 8016bcc:	d0a3      	beq.n	8016b16 <uxr_receive_reliable_message+0x22>
 8016bce:	6923      	ldr	r3, [r4, #16]
 8016bd0:	4798      	blx	r3
 8016bd2:	2802      	cmp	r0, #2
 8016bd4:	d005      	beq.n	8016be2 <uxr_receive_reliable_message+0xee>
 8016bd6:	2801      	cmp	r0, #1
 8016bd8:	d0e2      	beq.n	8016ba0 <uxr_receive_reliable_message+0xac>
 8016bda:	e79c      	b.n	8016b16 <uxr_receive_reliable_message+0x22>
 8016bdc:	9b06      	ldr	r3, [sp, #24]
 8016bde:	81a5      	strh	r5, [r4, #12]
 8016be0:	701e      	strb	r6, [r3, #0]
 8016be2:	2601      	movs	r6, #1
 8016be4:	e798      	b.n	8016b18 <uxr_receive_reliable_message+0x24>
 8016be6:	bf00      	nop

08016be8 <uxr_next_input_reliable_buffer_available>:
 8016be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016bec:	4604      	mov	r4, r0
 8016bee:	460f      	mov	r7, r1
 8016bf0:	8980      	ldrh	r0, [r0, #12]
 8016bf2:	2101      	movs	r1, #1
 8016bf4:	4690      	mov	r8, r2
 8016bf6:	f000 fd49 	bl	801768c <uxr_seq_num_add>
 8016bfa:	8921      	ldrh	r1, [r4, #8]
 8016bfc:	fbb0 f2f1 	udiv	r2, r0, r1
 8016c00:	fb01 0212 	mls	r2, r1, r2, r0
 8016c04:	b292      	uxth	r2, r2
 8016c06:	6863      	ldr	r3, [r4, #4]
 8016c08:	6826      	ldr	r6, [r4, #0]
 8016c0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8016c0e:	fb02 f303 	mul.w	r3, r2, r3
 8016c12:	3304      	adds	r3, #4
 8016c14:	441e      	add	r6, r3
 8016c16:	f856 9c04 	ldr.w	r9, [r6, #-4]
 8016c1a:	f1b9 0f00 	cmp.w	r9, #0
 8016c1e:	d023      	beq.n	8016c68 <uxr_next_input_reliable_buffer_available+0x80>
 8016c20:	6923      	ldr	r3, [r4, #16]
 8016c22:	4605      	mov	r5, r0
 8016c24:	4630      	mov	r0, r6
 8016c26:	4798      	blx	r3
 8016c28:	4682      	mov	sl, r0
 8016c2a:	b300      	cbz	r0, 8016c6e <uxr_next_input_reliable_buffer_available+0x86>
 8016c2c:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 8016c30:	2101      	movs	r1, #1
 8016c32:	4650      	mov	r0, sl
 8016c34:	f000 fd2a 	bl	801768c <uxr_seq_num_add>
 8016c38:	8921      	ldrh	r1, [r4, #8]
 8016c3a:	fbb0 f2f1 	udiv	r2, r0, r1
 8016c3e:	4682      	mov	sl, r0
 8016c40:	fb01 0212 	mls	r2, r1, r2, r0
 8016c44:	e9d4 0300 	ldrd	r0, r3, [r4]
 8016c48:	b292      	uxth	r2, r2
 8016c4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8016c4e:	fb02 f303 	mul.w	r3, r2, r3
 8016c52:	3304      	adds	r3, #4
 8016c54:	4418      	add	r0, r3
 8016c56:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8016c5a:	b12b      	cbz	r3, 8016c68 <uxr_next_input_reliable_buffer_available+0x80>
 8016c5c:	6923      	ldr	r3, [r4, #16]
 8016c5e:	4798      	blx	r3
 8016c60:	2802      	cmp	r0, #2
 8016c62:	d01b      	beq.n	8016c9c <uxr_next_input_reliable_buffer_available+0xb4>
 8016c64:	2801      	cmp	r0, #1
 8016c66:	d0e3      	beq.n	8016c30 <uxr_next_input_reliable_buffer_available+0x48>
 8016c68:	2000      	movs	r0, #0
 8016c6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016c6e:	464a      	mov	r2, r9
 8016c70:	4631      	mov	r1, r6
 8016c72:	4638      	mov	r0, r7
 8016c74:	f7f4 f93c 	bl	800aef0 <ucdr_init_buffer>
 8016c78:	8921      	ldrh	r1, [r4, #8]
 8016c7a:	fbb5 f2f1 	udiv	r2, r5, r1
 8016c7e:	fb01 5212 	mls	r2, r1, r2, r5
 8016c82:	b292      	uxth	r2, r2
 8016c84:	6863      	ldr	r3, [r4, #4]
 8016c86:	fbb3 f3f1 	udiv	r3, r3, r1
 8016c8a:	fb02 f303 	mul.w	r3, r2, r3
 8016c8e:	6822      	ldr	r2, [r4, #0]
 8016c90:	f842 a003 	str.w	sl, [r2, r3]
 8016c94:	81a5      	strh	r5, [r4, #12]
 8016c96:	2001      	movs	r0, #1
 8016c98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016c9c:	eb06 0108 	add.w	r1, r6, r8
 8016ca0:	8926      	ldrh	r6, [r4, #8]
 8016ca2:	fbb5 f0f6 	udiv	r0, r5, r6
 8016ca6:	fb06 5010 	mls	r0, r6, r0, r5
 8016caa:	b280      	uxth	r0, r0
 8016cac:	6863      	ldr	r3, [r4, #4]
 8016cae:	fbb3 f3f6 	udiv	r3, r3, r6
 8016cb2:	fb00 f303 	mul.w	r3, r0, r3
 8016cb6:	6820      	ldr	r0, [r4, #0]
 8016cb8:	2500      	movs	r5, #0
 8016cba:	50c5      	str	r5, [r0, r3]
 8016cbc:	eba9 0208 	sub.w	r2, r9, r8
 8016cc0:	4638      	mov	r0, r7
 8016cc2:	f7f4 f915 	bl	800aef0 <ucdr_init_buffer>
 8016cc6:	4903      	ldr	r1, [pc, #12]	@ (8016cd4 <uxr_next_input_reliable_buffer_available+0xec>)
 8016cc8:	4622      	mov	r2, r4
 8016cca:	4638      	mov	r0, r7
 8016ccc:	f7f4 f8e4 	bl	800ae98 <ucdr_set_on_full_buffer_callback>
 8016cd0:	4655      	mov	r5, sl
 8016cd2:	e7df      	b.n	8016c94 <uxr_next_input_reliable_buffer_available+0xac>
 8016cd4:	080169f1 	.word	0x080169f1

08016cd8 <uxr_process_heartbeat>:
 8016cd8:	b538      	push	{r3, r4, r5, lr}
 8016cda:	4611      	mov	r1, r2
 8016cdc:	4604      	mov	r4, r0
 8016cde:	89c0      	ldrh	r0, [r0, #14]
 8016ce0:	4615      	mov	r5, r2
 8016ce2:	f000 fcdb 	bl	801769c <uxr_seq_num_cmp>
 8016ce6:	2800      	cmp	r0, #0
 8016ce8:	bfb8      	it	lt
 8016cea:	81e5      	strhlt	r5, [r4, #14]
 8016cec:	bd38      	pop	{r3, r4, r5, pc}
 8016cee:	bf00      	nop

08016cf0 <uxr_compute_acknack>:
 8016cf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016cf4:	8903      	ldrh	r3, [r0, #8]
 8016cf6:	8985      	ldrh	r5, [r0, #12]
 8016cf8:	4604      	mov	r4, r0
 8016cfa:	460e      	mov	r6, r1
 8016cfc:	2b00      	cmp	r3, #0
 8016cfe:	d048      	beq.n	8016d92 <uxr_compute_acknack+0xa2>
 8016d00:	4628      	mov	r0, r5
 8016d02:	2701      	movs	r7, #1
 8016d04:	e003      	b.n	8016d0e <uxr_compute_acknack+0x1e>
 8016d06:	4567      	cmp	r7, ip
 8016d08:	d243      	bcs.n	8016d92 <uxr_compute_acknack+0xa2>
 8016d0a:	89a0      	ldrh	r0, [r4, #12]
 8016d0c:	3701      	adds	r7, #1
 8016d0e:	b2b9      	uxth	r1, r7
 8016d10:	f000 fcbc 	bl	801768c <uxr_seq_num_add>
 8016d14:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8016d18:	fbb0 f2fc 	udiv	r2, r0, ip
 8016d1c:	e9d4 1300 	ldrd	r1, r3, [r4]
 8016d20:	fb0c 0212 	mls	r2, ip, r2, r0
 8016d24:	b292      	uxth	r2, r2
 8016d26:	fbb3 f3fc 	udiv	r3, r3, ip
 8016d2a:	fb02 f303 	mul.w	r3, r2, r3
 8016d2e:	58cb      	ldr	r3, [r1, r3]
 8016d30:	2b00      	cmp	r3, #0
 8016d32:	d1e8      	bne.n	8016d06 <uxr_compute_acknack+0x16>
 8016d34:	8030      	strh	r0, [r6, #0]
 8016d36:	2101      	movs	r1, #1
 8016d38:	89e5      	ldrh	r5, [r4, #14]
 8016d3a:	f000 fcab 	bl	8017694 <uxr_seq_num_sub>
 8016d3e:	4601      	mov	r1, r0
 8016d40:	4628      	mov	r0, r5
 8016d42:	f000 fca7 	bl	8017694 <uxr_seq_num_sub>
 8016d46:	4605      	mov	r5, r0
 8016d48:	4607      	mov	r7, r0
 8016d4a:	b1f8      	cbz	r0, 8016d8c <uxr_compute_acknack+0x9c>
 8016d4c:	f04f 0900 	mov.w	r9, #0
 8016d50:	464d      	mov	r5, r9
 8016d52:	f04f 0801 	mov.w	r8, #1
 8016d56:	fa1f f189 	uxth.w	r1, r9
 8016d5a:	8830      	ldrh	r0, [r6, #0]
 8016d5c:	f000 fc96 	bl	801768c <uxr_seq_num_add>
 8016d60:	8921      	ldrh	r1, [r4, #8]
 8016d62:	fbb0 f3f1 	udiv	r3, r0, r1
 8016d66:	fb03 0011 	mls	r0, r3, r1, r0
 8016d6a:	e9d4 2300 	ldrd	r2, r3, [r4]
 8016d6e:	b280      	uxth	r0, r0
 8016d70:	fbb3 f3f1 	udiv	r3, r3, r1
 8016d74:	fb00 f303 	mul.w	r3, r0, r3
 8016d78:	fa08 f109 	lsl.w	r1, r8, r9
 8016d7c:	58d3      	ldr	r3, [r2, r3]
 8016d7e:	f109 0901 	add.w	r9, r9, #1
 8016d82:	b90b      	cbnz	r3, 8016d88 <uxr_compute_acknack+0x98>
 8016d84:	4329      	orrs	r1, r5
 8016d86:	b28d      	uxth	r5, r1
 8016d88:	454f      	cmp	r7, r9
 8016d8a:	d1e4      	bne.n	8016d56 <uxr_compute_acknack+0x66>
 8016d8c:	4628      	mov	r0, r5
 8016d8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016d92:	4628      	mov	r0, r5
 8016d94:	e7ce      	b.n	8016d34 <uxr_compute_acknack+0x44>
 8016d96:	bf00      	nop

08016d98 <uxr_init_output_best_effort_stream>:
 8016d98:	f64f 7cff 	movw	ip, #65535	@ 0xffff
 8016d9c:	e9c0 3201 	strd	r3, r2, [r0, #4]
 8016da0:	6001      	str	r1, [r0, #0]
 8016da2:	7303      	strb	r3, [r0, #12]
 8016da4:	f8a0 c00e 	strh.w	ip, [r0, #14]
 8016da8:	4770      	bx	lr
 8016daa:	bf00      	nop

08016dac <uxr_reset_output_best_effort_stream>:
 8016dac:	7b02      	ldrb	r2, [r0, #12]
 8016dae:	6042      	str	r2, [r0, #4]
 8016db0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8016db4:	81c3      	strh	r3, [r0, #14]
 8016db6:	4770      	bx	lr

08016db8 <uxr_prepare_best_effort_buffer_to_write>:
 8016db8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016dba:	4604      	mov	r4, r0
 8016dbc:	b083      	sub	sp, #12
 8016dbe:	6840      	ldr	r0, [r0, #4]
 8016dc0:	460d      	mov	r5, r1
 8016dc2:	4616      	mov	r6, r2
 8016dc4:	f7f8 fc9a 	bl	800f6fc <uxr_submessage_padding>
 8016dc8:	6863      	ldr	r3, [r4, #4]
 8016dca:	4418      	add	r0, r3
 8016dcc:	68a3      	ldr	r3, [r4, #8]
 8016dce:	1942      	adds	r2, r0, r5
 8016dd0:	4293      	cmp	r3, r2
 8016dd2:	bf2c      	ite	cs
 8016dd4:	2701      	movcs	r7, #1
 8016dd6:	2700      	movcc	r7, #0
 8016dd8:	d202      	bcs.n	8016de0 <uxr_prepare_best_effort_buffer_to_write+0x28>
 8016dda:	4638      	mov	r0, r7
 8016ddc:	b003      	add	sp, #12
 8016dde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016de0:	9000      	str	r0, [sp, #0]
 8016de2:	6821      	ldr	r1, [r4, #0]
 8016de4:	4630      	mov	r0, r6
 8016de6:	2300      	movs	r3, #0
 8016de8:	f7f4 f870 	bl	800aecc <ucdr_init_buffer_origin_offset>
 8016dec:	6863      	ldr	r3, [r4, #4]
 8016dee:	4638      	mov	r0, r7
 8016df0:	442b      	add	r3, r5
 8016df2:	6063      	str	r3, [r4, #4]
 8016df4:	b003      	add	sp, #12
 8016df6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08016df8 <uxr_prepare_best_effort_buffer_to_send>:
 8016df8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016dfc:	4604      	mov	r4, r0
 8016dfe:	461d      	mov	r5, r3
 8016e00:	6840      	ldr	r0, [r0, #4]
 8016e02:	7b23      	ldrb	r3, [r4, #12]
 8016e04:	4298      	cmp	r0, r3
 8016e06:	bf8c      	ite	hi
 8016e08:	2601      	movhi	r6, #1
 8016e0a:	2600      	movls	r6, #0
 8016e0c:	d802      	bhi.n	8016e14 <uxr_prepare_best_effort_buffer_to_send+0x1c>
 8016e0e:	4630      	mov	r0, r6
 8016e10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016e14:	4688      	mov	r8, r1
 8016e16:	89e0      	ldrh	r0, [r4, #14]
 8016e18:	2101      	movs	r1, #1
 8016e1a:	4617      	mov	r7, r2
 8016e1c:	f000 fc36 	bl	801768c <uxr_seq_num_add>
 8016e20:	6823      	ldr	r3, [r4, #0]
 8016e22:	81e0      	strh	r0, [r4, #14]
 8016e24:	8028      	strh	r0, [r5, #0]
 8016e26:	f8c8 3000 	str.w	r3, [r8]
 8016e2a:	6863      	ldr	r3, [r4, #4]
 8016e2c:	603b      	str	r3, [r7, #0]
 8016e2e:	7b23      	ldrb	r3, [r4, #12]
 8016e30:	6063      	str	r3, [r4, #4]
 8016e32:	4630      	mov	r0, r6
 8016e34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08016e38 <on_full_output_buffer>:
 8016e38:	b538      	push	{r3, r4, r5, lr}
 8016e3a:	460c      	mov	r4, r1
 8016e3c:	6803      	ldr	r3, [r0, #0]
 8016e3e:	6809      	ldr	r1, [r1, #0]
 8016e40:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8016e44:	6862      	ldr	r2, [r4, #4]
 8016e46:	fbb2 f2fc 	udiv	r2, r2, ip
 8016e4a:	1a5b      	subs	r3, r3, r1
 8016e4c:	fbb3 f3f2 	udiv	r3, r3, r2
 8016e50:	3301      	adds	r3, #1
 8016e52:	b29b      	uxth	r3, r3
 8016e54:	fbb3 fefc 	udiv	lr, r3, ip
 8016e58:	fb0c 331e 	mls	r3, ip, lr, r3
 8016e5c:	b29b      	uxth	r3, r3
 8016e5e:	fb02 f303 	mul.w	r3, r2, r3
 8016e62:	f894 c00c 	ldrb.w	ip, [r4, #12]
 8016e66:	58ca      	ldr	r2, [r1, r3]
 8016e68:	4463      	add	r3, ip
 8016e6a:	eba2 020c 	sub.w	r2, r2, ip
 8016e6e:	3308      	adds	r3, #8
 8016e70:	4605      	mov	r5, r0
 8016e72:	4419      	add	r1, r3
 8016e74:	3a04      	subs	r2, #4
 8016e76:	6903      	ldr	r3, [r0, #16]
 8016e78:	f7f4 f832 	bl	800aee0 <ucdr_init_buffer_origin>
 8016e7c:	4628      	mov	r0, r5
 8016e7e:	4903      	ldr	r1, [pc, #12]	@ (8016e8c <on_full_output_buffer+0x54>)
 8016e80:	4622      	mov	r2, r4
 8016e82:	f7f4 f809 	bl	800ae98 <ucdr_set_on_full_buffer_callback>
 8016e86:	2000      	movs	r0, #0
 8016e88:	bd38      	pop	{r3, r4, r5, pc}
 8016e8a:	bf00      	nop
 8016e8c:	08016e39 	.word	0x08016e39

08016e90 <uxr_init_output_reliable_stream>:
 8016e90:	b410      	push	{r4}
 8016e92:	f89d c004 	ldrb.w	ip, [sp, #4]
 8016e96:	8103      	strh	r3, [r0, #8]
 8016e98:	e9c0 1200 	strd	r1, r2, [r0]
 8016e9c:	f880 c00c 	strb.w	ip, [r0, #12]
 8016ea0:	b1d3      	cbz	r3, 8016ed8 <uxr_init_output_reliable_stream+0x48>
 8016ea2:	f8c1 c000 	str.w	ip, [r1]
 8016ea6:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8016eaa:	f1bc 0f01 	cmp.w	ip, #1
 8016eae:	d913      	bls.n	8016ed8 <uxr_init_output_reliable_stream+0x48>
 8016eb0:	2301      	movs	r3, #1
 8016eb2:	fbb3 f1fc 	udiv	r1, r3, ip
 8016eb6:	fb0c 3111 	mls	r1, ip, r1, r3
 8016eba:	b289      	uxth	r1, r1
 8016ebc:	6842      	ldr	r2, [r0, #4]
 8016ebe:	6804      	ldr	r4, [r0, #0]
 8016ec0:	fbb2 f2fc 	udiv	r2, r2, ip
 8016ec4:	fb01 f202 	mul.w	r2, r1, r2
 8016ec8:	7b01      	ldrb	r1, [r0, #12]
 8016eca:	50a1      	str	r1, [r4, r2]
 8016ecc:	3301      	adds	r3, #1
 8016ece:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8016ed2:	b29b      	uxth	r3, r3
 8016ed4:	459c      	cmp	ip, r3
 8016ed6:	d8ec      	bhi.n	8016eb2 <uxr_init_output_reliable_stream+0x22>
 8016ed8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016edc:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8016ee0:	e9c0 2306 	strd	r2, r3, [r0, #24]
 8016ee4:	4905      	ldr	r1, [pc, #20]	@ (8016efc <uxr_init_output_reliable_stream+0x6c>)
 8016ee6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016eea:	f8c0 100e 	str.w	r1, [r0, #14]
 8016eee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016ef2:	2300      	movs	r3, #0
 8016ef4:	8242      	strh	r2, [r0, #18]
 8016ef6:	8403      	strh	r3, [r0, #32]
 8016ef8:	4770      	bx	lr
 8016efa:	bf00      	nop
 8016efc:	ffff0000 	.word	0xffff0000

08016f00 <uxr_reset_output_reliable_stream>:
 8016f00:	8901      	ldrh	r1, [r0, #8]
 8016f02:	b1b1      	cbz	r1, 8016f32 <uxr_reset_output_reliable_stream+0x32>
 8016f04:	f04f 0c00 	mov.w	ip, #0
 8016f08:	4663      	mov	r3, ip
 8016f0a:	fbb3 f2f1 	udiv	r2, r3, r1
 8016f0e:	fb01 3312 	mls	r3, r1, r2, r3
 8016f12:	b29b      	uxth	r3, r3
 8016f14:	6842      	ldr	r2, [r0, #4]
 8016f16:	fbb2 f2f1 	udiv	r2, r2, r1
 8016f1a:	6801      	ldr	r1, [r0, #0]
 8016f1c:	fb03 f202 	mul.w	r2, r3, r2
 8016f20:	7b03      	ldrb	r3, [r0, #12]
 8016f22:	508b      	str	r3, [r1, r2]
 8016f24:	f10c 0c01 	add.w	ip, ip, #1
 8016f28:	8901      	ldrh	r1, [r0, #8]
 8016f2a:	fa1f f38c 	uxth.w	r3, ip
 8016f2e:	4299      	cmp	r1, r3
 8016f30:	d8eb      	bhi.n	8016f0a <uxr_reset_output_reliable_stream+0xa>
 8016f32:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016f36:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8016f3a:	e9c0 2306 	strd	r2, r3, [r0, #24]
 8016f3e:	4904      	ldr	r1, [pc, #16]	@ (8016f50 <uxr_reset_output_reliable_stream+0x50>)
 8016f40:	f8c0 100e 	str.w	r1, [r0, #14]
 8016f44:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016f48:	2300      	movs	r3, #0
 8016f4a:	8242      	strh	r2, [r0, #18]
 8016f4c:	8403      	strh	r3, [r0, #32]
 8016f4e:	4770      	bx	lr
 8016f50:	ffff0000 	.word	0xffff0000

08016f54 <uxr_prepare_reliable_buffer_to_write>:
 8016f54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016f58:	4604      	mov	r4, r0
 8016f5a:	b091      	sub	sp, #68	@ 0x44
 8016f5c:	8900      	ldrh	r0, [r0, #8]
 8016f5e:	89e7      	ldrh	r7, [r4, #14]
 8016f60:	6823      	ldr	r3, [r4, #0]
 8016f62:	9204      	str	r2, [sp, #16]
 8016f64:	fbb7 f2f0 	udiv	r2, r7, r0
 8016f68:	fb00 7212 	mls	r2, r0, r2, r7
 8016f6c:	b292      	uxth	r2, r2
 8016f6e:	6865      	ldr	r5, [r4, #4]
 8016f70:	fbb5 f5f0 	udiv	r5, r5, r0
 8016f74:	fb05 3202 	mla	r2, r5, r2, r3
 8016f78:	3204      	adds	r2, #4
 8016f7a:	f852 ac04 	ldr.w	sl, [r2, #-4]
 8016f7e:	f894 b00c 	ldrb.w	fp, [r4, #12]
 8016f82:	9203      	str	r2, [sp, #12]
 8016f84:	4688      	mov	r8, r1
 8016f86:	f1a5 0904 	sub.w	r9, r5, #4
 8016f8a:	2800      	cmp	r0, #0
 8016f8c:	f000 8143 	beq.w	8017216 <uxr_prepare_reliable_buffer_to_write+0x2c2>
 8016f90:	2100      	movs	r1, #0
 8016f92:	460e      	mov	r6, r1
 8016f94:	b28a      	uxth	r2, r1
 8016f96:	fbb2 fcf0 	udiv	ip, r2, r0
 8016f9a:	fb00 221c 	mls	r2, r0, ip, r2
 8016f9e:	b292      	uxth	r2, r2
 8016fa0:	fb05 f202 	mul.w	r2, r5, r2
 8016fa4:	3101      	adds	r1, #1
 8016fa6:	589a      	ldr	r2, [r3, r2]
 8016fa8:	455a      	cmp	r2, fp
 8016faa:	bf04      	itt	eq
 8016fac:	3601      	addeq	r6, #1
 8016fae:	b2b6      	uxtheq	r6, r6
 8016fb0:	4281      	cmp	r1, r0
 8016fb2:	d1ef      	bne.n	8016f94 <uxr_prepare_reliable_buffer_to_write+0x40>
 8016fb4:	4650      	mov	r0, sl
 8016fb6:	2104      	movs	r1, #4
 8016fb8:	9605      	str	r6, [sp, #20]
 8016fba:	f7f3 ff9d 	bl	800aef8 <ucdr_alignment>
 8016fbe:	4482      	add	sl, r0
 8016fc0:	eb0a 0208 	add.w	r2, sl, r8
 8016fc4:	454a      	cmp	r2, r9
 8016fc6:	f240 80ca 	bls.w	801715e <uxr_prepare_reliable_buffer_to_write+0x20a>
 8016fca:	7b22      	ldrb	r2, [r4, #12]
 8016fcc:	4442      	add	r2, r8
 8016fce:	454a      	cmp	r2, r9
 8016fd0:	f240 80b2 	bls.w	8017138 <uxr_prepare_reliable_buffer_to_write+0x1e4>
 8016fd4:	f5cb 427f 	rsb	r2, fp, #65280	@ 0xff00
 8016fd8:	32fc      	adds	r2, #252	@ 0xfc
 8016fda:	fa1f f389 	uxth.w	r3, r9
 8016fde:	441a      	add	r2, r3
 8016fe0:	b292      	uxth	r2, r2
 8016fe2:	fb06 fb02 	mul.w	fp, r6, r2
 8016fe6:	45c3      	cmp	fp, r8
 8016fe8:	9205      	str	r2, [sp, #20]
 8016fea:	9206      	str	r2, [sp, #24]
 8016fec:	f0c0 80b3 	bcc.w	8017156 <uxr_prepare_reliable_buffer_to_write+0x202>
 8016ff0:	f10a 0204 	add.w	r2, sl, #4
 8016ff4:	454a      	cmp	r2, r9
 8016ff6:	f080 80db 	bcs.w	80171b0 <uxr_prepare_reliable_buffer_to_write+0x25c>
 8016ffa:	f1a3 0b04 	sub.w	fp, r3, #4
 8016ffe:	ebab 0b0a 	sub.w	fp, fp, sl
 8017002:	9b05      	ldr	r3, [sp, #20]
 8017004:	fa1f fb8b 	uxth.w	fp, fp
 8017008:	eba8 080b 	sub.w	r8, r8, fp
 801700c:	fbb8 fcf3 	udiv	ip, r8, r3
 8017010:	fb03 831c 	mls	r3, r3, ip, r8
 8017014:	fa1f fc8c 	uxth.w	ip, ip
 8017018:	2b00      	cmp	r3, #0
 801701a:	f040 80c1 	bne.w	80171a0 <uxr_prepare_reliable_buffer_to_write+0x24c>
 801701e:	45b4      	cmp	ip, r6
 8017020:	f200 8099 	bhi.w	8017156 <uxr_prepare_reliable_buffer_to_write+0x202>
 8017024:	f10d 0820 	add.w	r8, sp, #32
 8017028:	f1bc 0f00 	cmp.w	ip, #0
 801702c:	d040      	beq.n	80170b0 <uxr_prepare_reliable_buffer_to_write+0x15c>
 801702e:	f8cd a01c 	str.w	sl, [sp, #28]
 8017032:	2600      	movs	r6, #0
 8017034:	f8dd a014 	ldr.w	sl, [sp, #20]
 8017038:	9505      	str	r5, [sp, #20]
 801703a:	f10d 0820 	add.w	r8, sp, #32
 801703e:	4665      	mov	r5, ip
 8017040:	e000      	b.n	8017044 <uxr_prepare_reliable_buffer_to_write+0xf0>
 8017042:	46d3      	mov	fp, sl
 8017044:	8921      	ldrh	r1, [r4, #8]
 8017046:	fbb7 f2f1 	udiv	r2, r7, r1
 801704a:	fb01 7212 	mls	r2, r1, r2, r7
 801704e:	b292      	uxth	r2, r2
 8017050:	6863      	ldr	r3, [r4, #4]
 8017052:	fbb3 f3f1 	udiv	r3, r3, r1
 8017056:	6821      	ldr	r1, [r4, #0]
 8017058:	fb02 f303 	mul.w	r3, r2, r3
 801705c:	3304      	adds	r3, #4
 801705e:	4419      	add	r1, r3
 8017060:	4640      	mov	r0, r8
 8017062:	f851 2c04 	ldr.w	r2, [r1, #-4]
 8017066:	9200      	str	r2, [sp, #0]
 8017068:	2300      	movs	r3, #0
 801706a:	464a      	mov	r2, r9
 801706c:	f7f3 ff2e 	bl	800aecc <ucdr_init_buffer_origin_offset>
 8017070:	465a      	mov	r2, fp
 8017072:	2300      	movs	r3, #0
 8017074:	210d      	movs	r1, #13
 8017076:	4640      	mov	r0, r8
 8017078:	f7f8 fb00 	bl	800f67c <uxr_buffer_submessage_header>
 801707c:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8017080:	fbb7 f2fc 	udiv	r2, r7, ip
 8017084:	fb0c 7212 	mls	r2, ip, r2, r7
 8017088:	b292      	uxth	r2, r2
 801708a:	6863      	ldr	r3, [r4, #4]
 801708c:	fbb3 f3fc 	udiv	r3, r3, ip
 8017090:	fb02 f303 	mul.w	r3, r2, r3
 8017094:	6822      	ldr	r2, [r4, #0]
 8017096:	4638      	mov	r0, r7
 8017098:	f842 9003 	str.w	r9, [r2, r3]
 801709c:	2101      	movs	r1, #1
 801709e:	f000 faf5 	bl	801768c <uxr_seq_num_add>
 80170a2:	3601      	adds	r6, #1
 80170a4:	42ae      	cmp	r6, r5
 80170a6:	4607      	mov	r7, r0
 80170a8:	d1cb      	bne.n	8017042 <uxr_prepare_reliable_buffer_to_write+0xee>
 80170aa:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80170ae:	9d05      	ldr	r5, [sp, #20]
 80170b0:	8920      	ldrh	r0, [r4, #8]
 80170b2:	fbb7 f1f0 	udiv	r1, r7, r0
 80170b6:	fb00 7111 	mls	r1, r0, r1, r7
 80170ba:	b289      	uxth	r1, r1
 80170bc:	6863      	ldr	r3, [r4, #4]
 80170be:	fbb3 f3f0 	udiv	r3, r3, r0
 80170c2:	fb01 f303 	mul.w	r3, r1, r3
 80170c6:	6821      	ldr	r1, [r4, #0]
 80170c8:	3304      	adds	r3, #4
 80170ca:	4419      	add	r1, r3
 80170cc:	464a      	mov	r2, r9
 80170ce:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80170d2:	9000      	str	r0, [sp, #0]
 80170d4:	2300      	movs	r3, #0
 80170d6:	4640      	mov	r0, r8
 80170d8:	f7f3 fef8 	bl	800aecc <ucdr_init_buffer_origin_offset>
 80170dc:	4640      	mov	r0, r8
 80170de:	f8dd 8018 	ldr.w	r8, [sp, #24]
 80170e2:	2302      	movs	r3, #2
 80170e4:	fa1f f288 	uxth.w	r2, r8
 80170e8:	210d      	movs	r1, #13
 80170ea:	f7f8 fac7 	bl	800f67c <uxr_buffer_submessage_header>
 80170ee:	8926      	ldrh	r6, [r4, #8]
 80170f0:	9b03      	ldr	r3, [sp, #12]
 80170f2:	7b20      	ldrb	r0, [r4, #12]
 80170f4:	f1a5 0208 	sub.w	r2, r5, #8
 80170f8:	f10a 0104 	add.w	r1, sl, #4
 80170fc:	fbb7 f5f6 	udiv	r5, r7, r6
 8017100:	fb06 7515 	mls	r5, r6, r5, r7
 8017104:	440b      	add	r3, r1
 8017106:	b2ad      	uxth	r5, r5
 8017108:	4619      	mov	r1, r3
 801710a:	3004      	adds	r0, #4
 801710c:	6863      	ldr	r3, [r4, #4]
 801710e:	fbb3 f3f6 	udiv	r3, r3, r6
 8017112:	fb05 f303 	mul.w	r3, r5, r3
 8017116:	6825      	ldr	r5, [r4, #0]
 8017118:	4440      	add	r0, r8
 801711a:	50e8      	str	r0, [r5, r3]
 801711c:	9d04      	ldr	r5, [sp, #16]
 801711e:	eba2 020a 	sub.w	r2, r2, sl
 8017122:	4628      	mov	r0, r5
 8017124:	f7f3 fee4 	bl	800aef0 <ucdr_init_buffer>
 8017128:	493c      	ldr	r1, [pc, #240]	@ (801721c <uxr_prepare_reliable_buffer_to_write+0x2c8>)
 801712a:	4622      	mov	r2, r4
 801712c:	4628      	mov	r0, r5
 801712e:	f7f3 feb3 	bl	800ae98 <ucdr_set_on_full_buffer_callback>
 8017132:	81e7      	strh	r7, [r4, #14]
 8017134:	2001      	movs	r0, #1
 8017136:	e00f      	b.n	8017158 <uxr_prepare_reliable_buffer_to_write+0x204>
 8017138:	2101      	movs	r1, #1
 801713a:	89e0      	ldrh	r0, [r4, #14]
 801713c:	f000 faa6 	bl	801768c <uxr_seq_num_add>
 8017140:	8921      	ldrh	r1, [r4, #8]
 8017142:	4605      	mov	r5, r0
 8017144:	8a60      	ldrh	r0, [r4, #18]
 8017146:	f000 faa1 	bl	801768c <uxr_seq_num_add>
 801714a:	4601      	mov	r1, r0
 801714c:	4628      	mov	r0, r5
 801714e:	f000 faa5 	bl	801769c <uxr_seq_num_cmp>
 8017152:	2800      	cmp	r0, #0
 8017154:	dd45      	ble.n	80171e2 <uxr_prepare_reliable_buffer_to_write+0x28e>
 8017156:	2000      	movs	r0, #0
 8017158:	b011      	add	sp, #68	@ 0x44
 801715a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801715e:	8921      	ldrh	r1, [r4, #8]
 8017160:	8a60      	ldrh	r0, [r4, #18]
 8017162:	9205      	str	r2, [sp, #20]
 8017164:	f000 fa92 	bl	801768c <uxr_seq_num_add>
 8017168:	4601      	mov	r1, r0
 801716a:	4638      	mov	r0, r7
 801716c:	f000 fa96 	bl	801769c <uxr_seq_num_cmp>
 8017170:	2800      	cmp	r0, #0
 8017172:	9a05      	ldr	r2, [sp, #20]
 8017174:	dcef      	bgt.n	8017156 <uxr_prepare_reliable_buffer_to_write+0x202>
 8017176:	8926      	ldrh	r6, [r4, #8]
 8017178:	fbb7 f5f6 	udiv	r5, r7, r6
 801717c:	fb06 7515 	mls	r5, r6, r5, r7
 8017180:	b2ad      	uxth	r5, r5
 8017182:	6863      	ldr	r3, [r4, #4]
 8017184:	6824      	ldr	r4, [r4, #0]
 8017186:	fbb3 f3f6 	udiv	r3, r3, r6
 801718a:	fb05 f303 	mul.w	r3, r5, r3
 801718e:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
 8017192:	50e2      	str	r2, [r4, r3]
 8017194:	2300      	movs	r3, #0
 8017196:	f8cd a000 	str.w	sl, [sp]
 801719a:	f7f3 fe97 	bl	800aecc <ucdr_init_buffer_origin_offset>
 801719e:	e7c9      	b.n	8017134 <uxr_prepare_reliable_buffer_to_write+0x1e0>
 80171a0:	f10c 0c01 	add.w	ip, ip, #1
 80171a4:	fa1f fc8c 	uxth.w	ip, ip
 80171a8:	45b4      	cmp	ip, r6
 80171aa:	9306      	str	r3, [sp, #24]
 80171ac:	d8d3      	bhi.n	8017156 <uxr_prepare_reliable_buffer_to_write+0x202>
 80171ae:	e739      	b.n	8017024 <uxr_prepare_reliable_buffer_to_write+0xd0>
 80171b0:	4638      	mov	r0, r7
 80171b2:	2101      	movs	r1, #1
 80171b4:	9307      	str	r3, [sp, #28]
 80171b6:	f000 fa69 	bl	801768c <uxr_seq_num_add>
 80171ba:	8921      	ldrh	r1, [r4, #8]
 80171bc:	6862      	ldr	r2, [r4, #4]
 80171be:	4607      	mov	r7, r0
 80171c0:	fbb0 f0f1 	udiv	r0, r0, r1
 80171c4:	fb01 7010 	mls	r0, r1, r0, r7
 80171c8:	b280      	uxth	r0, r0
 80171ca:	fbb2 f1f1 	udiv	r1, r2, r1
 80171ce:	6822      	ldr	r2, [r4, #0]
 80171d0:	fb00 f101 	mul.w	r1, r0, r1
 80171d4:	3104      	adds	r1, #4
 80171d6:	1853      	adds	r3, r2, r1
 80171d8:	9303      	str	r3, [sp, #12]
 80171da:	f853 ac04 	ldr.w	sl, [r3, #-4]
 80171de:	9b07      	ldr	r3, [sp, #28]
 80171e0:	e70b      	b.n	8016ffa <uxr_prepare_reliable_buffer_to_write+0xa6>
 80171e2:	8921      	ldrh	r1, [r4, #8]
 80171e4:	fbb5 f2f1 	udiv	r2, r5, r1
 80171e8:	fb01 5212 	mls	r2, r1, r2, r5
 80171ec:	b292      	uxth	r2, r2
 80171ee:	6863      	ldr	r3, [r4, #4]
 80171f0:	fbb3 f3f1 	udiv	r3, r3, r1
 80171f4:	6821      	ldr	r1, [r4, #0]
 80171f6:	9804      	ldr	r0, [sp, #16]
 80171f8:	fb02 f303 	mul.w	r3, r2, r3
 80171fc:	3304      	adds	r3, #4
 80171fe:	7b22      	ldrb	r2, [r4, #12]
 8017200:	4419      	add	r1, r3
 8017202:	4442      	add	r2, r8
 8017204:	f841 2c04 	str.w	r2, [r1, #-4]
 8017208:	7b23      	ldrb	r3, [r4, #12]
 801720a:	9300      	str	r3, [sp, #0]
 801720c:	2300      	movs	r3, #0
 801720e:	f7f3 fe5d 	bl	800aecc <ucdr_init_buffer_origin_offset>
 8017212:	81e5      	strh	r5, [r4, #14]
 8017214:	e78e      	b.n	8017134 <uxr_prepare_reliable_buffer_to_write+0x1e0>
 8017216:	4606      	mov	r6, r0
 8017218:	e6cc      	b.n	8016fb4 <uxr_prepare_reliable_buffer_to_write+0x60>
 801721a:	bf00      	nop
 801721c:	08016e39 	.word	0x08016e39

08017220 <uxr_prepare_next_reliable_buffer_to_send>:
 8017220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017222:	4604      	mov	r4, r0
 8017224:	460f      	mov	r7, r1
 8017226:	8a00      	ldrh	r0, [r0, #16]
 8017228:	2101      	movs	r1, #1
 801722a:	4615      	mov	r5, r2
 801722c:	461e      	mov	r6, r3
 801722e:	f000 fa2d 	bl	801768c <uxr_seq_num_add>
 8017232:	8030      	strh	r0, [r6, #0]
 8017234:	8922      	ldrh	r2, [r4, #8]
 8017236:	fbb0 f3f2 	udiv	r3, r0, r2
 801723a:	fb02 0c13 	mls	ip, r2, r3, r0
 801723e:	fa1f fc8c 	uxth.w	ip, ip
 8017242:	6863      	ldr	r3, [r4, #4]
 8017244:	fbb3 f3f2 	udiv	r3, r3, r2
 8017248:	fb0c fc03 	mul.w	ip, ip, r3
 801724c:	6823      	ldr	r3, [r4, #0]
 801724e:	89e1      	ldrh	r1, [r4, #14]
 8017250:	f10c 0c04 	add.w	ip, ip, #4
 8017254:	4463      	add	r3, ip
 8017256:	603b      	str	r3, [r7, #0]
 8017258:	6823      	ldr	r3, [r4, #0]
 801725a:	4463      	add	r3, ip
 801725c:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8017260:	602b      	str	r3, [r5, #0]
 8017262:	f000 fa1b 	bl	801769c <uxr_seq_num_cmp>
 8017266:	2800      	cmp	r0, #0
 8017268:	dd01      	ble.n	801726e <uxr_prepare_next_reliable_buffer_to_send+0x4e>
 801726a:	2000      	movs	r0, #0
 801726c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801726e:	7b23      	ldrb	r3, [r4, #12]
 8017270:	682a      	ldr	r2, [r5, #0]
 8017272:	429a      	cmp	r2, r3
 8017274:	d9f9      	bls.n	801726a <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 8017276:	8a61      	ldrh	r1, [r4, #18]
 8017278:	8a20      	ldrh	r0, [r4, #16]
 801727a:	f000 fa0b 	bl	8017694 <uxr_seq_num_sub>
 801727e:	8923      	ldrh	r3, [r4, #8]
 8017280:	4283      	cmp	r3, r0
 8017282:	d0f2      	beq.n	801726a <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 8017284:	8830      	ldrh	r0, [r6, #0]
 8017286:	89e3      	ldrh	r3, [r4, #14]
 8017288:	8220      	strh	r0, [r4, #16]
 801728a:	4298      	cmp	r0, r3
 801728c:	d001      	beq.n	8017292 <uxr_prepare_next_reliable_buffer_to_send+0x72>
 801728e:	2001      	movs	r0, #1
 8017290:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017292:	2101      	movs	r1, #1
 8017294:	f000 f9fa 	bl	801768c <uxr_seq_num_add>
 8017298:	81e0      	strh	r0, [r4, #14]
 801729a:	e7f8      	b.n	801728e <uxr_prepare_next_reliable_buffer_to_send+0x6e>

0801729c <uxr_update_output_stream_heartbeat_timestamp>:
 801729c:	b570      	push	{r4, r5, r6, lr}
 801729e:	8a01      	ldrh	r1, [r0, #16]
 80172a0:	4604      	mov	r4, r0
 80172a2:	8a40      	ldrh	r0, [r0, #18]
 80172a4:	4615      	mov	r5, r2
 80172a6:	461e      	mov	r6, r3
 80172a8:	f000 f9f8 	bl	801769c <uxr_seq_num_cmp>
 80172ac:	2800      	cmp	r0, #0
 80172ae:	db07      	blt.n	80172c0 <uxr_update_output_stream_heartbeat_timestamp+0x24>
 80172b0:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80172b4:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
 80172b8:	e9c4 5606 	strd	r5, r6, [r4, #24]
 80172bc:	2000      	movs	r0, #0
 80172be:	bd70      	pop	{r4, r5, r6, pc}
 80172c0:	f894 3020 	ldrb.w	r3, [r4, #32]
 80172c4:	b953      	cbnz	r3, 80172dc <uxr_update_output_stream_heartbeat_timestamp+0x40>
 80172c6:	2301      	movs	r3, #1
 80172c8:	f884 3020 	strb.w	r3, [r4, #32]
 80172cc:	3564      	adds	r5, #100	@ 0x64
 80172ce:	f04f 0000 	mov.w	r0, #0
 80172d2:	f146 0600 	adc.w	r6, r6, #0
 80172d6:	e9c4 5606 	strd	r5, r6, [r4, #24]
 80172da:	bd70      	pop	{r4, r5, r6, pc}
 80172dc:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 80172e0:	428d      	cmp	r5, r1
 80172e2:	eb76 0202 	sbcs.w	r2, r6, r2
 80172e6:	dbf1      	blt.n	80172cc <uxr_update_output_stream_heartbeat_timestamp+0x30>
 80172e8:	3301      	adds	r3, #1
 80172ea:	3564      	adds	r5, #100	@ 0x64
 80172ec:	f884 3020 	strb.w	r3, [r4, #32]
 80172f0:	f04f 0001 	mov.w	r0, #1
 80172f4:	f146 0600 	adc.w	r6, r6, #0
 80172f8:	e7ed      	b.n	80172d6 <uxr_update_output_stream_heartbeat_timestamp+0x3a>
 80172fa:	bf00      	nop

080172fc <uxr_begin_output_nack_buffer_it>:
 80172fc:	8a40      	ldrh	r0, [r0, #18]
 80172fe:	4770      	bx	lr

08017300 <uxr_next_reliable_nack_buffer_to_send>:
 8017300:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017304:	f890 8021 	ldrb.w	r8, [r0, #33]	@ 0x21
 8017308:	f1b8 0f00 	cmp.w	r8, #0
 801730c:	d104      	bne.n	8017318 <uxr_next_reliable_nack_buffer_to_send+0x18>
 801730e:	f04f 0800 	mov.w	r8, #0
 8017312:	4640      	mov	r0, r8
 8017314:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017318:	4604      	mov	r4, r0
 801731a:	460e      	mov	r6, r1
 801731c:	8818      	ldrh	r0, [r3, #0]
 801731e:	4617      	mov	r7, r2
 8017320:	461d      	mov	r5, r3
 8017322:	e019      	b.n	8017358 <uxr_next_reliable_nack_buffer_to_send+0x58>
 8017324:	8921      	ldrh	r1, [r4, #8]
 8017326:	8828      	ldrh	r0, [r5, #0]
 8017328:	fbb0 fcf1 	udiv	ip, r0, r1
 801732c:	e9d4 3200 	ldrd	r3, r2, [r4]
 8017330:	fb01 0c1c 	mls	ip, r1, ip, r0
 8017334:	fa1f fc8c 	uxth.w	ip, ip
 8017338:	fbb2 f2f1 	udiv	r2, r2, r1
 801733c:	fb02 fc0c 	mul.w	ip, r2, ip
 8017340:	f10c 0c04 	add.w	ip, ip, #4
 8017344:	4463      	add	r3, ip
 8017346:	6033      	str	r3, [r6, #0]
 8017348:	6823      	ldr	r3, [r4, #0]
 801734a:	4463      	add	r3, ip
 801734c:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8017350:	603b      	str	r3, [r7, #0]
 8017352:	7b22      	ldrb	r2, [r4, #12]
 8017354:	429a      	cmp	r2, r3
 8017356:	d1dc      	bne.n	8017312 <uxr_next_reliable_nack_buffer_to_send+0x12>
 8017358:	2101      	movs	r1, #1
 801735a:	f000 f997 	bl	801768c <uxr_seq_num_add>
 801735e:	8028      	strh	r0, [r5, #0]
 8017360:	8a21      	ldrh	r1, [r4, #16]
 8017362:	f000 f99b 	bl	801769c <uxr_seq_num_cmp>
 8017366:	2800      	cmp	r0, #0
 8017368:	dddc      	ble.n	8017324 <uxr_next_reliable_nack_buffer_to_send+0x24>
 801736a:	2300      	movs	r3, #0
 801736c:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
 8017370:	e7cd      	b.n	801730e <uxr_next_reliable_nack_buffer_to_send+0xe>
 8017372:	bf00      	nop

08017374 <uxr_process_acknack>:
 8017374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017376:	4604      	mov	r4, r0
 8017378:	460e      	mov	r6, r1
 801737a:	4610      	mov	r0, r2
 801737c:	2101      	movs	r1, #1
 801737e:	f000 f989 	bl	8017694 <uxr_seq_num_sub>
 8017382:	8a61      	ldrh	r1, [r4, #18]
 8017384:	f000 f986 	bl	8017694 <uxr_seq_num_sub>
 8017388:	b1c0      	cbz	r0, 80173bc <uxr_process_acknack+0x48>
 801738a:	4605      	mov	r5, r0
 801738c:	2700      	movs	r7, #0
 801738e:	2101      	movs	r1, #1
 8017390:	8a60      	ldrh	r0, [r4, #18]
 8017392:	f000 f97b 	bl	801768c <uxr_seq_num_add>
 8017396:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801739a:	fbb0 f1fc 	udiv	r1, r0, ip
 801739e:	e9d4 2300 	ldrd	r2, r3, [r4]
 80173a2:	fb0c 0111 	mls	r1, ip, r1, r0
 80173a6:	b289      	uxth	r1, r1
 80173a8:	3701      	adds	r7, #1
 80173aa:	fbb3 f3fc 	udiv	r3, r3, ip
 80173ae:	fb01 f303 	mul.w	r3, r1, r3
 80173b2:	42bd      	cmp	r5, r7
 80173b4:	7b21      	ldrb	r1, [r4, #12]
 80173b6:	8260      	strh	r0, [r4, #18]
 80173b8:	50d1      	str	r1, [r2, r3]
 80173ba:	d1e8      	bne.n	801738e <uxr_process_acknack+0x1a>
 80173bc:	3e00      	subs	r6, #0
 80173be:	f04f 0300 	mov.w	r3, #0
 80173c2:	bf18      	it	ne
 80173c4:	2601      	movne	r6, #1
 80173c6:	f884 3020 	strb.w	r3, [r4, #32]
 80173ca:	f884 6021 	strb.w	r6, [r4, #33]	@ 0x21
 80173ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080173d0 <uxr_is_output_up_to_date>:
 80173d0:	8a01      	ldrh	r1, [r0, #16]
 80173d2:	8a40      	ldrh	r0, [r0, #18]
 80173d4:	b508      	push	{r3, lr}
 80173d6:	f000 f961 	bl	801769c <uxr_seq_num_cmp>
 80173da:	fab0 f080 	clz	r0, r0
 80173de:	0940      	lsrs	r0, r0, #5
 80173e0:	bd08      	pop	{r3, pc}
 80173e2:	bf00      	nop

080173e4 <get_available_free_slots>:
 80173e4:	8901      	ldrh	r1, [r0, #8]
 80173e6:	b1c1      	cbz	r1, 801741a <get_available_free_slots+0x36>
 80173e8:	b530      	push	{r4, r5, lr}
 80173ea:	2200      	movs	r2, #0
 80173ec:	6843      	ldr	r3, [r0, #4]
 80173ee:	6805      	ldr	r5, [r0, #0]
 80173f0:	7b04      	ldrb	r4, [r0, #12]
 80173f2:	fbb3 fef1 	udiv	lr, r3, r1
 80173f6:	4610      	mov	r0, r2
 80173f8:	b293      	uxth	r3, r2
 80173fa:	fbb3 fcf1 	udiv	ip, r3, r1
 80173fe:	fb01 331c 	mls	r3, r1, ip, r3
 8017402:	b29b      	uxth	r3, r3
 8017404:	fb0e f303 	mul.w	r3, lr, r3
 8017408:	3201      	adds	r2, #1
 801740a:	58eb      	ldr	r3, [r5, r3]
 801740c:	429c      	cmp	r4, r3
 801740e:	bf04      	itt	eq
 8017410:	3001      	addeq	r0, #1
 8017412:	b280      	uxtheq	r0, r0
 8017414:	4291      	cmp	r1, r2
 8017416:	d1ef      	bne.n	80173f8 <get_available_free_slots+0x14>
 8017418:	bd30      	pop	{r4, r5, pc}
 801741a:	4608      	mov	r0, r1
 801741c:	4770      	bx	lr
 801741e:	bf00      	nop

08017420 <uxr_buffer_request_data>:
 8017420:	b530      	push	{r4, r5, lr}
 8017422:	b095      	sub	sp, #84	@ 0x54
 8017424:	e9cd 2104 	strd	r2, r1, [sp, #16]
 8017428:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 801742a:	f88d 301c 	strb.w	r3, [sp, #28]
 801742e:	2200      	movs	r2, #0
 8017430:	2d00      	cmp	r5, #0
 8017432:	bf14      	ite	ne
 8017434:	2101      	movne	r1, #1
 8017436:	4611      	moveq	r1, r2
 8017438:	4604      	mov	r4, r0
 801743a:	f88d 201d 	strb.w	r2, [sp, #29]
 801743e:	f88d 201e 	strb.w	r2, [sp, #30]
 8017442:	f88d 1024 	strb.w	r1, [sp, #36]	@ 0x24
 8017446:	d021      	beq.n	801748c <uxr_buffer_request_data+0x6c>
 8017448:	682a      	ldr	r2, [r5, #0]
 801744a:	686b      	ldr	r3, [r5, #4]
 801744c:	f8cd 2026 	str.w	r2, [sp, #38]	@ 0x26
 8017450:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 8017454:	2210      	movs	r2, #16
 8017456:	2308      	movs	r3, #8
 8017458:	2100      	movs	r1, #0
 801745a:	e9cd 3100 	strd	r3, r1, [sp]
 801745e:	4620      	mov	r0, r4
 8017460:	9905      	ldr	r1, [sp, #20]
 8017462:	ab0c      	add	r3, sp, #48	@ 0x30
 8017464:	f7f7 fe86 	bl	800f174 <uxr_prepare_stream_to_write_submessage>
 8017468:	b918      	cbnz	r0, 8017472 <uxr_buffer_request_data+0x52>
 801746a:	4604      	mov	r4, r0
 801746c:	4620      	mov	r0, r4
 801746e:	b015      	add	sp, #84	@ 0x54
 8017470:	bd30      	pop	{r4, r5, pc}
 8017472:	9904      	ldr	r1, [sp, #16]
 8017474:	aa06      	add	r2, sp, #24
 8017476:	4620      	mov	r0, r4
 8017478:	f7f7 ffb6 	bl	800f3e8 <uxr_init_base_object_request>
 801747c:	a906      	add	r1, sp, #24
 801747e:	4604      	mov	r4, r0
 8017480:	a80c      	add	r0, sp, #48	@ 0x30
 8017482:	f7f9 fa6d 	bl	8010960 <uxr_serialize_READ_DATA_Payload>
 8017486:	4620      	mov	r0, r4
 8017488:	b015      	add	sp, #84	@ 0x54
 801748a:	bd30      	pop	{r4, r5, pc}
 801748c:	2208      	movs	r2, #8
 801748e:	e7e2      	b.n	8017456 <uxr_buffer_request_data+0x36>

08017490 <uxr_buffer_cancel_data>:
 8017490:	b510      	push	{r4, lr}
 8017492:	b094      	sub	sp, #80	@ 0x50
 8017494:	2300      	movs	r3, #0
 8017496:	9301      	str	r3, [sp, #4]
 8017498:	9205      	str	r2, [sp, #20]
 801749a:	f8ad 301c 	strh.w	r3, [sp, #28]
 801749e:	2201      	movs	r2, #1
 80174a0:	f88d 301e 	strb.w	r3, [sp, #30]
 80174a4:	f8cd 3026 	str.w	r3, [sp, #38]	@ 0x26
 80174a8:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 80174ac:	2308      	movs	r3, #8
 80174ae:	f88d 2024 	strb.w	r2, [sp, #36]	@ 0x24
 80174b2:	9300      	str	r3, [sp, #0]
 80174b4:	2210      	movs	r2, #16
 80174b6:	ab0c      	add	r3, sp, #48	@ 0x30
 80174b8:	4604      	mov	r4, r0
 80174ba:	f7f7 fe5b 	bl	800f174 <uxr_prepare_stream_to_write_submessage>
 80174be:	b918      	cbnz	r0, 80174c8 <uxr_buffer_cancel_data+0x38>
 80174c0:	4604      	mov	r4, r0
 80174c2:	4620      	mov	r0, r4
 80174c4:	b014      	add	sp, #80	@ 0x50
 80174c6:	bd10      	pop	{r4, pc}
 80174c8:	9905      	ldr	r1, [sp, #20]
 80174ca:	aa06      	add	r2, sp, #24
 80174cc:	4620      	mov	r0, r4
 80174ce:	f7f7 ff8b 	bl	800f3e8 <uxr_init_base_object_request>
 80174d2:	a906      	add	r1, sp, #24
 80174d4:	4604      	mov	r4, r0
 80174d6:	a80c      	add	r0, sp, #48	@ 0x30
 80174d8:	f7f9 fa42 	bl	8010960 <uxr_serialize_READ_DATA_Payload>
 80174dc:	4620      	mov	r0, r4
 80174de:	b014      	add	sp, #80	@ 0x50
 80174e0:	bd10      	pop	{r4, pc}
 80174e2:	bf00      	nop

080174e4 <read_submessage_format>:
 80174e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80174e8:	b095      	sub	sp, #84	@ 0x54
 80174ea:	f8bd 7078 	ldrh.w	r7, [sp, #120]	@ 0x78
 80174ee:	b113      	cbz	r3, 80174f6 <read_submessage_format+0x12>
 80174f0:	b015      	add	sp, #84	@ 0x54
 80174f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80174f6:	460c      	mov	r4, r1
 80174f8:	4616      	mov	r6, r2
 80174fa:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 80174fe:	461d      	mov	r5, r3
 8017500:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8017502:	9304      	str	r3, [sp, #16]
 8017504:	1a52      	subs	r2, r2, r1
 8017506:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8017508:	9305      	str	r3, [sp, #20]
 801750a:	4680      	mov	r8, r0
 801750c:	a80c      	add	r0, sp, #48	@ 0x30
 801750e:	f89d 9076 	ldrb.w	r9, [sp, #118]	@ 0x76
 8017512:	f7f3 fced 	bl	800aef0 <ucdr_init_buffer>
 8017516:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801751a:	a80c      	add	r0, sp, #48	@ 0x30
 801751c:	f7f3 fcbc 	bl	800ae98 <ucdr_set_on_full_buffer_callback>
 8017520:	69e3      	ldr	r3, [r4, #28]
 8017522:	b35b      	cbz	r3, 801757c <read_submessage_format+0x98>
 8017524:	f1b9 0f07 	cmp.w	r9, #7
 8017528:	751d      	strb	r5, [r3, #20]
 801752a:	d043      	beq.n	80175b4 <read_submessage_format+0xd0>
 801752c:	f1b9 0f08 	cmp.w	r9, #8
 8017530:	d032      	beq.n	8017598 <read_submessage_format+0xb4>
 8017532:	f1b9 0f06 	cmp.w	r9, #6
 8017536:	d008      	beq.n	801754a <read_submessage_format+0x66>
 8017538:	2201      	movs	r2, #1
 801753a:	751a      	strb	r2, [r3, #20]
 801753c:	4631      	mov	r1, r6
 801753e:	4620      	mov	r0, r4
 8017540:	f7f3 fd26 	bl	800af90 <ucdr_advance_buffer>
 8017544:	b015      	add	sp, #84	@ 0x54
 8017546:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801754a:	f8d8 5088 	ldr.w	r5, [r8, #136]	@ 0x88
 801754e:	2d00      	cmp	r5, #0
 8017550:	d0f2      	beq.n	8017538 <read_submessage_format+0x54>
 8017552:	ab0c      	add	r3, sp, #48	@ 0x30
 8017554:	e9cd 3600 	strd	r3, r6, [sp]
 8017558:	2306      	movs	r3, #6
 801755a:	f88d 3016 	strb.w	r3, [sp, #22]
 801755e:	f8d8 308c 	ldr.w	r3, [r8, #140]	@ 0x8c
 8017562:	9302      	str	r3, [sp, #8]
 8017564:	463a      	mov	r2, r7
 8017566:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 801756a:	4640      	mov	r0, r8
 801756c:	47a8      	blx	r5
 801756e:	69e3      	ldr	r3, [r4, #28]
 8017570:	2201      	movs	r2, #1
 8017572:	f888 20b4 	strb.w	r2, [r8, #180]	@ 0xb4
 8017576:	2b00      	cmp	r3, #0
 8017578:	d1de      	bne.n	8017538 <read_submessage_format+0x54>
 801757a:	e7df      	b.n	801753c <read_submessage_format+0x58>
 801757c:	f1b9 0f07 	cmp.w	r9, #7
 8017580:	d032      	beq.n	80175e8 <read_submessage_format+0x104>
 8017582:	f1b9 0f08 	cmp.w	r9, #8
 8017586:	d02a      	beq.n	80175de <read_submessage_format+0xfa>
 8017588:	f1b9 0f06 	cmp.w	r9, #6
 801758c:	d1d6      	bne.n	801753c <read_submessage_format+0x58>
 801758e:	f8d8 5088 	ldr.w	r5, [r8, #136]	@ 0x88
 8017592:	2d00      	cmp	r5, #0
 8017594:	d1dd      	bne.n	8017552 <read_submessage_format+0x6e>
 8017596:	e7d1      	b.n	801753c <read_submessage_format+0x58>
 8017598:	f8d8 20a4 	ldr.w	r2, [r8, #164]	@ 0xa4
 801759c:	2a00      	cmp	r2, #0
 801759e:	d0cb      	beq.n	8017538 <read_submessage_format+0x54>
 80175a0:	a906      	add	r1, sp, #24
 80175a2:	a80c      	add	r0, sp, #48	@ 0x30
 80175a4:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 80175a6:	f7f9 faaf 	bl	8010b08 <uxr_deserialize_SampleIdentity>
 80175aa:	bb28      	cbnz	r0, 80175f8 <read_submessage_format+0x114>
 80175ac:	69e3      	ldr	r3, [r4, #28]
 80175ae:	2b00      	cmp	r3, #0
 80175b0:	d1c2      	bne.n	8017538 <read_submessage_format+0x54>
 80175b2:	e7c3      	b.n	801753c <read_submessage_format+0x58>
 80175b4:	f8d8 20ac 	ldr.w	r2, [r8, #172]	@ 0xac
 80175b8:	b16a      	cbz	r2, 80175d6 <read_submessage_format+0xf2>
 80175ba:	a906      	add	r1, sp, #24
 80175bc:	a80c      	add	r0, sp, #48	@ 0x30
 80175be:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 80175c0:	f7f8 ff82 	bl	80104c8 <uxr_deserialize_BaseObjectRequest>
 80175c4:	2800      	cmp	r0, #0
 80175c6:	d13a      	bne.n	801763e <read_submessage_format+0x15a>
 80175c8:	68a2      	ldr	r2, [r4, #8]
 80175ca:	69e3      	ldr	r3, [r4, #28]
 80175cc:	4432      	add	r2, r6
 80175ce:	60a2      	str	r2, [r4, #8]
 80175d0:	2b00      	cmp	r3, #0
 80175d2:	d1b1      	bne.n	8017538 <read_submessage_format+0x54>
 80175d4:	e7b2      	b.n	801753c <read_submessage_format+0x58>
 80175d6:	68a2      	ldr	r2, [r4, #8]
 80175d8:	4432      	add	r2, r6
 80175da:	60a2      	str	r2, [r4, #8]
 80175dc:	e7ac      	b.n	8017538 <read_submessage_format+0x54>
 80175de:	f8d8 30a4 	ldr.w	r3, [r8, #164]	@ 0xa4
 80175e2:	2b00      	cmp	r3, #0
 80175e4:	d1dc      	bne.n	80175a0 <read_submessage_format+0xbc>
 80175e6:	e7a9      	b.n	801753c <read_submessage_format+0x58>
 80175e8:	f8d8 30ac 	ldr.w	r3, [r8, #172]	@ 0xac
 80175ec:	2b00      	cmp	r3, #0
 80175ee:	d1e4      	bne.n	80175ba <read_submessage_format+0xd6>
 80175f0:	68a3      	ldr	r3, [r4, #8]
 80175f2:	4433      	add	r3, r6
 80175f4:	60a3      	str	r3, [r4, #8]
 80175f6:	e7a1      	b.n	801753c <read_submessage_format+0x58>
 80175f8:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 80175fc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80175fe:	1a52      	subs	r2, r2, r1
 8017600:	1aed      	subs	r5, r5, r3
 8017602:	a80c      	add	r0, sp, #48	@ 0x30
 8017604:	f7f3 fc74 	bl	800aef0 <ucdr_init_buffer>
 8017608:	4435      	add	r5, r6
 801760a:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801760e:	a80c      	add	r0, sp, #48	@ 0x30
 8017610:	f7f3 fc42 	bl	800ae98 <ucdr_set_on_full_buffer_callback>
 8017614:	b2ad      	uxth	r5, r5
 8017616:	ab0c      	add	r3, sp, #48	@ 0x30
 8017618:	9300      	str	r3, [sp, #0]
 801761a:	9501      	str	r5, [sp, #4]
 801761c:	2108      	movs	r1, #8
 801761e:	f88d 1016 	strb.w	r1, [sp, #22]
 8017622:	f8d8 10a8 	ldr.w	r1, [r8, #168]	@ 0xa8
 8017626:	9102      	str	r1, [sp, #8]
 8017628:	ab06      	add	r3, sp, #24
 801762a:	f8d8 50a4 	ldr.w	r5, [r8, #164]	@ 0xa4
 801762e:	9905      	ldr	r1, [sp, #20]
 8017630:	463a      	mov	r2, r7
 8017632:	4640      	mov	r0, r8
 8017634:	47a8      	blx	r5
 8017636:	2301      	movs	r3, #1
 8017638:	f888 30b4 	strb.w	r3, [r8, #180]	@ 0xb4
 801763c:	e7b6      	b.n	80175ac <read_submessage_format+0xc8>
 801763e:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 8017642:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8017644:	1a52      	subs	r2, r2, r1
 8017646:	1aed      	subs	r5, r5, r3
 8017648:	a80c      	add	r0, sp, #48	@ 0x30
 801764a:	f7f3 fc51 	bl	800aef0 <ucdr_init_buffer>
 801764e:	4435      	add	r5, r6
 8017650:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8017654:	a80c      	add	r0, sp, #48	@ 0x30
 8017656:	f7f3 fc1f 	bl	800ae98 <ucdr_set_on_full_buffer_callback>
 801765a:	b2ad      	uxth	r5, r5
 801765c:	ab0c      	add	r3, sp, #48	@ 0x30
 801765e:	9300      	str	r3, [sp, #0]
 8017660:	9501      	str	r5, [sp, #4]
 8017662:	f8bd 3018 	ldrh.w	r3, [sp, #24]
 8017666:	2107      	movs	r1, #7
 8017668:	f88d 1016 	strb.w	r1, [sp, #22]
 801766c:	f8d8 10b0 	ldr.w	r1, [r8, #176]	@ 0xb0
 8017670:	9102      	str	r1, [sp, #8]
 8017672:	ba5b      	rev16	r3, r3
 8017674:	b29b      	uxth	r3, r3
 8017676:	f8d8 50ac 	ldr.w	r5, [r8, #172]	@ 0xac
 801767a:	9905      	ldr	r1, [sp, #20]
 801767c:	463a      	mov	r2, r7
 801767e:	4640      	mov	r0, r8
 8017680:	47a8      	blx	r5
 8017682:	2301      	movs	r3, #1
 8017684:	f888 30b4 	strb.w	r3, [r8, #180]	@ 0xb4
 8017688:	e79e      	b.n	80175c8 <read_submessage_format+0xe4>
 801768a:	bf00      	nop

0801768c <uxr_seq_num_add>:
 801768c:	4408      	add	r0, r1
 801768e:	b280      	uxth	r0, r0
 8017690:	4770      	bx	lr
 8017692:	bf00      	nop

08017694 <uxr_seq_num_sub>:
 8017694:	1a40      	subs	r0, r0, r1
 8017696:	b280      	uxth	r0, r0
 8017698:	4770      	bx	lr
 801769a:	bf00      	nop

0801769c <uxr_seq_num_cmp>:
 801769c:	4288      	cmp	r0, r1
 801769e:	d010      	beq.n	80176c2 <uxr_seq_num_cmp+0x26>
 80176a0:	d207      	bcs.n	80176b2 <uxr_seq_num_cmp+0x16>
 80176a2:	1a09      	subs	r1, r1, r0
 80176a4:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 80176a8:	bfb4      	ite	lt
 80176aa:	f04f 30ff 	movlt.w	r0, #4294967295	@ 0xffffffff
 80176ae:	2001      	movge	r0, #1
 80176b0:	4770      	bx	lr
 80176b2:	1a41      	subs	r1, r0, r1
 80176b4:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 80176b8:	bfcc      	ite	gt
 80176ba:	f04f 30ff 	movgt.w	r0, #4294967295	@ 0xffffffff
 80176be:	2001      	movle	r0, #1
 80176c0:	4770      	bx	lr
 80176c2:	2000      	movs	r0, #0
 80176c4:	4770      	bx	lr
 80176c6:	bf00      	nop

080176c8 <uxr_init_framing_io>:
 80176c8:	2300      	movs	r3, #0
 80176ca:	7041      	strb	r1, [r0, #1]
 80176cc:	7003      	strb	r3, [r0, #0]
 80176ce:	8583      	strh	r3, [r0, #44]	@ 0x2c
 80176d0:	4770      	bx	lr
 80176d2:	bf00      	nop

080176d4 <uxr_write_framed_msg>:
 80176d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80176d8:	f890 c001 	ldrb.w	ip, [r0, #1]
 80176dc:	4617      	mov	r7, r2
 80176de:	227e      	movs	r2, #126	@ 0x7e
 80176e0:	b085      	sub	sp, #20
 80176e2:	f880 2038 	strb.w	r2, [r0, #56]	@ 0x38
 80176e6:	f1ac 027d 	sub.w	r2, ip, #125	@ 0x7d
 80176ea:	2a01      	cmp	r2, #1
 80176ec:	f8dd b038 	ldr.w	fp, [sp, #56]	@ 0x38
 80176f0:	f89d 503c 	ldrb.w	r5, [sp, #60]	@ 0x3c
 80176f4:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 80176f8:	4604      	mov	r4, r0
 80176fa:	460e      	mov	r6, r1
 80176fc:	469a      	mov	sl, r3
 80176fe:	f240 812e 	bls.w	801795e <uxr_write_framed_msg+0x28a>
 8017702:	2003      	movs	r0, #3
 8017704:	2102      	movs	r1, #2
 8017706:	f04f 0905 	mov.w	r9, #5
 801770a:	2204      	movs	r2, #4
 801770c:	4686      	mov	lr, r0
 801770e:	460b      	mov	r3, r1
 8017710:	f884 c039 	strb.w	ip, [r4, #57]	@ 0x39
 8017714:	f1a5 0c7d 	sub.w	ip, r5, #125	@ 0x7d
 8017718:	f1bc 0f01 	cmp.w	ip, #1
 801771c:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 8017720:	4421      	add	r1, r4
 8017722:	f240 8110 	bls.w	8017946 <uxr_write_framed_msg+0x272>
 8017726:	f881 5038 	strb.w	r5, [r1, #56]	@ 0x38
 801772a:	fa5f fc8b 	uxtb.w	ip, fp
 801772e:	f3cb 2107 	ubfx	r1, fp, #8, #8
 8017732:	f1ac 0e7d 	sub.w	lr, ip, #125	@ 0x7d
 8017736:	f1a1 057d 	sub.w	r5, r1, #125	@ 0x7d
 801773a:	f1be 0f01 	cmp.w	lr, #1
 801773e:	f884 0062 	strb.w	r0, [r4, #98]	@ 0x62
 8017742:	b2ed      	uxtb	r5, r5
 8017744:	d94c      	bls.n	80177e0 <uxr_write_framed_msg+0x10c>
 8017746:	4420      	add	r0, r4
 8017748:	2d01      	cmp	r5, #1
 801774a:	f880 c038 	strb.w	ip, [r0, #56]	@ 0x38
 801774e:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8017752:	d95d      	bls.n	8017810 <uxr_write_framed_msg+0x13c>
 8017754:	18a0      	adds	r0, r4, r2
 8017756:	3201      	adds	r2, #1
 8017758:	b2d2      	uxtb	r2, r2
 801775a:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 801775e:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8017762:	f1bb 0f00 	cmp.w	fp, #0
 8017766:	f000 8108 	beq.w	801797a <uxr_write_framed_msg+0x2a6>
 801776a:	f04f 0c00 	mov.w	ip, #0
 801776e:	4661      	mov	r1, ip
 8017770:	46de      	mov	lr, fp
 8017772:	46e3      	mov	fp, ip
 8017774:	46d4      	mov	ip, sl
 8017776:	468a      	mov	sl, r1
 8017778:	f8df 9208 	ldr.w	r9, [pc, #520]	@ 8017984 <uxr_write_framed_msg+0x2b0>
 801777c:	f81c 300a 	ldrb.w	r3, [ip, sl]
 8017780:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 8017784:	2901      	cmp	r1, #1
 8017786:	d91b      	bls.n	80177c0 <uxr_write_framed_msg+0xec>
 8017788:	2a29      	cmp	r2, #41	@ 0x29
 801778a:	d84e      	bhi.n	801782a <uxr_write_framed_msg+0x156>
 801778c:	18a1      	adds	r1, r4, r2
 801778e:	3201      	adds	r2, #1
 8017790:	f881 3038 	strb.w	r3, [r1, #56]	@ 0x38
 8017794:	b2d2      	uxtb	r2, r2
 8017796:	ea8b 0303 	eor.w	r3, fp, r3
 801779a:	b2db      	uxtb	r3, r3
 801779c:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80177a0:	f839 3013 	ldrh.w	r3, [r9, r3, lsl #1]
 80177a4:	f10a 0a01 	add.w	sl, sl, #1
 80177a8:	ea83 2b1b 	eor.w	fp, r3, fp, lsr #8
 80177ac:	45d6      	cmp	lr, sl
 80177ae:	d95a      	bls.n	8017866 <uxr_write_framed_msg+0x192>
 80177b0:	f81c 300a 	ldrb.w	r3, [ip, sl]
 80177b4:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 80177b8:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 80177bc:	2901      	cmp	r1, #1
 80177be:	d8e3      	bhi.n	8017788 <uxr_write_framed_msg+0xb4>
 80177c0:	1c51      	adds	r1, r2, #1
 80177c2:	b2c9      	uxtb	r1, r1
 80177c4:	2929      	cmp	r1, #41	@ 0x29
 80177c6:	d830      	bhi.n	801782a <uxr_write_framed_msg+0x156>
 80177c8:	18a1      	adds	r1, r4, r2
 80177ca:	f04f 007d 	mov.w	r0, #125	@ 0x7d
 80177ce:	3202      	adds	r2, #2
 80177d0:	f881 0038 	strb.w	r0, [r1, #56]	@ 0x38
 80177d4:	f083 0020 	eor.w	r0, r3, #32
 80177d8:	b2d2      	uxtb	r2, r2
 80177da:	f881 0039 	strb.w	r0, [r1, #57]	@ 0x39
 80177de:	e7da      	b.n	8017796 <uxr_write_framed_msg+0xc2>
 80177e0:	eb04 0e00 	add.w	lr, r4, r0
 80177e4:	f08c 0c20 	eor.w	ip, ip, #32
 80177e8:	1c82      	adds	r2, r0, #2
 80177ea:	f88e c039 	strb.w	ip, [lr, #57]	@ 0x39
 80177ee:	b2d2      	uxtb	r2, r2
 80177f0:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 80177f4:	2d01      	cmp	r5, #1
 80177f6:	f88e c038 	strb.w	ip, [lr, #56]	@ 0x38
 80177fa:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80177fe:	d907      	bls.n	8017810 <uxr_write_framed_msg+0x13c>
 8017800:	4422      	add	r2, r4
 8017802:	3003      	adds	r0, #3
 8017804:	f882 1038 	strb.w	r1, [r2, #56]	@ 0x38
 8017808:	b2c2      	uxtb	r2, r0
 801780a:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801780e:	e7ac      	b.n	801776a <uxr_write_framed_msg+0x96>
 8017810:	18a0      	adds	r0, r4, r2
 8017812:	f081 0120 	eor.w	r1, r1, #32
 8017816:	3202      	adds	r2, #2
 8017818:	f880 1039 	strb.w	r1, [r0, #57]	@ 0x39
 801781c:	b2d2      	uxtb	r2, r2
 801781e:	217d      	movs	r1, #125	@ 0x7d
 8017820:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 8017824:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8017828:	e79f      	b.n	801776a <uxr_write_framed_msg+0x96>
 801782a:	e9cd ba00 	strd	fp, sl, [sp]
 801782e:	2500      	movs	r5, #0
 8017830:	46e2      	mov	sl, ip
 8017832:	46f3      	mov	fp, lr
 8017834:	e000      	b.n	8017838 <uxr_write_framed_msg+0x164>
 8017836:	b190      	cbz	r0, 801785e <uxr_write_framed_msg+0x18a>
 8017838:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 801783c:	1b52      	subs	r2, r2, r5
 801783e:	4643      	mov	r3, r8
 8017840:	4421      	add	r1, r4
 8017842:	4638      	mov	r0, r7
 8017844:	47b0      	blx	r6
 8017846:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801784a:	4405      	add	r5, r0
 801784c:	4295      	cmp	r5, r2
 801784e:	d3f2      	bcc.n	8017836 <uxr_write_framed_msg+0x162>
 8017850:	46d4      	mov	ip, sl
 8017852:	46de      	mov	lr, fp
 8017854:	f8dd a004 	ldr.w	sl, [sp, #4]
 8017858:	f8dd b000 	ldr.w	fp, [sp]
 801785c:	d06f      	beq.n	801793e <uxr_write_framed_msg+0x26a>
 801785e:	2000      	movs	r0, #0
 8017860:	b005      	add	sp, #20
 8017862:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017866:	46dc      	mov	ip, fp
 8017868:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801786c:	f8ad c00c 	strh.w	ip, [sp, #12]
 8017870:	46f3      	mov	fp, lr
 8017872:	fa5f fc8c 	uxtb.w	ip, ip
 8017876:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 801787a:	2b01      	cmp	r3, #1
 801787c:	f04f 0900 	mov.w	r9, #0
 8017880:	f04f 0a7d 	mov.w	sl, #125	@ 0x7d
 8017884:	d930      	bls.n	80178e8 <uxr_write_framed_msg+0x214>
 8017886:	2a29      	cmp	r2, #41	@ 0x29
 8017888:	d91c      	bls.n	80178c4 <uxr_write_framed_msg+0x1f0>
 801788a:	2500      	movs	r5, #0
 801788c:	e001      	b.n	8017892 <uxr_write_framed_msg+0x1be>
 801788e:	2800      	cmp	r0, #0
 8017890:	d0e5      	beq.n	801785e <uxr_write_framed_msg+0x18a>
 8017892:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 8017896:	1b52      	subs	r2, r2, r5
 8017898:	4643      	mov	r3, r8
 801789a:	4421      	add	r1, r4
 801789c:	4638      	mov	r0, r7
 801789e:	47b0      	blx	r6
 80178a0:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 80178a4:	4405      	add	r5, r0
 80178a6:	4295      	cmp	r5, r2
 80178a8:	d3f1      	bcc.n	801788e <uxr_write_framed_msg+0x1ba>
 80178aa:	d1d8      	bne.n	801785e <uxr_write_framed_msg+0x18a>
 80178ac:	f109 0310 	add.w	r3, r9, #16
 80178b0:	446b      	add	r3, sp
 80178b2:	2200      	movs	r2, #0
 80178b4:	f813 cc04 	ldrb.w	ip, [r3, #-4]
 80178b8:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80178bc:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 80178c0:	2b01      	cmp	r3, #1
 80178c2:	d911      	bls.n	80178e8 <uxr_write_framed_msg+0x214>
 80178c4:	18a3      	adds	r3, r4, r2
 80178c6:	3201      	adds	r2, #1
 80178c8:	b2d2      	uxtb	r2, r2
 80178ca:	f883 c038 	strb.w	ip, [r3, #56]	@ 0x38
 80178ce:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80178d2:	f1b9 0f00 	cmp.w	r9, #0
 80178d6:	d119      	bne.n	801790c <uxr_write_framed_msg+0x238>
 80178d8:	f89d c00d 	ldrb.w	ip, [sp, #13]
 80178dc:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 80178e0:	2b01      	cmp	r3, #1
 80178e2:	f04f 0901 	mov.w	r9, #1
 80178e6:	d8ce      	bhi.n	8017886 <uxr_write_framed_msg+0x1b2>
 80178e8:	1c53      	adds	r3, r2, #1
 80178ea:	b2db      	uxtb	r3, r3
 80178ec:	2b29      	cmp	r3, #41	@ 0x29
 80178ee:	d8cc      	bhi.n	801788a <uxr_write_framed_msg+0x1b6>
 80178f0:	18a3      	adds	r3, r4, r2
 80178f2:	3202      	adds	r2, #2
 80178f4:	f08c 0c20 	eor.w	ip, ip, #32
 80178f8:	b2d2      	uxtb	r2, r2
 80178fa:	f883 c039 	strb.w	ip, [r3, #57]	@ 0x39
 80178fe:	f883 a038 	strb.w	sl, [r3, #56]	@ 0x38
 8017902:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8017906:	f1b9 0f00 	cmp.w	r9, #0
 801790a:	d0e5      	beq.n	80178d8 <uxr_write_framed_msg+0x204>
 801790c:	2500      	movs	r5, #0
 801790e:	e001      	b.n	8017914 <uxr_write_framed_msg+0x240>
 8017910:	2800      	cmp	r0, #0
 8017912:	d0a4      	beq.n	801785e <uxr_write_framed_msg+0x18a>
 8017914:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 8017918:	1b52      	subs	r2, r2, r5
 801791a:	4643      	mov	r3, r8
 801791c:	4421      	add	r1, r4
 801791e:	4638      	mov	r0, r7
 8017920:	47b0      	blx	r6
 8017922:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 8017926:	4405      	add	r5, r0
 8017928:	4295      	cmp	r5, r2
 801792a:	d3f1      	bcc.n	8017910 <uxr_write_framed_msg+0x23c>
 801792c:	d197      	bne.n	801785e <uxr_write_framed_msg+0x18a>
 801792e:	2300      	movs	r3, #0
 8017930:	fa1f f08b 	uxth.w	r0, fp
 8017934:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 8017938:	b005      	add	sp, #20
 801793a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801793e:	2300      	movs	r3, #0
 8017940:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 8017944:	e732      	b.n	80177ac <uxr_write_framed_msg+0xd8>
 8017946:	44a6      	add	lr, r4
 8017948:	f085 0520 	eor.w	r5, r5, #32
 801794c:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 8017950:	4610      	mov	r0, r2
 8017952:	f881 c038 	strb.w	ip, [r1, #56]	@ 0x38
 8017956:	464a      	mov	r2, r9
 8017958:	f88e 5038 	strb.w	r5, [lr, #56]	@ 0x38
 801795c:	e6e5      	b.n	801772a <uxr_write_framed_msg+0x56>
 801795e:	f08c 0c20 	eor.w	ip, ip, #32
 8017962:	f880 c03a 	strb.w	ip, [r0, #58]	@ 0x3a
 8017966:	2103      	movs	r1, #3
 8017968:	2004      	movs	r0, #4
 801796a:	f04f 0906 	mov.w	r9, #6
 801796e:	2205      	movs	r2, #5
 8017970:	4686      	mov	lr, r0
 8017972:	460b      	mov	r3, r1
 8017974:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 8017978:	e6ca      	b.n	8017710 <uxr_write_framed_msg+0x3c>
 801797a:	f8ad b00c 	strh.w	fp, [sp, #12]
 801797e:	46dc      	mov	ip, fp
 8017980:	e779      	b.n	8017876 <uxr_write_framed_msg+0x1a2>
 8017982:	bf00      	nop
 8017984:	0801d688 	.word	0x0801d688

08017988 <uxr_framing_read_transport>:
 8017988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801798c:	4604      	mov	r4, r0
 801798e:	b083      	sub	sp, #12
 8017990:	461f      	mov	r7, r3
 8017992:	f8dd b034 	ldr.w	fp, [sp, #52]	@ 0x34
 8017996:	4689      	mov	r9, r1
 8017998:	4692      	mov	sl, r2
 801799a:	f7f7 feb5 	bl	800f708 <uxr_millis>
 801799e:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 80179a2:	f894 602d 	ldrb.w	r6, [r4, #45]	@ 0x2d
 80179a6:	42b3      	cmp	r3, r6
 80179a8:	4680      	mov	r8, r0
 80179aa:	d062      	beq.n	8017a72 <uxr_framing_read_transport+0xea>
 80179ac:	d81c      	bhi.n	80179e8 <uxr_framing_read_transport+0x60>
 80179ae:	1e75      	subs	r5, r6, #1
 80179b0:	1aed      	subs	r5, r5, r3
 80179b2:	b2ed      	uxtb	r5, r5
 80179b4:	2600      	movs	r6, #0
 80179b6:	455d      	cmp	r5, fp
 80179b8:	d81f      	bhi.n	80179fa <uxr_framing_read_transport+0x72>
 80179ba:	19ab      	adds	r3, r5, r6
 80179bc:	455b      	cmp	r3, fp
 80179be:	bf84      	itt	hi
 80179c0:	ebab 0b05 	subhi.w	fp, fp, r5
 80179c4:	fa5f f68b 	uxtbhi.w	r6, fp
 80179c8:	b9e5      	cbnz	r5, 8017a04 <uxr_framing_read_transport+0x7c>
 80179ca:	f04f 0b00 	mov.w	fp, #0
 80179ce:	f7f7 fe9b 	bl	800f708 <uxr_millis>
 80179d2:	683b      	ldr	r3, [r7, #0]
 80179d4:	eba0 0108 	sub.w	r1, r0, r8
 80179d8:	1a5b      	subs	r3, r3, r1
 80179da:	4658      	mov	r0, fp
 80179dc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80179e0:	603b      	str	r3, [r7, #0]
 80179e2:	b003      	add	sp, #12
 80179e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80179e8:	2e00      	cmp	r6, #0
 80179ea:	d04a      	beq.n	8017a82 <uxr_framing_read_transport+0xfa>
 80179ec:	f1c3 032a 	rsb	r3, r3, #42	@ 0x2a
 80179f0:	b2dd      	uxtb	r5, r3
 80179f2:	3e01      	subs	r6, #1
 80179f4:	455d      	cmp	r5, fp
 80179f6:	b2f6      	uxtb	r6, r6
 80179f8:	d9df      	bls.n	80179ba <uxr_framing_read_transport+0x32>
 80179fa:	fa5f f58b 	uxtb.w	r5, fp
 80179fe:	2600      	movs	r6, #0
 8017a00:	2d00      	cmp	r5, #0
 8017a02:	d0e2      	beq.n	80179ca <uxr_framing_read_transport+0x42>
 8017a04:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8017a08:	3102      	adds	r1, #2
 8017a0a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017a0c:	9300      	str	r3, [sp, #0]
 8017a0e:	683b      	ldr	r3, [r7, #0]
 8017a10:	4421      	add	r1, r4
 8017a12:	462a      	mov	r2, r5
 8017a14:	4650      	mov	r0, sl
 8017a16:	47c8      	blx	r9
 8017a18:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8017a1c:	4a1b      	ldr	r2, [pc, #108]	@ (8017a8c <uxr_framing_read_transport+0x104>)
 8017a1e:	4403      	add	r3, r0
 8017a20:	0859      	lsrs	r1, r3, #1
 8017a22:	4683      	mov	fp, r0
 8017a24:	fba2 0101 	umull	r0, r1, r2, r1
 8017a28:	0889      	lsrs	r1, r1, #2
 8017a2a:	222a      	movs	r2, #42	@ 0x2a
 8017a2c:	fb02 3111 	mls	r1, r2, r1, r3
 8017a30:	f884 102c 	strb.w	r1, [r4, #44]	@ 0x2c
 8017a34:	f1bb 0f00 	cmp.w	fp, #0
 8017a38:	d0c7      	beq.n	80179ca <uxr_framing_read_transport+0x42>
 8017a3a:	45ab      	cmp	fp, r5
 8017a3c:	d1c7      	bne.n	80179ce <uxr_framing_read_transport+0x46>
 8017a3e:	2e00      	cmp	r6, #0
 8017a40:	d0c5      	beq.n	80179ce <uxr_framing_read_transport+0x46>
 8017a42:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017a44:	9300      	str	r3, [sp, #0]
 8017a46:	3102      	adds	r1, #2
 8017a48:	4632      	mov	r2, r6
 8017a4a:	4421      	add	r1, r4
 8017a4c:	2300      	movs	r3, #0
 8017a4e:	4650      	mov	r0, sl
 8017a50:	47c8      	blx	r9
 8017a52:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8017a56:	4a0d      	ldr	r2, [pc, #52]	@ (8017a8c <uxr_framing_read_transport+0x104>)
 8017a58:	4403      	add	r3, r0
 8017a5a:	0859      	lsrs	r1, r3, #1
 8017a5c:	fba2 2101 	umull	r2, r1, r2, r1
 8017a60:	0889      	lsrs	r1, r1, #2
 8017a62:	222a      	movs	r2, #42	@ 0x2a
 8017a64:	fb02 3311 	mls	r3, r2, r1, r3
 8017a68:	eb00 0b05 	add.w	fp, r0, r5
 8017a6c:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
 8017a70:	e7ad      	b.n	80179ce <uxr_framing_read_transport+0x46>
 8017a72:	2600      	movs	r6, #0
 8017a74:	f1bb 0f28 	cmp.w	fp, #40	@ 0x28
 8017a78:	85a6      	strh	r6, [r4, #44]	@ 0x2c
 8017a7a:	d9be      	bls.n	80179fa <uxr_framing_read_transport+0x72>
 8017a7c:	2529      	movs	r5, #41	@ 0x29
 8017a7e:	2102      	movs	r1, #2
 8017a80:	e7c3      	b.n	8017a0a <uxr_framing_read_transport+0x82>
 8017a82:	f1c3 0329 	rsb	r3, r3, #41	@ 0x29
 8017a86:	b2dd      	uxtb	r5, r3
 8017a88:	e795      	b.n	80179b6 <uxr_framing_read_transport+0x2e>
 8017a8a:	bf00      	nop
 8017a8c:	30c30c31 	.word	0x30c30c31

08017a90 <uxr_read_framed_msg>:
 8017a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017a94:	461d      	mov	r5, r3
 8017a96:	f890 c02c 	ldrb.w	ip, [r0, #44]	@ 0x2c
 8017a9a:	f890 302d 	ldrb.w	r3, [r0, #45]	@ 0x2d
 8017a9e:	b085      	sub	sp, #20
 8017aa0:	459c      	cmp	ip, r3
 8017aa2:	f8dd b044 	ldr.w	fp, [sp, #68]	@ 0x44
 8017aa6:	4604      	mov	r4, r0
 8017aa8:	460f      	mov	r7, r1
 8017aaa:	4616      	mov	r6, r2
 8017aac:	f000 81ae 	beq.w	8017e0c <uxr_read_framed_msg+0x37c>
 8017ab0:	2000      	movs	r0, #0
 8017ab2:	4639      	mov	r1, r7
 8017ab4:	2800      	cmp	r0, #0
 8017ab6:	d138      	bne.n	8017b2a <uxr_read_framed_msg+0x9a>
 8017ab8:	468a      	mov	sl, r1
 8017aba:	7823      	ldrb	r3, [r4, #0]
 8017abc:	2b07      	cmp	r3, #7
 8017abe:	d8fd      	bhi.n	8017abc <uxr_read_framed_msg+0x2c>
 8017ac0:	e8df f013 	tbh	[pc, r3, lsl #1]
 8017ac4:	0116013b 	.word	0x0116013b
 8017ac8:	00cd00f0 	.word	0x00cd00f0
 8017acc:	005a00a0 	.word	0x005a00a0
 8017ad0:	00080037 	.word	0x00080037
 8017ad4:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 8017ad8:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8017adc:	4290      	cmp	r0, r2
 8017ade:	f000 8167 	beq.w	8017db0 <uxr_read_framed_msg+0x320>
 8017ae2:	18a3      	adds	r3, r4, r2
 8017ae4:	1c57      	adds	r7, r2, #1
 8017ae6:	49c7      	ldr	r1, [pc, #796]	@ (8017e04 <uxr_read_framed_msg+0x374>)
 8017ae8:	f893 c002 	ldrb.w	ip, [r3, #2]
 8017aec:	087b      	lsrs	r3, r7, #1
 8017aee:	fba1 8303 	umull	r8, r3, r1, r3
 8017af2:	089b      	lsrs	r3, r3, #2
 8017af4:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 8017af8:	fb08 7313 	mls	r3, r8, r3, r7
 8017afc:	f1bc 0f7d 	cmp.w	ip, #125	@ 0x7d
 8017b00:	b2df      	uxtb	r7, r3
 8017b02:	f000 81b2 	beq.w	8017e6a <uxr_read_framed_msg+0x3da>
 8017b06:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 8017b0a:	f884 702d 	strb.w	r7, [r4, #45]	@ 0x2d
 8017b0e:	f000 8220 	beq.w	8017f52 <uxr_read_framed_msg+0x4c2>
 8017b12:	4661      	mov	r1, ip
 8017b14:	8ea3      	ldrh	r3, [r4, #52]	@ 0x34
 8017b16:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
 8017b18:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8017b1c:	b29b      	uxth	r3, r3
 8017b1e:	2100      	movs	r1, #0
 8017b20:	429a      	cmp	r2, r3
 8017b22:	86a3      	strh	r3, [r4, #52]	@ 0x34
 8017b24:	7021      	strb	r1, [r4, #0]
 8017b26:	f000 8198 	beq.w	8017e5a <uxr_read_framed_msg+0x3ca>
 8017b2a:	2000      	movs	r0, #0
 8017b2c:	b005      	add	sp, #20
 8017b2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017b32:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 8017b36:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8017b3a:	4297      	cmp	r7, r2
 8017b3c:	f000 8148 	beq.w	8017dd0 <uxr_read_framed_msg+0x340>
 8017b40:	18a3      	adds	r3, r4, r2
 8017b42:	f102 0c01 	add.w	ip, r2, #1
 8017b46:	49af      	ldr	r1, [pc, #700]	@ (8017e04 <uxr_read_framed_msg+0x374>)
 8017b48:	7898      	ldrb	r0, [r3, #2]
 8017b4a:	ea4f 035c 	mov.w	r3, ip, lsr #1
 8017b4e:	fba1 8303 	umull	r8, r3, r1, r3
 8017b52:	089b      	lsrs	r3, r3, #2
 8017b54:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 8017b58:	fb08 c313 	mls	r3, r8, r3, ip
 8017b5c:	287d      	cmp	r0, #125	@ 0x7d
 8017b5e:	fa5f fc83 	uxtb.w	ip, r3
 8017b62:	f000 8194 	beq.w	8017e8e <uxr_read_framed_msg+0x3fe>
 8017b66:	287e      	cmp	r0, #126	@ 0x7e
 8017b68:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 8017b6c:	f000 8200 	beq.w	8017f70 <uxr_read_framed_msg+0x4e0>
 8017b70:	2307      	movs	r3, #7
 8017b72:	86a0      	strh	r0, [r4, #52]	@ 0x34
 8017b74:	7023      	strb	r3, [r4, #0]
 8017b76:	e7a0      	b.n	8017aba <uxr_read_framed_msg+0x2a>
 8017b78:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8017b7a:	8e27      	ldrh	r7, [r4, #48]	@ 0x30
 8017b7c:	429f      	cmp	r7, r3
 8017b7e:	f240 8164 	bls.w	8017e4a <uxr_read_framed_msg+0x3ba>
 8017b82:	f8df 9280 	ldr.w	r9, [pc, #640]	@ 8017e04 <uxr_read_framed_msg+0x374>
 8017b86:	f8cd a00c 	str.w	sl, [sp, #12]
 8017b8a:	212a      	movs	r1, #42	@ 0x2a
 8017b8c:	e01f      	b.n	8017bce <uxr_read_framed_msg+0x13e>
 8017b8e:	f89a e002 	ldrb.w	lr, [sl, #2]
 8017b92:	f1be 0f7d 	cmp.w	lr, #125	@ 0x7d
 8017b96:	f000 80ea 	beq.w	8017d6e <uxr_read_framed_msg+0x2de>
 8017b9a:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 8017b9e:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 8017ba2:	f000 8142 	beq.w	8017e2a <uxr_read_framed_msg+0x39a>
 8017ba6:	f805 e003 	strb.w	lr, [r5, r3]
 8017baa:	8ee0      	ldrh	r0, [r4, #54]	@ 0x36
 8017bac:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8017bae:	4f96      	ldr	r7, [pc, #600]	@ (8017e08 <uxr_read_framed_msg+0x378>)
 8017bb0:	ea80 020e 	eor.w	r2, r0, lr
 8017bb4:	b2d2      	uxtb	r2, r2
 8017bb6:	3301      	adds	r3, #1
 8017bb8:	f837 2012 	ldrh.w	r2, [r7, r2, lsl #1]
 8017bbc:	8e27      	ldrh	r7, [r4, #48]	@ 0x30
 8017bbe:	b29b      	uxth	r3, r3
 8017bc0:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 8017bc4:	42bb      	cmp	r3, r7
 8017bc6:	8663      	strh	r3, [r4, #50]	@ 0x32
 8017bc8:	86e2      	strh	r2, [r4, #54]	@ 0x36
 8017bca:	f080 80e7 	bcs.w	8017d9c <uxr_read_framed_msg+0x30c>
 8017bce:	f894 002d 	ldrb.w	r0, [r4, #45]	@ 0x2d
 8017bd2:	f894 802c 	ldrb.w	r8, [r4, #44]	@ 0x2c
 8017bd6:	f100 0c01 	add.w	ip, r0, #1
 8017bda:	ea4f 0e5c 	mov.w	lr, ip, lsr #1
 8017bde:	fba9 e20e 	umull	lr, r2, r9, lr
 8017be2:	0892      	lsrs	r2, r2, #2
 8017be4:	fb01 c212 	mls	r2, r1, r2, ip
 8017be8:	4580      	cmp	r8, r0
 8017bea:	eb04 0a00 	add.w	sl, r4, r0
 8017bee:	fa5f fc82 	uxtb.w	ip, r2
 8017bf2:	d1cc      	bne.n	8017b8e <uxr_read_framed_msg+0xfe>
 8017bf4:	42bb      	cmp	r3, r7
 8017bf6:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8017bfa:	f040 8128 	bne.w	8017e4e <uxr_read_framed_msg+0x3be>
 8017bfe:	2306      	movs	r3, #6
 8017c00:	7023      	strb	r3, [r4, #0]
 8017c02:	e75a      	b.n	8017aba <uxr_read_framed_msg+0x2a>
 8017c04:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 8017c08:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8017c0c:	4297      	cmp	r7, r2
 8017c0e:	f000 80cf 	beq.w	8017db0 <uxr_read_framed_msg+0x320>
 8017c12:	18a3      	adds	r3, r4, r2
 8017c14:	f102 0c01 	add.w	ip, r2, #1
 8017c18:	497a      	ldr	r1, [pc, #488]	@ (8017e04 <uxr_read_framed_msg+0x374>)
 8017c1a:	7898      	ldrb	r0, [r3, #2]
 8017c1c:	ea4f 035c 	mov.w	r3, ip, lsr #1
 8017c20:	fba1 8303 	umull	r8, r3, r1, r3
 8017c24:	089b      	lsrs	r3, r3, #2
 8017c26:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 8017c2a:	fb08 c313 	mls	r3, r8, r3, ip
 8017c2e:	287d      	cmp	r0, #125	@ 0x7d
 8017c30:	fa5f fc83 	uxtb.w	ip, r3
 8017c34:	f000 813d 	beq.w	8017eb2 <uxr_read_framed_msg+0x422>
 8017c38:	287e      	cmp	r0, #126	@ 0x7e
 8017c3a:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 8017c3e:	f000 8188 	beq.w	8017f52 <uxr_read_framed_msg+0x4c2>
 8017c42:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 8017c44:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8017c46:	eb03 2300 	add.w	r3, r3, r0, lsl #8
 8017c4a:	b29b      	uxth	r3, r3
 8017c4c:	2200      	movs	r2, #0
 8017c4e:	428b      	cmp	r3, r1
 8017c50:	8623      	strh	r3, [r4, #48]	@ 0x30
 8017c52:	8662      	strh	r2, [r4, #50]	@ 0x32
 8017c54:	86e2      	strh	r2, [r4, #54]	@ 0x36
 8017c56:	f240 80f5 	bls.w	8017e44 <uxr_read_framed_msg+0x3b4>
 8017c5a:	7022      	strb	r2, [r4, #0]
 8017c5c:	e765      	b.n	8017b2a <uxr_read_framed_msg+0x9a>
 8017c5e:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 8017c62:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8017c66:	4297      	cmp	r7, r2
 8017c68:	f000 80b2 	beq.w	8017dd0 <uxr_read_framed_msg+0x340>
 8017c6c:	18a3      	adds	r3, r4, r2
 8017c6e:	f102 0c01 	add.w	ip, r2, #1
 8017c72:	4964      	ldr	r1, [pc, #400]	@ (8017e04 <uxr_read_framed_msg+0x374>)
 8017c74:	7898      	ldrb	r0, [r3, #2]
 8017c76:	ea4f 035c 	mov.w	r3, ip, lsr #1
 8017c7a:	fba1 8303 	umull	r8, r3, r1, r3
 8017c7e:	089b      	lsrs	r3, r3, #2
 8017c80:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 8017c84:	fb08 c313 	mls	r3, r8, r3, ip
 8017c88:	287d      	cmp	r0, #125	@ 0x7d
 8017c8a:	fa5f fc83 	uxtb.w	ip, r3
 8017c8e:	f000 813b 	beq.w	8017f08 <uxr_read_framed_msg+0x478>
 8017c92:	287e      	cmp	r0, #126	@ 0x7e
 8017c94:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 8017c98:	f000 816a 	beq.w	8017f70 <uxr_read_framed_msg+0x4e0>
 8017c9c:	2304      	movs	r3, #4
 8017c9e:	8620      	strh	r0, [r4, #48]	@ 0x30
 8017ca0:	7023      	strb	r3, [r4, #0]
 8017ca2:	e70a      	b.n	8017aba <uxr_read_framed_msg+0x2a>
 8017ca4:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 8017ca8:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8017cac:	4297      	cmp	r7, r2
 8017cae:	f000 80c4 	beq.w	8017e3a <uxr_read_framed_msg+0x3aa>
 8017cb2:	18a3      	adds	r3, r4, r2
 8017cb4:	f102 0c01 	add.w	ip, r2, #1
 8017cb8:	4952      	ldr	r1, [pc, #328]	@ (8017e04 <uxr_read_framed_msg+0x374>)
 8017cba:	7898      	ldrb	r0, [r3, #2]
 8017cbc:	ea4f 035c 	mov.w	r3, ip, lsr #1
 8017cc0:	fba1 8303 	umull	r8, r3, r1, r3
 8017cc4:	089b      	lsrs	r3, r3, #2
 8017cc6:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 8017cca:	fb08 c313 	mls	r3, r8, r3, ip
 8017cce:	287d      	cmp	r0, #125	@ 0x7d
 8017cd0:	fa5f fc83 	uxtb.w	ip, r3
 8017cd4:	f000 812b 	beq.w	8017f2e <uxr_read_framed_msg+0x49e>
 8017cd8:	287e      	cmp	r0, #126	@ 0x7e
 8017cda:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 8017cde:	f000 8155 	beq.w	8017f8c <uxr_read_framed_msg+0x4fc>
 8017ce2:	7863      	ldrb	r3, [r4, #1]
 8017ce4:	4283      	cmp	r3, r0
 8017ce6:	bf0c      	ite	eq
 8017ce8:	2303      	moveq	r3, #3
 8017cea:	2300      	movne	r3, #0
 8017cec:	7023      	strb	r3, [r4, #0]
 8017cee:	e6e4      	b.n	8017aba <uxr_read_framed_msg+0x2a>
 8017cf0:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 8017cf4:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8017cf8:	2300      	movs	r3, #0
 8017cfa:	4290      	cmp	r0, r2
 8017cfc:	f884 302e 	strb.w	r3, [r4, #46]	@ 0x2e
 8017d00:	d06b      	beq.n	8017dda <uxr_read_framed_msg+0x34a>
 8017d02:	18a3      	adds	r3, r4, r2
 8017d04:	f102 0c01 	add.w	ip, r2, #1
 8017d08:	493e      	ldr	r1, [pc, #248]	@ (8017e04 <uxr_read_framed_msg+0x374>)
 8017d0a:	789f      	ldrb	r7, [r3, #2]
 8017d0c:	ea4f 035c 	mov.w	r3, ip, lsr #1
 8017d10:	fba1 8303 	umull	r8, r3, r1, r3
 8017d14:	089b      	lsrs	r3, r3, #2
 8017d16:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 8017d1a:	fb08 c313 	mls	r3, r8, r3, ip
 8017d1e:	2f7d      	cmp	r7, #125	@ 0x7d
 8017d20:	fa5f fc83 	uxtb.w	ip, r3
 8017d24:	f000 80d8 	beq.w	8017ed8 <uxr_read_framed_msg+0x448>
 8017d28:	2f7e      	cmp	r7, #126	@ 0x7e
 8017d2a:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 8017d2e:	f884 702e 	strb.w	r7, [r4, #46]	@ 0x2e
 8017d32:	d052      	beq.n	8017dda <uxr_read_framed_msg+0x34a>
 8017d34:	2302      	movs	r3, #2
 8017d36:	7023      	strb	r3, [r4, #0]
 8017d38:	e6bf      	b.n	8017aba <uxr_read_framed_msg+0x2a>
 8017d3a:	f894 802c 	ldrb.w	r8, [r4, #44]	@ 0x2c
 8017d3e:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8017d42:	4930      	ldr	r1, [pc, #192]	@ (8017e04 <uxr_read_framed_msg+0x374>)
 8017d44:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8017d48:	e004      	b.n	8017d54 <uxr_read_framed_msg+0x2c4>
 8017d4a:	78bb      	ldrb	r3, [r7, #2]
 8017d4c:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8017d50:	2b7e      	cmp	r3, #126	@ 0x7e
 8017d52:	d02a      	beq.n	8017daa <uxr_read_framed_msg+0x31a>
 8017d54:	1c50      	adds	r0, r2, #1
 8017d56:	0843      	lsrs	r3, r0, #1
 8017d58:	fba1 e303 	umull	lr, r3, r1, r3
 8017d5c:	089b      	lsrs	r3, r3, #2
 8017d5e:	fb0c 0013 	mls	r0, ip, r3, r0
 8017d62:	4590      	cmp	r8, r2
 8017d64:	eb04 0702 	add.w	r7, r4, r2
 8017d68:	b2c2      	uxtb	r2, r0
 8017d6a:	d1ee      	bne.n	8017d4a <uxr_read_framed_msg+0x2ba>
 8017d6c:	e6dd      	b.n	8017b2a <uxr_read_framed_msg+0x9a>
 8017d6e:	3002      	adds	r0, #2
 8017d70:	ea4f 0e50 	mov.w	lr, r0, lsr #1
 8017d74:	eb04 0a02 	add.w	sl, r4, r2
 8017d78:	fba9 e20e 	umull	lr, r2, r9, lr
 8017d7c:	0892      	lsrs	r2, r2, #2
 8017d7e:	45e0      	cmp	r8, ip
 8017d80:	fb01 0012 	mls	r0, r1, r2, r0
 8017d84:	f43f af36 	beq.w	8017bf4 <uxr_read_framed_msg+0x164>
 8017d88:	f89a e002 	ldrb.w	lr, [sl, #2]
 8017d8c:	f884 002d 	strb.w	r0, [r4, #45]	@ 0x2d
 8017d90:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 8017d94:	d049      	beq.n	8017e2a <uxr_read_framed_msg+0x39a>
 8017d96:	f08e 0e20 	eor.w	lr, lr, #32
 8017d9a:	e704      	b.n	8017ba6 <uxr_read_framed_msg+0x116>
 8017d9c:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8017da0:	f43f af2d 	beq.w	8017bfe <uxr_read_framed_msg+0x16e>
 8017da4:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 8017da8:	d151      	bne.n	8017e4e <uxr_read_framed_msg+0x3be>
 8017daa:	2301      	movs	r3, #1
 8017dac:	7023      	strb	r3, [r4, #0]
 8017dae:	e684      	b.n	8017aba <uxr_read_framed_msg+0x2a>
 8017db0:	4651      	mov	r1, sl
 8017db2:	f8cd b000 	str.w	fp, [sp]
 8017db6:	2301      	movs	r3, #1
 8017db8:	9301      	str	r3, [sp, #4]
 8017dba:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8017dbc:	9103      	str	r1, [sp, #12]
 8017dbe:	4632      	mov	r2, r6
 8017dc0:	4620      	mov	r0, r4
 8017dc2:	f7ff fde1 	bl	8017988 <uxr_framing_read_transport>
 8017dc6:	fab0 f080 	clz	r0, r0
 8017dca:	9903      	ldr	r1, [sp, #12]
 8017dcc:	0940      	lsrs	r0, r0, #5
 8017dce:	e671      	b.n	8017ab4 <uxr_read_framed_msg+0x24>
 8017dd0:	4651      	mov	r1, sl
 8017dd2:	f8cd b000 	str.w	fp, [sp]
 8017dd6:	2302      	movs	r3, #2
 8017dd8:	e7ee      	b.n	8017db8 <uxr_read_framed_msg+0x328>
 8017dda:	2304      	movs	r3, #4
 8017ddc:	9301      	str	r3, [sp, #4]
 8017dde:	f8cd b000 	str.w	fp, [sp]
 8017de2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8017de4:	4632      	mov	r2, r6
 8017de6:	4651      	mov	r1, sl
 8017de8:	4620      	mov	r0, r4
 8017dea:	f7ff fdcd 	bl	8017988 <uxr_framing_read_transport>
 8017dee:	2800      	cmp	r0, #0
 8017df0:	f47f ae63 	bne.w	8017aba <uxr_read_framed_msg+0x2a>
 8017df4:	f894 002e 	ldrb.w	r0, [r4, #46]	@ 0x2e
 8017df8:	387e      	subs	r0, #126	@ 0x7e
 8017dfa:	4651      	mov	r1, sl
 8017dfc:	bf18      	it	ne
 8017dfe:	2001      	movne	r0, #1
 8017e00:	e658      	b.n	8017ab4 <uxr_read_framed_msg+0x24>
 8017e02:	bf00      	nop
 8017e04:	30c30c31 	.word	0x30c30c31
 8017e08:	0801d688 	.word	0x0801d688
 8017e0c:	2305      	movs	r3, #5
 8017e0e:	9301      	str	r3, [sp, #4]
 8017e10:	f8cd b000 	str.w	fp, [sp]
 8017e14:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8017e16:	f7ff fdb7 	bl	8017988 <uxr_framing_read_transport>
 8017e1a:	f894 202c 	ldrb.w	r2, [r4, #44]	@ 0x2c
 8017e1e:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8017e22:	429a      	cmp	r2, r3
 8017e24:	f43f ae81 	beq.w	8017b2a <uxr_read_framed_msg+0x9a>
 8017e28:	e642      	b.n	8017ab0 <uxr_read_framed_msg+0x20>
 8017e2a:	42bb      	cmp	r3, r7
 8017e2c:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8017e30:	f43f aee5 	beq.w	8017bfe <uxr_read_framed_msg+0x16e>
 8017e34:	2301      	movs	r3, #1
 8017e36:	7023      	strb	r3, [r4, #0]
 8017e38:	e63f      	b.n	8017aba <uxr_read_framed_msg+0x2a>
 8017e3a:	4651      	mov	r1, sl
 8017e3c:	f8cd b000 	str.w	fp, [sp]
 8017e40:	2303      	movs	r3, #3
 8017e42:	e7b9      	b.n	8017db8 <uxr_read_framed_msg+0x328>
 8017e44:	2305      	movs	r3, #5
 8017e46:	7023      	strb	r3, [r4, #0]
 8017e48:	e637      	b.n	8017aba <uxr_read_framed_msg+0x2a>
 8017e4a:	f43f aed8 	beq.w	8017bfe <uxr_read_framed_msg+0x16e>
 8017e4e:	1afb      	subs	r3, r7, r3
 8017e50:	3302      	adds	r3, #2
 8017e52:	e9cd b300 	strd	fp, r3, [sp]
 8017e56:	4651      	mov	r1, sl
 8017e58:	e7af      	b.n	8017dba <uxr_read_framed_msg+0x32a>
 8017e5a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8017e5c:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 8017e60:	7013      	strb	r3, [r2, #0]
 8017e62:	8e20      	ldrh	r0, [r4, #48]	@ 0x30
 8017e64:	b005      	add	sp, #20
 8017e66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017e6a:	4287      	cmp	r7, r0
 8017e6c:	d0a0      	beq.n	8017db0 <uxr_read_framed_msg+0x320>
 8017e6e:	4423      	add	r3, r4
 8017e70:	3202      	adds	r2, #2
 8017e72:	7898      	ldrb	r0, [r3, #2]
 8017e74:	0853      	lsrs	r3, r2, #1
 8017e76:	fba1 e303 	umull	lr, r3, r1, r3
 8017e7a:	089b      	lsrs	r3, r3, #2
 8017e7c:	fb08 2213 	mls	r2, r8, r3, r2
 8017e80:	287e      	cmp	r0, #126	@ 0x7e
 8017e82:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8017e86:	d064      	beq.n	8017f52 <uxr_read_framed_msg+0x4c2>
 8017e88:	f080 0120 	eor.w	r1, r0, #32
 8017e8c:	e642      	b.n	8017b14 <uxr_read_framed_msg+0x84>
 8017e8e:	45bc      	cmp	ip, r7
 8017e90:	d09e      	beq.n	8017dd0 <uxr_read_framed_msg+0x340>
 8017e92:	4423      	add	r3, r4
 8017e94:	3202      	adds	r2, #2
 8017e96:	7898      	ldrb	r0, [r3, #2]
 8017e98:	0853      	lsrs	r3, r2, #1
 8017e9a:	fba1 e303 	umull	lr, r3, r1, r3
 8017e9e:	089b      	lsrs	r3, r3, #2
 8017ea0:	fb08 2213 	mls	r2, r8, r3, r2
 8017ea4:	287e      	cmp	r0, #126	@ 0x7e
 8017ea6:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8017eaa:	d061      	beq.n	8017f70 <uxr_read_framed_msg+0x4e0>
 8017eac:	f080 0020 	eor.w	r0, r0, #32
 8017eb0:	e65e      	b.n	8017b70 <uxr_read_framed_msg+0xe0>
 8017eb2:	4567      	cmp	r7, ip
 8017eb4:	f43f af7c 	beq.w	8017db0 <uxr_read_framed_msg+0x320>
 8017eb8:	4423      	add	r3, r4
 8017eba:	3202      	adds	r2, #2
 8017ebc:	7898      	ldrb	r0, [r3, #2]
 8017ebe:	0853      	lsrs	r3, r2, #1
 8017ec0:	fba1 e303 	umull	lr, r3, r1, r3
 8017ec4:	089b      	lsrs	r3, r3, #2
 8017ec6:	fb08 2213 	mls	r2, r8, r3, r2
 8017eca:	287e      	cmp	r0, #126	@ 0x7e
 8017ecc:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8017ed0:	d03f      	beq.n	8017f52 <uxr_read_framed_msg+0x4c2>
 8017ed2:	f080 0020 	eor.w	r0, r0, #32
 8017ed6:	e6b4      	b.n	8017c42 <uxr_read_framed_msg+0x1b2>
 8017ed8:	4560      	cmp	r0, ip
 8017eda:	f43f af7e 	beq.w	8017dda <uxr_read_framed_msg+0x34a>
 8017ede:	4423      	add	r3, r4
 8017ee0:	3202      	adds	r2, #2
 8017ee2:	7898      	ldrb	r0, [r3, #2]
 8017ee4:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 8017ee8:	0853      	lsrs	r3, r2, #1
 8017eea:	fba1 e303 	umull	lr, r3, r1, r3
 8017eee:	089b      	lsrs	r3, r3, #2
 8017ef0:	fb08 2213 	mls	r2, r8, r3, r2
 8017ef4:	287e      	cmp	r0, #126	@ 0x7e
 8017ef6:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8017efa:	f43f af6e 	beq.w	8017dda <uxr_read_framed_msg+0x34a>
 8017efe:	f080 0020 	eor.w	r0, r0, #32
 8017f02:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 8017f06:	e715      	b.n	8017d34 <uxr_read_framed_msg+0x2a4>
 8017f08:	4567      	cmp	r7, ip
 8017f0a:	f43f af61 	beq.w	8017dd0 <uxr_read_framed_msg+0x340>
 8017f0e:	4423      	add	r3, r4
 8017f10:	3202      	adds	r2, #2
 8017f12:	7898      	ldrb	r0, [r3, #2]
 8017f14:	0853      	lsrs	r3, r2, #1
 8017f16:	fba1 e303 	umull	lr, r3, r1, r3
 8017f1a:	089b      	lsrs	r3, r3, #2
 8017f1c:	fb08 2213 	mls	r2, r8, r3, r2
 8017f20:	287e      	cmp	r0, #126	@ 0x7e
 8017f22:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8017f26:	d023      	beq.n	8017f70 <uxr_read_framed_msg+0x4e0>
 8017f28:	f080 0020 	eor.w	r0, r0, #32
 8017f2c:	e6b6      	b.n	8017c9c <uxr_read_framed_msg+0x20c>
 8017f2e:	45bc      	cmp	ip, r7
 8017f30:	d083      	beq.n	8017e3a <uxr_read_framed_msg+0x3aa>
 8017f32:	4423      	add	r3, r4
 8017f34:	3202      	adds	r2, #2
 8017f36:	7898      	ldrb	r0, [r3, #2]
 8017f38:	0853      	lsrs	r3, r2, #1
 8017f3a:	fba1 e303 	umull	lr, r3, r1, r3
 8017f3e:	089b      	lsrs	r3, r3, #2
 8017f40:	fb08 2213 	mls	r2, r8, r3, r2
 8017f44:	287e      	cmp	r0, #126	@ 0x7e
 8017f46:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8017f4a:	d01f      	beq.n	8017f8c <uxr_read_framed_msg+0x4fc>
 8017f4c:	f080 0020 	eor.w	r0, r0, #32
 8017f50:	e6c7      	b.n	8017ce2 <uxr_read_framed_msg+0x252>
 8017f52:	2701      	movs	r7, #1
 8017f54:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8017f56:	f8cd b000 	str.w	fp, [sp]
 8017f5a:	9701      	str	r7, [sp, #4]
 8017f5c:	4632      	mov	r2, r6
 8017f5e:	4651      	mov	r1, sl
 8017f60:	4620      	mov	r0, r4
 8017f62:	f7ff fd11 	bl	8017988 <uxr_framing_read_transport>
 8017f66:	2800      	cmp	r0, #0
 8017f68:	f47f ada7 	bne.w	8017aba <uxr_read_framed_msg+0x2a>
 8017f6c:	7027      	strb	r7, [r4, #0]
 8017f6e:	e5a4      	b.n	8017aba <uxr_read_framed_msg+0x2a>
 8017f70:	f8cd b000 	str.w	fp, [sp]
 8017f74:	2302      	movs	r3, #2
 8017f76:	9301      	str	r3, [sp, #4]
 8017f78:	4632      	mov	r2, r6
 8017f7a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8017f7c:	4651      	mov	r1, sl
 8017f7e:	4620      	mov	r0, r4
 8017f80:	f7ff fd02 	bl	8017988 <uxr_framing_read_transport>
 8017f84:	2800      	cmp	r0, #0
 8017f86:	f47f ad98 	bne.w	8017aba <uxr_read_framed_msg+0x2a>
 8017f8a:	e70e      	b.n	8017daa <uxr_read_framed_msg+0x31a>
 8017f8c:	f8cd b000 	str.w	fp, [sp]
 8017f90:	2303      	movs	r3, #3
 8017f92:	e7f0      	b.n	8017f76 <uxr_read_framed_msg+0x4e6>

08017f94 <rcl_get_automatic_discovery_range>:
 8017f94:	b530      	push	{r4, r5, lr}
 8017f96:	b083      	sub	sp, #12
 8017f98:	2300      	movs	r3, #0
 8017f9a:	9301      	str	r3, [sp, #4]
 8017f9c:	b1c0      	cbz	r0, 8017fd0 <rcl_get_automatic_discovery_range+0x3c>
 8017f9e:	4604      	mov	r4, r0
 8017fa0:	a901      	add	r1, sp, #4
 8017fa2:	4818      	ldr	r0, [pc, #96]	@ (8018004 <rcl_get_automatic_discovery_range+0x70>)
 8017fa4:	f7fb ff86 	bl	8013eb4 <rcutils_get_env>
 8017fa8:	b110      	cbz	r0, 8017fb0 <rcl_get_automatic_discovery_range+0x1c>
 8017faa:	2001      	movs	r0, #1
 8017fac:	b003      	add	sp, #12
 8017fae:	bd30      	pop	{r4, r5, pc}
 8017fb0:	9d01      	ldr	r5, [sp, #4]
 8017fb2:	782b      	ldrb	r3, [r5, #0]
 8017fb4:	b923      	cbnz	r3, 8017fc0 <rcl_get_automatic_discovery_range+0x2c>
 8017fb6:	2303      	movs	r3, #3
 8017fb8:	7023      	strb	r3, [r4, #0]
 8017fba:	2000      	movs	r0, #0
 8017fbc:	b003      	add	sp, #12
 8017fbe:	bd30      	pop	{r4, r5, pc}
 8017fc0:	4911      	ldr	r1, [pc, #68]	@ (8018008 <rcl_get_automatic_discovery_range+0x74>)
 8017fc2:	4628      	mov	r0, r5
 8017fc4:	f7e8 f90c 	bl	80001e0 <strcmp>
 8017fc8:	b928      	cbnz	r0, 8017fd6 <rcl_get_automatic_discovery_range+0x42>
 8017fca:	2301      	movs	r3, #1
 8017fcc:	7023      	strb	r3, [r4, #0]
 8017fce:	e7f4      	b.n	8017fba <rcl_get_automatic_discovery_range+0x26>
 8017fd0:	200b      	movs	r0, #11
 8017fd2:	b003      	add	sp, #12
 8017fd4:	bd30      	pop	{r4, r5, pc}
 8017fd6:	490d      	ldr	r1, [pc, #52]	@ (801800c <rcl_get_automatic_discovery_range+0x78>)
 8017fd8:	4628      	mov	r0, r5
 8017fda:	f7e8 f901 	bl	80001e0 <strcmp>
 8017fde:	b168      	cbz	r0, 8017ffc <rcl_get_automatic_discovery_range+0x68>
 8017fe0:	490b      	ldr	r1, [pc, #44]	@ (8018010 <rcl_get_automatic_discovery_range+0x7c>)
 8017fe2:	4628      	mov	r0, r5
 8017fe4:	f7e8 f8fc 	bl	80001e0 <strcmp>
 8017fe8:	2800      	cmp	r0, #0
 8017fea:	d0e4      	beq.n	8017fb6 <rcl_get_automatic_discovery_range+0x22>
 8017fec:	4909      	ldr	r1, [pc, #36]	@ (8018014 <rcl_get_automatic_discovery_range+0x80>)
 8017fee:	4628      	mov	r0, r5
 8017ff0:	f7e8 f8f6 	bl	80001e0 <strcmp>
 8017ff4:	b910      	cbnz	r0, 8017ffc <rcl_get_automatic_discovery_range+0x68>
 8017ff6:	2304      	movs	r3, #4
 8017ff8:	7023      	strb	r3, [r4, #0]
 8017ffa:	e7de      	b.n	8017fba <rcl_get_automatic_discovery_range+0x26>
 8017ffc:	2302      	movs	r3, #2
 8017ffe:	7023      	strb	r3, [r4, #0]
 8018000:	e7db      	b.n	8017fba <rcl_get_automatic_discovery_range+0x26>
 8018002:	bf00      	nop
 8018004:	0801cad0 	.word	0x0801cad0
 8018008:	0801caf0 	.word	0x0801caf0
 801800c:	0801caf4 	.word	0x0801caf4
 8018010:	0801cb00 	.word	0x0801cb00
 8018014:	0801cb08 	.word	0x0801cb08

08018018 <rcl_automatic_discovery_range_to_string>:
 8018018:	2804      	cmp	r0, #4
 801801a:	bf9a      	itte	ls
 801801c:	4b02      	ldrls	r3, [pc, #8]	@ (8018028 <rcl_automatic_discovery_range_to_string+0x10>)
 801801e:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 8018022:	2000      	movhi	r0, #0
 8018024:	4770      	bx	lr
 8018026:	bf00      	nop
 8018028:	0801d888 	.word	0x0801d888

0801802c <rcl_get_discovery_static_peers>:
 801802c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018030:	b08c      	sub	sp, #48	@ 0x30
 8018032:	2300      	movs	r3, #0
 8018034:	9304      	str	r3, [sp, #16]
 8018036:	2800      	cmp	r0, #0
 8018038:	d04e      	beq.n	80180d8 <rcl_get_discovery_static_peers+0xac>
 801803a:	460d      	mov	r5, r1
 801803c:	2900      	cmp	r1, #0
 801803e:	d04b      	beq.n	80180d8 <rcl_get_discovery_static_peers+0xac>
 8018040:	4604      	mov	r4, r0
 8018042:	a904      	add	r1, sp, #16
 8018044:	482d      	ldr	r0, [pc, #180]	@ (80180fc <rcl_get_discovery_static_peers+0xd0>)
 8018046:	f7fb ff35 	bl	8013eb4 <rcutils_get_env>
 801804a:	b118      	cbz	r0, 8018054 <rcl_get_discovery_static_peers+0x28>
 801804c:	2001      	movs	r0, #1
 801804e:	b00c      	add	sp, #48	@ 0x30
 8018050:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018054:	9b04      	ldr	r3, [sp, #16]
 8018056:	2b00      	cmp	r3, #0
 8018058:	d0f8      	beq.n	801804c <rcl_get_discovery_static_peers+0x20>
 801805a:	af05      	add	r7, sp, #20
 801805c:	4638      	mov	r0, r7
 801805e:	f000 fc7f 	bl	8018960 <rcutils_get_zero_initialized_string_array>
 8018062:	f105 0308 	add.w	r3, r5, #8
 8018066:	9703      	str	r7, [sp, #12]
 8018068:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801806c:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8018070:	9804      	ldr	r0, [sp, #16]
 8018072:	e895 000c 	ldmia.w	r5, {r2, r3}
 8018076:	213b      	movs	r1, #59	@ 0x3b
 8018078:	f000 fbc2 	bl	8018800 <rcutils_split>
 801807c:	2800      	cmp	r0, #0
 801807e:	d1e5      	bne.n	801804c <rcl_get_discovery_static_peers+0x20>
 8018080:	9905      	ldr	r1, [sp, #20]
 8018082:	462a      	mov	r2, r5
 8018084:	4620      	mov	r0, r4
 8018086:	f000 fcc3 	bl	8018a10 <rmw_discovery_options_init>
 801808a:	4606      	mov	r6, r0
 801808c:	bb90      	cbnz	r0, 80180f4 <rcl_get_discovery_static_peers+0xc8>
 801808e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8018092:	f1b9 0f00 	cmp.w	r9, #0
 8018096:	d026      	beq.n	80180e6 <rcl_get_discovery_static_peers+0xba>
 8018098:	f8dd a018 	ldr.w	sl, [sp, #24]
 801809c:	4680      	mov	r8, r0
 801809e:	f85a 5026 	ldr.w	r5, [sl, r6, lsl #2]
 80180a2:	4628      	mov	r0, r5
 80180a4:	f7e8 f8fc 	bl	80002a0 <strlen>
 80180a8:	28ff      	cmp	r0, #255	@ 0xff
 80180aa:	4629      	mov	r1, r5
 80180ac:	ea4f 2506 	mov.w	r5, r6, lsl #8
 80180b0:	d816      	bhi.n	80180e0 <rcl_get_discovery_static_peers+0xb4>
 80180b2:	6860      	ldr	r0, [r4, #4]
 80180b4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80180b8:	eb00 2006 	add.w	r0, r0, r6, lsl #8
 80180bc:	f001 fc8b 	bl	80199d6 <strncpy>
 80180c0:	6863      	ldr	r3, [r4, #4]
 80180c2:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80180c6:	3601      	adds	r6, #1
 80180c8:	442b      	add	r3, r5
 80180ca:	454e      	cmp	r6, r9
 80180cc:	f883 80ff 	strb.w	r8, [r3, #255]	@ 0xff
 80180d0:	d209      	bcs.n	80180e6 <rcl_get_discovery_static_peers+0xba>
 80180d2:	f8dd a018 	ldr.w	sl, [sp, #24]
 80180d6:	e7e2      	b.n	801809e <rcl_get_discovery_static_peers+0x72>
 80180d8:	200b      	movs	r0, #11
 80180da:	b00c      	add	sp, #48	@ 0x30
 80180dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80180e0:	3601      	adds	r6, #1
 80180e2:	454e      	cmp	r6, r9
 80180e4:	d3db      	bcc.n	801809e <rcl_get_discovery_static_peers+0x72>
 80180e6:	4638      	mov	r0, r7
 80180e8:	f000 fc6c 	bl	80189c4 <rcutils_string_array_fini>
 80180ec:	3800      	subs	r0, #0
 80180ee:	bf18      	it	ne
 80180f0:	2001      	movne	r0, #1
 80180f2:	e7ac      	b.n	801804e <rcl_get_discovery_static_peers+0x22>
 80180f4:	f7f8 ff66 	bl	8010fc4 <rcl_convert_rmw_ret_to_rcl_ret>
 80180f8:	e7a9      	b.n	801804e <rcl_get_discovery_static_peers+0x22>
 80180fa:	bf00      	nop
 80180fc:	0801cb18 	.word	0x0801cb18

08018100 <rcl_get_default_domain_id>:
 8018100:	b530      	push	{r4, r5, lr}
 8018102:	b083      	sub	sp, #12
 8018104:	2300      	movs	r3, #0
 8018106:	9300      	str	r3, [sp, #0]
 8018108:	b1f0      	cbz	r0, 8018148 <rcl_get_default_domain_id+0x48>
 801810a:	4604      	mov	r4, r0
 801810c:	4669      	mov	r1, sp
 801810e:	4812      	ldr	r0, [pc, #72]	@ (8018158 <rcl_get_default_domain_id+0x58>)
 8018110:	f7fb fed0 	bl	8013eb4 <rcutils_get_env>
 8018114:	4602      	mov	r2, r0
 8018116:	b108      	cbz	r0, 801811c <rcl_get_default_domain_id+0x1c>
 8018118:	2001      	movs	r0, #1
 801811a:	e004      	b.n	8018126 <rcl_get_default_domain_id+0x26>
 801811c:	9800      	ldr	r0, [sp, #0]
 801811e:	b108      	cbz	r0, 8018124 <rcl_get_default_domain_id+0x24>
 8018120:	7803      	ldrb	r3, [r0, #0]
 8018122:	b913      	cbnz	r3, 801812a <rcl_get_default_domain_id+0x2a>
 8018124:	2000      	movs	r0, #0
 8018126:	b003      	add	sp, #12
 8018128:	bd30      	pop	{r4, r5, pc}
 801812a:	a901      	add	r1, sp, #4
 801812c:	9201      	str	r2, [sp, #4]
 801812e:	f001 f921 	bl	8019374 <strtoul>
 8018132:	4605      	mov	r5, r0
 8018134:	b158      	cbz	r0, 801814e <rcl_get_default_domain_id+0x4e>
 8018136:	1c43      	adds	r3, r0, #1
 8018138:	d104      	bne.n	8018144 <rcl_get_default_domain_id+0x44>
 801813a:	f001 fd29 	bl	8019b90 <__errno>
 801813e:	6803      	ldr	r3, [r0, #0]
 8018140:	2b22      	cmp	r3, #34	@ 0x22
 8018142:	d0e9      	beq.n	8018118 <rcl_get_default_domain_id+0x18>
 8018144:	6025      	str	r5, [r4, #0]
 8018146:	e7ed      	b.n	8018124 <rcl_get_default_domain_id+0x24>
 8018148:	200b      	movs	r0, #11
 801814a:	b003      	add	sp, #12
 801814c:	bd30      	pop	{r4, r5, pc}
 801814e:	9b01      	ldr	r3, [sp, #4]
 8018150:	781b      	ldrb	r3, [r3, #0]
 8018152:	2b00      	cmp	r3, #0
 8018154:	d0f6      	beq.n	8018144 <rcl_get_default_domain_id+0x44>
 8018156:	e7df      	b.n	8018118 <rcl_get_default_domain_id+0x18>
 8018158:	0801cbf8 	.word	0x0801cbf8

0801815c <rcl_expand_topic_name>:
 801815c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018160:	b08b      	sub	sp, #44	@ 0x2c
 8018162:	9306      	str	r3, [sp, #24]
 8018164:	2800      	cmp	r0, #0
 8018166:	f000 80ad 	beq.w	80182c4 <rcl_expand_topic_name+0x168>
 801816a:	460e      	mov	r6, r1
 801816c:	2900      	cmp	r1, #0
 801816e:	f000 80a9 	beq.w	80182c4 <rcl_expand_topic_name+0x168>
 8018172:	4617      	mov	r7, r2
 8018174:	2a00      	cmp	r2, #0
 8018176:	f000 80a5 	beq.w	80182c4 <rcl_expand_topic_name+0x168>
 801817a:	2b00      	cmp	r3, #0
 801817c:	f000 80a2 	beq.w	80182c4 <rcl_expand_topic_name+0x168>
 8018180:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8018182:	2b00      	cmp	r3, #0
 8018184:	f000 809e 	beq.w	80182c4 <rcl_expand_topic_name+0x168>
 8018188:	2200      	movs	r2, #0
 801818a:	a909      	add	r1, sp, #36	@ 0x24
 801818c:	4680      	mov	r8, r0
 801818e:	f000 fa45 	bl	801861c <rcl_validate_topic_name>
 8018192:	4605      	mov	r5, r0
 8018194:	2800      	cmp	r0, #0
 8018196:	f040 8096 	bne.w	80182c6 <rcl_expand_topic_name+0x16a>
 801819a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801819c:	2b00      	cmp	r3, #0
 801819e:	f040 809a 	bne.w	80182d6 <rcl_expand_topic_name+0x17a>
 80181a2:	4602      	mov	r2, r0
 80181a4:	a909      	add	r1, sp, #36	@ 0x24
 80181a6:	4630      	mov	r0, r6
 80181a8:	f7fc fadc 	bl	8014764 <rmw_validate_node_name>
 80181ac:	2800      	cmp	r0, #0
 80181ae:	f040 808e 	bne.w	80182ce <rcl_expand_topic_name+0x172>
 80181b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80181b4:	2a00      	cmp	r2, #0
 80181b6:	f040 8093 	bne.w	80182e0 <rcl_expand_topic_name+0x184>
 80181ba:	a909      	add	r1, sp, #36	@ 0x24
 80181bc:	4638      	mov	r0, r7
 80181be:	f7fc fab3 	bl	8014728 <rmw_validate_namespace>
 80181c2:	2800      	cmp	r0, #0
 80181c4:	f040 8083 	bne.w	80182ce <rcl_expand_topic_name+0x172>
 80181c8:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80181ca:	2d00      	cmp	r5, #0
 80181cc:	f040 80f5 	bne.w	80183ba <rcl_expand_topic_name+0x25e>
 80181d0:	217b      	movs	r1, #123	@ 0x7b
 80181d2:	4640      	mov	r0, r8
 80181d4:	f001 fbe0 	bl	8019998 <strchr>
 80181d8:	f898 3000 	ldrb.w	r3, [r8]
 80181dc:	2b2f      	cmp	r3, #47	@ 0x2f
 80181de:	4604      	mov	r4, r0
 80181e0:	f000 809f 	beq.w	8018322 <rcl_expand_topic_name+0x1c6>
 80181e4:	2b7e      	cmp	r3, #126	@ 0x7e
 80181e6:	f040 80ea 	bne.w	80183be <rcl_expand_topic_name+0x262>
 80181ea:	4638      	mov	r0, r7
 80181ec:	f7e8 f858 	bl	80002a0 <strlen>
 80181f0:	4a86      	ldr	r2, [pc, #536]	@ (801840c <rcl_expand_topic_name+0x2b0>)
 80181f2:	4b87      	ldr	r3, [pc, #540]	@ (8018410 <rcl_expand_topic_name+0x2b4>)
 80181f4:	2801      	cmp	r0, #1
 80181f6:	bf08      	it	eq
 80181f8:	4613      	moveq	r3, r2
 80181fa:	9302      	str	r3, [sp, #8]
 80181fc:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 80181fe:	9300      	str	r3, [sp, #0]
 8018200:	e9cd 7603 	strd	r7, r6, [sp, #12]
 8018204:	f108 0301 	add.w	r3, r8, #1
 8018208:	9305      	str	r3, [sp, #20]
 801820a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801820e:	9301      	str	r3, [sp, #4]
 8018210:	ab14      	add	r3, sp, #80	@ 0x50
 8018212:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8018214:	f7fb fe66 	bl	8013ee4 <rcutils_format_string_limit>
 8018218:	4682      	mov	sl, r0
 801821a:	2800      	cmp	r0, #0
 801821c:	f000 80e1 	beq.w	80183e2 <rcl_expand_topic_name+0x286>
 8018220:	2c00      	cmp	r4, #0
 8018222:	f000 8085 	beq.w	8018330 <rcl_expand_topic_name+0x1d4>
 8018226:	217b      	movs	r1, #123	@ 0x7b
 8018228:	f001 fbb6 	bl	8019998 <strchr>
 801822c:	46d1      	mov	r9, sl
 801822e:	4604      	mov	r4, r0
 8018230:	9507      	str	r5, [sp, #28]
 8018232:	464d      	mov	r5, r9
 8018234:	2c00      	cmp	r4, #0
 8018236:	f000 80a1 	beq.w	801837c <rcl_expand_topic_name+0x220>
 801823a:	217d      	movs	r1, #125	@ 0x7d
 801823c:	4628      	mov	r0, r5
 801823e:	f001 fbab 	bl	8019998 <strchr>
 8018242:	eba0 0904 	sub.w	r9, r0, r4
 8018246:	f109 0b01 	add.w	fp, r9, #1
 801824a:	4872      	ldr	r0, [pc, #456]	@ (8018414 <rcl_expand_topic_name+0x2b8>)
 801824c:	465a      	mov	r2, fp
 801824e:	4621      	mov	r1, r4
 8018250:	f001 fbaf 	bl	80199b2 <strncmp>
 8018254:	2800      	cmp	r0, #0
 8018256:	d069      	beq.n	801832c <rcl_expand_topic_name+0x1d0>
 8018258:	486f      	ldr	r0, [pc, #444]	@ (8018418 <rcl_expand_topic_name+0x2bc>)
 801825a:	465a      	mov	r2, fp
 801825c:	4621      	mov	r1, r4
 801825e:	f001 fba8 	bl	80199b2 <strncmp>
 8018262:	b130      	cbz	r0, 8018272 <rcl_expand_topic_name+0x116>
 8018264:	486d      	ldr	r0, [pc, #436]	@ (801841c <rcl_expand_topic_name+0x2c0>)
 8018266:	465a      	mov	r2, fp
 8018268:	4621      	mov	r1, r4
 801826a:	f001 fba2 	bl	80199b2 <strncmp>
 801826e:	2800      	cmp	r0, #0
 8018270:	d138      	bne.n	80182e4 <rcl_expand_topic_name+0x188>
 8018272:	46b9      	mov	r9, r7
 8018274:	ab16      	add	r3, sp, #88	@ 0x58
 8018276:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801827a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801827e:	ab14      	add	r3, sp, #80	@ 0x50
 8018280:	4620      	mov	r0, r4
 8018282:	cb0c      	ldmia	r3, {r2, r3}
 8018284:	4659      	mov	r1, fp
 8018286:	f7fb ff81 	bl	801418c <rcutils_strndup>
 801828a:	4604      	mov	r4, r0
 801828c:	2800      	cmp	r0, #0
 801828e:	f000 8099 	beq.w	80183c4 <rcl_expand_topic_name+0x268>
 8018292:	464a      	mov	r2, r9
 8018294:	4628      	mov	r0, r5
 8018296:	ab14      	add	r3, sp, #80	@ 0x50
 8018298:	4621      	mov	r1, r4
 801829a:	f7fb fe5d 	bl	8013f58 <rcutils_repl_str>
 801829e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80182a0:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80182a2:	4605      	mov	r5, r0
 80182a4:	4620      	mov	r0, r4
 80182a6:	4798      	blx	r3
 80182a8:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80182aa:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80182ac:	4650      	mov	r0, sl
 80182ae:	4798      	blx	r3
 80182b0:	2d00      	cmp	r5, #0
 80182b2:	f000 8091 	beq.w	80183d8 <rcl_expand_topic_name+0x27c>
 80182b6:	217b      	movs	r1, #123	@ 0x7b
 80182b8:	4628      	mov	r0, r5
 80182ba:	f001 fb6d 	bl	8019998 <strchr>
 80182be:	46aa      	mov	sl, r5
 80182c0:	4604      	mov	r4, r0
 80182c2:	e7b7      	b.n	8018234 <rcl_expand_topic_name+0xd8>
 80182c4:	250b      	movs	r5, #11
 80182c6:	4628      	mov	r0, r5
 80182c8:	b00b      	add	sp, #44	@ 0x2c
 80182ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80182ce:	f7f8 fe79 	bl	8010fc4 <rcl_convert_rmw_ret_to_rcl_ret>
 80182d2:	4605      	mov	r5, r0
 80182d4:	e7f7      	b.n	80182c6 <rcl_expand_topic_name+0x16a>
 80182d6:	2567      	movs	r5, #103	@ 0x67
 80182d8:	4628      	mov	r0, r5
 80182da:	b00b      	add	sp, #44	@ 0x2c
 80182dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80182e0:	25c9      	movs	r5, #201	@ 0xc9
 80182e2:	e7f0      	b.n	80182c6 <rcl_expand_topic_name+0x16a>
 80182e4:	f109 32ff 	add.w	r2, r9, #4294967295	@ 0xffffffff
 80182e8:	9806      	ldr	r0, [sp, #24]
 80182ea:	1c61      	adds	r1, r4, #1
 80182ec:	f7fc f86a 	bl	80143c4 <rcutils_string_map_getn>
 80182f0:	4681      	mov	r9, r0
 80182f2:	2800      	cmp	r0, #0
 80182f4:	d1be      	bne.n	8018274 <rcl_expand_topic_name+0x118>
 80182f6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80182f8:	ab16      	add	r3, sp, #88	@ 0x58
 80182fa:	6010      	str	r0, [r2, #0]
 80182fc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8018300:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8018304:	ab14      	add	r3, sp, #80	@ 0x50
 8018306:	cb0c      	ldmia	r3, {r2, r3}
 8018308:	4659      	mov	r1, fp
 801830a:	4620      	mov	r0, r4
 801830c:	f7fb ff3e 	bl	801418c <rcutils_strndup>
 8018310:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018312:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8018314:	4798      	blx	r3
 8018316:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018318:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801831a:	4650      	mov	r0, sl
 801831c:	4798      	blx	r3
 801831e:	2569      	movs	r5, #105	@ 0x69
 8018320:	e7d1      	b.n	80182c6 <rcl_expand_topic_name+0x16a>
 8018322:	2800      	cmp	r0, #0
 8018324:	d061      	beq.n	80183ea <rcl_expand_topic_name+0x28e>
 8018326:	46c1      	mov	r9, r8
 8018328:	46aa      	mov	sl, r5
 801832a:	e781      	b.n	8018230 <rcl_expand_topic_name+0xd4>
 801832c:	46b1      	mov	r9, r6
 801832e:	e7a1      	b.n	8018274 <rcl_expand_topic_name+0x118>
 8018330:	f89a 3000 	ldrb.w	r3, [sl]
 8018334:	2b2f      	cmp	r3, #47	@ 0x2f
 8018336:	d01d      	beq.n	8018374 <rcl_expand_topic_name+0x218>
 8018338:	4638      	mov	r0, r7
 801833a:	f7e7 ffb1 	bl	80002a0 <strlen>
 801833e:	4a38      	ldr	r2, [pc, #224]	@ (8018420 <rcl_expand_topic_name+0x2c4>)
 8018340:	4b38      	ldr	r3, [pc, #224]	@ (8018424 <rcl_expand_topic_name+0x2c8>)
 8018342:	f8cd a010 	str.w	sl, [sp, #16]
 8018346:	2801      	cmp	r0, #1
 8018348:	bf18      	it	ne
 801834a:	4613      	movne	r3, r2
 801834c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8018350:	e9cd 1301 	strd	r1, r3, [sp, #4]
 8018354:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8018356:	9703      	str	r7, [sp, #12]
 8018358:	9200      	str	r2, [sp, #0]
 801835a:	ab14      	add	r3, sp, #80	@ 0x50
 801835c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801835e:	f7fb fdc1 	bl	8013ee4 <rcutils_format_string_limit>
 8018362:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018364:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8018366:	4604      	mov	r4, r0
 8018368:	4650      	mov	r0, sl
 801836a:	4798      	blx	r3
 801836c:	46a2      	mov	sl, r4
 801836e:	4653      	mov	r3, sl
 8018370:	2b00      	cmp	r3, #0
 8018372:	d036      	beq.n	80183e2 <rcl_expand_topic_name+0x286>
 8018374:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8018376:	f8c3 a000 	str.w	sl, [r3]
 801837a:	e7a4      	b.n	80182c6 <rcl_expand_topic_name+0x16a>
 801837c:	4653      	mov	r3, sl
 801837e:	9d07      	ldr	r5, [sp, #28]
 8018380:	2b00      	cmp	r3, #0
 8018382:	d1d5      	bne.n	8018330 <rcl_expand_topic_name+0x1d4>
 8018384:	f898 3000 	ldrb.w	r3, [r8]
 8018388:	2b2f      	cmp	r3, #47	@ 0x2f
 801838a:	d0f3      	beq.n	8018374 <rcl_expand_topic_name+0x218>
 801838c:	4638      	mov	r0, r7
 801838e:	f7e7 ff87 	bl	80002a0 <strlen>
 8018392:	4a23      	ldr	r2, [pc, #140]	@ (8018420 <rcl_expand_topic_name+0x2c4>)
 8018394:	4b23      	ldr	r3, [pc, #140]	@ (8018424 <rcl_expand_topic_name+0x2c8>)
 8018396:	f8cd 8010 	str.w	r8, [sp, #16]
 801839a:	2801      	cmp	r0, #1
 801839c:	bf18      	it	ne
 801839e:	4613      	movne	r3, r2
 80183a0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80183a4:	e9cd 1301 	strd	r1, r3, [sp, #4]
 80183a8:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80183aa:	9703      	str	r7, [sp, #12]
 80183ac:	9200      	str	r2, [sp, #0]
 80183ae:	ab14      	add	r3, sp, #80	@ 0x50
 80183b0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80183b2:	f7fb fd97 	bl	8013ee4 <rcutils_format_string_limit>
 80183b6:	4682      	mov	sl, r0
 80183b8:	e7d9      	b.n	801836e <rcl_expand_topic_name+0x212>
 80183ba:	25ca      	movs	r5, #202	@ 0xca
 80183bc:	e783      	b.n	80182c6 <rcl_expand_topic_name+0x16a>
 80183be:	2800      	cmp	r0, #0
 80183c0:	d1b1      	bne.n	8018326 <rcl_expand_topic_name+0x1ca>
 80183c2:	e7e3      	b.n	801838c <rcl_expand_topic_name+0x230>
 80183c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80183c6:	6018      	str	r0, [r3, #0]
 80183c8:	f7f3 ff86 	bl	800c2d8 <rcutils_reset_error>
 80183cc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80183ce:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80183d0:	4650      	mov	r0, sl
 80183d2:	4798      	blx	r3
 80183d4:	250a      	movs	r5, #10
 80183d6:	e776      	b.n	80182c6 <rcl_expand_topic_name+0x16a>
 80183d8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80183da:	601d      	str	r5, [r3, #0]
 80183dc:	f7f3 ff7c 	bl	800c2d8 <rcutils_reset_error>
 80183e0:	e7f8      	b.n	80183d4 <rcl_expand_topic_name+0x278>
 80183e2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80183e4:	2300      	movs	r3, #0
 80183e6:	6013      	str	r3, [r2, #0]
 80183e8:	e7f4      	b.n	80183d4 <rcl_expand_topic_name+0x278>
 80183ea:	ab17      	add	r3, sp, #92	@ 0x5c
 80183ec:	e893 0003 	ldmia.w	r3, {r0, r1}
 80183f0:	e88d 0003 	stmia.w	sp, {r0, r1}
 80183f4:	ab14      	add	r3, sp, #80	@ 0x50
 80183f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80183f8:	4640      	mov	r0, r8
 80183fa:	f7fb fe91 	bl	8014120 <rcutils_strdup>
 80183fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8018400:	6018      	str	r0, [r3, #0]
 8018402:	2800      	cmp	r0, #0
 8018404:	f47f af5f 	bne.w	80182c6 <rcl_expand_topic_name+0x16a>
 8018408:	e7e8      	b.n	80183dc <rcl_expand_topic_name+0x280>
 801840a:	bf00      	nop
 801840c:	0801c42c 	.word	0x0801c42c
 8018410:	0801cc08 	.word	0x0801cc08
 8018414:	0801cc10 	.word	0x0801cc10
 8018418:	0801cc18 	.word	0x0801cc18
 801841c:	0801cc20 	.word	0x0801cc20
 8018420:	0801c630 	.word	0x0801c630
 8018424:	0801c43c 	.word	0x0801c43c

08018428 <rcl_get_default_topic_name_substitutions>:
 8018428:	2800      	cmp	r0, #0
 801842a:	bf0c      	ite	eq
 801842c:	200b      	moveq	r0, #11
 801842e:	2000      	movne	r0, #0
 8018430:	4770      	bx	lr
 8018432:	bf00      	nop

08018434 <rcl_get_zero_initialized_guard_condition>:
 8018434:	4a03      	ldr	r2, [pc, #12]	@ (8018444 <rcl_get_zero_initialized_guard_condition+0x10>)
 8018436:	4603      	mov	r3, r0
 8018438:	e892 0003 	ldmia.w	r2, {r0, r1}
 801843c:	e883 0003 	stmia.w	r3, {r0, r1}
 8018440:	4618      	mov	r0, r3
 8018442:	4770      	bx	lr
 8018444:	0801d89c 	.word	0x0801d89c

08018448 <rcl_guard_condition_init>:
 8018448:	b082      	sub	sp, #8
 801844a:	b5f0      	push	{r4, r5, r6, r7, lr}
 801844c:	b087      	sub	sp, #28
 801844e:	ac0c      	add	r4, sp, #48	@ 0x30
 8018450:	e884 000c 	stmia.w	r4, {r2, r3}
 8018454:	46a6      	mov	lr, r4
 8018456:	460d      	mov	r5, r1
 8018458:	4604      	mov	r4, r0
 801845a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801845e:	f10d 0c04 	add.w	ip, sp, #4
 8018462:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018466:	f8de 3000 	ldr.w	r3, [lr]
 801846a:	f8cc 3000 	str.w	r3, [ip]
 801846e:	a801      	add	r0, sp, #4
 8018470:	f7f3 ff06 	bl	800c280 <rcutils_allocator_is_valid>
 8018474:	b338      	cbz	r0, 80184c6 <rcl_guard_condition_init+0x7e>
 8018476:	b334      	cbz	r4, 80184c6 <rcl_guard_condition_init+0x7e>
 8018478:	6866      	ldr	r6, [r4, #4]
 801847a:	b9ee      	cbnz	r6, 80184b8 <rcl_guard_condition_init+0x70>
 801847c:	b31d      	cbz	r5, 80184c6 <rcl_guard_condition_init+0x7e>
 801847e:	4628      	mov	r0, r5
 8018480:	f7f8 fdba 	bl	8010ff8 <rcl_context_is_valid>
 8018484:	b308      	cbz	r0, 80184ca <rcl_guard_condition_init+0x82>
 8018486:	9b01      	ldr	r3, [sp, #4]
 8018488:	9905      	ldr	r1, [sp, #20]
 801848a:	201c      	movs	r0, #28
 801848c:	4798      	blx	r3
 801848e:	4607      	mov	r7, r0
 8018490:	6060      	str	r0, [r4, #4]
 8018492:	b310      	cbz	r0, 80184da <rcl_guard_condition_init+0x92>
 8018494:	6828      	ldr	r0, [r5, #0]
 8018496:	3028      	adds	r0, #40	@ 0x28
 8018498:	f000 fc06 	bl	8018ca8 <rmw_create_guard_condition>
 801849c:	6038      	str	r0, [r7, #0]
 801849e:	6860      	ldr	r0, [r4, #4]
 80184a0:	6807      	ldr	r7, [r0, #0]
 80184a2:	b1a7      	cbz	r7, 80184ce <rcl_guard_condition_init+0x86>
 80184a4:	2301      	movs	r3, #1
 80184a6:	ac01      	add	r4, sp, #4
 80184a8:	7103      	strb	r3, [r0, #4]
 80184aa:	f100 0708 	add.w	r7, r0, #8
 80184ae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80184b0:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80184b2:	6823      	ldr	r3, [r4, #0]
 80184b4:	603b      	str	r3, [r7, #0]
 80184b6:	e000      	b.n	80184ba <rcl_guard_condition_init+0x72>
 80184b8:	2664      	movs	r6, #100	@ 0x64
 80184ba:	4630      	mov	r0, r6
 80184bc:	b007      	add	sp, #28
 80184be:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80184c2:	b002      	add	sp, #8
 80184c4:	4770      	bx	lr
 80184c6:	260b      	movs	r6, #11
 80184c8:	e7f7      	b.n	80184ba <rcl_guard_condition_init+0x72>
 80184ca:	2665      	movs	r6, #101	@ 0x65
 80184cc:	e7f5      	b.n	80184ba <rcl_guard_condition_init+0x72>
 80184ce:	9b02      	ldr	r3, [sp, #8]
 80184d0:	9905      	ldr	r1, [sp, #20]
 80184d2:	4798      	blx	r3
 80184d4:	2601      	movs	r6, #1
 80184d6:	6067      	str	r7, [r4, #4]
 80184d8:	e7ef      	b.n	80184ba <rcl_guard_condition_init+0x72>
 80184da:	260a      	movs	r6, #10
 80184dc:	e7ed      	b.n	80184ba <rcl_guard_condition_init+0x72>
 80184de:	bf00      	nop

080184e0 <rcl_guard_condition_init_from_rmw>:
 80184e0:	b082      	sub	sp, #8
 80184e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80184e6:	b086      	sub	sp, #24
 80184e8:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 80184ec:	4604      	mov	r4, r0
 80184ee:	f84c 3f04 	str.w	r3, [ip, #4]!
 80184f2:	460e      	mov	r6, r1
 80184f4:	4617      	mov	r7, r2
 80184f6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80184fa:	f10d 0e04 	add.w	lr, sp, #4
 80184fe:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8018502:	f8dc 3000 	ldr.w	r3, [ip]
 8018506:	f8ce 3000 	str.w	r3, [lr]
 801850a:	a801      	add	r0, sp, #4
 801850c:	f7f3 feb8 	bl	800c280 <rcutils_allocator_is_valid>
 8018510:	b350      	cbz	r0, 8018568 <rcl_guard_condition_init_from_rmw+0x88>
 8018512:	b34c      	cbz	r4, 8018568 <rcl_guard_condition_init_from_rmw+0x88>
 8018514:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8018518:	f1b8 0f00 	cmp.w	r8, #0
 801851c:	d11e      	bne.n	801855c <rcl_guard_condition_init_from_rmw+0x7c>
 801851e:	b31f      	cbz	r7, 8018568 <rcl_guard_condition_init_from_rmw+0x88>
 8018520:	4638      	mov	r0, r7
 8018522:	f7f8 fd69 	bl	8010ff8 <rcl_context_is_valid>
 8018526:	b328      	cbz	r0, 8018574 <rcl_guard_condition_init_from_rmw+0x94>
 8018528:	9b01      	ldr	r3, [sp, #4]
 801852a:	9905      	ldr	r1, [sp, #20]
 801852c:	201c      	movs	r0, #28
 801852e:	4798      	blx	r3
 8018530:	4605      	mov	r5, r0
 8018532:	6060      	str	r0, [r4, #4]
 8018534:	b358      	cbz	r0, 801858e <rcl_guard_condition_init_from_rmw+0xae>
 8018536:	b1fe      	cbz	r6, 8018578 <rcl_guard_condition_init_from_rmw+0x98>
 8018538:	6006      	str	r6, [r0, #0]
 801853a:	f880 8004 	strb.w	r8, [r0, #4]
 801853e:	ac01      	add	r4, sp, #4
 8018540:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8018542:	f105 0c08 	add.w	ip, r5, #8
 8018546:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801854a:	6823      	ldr	r3, [r4, #0]
 801854c:	f8cc 3000 	str.w	r3, [ip]
 8018550:	2000      	movs	r0, #0
 8018552:	b006      	add	sp, #24
 8018554:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018558:	b002      	add	sp, #8
 801855a:	4770      	bx	lr
 801855c:	2064      	movs	r0, #100	@ 0x64
 801855e:	b006      	add	sp, #24
 8018560:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018564:	b002      	add	sp, #8
 8018566:	4770      	bx	lr
 8018568:	200b      	movs	r0, #11
 801856a:	b006      	add	sp, #24
 801856c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018570:	b002      	add	sp, #8
 8018572:	4770      	bx	lr
 8018574:	2065      	movs	r0, #101	@ 0x65
 8018576:	e7f2      	b.n	801855e <rcl_guard_condition_init_from_rmw+0x7e>
 8018578:	6838      	ldr	r0, [r7, #0]
 801857a:	3028      	adds	r0, #40	@ 0x28
 801857c:	f000 fb94 	bl	8018ca8 <rmw_create_guard_condition>
 8018580:	6028      	str	r0, [r5, #0]
 8018582:	6865      	ldr	r5, [r4, #4]
 8018584:	682e      	ldr	r6, [r5, #0]
 8018586:	b126      	cbz	r6, 8018592 <rcl_guard_condition_init_from_rmw+0xb2>
 8018588:	2301      	movs	r3, #1
 801858a:	712b      	strb	r3, [r5, #4]
 801858c:	e7d7      	b.n	801853e <rcl_guard_condition_init_from_rmw+0x5e>
 801858e:	200a      	movs	r0, #10
 8018590:	e7e5      	b.n	801855e <rcl_guard_condition_init_from_rmw+0x7e>
 8018592:	4628      	mov	r0, r5
 8018594:	9b02      	ldr	r3, [sp, #8]
 8018596:	9905      	ldr	r1, [sp, #20]
 8018598:	4798      	blx	r3
 801859a:	2001      	movs	r0, #1
 801859c:	6066      	str	r6, [r4, #4]
 801859e:	e7de      	b.n	801855e <rcl_guard_condition_init_from_rmw+0x7e>

080185a0 <rcl_guard_condition_fini>:
 80185a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80185a2:	b1d8      	cbz	r0, 80185dc <rcl_guard_condition_fini+0x3c>
 80185a4:	4604      	mov	r4, r0
 80185a6:	6840      	ldr	r0, [r0, #4]
 80185a8:	b158      	cbz	r0, 80185c2 <rcl_guard_condition_fini+0x22>
 80185aa:	6803      	ldr	r3, [r0, #0]
 80185ac:	68c6      	ldr	r6, [r0, #12]
 80185ae:	6987      	ldr	r7, [r0, #24]
 80185b0:	b153      	cbz	r3, 80185c8 <rcl_guard_condition_fini+0x28>
 80185b2:	7905      	ldrb	r5, [r0, #4]
 80185b4:	b955      	cbnz	r5, 80185cc <rcl_guard_condition_fini+0x2c>
 80185b6:	4639      	mov	r1, r7
 80185b8:	47b0      	blx	r6
 80185ba:	2300      	movs	r3, #0
 80185bc:	6063      	str	r3, [r4, #4]
 80185be:	4628      	mov	r0, r5
 80185c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80185c2:	4605      	mov	r5, r0
 80185c4:	4628      	mov	r0, r5
 80185c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80185c8:	461d      	mov	r5, r3
 80185ca:	e7f4      	b.n	80185b6 <rcl_guard_condition_fini+0x16>
 80185cc:	4618      	mov	r0, r3
 80185ce:	f000 fb7f 	bl	8018cd0 <rmw_destroy_guard_condition>
 80185d2:	1e05      	subs	r5, r0, #0
 80185d4:	bf18      	it	ne
 80185d6:	2501      	movne	r5, #1
 80185d8:	6860      	ldr	r0, [r4, #4]
 80185da:	e7ec      	b.n	80185b6 <rcl_guard_condition_fini+0x16>
 80185dc:	250b      	movs	r5, #11
 80185de:	4628      	mov	r0, r5
 80185e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80185e2:	bf00      	nop

080185e4 <rcl_guard_condition_get_default_options>:
 80185e4:	b510      	push	{r4, lr}
 80185e6:	4604      	mov	r4, r0
 80185e8:	f7f3 fe1e 	bl	800c228 <rcutils_get_default_allocator>
 80185ec:	4620      	mov	r0, r4
 80185ee:	bd10      	pop	{r4, pc}

080185f0 <rcl_trigger_guard_condition>:
 80185f0:	b148      	cbz	r0, 8018606 <rcl_trigger_guard_condition+0x16>
 80185f2:	b508      	push	{r3, lr}
 80185f4:	6843      	ldr	r3, [r0, #4]
 80185f6:	b143      	cbz	r3, 801860a <rcl_trigger_guard_condition+0x1a>
 80185f8:	6818      	ldr	r0, [r3, #0]
 80185fa:	f000 fb7d 	bl	8018cf8 <rmw_trigger_guard_condition>
 80185fe:	3800      	subs	r0, #0
 8018600:	bf18      	it	ne
 8018602:	2001      	movne	r0, #1
 8018604:	bd08      	pop	{r3, pc}
 8018606:	200b      	movs	r0, #11
 8018608:	4770      	bx	lr
 801860a:	200b      	movs	r0, #11
 801860c:	bd08      	pop	{r3, pc}
 801860e:	bf00      	nop

08018610 <rcl_guard_condition_get_rmw_handle>:
 8018610:	b110      	cbz	r0, 8018618 <rcl_guard_condition_get_rmw_handle+0x8>
 8018612:	6840      	ldr	r0, [r0, #4]
 8018614:	b100      	cbz	r0, 8018618 <rcl_guard_condition_get_rmw_handle+0x8>
 8018616:	6800      	ldr	r0, [r0, #0]
 8018618:	4770      	bx	lr
 801861a:	bf00      	nop

0801861c <rcl_validate_topic_name>:
 801861c:	2800      	cmp	r0, #0
 801861e:	d06b      	beq.n	80186f8 <rcl_validate_topic_name+0xdc>
 8018620:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018624:	460d      	mov	r5, r1
 8018626:	2900      	cmp	r1, #0
 8018628:	d06d      	beq.n	8018706 <rcl_validate_topic_name+0xea>
 801862a:	4616      	mov	r6, r2
 801862c:	4604      	mov	r4, r0
 801862e:	f7e7 fe37 	bl	80002a0 <strlen>
 8018632:	b190      	cbz	r0, 801865a <rcl_validate_topic_name+0x3e>
 8018634:	7821      	ldrb	r1, [r4, #0]
 8018636:	4a71      	ldr	r2, [pc, #452]	@ (80187fc <rcl_validate_topic_name+0x1e0>)
 8018638:	5c53      	ldrb	r3, [r2, r1]
 801863a:	f013 0304 	ands.w	r3, r3, #4
 801863e:	d15d      	bne.n	80186fc <rcl_validate_topic_name+0xe0>
 8018640:	1e47      	subs	r7, r0, #1
 8018642:	f814 c007 	ldrb.w	ip, [r4, r7]
 8018646:	f1bc 0f2f 	cmp.w	ip, #47	@ 0x2f
 801864a:	d10d      	bne.n	8018668 <rcl_validate_topic_name+0x4c>
 801864c:	2302      	movs	r3, #2
 801864e:	602b      	str	r3, [r5, #0]
 8018650:	b146      	cbz	r6, 8018664 <rcl_validate_topic_name+0x48>
 8018652:	6037      	str	r7, [r6, #0]
 8018654:	2000      	movs	r0, #0
 8018656:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801865a:	2301      	movs	r3, #1
 801865c:	602b      	str	r3, [r5, #0]
 801865e:	b10e      	cbz	r6, 8018664 <rcl_validate_topic_name+0x48>
 8018660:	2300      	movs	r3, #0
 8018662:	6033      	str	r3, [r6, #0]
 8018664:	2000      	movs	r0, #0
 8018666:	e7f6      	b.n	8018656 <rcl_validate_topic_name+0x3a>
 8018668:	f104 38ff 	add.w	r8, r4, #4294967295	@ 0xffffffff
 801866c:	469a      	mov	sl, r3
 801866e:	469e      	mov	lr, r3
 8018670:	f818 9f01 	ldrb.w	r9, [r8, #1]!
 8018674:	f1a9 0c2f 	sub.w	ip, r9, #47	@ 0x2f
 8018678:	f1bc 0f4f 	cmp.w	ip, #79	@ 0x4f
 801867c:	d85b      	bhi.n	8018736 <rcl_validate_topic_name+0x11a>
 801867e:	e8df f00c 	tbb	[pc, ip]
 8018682:	4463      	.short	0x4463
 8018684:	44444444 	.word	0x44444444
 8018688:	44444444 	.word	0x44444444
 801868c:	5a5a5a44 	.word	0x5a5a5a44
 8018690:	5a5a5a5a 	.word	0x5a5a5a5a
 8018694:	44444444 	.word	0x44444444
 8018698:	44444444 	.word	0x44444444
 801869c:	44444444 	.word	0x44444444
 80186a0:	44444444 	.word	0x44444444
 80186a4:	44444444 	.word	0x44444444
 80186a8:	44444444 	.word	0x44444444
 80186ac:	5a5a4444 	.word	0x5a5a4444
 80186b0:	5a2e5a5a 	.word	0x5a2e5a5a
 80186b4:	44444444 	.word	0x44444444
 80186b8:	44444444 	.word	0x44444444
 80186bc:	44444444 	.word	0x44444444
 80186c0:	44444444 	.word	0x44444444
 80186c4:	44444444 	.word	0x44444444
 80186c8:	44444444 	.word	0x44444444
 80186cc:	5a284444 	.word	0x5a284444
 80186d0:	6b73      	.short	0x6b73
 80186d2:	f1ba 0f00 	cmp.w	sl, #0
 80186d6:	d13a      	bne.n	801874e <rcl_validate_topic_name+0x132>
 80186d8:	4673      	mov	r3, lr
 80186da:	f04f 0a01 	mov.w	sl, #1
 80186de:	f10e 0e01 	add.w	lr, lr, #1
 80186e2:	4570      	cmp	r0, lr
 80186e4:	d1c4      	bne.n	8018670 <rcl_validate_topic_name+0x54>
 80186e6:	f1ba 0f00 	cmp.w	sl, #0
 80186ea:	d048      	beq.n	801877e <rcl_validate_topic_name+0x162>
 80186ec:	2205      	movs	r2, #5
 80186ee:	602a      	str	r2, [r5, #0]
 80186f0:	2e00      	cmp	r6, #0
 80186f2:	d0b7      	beq.n	8018664 <rcl_validate_topic_name+0x48>
 80186f4:	6033      	str	r3, [r6, #0]
 80186f6:	e7b5      	b.n	8018664 <rcl_validate_topic_name+0x48>
 80186f8:	200b      	movs	r0, #11
 80186fa:	4770      	bx	lr
 80186fc:	2304      	movs	r3, #4
 80186fe:	602b      	str	r3, [r5, #0]
 8018700:	2e00      	cmp	r6, #0
 8018702:	d1ad      	bne.n	8018660 <rcl_validate_topic_name+0x44>
 8018704:	e7ae      	b.n	8018664 <rcl_validate_topic_name+0x48>
 8018706:	200b      	movs	r0, #11
 8018708:	e7a5      	b.n	8018656 <rcl_validate_topic_name+0x3a>
 801870a:	f812 c009 	ldrb.w	ip, [r2, r9]
 801870e:	f01c 0f04 	tst.w	ip, #4
 8018712:	d0e4      	beq.n	80186de <rcl_validate_topic_name+0xc2>
 8018714:	f1ba 0f00 	cmp.w	sl, #0
 8018718:	d0e1      	beq.n	80186de <rcl_validate_topic_name+0xc2>
 801871a:	f1be 0f00 	cmp.w	lr, #0
 801871e:	d0de      	beq.n	80186de <rcl_validate_topic_name+0xc2>
 8018720:	f10e 3cff 	add.w	ip, lr, #4294967295	@ 0xffffffff
 8018724:	4563      	cmp	r3, ip
 8018726:	d1da      	bne.n	80186de <rcl_validate_topic_name+0xc2>
 8018728:	2309      	movs	r3, #9
 801872a:	602b      	str	r3, [r5, #0]
 801872c:	2e00      	cmp	r6, #0
 801872e:	d099      	beq.n	8018664 <rcl_validate_topic_name+0x48>
 8018730:	f8c6 e000 	str.w	lr, [r6]
 8018734:	e796      	b.n	8018664 <rcl_validate_topic_name+0x48>
 8018736:	f1ba 0f00 	cmp.w	sl, #0
 801873a:	bf0c      	ite	eq
 801873c:	2303      	moveq	r3, #3
 801873e:	2308      	movne	r3, #8
 8018740:	602b      	str	r3, [r5, #0]
 8018742:	2e00      	cmp	r6, #0
 8018744:	d1f4      	bne.n	8018730 <rcl_validate_topic_name+0x114>
 8018746:	e78d      	b.n	8018664 <rcl_validate_topic_name+0x48>
 8018748:	f1ba 0f00 	cmp.w	sl, #0
 801874c:	d0c7      	beq.n	80186de <rcl_validate_topic_name+0xc2>
 801874e:	2308      	movs	r3, #8
 8018750:	602b      	str	r3, [r5, #0]
 8018752:	2e00      	cmp	r6, #0
 8018754:	d1ec      	bne.n	8018730 <rcl_validate_topic_name+0x114>
 8018756:	e785      	b.n	8018664 <rcl_validate_topic_name+0x48>
 8018758:	f1be 0f00 	cmp.w	lr, #0
 801875c:	d0bf      	beq.n	80186de <rcl_validate_topic_name+0xc2>
 801875e:	2306      	movs	r3, #6
 8018760:	602b      	str	r3, [r5, #0]
 8018762:	2e00      	cmp	r6, #0
 8018764:	d1e4      	bne.n	8018730 <rcl_validate_topic_name+0x114>
 8018766:	e77d      	b.n	8018664 <rcl_validate_topic_name+0x48>
 8018768:	f1ba 0f00 	cmp.w	sl, #0
 801876c:	d104      	bne.n	8018778 <rcl_validate_topic_name+0x15c>
 801876e:	2305      	movs	r3, #5
 8018770:	602b      	str	r3, [r5, #0]
 8018772:	2e00      	cmp	r6, #0
 8018774:	d1dc      	bne.n	8018730 <rcl_validate_topic_name+0x114>
 8018776:	e775      	b.n	8018664 <rcl_validate_topic_name+0x48>
 8018778:	f04f 0a00 	mov.w	sl, #0
 801877c:	e7af      	b.n	80186de <rcl_validate_topic_name+0xc2>
 801877e:	297e      	cmp	r1, #126	@ 0x7e
 8018780:	d01d      	beq.n	80187be <rcl_validate_topic_name+0x1a2>
 8018782:	2101      	movs	r1, #1
 8018784:	e006      	b.n	8018794 <rcl_validate_topic_name+0x178>
 8018786:	458e      	cmp	lr, r1
 8018788:	f104 0401 	add.w	r4, r4, #1
 801878c:	f101 0301 	add.w	r3, r1, #1
 8018790:	d912      	bls.n	80187b8 <rcl_validate_topic_name+0x19c>
 8018792:	4619      	mov	r1, r3
 8018794:	4557      	cmp	r7, sl
 8018796:	f10a 0a01 	add.w	sl, sl, #1
 801879a:	d0f4      	beq.n	8018786 <rcl_validate_topic_name+0x16a>
 801879c:	7823      	ldrb	r3, [r4, #0]
 801879e:	2b2f      	cmp	r3, #47	@ 0x2f
 80187a0:	d1f1      	bne.n	8018786 <rcl_validate_topic_name+0x16a>
 80187a2:	7863      	ldrb	r3, [r4, #1]
 80187a4:	5cd3      	ldrb	r3, [r2, r3]
 80187a6:	075b      	lsls	r3, r3, #29
 80187a8:	d5ed      	bpl.n	8018786 <rcl_validate_topic_name+0x16a>
 80187aa:	2304      	movs	r3, #4
 80187ac:	602b      	str	r3, [r5, #0]
 80187ae:	2e00      	cmp	r6, #0
 80187b0:	f43f af58 	beq.w	8018664 <rcl_validate_topic_name+0x48>
 80187b4:	6031      	str	r1, [r6, #0]
 80187b6:	e755      	b.n	8018664 <rcl_validate_topic_name+0x48>
 80187b8:	2300      	movs	r3, #0
 80187ba:	602b      	str	r3, [r5, #0]
 80187bc:	e752      	b.n	8018664 <rcl_validate_topic_name+0x48>
 80187be:	4653      	mov	r3, sl
 80187c0:	2101      	movs	r1, #1
 80187c2:	e00a      	b.n	80187da <rcl_validate_topic_name+0x1be>
 80187c4:	2b01      	cmp	r3, #1
 80187c6:	d012      	beq.n	80187ee <rcl_validate_topic_name+0x1d2>
 80187c8:	458e      	cmp	lr, r1
 80187ca:	f103 0301 	add.w	r3, r3, #1
 80187ce:	f104 0401 	add.w	r4, r4, #1
 80187d2:	f101 0001 	add.w	r0, r1, #1
 80187d6:	d9ef      	bls.n	80187b8 <rcl_validate_topic_name+0x19c>
 80187d8:	4601      	mov	r1, r0
 80187da:	429f      	cmp	r7, r3
 80187dc:	d0f4      	beq.n	80187c8 <rcl_validate_topic_name+0x1ac>
 80187de:	7820      	ldrb	r0, [r4, #0]
 80187e0:	282f      	cmp	r0, #47	@ 0x2f
 80187e2:	d1ef      	bne.n	80187c4 <rcl_validate_topic_name+0x1a8>
 80187e4:	7860      	ldrb	r0, [r4, #1]
 80187e6:	5c10      	ldrb	r0, [r2, r0]
 80187e8:	0740      	lsls	r0, r0, #29
 80187ea:	d5ed      	bpl.n	80187c8 <rcl_validate_topic_name+0x1ac>
 80187ec:	e7dd      	b.n	80187aa <rcl_validate_topic_name+0x18e>
 80187ee:	2207      	movs	r2, #7
 80187f0:	602a      	str	r2, [r5, #0]
 80187f2:	2e00      	cmp	r6, #0
 80187f4:	f47f af7e 	bne.w	80186f4 <rcl_validate_topic_name+0xd8>
 80187f8:	e734      	b.n	8018664 <rcl_validate_topic_name+0x48>
 80187fa:	bf00      	nop
 80187fc:	0801d9bf 	.word	0x0801d9bf

08018800 <rcutils_split>:
 8018800:	b082      	sub	sp, #8
 8018802:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018806:	b08b      	sub	sp, #44	@ 0x2c
 8018808:	ac14      	add	r4, sp, #80	@ 0x50
 801880a:	9f19      	ldr	r7, [sp, #100]	@ 0x64
 801880c:	e884 000c 	stmia.w	r4, {r2, r3}
 8018810:	2f00      	cmp	r7, #0
 8018812:	f000 8091 	beq.w	8018938 <rcutils_split+0x138>
 8018816:	4606      	mov	r6, r0
 8018818:	2800      	cmp	r0, #0
 801881a:	d072      	beq.n	8018902 <rcutils_split+0x102>
 801881c:	7804      	ldrb	r4, [r0, #0]
 801881e:	2c00      	cmp	r4, #0
 8018820:	d06f      	beq.n	8018902 <rcutils_split+0x102>
 8018822:	460d      	mov	r5, r1
 8018824:	f7e7 fd3c 	bl	80002a0 <strlen>
 8018828:	1833      	adds	r3, r6, r0
 801882a:	1b64      	subs	r4, r4, r5
 801882c:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8018830:	4681      	mov	r9, r0
 8018832:	fab4 f484 	clz	r4, r4
 8018836:	0964      	lsrs	r4, r4, #5
 8018838:	42ab      	cmp	r3, r5
 801883a:	bf08      	it	eq
 801883c:	f1a9 0901 	subeq.w	r9, r9, #1
 8018840:	454c      	cmp	r4, r9
 8018842:	d26a      	bcs.n	801891a <rcutils_split+0x11a>
 8018844:	1933      	adds	r3, r6, r4
 8018846:	eb06 0009 	add.w	r0, r6, r9
 801884a:	2101      	movs	r1, #1
 801884c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018850:	42aa      	cmp	r2, r5
 8018852:	bf08      	it	eq
 8018854:	3101      	addeq	r1, #1
 8018856:	4283      	cmp	r3, r0
 8018858:	d1f8      	bne.n	801884c <rcutils_split+0x4c>
 801885a:	aa14      	add	r2, sp, #80	@ 0x50
 801885c:	4638      	mov	r0, r7
 801885e:	f000 f88f 	bl	8018980 <rcutils_string_array_init>
 8018862:	2800      	cmp	r0, #0
 8018864:	d141      	bne.n	80188ea <rcutils_split+0xea>
 8018866:	687a      	ldr	r2, [r7, #4]
 8018868:	4680      	mov	r8, r0
 801886a:	46a2      	mov	sl, r4
 801886c:	e002      	b.n	8018874 <rcutils_split+0x74>
 801886e:	3401      	adds	r4, #1
 8018870:	454c      	cmp	r4, r9
 8018872:	d222      	bcs.n	80188ba <rcutils_split+0xba>
 8018874:	5d33      	ldrb	r3, [r6, r4]
 8018876:	42ab      	cmp	r3, r5
 8018878:	d1f9      	bne.n	801886e <rcutils_split+0x6e>
 801887a:	4554      	cmp	r4, sl
 801887c:	eba4 0b0a 	sub.w	fp, r4, sl
 8018880:	d038      	beq.n	80188f4 <rcutils_split+0xf4>
 8018882:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8018884:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8018886:	9201      	str	r2, [sp, #4]
 8018888:	f10b 0002 	add.w	r0, fp, #2
 801888c:	4798      	blx	r3
 801888e:	9a01      	ldr	r2, [sp, #4]
 8018890:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
 8018894:	687a      	ldr	r2, [r7, #4]
 8018896:	f852 0028 	ldr.w	r0, [r2, r8, lsl #2]
 801889a:	eb06 030a 	add.w	r3, r6, sl
 801889e:	f10b 0101 	add.w	r1, fp, #1
 80188a2:	2800      	cmp	r0, #0
 80188a4:	d04e      	beq.n	8018944 <rcutils_split+0x144>
 80188a6:	4a2d      	ldr	r2, [pc, #180]	@ (801895c <rcutils_split+0x15c>)
 80188a8:	f000 fefa 	bl	80196a0 <sniprintf>
 80188ac:	687a      	ldr	r2, [r7, #4]
 80188ae:	f108 0801 	add.w	r8, r8, #1
 80188b2:	3401      	adds	r4, #1
 80188b4:	454c      	cmp	r4, r9
 80188b6:	46a2      	mov	sl, r4
 80188b8:	d3dc      	bcc.n	8018874 <rcutils_split+0x74>
 80188ba:	4554      	cmp	r4, sl
 80188bc:	d035      	beq.n	801892a <rcutils_split+0x12a>
 80188be:	eba4 040a 	sub.w	r4, r4, sl
 80188c2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80188c4:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80188c6:	9201      	str	r2, [sp, #4]
 80188c8:	1ca0      	adds	r0, r4, #2
 80188ca:	4798      	blx	r3
 80188cc:	9a01      	ldr	r2, [sp, #4]
 80188ce:	687b      	ldr	r3, [r7, #4]
 80188d0:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
 80188d4:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80188d8:	2800      	cmp	r0, #0
 80188da:	d035      	beq.n	8018948 <rcutils_split+0x148>
 80188dc:	4a1f      	ldr	r2, [pc, #124]	@ (801895c <rcutils_split+0x15c>)
 80188de:	eb06 030a 	add.w	r3, r6, sl
 80188e2:	1c61      	adds	r1, r4, #1
 80188e4:	f000 fedc 	bl	80196a0 <sniprintf>
 80188e8:	2000      	movs	r0, #0
 80188ea:	b00b      	add	sp, #44	@ 0x2c
 80188ec:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80188f0:	b002      	add	sp, #8
 80188f2:	4770      	bx	lr
 80188f4:	683b      	ldr	r3, [r7, #0]
 80188f6:	3b01      	subs	r3, #1
 80188f8:	2100      	movs	r1, #0
 80188fa:	603b      	str	r3, [r7, #0]
 80188fc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8018900:	e7d7      	b.n	80188b2 <rcutils_split+0xb2>
 8018902:	a802      	add	r0, sp, #8
 8018904:	ac02      	add	r4, sp, #8
 8018906:	f000 f82b 	bl	8018960 <rcutils_get_zero_initialized_string_array>
 801890a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801890c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801890e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8018912:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 8018916:	2000      	movs	r0, #0
 8018918:	e7e7      	b.n	80188ea <rcutils_split+0xea>
 801891a:	aa14      	add	r2, sp, #80	@ 0x50
 801891c:	2101      	movs	r1, #1
 801891e:	4638      	mov	r0, r7
 8018920:	f000 f82e 	bl	8018980 <rcutils_string_array_init>
 8018924:	2800      	cmp	r0, #0
 8018926:	d1e0      	bne.n	80188ea <rcutils_split+0xea>
 8018928:	687a      	ldr	r2, [r7, #4]
 801892a:	683b      	ldr	r3, [r7, #0]
 801892c:	3b01      	subs	r3, #1
 801892e:	2100      	movs	r1, #0
 8018930:	603b      	str	r3, [r7, #0]
 8018932:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8018936:	e7ee      	b.n	8018916 <rcutils_split+0x116>
 8018938:	200b      	movs	r0, #11
 801893a:	b00b      	add	sp, #44	@ 0x2c
 801893c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018940:	b002      	add	sp, #8
 8018942:	4770      	bx	lr
 8018944:	f8c7 8000 	str.w	r8, [r7]
 8018948:	4638      	mov	r0, r7
 801894a:	f000 f83b 	bl	80189c4 <rcutils_string_array_fini>
 801894e:	b908      	cbnz	r0, 8018954 <rcutils_split+0x154>
 8018950:	200a      	movs	r0, #10
 8018952:	e7ca      	b.n	80188ea <rcutils_split+0xea>
 8018954:	f7f3 fcc0 	bl	800c2d8 <rcutils_reset_error>
 8018958:	e7fa      	b.n	8018950 <rcutils_split+0x150>
 801895a:	bf00      	nop
 801895c:	0801c430 	.word	0x0801c430

08018960 <rcutils_get_zero_initialized_string_array>:
 8018960:	b510      	push	{r4, lr}
 8018962:	4c06      	ldr	r4, [pc, #24]	@ (801897c <rcutils_get_zero_initialized_string_array+0x1c>)
 8018964:	4686      	mov	lr, r0
 8018966:	4684      	mov	ip, r0
 8018968:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801896a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801896e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8018972:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
 8018976:	4670      	mov	r0, lr
 8018978:	bd10      	pop	{r4, pc}
 801897a:	bf00      	nop
 801897c:	0801d8a4 	.word	0x0801d8a4

08018980 <rcutils_string_array_init>:
 8018980:	b1da      	cbz	r2, 80189ba <rcutils_string_array_init+0x3a>
 8018982:	b570      	push	{r4, r5, r6, lr}
 8018984:	4605      	mov	r5, r0
 8018986:	b1d0      	cbz	r0, 80189be <rcutils_string_array_init+0x3e>
 8018988:	460e      	mov	r6, r1
 801898a:	4614      	mov	r4, r2
 801898c:	e9d2 3203 	ldrd	r3, r2, [r2, #12]
 8018990:	6001      	str	r1, [r0, #0]
 8018992:	2104      	movs	r1, #4
 8018994:	4630      	mov	r0, r6
 8018996:	4798      	blx	r3
 8018998:	6068      	str	r0, [r5, #4]
 801899a:	b150      	cbz	r0, 80189b2 <rcutils_string_array_init+0x32>
 801899c:	46a4      	mov	ip, r4
 801899e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80189a2:	f105 0408 	add.w	r4, r5, #8
 80189a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80189a8:	f8dc 3000 	ldr.w	r3, [ip]
 80189ac:	6023      	str	r3, [r4, #0]
 80189ae:	2000      	movs	r0, #0
 80189b0:	bd70      	pop	{r4, r5, r6, pc}
 80189b2:	2e00      	cmp	r6, #0
 80189b4:	d0f2      	beq.n	801899c <rcutils_string_array_init+0x1c>
 80189b6:	200a      	movs	r0, #10
 80189b8:	bd70      	pop	{r4, r5, r6, pc}
 80189ba:	200b      	movs	r0, #11
 80189bc:	4770      	bx	lr
 80189be:	200b      	movs	r0, #11
 80189c0:	bd70      	pop	{r4, r5, r6, pc}
 80189c2:	bf00      	nop

080189c4 <rcutils_string_array_fini>:
 80189c4:	b310      	cbz	r0, 8018a0c <rcutils_string_array_fini+0x48>
 80189c6:	6843      	ldr	r3, [r0, #4]
 80189c8:	b570      	push	{r4, r5, r6, lr}
 80189ca:	4604      	mov	r4, r0
 80189cc:	b1d3      	cbz	r3, 8018a04 <rcutils_string_array_fini+0x40>
 80189ce:	3008      	adds	r0, #8
 80189d0:	f7f3 fc56 	bl	800c280 <rcutils_allocator_is_valid>
 80189d4:	b1c0      	cbz	r0, 8018a08 <rcutils_string_array_fini+0x44>
 80189d6:	e9d4 3000 	ldrd	r3, r0, [r4]
 80189da:	b16b      	cbz	r3, 80189f8 <rcutils_string_array_fini+0x34>
 80189dc:	2500      	movs	r5, #0
 80189de:	462e      	mov	r6, r5
 80189e0:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 80189e4:	68e3      	ldr	r3, [r4, #12]
 80189e6:	69a1      	ldr	r1, [r4, #24]
 80189e8:	4798      	blx	r3
 80189ea:	e9d4 3000 	ldrd	r3, r0, [r4]
 80189ee:	f840 6025 	str.w	r6, [r0, r5, lsl #2]
 80189f2:	3501      	adds	r5, #1
 80189f4:	42ab      	cmp	r3, r5
 80189f6:	d8f3      	bhi.n	80189e0 <rcutils_string_array_fini+0x1c>
 80189f8:	68e3      	ldr	r3, [r4, #12]
 80189fa:	69a1      	ldr	r1, [r4, #24]
 80189fc:	4798      	blx	r3
 80189fe:	2300      	movs	r3, #0
 8018a00:	e9c4 3300 	strd	r3, r3, [r4]
 8018a04:	2000      	movs	r0, #0
 8018a06:	bd70      	pop	{r4, r5, r6, pc}
 8018a08:	200b      	movs	r0, #11
 8018a0a:	bd70      	pop	{r4, r5, r6, pc}
 8018a0c:	200b      	movs	r0, #11
 8018a0e:	4770      	bx	lr

08018a10 <rmw_discovery_options_init>:
 8018a10:	b328      	cbz	r0, 8018a5e <rmw_discovery_options_init+0x4e>
 8018a12:	b570      	push	{r4, r5, r6, lr}
 8018a14:	4604      	mov	r4, r0
 8018a16:	4610      	mov	r0, r2
 8018a18:	460e      	mov	r6, r1
 8018a1a:	4615      	mov	r5, r2
 8018a1c:	f7f3 fc30 	bl	800c280 <rcutils_allocator_is_valid>
 8018a20:	b1d8      	cbz	r0, 8018a5a <rmw_discovery_options_init+0x4a>
 8018a22:	68a3      	ldr	r3, [r4, #8]
 8018a24:	b9cb      	cbnz	r3, 8018a5a <rmw_discovery_options_init+0x4a>
 8018a26:	6863      	ldr	r3, [r4, #4]
 8018a28:	b9bb      	cbnz	r3, 8018a5a <rmw_discovery_options_init+0x4a>
 8018a2a:	7823      	ldrb	r3, [r4, #0]
 8018a2c:	b90b      	cbnz	r3, 8018a32 <rmw_discovery_options_init+0x22>
 8018a2e:	2302      	movs	r3, #2
 8018a30:	7023      	strb	r3, [r4, #0]
 8018a32:	b186      	cbz	r6, 8018a56 <rmw_discovery_options_init+0x46>
 8018a34:	e9d5 3203 	ldrd	r3, r2, [r5, #12]
 8018a38:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8018a3c:	4630      	mov	r0, r6
 8018a3e:	4798      	blx	r3
 8018a40:	6060      	str	r0, [r4, #4]
 8018a42:	b170      	cbz	r0, 8018a62 <rmw_discovery_options_init+0x52>
 8018a44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018a46:	f104 0c0c 	add.w	ip, r4, #12
 8018a4a:	60a6      	str	r6, [r4, #8]
 8018a4c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018a50:	682b      	ldr	r3, [r5, #0]
 8018a52:	f8cc 3000 	str.w	r3, [ip]
 8018a56:	2000      	movs	r0, #0
 8018a58:	bd70      	pop	{r4, r5, r6, pc}
 8018a5a:	200b      	movs	r0, #11
 8018a5c:	bd70      	pop	{r4, r5, r6, pc}
 8018a5e:	200b      	movs	r0, #11
 8018a60:	4770      	bx	lr
 8018a62:	200a      	movs	r0, #10
 8018a64:	bd70      	pop	{r4, r5, r6, pc}
 8018a66:	bf00      	nop

08018a68 <rmw_enclave_options_copy>:
 8018a68:	b1e0      	cbz	r0, 8018aa4 <rmw_enclave_options_copy+0x3c>
 8018a6a:	b570      	push	{r4, r5, r6, lr}
 8018a6c:	4616      	mov	r6, r2
 8018a6e:	b082      	sub	sp, #8
 8018a70:	b1aa      	cbz	r2, 8018a9e <rmw_enclave_options_copy+0x36>
 8018a72:	4605      	mov	r5, r0
 8018a74:	4608      	mov	r0, r1
 8018a76:	460c      	mov	r4, r1
 8018a78:	f7f3 fc02 	bl	800c280 <rcutils_allocator_is_valid>
 8018a7c:	b178      	cbz	r0, 8018a9e <rmw_enclave_options_copy+0x36>
 8018a7e:	f104 030c 	add.w	r3, r4, #12
 8018a82:	e893 0003 	ldmia.w	r3, {r0, r1}
 8018a86:	e88d 0003 	stmia.w	sp, {r0, r1}
 8018a8a:	4628      	mov	r0, r5
 8018a8c:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8018a90:	f7fb fb46 	bl	8014120 <rcutils_strdup>
 8018a94:	b140      	cbz	r0, 8018aa8 <rmw_enclave_options_copy+0x40>
 8018a96:	6030      	str	r0, [r6, #0]
 8018a98:	2000      	movs	r0, #0
 8018a9a:	b002      	add	sp, #8
 8018a9c:	bd70      	pop	{r4, r5, r6, pc}
 8018a9e:	200b      	movs	r0, #11
 8018aa0:	b002      	add	sp, #8
 8018aa2:	bd70      	pop	{r4, r5, r6, pc}
 8018aa4:	200b      	movs	r0, #11
 8018aa6:	4770      	bx	lr
 8018aa8:	200a      	movs	r0, #10
 8018aaa:	e7f6      	b.n	8018a9a <rmw_enclave_options_copy+0x32>

08018aac <rmw_enclave_options_fini>:
 8018aac:	b170      	cbz	r0, 8018acc <rmw_enclave_options_fini+0x20>
 8018aae:	b538      	push	{r3, r4, r5, lr}
 8018ab0:	4605      	mov	r5, r0
 8018ab2:	4608      	mov	r0, r1
 8018ab4:	460c      	mov	r4, r1
 8018ab6:	f7f3 fbe3 	bl	800c280 <rcutils_allocator_is_valid>
 8018aba:	b128      	cbz	r0, 8018ac8 <rmw_enclave_options_fini+0x1c>
 8018abc:	4628      	mov	r0, r5
 8018abe:	6863      	ldr	r3, [r4, #4]
 8018ac0:	6921      	ldr	r1, [r4, #16]
 8018ac2:	4798      	blx	r3
 8018ac4:	2000      	movs	r0, #0
 8018ac6:	bd38      	pop	{r3, r4, r5, pc}
 8018ac8:	200b      	movs	r0, #11
 8018aca:	bd38      	pop	{r3, r4, r5, pc}
 8018acc:	200b      	movs	r0, #11
 8018ace:	4770      	bx	lr

08018ad0 <rmw_get_default_security_options>:
 8018ad0:	2200      	movs	r2, #0
 8018ad2:	7002      	strb	r2, [r0, #0]
 8018ad4:	6042      	str	r2, [r0, #4]
 8018ad6:	4770      	bx	lr

08018ad8 <on_status>:
 8018ad8:	b082      	sub	sp, #8
 8018ada:	b002      	add	sp, #8
 8018adc:	4770      	bx	lr
 8018ade:	bf00      	nop

08018ae0 <on_topic>:
 8018ae0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018ae4:	4a22      	ldr	r2, [pc, #136]	@ (8018b70 <on_topic+0x90>)
 8018ae6:	b094      	sub	sp, #80	@ 0x50
 8018ae8:	6812      	ldr	r2, [r2, #0]
 8018aea:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 8018aec:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 8018af0:	e9cd 3112 	strd	r3, r1, [sp, #72]	@ 0x48
 8018af4:	b3c2      	cbz	r2, 8018b68 <on_topic+0x88>
 8018af6:	f8bd 104c 	ldrh.w	r1, [sp, #76]	@ 0x4c
 8018afa:	f89d 004e 	ldrb.w	r0, [sp, #78]	@ 0x4e
 8018afe:	e001      	b.n	8018b04 <on_topic+0x24>
 8018b00:	6852      	ldr	r2, [r2, #4]
 8018b02:	b38a      	cbz	r2, 8018b68 <on_topic+0x88>
 8018b04:	6894      	ldr	r4, [r2, #8]
 8018b06:	8aa3      	ldrh	r3, [r4, #20]
 8018b08:	428b      	cmp	r3, r1
 8018b0a:	d1f9      	bne.n	8018b00 <on_topic+0x20>
 8018b0c:	7da3      	ldrb	r3, [r4, #22]
 8018b0e:	4283      	cmp	r3, r0
 8018b10:	d1f6      	bne.n	8018b00 <on_topic+0x20>
 8018b12:	2248      	movs	r2, #72	@ 0x48
 8018b14:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8018b18:	4668      	mov	r0, sp
 8018b1a:	f001 f86e 	bl	8019bfa <memcpy>
 8018b1e:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 8018b22:	cb0c      	ldmia	r3, {r2, r3}
 8018b24:	4620      	mov	r0, r4
 8018b26:	f7f4 f803 	bl	800cb30 <rmw_uxrce_get_static_input_buffer_for_entity>
 8018b2a:	4607      	mov	r7, r0
 8018b2c:	b1e0      	cbz	r0, 8018b68 <on_topic+0x88>
 8018b2e:	f8d0 8008 	ldr.w	r8, [r0, #8]
 8018b32:	4632      	mov	r2, r6
 8018b34:	4628      	mov	r0, r5
 8018b36:	f108 0110 	add.w	r1, r8, #16
 8018b3a:	f7f5 f869 	bl	800dc10 <ucdr_deserialize_array_uint8_t>
 8018b3e:	b930      	cbnz	r0, 8018b4e <on_topic+0x6e>
 8018b40:	480c      	ldr	r0, [pc, #48]	@ (8018b74 <on_topic+0x94>)
 8018b42:	4639      	mov	r1, r7
 8018b44:	b014      	add	sp, #80	@ 0x50
 8018b46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018b4a:	f7fb be73 	b.w	8014834 <put_memory>
 8018b4e:	f8c8 4814 	str.w	r4, [r8, #2068]	@ 0x814
 8018b52:	f8c8 6810 	str.w	r6, [r8, #2064]	@ 0x810
 8018b56:	f7f3 fde9 	bl	800c72c <rmw_uros_epoch_nanos>
 8018b5a:	2305      	movs	r3, #5
 8018b5c:	f508 6202 	add.w	r2, r8, #2080	@ 0x820
 8018b60:	e942 0102 	strd	r0, r1, [r2, #-8]
 8018b64:	f888 3820 	strb.w	r3, [r8, #2080]	@ 0x820
 8018b68:	b014      	add	sp, #80	@ 0x50
 8018b6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018b6e:	bf00      	nop
 8018b70:	2000ecf0 	.word	0x2000ecf0
 8018b74:	2000e540 	.word	0x2000e540

08018b78 <on_request>:
 8018b78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018b7c:	4823      	ldr	r0, [pc, #140]	@ (8018c0c <on_request+0x94>)
 8018b7e:	b094      	sub	sp, #80	@ 0x50
 8018b80:	6800      	ldr	r0, [r0, #0]
 8018b82:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 8018b84:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 8018b88:	9113      	str	r1, [sp, #76]	@ 0x4c
 8018b8a:	2800      	cmp	r0, #0
 8018b8c:	d03b      	beq.n	8018c06 <on_request+0x8e>
 8018b8e:	461d      	mov	r5, r3
 8018b90:	e001      	b.n	8018b96 <on_request+0x1e>
 8018b92:	6840      	ldr	r0, [r0, #4]
 8018b94:	b3b8      	cbz	r0, 8018c06 <on_request+0x8e>
 8018b96:	6884      	ldr	r4, [r0, #8]
 8018b98:	8b21      	ldrh	r1, [r4, #24]
 8018b9a:	4291      	cmp	r1, r2
 8018b9c:	d1f9      	bne.n	8018b92 <on_request+0x1a>
 8018b9e:	2248      	movs	r2, #72	@ 0x48
 8018ba0:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 8018ba4:	4668      	mov	r0, sp
 8018ba6:	f001 f828 	bl	8019bfa <memcpy>
 8018baa:	f104 0320 	add.w	r3, r4, #32
 8018bae:	cb0c      	ldmia	r3, {r2, r3}
 8018bb0:	4620      	mov	r0, r4
 8018bb2:	f7f3 ffbd 	bl	800cb30 <rmw_uxrce_get_static_input_buffer_for_entity>
 8018bb6:	4680      	mov	r8, r0
 8018bb8:	b328      	cbz	r0, 8018c06 <on_request+0x8e>
 8018bba:	4638      	mov	r0, r7
 8018bbc:	f8d8 7008 	ldr.w	r7, [r8, #8]
 8018bc0:	4632      	mov	r2, r6
 8018bc2:	f107 0110 	add.w	r1, r7, #16
 8018bc6:	f7f5 f823 	bl	800dc10 <ucdr_deserialize_array_uint8_t>
 8018bca:	b930      	cbnz	r0, 8018bda <on_request+0x62>
 8018bcc:	4810      	ldr	r0, [pc, #64]	@ (8018c10 <on_request+0x98>)
 8018bce:	4641      	mov	r1, r8
 8018bd0:	b014      	add	sp, #80	@ 0x50
 8018bd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018bd6:	f7fb be2d 	b.w	8014834 <put_memory>
 8018bda:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018bdc:	f607 0c28 	addw	ip, r7, #2088	@ 0x828
 8018be0:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 8018be4:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 8018be8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018bec:	e895 0003 	ldmia.w	r5, {r0, r1}
 8018bf0:	e88c 0003 	stmia.w	ip, {r0, r1}
 8018bf4:	f7f3 fd9a 	bl	800c72c <rmw_uros_epoch_nanos>
 8018bf8:	2303      	movs	r3, #3
 8018bfa:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 8018bfe:	e942 0102 	strd	r0, r1, [r2, #-8]
 8018c02:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 8018c06:	b014      	add	sp, #80	@ 0x50
 8018c08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018c0c:	2000e8a8 	.word	0x2000e8a8
 8018c10:	2000e540 	.word	0x2000e540

08018c14 <on_reply>:
 8018c14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018c18:	4821      	ldr	r0, [pc, #132]	@ (8018ca0 <on_reply+0x8c>)
 8018c1a:	b094      	sub	sp, #80	@ 0x50
 8018c1c:	6800      	ldr	r0, [r0, #0]
 8018c1e:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 8018c20:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 8018c24:	9113      	str	r1, [sp, #76]	@ 0x4c
 8018c26:	b3b8      	cbz	r0, 8018c98 <on_reply+0x84>
 8018c28:	461d      	mov	r5, r3
 8018c2a:	e001      	b.n	8018c30 <on_reply+0x1c>
 8018c2c:	6840      	ldr	r0, [r0, #4]
 8018c2e:	b398      	cbz	r0, 8018c98 <on_reply+0x84>
 8018c30:	6884      	ldr	r4, [r0, #8]
 8018c32:	8b21      	ldrh	r1, [r4, #24]
 8018c34:	4291      	cmp	r1, r2
 8018c36:	d1f9      	bne.n	8018c2c <on_reply+0x18>
 8018c38:	2248      	movs	r2, #72	@ 0x48
 8018c3a:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 8018c3e:	4668      	mov	r0, sp
 8018c40:	f000 ffdb 	bl	8019bfa <memcpy>
 8018c44:	f104 0320 	add.w	r3, r4, #32
 8018c48:	cb0c      	ldmia	r3, {r2, r3}
 8018c4a:	4620      	mov	r0, r4
 8018c4c:	f7f3 ff70 	bl	800cb30 <rmw_uxrce_get_static_input_buffer_for_entity>
 8018c50:	4680      	mov	r8, r0
 8018c52:	b308      	cbz	r0, 8018c98 <on_reply+0x84>
 8018c54:	4638      	mov	r0, r7
 8018c56:	f8d8 7008 	ldr.w	r7, [r8, #8]
 8018c5a:	4632      	mov	r2, r6
 8018c5c:	f107 0110 	add.w	r1, r7, #16
 8018c60:	f7f4 ffd6 	bl	800dc10 <ucdr_deserialize_array_uint8_t>
 8018c64:	b930      	cbnz	r0, 8018c74 <on_reply+0x60>
 8018c66:	480f      	ldr	r0, [pc, #60]	@ (8018ca4 <on_reply+0x90>)
 8018c68:	4641      	mov	r1, r8
 8018c6a:	b014      	add	sp, #80	@ 0x50
 8018c6c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018c70:	f7fb bde0 	b.w	8014834 <put_memory>
 8018c74:	2200      	movs	r2, #0
 8018c76:	f8c7 282c 	str.w	r2, [r7, #2092]	@ 0x82c
 8018c7a:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 8018c7e:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 8018c82:	f8c7 5828 	str.w	r5, [r7, #2088]	@ 0x828
 8018c86:	f7f3 fd51 	bl	800c72c <rmw_uros_epoch_nanos>
 8018c8a:	2304      	movs	r3, #4
 8018c8c:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 8018c90:	e942 0102 	strd	r0, r1, [r2, #-8]
 8018c94:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 8018c98:	b014      	add	sp, #80	@ 0x50
 8018c9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018c9e:	bf00      	nop
 8018ca0:	2000e7d0 	.word	0x2000e7d0
 8018ca4:	2000e540 	.word	0x2000e540

08018ca8 <rmw_create_guard_condition>:
 8018ca8:	b538      	push	{r3, r4, r5, lr}
 8018caa:	4605      	mov	r5, r0
 8018cac:	4807      	ldr	r0, [pc, #28]	@ (8018ccc <rmw_create_guard_condition+0x24>)
 8018cae:	f7fb fdb1 	bl	8014814 <get_memory>
 8018cb2:	b148      	cbz	r0, 8018cc8 <rmw_create_guard_condition+0x20>
 8018cb4:	6884      	ldr	r4, [r0, #8]
 8018cb6:	2300      	movs	r3, #0
 8018cb8:	7423      	strb	r3, [r4, #16]
 8018cba:	61e5      	str	r5, [r4, #28]
 8018cbc:	f7fb fe30 	bl	8014920 <rmw_get_implementation_identifier>
 8018cc0:	e9c4 0405 	strd	r0, r4, [r4, #20]
 8018cc4:	f104 0014 	add.w	r0, r4, #20
 8018cc8:	bd38      	pop	{r3, r4, r5, pc}
 8018cca:	bf00      	nop
 8018ccc:	2000c31c 	.word	0x2000c31c

08018cd0 <rmw_destroy_guard_condition>:
 8018cd0:	b508      	push	{r3, lr}
 8018cd2:	4b08      	ldr	r3, [pc, #32]	@ (8018cf4 <rmw_destroy_guard_condition+0x24>)
 8018cd4:	6819      	ldr	r1, [r3, #0]
 8018cd6:	b911      	cbnz	r1, 8018cde <rmw_destroy_guard_condition+0xe>
 8018cd8:	e00a      	b.n	8018cf0 <rmw_destroy_guard_condition+0x20>
 8018cda:	6849      	ldr	r1, [r1, #4]
 8018cdc:	b141      	cbz	r1, 8018cf0 <rmw_destroy_guard_condition+0x20>
 8018cde:	688b      	ldr	r3, [r1, #8]
 8018ce0:	3314      	adds	r3, #20
 8018ce2:	4298      	cmp	r0, r3
 8018ce4:	d1f9      	bne.n	8018cda <rmw_destroy_guard_condition+0xa>
 8018ce6:	4803      	ldr	r0, [pc, #12]	@ (8018cf4 <rmw_destroy_guard_condition+0x24>)
 8018ce8:	f7fb fda4 	bl	8014834 <put_memory>
 8018cec:	2000      	movs	r0, #0
 8018cee:	bd08      	pop	{r3, pc}
 8018cf0:	2001      	movs	r0, #1
 8018cf2:	bd08      	pop	{r3, pc}
 8018cf4:	2000c31c 	.word	0x2000c31c

08018cf8 <rmw_trigger_guard_condition>:
 8018cf8:	b160      	cbz	r0, 8018d14 <rmw_trigger_guard_condition+0x1c>
 8018cfa:	b510      	push	{r4, lr}
 8018cfc:	4604      	mov	r4, r0
 8018cfe:	6800      	ldr	r0, [r0, #0]
 8018d00:	f7f4 f89a 	bl	800ce38 <is_uxrce_rmw_identifier_valid>
 8018d04:	b908      	cbnz	r0, 8018d0a <rmw_trigger_guard_condition+0x12>
 8018d06:	2001      	movs	r0, #1
 8018d08:	bd10      	pop	{r4, pc}
 8018d0a:	6863      	ldr	r3, [r4, #4]
 8018d0c:	2201      	movs	r2, #1
 8018d0e:	741a      	strb	r2, [r3, #16]
 8018d10:	2000      	movs	r0, #0
 8018d12:	bd10      	pop	{r4, pc}
 8018d14:	2001      	movs	r0, #1
 8018d16:	4770      	bx	lr

08018d18 <geometry_msgs__msg__Pose__init>:
 8018d18:	b1d8      	cbz	r0, 8018d52 <geometry_msgs__msg__Pose__init+0x3a>
 8018d1a:	b538      	push	{r3, r4, r5, lr}
 8018d1c:	4604      	mov	r4, r0
 8018d1e:	f000 f8df 	bl	8018ee0 <geometry_msgs__msg__Point__init>
 8018d22:	b130      	cbz	r0, 8018d32 <geometry_msgs__msg__Pose__init+0x1a>
 8018d24:	f104 0518 	add.w	r5, r4, #24
 8018d28:	4628      	mov	r0, r5
 8018d2a:	f000 f821 	bl	8018d70 <geometry_msgs__msg__Quaternion__init>
 8018d2e:	b148      	cbz	r0, 8018d44 <geometry_msgs__msg__Pose__init+0x2c>
 8018d30:	bd38      	pop	{r3, r4, r5, pc}
 8018d32:	4620      	mov	r0, r4
 8018d34:	f000 f8d8 	bl	8018ee8 <geometry_msgs__msg__Point__fini>
 8018d38:	f104 0018 	add.w	r0, r4, #24
 8018d3c:	f000 f82c 	bl	8018d98 <geometry_msgs__msg__Quaternion__fini>
 8018d40:	2000      	movs	r0, #0
 8018d42:	bd38      	pop	{r3, r4, r5, pc}
 8018d44:	4620      	mov	r0, r4
 8018d46:	f000 f8cf 	bl	8018ee8 <geometry_msgs__msg__Point__fini>
 8018d4a:	4628      	mov	r0, r5
 8018d4c:	f000 f824 	bl	8018d98 <geometry_msgs__msg__Quaternion__fini>
 8018d50:	e7f6      	b.n	8018d40 <geometry_msgs__msg__Pose__init+0x28>
 8018d52:	2000      	movs	r0, #0
 8018d54:	4770      	bx	lr
 8018d56:	bf00      	nop

08018d58 <geometry_msgs__msg__Pose__fini>:
 8018d58:	b148      	cbz	r0, 8018d6e <geometry_msgs__msg__Pose__fini+0x16>
 8018d5a:	b510      	push	{r4, lr}
 8018d5c:	4604      	mov	r4, r0
 8018d5e:	f000 f8c3 	bl	8018ee8 <geometry_msgs__msg__Point__fini>
 8018d62:	f104 0018 	add.w	r0, r4, #24
 8018d66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018d6a:	f000 b815 	b.w	8018d98 <geometry_msgs__msg__Quaternion__fini>
 8018d6e:	4770      	bx	lr

08018d70 <geometry_msgs__msg__Quaternion__init>:
 8018d70:	b160      	cbz	r0, 8018d8c <geometry_msgs__msg__Quaternion__init+0x1c>
 8018d72:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 8018d90 <geometry_msgs__msg__Quaternion__init+0x20>
 8018d76:	2200      	movs	r2, #0
 8018d78:	2300      	movs	r3, #0
 8018d7a:	e9c0 2300 	strd	r2, r3, [r0]
 8018d7e:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8018d82:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8018d86:	ed80 7b06 	vstr	d7, [r0, #24]
 8018d8a:	2001      	movs	r0, #1
 8018d8c:	4770      	bx	lr
 8018d8e:	bf00      	nop
 8018d90:	00000000 	.word	0x00000000
 8018d94:	3ff00000 	.word	0x3ff00000

08018d98 <geometry_msgs__msg__Quaternion__fini>:
 8018d98:	4770      	bx	lr
 8018d9a:	bf00      	nop

08018d9c <geometry_msgs__msg__Point__rosidl_typesupport_introspection_c__Point_init_function>:
 8018d9c:	f000 b8a0 	b.w	8018ee0 <geometry_msgs__msg__Point__init>

08018da0 <geometry_msgs__msg__Point__rosidl_typesupport_introspection_c__Point_fini_function>:
 8018da0:	f000 b8a2 	b.w	8018ee8 <geometry_msgs__msg__Point__fini>

08018da4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point>:
 8018da4:	4b04      	ldr	r3, [pc, #16]	@ (8018db8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 8018da6:	681a      	ldr	r2, [r3, #0]
 8018da8:	b10a      	cbz	r2, 8018dae <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0xa>
 8018daa:	4803      	ldr	r0, [pc, #12]	@ (8018db8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 8018dac:	4770      	bx	lr
 8018dae:	4a03      	ldr	r2, [pc, #12]	@ (8018dbc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x18>)
 8018db0:	4801      	ldr	r0, [pc, #4]	@ (8018db8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 8018db2:	6812      	ldr	r2, [r2, #0]
 8018db4:	601a      	str	r2, [r3, #0]
 8018db6:	4770      	bx	lr
 8018db8:	20002d34 	.word	0x20002d34
 8018dbc:	2000037c 	.word	0x2000037c

08018dc0 <get_serialized_size_geometry_msgs__msg__Point>:
 8018dc0:	b1b8      	cbz	r0, 8018df2 <get_serialized_size_geometry_msgs__msg__Point+0x32>
 8018dc2:	b570      	push	{r4, r5, r6, lr}
 8018dc4:	460d      	mov	r5, r1
 8018dc6:	4628      	mov	r0, r5
 8018dc8:	2108      	movs	r1, #8
 8018dca:	f7f2 f895 	bl	800aef8 <ucdr_alignment>
 8018dce:	2108      	movs	r1, #8
 8018dd0:	186e      	adds	r6, r5, r1
 8018dd2:	4406      	add	r6, r0
 8018dd4:	4630      	mov	r0, r6
 8018dd6:	f7f2 f88f 	bl	800aef8 <ucdr_alignment>
 8018dda:	f100 0408 	add.w	r4, r0, #8
 8018dde:	4434      	add	r4, r6
 8018de0:	2108      	movs	r1, #8
 8018de2:	4620      	mov	r0, r4
 8018de4:	f7f2 f888 	bl	800aef8 <ucdr_alignment>
 8018de8:	f1c5 0508 	rsb	r5, r5, #8
 8018dec:	4405      	add	r5, r0
 8018dee:	1928      	adds	r0, r5, r4
 8018df0:	bd70      	pop	{r4, r5, r6, pc}
 8018df2:	4770      	bx	lr

08018df4 <_Point__cdr_deserialize>:
 8018df4:	b538      	push	{r3, r4, r5, lr}
 8018df6:	460c      	mov	r4, r1
 8018df8:	b171      	cbz	r1, 8018e18 <_Point__cdr_deserialize+0x24>
 8018dfa:	4605      	mov	r5, r0
 8018dfc:	f7f1 fe9e 	bl	800ab3c <ucdr_deserialize_double>
 8018e00:	f104 0108 	add.w	r1, r4, #8
 8018e04:	4628      	mov	r0, r5
 8018e06:	f7f1 fe99 	bl	800ab3c <ucdr_deserialize_double>
 8018e0a:	f104 0110 	add.w	r1, r4, #16
 8018e0e:	4628      	mov	r0, r5
 8018e10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018e14:	f7f1 be92 	b.w	800ab3c <ucdr_deserialize_double>
 8018e18:	4608      	mov	r0, r1
 8018e1a:	bd38      	pop	{r3, r4, r5, pc}

08018e1c <_Point__cdr_serialize>:
 8018e1c:	b198      	cbz	r0, 8018e46 <_Point__cdr_serialize+0x2a>
 8018e1e:	b538      	push	{r3, r4, r5, lr}
 8018e20:	ed90 0b00 	vldr	d0, [r0]
 8018e24:	460d      	mov	r5, r1
 8018e26:	4604      	mov	r4, r0
 8018e28:	4608      	mov	r0, r1
 8018e2a:	f7f1 fcf7 	bl	800a81c <ucdr_serialize_double>
 8018e2e:	ed94 0b02 	vldr	d0, [r4, #8]
 8018e32:	4628      	mov	r0, r5
 8018e34:	f7f1 fcf2 	bl	800a81c <ucdr_serialize_double>
 8018e38:	ed94 0b04 	vldr	d0, [r4, #16]
 8018e3c:	4628      	mov	r0, r5
 8018e3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018e42:	f7f1 bceb 	b.w	800a81c <ucdr_serialize_double>
 8018e46:	4770      	bx	lr

08018e48 <_Point__get_serialized_size>:
 8018e48:	b1a0      	cbz	r0, 8018e74 <_Point__get_serialized_size+0x2c>
 8018e4a:	b538      	push	{r3, r4, r5, lr}
 8018e4c:	2108      	movs	r1, #8
 8018e4e:	2000      	movs	r0, #0
 8018e50:	f7f2 f852 	bl	800aef8 <ucdr_alignment>
 8018e54:	f100 0508 	add.w	r5, r0, #8
 8018e58:	2108      	movs	r1, #8
 8018e5a:	4628      	mov	r0, r5
 8018e5c:	f7f2 f84c 	bl	800aef8 <ucdr_alignment>
 8018e60:	f100 0408 	add.w	r4, r0, #8
 8018e64:	442c      	add	r4, r5
 8018e66:	2108      	movs	r1, #8
 8018e68:	4620      	mov	r0, r4
 8018e6a:	f7f2 f845 	bl	800aef8 <ucdr_alignment>
 8018e6e:	3008      	adds	r0, #8
 8018e70:	4420      	add	r0, r4
 8018e72:	bd38      	pop	{r3, r4, r5, pc}
 8018e74:	4770      	bx	lr
 8018e76:	bf00      	nop

08018e78 <_Point__max_serialized_size>:
 8018e78:	b538      	push	{r3, r4, r5, lr}
 8018e7a:	2108      	movs	r1, #8
 8018e7c:	2000      	movs	r0, #0
 8018e7e:	f7f2 f83b 	bl	800aef8 <ucdr_alignment>
 8018e82:	f100 0508 	add.w	r5, r0, #8
 8018e86:	2108      	movs	r1, #8
 8018e88:	4628      	mov	r0, r5
 8018e8a:	f7f2 f835 	bl	800aef8 <ucdr_alignment>
 8018e8e:	f100 0408 	add.w	r4, r0, #8
 8018e92:	442c      	add	r4, r5
 8018e94:	2108      	movs	r1, #8
 8018e96:	4620      	mov	r0, r4
 8018e98:	f7f2 f82e 	bl	800aef8 <ucdr_alignment>
 8018e9c:	3008      	adds	r0, #8
 8018e9e:	4420      	add	r0, r4
 8018ea0:	bd38      	pop	{r3, r4, r5, pc}
 8018ea2:	bf00      	nop

08018ea4 <max_serialized_size_geometry_msgs__msg__Point>:
 8018ea4:	b570      	push	{r4, r5, r6, lr}
 8018ea6:	2301      	movs	r3, #1
 8018ea8:	460c      	mov	r4, r1
 8018eaa:	7003      	strb	r3, [r0, #0]
 8018eac:	2108      	movs	r1, #8
 8018eae:	4620      	mov	r0, r4
 8018eb0:	f7f2 f822 	bl	800aef8 <ucdr_alignment>
 8018eb4:	2108      	movs	r1, #8
 8018eb6:	1863      	adds	r3, r4, r1
 8018eb8:	18c6      	adds	r6, r0, r3
 8018eba:	4630      	mov	r0, r6
 8018ebc:	f7f2 f81c 	bl	800aef8 <ucdr_alignment>
 8018ec0:	f100 0508 	add.w	r5, r0, #8
 8018ec4:	4435      	add	r5, r6
 8018ec6:	2108      	movs	r1, #8
 8018ec8:	4628      	mov	r0, r5
 8018eca:	f7f2 f815 	bl	800aef8 <ucdr_alignment>
 8018ece:	f1c4 0408 	rsb	r4, r4, #8
 8018ed2:	4420      	add	r0, r4
 8018ed4:	4428      	add	r0, r5
 8018ed6:	bd70      	pop	{r4, r5, r6, pc}

08018ed8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>:
 8018ed8:	4800      	ldr	r0, [pc, #0]	@ (8018edc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x4>)
 8018eda:	4770      	bx	lr
 8018edc:	20002e00 	.word	0x20002e00

08018ee0 <geometry_msgs__msg__Point__init>:
 8018ee0:	3800      	subs	r0, #0
 8018ee2:	bf18      	it	ne
 8018ee4:	2001      	movne	r0, #1
 8018ee6:	4770      	bx	lr

08018ee8 <geometry_msgs__msg__Point__fini>:
 8018ee8:	4770      	bx	lr
 8018eea:	bf00      	nop

08018eec <calloc>:
 8018eec:	4b02      	ldr	r3, [pc, #8]	@ (8018ef8 <calloc+0xc>)
 8018eee:	460a      	mov	r2, r1
 8018ef0:	4601      	mov	r1, r0
 8018ef2:	6818      	ldr	r0, [r3, #0]
 8018ef4:	f000 b802 	b.w	8018efc <_calloc_r>
 8018ef8:	20002e40 	.word	0x20002e40

08018efc <_calloc_r>:
 8018efc:	b570      	push	{r4, r5, r6, lr}
 8018efe:	fba1 5402 	umull	r5, r4, r1, r2
 8018f02:	b934      	cbnz	r4, 8018f12 <_calloc_r+0x16>
 8018f04:	4629      	mov	r1, r5
 8018f06:	f000 f899 	bl	801903c <_malloc_r>
 8018f0a:	4606      	mov	r6, r0
 8018f0c:	b928      	cbnz	r0, 8018f1a <_calloc_r+0x1e>
 8018f0e:	4630      	mov	r0, r6
 8018f10:	bd70      	pop	{r4, r5, r6, pc}
 8018f12:	220c      	movs	r2, #12
 8018f14:	6002      	str	r2, [r0, #0]
 8018f16:	2600      	movs	r6, #0
 8018f18:	e7f9      	b.n	8018f0e <_calloc_r+0x12>
 8018f1a:	462a      	mov	r2, r5
 8018f1c:	4621      	mov	r1, r4
 8018f1e:	f000 fd33 	bl	8019988 <memset>
 8018f22:	e7f4      	b.n	8018f0e <_calloc_r+0x12>

08018f24 <exit>:
 8018f24:	b508      	push	{r3, lr}
 8018f26:	4b06      	ldr	r3, [pc, #24]	@ (8018f40 <exit+0x1c>)
 8018f28:	4604      	mov	r4, r0
 8018f2a:	b113      	cbz	r3, 8018f32 <exit+0xe>
 8018f2c:	2100      	movs	r1, #0
 8018f2e:	f3af 8000 	nop.w
 8018f32:	4b04      	ldr	r3, [pc, #16]	@ (8018f44 <exit+0x20>)
 8018f34:	681b      	ldr	r3, [r3, #0]
 8018f36:	b103      	cbz	r3, 8018f3a <exit+0x16>
 8018f38:	4798      	blx	r3
 8018f3a:	4620      	mov	r0, r4
 8018f3c:	f7e9 fdba 	bl	8002ab4 <_exit>
 8018f40:	00000000 	.word	0x00000000
 8018f44:	2001148c 	.word	0x2001148c

08018f48 <getenv>:
 8018f48:	b507      	push	{r0, r1, r2, lr}
 8018f4a:	4b04      	ldr	r3, [pc, #16]	@ (8018f5c <getenv+0x14>)
 8018f4c:	4601      	mov	r1, r0
 8018f4e:	aa01      	add	r2, sp, #4
 8018f50:	6818      	ldr	r0, [r3, #0]
 8018f52:	f000 f805 	bl	8018f60 <_findenv_r>
 8018f56:	b003      	add	sp, #12
 8018f58:	f85d fb04 	ldr.w	pc, [sp], #4
 8018f5c:	20002e40 	.word	0x20002e40

08018f60 <_findenv_r>:
 8018f60:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018f64:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 8018fd4 <_findenv_r+0x74>
 8018f68:	4606      	mov	r6, r0
 8018f6a:	4689      	mov	r9, r1
 8018f6c:	4617      	mov	r7, r2
 8018f6e:	f000 fe71 	bl	8019c54 <__env_lock>
 8018f72:	f8da 4000 	ldr.w	r4, [sl]
 8018f76:	b134      	cbz	r4, 8018f86 <_findenv_r+0x26>
 8018f78:	464b      	mov	r3, r9
 8018f7a:	4698      	mov	r8, r3
 8018f7c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018f80:	b13a      	cbz	r2, 8018f92 <_findenv_r+0x32>
 8018f82:	2a3d      	cmp	r2, #61	@ 0x3d
 8018f84:	d1f9      	bne.n	8018f7a <_findenv_r+0x1a>
 8018f86:	4630      	mov	r0, r6
 8018f88:	f000 fe6a 	bl	8019c60 <__env_unlock>
 8018f8c:	2000      	movs	r0, #0
 8018f8e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018f92:	eba8 0809 	sub.w	r8, r8, r9
 8018f96:	46a3      	mov	fp, r4
 8018f98:	f854 0b04 	ldr.w	r0, [r4], #4
 8018f9c:	2800      	cmp	r0, #0
 8018f9e:	d0f2      	beq.n	8018f86 <_findenv_r+0x26>
 8018fa0:	4642      	mov	r2, r8
 8018fa2:	4649      	mov	r1, r9
 8018fa4:	f000 fd05 	bl	80199b2 <strncmp>
 8018fa8:	2800      	cmp	r0, #0
 8018faa:	d1f4      	bne.n	8018f96 <_findenv_r+0x36>
 8018fac:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8018fb0:	eb03 0508 	add.w	r5, r3, r8
 8018fb4:	f813 3008 	ldrb.w	r3, [r3, r8]
 8018fb8:	2b3d      	cmp	r3, #61	@ 0x3d
 8018fba:	d1ec      	bne.n	8018f96 <_findenv_r+0x36>
 8018fbc:	f8da 3000 	ldr.w	r3, [sl]
 8018fc0:	ebab 0303 	sub.w	r3, fp, r3
 8018fc4:	109b      	asrs	r3, r3, #2
 8018fc6:	4630      	mov	r0, r6
 8018fc8:	603b      	str	r3, [r7, #0]
 8018fca:	f000 fe49 	bl	8019c60 <__env_unlock>
 8018fce:	1c68      	adds	r0, r5, #1
 8018fd0:	e7dd      	b.n	8018f8e <_findenv_r+0x2e>
 8018fd2:	bf00      	nop
 8018fd4:	20000010 	.word	0x20000010

08018fd8 <malloc>:
 8018fd8:	4b02      	ldr	r3, [pc, #8]	@ (8018fe4 <malloc+0xc>)
 8018fda:	4601      	mov	r1, r0
 8018fdc:	6818      	ldr	r0, [r3, #0]
 8018fde:	f000 b82d 	b.w	801903c <_malloc_r>
 8018fe2:	bf00      	nop
 8018fe4:	20002e40 	.word	0x20002e40

08018fe8 <free>:
 8018fe8:	4b02      	ldr	r3, [pc, #8]	@ (8018ff4 <free+0xc>)
 8018fea:	4601      	mov	r1, r0
 8018fec:	6818      	ldr	r0, [r3, #0]
 8018fee:	f000 be3d 	b.w	8019c6c <_free_r>
 8018ff2:	bf00      	nop
 8018ff4:	20002e40 	.word	0x20002e40

08018ff8 <sbrk_aligned>:
 8018ff8:	b570      	push	{r4, r5, r6, lr}
 8018ffa:	4e0f      	ldr	r6, [pc, #60]	@ (8019038 <sbrk_aligned+0x40>)
 8018ffc:	460c      	mov	r4, r1
 8018ffe:	6831      	ldr	r1, [r6, #0]
 8019000:	4605      	mov	r5, r0
 8019002:	b911      	cbnz	r1, 801900a <sbrk_aligned+0x12>
 8019004:	f000 fda2 	bl	8019b4c <_sbrk_r>
 8019008:	6030      	str	r0, [r6, #0]
 801900a:	4621      	mov	r1, r4
 801900c:	4628      	mov	r0, r5
 801900e:	f000 fd9d 	bl	8019b4c <_sbrk_r>
 8019012:	1c43      	adds	r3, r0, #1
 8019014:	d103      	bne.n	801901e <sbrk_aligned+0x26>
 8019016:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 801901a:	4620      	mov	r0, r4
 801901c:	bd70      	pop	{r4, r5, r6, pc}
 801901e:	1cc4      	adds	r4, r0, #3
 8019020:	f024 0403 	bic.w	r4, r4, #3
 8019024:	42a0      	cmp	r0, r4
 8019026:	d0f8      	beq.n	801901a <sbrk_aligned+0x22>
 8019028:	1a21      	subs	r1, r4, r0
 801902a:	4628      	mov	r0, r5
 801902c:	f000 fd8e 	bl	8019b4c <_sbrk_r>
 8019030:	3001      	adds	r0, #1
 8019032:	d1f2      	bne.n	801901a <sbrk_aligned+0x22>
 8019034:	e7ef      	b.n	8019016 <sbrk_aligned+0x1e>
 8019036:	bf00      	nop
 8019038:	2001134c 	.word	0x2001134c

0801903c <_malloc_r>:
 801903c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019040:	1ccd      	adds	r5, r1, #3
 8019042:	f025 0503 	bic.w	r5, r5, #3
 8019046:	3508      	adds	r5, #8
 8019048:	2d0c      	cmp	r5, #12
 801904a:	bf38      	it	cc
 801904c:	250c      	movcc	r5, #12
 801904e:	2d00      	cmp	r5, #0
 8019050:	4606      	mov	r6, r0
 8019052:	db01      	blt.n	8019058 <_malloc_r+0x1c>
 8019054:	42a9      	cmp	r1, r5
 8019056:	d904      	bls.n	8019062 <_malloc_r+0x26>
 8019058:	230c      	movs	r3, #12
 801905a:	6033      	str	r3, [r6, #0]
 801905c:	2000      	movs	r0, #0
 801905e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019062:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8019138 <_malloc_r+0xfc>
 8019066:	f000 f869 	bl	801913c <__malloc_lock>
 801906a:	f8d8 3000 	ldr.w	r3, [r8]
 801906e:	461c      	mov	r4, r3
 8019070:	bb44      	cbnz	r4, 80190c4 <_malloc_r+0x88>
 8019072:	4629      	mov	r1, r5
 8019074:	4630      	mov	r0, r6
 8019076:	f7ff ffbf 	bl	8018ff8 <sbrk_aligned>
 801907a:	1c43      	adds	r3, r0, #1
 801907c:	4604      	mov	r4, r0
 801907e:	d158      	bne.n	8019132 <_malloc_r+0xf6>
 8019080:	f8d8 4000 	ldr.w	r4, [r8]
 8019084:	4627      	mov	r7, r4
 8019086:	2f00      	cmp	r7, #0
 8019088:	d143      	bne.n	8019112 <_malloc_r+0xd6>
 801908a:	2c00      	cmp	r4, #0
 801908c:	d04b      	beq.n	8019126 <_malloc_r+0xea>
 801908e:	6823      	ldr	r3, [r4, #0]
 8019090:	4639      	mov	r1, r7
 8019092:	4630      	mov	r0, r6
 8019094:	eb04 0903 	add.w	r9, r4, r3
 8019098:	f000 fd58 	bl	8019b4c <_sbrk_r>
 801909c:	4581      	cmp	r9, r0
 801909e:	d142      	bne.n	8019126 <_malloc_r+0xea>
 80190a0:	6821      	ldr	r1, [r4, #0]
 80190a2:	1a6d      	subs	r5, r5, r1
 80190a4:	4629      	mov	r1, r5
 80190a6:	4630      	mov	r0, r6
 80190a8:	f7ff ffa6 	bl	8018ff8 <sbrk_aligned>
 80190ac:	3001      	adds	r0, #1
 80190ae:	d03a      	beq.n	8019126 <_malloc_r+0xea>
 80190b0:	6823      	ldr	r3, [r4, #0]
 80190b2:	442b      	add	r3, r5
 80190b4:	6023      	str	r3, [r4, #0]
 80190b6:	f8d8 3000 	ldr.w	r3, [r8]
 80190ba:	685a      	ldr	r2, [r3, #4]
 80190bc:	bb62      	cbnz	r2, 8019118 <_malloc_r+0xdc>
 80190be:	f8c8 7000 	str.w	r7, [r8]
 80190c2:	e00f      	b.n	80190e4 <_malloc_r+0xa8>
 80190c4:	6822      	ldr	r2, [r4, #0]
 80190c6:	1b52      	subs	r2, r2, r5
 80190c8:	d420      	bmi.n	801910c <_malloc_r+0xd0>
 80190ca:	2a0b      	cmp	r2, #11
 80190cc:	d917      	bls.n	80190fe <_malloc_r+0xc2>
 80190ce:	1961      	adds	r1, r4, r5
 80190d0:	42a3      	cmp	r3, r4
 80190d2:	6025      	str	r5, [r4, #0]
 80190d4:	bf18      	it	ne
 80190d6:	6059      	strne	r1, [r3, #4]
 80190d8:	6863      	ldr	r3, [r4, #4]
 80190da:	bf08      	it	eq
 80190dc:	f8c8 1000 	streq.w	r1, [r8]
 80190e0:	5162      	str	r2, [r4, r5]
 80190e2:	604b      	str	r3, [r1, #4]
 80190e4:	4630      	mov	r0, r6
 80190e6:	f000 f82f 	bl	8019148 <__malloc_unlock>
 80190ea:	f104 000b 	add.w	r0, r4, #11
 80190ee:	1d23      	adds	r3, r4, #4
 80190f0:	f020 0007 	bic.w	r0, r0, #7
 80190f4:	1ac2      	subs	r2, r0, r3
 80190f6:	bf1c      	itt	ne
 80190f8:	1a1b      	subne	r3, r3, r0
 80190fa:	50a3      	strne	r3, [r4, r2]
 80190fc:	e7af      	b.n	801905e <_malloc_r+0x22>
 80190fe:	6862      	ldr	r2, [r4, #4]
 8019100:	42a3      	cmp	r3, r4
 8019102:	bf0c      	ite	eq
 8019104:	f8c8 2000 	streq.w	r2, [r8]
 8019108:	605a      	strne	r2, [r3, #4]
 801910a:	e7eb      	b.n	80190e4 <_malloc_r+0xa8>
 801910c:	4623      	mov	r3, r4
 801910e:	6864      	ldr	r4, [r4, #4]
 8019110:	e7ae      	b.n	8019070 <_malloc_r+0x34>
 8019112:	463c      	mov	r4, r7
 8019114:	687f      	ldr	r7, [r7, #4]
 8019116:	e7b6      	b.n	8019086 <_malloc_r+0x4a>
 8019118:	461a      	mov	r2, r3
 801911a:	685b      	ldr	r3, [r3, #4]
 801911c:	42a3      	cmp	r3, r4
 801911e:	d1fb      	bne.n	8019118 <_malloc_r+0xdc>
 8019120:	2300      	movs	r3, #0
 8019122:	6053      	str	r3, [r2, #4]
 8019124:	e7de      	b.n	80190e4 <_malloc_r+0xa8>
 8019126:	230c      	movs	r3, #12
 8019128:	6033      	str	r3, [r6, #0]
 801912a:	4630      	mov	r0, r6
 801912c:	f000 f80c 	bl	8019148 <__malloc_unlock>
 8019130:	e794      	b.n	801905c <_malloc_r+0x20>
 8019132:	6005      	str	r5, [r0, #0]
 8019134:	e7d6      	b.n	80190e4 <_malloc_r+0xa8>
 8019136:	bf00      	nop
 8019138:	20011350 	.word	0x20011350

0801913c <__malloc_lock>:
 801913c:	4801      	ldr	r0, [pc, #4]	@ (8019144 <__malloc_lock+0x8>)
 801913e:	f000 bd52 	b.w	8019be6 <__retarget_lock_acquire_recursive>
 8019142:	bf00      	nop
 8019144:	20011495 	.word	0x20011495

08019148 <__malloc_unlock>:
 8019148:	4801      	ldr	r0, [pc, #4]	@ (8019150 <__malloc_unlock+0x8>)
 801914a:	f000 bd4d 	b.w	8019be8 <__retarget_lock_release_recursive>
 801914e:	bf00      	nop
 8019150:	20011495 	.word	0x20011495

08019154 <srand>:
 8019154:	b538      	push	{r3, r4, r5, lr}
 8019156:	4b10      	ldr	r3, [pc, #64]	@ (8019198 <srand+0x44>)
 8019158:	681d      	ldr	r5, [r3, #0]
 801915a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801915c:	4604      	mov	r4, r0
 801915e:	b9b3      	cbnz	r3, 801918e <srand+0x3a>
 8019160:	2018      	movs	r0, #24
 8019162:	f7ff ff39 	bl	8018fd8 <malloc>
 8019166:	4602      	mov	r2, r0
 8019168:	6328      	str	r0, [r5, #48]	@ 0x30
 801916a:	b920      	cbnz	r0, 8019176 <srand+0x22>
 801916c:	4b0b      	ldr	r3, [pc, #44]	@ (801919c <srand+0x48>)
 801916e:	480c      	ldr	r0, [pc, #48]	@ (80191a0 <srand+0x4c>)
 8019170:	2146      	movs	r1, #70	@ 0x46
 8019172:	f000 fd51 	bl	8019c18 <__assert_func>
 8019176:	490b      	ldr	r1, [pc, #44]	@ (80191a4 <srand+0x50>)
 8019178:	4b0b      	ldr	r3, [pc, #44]	@ (80191a8 <srand+0x54>)
 801917a:	e9c0 1300 	strd	r1, r3, [r0]
 801917e:	4b0b      	ldr	r3, [pc, #44]	@ (80191ac <srand+0x58>)
 8019180:	6083      	str	r3, [r0, #8]
 8019182:	230b      	movs	r3, #11
 8019184:	8183      	strh	r3, [r0, #12]
 8019186:	2100      	movs	r1, #0
 8019188:	2001      	movs	r0, #1
 801918a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801918e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8019190:	2200      	movs	r2, #0
 8019192:	611c      	str	r4, [r3, #16]
 8019194:	615a      	str	r2, [r3, #20]
 8019196:	bd38      	pop	{r3, r4, r5, pc}
 8019198:	20002e40 	.word	0x20002e40
 801919c:	0801d8e0 	.word	0x0801d8e0
 80191a0:	0801d8f7 	.word	0x0801d8f7
 80191a4:	abcd330e 	.word	0xabcd330e
 80191a8:	e66d1234 	.word	0xe66d1234
 80191ac:	0005deec 	.word	0x0005deec

080191b0 <rand>:
 80191b0:	4b16      	ldr	r3, [pc, #88]	@ (801920c <rand+0x5c>)
 80191b2:	b510      	push	{r4, lr}
 80191b4:	681c      	ldr	r4, [r3, #0]
 80191b6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80191b8:	b9b3      	cbnz	r3, 80191e8 <rand+0x38>
 80191ba:	2018      	movs	r0, #24
 80191bc:	f7ff ff0c 	bl	8018fd8 <malloc>
 80191c0:	4602      	mov	r2, r0
 80191c2:	6320      	str	r0, [r4, #48]	@ 0x30
 80191c4:	b920      	cbnz	r0, 80191d0 <rand+0x20>
 80191c6:	4b12      	ldr	r3, [pc, #72]	@ (8019210 <rand+0x60>)
 80191c8:	4812      	ldr	r0, [pc, #72]	@ (8019214 <rand+0x64>)
 80191ca:	2152      	movs	r1, #82	@ 0x52
 80191cc:	f000 fd24 	bl	8019c18 <__assert_func>
 80191d0:	4911      	ldr	r1, [pc, #68]	@ (8019218 <rand+0x68>)
 80191d2:	4b12      	ldr	r3, [pc, #72]	@ (801921c <rand+0x6c>)
 80191d4:	e9c0 1300 	strd	r1, r3, [r0]
 80191d8:	4b11      	ldr	r3, [pc, #68]	@ (8019220 <rand+0x70>)
 80191da:	6083      	str	r3, [r0, #8]
 80191dc:	230b      	movs	r3, #11
 80191de:	8183      	strh	r3, [r0, #12]
 80191e0:	2100      	movs	r1, #0
 80191e2:	2001      	movs	r0, #1
 80191e4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80191e8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80191ea:	480e      	ldr	r0, [pc, #56]	@ (8019224 <rand+0x74>)
 80191ec:	690b      	ldr	r3, [r1, #16]
 80191ee:	694c      	ldr	r4, [r1, #20]
 80191f0:	4a0d      	ldr	r2, [pc, #52]	@ (8019228 <rand+0x78>)
 80191f2:	4358      	muls	r0, r3
 80191f4:	fb02 0004 	mla	r0, r2, r4, r0
 80191f8:	fba3 3202 	umull	r3, r2, r3, r2
 80191fc:	3301      	adds	r3, #1
 80191fe:	eb40 0002 	adc.w	r0, r0, r2
 8019202:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8019206:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801920a:	bd10      	pop	{r4, pc}
 801920c:	20002e40 	.word	0x20002e40
 8019210:	0801d8e0 	.word	0x0801d8e0
 8019214:	0801d8f7 	.word	0x0801d8f7
 8019218:	abcd330e 	.word	0xabcd330e
 801921c:	e66d1234 	.word	0xe66d1234
 8019220:	0005deec 	.word	0x0005deec
 8019224:	5851f42d 	.word	0x5851f42d
 8019228:	4c957f2d 	.word	0x4c957f2d

0801922c <realloc>:
 801922c:	4b02      	ldr	r3, [pc, #8]	@ (8019238 <realloc+0xc>)
 801922e:	460a      	mov	r2, r1
 8019230:	4601      	mov	r1, r0
 8019232:	6818      	ldr	r0, [r3, #0]
 8019234:	f000 b802 	b.w	801923c <_realloc_r>
 8019238:	20002e40 	.word	0x20002e40

0801923c <_realloc_r>:
 801923c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019240:	4607      	mov	r7, r0
 8019242:	4614      	mov	r4, r2
 8019244:	460d      	mov	r5, r1
 8019246:	b921      	cbnz	r1, 8019252 <_realloc_r+0x16>
 8019248:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801924c:	4611      	mov	r1, r2
 801924e:	f7ff bef5 	b.w	801903c <_malloc_r>
 8019252:	b92a      	cbnz	r2, 8019260 <_realloc_r+0x24>
 8019254:	f000 fd0a 	bl	8019c6c <_free_r>
 8019258:	4625      	mov	r5, r4
 801925a:	4628      	mov	r0, r5
 801925c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019260:	f000 fd4e 	bl	8019d00 <_malloc_usable_size_r>
 8019264:	4284      	cmp	r4, r0
 8019266:	4606      	mov	r6, r0
 8019268:	d802      	bhi.n	8019270 <_realloc_r+0x34>
 801926a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801926e:	d8f4      	bhi.n	801925a <_realloc_r+0x1e>
 8019270:	4621      	mov	r1, r4
 8019272:	4638      	mov	r0, r7
 8019274:	f7ff fee2 	bl	801903c <_malloc_r>
 8019278:	4680      	mov	r8, r0
 801927a:	b908      	cbnz	r0, 8019280 <_realloc_r+0x44>
 801927c:	4645      	mov	r5, r8
 801927e:	e7ec      	b.n	801925a <_realloc_r+0x1e>
 8019280:	42b4      	cmp	r4, r6
 8019282:	4622      	mov	r2, r4
 8019284:	4629      	mov	r1, r5
 8019286:	bf28      	it	cs
 8019288:	4632      	movcs	r2, r6
 801928a:	f000 fcb6 	bl	8019bfa <memcpy>
 801928e:	4629      	mov	r1, r5
 8019290:	4638      	mov	r0, r7
 8019292:	f000 fceb 	bl	8019c6c <_free_r>
 8019296:	e7f1      	b.n	801927c <_realloc_r+0x40>

08019298 <_strtoul_l.isra.0>:
 8019298:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801929c:	4e34      	ldr	r6, [pc, #208]	@ (8019370 <_strtoul_l.isra.0+0xd8>)
 801929e:	4686      	mov	lr, r0
 80192a0:	460d      	mov	r5, r1
 80192a2:	4628      	mov	r0, r5
 80192a4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80192a8:	5d37      	ldrb	r7, [r6, r4]
 80192aa:	f017 0708 	ands.w	r7, r7, #8
 80192ae:	d1f8      	bne.n	80192a2 <_strtoul_l.isra.0+0xa>
 80192b0:	2c2d      	cmp	r4, #45	@ 0x2d
 80192b2:	d110      	bne.n	80192d6 <_strtoul_l.isra.0+0x3e>
 80192b4:	782c      	ldrb	r4, [r5, #0]
 80192b6:	2701      	movs	r7, #1
 80192b8:	1c85      	adds	r5, r0, #2
 80192ba:	f033 0010 	bics.w	r0, r3, #16
 80192be:	d115      	bne.n	80192ec <_strtoul_l.isra.0+0x54>
 80192c0:	2c30      	cmp	r4, #48	@ 0x30
 80192c2:	d10d      	bne.n	80192e0 <_strtoul_l.isra.0+0x48>
 80192c4:	7828      	ldrb	r0, [r5, #0]
 80192c6:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80192ca:	2858      	cmp	r0, #88	@ 0x58
 80192cc:	d108      	bne.n	80192e0 <_strtoul_l.isra.0+0x48>
 80192ce:	786c      	ldrb	r4, [r5, #1]
 80192d0:	3502      	adds	r5, #2
 80192d2:	2310      	movs	r3, #16
 80192d4:	e00a      	b.n	80192ec <_strtoul_l.isra.0+0x54>
 80192d6:	2c2b      	cmp	r4, #43	@ 0x2b
 80192d8:	bf04      	itt	eq
 80192da:	782c      	ldrbeq	r4, [r5, #0]
 80192dc:	1c85      	addeq	r5, r0, #2
 80192de:	e7ec      	b.n	80192ba <_strtoul_l.isra.0+0x22>
 80192e0:	2b00      	cmp	r3, #0
 80192e2:	d1f6      	bne.n	80192d2 <_strtoul_l.isra.0+0x3a>
 80192e4:	2c30      	cmp	r4, #48	@ 0x30
 80192e6:	bf14      	ite	ne
 80192e8:	230a      	movne	r3, #10
 80192ea:	2308      	moveq	r3, #8
 80192ec:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 80192f0:	2600      	movs	r6, #0
 80192f2:	fbb8 f8f3 	udiv	r8, r8, r3
 80192f6:	fb03 f908 	mul.w	r9, r3, r8
 80192fa:	ea6f 0909 	mvn.w	r9, r9
 80192fe:	4630      	mov	r0, r6
 8019300:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8019304:	f1bc 0f09 	cmp.w	ip, #9
 8019308:	d810      	bhi.n	801932c <_strtoul_l.isra.0+0x94>
 801930a:	4664      	mov	r4, ip
 801930c:	42a3      	cmp	r3, r4
 801930e:	dd1e      	ble.n	801934e <_strtoul_l.isra.0+0xb6>
 8019310:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 8019314:	d007      	beq.n	8019326 <_strtoul_l.isra.0+0x8e>
 8019316:	4580      	cmp	r8, r0
 8019318:	d316      	bcc.n	8019348 <_strtoul_l.isra.0+0xb0>
 801931a:	d101      	bne.n	8019320 <_strtoul_l.isra.0+0x88>
 801931c:	45a1      	cmp	r9, r4
 801931e:	db13      	blt.n	8019348 <_strtoul_l.isra.0+0xb0>
 8019320:	fb00 4003 	mla	r0, r0, r3, r4
 8019324:	2601      	movs	r6, #1
 8019326:	f815 4b01 	ldrb.w	r4, [r5], #1
 801932a:	e7e9      	b.n	8019300 <_strtoul_l.isra.0+0x68>
 801932c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8019330:	f1bc 0f19 	cmp.w	ip, #25
 8019334:	d801      	bhi.n	801933a <_strtoul_l.isra.0+0xa2>
 8019336:	3c37      	subs	r4, #55	@ 0x37
 8019338:	e7e8      	b.n	801930c <_strtoul_l.isra.0+0x74>
 801933a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801933e:	f1bc 0f19 	cmp.w	ip, #25
 8019342:	d804      	bhi.n	801934e <_strtoul_l.isra.0+0xb6>
 8019344:	3c57      	subs	r4, #87	@ 0x57
 8019346:	e7e1      	b.n	801930c <_strtoul_l.isra.0+0x74>
 8019348:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 801934c:	e7eb      	b.n	8019326 <_strtoul_l.isra.0+0x8e>
 801934e:	1c73      	adds	r3, r6, #1
 8019350:	d106      	bne.n	8019360 <_strtoul_l.isra.0+0xc8>
 8019352:	2322      	movs	r3, #34	@ 0x22
 8019354:	f8ce 3000 	str.w	r3, [lr]
 8019358:	4630      	mov	r0, r6
 801935a:	b932      	cbnz	r2, 801936a <_strtoul_l.isra.0+0xd2>
 801935c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019360:	b107      	cbz	r7, 8019364 <_strtoul_l.isra.0+0xcc>
 8019362:	4240      	negs	r0, r0
 8019364:	2a00      	cmp	r2, #0
 8019366:	d0f9      	beq.n	801935c <_strtoul_l.isra.0+0xc4>
 8019368:	b106      	cbz	r6, 801936c <_strtoul_l.isra.0+0xd4>
 801936a:	1e69      	subs	r1, r5, #1
 801936c:	6011      	str	r1, [r2, #0]
 801936e:	e7f5      	b.n	801935c <_strtoul_l.isra.0+0xc4>
 8019370:	0801d9bf 	.word	0x0801d9bf

08019374 <strtoul>:
 8019374:	4613      	mov	r3, r2
 8019376:	460a      	mov	r2, r1
 8019378:	4601      	mov	r1, r0
 801937a:	4802      	ldr	r0, [pc, #8]	@ (8019384 <strtoul+0x10>)
 801937c:	6800      	ldr	r0, [r0, #0]
 801937e:	f7ff bf8b 	b.w	8019298 <_strtoul_l.isra.0>
 8019382:	bf00      	nop
 8019384:	20002e40 	.word	0x20002e40

08019388 <std>:
 8019388:	2300      	movs	r3, #0
 801938a:	b510      	push	{r4, lr}
 801938c:	4604      	mov	r4, r0
 801938e:	e9c0 3300 	strd	r3, r3, [r0]
 8019392:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8019396:	6083      	str	r3, [r0, #8]
 8019398:	8181      	strh	r1, [r0, #12]
 801939a:	6643      	str	r3, [r0, #100]	@ 0x64
 801939c:	81c2      	strh	r2, [r0, #14]
 801939e:	6183      	str	r3, [r0, #24]
 80193a0:	4619      	mov	r1, r3
 80193a2:	2208      	movs	r2, #8
 80193a4:	305c      	adds	r0, #92	@ 0x5c
 80193a6:	f000 faef 	bl	8019988 <memset>
 80193aa:	4b0d      	ldr	r3, [pc, #52]	@ (80193e0 <std+0x58>)
 80193ac:	6263      	str	r3, [r4, #36]	@ 0x24
 80193ae:	4b0d      	ldr	r3, [pc, #52]	@ (80193e4 <std+0x5c>)
 80193b0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80193b2:	4b0d      	ldr	r3, [pc, #52]	@ (80193e8 <std+0x60>)
 80193b4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80193b6:	4b0d      	ldr	r3, [pc, #52]	@ (80193ec <std+0x64>)
 80193b8:	6323      	str	r3, [r4, #48]	@ 0x30
 80193ba:	4b0d      	ldr	r3, [pc, #52]	@ (80193f0 <std+0x68>)
 80193bc:	6224      	str	r4, [r4, #32]
 80193be:	429c      	cmp	r4, r3
 80193c0:	d006      	beq.n	80193d0 <std+0x48>
 80193c2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80193c6:	4294      	cmp	r4, r2
 80193c8:	d002      	beq.n	80193d0 <std+0x48>
 80193ca:	33d0      	adds	r3, #208	@ 0xd0
 80193cc:	429c      	cmp	r4, r3
 80193ce:	d105      	bne.n	80193dc <std+0x54>
 80193d0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80193d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80193d8:	f000 bc04 	b.w	8019be4 <__retarget_lock_init_recursive>
 80193dc:	bd10      	pop	{r4, pc}
 80193de:	bf00      	nop
 80193e0:	0801970d 	.word	0x0801970d
 80193e4:	0801972f 	.word	0x0801972f
 80193e8:	08019767 	.word	0x08019767
 80193ec:	0801978b 	.word	0x0801978b
 80193f0:	20011354 	.word	0x20011354

080193f4 <stdio_exit_handler>:
 80193f4:	4a02      	ldr	r2, [pc, #8]	@ (8019400 <stdio_exit_handler+0xc>)
 80193f6:	4903      	ldr	r1, [pc, #12]	@ (8019404 <stdio_exit_handler+0x10>)
 80193f8:	4803      	ldr	r0, [pc, #12]	@ (8019408 <stdio_exit_handler+0x14>)
 80193fa:	f000 b869 	b.w	80194d0 <_fwalk_sglue>
 80193fe:	bf00      	nop
 8019400:	20002e34 	.word	0x20002e34
 8019404:	0801a665 	.word	0x0801a665
 8019408:	20002e44 	.word	0x20002e44

0801940c <cleanup_stdio>:
 801940c:	6841      	ldr	r1, [r0, #4]
 801940e:	4b0c      	ldr	r3, [pc, #48]	@ (8019440 <cleanup_stdio+0x34>)
 8019410:	4299      	cmp	r1, r3
 8019412:	b510      	push	{r4, lr}
 8019414:	4604      	mov	r4, r0
 8019416:	d001      	beq.n	801941c <cleanup_stdio+0x10>
 8019418:	f001 f924 	bl	801a664 <_fflush_r>
 801941c:	68a1      	ldr	r1, [r4, #8]
 801941e:	4b09      	ldr	r3, [pc, #36]	@ (8019444 <cleanup_stdio+0x38>)
 8019420:	4299      	cmp	r1, r3
 8019422:	d002      	beq.n	801942a <cleanup_stdio+0x1e>
 8019424:	4620      	mov	r0, r4
 8019426:	f001 f91d 	bl	801a664 <_fflush_r>
 801942a:	68e1      	ldr	r1, [r4, #12]
 801942c:	4b06      	ldr	r3, [pc, #24]	@ (8019448 <cleanup_stdio+0x3c>)
 801942e:	4299      	cmp	r1, r3
 8019430:	d004      	beq.n	801943c <cleanup_stdio+0x30>
 8019432:	4620      	mov	r0, r4
 8019434:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019438:	f001 b914 	b.w	801a664 <_fflush_r>
 801943c:	bd10      	pop	{r4, pc}
 801943e:	bf00      	nop
 8019440:	20011354 	.word	0x20011354
 8019444:	200113bc 	.word	0x200113bc
 8019448:	20011424 	.word	0x20011424

0801944c <global_stdio_init.part.0>:
 801944c:	b510      	push	{r4, lr}
 801944e:	4b0b      	ldr	r3, [pc, #44]	@ (801947c <global_stdio_init.part.0+0x30>)
 8019450:	4c0b      	ldr	r4, [pc, #44]	@ (8019480 <global_stdio_init.part.0+0x34>)
 8019452:	4a0c      	ldr	r2, [pc, #48]	@ (8019484 <global_stdio_init.part.0+0x38>)
 8019454:	601a      	str	r2, [r3, #0]
 8019456:	4620      	mov	r0, r4
 8019458:	2200      	movs	r2, #0
 801945a:	2104      	movs	r1, #4
 801945c:	f7ff ff94 	bl	8019388 <std>
 8019460:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8019464:	2201      	movs	r2, #1
 8019466:	2109      	movs	r1, #9
 8019468:	f7ff ff8e 	bl	8019388 <std>
 801946c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8019470:	2202      	movs	r2, #2
 8019472:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019476:	2112      	movs	r1, #18
 8019478:	f7ff bf86 	b.w	8019388 <std>
 801947c:	2001148c 	.word	0x2001148c
 8019480:	20011354 	.word	0x20011354
 8019484:	080193f5 	.word	0x080193f5

08019488 <__sfp_lock_acquire>:
 8019488:	4801      	ldr	r0, [pc, #4]	@ (8019490 <__sfp_lock_acquire+0x8>)
 801948a:	f000 bbac 	b.w	8019be6 <__retarget_lock_acquire_recursive>
 801948e:	bf00      	nop
 8019490:	20011496 	.word	0x20011496

08019494 <__sfp_lock_release>:
 8019494:	4801      	ldr	r0, [pc, #4]	@ (801949c <__sfp_lock_release+0x8>)
 8019496:	f000 bba7 	b.w	8019be8 <__retarget_lock_release_recursive>
 801949a:	bf00      	nop
 801949c:	20011496 	.word	0x20011496

080194a0 <__sinit>:
 80194a0:	b510      	push	{r4, lr}
 80194a2:	4604      	mov	r4, r0
 80194a4:	f7ff fff0 	bl	8019488 <__sfp_lock_acquire>
 80194a8:	6a23      	ldr	r3, [r4, #32]
 80194aa:	b11b      	cbz	r3, 80194b4 <__sinit+0x14>
 80194ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80194b0:	f7ff bff0 	b.w	8019494 <__sfp_lock_release>
 80194b4:	4b04      	ldr	r3, [pc, #16]	@ (80194c8 <__sinit+0x28>)
 80194b6:	6223      	str	r3, [r4, #32]
 80194b8:	4b04      	ldr	r3, [pc, #16]	@ (80194cc <__sinit+0x2c>)
 80194ba:	681b      	ldr	r3, [r3, #0]
 80194bc:	2b00      	cmp	r3, #0
 80194be:	d1f5      	bne.n	80194ac <__sinit+0xc>
 80194c0:	f7ff ffc4 	bl	801944c <global_stdio_init.part.0>
 80194c4:	e7f2      	b.n	80194ac <__sinit+0xc>
 80194c6:	bf00      	nop
 80194c8:	0801940d 	.word	0x0801940d
 80194cc:	2001148c 	.word	0x2001148c

080194d0 <_fwalk_sglue>:
 80194d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80194d4:	4607      	mov	r7, r0
 80194d6:	4688      	mov	r8, r1
 80194d8:	4614      	mov	r4, r2
 80194da:	2600      	movs	r6, #0
 80194dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80194e0:	f1b9 0901 	subs.w	r9, r9, #1
 80194e4:	d505      	bpl.n	80194f2 <_fwalk_sglue+0x22>
 80194e6:	6824      	ldr	r4, [r4, #0]
 80194e8:	2c00      	cmp	r4, #0
 80194ea:	d1f7      	bne.n	80194dc <_fwalk_sglue+0xc>
 80194ec:	4630      	mov	r0, r6
 80194ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80194f2:	89ab      	ldrh	r3, [r5, #12]
 80194f4:	2b01      	cmp	r3, #1
 80194f6:	d907      	bls.n	8019508 <_fwalk_sglue+0x38>
 80194f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80194fc:	3301      	adds	r3, #1
 80194fe:	d003      	beq.n	8019508 <_fwalk_sglue+0x38>
 8019500:	4629      	mov	r1, r5
 8019502:	4638      	mov	r0, r7
 8019504:	47c0      	blx	r8
 8019506:	4306      	orrs	r6, r0
 8019508:	3568      	adds	r5, #104	@ 0x68
 801950a:	e7e9      	b.n	80194e0 <_fwalk_sglue+0x10>

0801950c <_fwrite_r>:
 801950c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019510:	9c08      	ldr	r4, [sp, #32]
 8019512:	468a      	mov	sl, r1
 8019514:	4690      	mov	r8, r2
 8019516:	fb02 f903 	mul.w	r9, r2, r3
 801951a:	4606      	mov	r6, r0
 801951c:	b118      	cbz	r0, 8019526 <_fwrite_r+0x1a>
 801951e:	6a03      	ldr	r3, [r0, #32]
 8019520:	b90b      	cbnz	r3, 8019526 <_fwrite_r+0x1a>
 8019522:	f7ff ffbd 	bl	80194a0 <__sinit>
 8019526:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8019528:	07dd      	lsls	r5, r3, #31
 801952a:	d405      	bmi.n	8019538 <_fwrite_r+0x2c>
 801952c:	89a3      	ldrh	r3, [r4, #12]
 801952e:	0598      	lsls	r0, r3, #22
 8019530:	d402      	bmi.n	8019538 <_fwrite_r+0x2c>
 8019532:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019534:	f000 fb57 	bl	8019be6 <__retarget_lock_acquire_recursive>
 8019538:	89a3      	ldrh	r3, [r4, #12]
 801953a:	0719      	lsls	r1, r3, #28
 801953c:	d516      	bpl.n	801956c <_fwrite_r+0x60>
 801953e:	6923      	ldr	r3, [r4, #16]
 8019540:	b1a3      	cbz	r3, 801956c <_fwrite_r+0x60>
 8019542:	2500      	movs	r5, #0
 8019544:	454d      	cmp	r5, r9
 8019546:	d01f      	beq.n	8019588 <_fwrite_r+0x7c>
 8019548:	68a7      	ldr	r7, [r4, #8]
 801954a:	f81a 1005 	ldrb.w	r1, [sl, r5]
 801954e:	3f01      	subs	r7, #1
 8019550:	2f00      	cmp	r7, #0
 8019552:	60a7      	str	r7, [r4, #8]
 8019554:	da04      	bge.n	8019560 <_fwrite_r+0x54>
 8019556:	69a3      	ldr	r3, [r4, #24]
 8019558:	429f      	cmp	r7, r3
 801955a:	db0f      	blt.n	801957c <_fwrite_r+0x70>
 801955c:	290a      	cmp	r1, #10
 801955e:	d00d      	beq.n	801957c <_fwrite_r+0x70>
 8019560:	6823      	ldr	r3, [r4, #0]
 8019562:	1c5a      	adds	r2, r3, #1
 8019564:	6022      	str	r2, [r4, #0]
 8019566:	7019      	strb	r1, [r3, #0]
 8019568:	3501      	adds	r5, #1
 801956a:	e7eb      	b.n	8019544 <_fwrite_r+0x38>
 801956c:	4621      	mov	r1, r4
 801956e:	4630      	mov	r0, r6
 8019570:	f000 f98a 	bl	8019888 <__swsetup_r>
 8019574:	2800      	cmp	r0, #0
 8019576:	d0e4      	beq.n	8019542 <_fwrite_r+0x36>
 8019578:	2500      	movs	r5, #0
 801957a:	e005      	b.n	8019588 <_fwrite_r+0x7c>
 801957c:	4622      	mov	r2, r4
 801957e:	4630      	mov	r0, r6
 8019580:	f000 f944 	bl	801980c <__swbuf_r>
 8019584:	3001      	adds	r0, #1
 8019586:	d1ef      	bne.n	8019568 <_fwrite_r+0x5c>
 8019588:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801958a:	07da      	lsls	r2, r3, #31
 801958c:	d405      	bmi.n	801959a <_fwrite_r+0x8e>
 801958e:	89a3      	ldrh	r3, [r4, #12]
 8019590:	059b      	lsls	r3, r3, #22
 8019592:	d402      	bmi.n	801959a <_fwrite_r+0x8e>
 8019594:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019596:	f000 fb27 	bl	8019be8 <__retarget_lock_release_recursive>
 801959a:	fbb5 f0f8 	udiv	r0, r5, r8
 801959e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

080195a4 <fwrite>:
 80195a4:	b507      	push	{r0, r1, r2, lr}
 80195a6:	9300      	str	r3, [sp, #0]
 80195a8:	4613      	mov	r3, r2
 80195aa:	460a      	mov	r2, r1
 80195ac:	4601      	mov	r1, r0
 80195ae:	4803      	ldr	r0, [pc, #12]	@ (80195bc <fwrite+0x18>)
 80195b0:	6800      	ldr	r0, [r0, #0]
 80195b2:	f7ff ffab 	bl	801950c <_fwrite_r>
 80195b6:	b003      	add	sp, #12
 80195b8:	f85d fb04 	ldr.w	pc, [sp], #4
 80195bc:	20002e40 	.word	0x20002e40

080195c0 <iprintf>:
 80195c0:	b40f      	push	{r0, r1, r2, r3}
 80195c2:	b507      	push	{r0, r1, r2, lr}
 80195c4:	4906      	ldr	r1, [pc, #24]	@ (80195e0 <iprintf+0x20>)
 80195c6:	ab04      	add	r3, sp, #16
 80195c8:	6808      	ldr	r0, [r1, #0]
 80195ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80195ce:	6881      	ldr	r1, [r0, #8]
 80195d0:	9301      	str	r3, [sp, #4]
 80195d2:	f000 fd1f 	bl	801a014 <_vfiprintf_r>
 80195d6:	b003      	add	sp, #12
 80195d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80195dc:	b004      	add	sp, #16
 80195de:	4770      	bx	lr
 80195e0:	20002e40 	.word	0x20002e40

080195e4 <_puts_r>:
 80195e4:	6a03      	ldr	r3, [r0, #32]
 80195e6:	b570      	push	{r4, r5, r6, lr}
 80195e8:	6884      	ldr	r4, [r0, #8]
 80195ea:	4605      	mov	r5, r0
 80195ec:	460e      	mov	r6, r1
 80195ee:	b90b      	cbnz	r3, 80195f4 <_puts_r+0x10>
 80195f0:	f7ff ff56 	bl	80194a0 <__sinit>
 80195f4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80195f6:	07db      	lsls	r3, r3, #31
 80195f8:	d405      	bmi.n	8019606 <_puts_r+0x22>
 80195fa:	89a3      	ldrh	r3, [r4, #12]
 80195fc:	0598      	lsls	r0, r3, #22
 80195fe:	d402      	bmi.n	8019606 <_puts_r+0x22>
 8019600:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019602:	f000 faf0 	bl	8019be6 <__retarget_lock_acquire_recursive>
 8019606:	89a3      	ldrh	r3, [r4, #12]
 8019608:	0719      	lsls	r1, r3, #28
 801960a:	d502      	bpl.n	8019612 <_puts_r+0x2e>
 801960c:	6923      	ldr	r3, [r4, #16]
 801960e:	2b00      	cmp	r3, #0
 8019610:	d135      	bne.n	801967e <_puts_r+0x9a>
 8019612:	4621      	mov	r1, r4
 8019614:	4628      	mov	r0, r5
 8019616:	f000 f937 	bl	8019888 <__swsetup_r>
 801961a:	b380      	cbz	r0, 801967e <_puts_r+0x9a>
 801961c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8019620:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8019622:	07da      	lsls	r2, r3, #31
 8019624:	d405      	bmi.n	8019632 <_puts_r+0x4e>
 8019626:	89a3      	ldrh	r3, [r4, #12]
 8019628:	059b      	lsls	r3, r3, #22
 801962a:	d402      	bmi.n	8019632 <_puts_r+0x4e>
 801962c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801962e:	f000 fadb 	bl	8019be8 <__retarget_lock_release_recursive>
 8019632:	4628      	mov	r0, r5
 8019634:	bd70      	pop	{r4, r5, r6, pc}
 8019636:	2b00      	cmp	r3, #0
 8019638:	da04      	bge.n	8019644 <_puts_r+0x60>
 801963a:	69a2      	ldr	r2, [r4, #24]
 801963c:	429a      	cmp	r2, r3
 801963e:	dc17      	bgt.n	8019670 <_puts_r+0x8c>
 8019640:	290a      	cmp	r1, #10
 8019642:	d015      	beq.n	8019670 <_puts_r+0x8c>
 8019644:	6823      	ldr	r3, [r4, #0]
 8019646:	1c5a      	adds	r2, r3, #1
 8019648:	6022      	str	r2, [r4, #0]
 801964a:	7019      	strb	r1, [r3, #0]
 801964c:	68a3      	ldr	r3, [r4, #8]
 801964e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8019652:	3b01      	subs	r3, #1
 8019654:	60a3      	str	r3, [r4, #8]
 8019656:	2900      	cmp	r1, #0
 8019658:	d1ed      	bne.n	8019636 <_puts_r+0x52>
 801965a:	2b00      	cmp	r3, #0
 801965c:	da11      	bge.n	8019682 <_puts_r+0x9e>
 801965e:	4622      	mov	r2, r4
 8019660:	210a      	movs	r1, #10
 8019662:	4628      	mov	r0, r5
 8019664:	f000 f8d2 	bl	801980c <__swbuf_r>
 8019668:	3001      	adds	r0, #1
 801966a:	d0d7      	beq.n	801961c <_puts_r+0x38>
 801966c:	250a      	movs	r5, #10
 801966e:	e7d7      	b.n	8019620 <_puts_r+0x3c>
 8019670:	4622      	mov	r2, r4
 8019672:	4628      	mov	r0, r5
 8019674:	f000 f8ca 	bl	801980c <__swbuf_r>
 8019678:	3001      	adds	r0, #1
 801967a:	d1e7      	bne.n	801964c <_puts_r+0x68>
 801967c:	e7ce      	b.n	801961c <_puts_r+0x38>
 801967e:	3e01      	subs	r6, #1
 8019680:	e7e4      	b.n	801964c <_puts_r+0x68>
 8019682:	6823      	ldr	r3, [r4, #0]
 8019684:	1c5a      	adds	r2, r3, #1
 8019686:	6022      	str	r2, [r4, #0]
 8019688:	220a      	movs	r2, #10
 801968a:	701a      	strb	r2, [r3, #0]
 801968c:	e7ee      	b.n	801966c <_puts_r+0x88>
	...

08019690 <puts>:
 8019690:	4b02      	ldr	r3, [pc, #8]	@ (801969c <puts+0xc>)
 8019692:	4601      	mov	r1, r0
 8019694:	6818      	ldr	r0, [r3, #0]
 8019696:	f7ff bfa5 	b.w	80195e4 <_puts_r>
 801969a:	bf00      	nop
 801969c:	20002e40 	.word	0x20002e40

080196a0 <sniprintf>:
 80196a0:	b40c      	push	{r2, r3}
 80196a2:	b530      	push	{r4, r5, lr}
 80196a4:	4b18      	ldr	r3, [pc, #96]	@ (8019708 <sniprintf+0x68>)
 80196a6:	1e0c      	subs	r4, r1, #0
 80196a8:	681d      	ldr	r5, [r3, #0]
 80196aa:	b09d      	sub	sp, #116	@ 0x74
 80196ac:	da08      	bge.n	80196c0 <sniprintf+0x20>
 80196ae:	238b      	movs	r3, #139	@ 0x8b
 80196b0:	602b      	str	r3, [r5, #0]
 80196b2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80196b6:	b01d      	add	sp, #116	@ 0x74
 80196b8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80196bc:	b002      	add	sp, #8
 80196be:	4770      	bx	lr
 80196c0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80196c4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80196c8:	f04f 0300 	mov.w	r3, #0
 80196cc:	931b      	str	r3, [sp, #108]	@ 0x6c
 80196ce:	bf14      	ite	ne
 80196d0:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80196d4:	4623      	moveq	r3, r4
 80196d6:	9304      	str	r3, [sp, #16]
 80196d8:	9307      	str	r3, [sp, #28]
 80196da:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80196de:	9002      	str	r0, [sp, #8]
 80196e0:	9006      	str	r0, [sp, #24]
 80196e2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80196e6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80196e8:	ab21      	add	r3, sp, #132	@ 0x84
 80196ea:	a902      	add	r1, sp, #8
 80196ec:	4628      	mov	r0, r5
 80196ee:	9301      	str	r3, [sp, #4]
 80196f0:	f000 fb6a 	bl	8019dc8 <_svfiprintf_r>
 80196f4:	1c43      	adds	r3, r0, #1
 80196f6:	bfbc      	itt	lt
 80196f8:	238b      	movlt	r3, #139	@ 0x8b
 80196fa:	602b      	strlt	r3, [r5, #0]
 80196fc:	2c00      	cmp	r4, #0
 80196fe:	d0da      	beq.n	80196b6 <sniprintf+0x16>
 8019700:	9b02      	ldr	r3, [sp, #8]
 8019702:	2200      	movs	r2, #0
 8019704:	701a      	strb	r2, [r3, #0]
 8019706:	e7d6      	b.n	80196b6 <sniprintf+0x16>
 8019708:	20002e40 	.word	0x20002e40

0801970c <__sread>:
 801970c:	b510      	push	{r4, lr}
 801970e:	460c      	mov	r4, r1
 8019710:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019714:	f000 fa08 	bl	8019b28 <_read_r>
 8019718:	2800      	cmp	r0, #0
 801971a:	bfab      	itete	ge
 801971c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801971e:	89a3      	ldrhlt	r3, [r4, #12]
 8019720:	181b      	addge	r3, r3, r0
 8019722:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8019726:	bfac      	ite	ge
 8019728:	6563      	strge	r3, [r4, #84]	@ 0x54
 801972a:	81a3      	strhlt	r3, [r4, #12]
 801972c:	bd10      	pop	{r4, pc}

0801972e <__swrite>:
 801972e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019732:	461f      	mov	r7, r3
 8019734:	898b      	ldrh	r3, [r1, #12]
 8019736:	05db      	lsls	r3, r3, #23
 8019738:	4605      	mov	r5, r0
 801973a:	460c      	mov	r4, r1
 801973c:	4616      	mov	r6, r2
 801973e:	d505      	bpl.n	801974c <__swrite+0x1e>
 8019740:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019744:	2302      	movs	r3, #2
 8019746:	2200      	movs	r2, #0
 8019748:	f000 f9dc 	bl	8019b04 <_lseek_r>
 801974c:	89a3      	ldrh	r3, [r4, #12]
 801974e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019752:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8019756:	81a3      	strh	r3, [r4, #12]
 8019758:	4632      	mov	r2, r6
 801975a:	463b      	mov	r3, r7
 801975c:	4628      	mov	r0, r5
 801975e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019762:	f000 ba03 	b.w	8019b6c <_write_r>

08019766 <__sseek>:
 8019766:	b510      	push	{r4, lr}
 8019768:	460c      	mov	r4, r1
 801976a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801976e:	f000 f9c9 	bl	8019b04 <_lseek_r>
 8019772:	1c43      	adds	r3, r0, #1
 8019774:	89a3      	ldrh	r3, [r4, #12]
 8019776:	bf15      	itete	ne
 8019778:	6560      	strne	r0, [r4, #84]	@ 0x54
 801977a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801977e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8019782:	81a3      	strheq	r3, [r4, #12]
 8019784:	bf18      	it	ne
 8019786:	81a3      	strhne	r3, [r4, #12]
 8019788:	bd10      	pop	{r4, pc}

0801978a <__sclose>:
 801978a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801978e:	f000 b94b 	b.w	8019a28 <_close_r>

08019792 <_vsniprintf_r>:
 8019792:	b530      	push	{r4, r5, lr}
 8019794:	4614      	mov	r4, r2
 8019796:	2c00      	cmp	r4, #0
 8019798:	b09b      	sub	sp, #108	@ 0x6c
 801979a:	4605      	mov	r5, r0
 801979c:	461a      	mov	r2, r3
 801979e:	da05      	bge.n	80197ac <_vsniprintf_r+0x1a>
 80197a0:	238b      	movs	r3, #139	@ 0x8b
 80197a2:	6003      	str	r3, [r0, #0]
 80197a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80197a8:	b01b      	add	sp, #108	@ 0x6c
 80197aa:	bd30      	pop	{r4, r5, pc}
 80197ac:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80197b0:	f8ad 300c 	strh.w	r3, [sp, #12]
 80197b4:	f04f 0300 	mov.w	r3, #0
 80197b8:	9319      	str	r3, [sp, #100]	@ 0x64
 80197ba:	bf14      	ite	ne
 80197bc:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80197c0:	4623      	moveq	r3, r4
 80197c2:	9302      	str	r3, [sp, #8]
 80197c4:	9305      	str	r3, [sp, #20]
 80197c6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80197ca:	9100      	str	r1, [sp, #0]
 80197cc:	9104      	str	r1, [sp, #16]
 80197ce:	f8ad 300e 	strh.w	r3, [sp, #14]
 80197d2:	4669      	mov	r1, sp
 80197d4:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80197d6:	f000 faf7 	bl	8019dc8 <_svfiprintf_r>
 80197da:	1c43      	adds	r3, r0, #1
 80197dc:	bfbc      	itt	lt
 80197de:	238b      	movlt	r3, #139	@ 0x8b
 80197e0:	602b      	strlt	r3, [r5, #0]
 80197e2:	2c00      	cmp	r4, #0
 80197e4:	d0e0      	beq.n	80197a8 <_vsniprintf_r+0x16>
 80197e6:	9b00      	ldr	r3, [sp, #0]
 80197e8:	2200      	movs	r2, #0
 80197ea:	701a      	strb	r2, [r3, #0]
 80197ec:	e7dc      	b.n	80197a8 <_vsniprintf_r+0x16>
	...

080197f0 <vsniprintf>:
 80197f0:	b507      	push	{r0, r1, r2, lr}
 80197f2:	9300      	str	r3, [sp, #0]
 80197f4:	4613      	mov	r3, r2
 80197f6:	460a      	mov	r2, r1
 80197f8:	4601      	mov	r1, r0
 80197fa:	4803      	ldr	r0, [pc, #12]	@ (8019808 <vsniprintf+0x18>)
 80197fc:	6800      	ldr	r0, [r0, #0]
 80197fe:	f7ff ffc8 	bl	8019792 <_vsniprintf_r>
 8019802:	b003      	add	sp, #12
 8019804:	f85d fb04 	ldr.w	pc, [sp], #4
 8019808:	20002e40 	.word	0x20002e40

0801980c <__swbuf_r>:
 801980c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801980e:	460e      	mov	r6, r1
 8019810:	4614      	mov	r4, r2
 8019812:	4605      	mov	r5, r0
 8019814:	b118      	cbz	r0, 801981e <__swbuf_r+0x12>
 8019816:	6a03      	ldr	r3, [r0, #32]
 8019818:	b90b      	cbnz	r3, 801981e <__swbuf_r+0x12>
 801981a:	f7ff fe41 	bl	80194a0 <__sinit>
 801981e:	69a3      	ldr	r3, [r4, #24]
 8019820:	60a3      	str	r3, [r4, #8]
 8019822:	89a3      	ldrh	r3, [r4, #12]
 8019824:	071a      	lsls	r2, r3, #28
 8019826:	d501      	bpl.n	801982c <__swbuf_r+0x20>
 8019828:	6923      	ldr	r3, [r4, #16]
 801982a:	b943      	cbnz	r3, 801983e <__swbuf_r+0x32>
 801982c:	4621      	mov	r1, r4
 801982e:	4628      	mov	r0, r5
 8019830:	f000 f82a 	bl	8019888 <__swsetup_r>
 8019834:	b118      	cbz	r0, 801983e <__swbuf_r+0x32>
 8019836:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801983a:	4638      	mov	r0, r7
 801983c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801983e:	6823      	ldr	r3, [r4, #0]
 8019840:	6922      	ldr	r2, [r4, #16]
 8019842:	1a98      	subs	r0, r3, r2
 8019844:	6963      	ldr	r3, [r4, #20]
 8019846:	b2f6      	uxtb	r6, r6
 8019848:	4283      	cmp	r3, r0
 801984a:	4637      	mov	r7, r6
 801984c:	dc05      	bgt.n	801985a <__swbuf_r+0x4e>
 801984e:	4621      	mov	r1, r4
 8019850:	4628      	mov	r0, r5
 8019852:	f000 ff07 	bl	801a664 <_fflush_r>
 8019856:	2800      	cmp	r0, #0
 8019858:	d1ed      	bne.n	8019836 <__swbuf_r+0x2a>
 801985a:	68a3      	ldr	r3, [r4, #8]
 801985c:	3b01      	subs	r3, #1
 801985e:	60a3      	str	r3, [r4, #8]
 8019860:	6823      	ldr	r3, [r4, #0]
 8019862:	1c5a      	adds	r2, r3, #1
 8019864:	6022      	str	r2, [r4, #0]
 8019866:	701e      	strb	r6, [r3, #0]
 8019868:	6962      	ldr	r2, [r4, #20]
 801986a:	1c43      	adds	r3, r0, #1
 801986c:	429a      	cmp	r2, r3
 801986e:	d004      	beq.n	801987a <__swbuf_r+0x6e>
 8019870:	89a3      	ldrh	r3, [r4, #12]
 8019872:	07db      	lsls	r3, r3, #31
 8019874:	d5e1      	bpl.n	801983a <__swbuf_r+0x2e>
 8019876:	2e0a      	cmp	r6, #10
 8019878:	d1df      	bne.n	801983a <__swbuf_r+0x2e>
 801987a:	4621      	mov	r1, r4
 801987c:	4628      	mov	r0, r5
 801987e:	f000 fef1 	bl	801a664 <_fflush_r>
 8019882:	2800      	cmp	r0, #0
 8019884:	d0d9      	beq.n	801983a <__swbuf_r+0x2e>
 8019886:	e7d6      	b.n	8019836 <__swbuf_r+0x2a>

08019888 <__swsetup_r>:
 8019888:	b538      	push	{r3, r4, r5, lr}
 801988a:	4b29      	ldr	r3, [pc, #164]	@ (8019930 <__swsetup_r+0xa8>)
 801988c:	4605      	mov	r5, r0
 801988e:	6818      	ldr	r0, [r3, #0]
 8019890:	460c      	mov	r4, r1
 8019892:	b118      	cbz	r0, 801989c <__swsetup_r+0x14>
 8019894:	6a03      	ldr	r3, [r0, #32]
 8019896:	b90b      	cbnz	r3, 801989c <__swsetup_r+0x14>
 8019898:	f7ff fe02 	bl	80194a0 <__sinit>
 801989c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80198a0:	0719      	lsls	r1, r3, #28
 80198a2:	d422      	bmi.n	80198ea <__swsetup_r+0x62>
 80198a4:	06da      	lsls	r2, r3, #27
 80198a6:	d407      	bmi.n	80198b8 <__swsetup_r+0x30>
 80198a8:	2209      	movs	r2, #9
 80198aa:	602a      	str	r2, [r5, #0]
 80198ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80198b0:	81a3      	strh	r3, [r4, #12]
 80198b2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80198b6:	e033      	b.n	8019920 <__swsetup_r+0x98>
 80198b8:	0758      	lsls	r0, r3, #29
 80198ba:	d512      	bpl.n	80198e2 <__swsetup_r+0x5a>
 80198bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80198be:	b141      	cbz	r1, 80198d2 <__swsetup_r+0x4a>
 80198c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80198c4:	4299      	cmp	r1, r3
 80198c6:	d002      	beq.n	80198ce <__swsetup_r+0x46>
 80198c8:	4628      	mov	r0, r5
 80198ca:	f000 f9cf 	bl	8019c6c <_free_r>
 80198ce:	2300      	movs	r3, #0
 80198d0:	6363      	str	r3, [r4, #52]	@ 0x34
 80198d2:	89a3      	ldrh	r3, [r4, #12]
 80198d4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80198d8:	81a3      	strh	r3, [r4, #12]
 80198da:	2300      	movs	r3, #0
 80198dc:	6063      	str	r3, [r4, #4]
 80198de:	6923      	ldr	r3, [r4, #16]
 80198e0:	6023      	str	r3, [r4, #0]
 80198e2:	89a3      	ldrh	r3, [r4, #12]
 80198e4:	f043 0308 	orr.w	r3, r3, #8
 80198e8:	81a3      	strh	r3, [r4, #12]
 80198ea:	6923      	ldr	r3, [r4, #16]
 80198ec:	b94b      	cbnz	r3, 8019902 <__swsetup_r+0x7a>
 80198ee:	89a3      	ldrh	r3, [r4, #12]
 80198f0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80198f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80198f8:	d003      	beq.n	8019902 <__swsetup_r+0x7a>
 80198fa:	4621      	mov	r1, r4
 80198fc:	4628      	mov	r0, r5
 80198fe:	f000 ff11 	bl	801a724 <__smakebuf_r>
 8019902:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019906:	f013 0201 	ands.w	r2, r3, #1
 801990a:	d00a      	beq.n	8019922 <__swsetup_r+0x9a>
 801990c:	2200      	movs	r2, #0
 801990e:	60a2      	str	r2, [r4, #8]
 8019910:	6962      	ldr	r2, [r4, #20]
 8019912:	4252      	negs	r2, r2
 8019914:	61a2      	str	r2, [r4, #24]
 8019916:	6922      	ldr	r2, [r4, #16]
 8019918:	b942      	cbnz	r2, 801992c <__swsetup_r+0xa4>
 801991a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801991e:	d1c5      	bne.n	80198ac <__swsetup_r+0x24>
 8019920:	bd38      	pop	{r3, r4, r5, pc}
 8019922:	0799      	lsls	r1, r3, #30
 8019924:	bf58      	it	pl
 8019926:	6962      	ldrpl	r2, [r4, #20]
 8019928:	60a2      	str	r2, [r4, #8]
 801992a:	e7f4      	b.n	8019916 <__swsetup_r+0x8e>
 801992c:	2000      	movs	r0, #0
 801992e:	e7f7      	b.n	8019920 <__swsetup_r+0x98>
 8019930:	20002e40 	.word	0x20002e40

08019934 <memcmp>:
 8019934:	b510      	push	{r4, lr}
 8019936:	3901      	subs	r1, #1
 8019938:	4402      	add	r2, r0
 801993a:	4290      	cmp	r0, r2
 801993c:	d101      	bne.n	8019942 <memcmp+0xe>
 801993e:	2000      	movs	r0, #0
 8019940:	e005      	b.n	801994e <memcmp+0x1a>
 8019942:	7803      	ldrb	r3, [r0, #0]
 8019944:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8019948:	42a3      	cmp	r3, r4
 801994a:	d001      	beq.n	8019950 <memcmp+0x1c>
 801994c:	1b18      	subs	r0, r3, r4
 801994e:	bd10      	pop	{r4, pc}
 8019950:	3001      	adds	r0, #1
 8019952:	e7f2      	b.n	801993a <memcmp+0x6>

08019954 <memmove>:
 8019954:	4288      	cmp	r0, r1
 8019956:	b510      	push	{r4, lr}
 8019958:	eb01 0402 	add.w	r4, r1, r2
 801995c:	d902      	bls.n	8019964 <memmove+0x10>
 801995e:	4284      	cmp	r4, r0
 8019960:	4623      	mov	r3, r4
 8019962:	d807      	bhi.n	8019974 <memmove+0x20>
 8019964:	1e43      	subs	r3, r0, #1
 8019966:	42a1      	cmp	r1, r4
 8019968:	d008      	beq.n	801997c <memmove+0x28>
 801996a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801996e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8019972:	e7f8      	b.n	8019966 <memmove+0x12>
 8019974:	4402      	add	r2, r0
 8019976:	4601      	mov	r1, r0
 8019978:	428a      	cmp	r2, r1
 801997a:	d100      	bne.n	801997e <memmove+0x2a>
 801997c:	bd10      	pop	{r4, pc}
 801997e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8019982:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8019986:	e7f7      	b.n	8019978 <memmove+0x24>

08019988 <memset>:
 8019988:	4402      	add	r2, r0
 801998a:	4603      	mov	r3, r0
 801998c:	4293      	cmp	r3, r2
 801998e:	d100      	bne.n	8019992 <memset+0xa>
 8019990:	4770      	bx	lr
 8019992:	f803 1b01 	strb.w	r1, [r3], #1
 8019996:	e7f9      	b.n	801998c <memset+0x4>

08019998 <strchr>:
 8019998:	b2c9      	uxtb	r1, r1
 801999a:	4603      	mov	r3, r0
 801999c:	4618      	mov	r0, r3
 801999e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80199a2:	b112      	cbz	r2, 80199aa <strchr+0x12>
 80199a4:	428a      	cmp	r2, r1
 80199a6:	d1f9      	bne.n	801999c <strchr+0x4>
 80199a8:	4770      	bx	lr
 80199aa:	2900      	cmp	r1, #0
 80199ac:	bf18      	it	ne
 80199ae:	2000      	movne	r0, #0
 80199b0:	4770      	bx	lr

080199b2 <strncmp>:
 80199b2:	b510      	push	{r4, lr}
 80199b4:	b16a      	cbz	r2, 80199d2 <strncmp+0x20>
 80199b6:	3901      	subs	r1, #1
 80199b8:	1884      	adds	r4, r0, r2
 80199ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80199be:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80199c2:	429a      	cmp	r2, r3
 80199c4:	d103      	bne.n	80199ce <strncmp+0x1c>
 80199c6:	42a0      	cmp	r0, r4
 80199c8:	d001      	beq.n	80199ce <strncmp+0x1c>
 80199ca:	2a00      	cmp	r2, #0
 80199cc:	d1f5      	bne.n	80199ba <strncmp+0x8>
 80199ce:	1ad0      	subs	r0, r2, r3
 80199d0:	bd10      	pop	{r4, pc}
 80199d2:	4610      	mov	r0, r2
 80199d4:	e7fc      	b.n	80199d0 <strncmp+0x1e>

080199d6 <strncpy>:
 80199d6:	b510      	push	{r4, lr}
 80199d8:	3901      	subs	r1, #1
 80199da:	4603      	mov	r3, r0
 80199dc:	b132      	cbz	r2, 80199ec <strncpy+0x16>
 80199de:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80199e2:	f803 4b01 	strb.w	r4, [r3], #1
 80199e6:	3a01      	subs	r2, #1
 80199e8:	2c00      	cmp	r4, #0
 80199ea:	d1f7      	bne.n	80199dc <strncpy+0x6>
 80199ec:	441a      	add	r2, r3
 80199ee:	2100      	movs	r1, #0
 80199f0:	4293      	cmp	r3, r2
 80199f2:	d100      	bne.n	80199f6 <strncpy+0x20>
 80199f4:	bd10      	pop	{r4, pc}
 80199f6:	f803 1b01 	strb.w	r1, [r3], #1
 80199fa:	e7f9      	b.n	80199f0 <strncpy+0x1a>

080199fc <strstr>:
 80199fc:	780a      	ldrb	r2, [r1, #0]
 80199fe:	b570      	push	{r4, r5, r6, lr}
 8019a00:	b96a      	cbnz	r2, 8019a1e <strstr+0x22>
 8019a02:	bd70      	pop	{r4, r5, r6, pc}
 8019a04:	429a      	cmp	r2, r3
 8019a06:	d109      	bne.n	8019a1c <strstr+0x20>
 8019a08:	460c      	mov	r4, r1
 8019a0a:	4605      	mov	r5, r0
 8019a0c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8019a10:	2b00      	cmp	r3, #0
 8019a12:	d0f6      	beq.n	8019a02 <strstr+0x6>
 8019a14:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8019a18:	429e      	cmp	r6, r3
 8019a1a:	d0f7      	beq.n	8019a0c <strstr+0x10>
 8019a1c:	3001      	adds	r0, #1
 8019a1e:	7803      	ldrb	r3, [r0, #0]
 8019a20:	2b00      	cmp	r3, #0
 8019a22:	d1ef      	bne.n	8019a04 <strstr+0x8>
 8019a24:	4618      	mov	r0, r3
 8019a26:	e7ec      	b.n	8019a02 <strstr+0x6>

08019a28 <_close_r>:
 8019a28:	b538      	push	{r3, r4, r5, lr}
 8019a2a:	4d06      	ldr	r5, [pc, #24]	@ (8019a44 <_close_r+0x1c>)
 8019a2c:	2300      	movs	r3, #0
 8019a2e:	4604      	mov	r4, r0
 8019a30:	4608      	mov	r0, r1
 8019a32:	602b      	str	r3, [r5, #0]
 8019a34:	f7e9 f882 	bl	8002b3c <_close>
 8019a38:	1c43      	adds	r3, r0, #1
 8019a3a:	d102      	bne.n	8019a42 <_close_r+0x1a>
 8019a3c:	682b      	ldr	r3, [r5, #0]
 8019a3e:	b103      	cbz	r3, 8019a42 <_close_r+0x1a>
 8019a40:	6023      	str	r3, [r4, #0]
 8019a42:	bd38      	pop	{r3, r4, r5, pc}
 8019a44:	20011490 	.word	0x20011490

08019a48 <_reclaim_reent>:
 8019a48:	4b2d      	ldr	r3, [pc, #180]	@ (8019b00 <_reclaim_reent+0xb8>)
 8019a4a:	681b      	ldr	r3, [r3, #0]
 8019a4c:	4283      	cmp	r3, r0
 8019a4e:	b570      	push	{r4, r5, r6, lr}
 8019a50:	4604      	mov	r4, r0
 8019a52:	d053      	beq.n	8019afc <_reclaim_reent+0xb4>
 8019a54:	69c3      	ldr	r3, [r0, #28]
 8019a56:	b31b      	cbz	r3, 8019aa0 <_reclaim_reent+0x58>
 8019a58:	68db      	ldr	r3, [r3, #12]
 8019a5a:	b163      	cbz	r3, 8019a76 <_reclaim_reent+0x2e>
 8019a5c:	2500      	movs	r5, #0
 8019a5e:	69e3      	ldr	r3, [r4, #28]
 8019a60:	68db      	ldr	r3, [r3, #12]
 8019a62:	5959      	ldr	r1, [r3, r5]
 8019a64:	b9b1      	cbnz	r1, 8019a94 <_reclaim_reent+0x4c>
 8019a66:	3504      	adds	r5, #4
 8019a68:	2d80      	cmp	r5, #128	@ 0x80
 8019a6a:	d1f8      	bne.n	8019a5e <_reclaim_reent+0x16>
 8019a6c:	69e3      	ldr	r3, [r4, #28]
 8019a6e:	4620      	mov	r0, r4
 8019a70:	68d9      	ldr	r1, [r3, #12]
 8019a72:	f000 f8fb 	bl	8019c6c <_free_r>
 8019a76:	69e3      	ldr	r3, [r4, #28]
 8019a78:	6819      	ldr	r1, [r3, #0]
 8019a7a:	b111      	cbz	r1, 8019a82 <_reclaim_reent+0x3a>
 8019a7c:	4620      	mov	r0, r4
 8019a7e:	f000 f8f5 	bl	8019c6c <_free_r>
 8019a82:	69e3      	ldr	r3, [r4, #28]
 8019a84:	689d      	ldr	r5, [r3, #8]
 8019a86:	b15d      	cbz	r5, 8019aa0 <_reclaim_reent+0x58>
 8019a88:	4629      	mov	r1, r5
 8019a8a:	4620      	mov	r0, r4
 8019a8c:	682d      	ldr	r5, [r5, #0]
 8019a8e:	f000 f8ed 	bl	8019c6c <_free_r>
 8019a92:	e7f8      	b.n	8019a86 <_reclaim_reent+0x3e>
 8019a94:	680e      	ldr	r6, [r1, #0]
 8019a96:	4620      	mov	r0, r4
 8019a98:	f000 f8e8 	bl	8019c6c <_free_r>
 8019a9c:	4631      	mov	r1, r6
 8019a9e:	e7e1      	b.n	8019a64 <_reclaim_reent+0x1c>
 8019aa0:	6961      	ldr	r1, [r4, #20]
 8019aa2:	b111      	cbz	r1, 8019aaa <_reclaim_reent+0x62>
 8019aa4:	4620      	mov	r0, r4
 8019aa6:	f000 f8e1 	bl	8019c6c <_free_r>
 8019aaa:	69e1      	ldr	r1, [r4, #28]
 8019aac:	b111      	cbz	r1, 8019ab4 <_reclaim_reent+0x6c>
 8019aae:	4620      	mov	r0, r4
 8019ab0:	f000 f8dc 	bl	8019c6c <_free_r>
 8019ab4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8019ab6:	b111      	cbz	r1, 8019abe <_reclaim_reent+0x76>
 8019ab8:	4620      	mov	r0, r4
 8019aba:	f000 f8d7 	bl	8019c6c <_free_r>
 8019abe:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8019ac0:	b111      	cbz	r1, 8019ac8 <_reclaim_reent+0x80>
 8019ac2:	4620      	mov	r0, r4
 8019ac4:	f000 f8d2 	bl	8019c6c <_free_r>
 8019ac8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8019aca:	b111      	cbz	r1, 8019ad2 <_reclaim_reent+0x8a>
 8019acc:	4620      	mov	r0, r4
 8019ace:	f000 f8cd 	bl	8019c6c <_free_r>
 8019ad2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8019ad4:	b111      	cbz	r1, 8019adc <_reclaim_reent+0x94>
 8019ad6:	4620      	mov	r0, r4
 8019ad8:	f000 f8c8 	bl	8019c6c <_free_r>
 8019adc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8019ade:	b111      	cbz	r1, 8019ae6 <_reclaim_reent+0x9e>
 8019ae0:	4620      	mov	r0, r4
 8019ae2:	f000 f8c3 	bl	8019c6c <_free_r>
 8019ae6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8019ae8:	b111      	cbz	r1, 8019af0 <_reclaim_reent+0xa8>
 8019aea:	4620      	mov	r0, r4
 8019aec:	f000 f8be 	bl	8019c6c <_free_r>
 8019af0:	6a23      	ldr	r3, [r4, #32]
 8019af2:	b11b      	cbz	r3, 8019afc <_reclaim_reent+0xb4>
 8019af4:	4620      	mov	r0, r4
 8019af6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019afa:	4718      	bx	r3
 8019afc:	bd70      	pop	{r4, r5, r6, pc}
 8019afe:	bf00      	nop
 8019b00:	20002e40 	.word	0x20002e40

08019b04 <_lseek_r>:
 8019b04:	b538      	push	{r3, r4, r5, lr}
 8019b06:	4d07      	ldr	r5, [pc, #28]	@ (8019b24 <_lseek_r+0x20>)
 8019b08:	4604      	mov	r4, r0
 8019b0a:	4608      	mov	r0, r1
 8019b0c:	4611      	mov	r1, r2
 8019b0e:	2200      	movs	r2, #0
 8019b10:	602a      	str	r2, [r5, #0]
 8019b12:	461a      	mov	r2, r3
 8019b14:	f7e9 f839 	bl	8002b8a <_lseek>
 8019b18:	1c43      	adds	r3, r0, #1
 8019b1a:	d102      	bne.n	8019b22 <_lseek_r+0x1e>
 8019b1c:	682b      	ldr	r3, [r5, #0]
 8019b1e:	b103      	cbz	r3, 8019b22 <_lseek_r+0x1e>
 8019b20:	6023      	str	r3, [r4, #0]
 8019b22:	bd38      	pop	{r3, r4, r5, pc}
 8019b24:	20011490 	.word	0x20011490

08019b28 <_read_r>:
 8019b28:	b538      	push	{r3, r4, r5, lr}
 8019b2a:	4d07      	ldr	r5, [pc, #28]	@ (8019b48 <_read_r+0x20>)
 8019b2c:	4604      	mov	r4, r0
 8019b2e:	4608      	mov	r0, r1
 8019b30:	4611      	mov	r1, r2
 8019b32:	2200      	movs	r2, #0
 8019b34:	602a      	str	r2, [r5, #0]
 8019b36:	461a      	mov	r2, r3
 8019b38:	f7e8 ffc7 	bl	8002aca <_read>
 8019b3c:	1c43      	adds	r3, r0, #1
 8019b3e:	d102      	bne.n	8019b46 <_read_r+0x1e>
 8019b40:	682b      	ldr	r3, [r5, #0]
 8019b42:	b103      	cbz	r3, 8019b46 <_read_r+0x1e>
 8019b44:	6023      	str	r3, [r4, #0]
 8019b46:	bd38      	pop	{r3, r4, r5, pc}
 8019b48:	20011490 	.word	0x20011490

08019b4c <_sbrk_r>:
 8019b4c:	b538      	push	{r3, r4, r5, lr}
 8019b4e:	4d06      	ldr	r5, [pc, #24]	@ (8019b68 <_sbrk_r+0x1c>)
 8019b50:	2300      	movs	r3, #0
 8019b52:	4604      	mov	r4, r0
 8019b54:	4608      	mov	r0, r1
 8019b56:	602b      	str	r3, [r5, #0]
 8019b58:	f7e9 f824 	bl	8002ba4 <_sbrk>
 8019b5c:	1c43      	adds	r3, r0, #1
 8019b5e:	d102      	bne.n	8019b66 <_sbrk_r+0x1a>
 8019b60:	682b      	ldr	r3, [r5, #0]
 8019b62:	b103      	cbz	r3, 8019b66 <_sbrk_r+0x1a>
 8019b64:	6023      	str	r3, [r4, #0]
 8019b66:	bd38      	pop	{r3, r4, r5, pc}
 8019b68:	20011490 	.word	0x20011490

08019b6c <_write_r>:
 8019b6c:	b538      	push	{r3, r4, r5, lr}
 8019b6e:	4d07      	ldr	r5, [pc, #28]	@ (8019b8c <_write_r+0x20>)
 8019b70:	4604      	mov	r4, r0
 8019b72:	4608      	mov	r0, r1
 8019b74:	4611      	mov	r1, r2
 8019b76:	2200      	movs	r2, #0
 8019b78:	602a      	str	r2, [r5, #0]
 8019b7a:	461a      	mov	r2, r3
 8019b7c:	f7e8 ffc2 	bl	8002b04 <_write>
 8019b80:	1c43      	adds	r3, r0, #1
 8019b82:	d102      	bne.n	8019b8a <_write_r+0x1e>
 8019b84:	682b      	ldr	r3, [r5, #0]
 8019b86:	b103      	cbz	r3, 8019b8a <_write_r+0x1e>
 8019b88:	6023      	str	r3, [r4, #0]
 8019b8a:	bd38      	pop	{r3, r4, r5, pc}
 8019b8c:	20011490 	.word	0x20011490

08019b90 <__errno>:
 8019b90:	4b01      	ldr	r3, [pc, #4]	@ (8019b98 <__errno+0x8>)
 8019b92:	6818      	ldr	r0, [r3, #0]
 8019b94:	4770      	bx	lr
 8019b96:	bf00      	nop
 8019b98:	20002e40 	.word	0x20002e40

08019b9c <__libc_init_array>:
 8019b9c:	b570      	push	{r4, r5, r6, lr}
 8019b9e:	4d0d      	ldr	r5, [pc, #52]	@ (8019bd4 <__libc_init_array+0x38>)
 8019ba0:	4c0d      	ldr	r4, [pc, #52]	@ (8019bd8 <__libc_init_array+0x3c>)
 8019ba2:	1b64      	subs	r4, r4, r5
 8019ba4:	10a4      	asrs	r4, r4, #2
 8019ba6:	2600      	movs	r6, #0
 8019ba8:	42a6      	cmp	r6, r4
 8019baa:	d109      	bne.n	8019bc0 <__libc_init_array+0x24>
 8019bac:	4d0b      	ldr	r5, [pc, #44]	@ (8019bdc <__libc_init_array+0x40>)
 8019bae:	4c0c      	ldr	r4, [pc, #48]	@ (8019be0 <__libc_init_array+0x44>)
 8019bb0:	f002 fa42 	bl	801c038 <_init>
 8019bb4:	1b64      	subs	r4, r4, r5
 8019bb6:	10a4      	asrs	r4, r4, #2
 8019bb8:	2600      	movs	r6, #0
 8019bba:	42a6      	cmp	r6, r4
 8019bbc:	d105      	bne.n	8019bca <__libc_init_array+0x2e>
 8019bbe:	bd70      	pop	{r4, r5, r6, pc}
 8019bc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8019bc4:	4798      	blx	r3
 8019bc6:	3601      	adds	r6, #1
 8019bc8:	e7ee      	b.n	8019ba8 <__libc_init_array+0xc>
 8019bca:	f855 3b04 	ldr.w	r3, [r5], #4
 8019bce:	4798      	blx	r3
 8019bd0:	3601      	adds	r6, #1
 8019bd2:	e7f2      	b.n	8019bba <__libc_init_array+0x1e>
 8019bd4:	0801dd20 	.word	0x0801dd20
 8019bd8:	0801dd20 	.word	0x0801dd20
 8019bdc:	0801dd20 	.word	0x0801dd20
 8019be0:	0801dd30 	.word	0x0801dd30

08019be4 <__retarget_lock_init_recursive>:
 8019be4:	4770      	bx	lr

08019be6 <__retarget_lock_acquire_recursive>:
 8019be6:	4770      	bx	lr

08019be8 <__retarget_lock_release_recursive>:
 8019be8:	4770      	bx	lr

08019bea <strcpy>:
 8019bea:	4603      	mov	r3, r0
 8019bec:	f811 2b01 	ldrb.w	r2, [r1], #1
 8019bf0:	f803 2b01 	strb.w	r2, [r3], #1
 8019bf4:	2a00      	cmp	r2, #0
 8019bf6:	d1f9      	bne.n	8019bec <strcpy+0x2>
 8019bf8:	4770      	bx	lr

08019bfa <memcpy>:
 8019bfa:	440a      	add	r2, r1
 8019bfc:	4291      	cmp	r1, r2
 8019bfe:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8019c02:	d100      	bne.n	8019c06 <memcpy+0xc>
 8019c04:	4770      	bx	lr
 8019c06:	b510      	push	{r4, lr}
 8019c08:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019c0c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8019c10:	4291      	cmp	r1, r2
 8019c12:	d1f9      	bne.n	8019c08 <memcpy+0xe>
 8019c14:	bd10      	pop	{r4, pc}
	...

08019c18 <__assert_func>:
 8019c18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8019c1a:	4614      	mov	r4, r2
 8019c1c:	461a      	mov	r2, r3
 8019c1e:	4b09      	ldr	r3, [pc, #36]	@ (8019c44 <__assert_func+0x2c>)
 8019c20:	681b      	ldr	r3, [r3, #0]
 8019c22:	4605      	mov	r5, r0
 8019c24:	68d8      	ldr	r0, [r3, #12]
 8019c26:	b14c      	cbz	r4, 8019c3c <__assert_func+0x24>
 8019c28:	4b07      	ldr	r3, [pc, #28]	@ (8019c48 <__assert_func+0x30>)
 8019c2a:	9100      	str	r1, [sp, #0]
 8019c2c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8019c30:	4906      	ldr	r1, [pc, #24]	@ (8019c4c <__assert_func+0x34>)
 8019c32:	462b      	mov	r3, r5
 8019c34:	f000 fd3e 	bl	801a6b4 <fiprintf>
 8019c38:	f000 fdd2 	bl	801a7e0 <abort>
 8019c3c:	4b04      	ldr	r3, [pc, #16]	@ (8019c50 <__assert_func+0x38>)
 8019c3e:	461c      	mov	r4, r3
 8019c40:	e7f3      	b.n	8019c2a <__assert_func+0x12>
 8019c42:	bf00      	nop
 8019c44:	20002e40 	.word	0x20002e40
 8019c48:	0801d94f 	.word	0x0801d94f
 8019c4c:	0801d95c 	.word	0x0801d95c
 8019c50:	0801d98a 	.word	0x0801d98a

08019c54 <__env_lock>:
 8019c54:	4801      	ldr	r0, [pc, #4]	@ (8019c5c <__env_lock+0x8>)
 8019c56:	f7ff bfc6 	b.w	8019be6 <__retarget_lock_acquire_recursive>
 8019c5a:	bf00      	nop
 8019c5c:	20011494 	.word	0x20011494

08019c60 <__env_unlock>:
 8019c60:	4801      	ldr	r0, [pc, #4]	@ (8019c68 <__env_unlock+0x8>)
 8019c62:	f7ff bfc1 	b.w	8019be8 <__retarget_lock_release_recursive>
 8019c66:	bf00      	nop
 8019c68:	20011494 	.word	0x20011494

08019c6c <_free_r>:
 8019c6c:	b538      	push	{r3, r4, r5, lr}
 8019c6e:	4605      	mov	r5, r0
 8019c70:	2900      	cmp	r1, #0
 8019c72:	d041      	beq.n	8019cf8 <_free_r+0x8c>
 8019c74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019c78:	1f0c      	subs	r4, r1, #4
 8019c7a:	2b00      	cmp	r3, #0
 8019c7c:	bfb8      	it	lt
 8019c7e:	18e4      	addlt	r4, r4, r3
 8019c80:	f7ff fa5c 	bl	801913c <__malloc_lock>
 8019c84:	4a1d      	ldr	r2, [pc, #116]	@ (8019cfc <_free_r+0x90>)
 8019c86:	6813      	ldr	r3, [r2, #0]
 8019c88:	b933      	cbnz	r3, 8019c98 <_free_r+0x2c>
 8019c8a:	6063      	str	r3, [r4, #4]
 8019c8c:	6014      	str	r4, [r2, #0]
 8019c8e:	4628      	mov	r0, r5
 8019c90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019c94:	f7ff ba58 	b.w	8019148 <__malloc_unlock>
 8019c98:	42a3      	cmp	r3, r4
 8019c9a:	d908      	bls.n	8019cae <_free_r+0x42>
 8019c9c:	6820      	ldr	r0, [r4, #0]
 8019c9e:	1821      	adds	r1, r4, r0
 8019ca0:	428b      	cmp	r3, r1
 8019ca2:	bf01      	itttt	eq
 8019ca4:	6819      	ldreq	r1, [r3, #0]
 8019ca6:	685b      	ldreq	r3, [r3, #4]
 8019ca8:	1809      	addeq	r1, r1, r0
 8019caa:	6021      	streq	r1, [r4, #0]
 8019cac:	e7ed      	b.n	8019c8a <_free_r+0x1e>
 8019cae:	461a      	mov	r2, r3
 8019cb0:	685b      	ldr	r3, [r3, #4]
 8019cb2:	b10b      	cbz	r3, 8019cb8 <_free_r+0x4c>
 8019cb4:	42a3      	cmp	r3, r4
 8019cb6:	d9fa      	bls.n	8019cae <_free_r+0x42>
 8019cb8:	6811      	ldr	r1, [r2, #0]
 8019cba:	1850      	adds	r0, r2, r1
 8019cbc:	42a0      	cmp	r0, r4
 8019cbe:	d10b      	bne.n	8019cd8 <_free_r+0x6c>
 8019cc0:	6820      	ldr	r0, [r4, #0]
 8019cc2:	4401      	add	r1, r0
 8019cc4:	1850      	adds	r0, r2, r1
 8019cc6:	4283      	cmp	r3, r0
 8019cc8:	6011      	str	r1, [r2, #0]
 8019cca:	d1e0      	bne.n	8019c8e <_free_r+0x22>
 8019ccc:	6818      	ldr	r0, [r3, #0]
 8019cce:	685b      	ldr	r3, [r3, #4]
 8019cd0:	6053      	str	r3, [r2, #4]
 8019cd2:	4408      	add	r0, r1
 8019cd4:	6010      	str	r0, [r2, #0]
 8019cd6:	e7da      	b.n	8019c8e <_free_r+0x22>
 8019cd8:	d902      	bls.n	8019ce0 <_free_r+0x74>
 8019cda:	230c      	movs	r3, #12
 8019cdc:	602b      	str	r3, [r5, #0]
 8019cde:	e7d6      	b.n	8019c8e <_free_r+0x22>
 8019ce0:	6820      	ldr	r0, [r4, #0]
 8019ce2:	1821      	adds	r1, r4, r0
 8019ce4:	428b      	cmp	r3, r1
 8019ce6:	bf04      	itt	eq
 8019ce8:	6819      	ldreq	r1, [r3, #0]
 8019cea:	685b      	ldreq	r3, [r3, #4]
 8019cec:	6063      	str	r3, [r4, #4]
 8019cee:	bf04      	itt	eq
 8019cf0:	1809      	addeq	r1, r1, r0
 8019cf2:	6021      	streq	r1, [r4, #0]
 8019cf4:	6054      	str	r4, [r2, #4]
 8019cf6:	e7ca      	b.n	8019c8e <_free_r+0x22>
 8019cf8:	bd38      	pop	{r3, r4, r5, pc}
 8019cfa:	bf00      	nop
 8019cfc:	20011350 	.word	0x20011350

08019d00 <_malloc_usable_size_r>:
 8019d00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019d04:	1f18      	subs	r0, r3, #4
 8019d06:	2b00      	cmp	r3, #0
 8019d08:	bfbc      	itt	lt
 8019d0a:	580b      	ldrlt	r3, [r1, r0]
 8019d0c:	18c0      	addlt	r0, r0, r3
 8019d0e:	4770      	bx	lr

08019d10 <__ssputs_r>:
 8019d10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019d14:	688e      	ldr	r6, [r1, #8]
 8019d16:	461f      	mov	r7, r3
 8019d18:	42be      	cmp	r6, r7
 8019d1a:	680b      	ldr	r3, [r1, #0]
 8019d1c:	4682      	mov	sl, r0
 8019d1e:	460c      	mov	r4, r1
 8019d20:	4690      	mov	r8, r2
 8019d22:	d82d      	bhi.n	8019d80 <__ssputs_r+0x70>
 8019d24:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019d28:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8019d2c:	d026      	beq.n	8019d7c <__ssputs_r+0x6c>
 8019d2e:	6965      	ldr	r5, [r4, #20]
 8019d30:	6909      	ldr	r1, [r1, #16]
 8019d32:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8019d36:	eba3 0901 	sub.w	r9, r3, r1
 8019d3a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8019d3e:	1c7b      	adds	r3, r7, #1
 8019d40:	444b      	add	r3, r9
 8019d42:	106d      	asrs	r5, r5, #1
 8019d44:	429d      	cmp	r5, r3
 8019d46:	bf38      	it	cc
 8019d48:	461d      	movcc	r5, r3
 8019d4a:	0553      	lsls	r3, r2, #21
 8019d4c:	d527      	bpl.n	8019d9e <__ssputs_r+0x8e>
 8019d4e:	4629      	mov	r1, r5
 8019d50:	f7ff f974 	bl	801903c <_malloc_r>
 8019d54:	4606      	mov	r6, r0
 8019d56:	b360      	cbz	r0, 8019db2 <__ssputs_r+0xa2>
 8019d58:	6921      	ldr	r1, [r4, #16]
 8019d5a:	464a      	mov	r2, r9
 8019d5c:	f7ff ff4d 	bl	8019bfa <memcpy>
 8019d60:	89a3      	ldrh	r3, [r4, #12]
 8019d62:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8019d66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019d6a:	81a3      	strh	r3, [r4, #12]
 8019d6c:	6126      	str	r6, [r4, #16]
 8019d6e:	6165      	str	r5, [r4, #20]
 8019d70:	444e      	add	r6, r9
 8019d72:	eba5 0509 	sub.w	r5, r5, r9
 8019d76:	6026      	str	r6, [r4, #0]
 8019d78:	60a5      	str	r5, [r4, #8]
 8019d7a:	463e      	mov	r6, r7
 8019d7c:	42be      	cmp	r6, r7
 8019d7e:	d900      	bls.n	8019d82 <__ssputs_r+0x72>
 8019d80:	463e      	mov	r6, r7
 8019d82:	6820      	ldr	r0, [r4, #0]
 8019d84:	4632      	mov	r2, r6
 8019d86:	4641      	mov	r1, r8
 8019d88:	f7ff fde4 	bl	8019954 <memmove>
 8019d8c:	68a3      	ldr	r3, [r4, #8]
 8019d8e:	1b9b      	subs	r3, r3, r6
 8019d90:	60a3      	str	r3, [r4, #8]
 8019d92:	6823      	ldr	r3, [r4, #0]
 8019d94:	4433      	add	r3, r6
 8019d96:	6023      	str	r3, [r4, #0]
 8019d98:	2000      	movs	r0, #0
 8019d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019d9e:	462a      	mov	r2, r5
 8019da0:	f7ff fa4c 	bl	801923c <_realloc_r>
 8019da4:	4606      	mov	r6, r0
 8019da6:	2800      	cmp	r0, #0
 8019da8:	d1e0      	bne.n	8019d6c <__ssputs_r+0x5c>
 8019daa:	6921      	ldr	r1, [r4, #16]
 8019dac:	4650      	mov	r0, sl
 8019dae:	f7ff ff5d 	bl	8019c6c <_free_r>
 8019db2:	230c      	movs	r3, #12
 8019db4:	f8ca 3000 	str.w	r3, [sl]
 8019db8:	89a3      	ldrh	r3, [r4, #12]
 8019dba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019dbe:	81a3      	strh	r3, [r4, #12]
 8019dc0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019dc4:	e7e9      	b.n	8019d9a <__ssputs_r+0x8a>
	...

08019dc8 <_svfiprintf_r>:
 8019dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019dcc:	4698      	mov	r8, r3
 8019dce:	898b      	ldrh	r3, [r1, #12]
 8019dd0:	061b      	lsls	r3, r3, #24
 8019dd2:	b09d      	sub	sp, #116	@ 0x74
 8019dd4:	4607      	mov	r7, r0
 8019dd6:	460d      	mov	r5, r1
 8019dd8:	4614      	mov	r4, r2
 8019dda:	d510      	bpl.n	8019dfe <_svfiprintf_r+0x36>
 8019ddc:	690b      	ldr	r3, [r1, #16]
 8019dde:	b973      	cbnz	r3, 8019dfe <_svfiprintf_r+0x36>
 8019de0:	2140      	movs	r1, #64	@ 0x40
 8019de2:	f7ff f92b 	bl	801903c <_malloc_r>
 8019de6:	6028      	str	r0, [r5, #0]
 8019de8:	6128      	str	r0, [r5, #16]
 8019dea:	b930      	cbnz	r0, 8019dfa <_svfiprintf_r+0x32>
 8019dec:	230c      	movs	r3, #12
 8019dee:	603b      	str	r3, [r7, #0]
 8019df0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019df4:	b01d      	add	sp, #116	@ 0x74
 8019df6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019dfa:	2340      	movs	r3, #64	@ 0x40
 8019dfc:	616b      	str	r3, [r5, #20]
 8019dfe:	2300      	movs	r3, #0
 8019e00:	9309      	str	r3, [sp, #36]	@ 0x24
 8019e02:	2320      	movs	r3, #32
 8019e04:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8019e08:	f8cd 800c 	str.w	r8, [sp, #12]
 8019e0c:	2330      	movs	r3, #48	@ 0x30
 8019e0e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8019fac <_svfiprintf_r+0x1e4>
 8019e12:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8019e16:	f04f 0901 	mov.w	r9, #1
 8019e1a:	4623      	mov	r3, r4
 8019e1c:	469a      	mov	sl, r3
 8019e1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019e22:	b10a      	cbz	r2, 8019e28 <_svfiprintf_r+0x60>
 8019e24:	2a25      	cmp	r2, #37	@ 0x25
 8019e26:	d1f9      	bne.n	8019e1c <_svfiprintf_r+0x54>
 8019e28:	ebba 0b04 	subs.w	fp, sl, r4
 8019e2c:	d00b      	beq.n	8019e46 <_svfiprintf_r+0x7e>
 8019e2e:	465b      	mov	r3, fp
 8019e30:	4622      	mov	r2, r4
 8019e32:	4629      	mov	r1, r5
 8019e34:	4638      	mov	r0, r7
 8019e36:	f7ff ff6b 	bl	8019d10 <__ssputs_r>
 8019e3a:	3001      	adds	r0, #1
 8019e3c:	f000 80a7 	beq.w	8019f8e <_svfiprintf_r+0x1c6>
 8019e40:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019e42:	445a      	add	r2, fp
 8019e44:	9209      	str	r2, [sp, #36]	@ 0x24
 8019e46:	f89a 3000 	ldrb.w	r3, [sl]
 8019e4a:	2b00      	cmp	r3, #0
 8019e4c:	f000 809f 	beq.w	8019f8e <_svfiprintf_r+0x1c6>
 8019e50:	2300      	movs	r3, #0
 8019e52:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8019e56:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019e5a:	f10a 0a01 	add.w	sl, sl, #1
 8019e5e:	9304      	str	r3, [sp, #16]
 8019e60:	9307      	str	r3, [sp, #28]
 8019e62:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8019e66:	931a      	str	r3, [sp, #104]	@ 0x68
 8019e68:	4654      	mov	r4, sl
 8019e6a:	2205      	movs	r2, #5
 8019e6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019e70:	484e      	ldr	r0, [pc, #312]	@ (8019fac <_svfiprintf_r+0x1e4>)
 8019e72:	f7e6 f9c5 	bl	8000200 <memchr>
 8019e76:	9a04      	ldr	r2, [sp, #16]
 8019e78:	b9d8      	cbnz	r0, 8019eb2 <_svfiprintf_r+0xea>
 8019e7a:	06d0      	lsls	r0, r2, #27
 8019e7c:	bf44      	itt	mi
 8019e7e:	2320      	movmi	r3, #32
 8019e80:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019e84:	0711      	lsls	r1, r2, #28
 8019e86:	bf44      	itt	mi
 8019e88:	232b      	movmi	r3, #43	@ 0x2b
 8019e8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019e8e:	f89a 3000 	ldrb.w	r3, [sl]
 8019e92:	2b2a      	cmp	r3, #42	@ 0x2a
 8019e94:	d015      	beq.n	8019ec2 <_svfiprintf_r+0xfa>
 8019e96:	9a07      	ldr	r2, [sp, #28]
 8019e98:	4654      	mov	r4, sl
 8019e9a:	2000      	movs	r0, #0
 8019e9c:	f04f 0c0a 	mov.w	ip, #10
 8019ea0:	4621      	mov	r1, r4
 8019ea2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019ea6:	3b30      	subs	r3, #48	@ 0x30
 8019ea8:	2b09      	cmp	r3, #9
 8019eaa:	d94b      	bls.n	8019f44 <_svfiprintf_r+0x17c>
 8019eac:	b1b0      	cbz	r0, 8019edc <_svfiprintf_r+0x114>
 8019eae:	9207      	str	r2, [sp, #28]
 8019eb0:	e014      	b.n	8019edc <_svfiprintf_r+0x114>
 8019eb2:	eba0 0308 	sub.w	r3, r0, r8
 8019eb6:	fa09 f303 	lsl.w	r3, r9, r3
 8019eba:	4313      	orrs	r3, r2
 8019ebc:	9304      	str	r3, [sp, #16]
 8019ebe:	46a2      	mov	sl, r4
 8019ec0:	e7d2      	b.n	8019e68 <_svfiprintf_r+0xa0>
 8019ec2:	9b03      	ldr	r3, [sp, #12]
 8019ec4:	1d19      	adds	r1, r3, #4
 8019ec6:	681b      	ldr	r3, [r3, #0]
 8019ec8:	9103      	str	r1, [sp, #12]
 8019eca:	2b00      	cmp	r3, #0
 8019ecc:	bfbb      	ittet	lt
 8019ece:	425b      	neglt	r3, r3
 8019ed0:	f042 0202 	orrlt.w	r2, r2, #2
 8019ed4:	9307      	strge	r3, [sp, #28]
 8019ed6:	9307      	strlt	r3, [sp, #28]
 8019ed8:	bfb8      	it	lt
 8019eda:	9204      	strlt	r2, [sp, #16]
 8019edc:	7823      	ldrb	r3, [r4, #0]
 8019ede:	2b2e      	cmp	r3, #46	@ 0x2e
 8019ee0:	d10a      	bne.n	8019ef8 <_svfiprintf_r+0x130>
 8019ee2:	7863      	ldrb	r3, [r4, #1]
 8019ee4:	2b2a      	cmp	r3, #42	@ 0x2a
 8019ee6:	d132      	bne.n	8019f4e <_svfiprintf_r+0x186>
 8019ee8:	9b03      	ldr	r3, [sp, #12]
 8019eea:	1d1a      	adds	r2, r3, #4
 8019eec:	681b      	ldr	r3, [r3, #0]
 8019eee:	9203      	str	r2, [sp, #12]
 8019ef0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019ef4:	3402      	adds	r4, #2
 8019ef6:	9305      	str	r3, [sp, #20]
 8019ef8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8019fbc <_svfiprintf_r+0x1f4>
 8019efc:	7821      	ldrb	r1, [r4, #0]
 8019efe:	2203      	movs	r2, #3
 8019f00:	4650      	mov	r0, sl
 8019f02:	f7e6 f97d 	bl	8000200 <memchr>
 8019f06:	b138      	cbz	r0, 8019f18 <_svfiprintf_r+0x150>
 8019f08:	9b04      	ldr	r3, [sp, #16]
 8019f0a:	eba0 000a 	sub.w	r0, r0, sl
 8019f0e:	2240      	movs	r2, #64	@ 0x40
 8019f10:	4082      	lsls	r2, r0
 8019f12:	4313      	orrs	r3, r2
 8019f14:	3401      	adds	r4, #1
 8019f16:	9304      	str	r3, [sp, #16]
 8019f18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019f1c:	4824      	ldr	r0, [pc, #144]	@ (8019fb0 <_svfiprintf_r+0x1e8>)
 8019f1e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8019f22:	2206      	movs	r2, #6
 8019f24:	f7e6 f96c 	bl	8000200 <memchr>
 8019f28:	2800      	cmp	r0, #0
 8019f2a:	d036      	beq.n	8019f9a <_svfiprintf_r+0x1d2>
 8019f2c:	4b21      	ldr	r3, [pc, #132]	@ (8019fb4 <_svfiprintf_r+0x1ec>)
 8019f2e:	bb1b      	cbnz	r3, 8019f78 <_svfiprintf_r+0x1b0>
 8019f30:	9b03      	ldr	r3, [sp, #12]
 8019f32:	3307      	adds	r3, #7
 8019f34:	f023 0307 	bic.w	r3, r3, #7
 8019f38:	3308      	adds	r3, #8
 8019f3a:	9303      	str	r3, [sp, #12]
 8019f3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019f3e:	4433      	add	r3, r6
 8019f40:	9309      	str	r3, [sp, #36]	@ 0x24
 8019f42:	e76a      	b.n	8019e1a <_svfiprintf_r+0x52>
 8019f44:	fb0c 3202 	mla	r2, ip, r2, r3
 8019f48:	460c      	mov	r4, r1
 8019f4a:	2001      	movs	r0, #1
 8019f4c:	e7a8      	b.n	8019ea0 <_svfiprintf_r+0xd8>
 8019f4e:	2300      	movs	r3, #0
 8019f50:	3401      	adds	r4, #1
 8019f52:	9305      	str	r3, [sp, #20]
 8019f54:	4619      	mov	r1, r3
 8019f56:	f04f 0c0a 	mov.w	ip, #10
 8019f5a:	4620      	mov	r0, r4
 8019f5c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019f60:	3a30      	subs	r2, #48	@ 0x30
 8019f62:	2a09      	cmp	r2, #9
 8019f64:	d903      	bls.n	8019f6e <_svfiprintf_r+0x1a6>
 8019f66:	2b00      	cmp	r3, #0
 8019f68:	d0c6      	beq.n	8019ef8 <_svfiprintf_r+0x130>
 8019f6a:	9105      	str	r1, [sp, #20]
 8019f6c:	e7c4      	b.n	8019ef8 <_svfiprintf_r+0x130>
 8019f6e:	fb0c 2101 	mla	r1, ip, r1, r2
 8019f72:	4604      	mov	r4, r0
 8019f74:	2301      	movs	r3, #1
 8019f76:	e7f0      	b.n	8019f5a <_svfiprintf_r+0x192>
 8019f78:	ab03      	add	r3, sp, #12
 8019f7a:	9300      	str	r3, [sp, #0]
 8019f7c:	462a      	mov	r2, r5
 8019f7e:	4b0e      	ldr	r3, [pc, #56]	@ (8019fb8 <_svfiprintf_r+0x1f0>)
 8019f80:	a904      	add	r1, sp, #16
 8019f82:	4638      	mov	r0, r7
 8019f84:	f3af 8000 	nop.w
 8019f88:	1c42      	adds	r2, r0, #1
 8019f8a:	4606      	mov	r6, r0
 8019f8c:	d1d6      	bne.n	8019f3c <_svfiprintf_r+0x174>
 8019f8e:	89ab      	ldrh	r3, [r5, #12]
 8019f90:	065b      	lsls	r3, r3, #25
 8019f92:	f53f af2d 	bmi.w	8019df0 <_svfiprintf_r+0x28>
 8019f96:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8019f98:	e72c      	b.n	8019df4 <_svfiprintf_r+0x2c>
 8019f9a:	ab03      	add	r3, sp, #12
 8019f9c:	9300      	str	r3, [sp, #0]
 8019f9e:	462a      	mov	r2, r5
 8019fa0:	4b05      	ldr	r3, [pc, #20]	@ (8019fb8 <_svfiprintf_r+0x1f0>)
 8019fa2:	a904      	add	r1, sp, #16
 8019fa4:	4638      	mov	r0, r7
 8019fa6:	f000 f9bb 	bl	801a320 <_printf_i>
 8019faa:	e7ed      	b.n	8019f88 <_svfiprintf_r+0x1c0>
 8019fac:	0801d98b 	.word	0x0801d98b
 8019fb0:	0801d995 	.word	0x0801d995
 8019fb4:	00000000 	.word	0x00000000
 8019fb8:	08019d11 	.word	0x08019d11
 8019fbc:	0801d991 	.word	0x0801d991

08019fc0 <__sfputc_r>:
 8019fc0:	6893      	ldr	r3, [r2, #8]
 8019fc2:	3b01      	subs	r3, #1
 8019fc4:	2b00      	cmp	r3, #0
 8019fc6:	b410      	push	{r4}
 8019fc8:	6093      	str	r3, [r2, #8]
 8019fca:	da08      	bge.n	8019fde <__sfputc_r+0x1e>
 8019fcc:	6994      	ldr	r4, [r2, #24]
 8019fce:	42a3      	cmp	r3, r4
 8019fd0:	db01      	blt.n	8019fd6 <__sfputc_r+0x16>
 8019fd2:	290a      	cmp	r1, #10
 8019fd4:	d103      	bne.n	8019fde <__sfputc_r+0x1e>
 8019fd6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019fda:	f7ff bc17 	b.w	801980c <__swbuf_r>
 8019fde:	6813      	ldr	r3, [r2, #0]
 8019fe0:	1c58      	adds	r0, r3, #1
 8019fe2:	6010      	str	r0, [r2, #0]
 8019fe4:	7019      	strb	r1, [r3, #0]
 8019fe6:	4608      	mov	r0, r1
 8019fe8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019fec:	4770      	bx	lr

08019fee <__sfputs_r>:
 8019fee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019ff0:	4606      	mov	r6, r0
 8019ff2:	460f      	mov	r7, r1
 8019ff4:	4614      	mov	r4, r2
 8019ff6:	18d5      	adds	r5, r2, r3
 8019ff8:	42ac      	cmp	r4, r5
 8019ffa:	d101      	bne.n	801a000 <__sfputs_r+0x12>
 8019ffc:	2000      	movs	r0, #0
 8019ffe:	e007      	b.n	801a010 <__sfputs_r+0x22>
 801a000:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a004:	463a      	mov	r2, r7
 801a006:	4630      	mov	r0, r6
 801a008:	f7ff ffda 	bl	8019fc0 <__sfputc_r>
 801a00c:	1c43      	adds	r3, r0, #1
 801a00e:	d1f3      	bne.n	8019ff8 <__sfputs_r+0xa>
 801a010:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801a014 <_vfiprintf_r>:
 801a014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a018:	460d      	mov	r5, r1
 801a01a:	b09d      	sub	sp, #116	@ 0x74
 801a01c:	4614      	mov	r4, r2
 801a01e:	4698      	mov	r8, r3
 801a020:	4606      	mov	r6, r0
 801a022:	b118      	cbz	r0, 801a02c <_vfiprintf_r+0x18>
 801a024:	6a03      	ldr	r3, [r0, #32]
 801a026:	b90b      	cbnz	r3, 801a02c <_vfiprintf_r+0x18>
 801a028:	f7ff fa3a 	bl	80194a0 <__sinit>
 801a02c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a02e:	07d9      	lsls	r1, r3, #31
 801a030:	d405      	bmi.n	801a03e <_vfiprintf_r+0x2a>
 801a032:	89ab      	ldrh	r3, [r5, #12]
 801a034:	059a      	lsls	r2, r3, #22
 801a036:	d402      	bmi.n	801a03e <_vfiprintf_r+0x2a>
 801a038:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a03a:	f7ff fdd4 	bl	8019be6 <__retarget_lock_acquire_recursive>
 801a03e:	89ab      	ldrh	r3, [r5, #12]
 801a040:	071b      	lsls	r3, r3, #28
 801a042:	d501      	bpl.n	801a048 <_vfiprintf_r+0x34>
 801a044:	692b      	ldr	r3, [r5, #16]
 801a046:	b99b      	cbnz	r3, 801a070 <_vfiprintf_r+0x5c>
 801a048:	4629      	mov	r1, r5
 801a04a:	4630      	mov	r0, r6
 801a04c:	f7ff fc1c 	bl	8019888 <__swsetup_r>
 801a050:	b170      	cbz	r0, 801a070 <_vfiprintf_r+0x5c>
 801a052:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a054:	07dc      	lsls	r4, r3, #31
 801a056:	d504      	bpl.n	801a062 <_vfiprintf_r+0x4e>
 801a058:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a05c:	b01d      	add	sp, #116	@ 0x74
 801a05e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a062:	89ab      	ldrh	r3, [r5, #12]
 801a064:	0598      	lsls	r0, r3, #22
 801a066:	d4f7      	bmi.n	801a058 <_vfiprintf_r+0x44>
 801a068:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a06a:	f7ff fdbd 	bl	8019be8 <__retarget_lock_release_recursive>
 801a06e:	e7f3      	b.n	801a058 <_vfiprintf_r+0x44>
 801a070:	2300      	movs	r3, #0
 801a072:	9309      	str	r3, [sp, #36]	@ 0x24
 801a074:	2320      	movs	r3, #32
 801a076:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801a07a:	f8cd 800c 	str.w	r8, [sp, #12]
 801a07e:	2330      	movs	r3, #48	@ 0x30
 801a080:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801a230 <_vfiprintf_r+0x21c>
 801a084:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801a088:	f04f 0901 	mov.w	r9, #1
 801a08c:	4623      	mov	r3, r4
 801a08e:	469a      	mov	sl, r3
 801a090:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a094:	b10a      	cbz	r2, 801a09a <_vfiprintf_r+0x86>
 801a096:	2a25      	cmp	r2, #37	@ 0x25
 801a098:	d1f9      	bne.n	801a08e <_vfiprintf_r+0x7a>
 801a09a:	ebba 0b04 	subs.w	fp, sl, r4
 801a09e:	d00b      	beq.n	801a0b8 <_vfiprintf_r+0xa4>
 801a0a0:	465b      	mov	r3, fp
 801a0a2:	4622      	mov	r2, r4
 801a0a4:	4629      	mov	r1, r5
 801a0a6:	4630      	mov	r0, r6
 801a0a8:	f7ff ffa1 	bl	8019fee <__sfputs_r>
 801a0ac:	3001      	adds	r0, #1
 801a0ae:	f000 80a7 	beq.w	801a200 <_vfiprintf_r+0x1ec>
 801a0b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a0b4:	445a      	add	r2, fp
 801a0b6:	9209      	str	r2, [sp, #36]	@ 0x24
 801a0b8:	f89a 3000 	ldrb.w	r3, [sl]
 801a0bc:	2b00      	cmp	r3, #0
 801a0be:	f000 809f 	beq.w	801a200 <_vfiprintf_r+0x1ec>
 801a0c2:	2300      	movs	r3, #0
 801a0c4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801a0c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801a0cc:	f10a 0a01 	add.w	sl, sl, #1
 801a0d0:	9304      	str	r3, [sp, #16]
 801a0d2:	9307      	str	r3, [sp, #28]
 801a0d4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801a0d8:	931a      	str	r3, [sp, #104]	@ 0x68
 801a0da:	4654      	mov	r4, sl
 801a0dc:	2205      	movs	r2, #5
 801a0de:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a0e2:	4853      	ldr	r0, [pc, #332]	@ (801a230 <_vfiprintf_r+0x21c>)
 801a0e4:	f7e6 f88c 	bl	8000200 <memchr>
 801a0e8:	9a04      	ldr	r2, [sp, #16]
 801a0ea:	b9d8      	cbnz	r0, 801a124 <_vfiprintf_r+0x110>
 801a0ec:	06d1      	lsls	r1, r2, #27
 801a0ee:	bf44      	itt	mi
 801a0f0:	2320      	movmi	r3, #32
 801a0f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a0f6:	0713      	lsls	r3, r2, #28
 801a0f8:	bf44      	itt	mi
 801a0fa:	232b      	movmi	r3, #43	@ 0x2b
 801a0fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a100:	f89a 3000 	ldrb.w	r3, [sl]
 801a104:	2b2a      	cmp	r3, #42	@ 0x2a
 801a106:	d015      	beq.n	801a134 <_vfiprintf_r+0x120>
 801a108:	9a07      	ldr	r2, [sp, #28]
 801a10a:	4654      	mov	r4, sl
 801a10c:	2000      	movs	r0, #0
 801a10e:	f04f 0c0a 	mov.w	ip, #10
 801a112:	4621      	mov	r1, r4
 801a114:	f811 3b01 	ldrb.w	r3, [r1], #1
 801a118:	3b30      	subs	r3, #48	@ 0x30
 801a11a:	2b09      	cmp	r3, #9
 801a11c:	d94b      	bls.n	801a1b6 <_vfiprintf_r+0x1a2>
 801a11e:	b1b0      	cbz	r0, 801a14e <_vfiprintf_r+0x13a>
 801a120:	9207      	str	r2, [sp, #28]
 801a122:	e014      	b.n	801a14e <_vfiprintf_r+0x13a>
 801a124:	eba0 0308 	sub.w	r3, r0, r8
 801a128:	fa09 f303 	lsl.w	r3, r9, r3
 801a12c:	4313      	orrs	r3, r2
 801a12e:	9304      	str	r3, [sp, #16]
 801a130:	46a2      	mov	sl, r4
 801a132:	e7d2      	b.n	801a0da <_vfiprintf_r+0xc6>
 801a134:	9b03      	ldr	r3, [sp, #12]
 801a136:	1d19      	adds	r1, r3, #4
 801a138:	681b      	ldr	r3, [r3, #0]
 801a13a:	9103      	str	r1, [sp, #12]
 801a13c:	2b00      	cmp	r3, #0
 801a13e:	bfbb      	ittet	lt
 801a140:	425b      	neglt	r3, r3
 801a142:	f042 0202 	orrlt.w	r2, r2, #2
 801a146:	9307      	strge	r3, [sp, #28]
 801a148:	9307      	strlt	r3, [sp, #28]
 801a14a:	bfb8      	it	lt
 801a14c:	9204      	strlt	r2, [sp, #16]
 801a14e:	7823      	ldrb	r3, [r4, #0]
 801a150:	2b2e      	cmp	r3, #46	@ 0x2e
 801a152:	d10a      	bne.n	801a16a <_vfiprintf_r+0x156>
 801a154:	7863      	ldrb	r3, [r4, #1]
 801a156:	2b2a      	cmp	r3, #42	@ 0x2a
 801a158:	d132      	bne.n	801a1c0 <_vfiprintf_r+0x1ac>
 801a15a:	9b03      	ldr	r3, [sp, #12]
 801a15c:	1d1a      	adds	r2, r3, #4
 801a15e:	681b      	ldr	r3, [r3, #0]
 801a160:	9203      	str	r2, [sp, #12]
 801a162:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801a166:	3402      	adds	r4, #2
 801a168:	9305      	str	r3, [sp, #20]
 801a16a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801a240 <_vfiprintf_r+0x22c>
 801a16e:	7821      	ldrb	r1, [r4, #0]
 801a170:	2203      	movs	r2, #3
 801a172:	4650      	mov	r0, sl
 801a174:	f7e6 f844 	bl	8000200 <memchr>
 801a178:	b138      	cbz	r0, 801a18a <_vfiprintf_r+0x176>
 801a17a:	9b04      	ldr	r3, [sp, #16]
 801a17c:	eba0 000a 	sub.w	r0, r0, sl
 801a180:	2240      	movs	r2, #64	@ 0x40
 801a182:	4082      	lsls	r2, r0
 801a184:	4313      	orrs	r3, r2
 801a186:	3401      	adds	r4, #1
 801a188:	9304      	str	r3, [sp, #16]
 801a18a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a18e:	4829      	ldr	r0, [pc, #164]	@ (801a234 <_vfiprintf_r+0x220>)
 801a190:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801a194:	2206      	movs	r2, #6
 801a196:	f7e6 f833 	bl	8000200 <memchr>
 801a19a:	2800      	cmp	r0, #0
 801a19c:	d03f      	beq.n	801a21e <_vfiprintf_r+0x20a>
 801a19e:	4b26      	ldr	r3, [pc, #152]	@ (801a238 <_vfiprintf_r+0x224>)
 801a1a0:	bb1b      	cbnz	r3, 801a1ea <_vfiprintf_r+0x1d6>
 801a1a2:	9b03      	ldr	r3, [sp, #12]
 801a1a4:	3307      	adds	r3, #7
 801a1a6:	f023 0307 	bic.w	r3, r3, #7
 801a1aa:	3308      	adds	r3, #8
 801a1ac:	9303      	str	r3, [sp, #12]
 801a1ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a1b0:	443b      	add	r3, r7
 801a1b2:	9309      	str	r3, [sp, #36]	@ 0x24
 801a1b4:	e76a      	b.n	801a08c <_vfiprintf_r+0x78>
 801a1b6:	fb0c 3202 	mla	r2, ip, r2, r3
 801a1ba:	460c      	mov	r4, r1
 801a1bc:	2001      	movs	r0, #1
 801a1be:	e7a8      	b.n	801a112 <_vfiprintf_r+0xfe>
 801a1c0:	2300      	movs	r3, #0
 801a1c2:	3401      	adds	r4, #1
 801a1c4:	9305      	str	r3, [sp, #20]
 801a1c6:	4619      	mov	r1, r3
 801a1c8:	f04f 0c0a 	mov.w	ip, #10
 801a1cc:	4620      	mov	r0, r4
 801a1ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a1d2:	3a30      	subs	r2, #48	@ 0x30
 801a1d4:	2a09      	cmp	r2, #9
 801a1d6:	d903      	bls.n	801a1e0 <_vfiprintf_r+0x1cc>
 801a1d8:	2b00      	cmp	r3, #0
 801a1da:	d0c6      	beq.n	801a16a <_vfiprintf_r+0x156>
 801a1dc:	9105      	str	r1, [sp, #20]
 801a1de:	e7c4      	b.n	801a16a <_vfiprintf_r+0x156>
 801a1e0:	fb0c 2101 	mla	r1, ip, r1, r2
 801a1e4:	4604      	mov	r4, r0
 801a1e6:	2301      	movs	r3, #1
 801a1e8:	e7f0      	b.n	801a1cc <_vfiprintf_r+0x1b8>
 801a1ea:	ab03      	add	r3, sp, #12
 801a1ec:	9300      	str	r3, [sp, #0]
 801a1ee:	462a      	mov	r2, r5
 801a1f0:	4b12      	ldr	r3, [pc, #72]	@ (801a23c <_vfiprintf_r+0x228>)
 801a1f2:	a904      	add	r1, sp, #16
 801a1f4:	4630      	mov	r0, r6
 801a1f6:	f3af 8000 	nop.w
 801a1fa:	4607      	mov	r7, r0
 801a1fc:	1c78      	adds	r0, r7, #1
 801a1fe:	d1d6      	bne.n	801a1ae <_vfiprintf_r+0x19a>
 801a200:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a202:	07d9      	lsls	r1, r3, #31
 801a204:	d405      	bmi.n	801a212 <_vfiprintf_r+0x1fe>
 801a206:	89ab      	ldrh	r3, [r5, #12]
 801a208:	059a      	lsls	r2, r3, #22
 801a20a:	d402      	bmi.n	801a212 <_vfiprintf_r+0x1fe>
 801a20c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a20e:	f7ff fceb 	bl	8019be8 <__retarget_lock_release_recursive>
 801a212:	89ab      	ldrh	r3, [r5, #12]
 801a214:	065b      	lsls	r3, r3, #25
 801a216:	f53f af1f 	bmi.w	801a058 <_vfiprintf_r+0x44>
 801a21a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801a21c:	e71e      	b.n	801a05c <_vfiprintf_r+0x48>
 801a21e:	ab03      	add	r3, sp, #12
 801a220:	9300      	str	r3, [sp, #0]
 801a222:	462a      	mov	r2, r5
 801a224:	4b05      	ldr	r3, [pc, #20]	@ (801a23c <_vfiprintf_r+0x228>)
 801a226:	a904      	add	r1, sp, #16
 801a228:	4630      	mov	r0, r6
 801a22a:	f000 f879 	bl	801a320 <_printf_i>
 801a22e:	e7e4      	b.n	801a1fa <_vfiprintf_r+0x1e6>
 801a230:	0801d98b 	.word	0x0801d98b
 801a234:	0801d995 	.word	0x0801d995
 801a238:	00000000 	.word	0x00000000
 801a23c:	08019fef 	.word	0x08019fef
 801a240:	0801d991 	.word	0x0801d991

0801a244 <_printf_common>:
 801a244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a248:	4616      	mov	r6, r2
 801a24a:	4698      	mov	r8, r3
 801a24c:	688a      	ldr	r2, [r1, #8]
 801a24e:	690b      	ldr	r3, [r1, #16]
 801a250:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801a254:	4293      	cmp	r3, r2
 801a256:	bfb8      	it	lt
 801a258:	4613      	movlt	r3, r2
 801a25a:	6033      	str	r3, [r6, #0]
 801a25c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801a260:	4607      	mov	r7, r0
 801a262:	460c      	mov	r4, r1
 801a264:	b10a      	cbz	r2, 801a26a <_printf_common+0x26>
 801a266:	3301      	adds	r3, #1
 801a268:	6033      	str	r3, [r6, #0]
 801a26a:	6823      	ldr	r3, [r4, #0]
 801a26c:	0699      	lsls	r1, r3, #26
 801a26e:	bf42      	ittt	mi
 801a270:	6833      	ldrmi	r3, [r6, #0]
 801a272:	3302      	addmi	r3, #2
 801a274:	6033      	strmi	r3, [r6, #0]
 801a276:	6825      	ldr	r5, [r4, #0]
 801a278:	f015 0506 	ands.w	r5, r5, #6
 801a27c:	d106      	bne.n	801a28c <_printf_common+0x48>
 801a27e:	f104 0a19 	add.w	sl, r4, #25
 801a282:	68e3      	ldr	r3, [r4, #12]
 801a284:	6832      	ldr	r2, [r6, #0]
 801a286:	1a9b      	subs	r3, r3, r2
 801a288:	42ab      	cmp	r3, r5
 801a28a:	dc26      	bgt.n	801a2da <_printf_common+0x96>
 801a28c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801a290:	6822      	ldr	r2, [r4, #0]
 801a292:	3b00      	subs	r3, #0
 801a294:	bf18      	it	ne
 801a296:	2301      	movne	r3, #1
 801a298:	0692      	lsls	r2, r2, #26
 801a29a:	d42b      	bmi.n	801a2f4 <_printf_common+0xb0>
 801a29c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801a2a0:	4641      	mov	r1, r8
 801a2a2:	4638      	mov	r0, r7
 801a2a4:	47c8      	blx	r9
 801a2a6:	3001      	adds	r0, #1
 801a2a8:	d01e      	beq.n	801a2e8 <_printf_common+0xa4>
 801a2aa:	6823      	ldr	r3, [r4, #0]
 801a2ac:	6922      	ldr	r2, [r4, #16]
 801a2ae:	f003 0306 	and.w	r3, r3, #6
 801a2b2:	2b04      	cmp	r3, #4
 801a2b4:	bf02      	ittt	eq
 801a2b6:	68e5      	ldreq	r5, [r4, #12]
 801a2b8:	6833      	ldreq	r3, [r6, #0]
 801a2ba:	1aed      	subeq	r5, r5, r3
 801a2bc:	68a3      	ldr	r3, [r4, #8]
 801a2be:	bf0c      	ite	eq
 801a2c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801a2c4:	2500      	movne	r5, #0
 801a2c6:	4293      	cmp	r3, r2
 801a2c8:	bfc4      	itt	gt
 801a2ca:	1a9b      	subgt	r3, r3, r2
 801a2cc:	18ed      	addgt	r5, r5, r3
 801a2ce:	2600      	movs	r6, #0
 801a2d0:	341a      	adds	r4, #26
 801a2d2:	42b5      	cmp	r5, r6
 801a2d4:	d11a      	bne.n	801a30c <_printf_common+0xc8>
 801a2d6:	2000      	movs	r0, #0
 801a2d8:	e008      	b.n	801a2ec <_printf_common+0xa8>
 801a2da:	2301      	movs	r3, #1
 801a2dc:	4652      	mov	r2, sl
 801a2de:	4641      	mov	r1, r8
 801a2e0:	4638      	mov	r0, r7
 801a2e2:	47c8      	blx	r9
 801a2e4:	3001      	adds	r0, #1
 801a2e6:	d103      	bne.n	801a2f0 <_printf_common+0xac>
 801a2e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a2ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a2f0:	3501      	adds	r5, #1
 801a2f2:	e7c6      	b.n	801a282 <_printf_common+0x3e>
 801a2f4:	18e1      	adds	r1, r4, r3
 801a2f6:	1c5a      	adds	r2, r3, #1
 801a2f8:	2030      	movs	r0, #48	@ 0x30
 801a2fa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801a2fe:	4422      	add	r2, r4
 801a300:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801a304:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801a308:	3302      	adds	r3, #2
 801a30a:	e7c7      	b.n	801a29c <_printf_common+0x58>
 801a30c:	2301      	movs	r3, #1
 801a30e:	4622      	mov	r2, r4
 801a310:	4641      	mov	r1, r8
 801a312:	4638      	mov	r0, r7
 801a314:	47c8      	blx	r9
 801a316:	3001      	adds	r0, #1
 801a318:	d0e6      	beq.n	801a2e8 <_printf_common+0xa4>
 801a31a:	3601      	adds	r6, #1
 801a31c:	e7d9      	b.n	801a2d2 <_printf_common+0x8e>
	...

0801a320 <_printf_i>:
 801a320:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801a324:	7e0f      	ldrb	r7, [r1, #24]
 801a326:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801a328:	2f78      	cmp	r7, #120	@ 0x78
 801a32a:	4691      	mov	r9, r2
 801a32c:	4680      	mov	r8, r0
 801a32e:	460c      	mov	r4, r1
 801a330:	469a      	mov	sl, r3
 801a332:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801a336:	d807      	bhi.n	801a348 <_printf_i+0x28>
 801a338:	2f62      	cmp	r7, #98	@ 0x62
 801a33a:	d80a      	bhi.n	801a352 <_printf_i+0x32>
 801a33c:	2f00      	cmp	r7, #0
 801a33e:	f000 80d1 	beq.w	801a4e4 <_printf_i+0x1c4>
 801a342:	2f58      	cmp	r7, #88	@ 0x58
 801a344:	f000 80b8 	beq.w	801a4b8 <_printf_i+0x198>
 801a348:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801a34c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801a350:	e03a      	b.n	801a3c8 <_printf_i+0xa8>
 801a352:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801a356:	2b15      	cmp	r3, #21
 801a358:	d8f6      	bhi.n	801a348 <_printf_i+0x28>
 801a35a:	a101      	add	r1, pc, #4	@ (adr r1, 801a360 <_printf_i+0x40>)
 801a35c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801a360:	0801a3b9 	.word	0x0801a3b9
 801a364:	0801a3cd 	.word	0x0801a3cd
 801a368:	0801a349 	.word	0x0801a349
 801a36c:	0801a349 	.word	0x0801a349
 801a370:	0801a349 	.word	0x0801a349
 801a374:	0801a349 	.word	0x0801a349
 801a378:	0801a3cd 	.word	0x0801a3cd
 801a37c:	0801a349 	.word	0x0801a349
 801a380:	0801a349 	.word	0x0801a349
 801a384:	0801a349 	.word	0x0801a349
 801a388:	0801a349 	.word	0x0801a349
 801a38c:	0801a4cb 	.word	0x0801a4cb
 801a390:	0801a3f7 	.word	0x0801a3f7
 801a394:	0801a485 	.word	0x0801a485
 801a398:	0801a349 	.word	0x0801a349
 801a39c:	0801a349 	.word	0x0801a349
 801a3a0:	0801a4ed 	.word	0x0801a4ed
 801a3a4:	0801a349 	.word	0x0801a349
 801a3a8:	0801a3f7 	.word	0x0801a3f7
 801a3ac:	0801a349 	.word	0x0801a349
 801a3b0:	0801a349 	.word	0x0801a349
 801a3b4:	0801a48d 	.word	0x0801a48d
 801a3b8:	6833      	ldr	r3, [r6, #0]
 801a3ba:	1d1a      	adds	r2, r3, #4
 801a3bc:	681b      	ldr	r3, [r3, #0]
 801a3be:	6032      	str	r2, [r6, #0]
 801a3c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801a3c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801a3c8:	2301      	movs	r3, #1
 801a3ca:	e09c      	b.n	801a506 <_printf_i+0x1e6>
 801a3cc:	6833      	ldr	r3, [r6, #0]
 801a3ce:	6820      	ldr	r0, [r4, #0]
 801a3d0:	1d19      	adds	r1, r3, #4
 801a3d2:	6031      	str	r1, [r6, #0]
 801a3d4:	0606      	lsls	r6, r0, #24
 801a3d6:	d501      	bpl.n	801a3dc <_printf_i+0xbc>
 801a3d8:	681d      	ldr	r5, [r3, #0]
 801a3da:	e003      	b.n	801a3e4 <_printf_i+0xc4>
 801a3dc:	0645      	lsls	r5, r0, #25
 801a3de:	d5fb      	bpl.n	801a3d8 <_printf_i+0xb8>
 801a3e0:	f9b3 5000 	ldrsh.w	r5, [r3]
 801a3e4:	2d00      	cmp	r5, #0
 801a3e6:	da03      	bge.n	801a3f0 <_printf_i+0xd0>
 801a3e8:	232d      	movs	r3, #45	@ 0x2d
 801a3ea:	426d      	negs	r5, r5
 801a3ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801a3f0:	4858      	ldr	r0, [pc, #352]	@ (801a554 <_printf_i+0x234>)
 801a3f2:	230a      	movs	r3, #10
 801a3f4:	e011      	b.n	801a41a <_printf_i+0xfa>
 801a3f6:	6821      	ldr	r1, [r4, #0]
 801a3f8:	6833      	ldr	r3, [r6, #0]
 801a3fa:	0608      	lsls	r0, r1, #24
 801a3fc:	f853 5b04 	ldr.w	r5, [r3], #4
 801a400:	d402      	bmi.n	801a408 <_printf_i+0xe8>
 801a402:	0649      	lsls	r1, r1, #25
 801a404:	bf48      	it	mi
 801a406:	b2ad      	uxthmi	r5, r5
 801a408:	2f6f      	cmp	r7, #111	@ 0x6f
 801a40a:	4852      	ldr	r0, [pc, #328]	@ (801a554 <_printf_i+0x234>)
 801a40c:	6033      	str	r3, [r6, #0]
 801a40e:	bf14      	ite	ne
 801a410:	230a      	movne	r3, #10
 801a412:	2308      	moveq	r3, #8
 801a414:	2100      	movs	r1, #0
 801a416:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801a41a:	6866      	ldr	r6, [r4, #4]
 801a41c:	60a6      	str	r6, [r4, #8]
 801a41e:	2e00      	cmp	r6, #0
 801a420:	db05      	blt.n	801a42e <_printf_i+0x10e>
 801a422:	6821      	ldr	r1, [r4, #0]
 801a424:	432e      	orrs	r6, r5
 801a426:	f021 0104 	bic.w	r1, r1, #4
 801a42a:	6021      	str	r1, [r4, #0]
 801a42c:	d04b      	beq.n	801a4c6 <_printf_i+0x1a6>
 801a42e:	4616      	mov	r6, r2
 801a430:	fbb5 f1f3 	udiv	r1, r5, r3
 801a434:	fb03 5711 	mls	r7, r3, r1, r5
 801a438:	5dc7      	ldrb	r7, [r0, r7]
 801a43a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801a43e:	462f      	mov	r7, r5
 801a440:	42bb      	cmp	r3, r7
 801a442:	460d      	mov	r5, r1
 801a444:	d9f4      	bls.n	801a430 <_printf_i+0x110>
 801a446:	2b08      	cmp	r3, #8
 801a448:	d10b      	bne.n	801a462 <_printf_i+0x142>
 801a44a:	6823      	ldr	r3, [r4, #0]
 801a44c:	07df      	lsls	r7, r3, #31
 801a44e:	d508      	bpl.n	801a462 <_printf_i+0x142>
 801a450:	6923      	ldr	r3, [r4, #16]
 801a452:	6861      	ldr	r1, [r4, #4]
 801a454:	4299      	cmp	r1, r3
 801a456:	bfde      	ittt	le
 801a458:	2330      	movle	r3, #48	@ 0x30
 801a45a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801a45e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 801a462:	1b92      	subs	r2, r2, r6
 801a464:	6122      	str	r2, [r4, #16]
 801a466:	f8cd a000 	str.w	sl, [sp]
 801a46a:	464b      	mov	r3, r9
 801a46c:	aa03      	add	r2, sp, #12
 801a46e:	4621      	mov	r1, r4
 801a470:	4640      	mov	r0, r8
 801a472:	f7ff fee7 	bl	801a244 <_printf_common>
 801a476:	3001      	adds	r0, #1
 801a478:	d14a      	bne.n	801a510 <_printf_i+0x1f0>
 801a47a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a47e:	b004      	add	sp, #16
 801a480:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a484:	6823      	ldr	r3, [r4, #0]
 801a486:	f043 0320 	orr.w	r3, r3, #32
 801a48a:	6023      	str	r3, [r4, #0]
 801a48c:	4832      	ldr	r0, [pc, #200]	@ (801a558 <_printf_i+0x238>)
 801a48e:	2778      	movs	r7, #120	@ 0x78
 801a490:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801a494:	6823      	ldr	r3, [r4, #0]
 801a496:	6831      	ldr	r1, [r6, #0]
 801a498:	061f      	lsls	r7, r3, #24
 801a49a:	f851 5b04 	ldr.w	r5, [r1], #4
 801a49e:	d402      	bmi.n	801a4a6 <_printf_i+0x186>
 801a4a0:	065f      	lsls	r7, r3, #25
 801a4a2:	bf48      	it	mi
 801a4a4:	b2ad      	uxthmi	r5, r5
 801a4a6:	6031      	str	r1, [r6, #0]
 801a4a8:	07d9      	lsls	r1, r3, #31
 801a4aa:	bf44      	itt	mi
 801a4ac:	f043 0320 	orrmi.w	r3, r3, #32
 801a4b0:	6023      	strmi	r3, [r4, #0]
 801a4b2:	b11d      	cbz	r5, 801a4bc <_printf_i+0x19c>
 801a4b4:	2310      	movs	r3, #16
 801a4b6:	e7ad      	b.n	801a414 <_printf_i+0xf4>
 801a4b8:	4826      	ldr	r0, [pc, #152]	@ (801a554 <_printf_i+0x234>)
 801a4ba:	e7e9      	b.n	801a490 <_printf_i+0x170>
 801a4bc:	6823      	ldr	r3, [r4, #0]
 801a4be:	f023 0320 	bic.w	r3, r3, #32
 801a4c2:	6023      	str	r3, [r4, #0]
 801a4c4:	e7f6      	b.n	801a4b4 <_printf_i+0x194>
 801a4c6:	4616      	mov	r6, r2
 801a4c8:	e7bd      	b.n	801a446 <_printf_i+0x126>
 801a4ca:	6833      	ldr	r3, [r6, #0]
 801a4cc:	6825      	ldr	r5, [r4, #0]
 801a4ce:	6961      	ldr	r1, [r4, #20]
 801a4d0:	1d18      	adds	r0, r3, #4
 801a4d2:	6030      	str	r0, [r6, #0]
 801a4d4:	062e      	lsls	r6, r5, #24
 801a4d6:	681b      	ldr	r3, [r3, #0]
 801a4d8:	d501      	bpl.n	801a4de <_printf_i+0x1be>
 801a4da:	6019      	str	r1, [r3, #0]
 801a4dc:	e002      	b.n	801a4e4 <_printf_i+0x1c4>
 801a4de:	0668      	lsls	r0, r5, #25
 801a4e0:	d5fb      	bpl.n	801a4da <_printf_i+0x1ba>
 801a4e2:	8019      	strh	r1, [r3, #0]
 801a4e4:	2300      	movs	r3, #0
 801a4e6:	6123      	str	r3, [r4, #16]
 801a4e8:	4616      	mov	r6, r2
 801a4ea:	e7bc      	b.n	801a466 <_printf_i+0x146>
 801a4ec:	6833      	ldr	r3, [r6, #0]
 801a4ee:	1d1a      	adds	r2, r3, #4
 801a4f0:	6032      	str	r2, [r6, #0]
 801a4f2:	681e      	ldr	r6, [r3, #0]
 801a4f4:	6862      	ldr	r2, [r4, #4]
 801a4f6:	2100      	movs	r1, #0
 801a4f8:	4630      	mov	r0, r6
 801a4fa:	f7e5 fe81 	bl	8000200 <memchr>
 801a4fe:	b108      	cbz	r0, 801a504 <_printf_i+0x1e4>
 801a500:	1b80      	subs	r0, r0, r6
 801a502:	6060      	str	r0, [r4, #4]
 801a504:	6863      	ldr	r3, [r4, #4]
 801a506:	6123      	str	r3, [r4, #16]
 801a508:	2300      	movs	r3, #0
 801a50a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801a50e:	e7aa      	b.n	801a466 <_printf_i+0x146>
 801a510:	6923      	ldr	r3, [r4, #16]
 801a512:	4632      	mov	r2, r6
 801a514:	4649      	mov	r1, r9
 801a516:	4640      	mov	r0, r8
 801a518:	47d0      	blx	sl
 801a51a:	3001      	adds	r0, #1
 801a51c:	d0ad      	beq.n	801a47a <_printf_i+0x15a>
 801a51e:	6823      	ldr	r3, [r4, #0]
 801a520:	079b      	lsls	r3, r3, #30
 801a522:	d413      	bmi.n	801a54c <_printf_i+0x22c>
 801a524:	68e0      	ldr	r0, [r4, #12]
 801a526:	9b03      	ldr	r3, [sp, #12]
 801a528:	4298      	cmp	r0, r3
 801a52a:	bfb8      	it	lt
 801a52c:	4618      	movlt	r0, r3
 801a52e:	e7a6      	b.n	801a47e <_printf_i+0x15e>
 801a530:	2301      	movs	r3, #1
 801a532:	4632      	mov	r2, r6
 801a534:	4649      	mov	r1, r9
 801a536:	4640      	mov	r0, r8
 801a538:	47d0      	blx	sl
 801a53a:	3001      	adds	r0, #1
 801a53c:	d09d      	beq.n	801a47a <_printf_i+0x15a>
 801a53e:	3501      	adds	r5, #1
 801a540:	68e3      	ldr	r3, [r4, #12]
 801a542:	9903      	ldr	r1, [sp, #12]
 801a544:	1a5b      	subs	r3, r3, r1
 801a546:	42ab      	cmp	r3, r5
 801a548:	dcf2      	bgt.n	801a530 <_printf_i+0x210>
 801a54a:	e7eb      	b.n	801a524 <_printf_i+0x204>
 801a54c:	2500      	movs	r5, #0
 801a54e:	f104 0619 	add.w	r6, r4, #25
 801a552:	e7f5      	b.n	801a540 <_printf_i+0x220>
 801a554:	0801d99c 	.word	0x0801d99c
 801a558:	0801d9ad 	.word	0x0801d9ad

0801a55c <__sflush_r>:
 801a55c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801a560:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a564:	0716      	lsls	r6, r2, #28
 801a566:	4605      	mov	r5, r0
 801a568:	460c      	mov	r4, r1
 801a56a:	d454      	bmi.n	801a616 <__sflush_r+0xba>
 801a56c:	684b      	ldr	r3, [r1, #4]
 801a56e:	2b00      	cmp	r3, #0
 801a570:	dc02      	bgt.n	801a578 <__sflush_r+0x1c>
 801a572:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801a574:	2b00      	cmp	r3, #0
 801a576:	dd48      	ble.n	801a60a <__sflush_r+0xae>
 801a578:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801a57a:	2e00      	cmp	r6, #0
 801a57c:	d045      	beq.n	801a60a <__sflush_r+0xae>
 801a57e:	2300      	movs	r3, #0
 801a580:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801a584:	682f      	ldr	r7, [r5, #0]
 801a586:	6a21      	ldr	r1, [r4, #32]
 801a588:	602b      	str	r3, [r5, #0]
 801a58a:	d030      	beq.n	801a5ee <__sflush_r+0x92>
 801a58c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801a58e:	89a3      	ldrh	r3, [r4, #12]
 801a590:	0759      	lsls	r1, r3, #29
 801a592:	d505      	bpl.n	801a5a0 <__sflush_r+0x44>
 801a594:	6863      	ldr	r3, [r4, #4]
 801a596:	1ad2      	subs	r2, r2, r3
 801a598:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801a59a:	b10b      	cbz	r3, 801a5a0 <__sflush_r+0x44>
 801a59c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801a59e:	1ad2      	subs	r2, r2, r3
 801a5a0:	2300      	movs	r3, #0
 801a5a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801a5a4:	6a21      	ldr	r1, [r4, #32]
 801a5a6:	4628      	mov	r0, r5
 801a5a8:	47b0      	blx	r6
 801a5aa:	1c43      	adds	r3, r0, #1
 801a5ac:	89a3      	ldrh	r3, [r4, #12]
 801a5ae:	d106      	bne.n	801a5be <__sflush_r+0x62>
 801a5b0:	6829      	ldr	r1, [r5, #0]
 801a5b2:	291d      	cmp	r1, #29
 801a5b4:	d82b      	bhi.n	801a60e <__sflush_r+0xb2>
 801a5b6:	4a2a      	ldr	r2, [pc, #168]	@ (801a660 <__sflush_r+0x104>)
 801a5b8:	40ca      	lsrs	r2, r1
 801a5ba:	07d6      	lsls	r6, r2, #31
 801a5bc:	d527      	bpl.n	801a60e <__sflush_r+0xb2>
 801a5be:	2200      	movs	r2, #0
 801a5c0:	6062      	str	r2, [r4, #4]
 801a5c2:	04d9      	lsls	r1, r3, #19
 801a5c4:	6922      	ldr	r2, [r4, #16]
 801a5c6:	6022      	str	r2, [r4, #0]
 801a5c8:	d504      	bpl.n	801a5d4 <__sflush_r+0x78>
 801a5ca:	1c42      	adds	r2, r0, #1
 801a5cc:	d101      	bne.n	801a5d2 <__sflush_r+0x76>
 801a5ce:	682b      	ldr	r3, [r5, #0]
 801a5d0:	b903      	cbnz	r3, 801a5d4 <__sflush_r+0x78>
 801a5d2:	6560      	str	r0, [r4, #84]	@ 0x54
 801a5d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801a5d6:	602f      	str	r7, [r5, #0]
 801a5d8:	b1b9      	cbz	r1, 801a60a <__sflush_r+0xae>
 801a5da:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801a5de:	4299      	cmp	r1, r3
 801a5e0:	d002      	beq.n	801a5e8 <__sflush_r+0x8c>
 801a5e2:	4628      	mov	r0, r5
 801a5e4:	f7ff fb42 	bl	8019c6c <_free_r>
 801a5e8:	2300      	movs	r3, #0
 801a5ea:	6363      	str	r3, [r4, #52]	@ 0x34
 801a5ec:	e00d      	b.n	801a60a <__sflush_r+0xae>
 801a5ee:	2301      	movs	r3, #1
 801a5f0:	4628      	mov	r0, r5
 801a5f2:	47b0      	blx	r6
 801a5f4:	4602      	mov	r2, r0
 801a5f6:	1c50      	adds	r0, r2, #1
 801a5f8:	d1c9      	bne.n	801a58e <__sflush_r+0x32>
 801a5fa:	682b      	ldr	r3, [r5, #0]
 801a5fc:	2b00      	cmp	r3, #0
 801a5fe:	d0c6      	beq.n	801a58e <__sflush_r+0x32>
 801a600:	2b1d      	cmp	r3, #29
 801a602:	d001      	beq.n	801a608 <__sflush_r+0xac>
 801a604:	2b16      	cmp	r3, #22
 801a606:	d11e      	bne.n	801a646 <__sflush_r+0xea>
 801a608:	602f      	str	r7, [r5, #0]
 801a60a:	2000      	movs	r0, #0
 801a60c:	e022      	b.n	801a654 <__sflush_r+0xf8>
 801a60e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a612:	b21b      	sxth	r3, r3
 801a614:	e01b      	b.n	801a64e <__sflush_r+0xf2>
 801a616:	690f      	ldr	r7, [r1, #16]
 801a618:	2f00      	cmp	r7, #0
 801a61a:	d0f6      	beq.n	801a60a <__sflush_r+0xae>
 801a61c:	0793      	lsls	r3, r2, #30
 801a61e:	680e      	ldr	r6, [r1, #0]
 801a620:	bf08      	it	eq
 801a622:	694b      	ldreq	r3, [r1, #20]
 801a624:	600f      	str	r7, [r1, #0]
 801a626:	bf18      	it	ne
 801a628:	2300      	movne	r3, #0
 801a62a:	eba6 0807 	sub.w	r8, r6, r7
 801a62e:	608b      	str	r3, [r1, #8]
 801a630:	f1b8 0f00 	cmp.w	r8, #0
 801a634:	dde9      	ble.n	801a60a <__sflush_r+0xae>
 801a636:	6a21      	ldr	r1, [r4, #32]
 801a638:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801a63a:	4643      	mov	r3, r8
 801a63c:	463a      	mov	r2, r7
 801a63e:	4628      	mov	r0, r5
 801a640:	47b0      	blx	r6
 801a642:	2800      	cmp	r0, #0
 801a644:	dc08      	bgt.n	801a658 <__sflush_r+0xfc>
 801a646:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a64a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a64e:	81a3      	strh	r3, [r4, #12]
 801a650:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a658:	4407      	add	r7, r0
 801a65a:	eba8 0800 	sub.w	r8, r8, r0
 801a65e:	e7e7      	b.n	801a630 <__sflush_r+0xd4>
 801a660:	20400001 	.word	0x20400001

0801a664 <_fflush_r>:
 801a664:	b538      	push	{r3, r4, r5, lr}
 801a666:	690b      	ldr	r3, [r1, #16]
 801a668:	4605      	mov	r5, r0
 801a66a:	460c      	mov	r4, r1
 801a66c:	b913      	cbnz	r3, 801a674 <_fflush_r+0x10>
 801a66e:	2500      	movs	r5, #0
 801a670:	4628      	mov	r0, r5
 801a672:	bd38      	pop	{r3, r4, r5, pc}
 801a674:	b118      	cbz	r0, 801a67e <_fflush_r+0x1a>
 801a676:	6a03      	ldr	r3, [r0, #32]
 801a678:	b90b      	cbnz	r3, 801a67e <_fflush_r+0x1a>
 801a67a:	f7fe ff11 	bl	80194a0 <__sinit>
 801a67e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a682:	2b00      	cmp	r3, #0
 801a684:	d0f3      	beq.n	801a66e <_fflush_r+0xa>
 801a686:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801a688:	07d0      	lsls	r0, r2, #31
 801a68a:	d404      	bmi.n	801a696 <_fflush_r+0x32>
 801a68c:	0599      	lsls	r1, r3, #22
 801a68e:	d402      	bmi.n	801a696 <_fflush_r+0x32>
 801a690:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a692:	f7ff faa8 	bl	8019be6 <__retarget_lock_acquire_recursive>
 801a696:	4628      	mov	r0, r5
 801a698:	4621      	mov	r1, r4
 801a69a:	f7ff ff5f 	bl	801a55c <__sflush_r>
 801a69e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801a6a0:	07da      	lsls	r2, r3, #31
 801a6a2:	4605      	mov	r5, r0
 801a6a4:	d4e4      	bmi.n	801a670 <_fflush_r+0xc>
 801a6a6:	89a3      	ldrh	r3, [r4, #12]
 801a6a8:	059b      	lsls	r3, r3, #22
 801a6aa:	d4e1      	bmi.n	801a670 <_fflush_r+0xc>
 801a6ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a6ae:	f7ff fa9b 	bl	8019be8 <__retarget_lock_release_recursive>
 801a6b2:	e7dd      	b.n	801a670 <_fflush_r+0xc>

0801a6b4 <fiprintf>:
 801a6b4:	b40e      	push	{r1, r2, r3}
 801a6b6:	b503      	push	{r0, r1, lr}
 801a6b8:	4601      	mov	r1, r0
 801a6ba:	ab03      	add	r3, sp, #12
 801a6bc:	4805      	ldr	r0, [pc, #20]	@ (801a6d4 <fiprintf+0x20>)
 801a6be:	f853 2b04 	ldr.w	r2, [r3], #4
 801a6c2:	6800      	ldr	r0, [r0, #0]
 801a6c4:	9301      	str	r3, [sp, #4]
 801a6c6:	f7ff fca5 	bl	801a014 <_vfiprintf_r>
 801a6ca:	b002      	add	sp, #8
 801a6cc:	f85d eb04 	ldr.w	lr, [sp], #4
 801a6d0:	b003      	add	sp, #12
 801a6d2:	4770      	bx	lr
 801a6d4:	20002e40 	.word	0x20002e40

0801a6d8 <__swhatbuf_r>:
 801a6d8:	b570      	push	{r4, r5, r6, lr}
 801a6da:	460c      	mov	r4, r1
 801a6dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a6e0:	2900      	cmp	r1, #0
 801a6e2:	b096      	sub	sp, #88	@ 0x58
 801a6e4:	4615      	mov	r5, r2
 801a6e6:	461e      	mov	r6, r3
 801a6e8:	da0d      	bge.n	801a706 <__swhatbuf_r+0x2e>
 801a6ea:	89a3      	ldrh	r3, [r4, #12]
 801a6ec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801a6f0:	f04f 0100 	mov.w	r1, #0
 801a6f4:	bf14      	ite	ne
 801a6f6:	2340      	movne	r3, #64	@ 0x40
 801a6f8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801a6fc:	2000      	movs	r0, #0
 801a6fe:	6031      	str	r1, [r6, #0]
 801a700:	602b      	str	r3, [r5, #0]
 801a702:	b016      	add	sp, #88	@ 0x58
 801a704:	bd70      	pop	{r4, r5, r6, pc}
 801a706:	466a      	mov	r2, sp
 801a708:	f000 f848 	bl	801a79c <_fstat_r>
 801a70c:	2800      	cmp	r0, #0
 801a70e:	dbec      	blt.n	801a6ea <__swhatbuf_r+0x12>
 801a710:	9901      	ldr	r1, [sp, #4]
 801a712:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801a716:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801a71a:	4259      	negs	r1, r3
 801a71c:	4159      	adcs	r1, r3
 801a71e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801a722:	e7eb      	b.n	801a6fc <__swhatbuf_r+0x24>

0801a724 <__smakebuf_r>:
 801a724:	898b      	ldrh	r3, [r1, #12]
 801a726:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801a728:	079d      	lsls	r5, r3, #30
 801a72a:	4606      	mov	r6, r0
 801a72c:	460c      	mov	r4, r1
 801a72e:	d507      	bpl.n	801a740 <__smakebuf_r+0x1c>
 801a730:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801a734:	6023      	str	r3, [r4, #0]
 801a736:	6123      	str	r3, [r4, #16]
 801a738:	2301      	movs	r3, #1
 801a73a:	6163      	str	r3, [r4, #20]
 801a73c:	b003      	add	sp, #12
 801a73e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a740:	ab01      	add	r3, sp, #4
 801a742:	466a      	mov	r2, sp
 801a744:	f7ff ffc8 	bl	801a6d8 <__swhatbuf_r>
 801a748:	9f00      	ldr	r7, [sp, #0]
 801a74a:	4605      	mov	r5, r0
 801a74c:	4639      	mov	r1, r7
 801a74e:	4630      	mov	r0, r6
 801a750:	f7fe fc74 	bl	801903c <_malloc_r>
 801a754:	b948      	cbnz	r0, 801a76a <__smakebuf_r+0x46>
 801a756:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a75a:	059a      	lsls	r2, r3, #22
 801a75c:	d4ee      	bmi.n	801a73c <__smakebuf_r+0x18>
 801a75e:	f023 0303 	bic.w	r3, r3, #3
 801a762:	f043 0302 	orr.w	r3, r3, #2
 801a766:	81a3      	strh	r3, [r4, #12]
 801a768:	e7e2      	b.n	801a730 <__smakebuf_r+0xc>
 801a76a:	89a3      	ldrh	r3, [r4, #12]
 801a76c:	6020      	str	r0, [r4, #0]
 801a76e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a772:	81a3      	strh	r3, [r4, #12]
 801a774:	9b01      	ldr	r3, [sp, #4]
 801a776:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801a77a:	b15b      	cbz	r3, 801a794 <__smakebuf_r+0x70>
 801a77c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a780:	4630      	mov	r0, r6
 801a782:	f000 f81d 	bl	801a7c0 <_isatty_r>
 801a786:	b128      	cbz	r0, 801a794 <__smakebuf_r+0x70>
 801a788:	89a3      	ldrh	r3, [r4, #12]
 801a78a:	f023 0303 	bic.w	r3, r3, #3
 801a78e:	f043 0301 	orr.w	r3, r3, #1
 801a792:	81a3      	strh	r3, [r4, #12]
 801a794:	89a3      	ldrh	r3, [r4, #12]
 801a796:	431d      	orrs	r5, r3
 801a798:	81a5      	strh	r5, [r4, #12]
 801a79a:	e7cf      	b.n	801a73c <__smakebuf_r+0x18>

0801a79c <_fstat_r>:
 801a79c:	b538      	push	{r3, r4, r5, lr}
 801a79e:	4d07      	ldr	r5, [pc, #28]	@ (801a7bc <_fstat_r+0x20>)
 801a7a0:	2300      	movs	r3, #0
 801a7a2:	4604      	mov	r4, r0
 801a7a4:	4608      	mov	r0, r1
 801a7a6:	4611      	mov	r1, r2
 801a7a8:	602b      	str	r3, [r5, #0]
 801a7aa:	f7e8 f9d3 	bl	8002b54 <_fstat>
 801a7ae:	1c43      	adds	r3, r0, #1
 801a7b0:	d102      	bne.n	801a7b8 <_fstat_r+0x1c>
 801a7b2:	682b      	ldr	r3, [r5, #0]
 801a7b4:	b103      	cbz	r3, 801a7b8 <_fstat_r+0x1c>
 801a7b6:	6023      	str	r3, [r4, #0]
 801a7b8:	bd38      	pop	{r3, r4, r5, pc}
 801a7ba:	bf00      	nop
 801a7bc:	20011490 	.word	0x20011490

0801a7c0 <_isatty_r>:
 801a7c0:	b538      	push	{r3, r4, r5, lr}
 801a7c2:	4d06      	ldr	r5, [pc, #24]	@ (801a7dc <_isatty_r+0x1c>)
 801a7c4:	2300      	movs	r3, #0
 801a7c6:	4604      	mov	r4, r0
 801a7c8:	4608      	mov	r0, r1
 801a7ca:	602b      	str	r3, [r5, #0]
 801a7cc:	f7e8 f9d2 	bl	8002b74 <_isatty>
 801a7d0:	1c43      	adds	r3, r0, #1
 801a7d2:	d102      	bne.n	801a7da <_isatty_r+0x1a>
 801a7d4:	682b      	ldr	r3, [r5, #0]
 801a7d6:	b103      	cbz	r3, 801a7da <_isatty_r+0x1a>
 801a7d8:	6023      	str	r3, [r4, #0]
 801a7da:	bd38      	pop	{r3, r4, r5, pc}
 801a7dc:	20011490 	.word	0x20011490

0801a7e0 <abort>:
 801a7e0:	b508      	push	{r3, lr}
 801a7e2:	2006      	movs	r0, #6
 801a7e4:	f000 f82c 	bl	801a840 <raise>
 801a7e8:	2001      	movs	r0, #1
 801a7ea:	f7e8 f963 	bl	8002ab4 <_exit>

0801a7ee <_raise_r>:
 801a7ee:	291f      	cmp	r1, #31
 801a7f0:	b538      	push	{r3, r4, r5, lr}
 801a7f2:	4605      	mov	r5, r0
 801a7f4:	460c      	mov	r4, r1
 801a7f6:	d904      	bls.n	801a802 <_raise_r+0x14>
 801a7f8:	2316      	movs	r3, #22
 801a7fa:	6003      	str	r3, [r0, #0]
 801a7fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a800:	bd38      	pop	{r3, r4, r5, pc}
 801a802:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801a804:	b112      	cbz	r2, 801a80c <_raise_r+0x1e>
 801a806:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801a80a:	b94b      	cbnz	r3, 801a820 <_raise_r+0x32>
 801a80c:	4628      	mov	r0, r5
 801a80e:	f000 f831 	bl	801a874 <_getpid_r>
 801a812:	4622      	mov	r2, r4
 801a814:	4601      	mov	r1, r0
 801a816:	4628      	mov	r0, r5
 801a818:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a81c:	f000 b818 	b.w	801a850 <_kill_r>
 801a820:	2b01      	cmp	r3, #1
 801a822:	d00a      	beq.n	801a83a <_raise_r+0x4c>
 801a824:	1c59      	adds	r1, r3, #1
 801a826:	d103      	bne.n	801a830 <_raise_r+0x42>
 801a828:	2316      	movs	r3, #22
 801a82a:	6003      	str	r3, [r0, #0]
 801a82c:	2001      	movs	r0, #1
 801a82e:	e7e7      	b.n	801a800 <_raise_r+0x12>
 801a830:	2100      	movs	r1, #0
 801a832:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801a836:	4620      	mov	r0, r4
 801a838:	4798      	blx	r3
 801a83a:	2000      	movs	r0, #0
 801a83c:	e7e0      	b.n	801a800 <_raise_r+0x12>
	...

0801a840 <raise>:
 801a840:	4b02      	ldr	r3, [pc, #8]	@ (801a84c <raise+0xc>)
 801a842:	4601      	mov	r1, r0
 801a844:	6818      	ldr	r0, [r3, #0]
 801a846:	f7ff bfd2 	b.w	801a7ee <_raise_r>
 801a84a:	bf00      	nop
 801a84c:	20002e40 	.word	0x20002e40

0801a850 <_kill_r>:
 801a850:	b538      	push	{r3, r4, r5, lr}
 801a852:	4d07      	ldr	r5, [pc, #28]	@ (801a870 <_kill_r+0x20>)
 801a854:	2300      	movs	r3, #0
 801a856:	4604      	mov	r4, r0
 801a858:	4608      	mov	r0, r1
 801a85a:	4611      	mov	r1, r2
 801a85c:	602b      	str	r3, [r5, #0]
 801a85e:	f7e8 f919 	bl	8002a94 <_kill>
 801a862:	1c43      	adds	r3, r0, #1
 801a864:	d102      	bne.n	801a86c <_kill_r+0x1c>
 801a866:	682b      	ldr	r3, [r5, #0]
 801a868:	b103      	cbz	r3, 801a86c <_kill_r+0x1c>
 801a86a:	6023      	str	r3, [r4, #0]
 801a86c:	bd38      	pop	{r3, r4, r5, pc}
 801a86e:	bf00      	nop
 801a870:	20011490 	.word	0x20011490

0801a874 <_getpid_r>:
 801a874:	f7e8 b906 	b.w	8002a84 <_getpid>

0801a878 <atan2>:
 801a878:	f000 bb32 	b.w	801aee0 <__ieee754_atan2>

0801a87c <sqrt>:
 801a87c:	b538      	push	{r3, r4, r5, lr}
 801a87e:	ed2d 8b02 	vpush	{d8}
 801a882:	ec55 4b10 	vmov	r4, r5, d0
 801a886:	f000 f8cf 	bl	801aa28 <__ieee754_sqrt>
 801a88a:	4622      	mov	r2, r4
 801a88c:	462b      	mov	r3, r5
 801a88e:	4620      	mov	r0, r4
 801a890:	4629      	mov	r1, r5
 801a892:	eeb0 8a40 	vmov.f32	s16, s0
 801a896:	eef0 8a60 	vmov.f32	s17, s1
 801a89a:	f7e6 f95f 	bl	8000b5c <__aeabi_dcmpun>
 801a89e:	b990      	cbnz	r0, 801a8c6 <sqrt+0x4a>
 801a8a0:	2200      	movs	r2, #0
 801a8a2:	2300      	movs	r3, #0
 801a8a4:	4620      	mov	r0, r4
 801a8a6:	4629      	mov	r1, r5
 801a8a8:	f7e6 f930 	bl	8000b0c <__aeabi_dcmplt>
 801a8ac:	b158      	cbz	r0, 801a8c6 <sqrt+0x4a>
 801a8ae:	f7ff f96f 	bl	8019b90 <__errno>
 801a8b2:	2321      	movs	r3, #33	@ 0x21
 801a8b4:	6003      	str	r3, [r0, #0]
 801a8b6:	2200      	movs	r2, #0
 801a8b8:	2300      	movs	r3, #0
 801a8ba:	4610      	mov	r0, r2
 801a8bc:	4619      	mov	r1, r3
 801a8be:	f7e5 ffdd 	bl	800087c <__aeabi_ddiv>
 801a8c2:	ec41 0b18 	vmov	d8, r0, r1
 801a8c6:	eeb0 0a48 	vmov.f32	s0, s16
 801a8ca:	eef0 0a68 	vmov.f32	s1, s17
 801a8ce:	ecbd 8b02 	vpop	{d8}
 801a8d2:	bd38      	pop	{r3, r4, r5, pc}
 801a8d4:	0000      	movs	r0, r0
	...

0801a8d8 <cos>:
 801a8d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801a8da:	ec53 2b10 	vmov	r2, r3, d0
 801a8de:	4826      	ldr	r0, [pc, #152]	@ (801a978 <cos+0xa0>)
 801a8e0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801a8e4:	4281      	cmp	r1, r0
 801a8e6:	d806      	bhi.n	801a8f6 <cos+0x1e>
 801a8e8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 801a970 <cos+0x98>
 801a8ec:	b005      	add	sp, #20
 801a8ee:	f85d eb04 	ldr.w	lr, [sp], #4
 801a8f2:	f000 b971 	b.w	801abd8 <__kernel_cos>
 801a8f6:	4821      	ldr	r0, [pc, #132]	@ (801a97c <cos+0xa4>)
 801a8f8:	4281      	cmp	r1, r0
 801a8fa:	d908      	bls.n	801a90e <cos+0x36>
 801a8fc:	4610      	mov	r0, r2
 801a8fe:	4619      	mov	r1, r3
 801a900:	f7e5 fcda 	bl	80002b8 <__aeabi_dsub>
 801a904:	ec41 0b10 	vmov	d0, r0, r1
 801a908:	b005      	add	sp, #20
 801a90a:	f85d fb04 	ldr.w	pc, [sp], #4
 801a90e:	4668      	mov	r0, sp
 801a910:	f000 fbae 	bl	801b070 <__ieee754_rem_pio2>
 801a914:	f000 0003 	and.w	r0, r0, #3
 801a918:	2801      	cmp	r0, #1
 801a91a:	d00b      	beq.n	801a934 <cos+0x5c>
 801a91c:	2802      	cmp	r0, #2
 801a91e:	d015      	beq.n	801a94c <cos+0x74>
 801a920:	b9d8      	cbnz	r0, 801a95a <cos+0x82>
 801a922:	ed9d 1b02 	vldr	d1, [sp, #8]
 801a926:	ed9d 0b00 	vldr	d0, [sp]
 801a92a:	f000 f955 	bl	801abd8 <__kernel_cos>
 801a92e:	ec51 0b10 	vmov	r0, r1, d0
 801a932:	e7e7      	b.n	801a904 <cos+0x2c>
 801a934:	ed9d 1b02 	vldr	d1, [sp, #8]
 801a938:	ed9d 0b00 	vldr	d0, [sp]
 801a93c:	f000 fa14 	bl	801ad68 <__kernel_sin>
 801a940:	ec53 2b10 	vmov	r2, r3, d0
 801a944:	4610      	mov	r0, r2
 801a946:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801a94a:	e7db      	b.n	801a904 <cos+0x2c>
 801a94c:	ed9d 1b02 	vldr	d1, [sp, #8]
 801a950:	ed9d 0b00 	vldr	d0, [sp]
 801a954:	f000 f940 	bl	801abd8 <__kernel_cos>
 801a958:	e7f2      	b.n	801a940 <cos+0x68>
 801a95a:	ed9d 1b02 	vldr	d1, [sp, #8]
 801a95e:	ed9d 0b00 	vldr	d0, [sp]
 801a962:	2001      	movs	r0, #1
 801a964:	f000 fa00 	bl	801ad68 <__kernel_sin>
 801a968:	e7e1      	b.n	801a92e <cos+0x56>
 801a96a:	bf00      	nop
 801a96c:	f3af 8000 	nop.w
	...
 801a978:	3fe921fb 	.word	0x3fe921fb
 801a97c:	7fefffff 	.word	0x7fefffff

0801a980 <sin>:
 801a980:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801a982:	ec53 2b10 	vmov	r2, r3, d0
 801a986:	4826      	ldr	r0, [pc, #152]	@ (801aa20 <sin+0xa0>)
 801a988:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801a98c:	4281      	cmp	r1, r0
 801a98e:	d807      	bhi.n	801a9a0 <sin+0x20>
 801a990:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 801aa18 <sin+0x98>
 801a994:	2000      	movs	r0, #0
 801a996:	b005      	add	sp, #20
 801a998:	f85d eb04 	ldr.w	lr, [sp], #4
 801a99c:	f000 b9e4 	b.w	801ad68 <__kernel_sin>
 801a9a0:	4820      	ldr	r0, [pc, #128]	@ (801aa24 <sin+0xa4>)
 801a9a2:	4281      	cmp	r1, r0
 801a9a4:	d908      	bls.n	801a9b8 <sin+0x38>
 801a9a6:	4610      	mov	r0, r2
 801a9a8:	4619      	mov	r1, r3
 801a9aa:	f7e5 fc85 	bl	80002b8 <__aeabi_dsub>
 801a9ae:	ec41 0b10 	vmov	d0, r0, r1
 801a9b2:	b005      	add	sp, #20
 801a9b4:	f85d fb04 	ldr.w	pc, [sp], #4
 801a9b8:	4668      	mov	r0, sp
 801a9ba:	f000 fb59 	bl	801b070 <__ieee754_rem_pio2>
 801a9be:	f000 0003 	and.w	r0, r0, #3
 801a9c2:	2801      	cmp	r0, #1
 801a9c4:	d00c      	beq.n	801a9e0 <sin+0x60>
 801a9c6:	2802      	cmp	r0, #2
 801a9c8:	d011      	beq.n	801a9ee <sin+0x6e>
 801a9ca:	b9e8      	cbnz	r0, 801aa08 <sin+0x88>
 801a9cc:	ed9d 1b02 	vldr	d1, [sp, #8]
 801a9d0:	ed9d 0b00 	vldr	d0, [sp]
 801a9d4:	2001      	movs	r0, #1
 801a9d6:	f000 f9c7 	bl	801ad68 <__kernel_sin>
 801a9da:	ec51 0b10 	vmov	r0, r1, d0
 801a9de:	e7e6      	b.n	801a9ae <sin+0x2e>
 801a9e0:	ed9d 1b02 	vldr	d1, [sp, #8]
 801a9e4:	ed9d 0b00 	vldr	d0, [sp]
 801a9e8:	f000 f8f6 	bl	801abd8 <__kernel_cos>
 801a9ec:	e7f5      	b.n	801a9da <sin+0x5a>
 801a9ee:	ed9d 1b02 	vldr	d1, [sp, #8]
 801a9f2:	ed9d 0b00 	vldr	d0, [sp]
 801a9f6:	2001      	movs	r0, #1
 801a9f8:	f000 f9b6 	bl	801ad68 <__kernel_sin>
 801a9fc:	ec53 2b10 	vmov	r2, r3, d0
 801aa00:	4610      	mov	r0, r2
 801aa02:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801aa06:	e7d2      	b.n	801a9ae <sin+0x2e>
 801aa08:	ed9d 1b02 	vldr	d1, [sp, #8]
 801aa0c:	ed9d 0b00 	vldr	d0, [sp]
 801aa10:	f000 f8e2 	bl	801abd8 <__kernel_cos>
 801aa14:	e7f2      	b.n	801a9fc <sin+0x7c>
 801aa16:	bf00      	nop
	...
 801aa20:	3fe921fb 	.word	0x3fe921fb
 801aa24:	7fefffff 	.word	0x7fefffff

0801aa28 <__ieee754_sqrt>:
 801aa28:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801aa2c:	4a66      	ldr	r2, [pc, #408]	@ (801abc8 <__ieee754_sqrt+0x1a0>)
 801aa2e:	ec55 4b10 	vmov	r4, r5, d0
 801aa32:	43aa      	bics	r2, r5
 801aa34:	462b      	mov	r3, r5
 801aa36:	4621      	mov	r1, r4
 801aa38:	d110      	bne.n	801aa5c <__ieee754_sqrt+0x34>
 801aa3a:	4622      	mov	r2, r4
 801aa3c:	4620      	mov	r0, r4
 801aa3e:	4629      	mov	r1, r5
 801aa40:	f7e5 fdf2 	bl	8000628 <__aeabi_dmul>
 801aa44:	4602      	mov	r2, r0
 801aa46:	460b      	mov	r3, r1
 801aa48:	4620      	mov	r0, r4
 801aa4a:	4629      	mov	r1, r5
 801aa4c:	f7e5 fc36 	bl	80002bc <__adddf3>
 801aa50:	4604      	mov	r4, r0
 801aa52:	460d      	mov	r5, r1
 801aa54:	ec45 4b10 	vmov	d0, r4, r5
 801aa58:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801aa5c:	2d00      	cmp	r5, #0
 801aa5e:	dc0e      	bgt.n	801aa7e <__ieee754_sqrt+0x56>
 801aa60:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 801aa64:	4322      	orrs	r2, r4
 801aa66:	d0f5      	beq.n	801aa54 <__ieee754_sqrt+0x2c>
 801aa68:	b19d      	cbz	r5, 801aa92 <__ieee754_sqrt+0x6a>
 801aa6a:	4622      	mov	r2, r4
 801aa6c:	4620      	mov	r0, r4
 801aa6e:	4629      	mov	r1, r5
 801aa70:	f7e5 fc22 	bl	80002b8 <__aeabi_dsub>
 801aa74:	4602      	mov	r2, r0
 801aa76:	460b      	mov	r3, r1
 801aa78:	f7e5 ff00 	bl	800087c <__aeabi_ddiv>
 801aa7c:	e7e8      	b.n	801aa50 <__ieee754_sqrt+0x28>
 801aa7e:	152a      	asrs	r2, r5, #20
 801aa80:	d115      	bne.n	801aaae <__ieee754_sqrt+0x86>
 801aa82:	2000      	movs	r0, #0
 801aa84:	e009      	b.n	801aa9a <__ieee754_sqrt+0x72>
 801aa86:	0acb      	lsrs	r3, r1, #11
 801aa88:	3a15      	subs	r2, #21
 801aa8a:	0549      	lsls	r1, r1, #21
 801aa8c:	2b00      	cmp	r3, #0
 801aa8e:	d0fa      	beq.n	801aa86 <__ieee754_sqrt+0x5e>
 801aa90:	e7f7      	b.n	801aa82 <__ieee754_sqrt+0x5a>
 801aa92:	462a      	mov	r2, r5
 801aa94:	e7fa      	b.n	801aa8c <__ieee754_sqrt+0x64>
 801aa96:	005b      	lsls	r3, r3, #1
 801aa98:	3001      	adds	r0, #1
 801aa9a:	02dc      	lsls	r4, r3, #11
 801aa9c:	d5fb      	bpl.n	801aa96 <__ieee754_sqrt+0x6e>
 801aa9e:	1e44      	subs	r4, r0, #1
 801aaa0:	1b12      	subs	r2, r2, r4
 801aaa2:	f1c0 0420 	rsb	r4, r0, #32
 801aaa6:	fa21 f404 	lsr.w	r4, r1, r4
 801aaaa:	4323      	orrs	r3, r4
 801aaac:	4081      	lsls	r1, r0
 801aaae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801aab2:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 801aab6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801aaba:	07d2      	lsls	r2, r2, #31
 801aabc:	bf5c      	itt	pl
 801aabe:	005b      	lslpl	r3, r3, #1
 801aac0:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 801aac4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801aac8:	bf58      	it	pl
 801aaca:	0049      	lslpl	r1, r1, #1
 801aacc:	2600      	movs	r6, #0
 801aace:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 801aad2:	107f      	asrs	r7, r7, #1
 801aad4:	0049      	lsls	r1, r1, #1
 801aad6:	2016      	movs	r0, #22
 801aad8:	4632      	mov	r2, r6
 801aada:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 801aade:	1915      	adds	r5, r2, r4
 801aae0:	429d      	cmp	r5, r3
 801aae2:	bfde      	ittt	le
 801aae4:	192a      	addle	r2, r5, r4
 801aae6:	1b5b      	suble	r3, r3, r5
 801aae8:	1936      	addle	r6, r6, r4
 801aaea:	0fcd      	lsrs	r5, r1, #31
 801aaec:	3801      	subs	r0, #1
 801aaee:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 801aaf2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801aaf6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801aafa:	d1f0      	bne.n	801aade <__ieee754_sqrt+0xb6>
 801aafc:	4605      	mov	r5, r0
 801aafe:	2420      	movs	r4, #32
 801ab00:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 801ab04:	4293      	cmp	r3, r2
 801ab06:	eb0c 0e00 	add.w	lr, ip, r0
 801ab0a:	dc02      	bgt.n	801ab12 <__ieee754_sqrt+0xea>
 801ab0c:	d113      	bne.n	801ab36 <__ieee754_sqrt+0x10e>
 801ab0e:	458e      	cmp	lr, r1
 801ab10:	d811      	bhi.n	801ab36 <__ieee754_sqrt+0x10e>
 801ab12:	f1be 0f00 	cmp.w	lr, #0
 801ab16:	eb0e 000c 	add.w	r0, lr, ip
 801ab1a:	da3f      	bge.n	801ab9c <__ieee754_sqrt+0x174>
 801ab1c:	2800      	cmp	r0, #0
 801ab1e:	db3d      	blt.n	801ab9c <__ieee754_sqrt+0x174>
 801ab20:	f102 0801 	add.w	r8, r2, #1
 801ab24:	1a9b      	subs	r3, r3, r2
 801ab26:	458e      	cmp	lr, r1
 801ab28:	bf88      	it	hi
 801ab2a:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 801ab2e:	eba1 010e 	sub.w	r1, r1, lr
 801ab32:	4465      	add	r5, ip
 801ab34:	4642      	mov	r2, r8
 801ab36:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801ab3a:	3c01      	subs	r4, #1
 801ab3c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 801ab40:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801ab44:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 801ab48:	d1dc      	bne.n	801ab04 <__ieee754_sqrt+0xdc>
 801ab4a:	4319      	orrs	r1, r3
 801ab4c:	d01b      	beq.n	801ab86 <__ieee754_sqrt+0x15e>
 801ab4e:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 801abcc <__ieee754_sqrt+0x1a4>
 801ab52:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 801abd0 <__ieee754_sqrt+0x1a8>
 801ab56:	e9da 0100 	ldrd	r0, r1, [sl]
 801ab5a:	e9db 2300 	ldrd	r2, r3, [fp]
 801ab5e:	f7e5 fbab 	bl	80002b8 <__aeabi_dsub>
 801ab62:	e9da 8900 	ldrd	r8, r9, [sl]
 801ab66:	4602      	mov	r2, r0
 801ab68:	460b      	mov	r3, r1
 801ab6a:	4640      	mov	r0, r8
 801ab6c:	4649      	mov	r1, r9
 801ab6e:	f7e5 ffd7 	bl	8000b20 <__aeabi_dcmple>
 801ab72:	b140      	cbz	r0, 801ab86 <__ieee754_sqrt+0x15e>
 801ab74:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 801ab78:	e9da 0100 	ldrd	r0, r1, [sl]
 801ab7c:	e9db 2300 	ldrd	r2, r3, [fp]
 801ab80:	d10e      	bne.n	801aba0 <__ieee754_sqrt+0x178>
 801ab82:	3601      	adds	r6, #1
 801ab84:	4625      	mov	r5, r4
 801ab86:	1073      	asrs	r3, r6, #1
 801ab88:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 801ab8c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 801ab90:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 801ab94:	086b      	lsrs	r3, r5, #1
 801ab96:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 801ab9a:	e759      	b.n	801aa50 <__ieee754_sqrt+0x28>
 801ab9c:	4690      	mov	r8, r2
 801ab9e:	e7c1      	b.n	801ab24 <__ieee754_sqrt+0xfc>
 801aba0:	f7e5 fb8c 	bl	80002bc <__adddf3>
 801aba4:	e9da 8900 	ldrd	r8, r9, [sl]
 801aba8:	4602      	mov	r2, r0
 801abaa:	460b      	mov	r3, r1
 801abac:	4640      	mov	r0, r8
 801abae:	4649      	mov	r1, r9
 801abb0:	f7e5 ffac 	bl	8000b0c <__aeabi_dcmplt>
 801abb4:	b120      	cbz	r0, 801abc0 <__ieee754_sqrt+0x198>
 801abb6:	1cab      	adds	r3, r5, #2
 801abb8:	bf08      	it	eq
 801abba:	3601      	addeq	r6, #1
 801abbc:	3502      	adds	r5, #2
 801abbe:	e7e2      	b.n	801ab86 <__ieee754_sqrt+0x15e>
 801abc0:	1c6b      	adds	r3, r5, #1
 801abc2:	f023 0501 	bic.w	r5, r3, #1
 801abc6:	e7de      	b.n	801ab86 <__ieee754_sqrt+0x15e>
 801abc8:	7ff00000 	.word	0x7ff00000
 801abcc:	0801dac8 	.word	0x0801dac8
 801abd0:	0801dac0 	.word	0x0801dac0
 801abd4:	00000000 	.word	0x00000000

0801abd8 <__kernel_cos>:
 801abd8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801abdc:	ec57 6b10 	vmov	r6, r7, d0
 801abe0:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801abe4:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 801abe8:	ed8d 1b00 	vstr	d1, [sp]
 801abec:	d206      	bcs.n	801abfc <__kernel_cos+0x24>
 801abee:	4630      	mov	r0, r6
 801abf0:	4639      	mov	r1, r7
 801abf2:	f7e5 ffc9 	bl	8000b88 <__aeabi_d2iz>
 801abf6:	2800      	cmp	r0, #0
 801abf8:	f000 8088 	beq.w	801ad0c <__kernel_cos+0x134>
 801abfc:	4632      	mov	r2, r6
 801abfe:	463b      	mov	r3, r7
 801ac00:	4630      	mov	r0, r6
 801ac02:	4639      	mov	r1, r7
 801ac04:	f7e5 fd10 	bl	8000628 <__aeabi_dmul>
 801ac08:	4b51      	ldr	r3, [pc, #324]	@ (801ad50 <__kernel_cos+0x178>)
 801ac0a:	2200      	movs	r2, #0
 801ac0c:	4604      	mov	r4, r0
 801ac0e:	460d      	mov	r5, r1
 801ac10:	f7e5 fd0a 	bl	8000628 <__aeabi_dmul>
 801ac14:	a340      	add	r3, pc, #256	@ (adr r3, 801ad18 <__kernel_cos+0x140>)
 801ac16:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac1a:	4682      	mov	sl, r0
 801ac1c:	468b      	mov	fp, r1
 801ac1e:	4620      	mov	r0, r4
 801ac20:	4629      	mov	r1, r5
 801ac22:	f7e5 fd01 	bl	8000628 <__aeabi_dmul>
 801ac26:	a33e      	add	r3, pc, #248	@ (adr r3, 801ad20 <__kernel_cos+0x148>)
 801ac28:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac2c:	f7e5 fb46 	bl	80002bc <__adddf3>
 801ac30:	4622      	mov	r2, r4
 801ac32:	462b      	mov	r3, r5
 801ac34:	f7e5 fcf8 	bl	8000628 <__aeabi_dmul>
 801ac38:	a33b      	add	r3, pc, #236	@ (adr r3, 801ad28 <__kernel_cos+0x150>)
 801ac3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac3e:	f7e5 fb3b 	bl	80002b8 <__aeabi_dsub>
 801ac42:	4622      	mov	r2, r4
 801ac44:	462b      	mov	r3, r5
 801ac46:	f7e5 fcef 	bl	8000628 <__aeabi_dmul>
 801ac4a:	a339      	add	r3, pc, #228	@ (adr r3, 801ad30 <__kernel_cos+0x158>)
 801ac4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac50:	f7e5 fb34 	bl	80002bc <__adddf3>
 801ac54:	4622      	mov	r2, r4
 801ac56:	462b      	mov	r3, r5
 801ac58:	f7e5 fce6 	bl	8000628 <__aeabi_dmul>
 801ac5c:	a336      	add	r3, pc, #216	@ (adr r3, 801ad38 <__kernel_cos+0x160>)
 801ac5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac62:	f7e5 fb29 	bl	80002b8 <__aeabi_dsub>
 801ac66:	4622      	mov	r2, r4
 801ac68:	462b      	mov	r3, r5
 801ac6a:	f7e5 fcdd 	bl	8000628 <__aeabi_dmul>
 801ac6e:	a334      	add	r3, pc, #208	@ (adr r3, 801ad40 <__kernel_cos+0x168>)
 801ac70:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac74:	f7e5 fb22 	bl	80002bc <__adddf3>
 801ac78:	4622      	mov	r2, r4
 801ac7a:	462b      	mov	r3, r5
 801ac7c:	f7e5 fcd4 	bl	8000628 <__aeabi_dmul>
 801ac80:	4622      	mov	r2, r4
 801ac82:	462b      	mov	r3, r5
 801ac84:	f7e5 fcd0 	bl	8000628 <__aeabi_dmul>
 801ac88:	e9dd 2300 	ldrd	r2, r3, [sp]
 801ac8c:	4604      	mov	r4, r0
 801ac8e:	460d      	mov	r5, r1
 801ac90:	4630      	mov	r0, r6
 801ac92:	4639      	mov	r1, r7
 801ac94:	f7e5 fcc8 	bl	8000628 <__aeabi_dmul>
 801ac98:	460b      	mov	r3, r1
 801ac9a:	4602      	mov	r2, r0
 801ac9c:	4629      	mov	r1, r5
 801ac9e:	4620      	mov	r0, r4
 801aca0:	f7e5 fb0a 	bl	80002b8 <__aeabi_dsub>
 801aca4:	4b2b      	ldr	r3, [pc, #172]	@ (801ad54 <__kernel_cos+0x17c>)
 801aca6:	4598      	cmp	r8, r3
 801aca8:	4606      	mov	r6, r0
 801acaa:	460f      	mov	r7, r1
 801acac:	d810      	bhi.n	801acd0 <__kernel_cos+0xf8>
 801acae:	4602      	mov	r2, r0
 801acb0:	460b      	mov	r3, r1
 801acb2:	4650      	mov	r0, sl
 801acb4:	4659      	mov	r1, fp
 801acb6:	f7e5 faff 	bl	80002b8 <__aeabi_dsub>
 801acba:	460b      	mov	r3, r1
 801acbc:	4926      	ldr	r1, [pc, #152]	@ (801ad58 <__kernel_cos+0x180>)
 801acbe:	4602      	mov	r2, r0
 801acc0:	2000      	movs	r0, #0
 801acc2:	f7e5 faf9 	bl	80002b8 <__aeabi_dsub>
 801acc6:	ec41 0b10 	vmov	d0, r0, r1
 801acca:	b003      	add	sp, #12
 801accc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801acd0:	4b22      	ldr	r3, [pc, #136]	@ (801ad5c <__kernel_cos+0x184>)
 801acd2:	4921      	ldr	r1, [pc, #132]	@ (801ad58 <__kernel_cos+0x180>)
 801acd4:	4598      	cmp	r8, r3
 801acd6:	bf8c      	ite	hi
 801acd8:	4d21      	ldrhi	r5, [pc, #132]	@ (801ad60 <__kernel_cos+0x188>)
 801acda:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 801acde:	2400      	movs	r4, #0
 801ace0:	4622      	mov	r2, r4
 801ace2:	462b      	mov	r3, r5
 801ace4:	2000      	movs	r0, #0
 801ace6:	f7e5 fae7 	bl	80002b8 <__aeabi_dsub>
 801acea:	4622      	mov	r2, r4
 801acec:	4680      	mov	r8, r0
 801acee:	4689      	mov	r9, r1
 801acf0:	462b      	mov	r3, r5
 801acf2:	4650      	mov	r0, sl
 801acf4:	4659      	mov	r1, fp
 801acf6:	f7e5 fadf 	bl	80002b8 <__aeabi_dsub>
 801acfa:	4632      	mov	r2, r6
 801acfc:	463b      	mov	r3, r7
 801acfe:	f7e5 fadb 	bl	80002b8 <__aeabi_dsub>
 801ad02:	4602      	mov	r2, r0
 801ad04:	460b      	mov	r3, r1
 801ad06:	4640      	mov	r0, r8
 801ad08:	4649      	mov	r1, r9
 801ad0a:	e7da      	b.n	801acc2 <__kernel_cos+0xea>
 801ad0c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 801ad48 <__kernel_cos+0x170>
 801ad10:	e7db      	b.n	801acca <__kernel_cos+0xf2>
 801ad12:	bf00      	nop
 801ad14:	f3af 8000 	nop.w
 801ad18:	be8838d4 	.word	0xbe8838d4
 801ad1c:	bda8fae9 	.word	0xbda8fae9
 801ad20:	bdb4b1c4 	.word	0xbdb4b1c4
 801ad24:	3e21ee9e 	.word	0x3e21ee9e
 801ad28:	809c52ad 	.word	0x809c52ad
 801ad2c:	3e927e4f 	.word	0x3e927e4f
 801ad30:	19cb1590 	.word	0x19cb1590
 801ad34:	3efa01a0 	.word	0x3efa01a0
 801ad38:	16c15177 	.word	0x16c15177
 801ad3c:	3f56c16c 	.word	0x3f56c16c
 801ad40:	5555554c 	.word	0x5555554c
 801ad44:	3fa55555 	.word	0x3fa55555
 801ad48:	00000000 	.word	0x00000000
 801ad4c:	3ff00000 	.word	0x3ff00000
 801ad50:	3fe00000 	.word	0x3fe00000
 801ad54:	3fd33332 	.word	0x3fd33332
 801ad58:	3ff00000 	.word	0x3ff00000
 801ad5c:	3fe90000 	.word	0x3fe90000
 801ad60:	3fd20000 	.word	0x3fd20000
 801ad64:	00000000 	.word	0x00000000

0801ad68 <__kernel_sin>:
 801ad68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ad6c:	ec55 4b10 	vmov	r4, r5, d0
 801ad70:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801ad74:	b085      	sub	sp, #20
 801ad76:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 801ad7a:	ed8d 1b02 	vstr	d1, [sp, #8]
 801ad7e:	4680      	mov	r8, r0
 801ad80:	d205      	bcs.n	801ad8e <__kernel_sin+0x26>
 801ad82:	4620      	mov	r0, r4
 801ad84:	4629      	mov	r1, r5
 801ad86:	f7e5 feff 	bl	8000b88 <__aeabi_d2iz>
 801ad8a:	2800      	cmp	r0, #0
 801ad8c:	d052      	beq.n	801ae34 <__kernel_sin+0xcc>
 801ad8e:	4622      	mov	r2, r4
 801ad90:	462b      	mov	r3, r5
 801ad92:	4620      	mov	r0, r4
 801ad94:	4629      	mov	r1, r5
 801ad96:	f7e5 fc47 	bl	8000628 <__aeabi_dmul>
 801ad9a:	4682      	mov	sl, r0
 801ad9c:	468b      	mov	fp, r1
 801ad9e:	4602      	mov	r2, r0
 801ada0:	460b      	mov	r3, r1
 801ada2:	4620      	mov	r0, r4
 801ada4:	4629      	mov	r1, r5
 801ada6:	f7e5 fc3f 	bl	8000628 <__aeabi_dmul>
 801adaa:	a342      	add	r3, pc, #264	@ (adr r3, 801aeb4 <__kernel_sin+0x14c>)
 801adac:	e9d3 2300 	ldrd	r2, r3, [r3]
 801adb0:	e9cd 0100 	strd	r0, r1, [sp]
 801adb4:	4650      	mov	r0, sl
 801adb6:	4659      	mov	r1, fp
 801adb8:	f7e5 fc36 	bl	8000628 <__aeabi_dmul>
 801adbc:	a33f      	add	r3, pc, #252	@ (adr r3, 801aebc <__kernel_sin+0x154>)
 801adbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 801adc2:	f7e5 fa79 	bl	80002b8 <__aeabi_dsub>
 801adc6:	4652      	mov	r2, sl
 801adc8:	465b      	mov	r3, fp
 801adca:	f7e5 fc2d 	bl	8000628 <__aeabi_dmul>
 801adce:	a33d      	add	r3, pc, #244	@ (adr r3, 801aec4 <__kernel_sin+0x15c>)
 801add0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801add4:	f7e5 fa72 	bl	80002bc <__adddf3>
 801add8:	4652      	mov	r2, sl
 801adda:	465b      	mov	r3, fp
 801addc:	f7e5 fc24 	bl	8000628 <__aeabi_dmul>
 801ade0:	a33a      	add	r3, pc, #232	@ (adr r3, 801aecc <__kernel_sin+0x164>)
 801ade2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ade6:	f7e5 fa67 	bl	80002b8 <__aeabi_dsub>
 801adea:	4652      	mov	r2, sl
 801adec:	465b      	mov	r3, fp
 801adee:	f7e5 fc1b 	bl	8000628 <__aeabi_dmul>
 801adf2:	a338      	add	r3, pc, #224	@ (adr r3, 801aed4 <__kernel_sin+0x16c>)
 801adf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801adf8:	f7e5 fa60 	bl	80002bc <__adddf3>
 801adfc:	4606      	mov	r6, r0
 801adfe:	460f      	mov	r7, r1
 801ae00:	f1b8 0f00 	cmp.w	r8, #0
 801ae04:	d11b      	bne.n	801ae3e <__kernel_sin+0xd6>
 801ae06:	4602      	mov	r2, r0
 801ae08:	460b      	mov	r3, r1
 801ae0a:	4650      	mov	r0, sl
 801ae0c:	4659      	mov	r1, fp
 801ae0e:	f7e5 fc0b 	bl	8000628 <__aeabi_dmul>
 801ae12:	a325      	add	r3, pc, #148	@ (adr r3, 801aea8 <__kernel_sin+0x140>)
 801ae14:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ae18:	f7e5 fa4e 	bl	80002b8 <__aeabi_dsub>
 801ae1c:	e9dd 2300 	ldrd	r2, r3, [sp]
 801ae20:	f7e5 fc02 	bl	8000628 <__aeabi_dmul>
 801ae24:	4602      	mov	r2, r0
 801ae26:	460b      	mov	r3, r1
 801ae28:	4620      	mov	r0, r4
 801ae2a:	4629      	mov	r1, r5
 801ae2c:	f7e5 fa46 	bl	80002bc <__adddf3>
 801ae30:	4604      	mov	r4, r0
 801ae32:	460d      	mov	r5, r1
 801ae34:	ec45 4b10 	vmov	d0, r4, r5
 801ae38:	b005      	add	sp, #20
 801ae3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ae3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801ae42:	4b1b      	ldr	r3, [pc, #108]	@ (801aeb0 <__kernel_sin+0x148>)
 801ae44:	2200      	movs	r2, #0
 801ae46:	f7e5 fbef 	bl	8000628 <__aeabi_dmul>
 801ae4a:	4632      	mov	r2, r6
 801ae4c:	4680      	mov	r8, r0
 801ae4e:	4689      	mov	r9, r1
 801ae50:	463b      	mov	r3, r7
 801ae52:	e9dd 0100 	ldrd	r0, r1, [sp]
 801ae56:	f7e5 fbe7 	bl	8000628 <__aeabi_dmul>
 801ae5a:	4602      	mov	r2, r0
 801ae5c:	460b      	mov	r3, r1
 801ae5e:	4640      	mov	r0, r8
 801ae60:	4649      	mov	r1, r9
 801ae62:	f7e5 fa29 	bl	80002b8 <__aeabi_dsub>
 801ae66:	4652      	mov	r2, sl
 801ae68:	465b      	mov	r3, fp
 801ae6a:	f7e5 fbdd 	bl	8000628 <__aeabi_dmul>
 801ae6e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801ae72:	f7e5 fa21 	bl	80002b8 <__aeabi_dsub>
 801ae76:	a30c      	add	r3, pc, #48	@ (adr r3, 801aea8 <__kernel_sin+0x140>)
 801ae78:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ae7c:	4606      	mov	r6, r0
 801ae7e:	460f      	mov	r7, r1
 801ae80:	e9dd 0100 	ldrd	r0, r1, [sp]
 801ae84:	f7e5 fbd0 	bl	8000628 <__aeabi_dmul>
 801ae88:	4602      	mov	r2, r0
 801ae8a:	460b      	mov	r3, r1
 801ae8c:	4630      	mov	r0, r6
 801ae8e:	4639      	mov	r1, r7
 801ae90:	f7e5 fa14 	bl	80002bc <__adddf3>
 801ae94:	4602      	mov	r2, r0
 801ae96:	460b      	mov	r3, r1
 801ae98:	4620      	mov	r0, r4
 801ae9a:	4629      	mov	r1, r5
 801ae9c:	f7e5 fa0c 	bl	80002b8 <__aeabi_dsub>
 801aea0:	e7c6      	b.n	801ae30 <__kernel_sin+0xc8>
 801aea2:	bf00      	nop
 801aea4:	f3af 8000 	nop.w
 801aea8:	55555549 	.word	0x55555549
 801aeac:	3fc55555 	.word	0x3fc55555
 801aeb0:	3fe00000 	.word	0x3fe00000
 801aeb4:	5acfd57c 	.word	0x5acfd57c
 801aeb8:	3de5d93a 	.word	0x3de5d93a
 801aebc:	8a2b9ceb 	.word	0x8a2b9ceb
 801aec0:	3e5ae5e6 	.word	0x3e5ae5e6
 801aec4:	57b1fe7d 	.word	0x57b1fe7d
 801aec8:	3ec71de3 	.word	0x3ec71de3
 801aecc:	19c161d5 	.word	0x19c161d5
 801aed0:	3f2a01a0 	.word	0x3f2a01a0
 801aed4:	1110f8a6 	.word	0x1110f8a6
 801aed8:	3f811111 	.word	0x3f811111
 801aedc:	00000000 	.word	0x00000000

0801aee0 <__ieee754_atan2>:
 801aee0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801aee4:	ec57 6b11 	vmov	r6, r7, d1
 801aee8:	4273      	negs	r3, r6
 801aeea:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 801b068 <__ieee754_atan2+0x188>
 801aeee:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 801aef2:	4333      	orrs	r3, r6
 801aef4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 801aef8:	4543      	cmp	r3, r8
 801aefa:	ec51 0b10 	vmov	r0, r1, d0
 801aefe:	4635      	mov	r5, r6
 801af00:	d809      	bhi.n	801af16 <__ieee754_atan2+0x36>
 801af02:	4244      	negs	r4, r0
 801af04:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801af08:	4304      	orrs	r4, r0
 801af0a:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 801af0e:	4544      	cmp	r4, r8
 801af10:	468e      	mov	lr, r1
 801af12:	4681      	mov	r9, r0
 801af14:	d907      	bls.n	801af26 <__ieee754_atan2+0x46>
 801af16:	4632      	mov	r2, r6
 801af18:	463b      	mov	r3, r7
 801af1a:	f7e5 f9cf 	bl	80002bc <__adddf3>
 801af1e:	ec41 0b10 	vmov	d0, r0, r1
 801af22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801af26:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 801af2a:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 801af2e:	4334      	orrs	r4, r6
 801af30:	d103      	bne.n	801af3a <__ieee754_atan2+0x5a>
 801af32:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801af36:	f000 ba97 	b.w	801b468 <atan>
 801af3a:	17bc      	asrs	r4, r7, #30
 801af3c:	f004 0402 	and.w	r4, r4, #2
 801af40:	ea53 0909 	orrs.w	r9, r3, r9
 801af44:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 801af48:	d107      	bne.n	801af5a <__ieee754_atan2+0x7a>
 801af4a:	2c02      	cmp	r4, #2
 801af4c:	d05f      	beq.n	801b00e <__ieee754_atan2+0x12e>
 801af4e:	2c03      	cmp	r4, #3
 801af50:	d1e5      	bne.n	801af1e <__ieee754_atan2+0x3e>
 801af52:	a143      	add	r1, pc, #268	@ (adr r1, 801b060 <__ieee754_atan2+0x180>)
 801af54:	e9d1 0100 	ldrd	r0, r1, [r1]
 801af58:	e7e1      	b.n	801af1e <__ieee754_atan2+0x3e>
 801af5a:	4315      	orrs	r5, r2
 801af5c:	d106      	bne.n	801af6c <__ieee754_atan2+0x8c>
 801af5e:	f1be 0f00 	cmp.w	lr, #0
 801af62:	db5f      	blt.n	801b024 <__ieee754_atan2+0x144>
 801af64:	a136      	add	r1, pc, #216	@ (adr r1, 801b040 <__ieee754_atan2+0x160>)
 801af66:	e9d1 0100 	ldrd	r0, r1, [r1]
 801af6a:	e7d8      	b.n	801af1e <__ieee754_atan2+0x3e>
 801af6c:	4542      	cmp	r2, r8
 801af6e:	d10f      	bne.n	801af90 <__ieee754_atan2+0xb0>
 801af70:	4293      	cmp	r3, r2
 801af72:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 801af76:	d107      	bne.n	801af88 <__ieee754_atan2+0xa8>
 801af78:	2c02      	cmp	r4, #2
 801af7a:	d84c      	bhi.n	801b016 <__ieee754_atan2+0x136>
 801af7c:	4b36      	ldr	r3, [pc, #216]	@ (801b058 <__ieee754_atan2+0x178>)
 801af7e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801af82:	e9d3 0100 	ldrd	r0, r1, [r3]
 801af86:	e7ca      	b.n	801af1e <__ieee754_atan2+0x3e>
 801af88:	2c02      	cmp	r4, #2
 801af8a:	d848      	bhi.n	801b01e <__ieee754_atan2+0x13e>
 801af8c:	4b33      	ldr	r3, [pc, #204]	@ (801b05c <__ieee754_atan2+0x17c>)
 801af8e:	e7f6      	b.n	801af7e <__ieee754_atan2+0x9e>
 801af90:	4543      	cmp	r3, r8
 801af92:	d0e4      	beq.n	801af5e <__ieee754_atan2+0x7e>
 801af94:	1a9b      	subs	r3, r3, r2
 801af96:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 801af9a:	ea4f 5223 	mov.w	r2, r3, asr #20
 801af9e:	da1e      	bge.n	801afde <__ieee754_atan2+0xfe>
 801afa0:	2f00      	cmp	r7, #0
 801afa2:	da01      	bge.n	801afa8 <__ieee754_atan2+0xc8>
 801afa4:	323c      	adds	r2, #60	@ 0x3c
 801afa6:	db1e      	blt.n	801afe6 <__ieee754_atan2+0x106>
 801afa8:	4632      	mov	r2, r6
 801afaa:	463b      	mov	r3, r7
 801afac:	f7e5 fc66 	bl	800087c <__aeabi_ddiv>
 801afb0:	ec41 0b10 	vmov	d0, r0, r1
 801afb4:	f000 fbf0 	bl	801b798 <fabs>
 801afb8:	f000 fa56 	bl	801b468 <atan>
 801afbc:	ec51 0b10 	vmov	r0, r1, d0
 801afc0:	2c01      	cmp	r4, #1
 801afc2:	d013      	beq.n	801afec <__ieee754_atan2+0x10c>
 801afc4:	2c02      	cmp	r4, #2
 801afc6:	d015      	beq.n	801aff4 <__ieee754_atan2+0x114>
 801afc8:	2c00      	cmp	r4, #0
 801afca:	d0a8      	beq.n	801af1e <__ieee754_atan2+0x3e>
 801afcc:	a318      	add	r3, pc, #96	@ (adr r3, 801b030 <__ieee754_atan2+0x150>)
 801afce:	e9d3 2300 	ldrd	r2, r3, [r3]
 801afd2:	f7e5 f971 	bl	80002b8 <__aeabi_dsub>
 801afd6:	a318      	add	r3, pc, #96	@ (adr r3, 801b038 <__ieee754_atan2+0x158>)
 801afd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801afdc:	e014      	b.n	801b008 <__ieee754_atan2+0x128>
 801afde:	a118      	add	r1, pc, #96	@ (adr r1, 801b040 <__ieee754_atan2+0x160>)
 801afe0:	e9d1 0100 	ldrd	r0, r1, [r1]
 801afe4:	e7ec      	b.n	801afc0 <__ieee754_atan2+0xe0>
 801afe6:	2000      	movs	r0, #0
 801afe8:	2100      	movs	r1, #0
 801afea:	e7e9      	b.n	801afc0 <__ieee754_atan2+0xe0>
 801afec:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801aff0:	4619      	mov	r1, r3
 801aff2:	e794      	b.n	801af1e <__ieee754_atan2+0x3e>
 801aff4:	a30e      	add	r3, pc, #56	@ (adr r3, 801b030 <__ieee754_atan2+0x150>)
 801aff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801affa:	f7e5 f95d 	bl	80002b8 <__aeabi_dsub>
 801affe:	4602      	mov	r2, r0
 801b000:	460b      	mov	r3, r1
 801b002:	a10d      	add	r1, pc, #52	@ (adr r1, 801b038 <__ieee754_atan2+0x158>)
 801b004:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b008:	f7e5 f956 	bl	80002b8 <__aeabi_dsub>
 801b00c:	e787      	b.n	801af1e <__ieee754_atan2+0x3e>
 801b00e:	a10a      	add	r1, pc, #40	@ (adr r1, 801b038 <__ieee754_atan2+0x158>)
 801b010:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b014:	e783      	b.n	801af1e <__ieee754_atan2+0x3e>
 801b016:	a10c      	add	r1, pc, #48	@ (adr r1, 801b048 <__ieee754_atan2+0x168>)
 801b018:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b01c:	e77f      	b.n	801af1e <__ieee754_atan2+0x3e>
 801b01e:	2000      	movs	r0, #0
 801b020:	2100      	movs	r1, #0
 801b022:	e77c      	b.n	801af1e <__ieee754_atan2+0x3e>
 801b024:	a10a      	add	r1, pc, #40	@ (adr r1, 801b050 <__ieee754_atan2+0x170>)
 801b026:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b02a:	e778      	b.n	801af1e <__ieee754_atan2+0x3e>
 801b02c:	f3af 8000 	nop.w
 801b030:	33145c07 	.word	0x33145c07
 801b034:	3ca1a626 	.word	0x3ca1a626
 801b038:	54442d18 	.word	0x54442d18
 801b03c:	400921fb 	.word	0x400921fb
 801b040:	54442d18 	.word	0x54442d18
 801b044:	3ff921fb 	.word	0x3ff921fb
 801b048:	54442d18 	.word	0x54442d18
 801b04c:	3fe921fb 	.word	0x3fe921fb
 801b050:	54442d18 	.word	0x54442d18
 801b054:	bff921fb 	.word	0xbff921fb
 801b058:	0801dae8 	.word	0x0801dae8
 801b05c:	0801dad0 	.word	0x0801dad0
 801b060:	54442d18 	.word	0x54442d18
 801b064:	c00921fb 	.word	0xc00921fb
 801b068:	7ff00000 	.word	0x7ff00000
 801b06c:	00000000 	.word	0x00000000

0801b070 <__ieee754_rem_pio2>:
 801b070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b074:	ec57 6b10 	vmov	r6, r7, d0
 801b078:	4bc5      	ldr	r3, [pc, #788]	@ (801b390 <__ieee754_rem_pio2+0x320>)
 801b07a:	b08d      	sub	sp, #52	@ 0x34
 801b07c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801b080:	4598      	cmp	r8, r3
 801b082:	4604      	mov	r4, r0
 801b084:	9704      	str	r7, [sp, #16]
 801b086:	d807      	bhi.n	801b098 <__ieee754_rem_pio2+0x28>
 801b088:	2200      	movs	r2, #0
 801b08a:	2300      	movs	r3, #0
 801b08c:	ed80 0b00 	vstr	d0, [r0]
 801b090:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801b094:	2500      	movs	r5, #0
 801b096:	e028      	b.n	801b0ea <__ieee754_rem_pio2+0x7a>
 801b098:	4bbe      	ldr	r3, [pc, #760]	@ (801b394 <__ieee754_rem_pio2+0x324>)
 801b09a:	4598      	cmp	r8, r3
 801b09c:	d878      	bhi.n	801b190 <__ieee754_rem_pio2+0x120>
 801b09e:	9b04      	ldr	r3, [sp, #16]
 801b0a0:	4dbd      	ldr	r5, [pc, #756]	@ (801b398 <__ieee754_rem_pio2+0x328>)
 801b0a2:	2b00      	cmp	r3, #0
 801b0a4:	4630      	mov	r0, r6
 801b0a6:	a3ac      	add	r3, pc, #688	@ (adr r3, 801b358 <__ieee754_rem_pio2+0x2e8>)
 801b0a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b0ac:	4639      	mov	r1, r7
 801b0ae:	dd38      	ble.n	801b122 <__ieee754_rem_pio2+0xb2>
 801b0b0:	f7e5 f902 	bl	80002b8 <__aeabi_dsub>
 801b0b4:	45a8      	cmp	r8, r5
 801b0b6:	4606      	mov	r6, r0
 801b0b8:	460f      	mov	r7, r1
 801b0ba:	d01a      	beq.n	801b0f2 <__ieee754_rem_pio2+0x82>
 801b0bc:	a3a8      	add	r3, pc, #672	@ (adr r3, 801b360 <__ieee754_rem_pio2+0x2f0>)
 801b0be:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b0c2:	f7e5 f8f9 	bl	80002b8 <__aeabi_dsub>
 801b0c6:	4602      	mov	r2, r0
 801b0c8:	460b      	mov	r3, r1
 801b0ca:	4680      	mov	r8, r0
 801b0cc:	4689      	mov	r9, r1
 801b0ce:	4630      	mov	r0, r6
 801b0d0:	4639      	mov	r1, r7
 801b0d2:	f7e5 f8f1 	bl	80002b8 <__aeabi_dsub>
 801b0d6:	a3a2      	add	r3, pc, #648	@ (adr r3, 801b360 <__ieee754_rem_pio2+0x2f0>)
 801b0d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b0dc:	f7e5 f8ec 	bl	80002b8 <__aeabi_dsub>
 801b0e0:	e9c4 8900 	strd	r8, r9, [r4]
 801b0e4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801b0e8:	2501      	movs	r5, #1
 801b0ea:	4628      	mov	r0, r5
 801b0ec:	b00d      	add	sp, #52	@ 0x34
 801b0ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b0f2:	a39d      	add	r3, pc, #628	@ (adr r3, 801b368 <__ieee754_rem_pio2+0x2f8>)
 801b0f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b0f8:	f7e5 f8de 	bl	80002b8 <__aeabi_dsub>
 801b0fc:	a39c      	add	r3, pc, #624	@ (adr r3, 801b370 <__ieee754_rem_pio2+0x300>)
 801b0fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b102:	4606      	mov	r6, r0
 801b104:	460f      	mov	r7, r1
 801b106:	f7e5 f8d7 	bl	80002b8 <__aeabi_dsub>
 801b10a:	4602      	mov	r2, r0
 801b10c:	460b      	mov	r3, r1
 801b10e:	4680      	mov	r8, r0
 801b110:	4689      	mov	r9, r1
 801b112:	4630      	mov	r0, r6
 801b114:	4639      	mov	r1, r7
 801b116:	f7e5 f8cf 	bl	80002b8 <__aeabi_dsub>
 801b11a:	a395      	add	r3, pc, #596	@ (adr r3, 801b370 <__ieee754_rem_pio2+0x300>)
 801b11c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b120:	e7dc      	b.n	801b0dc <__ieee754_rem_pio2+0x6c>
 801b122:	f7e5 f8cb 	bl	80002bc <__adddf3>
 801b126:	45a8      	cmp	r8, r5
 801b128:	4606      	mov	r6, r0
 801b12a:	460f      	mov	r7, r1
 801b12c:	d018      	beq.n	801b160 <__ieee754_rem_pio2+0xf0>
 801b12e:	a38c      	add	r3, pc, #560	@ (adr r3, 801b360 <__ieee754_rem_pio2+0x2f0>)
 801b130:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b134:	f7e5 f8c2 	bl	80002bc <__adddf3>
 801b138:	4602      	mov	r2, r0
 801b13a:	460b      	mov	r3, r1
 801b13c:	4680      	mov	r8, r0
 801b13e:	4689      	mov	r9, r1
 801b140:	4630      	mov	r0, r6
 801b142:	4639      	mov	r1, r7
 801b144:	f7e5 f8b8 	bl	80002b8 <__aeabi_dsub>
 801b148:	a385      	add	r3, pc, #532	@ (adr r3, 801b360 <__ieee754_rem_pio2+0x2f0>)
 801b14a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b14e:	f7e5 f8b5 	bl	80002bc <__adddf3>
 801b152:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 801b156:	e9c4 8900 	strd	r8, r9, [r4]
 801b15a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801b15e:	e7c4      	b.n	801b0ea <__ieee754_rem_pio2+0x7a>
 801b160:	a381      	add	r3, pc, #516	@ (adr r3, 801b368 <__ieee754_rem_pio2+0x2f8>)
 801b162:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b166:	f7e5 f8a9 	bl	80002bc <__adddf3>
 801b16a:	a381      	add	r3, pc, #516	@ (adr r3, 801b370 <__ieee754_rem_pio2+0x300>)
 801b16c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b170:	4606      	mov	r6, r0
 801b172:	460f      	mov	r7, r1
 801b174:	f7e5 f8a2 	bl	80002bc <__adddf3>
 801b178:	4602      	mov	r2, r0
 801b17a:	460b      	mov	r3, r1
 801b17c:	4680      	mov	r8, r0
 801b17e:	4689      	mov	r9, r1
 801b180:	4630      	mov	r0, r6
 801b182:	4639      	mov	r1, r7
 801b184:	f7e5 f898 	bl	80002b8 <__aeabi_dsub>
 801b188:	a379      	add	r3, pc, #484	@ (adr r3, 801b370 <__ieee754_rem_pio2+0x300>)
 801b18a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b18e:	e7de      	b.n	801b14e <__ieee754_rem_pio2+0xde>
 801b190:	4b82      	ldr	r3, [pc, #520]	@ (801b39c <__ieee754_rem_pio2+0x32c>)
 801b192:	4598      	cmp	r8, r3
 801b194:	f200 80d1 	bhi.w	801b33a <__ieee754_rem_pio2+0x2ca>
 801b198:	f000 fafe 	bl	801b798 <fabs>
 801b19c:	ec57 6b10 	vmov	r6, r7, d0
 801b1a0:	a375      	add	r3, pc, #468	@ (adr r3, 801b378 <__ieee754_rem_pio2+0x308>)
 801b1a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b1a6:	4630      	mov	r0, r6
 801b1a8:	4639      	mov	r1, r7
 801b1aa:	f7e5 fa3d 	bl	8000628 <__aeabi_dmul>
 801b1ae:	4b7c      	ldr	r3, [pc, #496]	@ (801b3a0 <__ieee754_rem_pio2+0x330>)
 801b1b0:	2200      	movs	r2, #0
 801b1b2:	f7e5 f883 	bl	80002bc <__adddf3>
 801b1b6:	f7e5 fce7 	bl	8000b88 <__aeabi_d2iz>
 801b1ba:	4605      	mov	r5, r0
 801b1bc:	f7e5 f9ca 	bl	8000554 <__aeabi_i2d>
 801b1c0:	4602      	mov	r2, r0
 801b1c2:	460b      	mov	r3, r1
 801b1c4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801b1c8:	a363      	add	r3, pc, #396	@ (adr r3, 801b358 <__ieee754_rem_pio2+0x2e8>)
 801b1ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b1ce:	f7e5 fa2b 	bl	8000628 <__aeabi_dmul>
 801b1d2:	4602      	mov	r2, r0
 801b1d4:	460b      	mov	r3, r1
 801b1d6:	4630      	mov	r0, r6
 801b1d8:	4639      	mov	r1, r7
 801b1da:	f7e5 f86d 	bl	80002b8 <__aeabi_dsub>
 801b1de:	a360      	add	r3, pc, #384	@ (adr r3, 801b360 <__ieee754_rem_pio2+0x2f0>)
 801b1e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b1e4:	4682      	mov	sl, r0
 801b1e6:	468b      	mov	fp, r1
 801b1e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801b1ec:	f7e5 fa1c 	bl	8000628 <__aeabi_dmul>
 801b1f0:	2d1f      	cmp	r5, #31
 801b1f2:	4606      	mov	r6, r0
 801b1f4:	460f      	mov	r7, r1
 801b1f6:	dc0c      	bgt.n	801b212 <__ieee754_rem_pio2+0x1a2>
 801b1f8:	4b6a      	ldr	r3, [pc, #424]	@ (801b3a4 <__ieee754_rem_pio2+0x334>)
 801b1fa:	1e6a      	subs	r2, r5, #1
 801b1fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801b200:	4543      	cmp	r3, r8
 801b202:	d006      	beq.n	801b212 <__ieee754_rem_pio2+0x1a2>
 801b204:	4632      	mov	r2, r6
 801b206:	463b      	mov	r3, r7
 801b208:	4650      	mov	r0, sl
 801b20a:	4659      	mov	r1, fp
 801b20c:	f7e5 f854 	bl	80002b8 <__aeabi_dsub>
 801b210:	e00e      	b.n	801b230 <__ieee754_rem_pio2+0x1c0>
 801b212:	463b      	mov	r3, r7
 801b214:	4632      	mov	r2, r6
 801b216:	4650      	mov	r0, sl
 801b218:	4659      	mov	r1, fp
 801b21a:	f7e5 f84d 	bl	80002b8 <__aeabi_dsub>
 801b21e:	ea4f 5328 	mov.w	r3, r8, asr #20
 801b222:	9305      	str	r3, [sp, #20]
 801b224:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801b228:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 801b22c:	2b10      	cmp	r3, #16
 801b22e:	dc02      	bgt.n	801b236 <__ieee754_rem_pio2+0x1c6>
 801b230:	e9c4 0100 	strd	r0, r1, [r4]
 801b234:	e039      	b.n	801b2aa <__ieee754_rem_pio2+0x23a>
 801b236:	a34c      	add	r3, pc, #304	@ (adr r3, 801b368 <__ieee754_rem_pio2+0x2f8>)
 801b238:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b23c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801b240:	f7e5 f9f2 	bl	8000628 <__aeabi_dmul>
 801b244:	4606      	mov	r6, r0
 801b246:	460f      	mov	r7, r1
 801b248:	4602      	mov	r2, r0
 801b24a:	460b      	mov	r3, r1
 801b24c:	4650      	mov	r0, sl
 801b24e:	4659      	mov	r1, fp
 801b250:	f7e5 f832 	bl	80002b8 <__aeabi_dsub>
 801b254:	4602      	mov	r2, r0
 801b256:	460b      	mov	r3, r1
 801b258:	4680      	mov	r8, r0
 801b25a:	4689      	mov	r9, r1
 801b25c:	4650      	mov	r0, sl
 801b25e:	4659      	mov	r1, fp
 801b260:	f7e5 f82a 	bl	80002b8 <__aeabi_dsub>
 801b264:	4632      	mov	r2, r6
 801b266:	463b      	mov	r3, r7
 801b268:	f7e5 f826 	bl	80002b8 <__aeabi_dsub>
 801b26c:	a340      	add	r3, pc, #256	@ (adr r3, 801b370 <__ieee754_rem_pio2+0x300>)
 801b26e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b272:	4606      	mov	r6, r0
 801b274:	460f      	mov	r7, r1
 801b276:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801b27a:	f7e5 f9d5 	bl	8000628 <__aeabi_dmul>
 801b27e:	4632      	mov	r2, r6
 801b280:	463b      	mov	r3, r7
 801b282:	f7e5 f819 	bl	80002b8 <__aeabi_dsub>
 801b286:	4602      	mov	r2, r0
 801b288:	460b      	mov	r3, r1
 801b28a:	4606      	mov	r6, r0
 801b28c:	460f      	mov	r7, r1
 801b28e:	4640      	mov	r0, r8
 801b290:	4649      	mov	r1, r9
 801b292:	f7e5 f811 	bl	80002b8 <__aeabi_dsub>
 801b296:	9a05      	ldr	r2, [sp, #20]
 801b298:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801b29c:	1ad3      	subs	r3, r2, r3
 801b29e:	2b31      	cmp	r3, #49	@ 0x31
 801b2a0:	dc20      	bgt.n	801b2e4 <__ieee754_rem_pio2+0x274>
 801b2a2:	e9c4 0100 	strd	r0, r1, [r4]
 801b2a6:	46c2      	mov	sl, r8
 801b2a8:	46cb      	mov	fp, r9
 801b2aa:	e9d4 8900 	ldrd	r8, r9, [r4]
 801b2ae:	4650      	mov	r0, sl
 801b2b0:	4642      	mov	r2, r8
 801b2b2:	464b      	mov	r3, r9
 801b2b4:	4659      	mov	r1, fp
 801b2b6:	f7e4 ffff 	bl	80002b8 <__aeabi_dsub>
 801b2ba:	463b      	mov	r3, r7
 801b2bc:	4632      	mov	r2, r6
 801b2be:	f7e4 fffb 	bl	80002b8 <__aeabi_dsub>
 801b2c2:	9b04      	ldr	r3, [sp, #16]
 801b2c4:	2b00      	cmp	r3, #0
 801b2c6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801b2ca:	f6bf af0e 	bge.w	801b0ea <__ieee754_rem_pio2+0x7a>
 801b2ce:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 801b2d2:	6063      	str	r3, [r4, #4]
 801b2d4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801b2d8:	f8c4 8000 	str.w	r8, [r4]
 801b2dc:	60a0      	str	r0, [r4, #8]
 801b2de:	60e3      	str	r3, [r4, #12]
 801b2e0:	426d      	negs	r5, r5
 801b2e2:	e702      	b.n	801b0ea <__ieee754_rem_pio2+0x7a>
 801b2e4:	a326      	add	r3, pc, #152	@ (adr r3, 801b380 <__ieee754_rem_pio2+0x310>)
 801b2e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b2ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801b2ee:	f7e5 f99b 	bl	8000628 <__aeabi_dmul>
 801b2f2:	4606      	mov	r6, r0
 801b2f4:	460f      	mov	r7, r1
 801b2f6:	4602      	mov	r2, r0
 801b2f8:	460b      	mov	r3, r1
 801b2fa:	4640      	mov	r0, r8
 801b2fc:	4649      	mov	r1, r9
 801b2fe:	f7e4 ffdb 	bl	80002b8 <__aeabi_dsub>
 801b302:	4602      	mov	r2, r0
 801b304:	460b      	mov	r3, r1
 801b306:	4682      	mov	sl, r0
 801b308:	468b      	mov	fp, r1
 801b30a:	4640      	mov	r0, r8
 801b30c:	4649      	mov	r1, r9
 801b30e:	f7e4 ffd3 	bl	80002b8 <__aeabi_dsub>
 801b312:	4632      	mov	r2, r6
 801b314:	463b      	mov	r3, r7
 801b316:	f7e4 ffcf 	bl	80002b8 <__aeabi_dsub>
 801b31a:	a31b      	add	r3, pc, #108	@ (adr r3, 801b388 <__ieee754_rem_pio2+0x318>)
 801b31c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b320:	4606      	mov	r6, r0
 801b322:	460f      	mov	r7, r1
 801b324:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801b328:	f7e5 f97e 	bl	8000628 <__aeabi_dmul>
 801b32c:	4632      	mov	r2, r6
 801b32e:	463b      	mov	r3, r7
 801b330:	f7e4 ffc2 	bl	80002b8 <__aeabi_dsub>
 801b334:	4606      	mov	r6, r0
 801b336:	460f      	mov	r7, r1
 801b338:	e764      	b.n	801b204 <__ieee754_rem_pio2+0x194>
 801b33a:	4b1b      	ldr	r3, [pc, #108]	@ (801b3a8 <__ieee754_rem_pio2+0x338>)
 801b33c:	4598      	cmp	r8, r3
 801b33e:	d935      	bls.n	801b3ac <__ieee754_rem_pio2+0x33c>
 801b340:	4632      	mov	r2, r6
 801b342:	463b      	mov	r3, r7
 801b344:	4630      	mov	r0, r6
 801b346:	4639      	mov	r1, r7
 801b348:	f7e4 ffb6 	bl	80002b8 <__aeabi_dsub>
 801b34c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801b350:	e9c4 0100 	strd	r0, r1, [r4]
 801b354:	e69e      	b.n	801b094 <__ieee754_rem_pio2+0x24>
 801b356:	bf00      	nop
 801b358:	54400000 	.word	0x54400000
 801b35c:	3ff921fb 	.word	0x3ff921fb
 801b360:	1a626331 	.word	0x1a626331
 801b364:	3dd0b461 	.word	0x3dd0b461
 801b368:	1a600000 	.word	0x1a600000
 801b36c:	3dd0b461 	.word	0x3dd0b461
 801b370:	2e037073 	.word	0x2e037073
 801b374:	3ba3198a 	.word	0x3ba3198a
 801b378:	6dc9c883 	.word	0x6dc9c883
 801b37c:	3fe45f30 	.word	0x3fe45f30
 801b380:	2e000000 	.word	0x2e000000
 801b384:	3ba3198a 	.word	0x3ba3198a
 801b388:	252049c1 	.word	0x252049c1
 801b38c:	397b839a 	.word	0x397b839a
 801b390:	3fe921fb 	.word	0x3fe921fb
 801b394:	4002d97b 	.word	0x4002d97b
 801b398:	3ff921fb 	.word	0x3ff921fb
 801b39c:	413921fb 	.word	0x413921fb
 801b3a0:	3fe00000 	.word	0x3fe00000
 801b3a4:	0801db00 	.word	0x0801db00
 801b3a8:	7fefffff 	.word	0x7fefffff
 801b3ac:	ea4f 5528 	mov.w	r5, r8, asr #20
 801b3b0:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 801b3b4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 801b3b8:	4630      	mov	r0, r6
 801b3ba:	460f      	mov	r7, r1
 801b3bc:	f7e5 fbe4 	bl	8000b88 <__aeabi_d2iz>
 801b3c0:	f7e5 f8c8 	bl	8000554 <__aeabi_i2d>
 801b3c4:	4602      	mov	r2, r0
 801b3c6:	460b      	mov	r3, r1
 801b3c8:	4630      	mov	r0, r6
 801b3ca:	4639      	mov	r1, r7
 801b3cc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801b3d0:	f7e4 ff72 	bl	80002b8 <__aeabi_dsub>
 801b3d4:	4b22      	ldr	r3, [pc, #136]	@ (801b460 <__ieee754_rem_pio2+0x3f0>)
 801b3d6:	2200      	movs	r2, #0
 801b3d8:	f7e5 f926 	bl	8000628 <__aeabi_dmul>
 801b3dc:	460f      	mov	r7, r1
 801b3de:	4606      	mov	r6, r0
 801b3e0:	f7e5 fbd2 	bl	8000b88 <__aeabi_d2iz>
 801b3e4:	f7e5 f8b6 	bl	8000554 <__aeabi_i2d>
 801b3e8:	4602      	mov	r2, r0
 801b3ea:	460b      	mov	r3, r1
 801b3ec:	4630      	mov	r0, r6
 801b3ee:	4639      	mov	r1, r7
 801b3f0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801b3f4:	f7e4 ff60 	bl	80002b8 <__aeabi_dsub>
 801b3f8:	4b19      	ldr	r3, [pc, #100]	@ (801b460 <__ieee754_rem_pio2+0x3f0>)
 801b3fa:	2200      	movs	r2, #0
 801b3fc:	f7e5 f914 	bl	8000628 <__aeabi_dmul>
 801b400:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 801b404:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 801b408:	f04f 0803 	mov.w	r8, #3
 801b40c:	2600      	movs	r6, #0
 801b40e:	2700      	movs	r7, #0
 801b410:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 801b414:	4632      	mov	r2, r6
 801b416:	463b      	mov	r3, r7
 801b418:	46c2      	mov	sl, r8
 801b41a:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801b41e:	f7e5 fb6b 	bl	8000af8 <__aeabi_dcmpeq>
 801b422:	2800      	cmp	r0, #0
 801b424:	d1f4      	bne.n	801b410 <__ieee754_rem_pio2+0x3a0>
 801b426:	4b0f      	ldr	r3, [pc, #60]	@ (801b464 <__ieee754_rem_pio2+0x3f4>)
 801b428:	9301      	str	r3, [sp, #4]
 801b42a:	2302      	movs	r3, #2
 801b42c:	9300      	str	r3, [sp, #0]
 801b42e:	462a      	mov	r2, r5
 801b430:	4653      	mov	r3, sl
 801b432:	4621      	mov	r1, r4
 801b434:	a806      	add	r0, sp, #24
 801b436:	f000 f9b7 	bl	801b7a8 <__kernel_rem_pio2>
 801b43a:	9b04      	ldr	r3, [sp, #16]
 801b43c:	2b00      	cmp	r3, #0
 801b43e:	4605      	mov	r5, r0
 801b440:	f6bf ae53 	bge.w	801b0ea <__ieee754_rem_pio2+0x7a>
 801b444:	e9d4 2100 	ldrd	r2, r1, [r4]
 801b448:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801b44c:	e9c4 2300 	strd	r2, r3, [r4]
 801b450:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 801b454:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801b458:	e9c4 2302 	strd	r2, r3, [r4, #8]
 801b45c:	e740      	b.n	801b2e0 <__ieee754_rem_pio2+0x270>
 801b45e:	bf00      	nop
 801b460:	41700000 	.word	0x41700000
 801b464:	0801db80 	.word	0x0801db80

0801b468 <atan>:
 801b468:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b46c:	ec55 4b10 	vmov	r4, r5, d0
 801b470:	4bbf      	ldr	r3, [pc, #764]	@ (801b770 <atan+0x308>)
 801b472:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 801b476:	429e      	cmp	r6, r3
 801b478:	46ab      	mov	fp, r5
 801b47a:	d918      	bls.n	801b4ae <atan+0x46>
 801b47c:	4bbd      	ldr	r3, [pc, #756]	@ (801b774 <atan+0x30c>)
 801b47e:	429e      	cmp	r6, r3
 801b480:	d801      	bhi.n	801b486 <atan+0x1e>
 801b482:	d109      	bne.n	801b498 <atan+0x30>
 801b484:	b144      	cbz	r4, 801b498 <atan+0x30>
 801b486:	4622      	mov	r2, r4
 801b488:	462b      	mov	r3, r5
 801b48a:	4620      	mov	r0, r4
 801b48c:	4629      	mov	r1, r5
 801b48e:	f7e4 ff15 	bl	80002bc <__adddf3>
 801b492:	4604      	mov	r4, r0
 801b494:	460d      	mov	r5, r1
 801b496:	e006      	b.n	801b4a6 <atan+0x3e>
 801b498:	f1bb 0f00 	cmp.w	fp, #0
 801b49c:	f340 812b 	ble.w	801b6f6 <atan+0x28e>
 801b4a0:	a597      	add	r5, pc, #604	@ (adr r5, 801b700 <atan+0x298>)
 801b4a2:	e9d5 4500 	ldrd	r4, r5, [r5]
 801b4a6:	ec45 4b10 	vmov	d0, r4, r5
 801b4aa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b4ae:	4bb2      	ldr	r3, [pc, #712]	@ (801b778 <atan+0x310>)
 801b4b0:	429e      	cmp	r6, r3
 801b4b2:	d813      	bhi.n	801b4dc <atan+0x74>
 801b4b4:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 801b4b8:	429e      	cmp	r6, r3
 801b4ba:	d80c      	bhi.n	801b4d6 <atan+0x6e>
 801b4bc:	a392      	add	r3, pc, #584	@ (adr r3, 801b708 <atan+0x2a0>)
 801b4be:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b4c2:	4620      	mov	r0, r4
 801b4c4:	4629      	mov	r1, r5
 801b4c6:	f7e4 fef9 	bl	80002bc <__adddf3>
 801b4ca:	4bac      	ldr	r3, [pc, #688]	@ (801b77c <atan+0x314>)
 801b4cc:	2200      	movs	r2, #0
 801b4ce:	f7e5 fb3b 	bl	8000b48 <__aeabi_dcmpgt>
 801b4d2:	2800      	cmp	r0, #0
 801b4d4:	d1e7      	bne.n	801b4a6 <atan+0x3e>
 801b4d6:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 801b4da:	e029      	b.n	801b530 <atan+0xc8>
 801b4dc:	f000 f95c 	bl	801b798 <fabs>
 801b4e0:	4ba7      	ldr	r3, [pc, #668]	@ (801b780 <atan+0x318>)
 801b4e2:	429e      	cmp	r6, r3
 801b4e4:	ec55 4b10 	vmov	r4, r5, d0
 801b4e8:	f200 80bc 	bhi.w	801b664 <atan+0x1fc>
 801b4ec:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 801b4f0:	429e      	cmp	r6, r3
 801b4f2:	f200 809e 	bhi.w	801b632 <atan+0x1ca>
 801b4f6:	4622      	mov	r2, r4
 801b4f8:	462b      	mov	r3, r5
 801b4fa:	4620      	mov	r0, r4
 801b4fc:	4629      	mov	r1, r5
 801b4fe:	f7e4 fedd 	bl	80002bc <__adddf3>
 801b502:	4b9e      	ldr	r3, [pc, #632]	@ (801b77c <atan+0x314>)
 801b504:	2200      	movs	r2, #0
 801b506:	f7e4 fed7 	bl	80002b8 <__aeabi_dsub>
 801b50a:	2200      	movs	r2, #0
 801b50c:	4606      	mov	r6, r0
 801b50e:	460f      	mov	r7, r1
 801b510:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801b514:	4620      	mov	r0, r4
 801b516:	4629      	mov	r1, r5
 801b518:	f7e4 fed0 	bl	80002bc <__adddf3>
 801b51c:	4602      	mov	r2, r0
 801b51e:	460b      	mov	r3, r1
 801b520:	4630      	mov	r0, r6
 801b522:	4639      	mov	r1, r7
 801b524:	f7e5 f9aa 	bl	800087c <__aeabi_ddiv>
 801b528:	f04f 0a00 	mov.w	sl, #0
 801b52c:	4604      	mov	r4, r0
 801b52e:	460d      	mov	r5, r1
 801b530:	4622      	mov	r2, r4
 801b532:	462b      	mov	r3, r5
 801b534:	4620      	mov	r0, r4
 801b536:	4629      	mov	r1, r5
 801b538:	f7e5 f876 	bl	8000628 <__aeabi_dmul>
 801b53c:	4602      	mov	r2, r0
 801b53e:	460b      	mov	r3, r1
 801b540:	4680      	mov	r8, r0
 801b542:	4689      	mov	r9, r1
 801b544:	f7e5 f870 	bl	8000628 <__aeabi_dmul>
 801b548:	a371      	add	r3, pc, #452	@ (adr r3, 801b710 <atan+0x2a8>)
 801b54a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b54e:	4606      	mov	r6, r0
 801b550:	460f      	mov	r7, r1
 801b552:	f7e5 f869 	bl	8000628 <__aeabi_dmul>
 801b556:	a370      	add	r3, pc, #448	@ (adr r3, 801b718 <atan+0x2b0>)
 801b558:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b55c:	f7e4 feae 	bl	80002bc <__adddf3>
 801b560:	4632      	mov	r2, r6
 801b562:	463b      	mov	r3, r7
 801b564:	f7e5 f860 	bl	8000628 <__aeabi_dmul>
 801b568:	a36d      	add	r3, pc, #436	@ (adr r3, 801b720 <atan+0x2b8>)
 801b56a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b56e:	f7e4 fea5 	bl	80002bc <__adddf3>
 801b572:	4632      	mov	r2, r6
 801b574:	463b      	mov	r3, r7
 801b576:	f7e5 f857 	bl	8000628 <__aeabi_dmul>
 801b57a:	a36b      	add	r3, pc, #428	@ (adr r3, 801b728 <atan+0x2c0>)
 801b57c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b580:	f7e4 fe9c 	bl	80002bc <__adddf3>
 801b584:	4632      	mov	r2, r6
 801b586:	463b      	mov	r3, r7
 801b588:	f7e5 f84e 	bl	8000628 <__aeabi_dmul>
 801b58c:	a368      	add	r3, pc, #416	@ (adr r3, 801b730 <atan+0x2c8>)
 801b58e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b592:	f7e4 fe93 	bl	80002bc <__adddf3>
 801b596:	4632      	mov	r2, r6
 801b598:	463b      	mov	r3, r7
 801b59a:	f7e5 f845 	bl	8000628 <__aeabi_dmul>
 801b59e:	a366      	add	r3, pc, #408	@ (adr r3, 801b738 <atan+0x2d0>)
 801b5a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b5a4:	f7e4 fe8a 	bl	80002bc <__adddf3>
 801b5a8:	4642      	mov	r2, r8
 801b5aa:	464b      	mov	r3, r9
 801b5ac:	f7e5 f83c 	bl	8000628 <__aeabi_dmul>
 801b5b0:	a363      	add	r3, pc, #396	@ (adr r3, 801b740 <atan+0x2d8>)
 801b5b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b5b6:	4680      	mov	r8, r0
 801b5b8:	4689      	mov	r9, r1
 801b5ba:	4630      	mov	r0, r6
 801b5bc:	4639      	mov	r1, r7
 801b5be:	f7e5 f833 	bl	8000628 <__aeabi_dmul>
 801b5c2:	a361      	add	r3, pc, #388	@ (adr r3, 801b748 <atan+0x2e0>)
 801b5c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b5c8:	f7e4 fe76 	bl	80002b8 <__aeabi_dsub>
 801b5cc:	4632      	mov	r2, r6
 801b5ce:	463b      	mov	r3, r7
 801b5d0:	f7e5 f82a 	bl	8000628 <__aeabi_dmul>
 801b5d4:	a35e      	add	r3, pc, #376	@ (adr r3, 801b750 <atan+0x2e8>)
 801b5d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b5da:	f7e4 fe6d 	bl	80002b8 <__aeabi_dsub>
 801b5de:	4632      	mov	r2, r6
 801b5e0:	463b      	mov	r3, r7
 801b5e2:	f7e5 f821 	bl	8000628 <__aeabi_dmul>
 801b5e6:	a35c      	add	r3, pc, #368	@ (adr r3, 801b758 <atan+0x2f0>)
 801b5e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b5ec:	f7e4 fe64 	bl	80002b8 <__aeabi_dsub>
 801b5f0:	4632      	mov	r2, r6
 801b5f2:	463b      	mov	r3, r7
 801b5f4:	f7e5 f818 	bl	8000628 <__aeabi_dmul>
 801b5f8:	a359      	add	r3, pc, #356	@ (adr r3, 801b760 <atan+0x2f8>)
 801b5fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b5fe:	f7e4 fe5b 	bl	80002b8 <__aeabi_dsub>
 801b602:	4632      	mov	r2, r6
 801b604:	463b      	mov	r3, r7
 801b606:	f7e5 f80f 	bl	8000628 <__aeabi_dmul>
 801b60a:	4602      	mov	r2, r0
 801b60c:	460b      	mov	r3, r1
 801b60e:	4640      	mov	r0, r8
 801b610:	4649      	mov	r1, r9
 801b612:	f7e4 fe53 	bl	80002bc <__adddf3>
 801b616:	4622      	mov	r2, r4
 801b618:	462b      	mov	r3, r5
 801b61a:	f7e5 f805 	bl	8000628 <__aeabi_dmul>
 801b61e:	f1ba 3fff 	cmp.w	sl, #4294967295	@ 0xffffffff
 801b622:	4602      	mov	r2, r0
 801b624:	460b      	mov	r3, r1
 801b626:	d148      	bne.n	801b6ba <atan+0x252>
 801b628:	4620      	mov	r0, r4
 801b62a:	4629      	mov	r1, r5
 801b62c:	f7e4 fe44 	bl	80002b8 <__aeabi_dsub>
 801b630:	e72f      	b.n	801b492 <atan+0x2a>
 801b632:	4b52      	ldr	r3, [pc, #328]	@ (801b77c <atan+0x314>)
 801b634:	2200      	movs	r2, #0
 801b636:	4620      	mov	r0, r4
 801b638:	4629      	mov	r1, r5
 801b63a:	f7e4 fe3d 	bl	80002b8 <__aeabi_dsub>
 801b63e:	4b4f      	ldr	r3, [pc, #316]	@ (801b77c <atan+0x314>)
 801b640:	4606      	mov	r6, r0
 801b642:	460f      	mov	r7, r1
 801b644:	2200      	movs	r2, #0
 801b646:	4620      	mov	r0, r4
 801b648:	4629      	mov	r1, r5
 801b64a:	f7e4 fe37 	bl	80002bc <__adddf3>
 801b64e:	4602      	mov	r2, r0
 801b650:	460b      	mov	r3, r1
 801b652:	4630      	mov	r0, r6
 801b654:	4639      	mov	r1, r7
 801b656:	f7e5 f911 	bl	800087c <__aeabi_ddiv>
 801b65a:	f04f 0a01 	mov.w	sl, #1
 801b65e:	4604      	mov	r4, r0
 801b660:	460d      	mov	r5, r1
 801b662:	e765      	b.n	801b530 <atan+0xc8>
 801b664:	4b47      	ldr	r3, [pc, #284]	@ (801b784 <atan+0x31c>)
 801b666:	429e      	cmp	r6, r3
 801b668:	d21c      	bcs.n	801b6a4 <atan+0x23c>
 801b66a:	4b47      	ldr	r3, [pc, #284]	@ (801b788 <atan+0x320>)
 801b66c:	2200      	movs	r2, #0
 801b66e:	4620      	mov	r0, r4
 801b670:	4629      	mov	r1, r5
 801b672:	f7e4 fe21 	bl	80002b8 <__aeabi_dsub>
 801b676:	4b44      	ldr	r3, [pc, #272]	@ (801b788 <atan+0x320>)
 801b678:	4606      	mov	r6, r0
 801b67a:	460f      	mov	r7, r1
 801b67c:	2200      	movs	r2, #0
 801b67e:	4620      	mov	r0, r4
 801b680:	4629      	mov	r1, r5
 801b682:	f7e4 ffd1 	bl	8000628 <__aeabi_dmul>
 801b686:	4b3d      	ldr	r3, [pc, #244]	@ (801b77c <atan+0x314>)
 801b688:	2200      	movs	r2, #0
 801b68a:	f7e4 fe17 	bl	80002bc <__adddf3>
 801b68e:	4602      	mov	r2, r0
 801b690:	460b      	mov	r3, r1
 801b692:	4630      	mov	r0, r6
 801b694:	4639      	mov	r1, r7
 801b696:	f7e5 f8f1 	bl	800087c <__aeabi_ddiv>
 801b69a:	f04f 0a02 	mov.w	sl, #2
 801b69e:	4604      	mov	r4, r0
 801b6a0:	460d      	mov	r5, r1
 801b6a2:	e745      	b.n	801b530 <atan+0xc8>
 801b6a4:	4622      	mov	r2, r4
 801b6a6:	462b      	mov	r3, r5
 801b6a8:	4938      	ldr	r1, [pc, #224]	@ (801b78c <atan+0x324>)
 801b6aa:	2000      	movs	r0, #0
 801b6ac:	f7e5 f8e6 	bl	800087c <__aeabi_ddiv>
 801b6b0:	f04f 0a03 	mov.w	sl, #3
 801b6b4:	4604      	mov	r4, r0
 801b6b6:	460d      	mov	r5, r1
 801b6b8:	e73a      	b.n	801b530 <atan+0xc8>
 801b6ba:	4b35      	ldr	r3, [pc, #212]	@ (801b790 <atan+0x328>)
 801b6bc:	4e35      	ldr	r6, [pc, #212]	@ (801b794 <atan+0x32c>)
 801b6be:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801b6c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b6c6:	f7e4 fdf7 	bl	80002b8 <__aeabi_dsub>
 801b6ca:	4622      	mov	r2, r4
 801b6cc:	462b      	mov	r3, r5
 801b6ce:	f7e4 fdf3 	bl	80002b8 <__aeabi_dsub>
 801b6d2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 801b6d6:	4602      	mov	r2, r0
 801b6d8:	460b      	mov	r3, r1
 801b6da:	e9d6 0100 	ldrd	r0, r1, [r6]
 801b6de:	f7e4 fdeb 	bl	80002b8 <__aeabi_dsub>
 801b6e2:	f1bb 0f00 	cmp.w	fp, #0
 801b6e6:	4604      	mov	r4, r0
 801b6e8:	460d      	mov	r5, r1
 801b6ea:	f6bf aedc 	bge.w	801b4a6 <atan+0x3e>
 801b6ee:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801b6f2:	461d      	mov	r5, r3
 801b6f4:	e6d7      	b.n	801b4a6 <atan+0x3e>
 801b6f6:	a51c      	add	r5, pc, #112	@ (adr r5, 801b768 <atan+0x300>)
 801b6f8:	e9d5 4500 	ldrd	r4, r5, [r5]
 801b6fc:	e6d3      	b.n	801b4a6 <atan+0x3e>
 801b6fe:	bf00      	nop
 801b700:	54442d18 	.word	0x54442d18
 801b704:	3ff921fb 	.word	0x3ff921fb
 801b708:	8800759c 	.word	0x8800759c
 801b70c:	7e37e43c 	.word	0x7e37e43c
 801b710:	e322da11 	.word	0xe322da11
 801b714:	3f90ad3a 	.word	0x3f90ad3a
 801b718:	24760deb 	.word	0x24760deb
 801b71c:	3fa97b4b 	.word	0x3fa97b4b
 801b720:	a0d03d51 	.word	0xa0d03d51
 801b724:	3fb10d66 	.word	0x3fb10d66
 801b728:	c54c206e 	.word	0xc54c206e
 801b72c:	3fb745cd 	.word	0x3fb745cd
 801b730:	920083ff 	.word	0x920083ff
 801b734:	3fc24924 	.word	0x3fc24924
 801b738:	5555550d 	.word	0x5555550d
 801b73c:	3fd55555 	.word	0x3fd55555
 801b740:	2c6a6c2f 	.word	0x2c6a6c2f
 801b744:	bfa2b444 	.word	0xbfa2b444
 801b748:	52defd9a 	.word	0x52defd9a
 801b74c:	3fadde2d 	.word	0x3fadde2d
 801b750:	af749a6d 	.word	0xaf749a6d
 801b754:	3fb3b0f2 	.word	0x3fb3b0f2
 801b758:	fe231671 	.word	0xfe231671
 801b75c:	3fbc71c6 	.word	0x3fbc71c6
 801b760:	9998ebc4 	.word	0x9998ebc4
 801b764:	3fc99999 	.word	0x3fc99999
 801b768:	54442d18 	.word	0x54442d18
 801b76c:	bff921fb 	.word	0xbff921fb
 801b770:	440fffff 	.word	0x440fffff
 801b774:	7ff00000 	.word	0x7ff00000
 801b778:	3fdbffff 	.word	0x3fdbffff
 801b77c:	3ff00000 	.word	0x3ff00000
 801b780:	3ff2ffff 	.word	0x3ff2ffff
 801b784:	40038000 	.word	0x40038000
 801b788:	3ff80000 	.word	0x3ff80000
 801b78c:	bff00000 	.word	0xbff00000
 801b790:	0801dc88 	.word	0x0801dc88
 801b794:	0801dca8 	.word	0x0801dca8

0801b798 <fabs>:
 801b798:	ec51 0b10 	vmov	r0, r1, d0
 801b79c:	4602      	mov	r2, r0
 801b79e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801b7a2:	ec43 2b10 	vmov	d0, r2, r3
 801b7a6:	4770      	bx	lr

0801b7a8 <__kernel_rem_pio2>:
 801b7a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b7ac:	ed2d 8b02 	vpush	{d8}
 801b7b0:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 801b7b4:	f112 0f14 	cmn.w	r2, #20
 801b7b8:	9306      	str	r3, [sp, #24]
 801b7ba:	9104      	str	r1, [sp, #16]
 801b7bc:	4bc2      	ldr	r3, [pc, #776]	@ (801bac8 <__kernel_rem_pio2+0x320>)
 801b7be:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 801b7c0:	9008      	str	r0, [sp, #32]
 801b7c2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801b7c6:	9300      	str	r3, [sp, #0]
 801b7c8:	9b06      	ldr	r3, [sp, #24]
 801b7ca:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 801b7ce:	bfa8      	it	ge
 801b7d0:	1ed4      	subge	r4, r2, #3
 801b7d2:	9305      	str	r3, [sp, #20]
 801b7d4:	bfb2      	itee	lt
 801b7d6:	2400      	movlt	r4, #0
 801b7d8:	2318      	movge	r3, #24
 801b7da:	fb94 f4f3 	sdivge	r4, r4, r3
 801b7de:	f06f 0317 	mvn.w	r3, #23
 801b7e2:	fb04 3303 	mla	r3, r4, r3, r3
 801b7e6:	eb03 0b02 	add.w	fp, r3, r2
 801b7ea:	9b00      	ldr	r3, [sp, #0]
 801b7ec:	9a05      	ldr	r2, [sp, #20]
 801b7ee:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 801bab8 <__kernel_rem_pio2+0x310>
 801b7f2:	eb03 0802 	add.w	r8, r3, r2
 801b7f6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 801b7f8:	1aa7      	subs	r7, r4, r2
 801b7fa:	ae20      	add	r6, sp, #128	@ 0x80
 801b7fc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 801b800:	2500      	movs	r5, #0
 801b802:	4545      	cmp	r5, r8
 801b804:	dd12      	ble.n	801b82c <__kernel_rem_pio2+0x84>
 801b806:	9b06      	ldr	r3, [sp, #24]
 801b808:	aa20      	add	r2, sp, #128	@ 0x80
 801b80a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801b80e:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 801b812:	2700      	movs	r7, #0
 801b814:	9b00      	ldr	r3, [sp, #0]
 801b816:	429f      	cmp	r7, r3
 801b818:	dc2e      	bgt.n	801b878 <__kernel_rem_pio2+0xd0>
 801b81a:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 801bab8 <__kernel_rem_pio2+0x310>
 801b81e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801b822:	ed8d 7b02 	vstr	d7, [sp, #8]
 801b826:	46a8      	mov	r8, r5
 801b828:	2600      	movs	r6, #0
 801b82a:	e01b      	b.n	801b864 <__kernel_rem_pio2+0xbc>
 801b82c:	42ef      	cmn	r7, r5
 801b82e:	d407      	bmi.n	801b840 <__kernel_rem_pio2+0x98>
 801b830:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801b834:	f7e4 fe8e 	bl	8000554 <__aeabi_i2d>
 801b838:	e8e6 0102 	strd	r0, r1, [r6], #8
 801b83c:	3501      	adds	r5, #1
 801b83e:	e7e0      	b.n	801b802 <__kernel_rem_pio2+0x5a>
 801b840:	ec51 0b18 	vmov	r0, r1, d8
 801b844:	e7f8      	b.n	801b838 <__kernel_rem_pio2+0x90>
 801b846:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 801b84a:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801b84e:	f7e4 feeb 	bl	8000628 <__aeabi_dmul>
 801b852:	4602      	mov	r2, r0
 801b854:	460b      	mov	r3, r1
 801b856:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801b85a:	f7e4 fd2f 	bl	80002bc <__adddf3>
 801b85e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801b862:	3601      	adds	r6, #1
 801b864:	9b05      	ldr	r3, [sp, #20]
 801b866:	429e      	cmp	r6, r3
 801b868:	dded      	ble.n	801b846 <__kernel_rem_pio2+0x9e>
 801b86a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801b86e:	3701      	adds	r7, #1
 801b870:	ecaa 7b02 	vstmia	sl!, {d7}
 801b874:	3508      	adds	r5, #8
 801b876:	e7cd      	b.n	801b814 <__kernel_rem_pio2+0x6c>
 801b878:	9b00      	ldr	r3, [sp, #0]
 801b87a:	f8dd 8000 	ldr.w	r8, [sp]
 801b87e:	aa0c      	add	r2, sp, #48	@ 0x30
 801b880:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801b884:	930a      	str	r3, [sp, #40]	@ 0x28
 801b886:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 801b888:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801b88c:	9309      	str	r3, [sp, #36]	@ 0x24
 801b88e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 801b892:	930b      	str	r3, [sp, #44]	@ 0x2c
 801b894:	ab98      	add	r3, sp, #608	@ 0x260
 801b896:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801b89a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 801b89e:	ed8d 7b02 	vstr	d7, [sp, #8]
 801b8a2:	ac0c      	add	r4, sp, #48	@ 0x30
 801b8a4:	ab70      	add	r3, sp, #448	@ 0x1c0
 801b8a6:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 801b8aa:	46a1      	mov	r9, r4
 801b8ac:	46c2      	mov	sl, r8
 801b8ae:	f1ba 0f00 	cmp.w	sl, #0
 801b8b2:	dc77      	bgt.n	801b9a4 <__kernel_rem_pio2+0x1fc>
 801b8b4:	4658      	mov	r0, fp
 801b8b6:	ed9d 0b02 	vldr	d0, [sp, #8]
 801b8ba:	f000 fac5 	bl	801be48 <scalbn>
 801b8be:	ec57 6b10 	vmov	r6, r7, d0
 801b8c2:	2200      	movs	r2, #0
 801b8c4:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 801b8c8:	4630      	mov	r0, r6
 801b8ca:	4639      	mov	r1, r7
 801b8cc:	f7e4 feac 	bl	8000628 <__aeabi_dmul>
 801b8d0:	ec41 0b10 	vmov	d0, r0, r1
 801b8d4:	f000 fb34 	bl	801bf40 <floor>
 801b8d8:	4b7c      	ldr	r3, [pc, #496]	@ (801bacc <__kernel_rem_pio2+0x324>)
 801b8da:	ec51 0b10 	vmov	r0, r1, d0
 801b8de:	2200      	movs	r2, #0
 801b8e0:	f7e4 fea2 	bl	8000628 <__aeabi_dmul>
 801b8e4:	4602      	mov	r2, r0
 801b8e6:	460b      	mov	r3, r1
 801b8e8:	4630      	mov	r0, r6
 801b8ea:	4639      	mov	r1, r7
 801b8ec:	f7e4 fce4 	bl	80002b8 <__aeabi_dsub>
 801b8f0:	460f      	mov	r7, r1
 801b8f2:	4606      	mov	r6, r0
 801b8f4:	f7e5 f948 	bl	8000b88 <__aeabi_d2iz>
 801b8f8:	9002      	str	r0, [sp, #8]
 801b8fa:	f7e4 fe2b 	bl	8000554 <__aeabi_i2d>
 801b8fe:	4602      	mov	r2, r0
 801b900:	460b      	mov	r3, r1
 801b902:	4630      	mov	r0, r6
 801b904:	4639      	mov	r1, r7
 801b906:	f7e4 fcd7 	bl	80002b8 <__aeabi_dsub>
 801b90a:	f1bb 0f00 	cmp.w	fp, #0
 801b90e:	4606      	mov	r6, r0
 801b910:	460f      	mov	r7, r1
 801b912:	dd6c      	ble.n	801b9ee <__kernel_rem_pio2+0x246>
 801b914:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 801b918:	ab0c      	add	r3, sp, #48	@ 0x30
 801b91a:	9d02      	ldr	r5, [sp, #8]
 801b91c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801b920:	f1cb 0018 	rsb	r0, fp, #24
 801b924:	fa43 f200 	asr.w	r2, r3, r0
 801b928:	4415      	add	r5, r2
 801b92a:	4082      	lsls	r2, r0
 801b92c:	1a9b      	subs	r3, r3, r2
 801b92e:	aa0c      	add	r2, sp, #48	@ 0x30
 801b930:	9502      	str	r5, [sp, #8]
 801b932:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801b936:	f1cb 0217 	rsb	r2, fp, #23
 801b93a:	fa43 f902 	asr.w	r9, r3, r2
 801b93e:	f1b9 0f00 	cmp.w	r9, #0
 801b942:	dd64      	ble.n	801ba0e <__kernel_rem_pio2+0x266>
 801b944:	9b02      	ldr	r3, [sp, #8]
 801b946:	2200      	movs	r2, #0
 801b948:	3301      	adds	r3, #1
 801b94a:	9302      	str	r3, [sp, #8]
 801b94c:	4615      	mov	r5, r2
 801b94e:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 801b952:	4590      	cmp	r8, r2
 801b954:	f300 80a1 	bgt.w	801ba9a <__kernel_rem_pio2+0x2f2>
 801b958:	f1bb 0f00 	cmp.w	fp, #0
 801b95c:	dd07      	ble.n	801b96e <__kernel_rem_pio2+0x1c6>
 801b95e:	f1bb 0f01 	cmp.w	fp, #1
 801b962:	f000 80c1 	beq.w	801bae8 <__kernel_rem_pio2+0x340>
 801b966:	f1bb 0f02 	cmp.w	fp, #2
 801b96a:	f000 80c8 	beq.w	801bafe <__kernel_rem_pio2+0x356>
 801b96e:	f1b9 0f02 	cmp.w	r9, #2
 801b972:	d14c      	bne.n	801ba0e <__kernel_rem_pio2+0x266>
 801b974:	4632      	mov	r2, r6
 801b976:	463b      	mov	r3, r7
 801b978:	4955      	ldr	r1, [pc, #340]	@ (801bad0 <__kernel_rem_pio2+0x328>)
 801b97a:	2000      	movs	r0, #0
 801b97c:	f7e4 fc9c 	bl	80002b8 <__aeabi_dsub>
 801b980:	4606      	mov	r6, r0
 801b982:	460f      	mov	r7, r1
 801b984:	2d00      	cmp	r5, #0
 801b986:	d042      	beq.n	801ba0e <__kernel_rem_pio2+0x266>
 801b988:	4658      	mov	r0, fp
 801b98a:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 801bac0 <__kernel_rem_pio2+0x318>
 801b98e:	f000 fa5b 	bl	801be48 <scalbn>
 801b992:	4630      	mov	r0, r6
 801b994:	4639      	mov	r1, r7
 801b996:	ec53 2b10 	vmov	r2, r3, d0
 801b99a:	f7e4 fc8d 	bl	80002b8 <__aeabi_dsub>
 801b99e:	4606      	mov	r6, r0
 801b9a0:	460f      	mov	r7, r1
 801b9a2:	e034      	b.n	801ba0e <__kernel_rem_pio2+0x266>
 801b9a4:	4b4b      	ldr	r3, [pc, #300]	@ (801bad4 <__kernel_rem_pio2+0x32c>)
 801b9a6:	2200      	movs	r2, #0
 801b9a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801b9ac:	f7e4 fe3c 	bl	8000628 <__aeabi_dmul>
 801b9b0:	f7e5 f8ea 	bl	8000b88 <__aeabi_d2iz>
 801b9b4:	f7e4 fdce 	bl	8000554 <__aeabi_i2d>
 801b9b8:	4b47      	ldr	r3, [pc, #284]	@ (801bad8 <__kernel_rem_pio2+0x330>)
 801b9ba:	2200      	movs	r2, #0
 801b9bc:	4606      	mov	r6, r0
 801b9be:	460f      	mov	r7, r1
 801b9c0:	f7e4 fe32 	bl	8000628 <__aeabi_dmul>
 801b9c4:	4602      	mov	r2, r0
 801b9c6:	460b      	mov	r3, r1
 801b9c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801b9cc:	f7e4 fc74 	bl	80002b8 <__aeabi_dsub>
 801b9d0:	f7e5 f8da 	bl	8000b88 <__aeabi_d2iz>
 801b9d4:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801b9d8:	f849 0b04 	str.w	r0, [r9], #4
 801b9dc:	4639      	mov	r1, r7
 801b9de:	4630      	mov	r0, r6
 801b9e0:	f7e4 fc6c 	bl	80002bc <__adddf3>
 801b9e4:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 801b9e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801b9ec:	e75f      	b.n	801b8ae <__kernel_rem_pio2+0x106>
 801b9ee:	d107      	bne.n	801ba00 <__kernel_rem_pio2+0x258>
 801b9f0:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 801b9f4:	aa0c      	add	r2, sp, #48	@ 0x30
 801b9f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801b9fa:	ea4f 59e3 	mov.w	r9, r3, asr #23
 801b9fe:	e79e      	b.n	801b93e <__kernel_rem_pio2+0x196>
 801ba00:	4b36      	ldr	r3, [pc, #216]	@ (801badc <__kernel_rem_pio2+0x334>)
 801ba02:	2200      	movs	r2, #0
 801ba04:	f7e5 f896 	bl	8000b34 <__aeabi_dcmpge>
 801ba08:	2800      	cmp	r0, #0
 801ba0a:	d143      	bne.n	801ba94 <__kernel_rem_pio2+0x2ec>
 801ba0c:	4681      	mov	r9, r0
 801ba0e:	2200      	movs	r2, #0
 801ba10:	2300      	movs	r3, #0
 801ba12:	4630      	mov	r0, r6
 801ba14:	4639      	mov	r1, r7
 801ba16:	f7e5 f86f 	bl	8000af8 <__aeabi_dcmpeq>
 801ba1a:	2800      	cmp	r0, #0
 801ba1c:	f000 80c1 	beq.w	801bba2 <__kernel_rem_pio2+0x3fa>
 801ba20:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 801ba24:	2200      	movs	r2, #0
 801ba26:	9900      	ldr	r1, [sp, #0]
 801ba28:	428b      	cmp	r3, r1
 801ba2a:	da70      	bge.n	801bb0e <__kernel_rem_pio2+0x366>
 801ba2c:	2a00      	cmp	r2, #0
 801ba2e:	f000 808b 	beq.w	801bb48 <__kernel_rem_pio2+0x3a0>
 801ba32:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801ba36:	ab0c      	add	r3, sp, #48	@ 0x30
 801ba38:	f1ab 0b18 	sub.w	fp, fp, #24
 801ba3c:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 801ba40:	2b00      	cmp	r3, #0
 801ba42:	d0f6      	beq.n	801ba32 <__kernel_rem_pio2+0x28a>
 801ba44:	4658      	mov	r0, fp
 801ba46:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 801bac0 <__kernel_rem_pio2+0x318>
 801ba4a:	f000 f9fd 	bl	801be48 <scalbn>
 801ba4e:	f108 0301 	add.w	r3, r8, #1
 801ba52:	00da      	lsls	r2, r3, #3
 801ba54:	9205      	str	r2, [sp, #20]
 801ba56:	ec55 4b10 	vmov	r4, r5, d0
 801ba5a:	aa70      	add	r2, sp, #448	@ 0x1c0
 801ba5c:	f8df b074 	ldr.w	fp, [pc, #116]	@ 801bad4 <__kernel_rem_pio2+0x32c>
 801ba60:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 801ba64:	4646      	mov	r6, r8
 801ba66:	f04f 0a00 	mov.w	sl, #0
 801ba6a:	2e00      	cmp	r6, #0
 801ba6c:	f280 80d1 	bge.w	801bc12 <__kernel_rem_pio2+0x46a>
 801ba70:	4644      	mov	r4, r8
 801ba72:	2c00      	cmp	r4, #0
 801ba74:	f2c0 80ff 	blt.w	801bc76 <__kernel_rem_pio2+0x4ce>
 801ba78:	4b19      	ldr	r3, [pc, #100]	@ (801bae0 <__kernel_rem_pio2+0x338>)
 801ba7a:	461f      	mov	r7, r3
 801ba7c:	ab70      	add	r3, sp, #448	@ 0x1c0
 801ba7e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801ba82:	9306      	str	r3, [sp, #24]
 801ba84:	f04f 0a00 	mov.w	sl, #0
 801ba88:	f04f 0b00 	mov.w	fp, #0
 801ba8c:	2600      	movs	r6, #0
 801ba8e:	eba8 0504 	sub.w	r5, r8, r4
 801ba92:	e0e4      	b.n	801bc5e <__kernel_rem_pio2+0x4b6>
 801ba94:	f04f 0902 	mov.w	r9, #2
 801ba98:	e754      	b.n	801b944 <__kernel_rem_pio2+0x19c>
 801ba9a:	f854 3b04 	ldr.w	r3, [r4], #4
 801ba9e:	bb0d      	cbnz	r5, 801bae4 <__kernel_rem_pio2+0x33c>
 801baa0:	b123      	cbz	r3, 801baac <__kernel_rem_pio2+0x304>
 801baa2:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 801baa6:	f844 3c04 	str.w	r3, [r4, #-4]
 801baaa:	2301      	movs	r3, #1
 801baac:	3201      	adds	r2, #1
 801baae:	461d      	mov	r5, r3
 801bab0:	e74f      	b.n	801b952 <__kernel_rem_pio2+0x1aa>
 801bab2:	bf00      	nop
 801bab4:	f3af 8000 	nop.w
	...
 801bac4:	3ff00000 	.word	0x3ff00000
 801bac8:	0801dd08 	.word	0x0801dd08
 801bacc:	40200000 	.word	0x40200000
 801bad0:	3ff00000 	.word	0x3ff00000
 801bad4:	3e700000 	.word	0x3e700000
 801bad8:	41700000 	.word	0x41700000
 801badc:	3fe00000 	.word	0x3fe00000
 801bae0:	0801dcc8 	.word	0x0801dcc8
 801bae4:	1acb      	subs	r3, r1, r3
 801bae6:	e7de      	b.n	801baa6 <__kernel_rem_pio2+0x2fe>
 801bae8:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 801baec:	ab0c      	add	r3, sp, #48	@ 0x30
 801baee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801baf2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801baf6:	a90c      	add	r1, sp, #48	@ 0x30
 801baf8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801bafc:	e737      	b.n	801b96e <__kernel_rem_pio2+0x1c6>
 801bafe:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 801bb02:	ab0c      	add	r3, sp, #48	@ 0x30
 801bb04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801bb08:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801bb0c:	e7f3      	b.n	801baf6 <__kernel_rem_pio2+0x34e>
 801bb0e:	a90c      	add	r1, sp, #48	@ 0x30
 801bb10:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801bb14:	3b01      	subs	r3, #1
 801bb16:	430a      	orrs	r2, r1
 801bb18:	e785      	b.n	801ba26 <__kernel_rem_pio2+0x27e>
 801bb1a:	3401      	adds	r4, #1
 801bb1c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801bb20:	2a00      	cmp	r2, #0
 801bb22:	d0fa      	beq.n	801bb1a <__kernel_rem_pio2+0x372>
 801bb24:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801bb26:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801bb2a:	eb0d 0503 	add.w	r5, sp, r3
 801bb2e:	9b06      	ldr	r3, [sp, #24]
 801bb30:	aa20      	add	r2, sp, #128	@ 0x80
 801bb32:	4443      	add	r3, r8
 801bb34:	f108 0701 	add.w	r7, r8, #1
 801bb38:	3d98      	subs	r5, #152	@ 0x98
 801bb3a:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 801bb3e:	4444      	add	r4, r8
 801bb40:	42bc      	cmp	r4, r7
 801bb42:	da04      	bge.n	801bb4e <__kernel_rem_pio2+0x3a6>
 801bb44:	46a0      	mov	r8, r4
 801bb46:	e6a2      	b.n	801b88e <__kernel_rem_pio2+0xe6>
 801bb48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801bb4a:	2401      	movs	r4, #1
 801bb4c:	e7e6      	b.n	801bb1c <__kernel_rem_pio2+0x374>
 801bb4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801bb50:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 801bb54:	f7e4 fcfe 	bl	8000554 <__aeabi_i2d>
 801bb58:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 801be18 <__kernel_rem_pio2+0x670>
 801bb5c:	e8e6 0102 	strd	r0, r1, [r6], #8
 801bb60:	ed8d 7b02 	vstr	d7, [sp, #8]
 801bb64:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801bb68:	46b2      	mov	sl, r6
 801bb6a:	f04f 0800 	mov.w	r8, #0
 801bb6e:	9b05      	ldr	r3, [sp, #20]
 801bb70:	4598      	cmp	r8, r3
 801bb72:	dd05      	ble.n	801bb80 <__kernel_rem_pio2+0x3d8>
 801bb74:	ed9d 7b02 	vldr	d7, [sp, #8]
 801bb78:	3701      	adds	r7, #1
 801bb7a:	eca5 7b02 	vstmia	r5!, {d7}
 801bb7e:	e7df      	b.n	801bb40 <__kernel_rem_pio2+0x398>
 801bb80:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 801bb84:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801bb88:	f7e4 fd4e 	bl	8000628 <__aeabi_dmul>
 801bb8c:	4602      	mov	r2, r0
 801bb8e:	460b      	mov	r3, r1
 801bb90:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801bb94:	f7e4 fb92 	bl	80002bc <__adddf3>
 801bb98:	f108 0801 	add.w	r8, r8, #1
 801bb9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801bba0:	e7e5      	b.n	801bb6e <__kernel_rem_pio2+0x3c6>
 801bba2:	f1cb 0000 	rsb	r0, fp, #0
 801bba6:	ec47 6b10 	vmov	d0, r6, r7
 801bbaa:	f000 f94d 	bl	801be48 <scalbn>
 801bbae:	ec55 4b10 	vmov	r4, r5, d0
 801bbb2:	4b9b      	ldr	r3, [pc, #620]	@ (801be20 <__kernel_rem_pio2+0x678>)
 801bbb4:	2200      	movs	r2, #0
 801bbb6:	4620      	mov	r0, r4
 801bbb8:	4629      	mov	r1, r5
 801bbba:	f7e4 ffbb 	bl	8000b34 <__aeabi_dcmpge>
 801bbbe:	b300      	cbz	r0, 801bc02 <__kernel_rem_pio2+0x45a>
 801bbc0:	4b98      	ldr	r3, [pc, #608]	@ (801be24 <__kernel_rem_pio2+0x67c>)
 801bbc2:	2200      	movs	r2, #0
 801bbc4:	4620      	mov	r0, r4
 801bbc6:	4629      	mov	r1, r5
 801bbc8:	f7e4 fd2e 	bl	8000628 <__aeabi_dmul>
 801bbcc:	f7e4 ffdc 	bl	8000b88 <__aeabi_d2iz>
 801bbd0:	4606      	mov	r6, r0
 801bbd2:	f7e4 fcbf 	bl	8000554 <__aeabi_i2d>
 801bbd6:	4b92      	ldr	r3, [pc, #584]	@ (801be20 <__kernel_rem_pio2+0x678>)
 801bbd8:	2200      	movs	r2, #0
 801bbda:	f7e4 fd25 	bl	8000628 <__aeabi_dmul>
 801bbde:	460b      	mov	r3, r1
 801bbe0:	4602      	mov	r2, r0
 801bbe2:	4629      	mov	r1, r5
 801bbe4:	4620      	mov	r0, r4
 801bbe6:	f7e4 fb67 	bl	80002b8 <__aeabi_dsub>
 801bbea:	f7e4 ffcd 	bl	8000b88 <__aeabi_d2iz>
 801bbee:	ab0c      	add	r3, sp, #48	@ 0x30
 801bbf0:	f10b 0b18 	add.w	fp, fp, #24
 801bbf4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801bbf8:	f108 0801 	add.w	r8, r8, #1
 801bbfc:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 801bc00:	e720      	b.n	801ba44 <__kernel_rem_pio2+0x29c>
 801bc02:	4620      	mov	r0, r4
 801bc04:	4629      	mov	r1, r5
 801bc06:	f7e4 ffbf 	bl	8000b88 <__aeabi_d2iz>
 801bc0a:	ab0c      	add	r3, sp, #48	@ 0x30
 801bc0c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801bc10:	e718      	b.n	801ba44 <__kernel_rem_pio2+0x29c>
 801bc12:	ab0c      	add	r3, sp, #48	@ 0x30
 801bc14:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801bc18:	f7e4 fc9c 	bl	8000554 <__aeabi_i2d>
 801bc1c:	4622      	mov	r2, r4
 801bc1e:	462b      	mov	r3, r5
 801bc20:	f7e4 fd02 	bl	8000628 <__aeabi_dmul>
 801bc24:	4652      	mov	r2, sl
 801bc26:	e967 0102 	strd	r0, r1, [r7, #-8]!
 801bc2a:	465b      	mov	r3, fp
 801bc2c:	4620      	mov	r0, r4
 801bc2e:	4629      	mov	r1, r5
 801bc30:	f7e4 fcfa 	bl	8000628 <__aeabi_dmul>
 801bc34:	3e01      	subs	r6, #1
 801bc36:	4604      	mov	r4, r0
 801bc38:	460d      	mov	r5, r1
 801bc3a:	e716      	b.n	801ba6a <__kernel_rem_pio2+0x2c2>
 801bc3c:	9906      	ldr	r1, [sp, #24]
 801bc3e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 801bc42:	9106      	str	r1, [sp, #24]
 801bc44:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 801bc48:	f7e4 fcee 	bl	8000628 <__aeabi_dmul>
 801bc4c:	4602      	mov	r2, r0
 801bc4e:	460b      	mov	r3, r1
 801bc50:	4650      	mov	r0, sl
 801bc52:	4659      	mov	r1, fp
 801bc54:	f7e4 fb32 	bl	80002bc <__adddf3>
 801bc58:	3601      	adds	r6, #1
 801bc5a:	4682      	mov	sl, r0
 801bc5c:	468b      	mov	fp, r1
 801bc5e:	9b00      	ldr	r3, [sp, #0]
 801bc60:	429e      	cmp	r6, r3
 801bc62:	dc01      	bgt.n	801bc68 <__kernel_rem_pio2+0x4c0>
 801bc64:	42ae      	cmp	r6, r5
 801bc66:	dde9      	ble.n	801bc3c <__kernel_rem_pio2+0x494>
 801bc68:	ab48      	add	r3, sp, #288	@ 0x120
 801bc6a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 801bc6e:	e9c5 ab00 	strd	sl, fp, [r5]
 801bc72:	3c01      	subs	r4, #1
 801bc74:	e6fd      	b.n	801ba72 <__kernel_rem_pio2+0x2ca>
 801bc76:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801bc78:	2b02      	cmp	r3, #2
 801bc7a:	dc0b      	bgt.n	801bc94 <__kernel_rem_pio2+0x4ec>
 801bc7c:	2b00      	cmp	r3, #0
 801bc7e:	dc35      	bgt.n	801bcec <__kernel_rem_pio2+0x544>
 801bc80:	d059      	beq.n	801bd36 <__kernel_rem_pio2+0x58e>
 801bc82:	9b02      	ldr	r3, [sp, #8]
 801bc84:	f003 0007 	and.w	r0, r3, #7
 801bc88:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 801bc8c:	ecbd 8b02 	vpop	{d8}
 801bc90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bc94:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801bc96:	2b03      	cmp	r3, #3
 801bc98:	d1f3      	bne.n	801bc82 <__kernel_rem_pio2+0x4da>
 801bc9a:	9b05      	ldr	r3, [sp, #20]
 801bc9c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801bca0:	eb0d 0403 	add.w	r4, sp, r3
 801bca4:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 801bca8:	4625      	mov	r5, r4
 801bcaa:	46c2      	mov	sl, r8
 801bcac:	f1ba 0f00 	cmp.w	sl, #0
 801bcb0:	dc69      	bgt.n	801bd86 <__kernel_rem_pio2+0x5de>
 801bcb2:	4645      	mov	r5, r8
 801bcb4:	2d01      	cmp	r5, #1
 801bcb6:	f300 8087 	bgt.w	801bdc8 <__kernel_rem_pio2+0x620>
 801bcba:	9c05      	ldr	r4, [sp, #20]
 801bcbc:	ab48      	add	r3, sp, #288	@ 0x120
 801bcbe:	441c      	add	r4, r3
 801bcc0:	2000      	movs	r0, #0
 801bcc2:	2100      	movs	r1, #0
 801bcc4:	f1b8 0f01 	cmp.w	r8, #1
 801bcc8:	f300 809c 	bgt.w	801be04 <__kernel_rem_pio2+0x65c>
 801bccc:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 801bcd0:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 801bcd4:	f1b9 0f00 	cmp.w	r9, #0
 801bcd8:	f040 80a6 	bne.w	801be28 <__kernel_rem_pio2+0x680>
 801bcdc:	9b04      	ldr	r3, [sp, #16]
 801bcde:	e9c3 5600 	strd	r5, r6, [r3]
 801bce2:	e9c3 7802 	strd	r7, r8, [r3, #8]
 801bce6:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801bcea:	e7ca      	b.n	801bc82 <__kernel_rem_pio2+0x4da>
 801bcec:	9d05      	ldr	r5, [sp, #20]
 801bcee:	ab48      	add	r3, sp, #288	@ 0x120
 801bcf0:	441d      	add	r5, r3
 801bcf2:	4644      	mov	r4, r8
 801bcf4:	2000      	movs	r0, #0
 801bcf6:	2100      	movs	r1, #0
 801bcf8:	2c00      	cmp	r4, #0
 801bcfa:	da35      	bge.n	801bd68 <__kernel_rem_pio2+0x5c0>
 801bcfc:	f1b9 0f00 	cmp.w	r9, #0
 801bd00:	d038      	beq.n	801bd74 <__kernel_rem_pio2+0x5cc>
 801bd02:	4602      	mov	r2, r0
 801bd04:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801bd08:	9c04      	ldr	r4, [sp, #16]
 801bd0a:	e9c4 2300 	strd	r2, r3, [r4]
 801bd0e:	4602      	mov	r2, r0
 801bd10:	460b      	mov	r3, r1
 801bd12:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 801bd16:	f7e4 facf 	bl	80002b8 <__aeabi_dsub>
 801bd1a:	ad4a      	add	r5, sp, #296	@ 0x128
 801bd1c:	2401      	movs	r4, #1
 801bd1e:	45a0      	cmp	r8, r4
 801bd20:	da2b      	bge.n	801bd7a <__kernel_rem_pio2+0x5d2>
 801bd22:	f1b9 0f00 	cmp.w	r9, #0
 801bd26:	d002      	beq.n	801bd2e <__kernel_rem_pio2+0x586>
 801bd28:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801bd2c:	4619      	mov	r1, r3
 801bd2e:	9b04      	ldr	r3, [sp, #16]
 801bd30:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801bd34:	e7a5      	b.n	801bc82 <__kernel_rem_pio2+0x4da>
 801bd36:	9c05      	ldr	r4, [sp, #20]
 801bd38:	ab48      	add	r3, sp, #288	@ 0x120
 801bd3a:	441c      	add	r4, r3
 801bd3c:	2000      	movs	r0, #0
 801bd3e:	2100      	movs	r1, #0
 801bd40:	f1b8 0f00 	cmp.w	r8, #0
 801bd44:	da09      	bge.n	801bd5a <__kernel_rem_pio2+0x5b2>
 801bd46:	f1b9 0f00 	cmp.w	r9, #0
 801bd4a:	d002      	beq.n	801bd52 <__kernel_rem_pio2+0x5aa>
 801bd4c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801bd50:	4619      	mov	r1, r3
 801bd52:	9b04      	ldr	r3, [sp, #16]
 801bd54:	e9c3 0100 	strd	r0, r1, [r3]
 801bd58:	e793      	b.n	801bc82 <__kernel_rem_pio2+0x4da>
 801bd5a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801bd5e:	f7e4 faad 	bl	80002bc <__adddf3>
 801bd62:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801bd66:	e7eb      	b.n	801bd40 <__kernel_rem_pio2+0x598>
 801bd68:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801bd6c:	f7e4 faa6 	bl	80002bc <__adddf3>
 801bd70:	3c01      	subs	r4, #1
 801bd72:	e7c1      	b.n	801bcf8 <__kernel_rem_pio2+0x550>
 801bd74:	4602      	mov	r2, r0
 801bd76:	460b      	mov	r3, r1
 801bd78:	e7c6      	b.n	801bd08 <__kernel_rem_pio2+0x560>
 801bd7a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 801bd7e:	f7e4 fa9d 	bl	80002bc <__adddf3>
 801bd82:	3401      	adds	r4, #1
 801bd84:	e7cb      	b.n	801bd1e <__kernel_rem_pio2+0x576>
 801bd86:	ed35 7b02 	vldmdb	r5!, {d7}
 801bd8a:	ed8d 7b00 	vstr	d7, [sp]
 801bd8e:	ed95 7b02 	vldr	d7, [r5, #8]
 801bd92:	e9dd 0100 	ldrd	r0, r1, [sp]
 801bd96:	ec53 2b17 	vmov	r2, r3, d7
 801bd9a:	ed8d 7b06 	vstr	d7, [sp, #24]
 801bd9e:	f7e4 fa8d 	bl	80002bc <__adddf3>
 801bda2:	4602      	mov	r2, r0
 801bda4:	460b      	mov	r3, r1
 801bda6:	4606      	mov	r6, r0
 801bda8:	460f      	mov	r7, r1
 801bdaa:	e9dd 0100 	ldrd	r0, r1, [sp]
 801bdae:	f7e4 fa83 	bl	80002b8 <__aeabi_dsub>
 801bdb2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801bdb6:	f7e4 fa81 	bl	80002bc <__adddf3>
 801bdba:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 801bdbe:	e9c5 0102 	strd	r0, r1, [r5, #8]
 801bdc2:	e9c5 6700 	strd	r6, r7, [r5]
 801bdc6:	e771      	b.n	801bcac <__kernel_rem_pio2+0x504>
 801bdc8:	ed34 7b02 	vldmdb	r4!, {d7}
 801bdcc:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 801bdd0:	ec51 0b17 	vmov	r0, r1, d7
 801bdd4:	4652      	mov	r2, sl
 801bdd6:	465b      	mov	r3, fp
 801bdd8:	ed8d 7b00 	vstr	d7, [sp]
 801bddc:	f7e4 fa6e 	bl	80002bc <__adddf3>
 801bde0:	4602      	mov	r2, r0
 801bde2:	460b      	mov	r3, r1
 801bde4:	4606      	mov	r6, r0
 801bde6:	460f      	mov	r7, r1
 801bde8:	e9dd 0100 	ldrd	r0, r1, [sp]
 801bdec:	f7e4 fa64 	bl	80002b8 <__aeabi_dsub>
 801bdf0:	4652      	mov	r2, sl
 801bdf2:	465b      	mov	r3, fp
 801bdf4:	f7e4 fa62 	bl	80002bc <__adddf3>
 801bdf8:	3d01      	subs	r5, #1
 801bdfa:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801bdfe:	e9c4 6700 	strd	r6, r7, [r4]
 801be02:	e757      	b.n	801bcb4 <__kernel_rem_pio2+0x50c>
 801be04:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801be08:	f7e4 fa58 	bl	80002bc <__adddf3>
 801be0c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801be10:	e758      	b.n	801bcc4 <__kernel_rem_pio2+0x51c>
 801be12:	bf00      	nop
 801be14:	f3af 8000 	nop.w
	...
 801be20:	41700000 	.word	0x41700000
 801be24:	3e700000 	.word	0x3e700000
 801be28:	9b04      	ldr	r3, [sp, #16]
 801be2a:	9a04      	ldr	r2, [sp, #16]
 801be2c:	601d      	str	r5, [r3, #0]
 801be2e:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 801be32:	605c      	str	r4, [r3, #4]
 801be34:	609f      	str	r7, [r3, #8]
 801be36:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 801be3a:	60d3      	str	r3, [r2, #12]
 801be3c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801be40:	6110      	str	r0, [r2, #16]
 801be42:	6153      	str	r3, [r2, #20]
 801be44:	e71d      	b.n	801bc82 <__kernel_rem_pio2+0x4da>
 801be46:	bf00      	nop

0801be48 <scalbn>:
 801be48:	b570      	push	{r4, r5, r6, lr}
 801be4a:	ec55 4b10 	vmov	r4, r5, d0
 801be4e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 801be52:	4606      	mov	r6, r0
 801be54:	462b      	mov	r3, r5
 801be56:	b991      	cbnz	r1, 801be7e <scalbn+0x36>
 801be58:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801be5c:	4323      	orrs	r3, r4
 801be5e:	d03b      	beq.n	801bed8 <scalbn+0x90>
 801be60:	4b33      	ldr	r3, [pc, #204]	@ (801bf30 <scalbn+0xe8>)
 801be62:	4620      	mov	r0, r4
 801be64:	4629      	mov	r1, r5
 801be66:	2200      	movs	r2, #0
 801be68:	f7e4 fbde 	bl	8000628 <__aeabi_dmul>
 801be6c:	4b31      	ldr	r3, [pc, #196]	@ (801bf34 <scalbn+0xec>)
 801be6e:	429e      	cmp	r6, r3
 801be70:	4604      	mov	r4, r0
 801be72:	460d      	mov	r5, r1
 801be74:	da0f      	bge.n	801be96 <scalbn+0x4e>
 801be76:	a326      	add	r3, pc, #152	@ (adr r3, 801bf10 <scalbn+0xc8>)
 801be78:	e9d3 2300 	ldrd	r2, r3, [r3]
 801be7c:	e01e      	b.n	801bebc <scalbn+0x74>
 801be7e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 801be82:	4291      	cmp	r1, r2
 801be84:	d10b      	bne.n	801be9e <scalbn+0x56>
 801be86:	4622      	mov	r2, r4
 801be88:	4620      	mov	r0, r4
 801be8a:	4629      	mov	r1, r5
 801be8c:	f7e4 fa16 	bl	80002bc <__adddf3>
 801be90:	4604      	mov	r4, r0
 801be92:	460d      	mov	r5, r1
 801be94:	e020      	b.n	801bed8 <scalbn+0x90>
 801be96:	460b      	mov	r3, r1
 801be98:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801be9c:	3936      	subs	r1, #54	@ 0x36
 801be9e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 801bea2:	4296      	cmp	r6, r2
 801bea4:	dd0d      	ble.n	801bec2 <scalbn+0x7a>
 801bea6:	2d00      	cmp	r5, #0
 801bea8:	a11b      	add	r1, pc, #108	@ (adr r1, 801bf18 <scalbn+0xd0>)
 801beaa:	e9d1 0100 	ldrd	r0, r1, [r1]
 801beae:	da02      	bge.n	801beb6 <scalbn+0x6e>
 801beb0:	a11b      	add	r1, pc, #108	@ (adr r1, 801bf20 <scalbn+0xd8>)
 801beb2:	e9d1 0100 	ldrd	r0, r1, [r1]
 801beb6:	a318      	add	r3, pc, #96	@ (adr r3, 801bf18 <scalbn+0xd0>)
 801beb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bebc:	f7e4 fbb4 	bl	8000628 <__aeabi_dmul>
 801bec0:	e7e6      	b.n	801be90 <scalbn+0x48>
 801bec2:	1872      	adds	r2, r6, r1
 801bec4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 801bec8:	428a      	cmp	r2, r1
 801beca:	dcec      	bgt.n	801bea6 <scalbn+0x5e>
 801becc:	2a00      	cmp	r2, #0
 801bece:	dd06      	ble.n	801bede <scalbn+0x96>
 801bed0:	f36f 531e 	bfc	r3, #20, #11
 801bed4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801bed8:	ec45 4b10 	vmov	d0, r4, r5
 801bedc:	bd70      	pop	{r4, r5, r6, pc}
 801bede:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 801bee2:	da08      	bge.n	801bef6 <scalbn+0xae>
 801bee4:	2d00      	cmp	r5, #0
 801bee6:	a10a      	add	r1, pc, #40	@ (adr r1, 801bf10 <scalbn+0xc8>)
 801bee8:	e9d1 0100 	ldrd	r0, r1, [r1]
 801beec:	dac3      	bge.n	801be76 <scalbn+0x2e>
 801beee:	a10e      	add	r1, pc, #56	@ (adr r1, 801bf28 <scalbn+0xe0>)
 801bef0:	e9d1 0100 	ldrd	r0, r1, [r1]
 801bef4:	e7bf      	b.n	801be76 <scalbn+0x2e>
 801bef6:	3236      	adds	r2, #54	@ 0x36
 801bef8:	f36f 531e 	bfc	r3, #20, #11
 801befc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801bf00:	4620      	mov	r0, r4
 801bf02:	4b0d      	ldr	r3, [pc, #52]	@ (801bf38 <scalbn+0xf0>)
 801bf04:	4629      	mov	r1, r5
 801bf06:	2200      	movs	r2, #0
 801bf08:	e7d8      	b.n	801bebc <scalbn+0x74>
 801bf0a:	bf00      	nop
 801bf0c:	f3af 8000 	nop.w
 801bf10:	c2f8f359 	.word	0xc2f8f359
 801bf14:	01a56e1f 	.word	0x01a56e1f
 801bf18:	8800759c 	.word	0x8800759c
 801bf1c:	7e37e43c 	.word	0x7e37e43c
 801bf20:	8800759c 	.word	0x8800759c
 801bf24:	fe37e43c 	.word	0xfe37e43c
 801bf28:	c2f8f359 	.word	0xc2f8f359
 801bf2c:	81a56e1f 	.word	0x81a56e1f
 801bf30:	43500000 	.word	0x43500000
 801bf34:	ffff3cb0 	.word	0xffff3cb0
 801bf38:	3c900000 	.word	0x3c900000
 801bf3c:	00000000 	.word	0x00000000

0801bf40 <floor>:
 801bf40:	ec51 0b10 	vmov	r0, r1, d0
 801bf44:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801bf48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bf4c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 801bf50:	2e13      	cmp	r6, #19
 801bf52:	460c      	mov	r4, r1
 801bf54:	4605      	mov	r5, r0
 801bf56:	4680      	mov	r8, r0
 801bf58:	dc34      	bgt.n	801bfc4 <floor+0x84>
 801bf5a:	2e00      	cmp	r6, #0
 801bf5c:	da17      	bge.n	801bf8e <floor+0x4e>
 801bf5e:	a332      	add	r3, pc, #200	@ (adr r3, 801c028 <floor+0xe8>)
 801bf60:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bf64:	f7e4 f9aa 	bl	80002bc <__adddf3>
 801bf68:	2200      	movs	r2, #0
 801bf6a:	2300      	movs	r3, #0
 801bf6c:	f7e4 fdec 	bl	8000b48 <__aeabi_dcmpgt>
 801bf70:	b150      	cbz	r0, 801bf88 <floor+0x48>
 801bf72:	2c00      	cmp	r4, #0
 801bf74:	da55      	bge.n	801c022 <floor+0xe2>
 801bf76:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 801bf7a:	432c      	orrs	r4, r5
 801bf7c:	2500      	movs	r5, #0
 801bf7e:	42ac      	cmp	r4, r5
 801bf80:	4c2b      	ldr	r4, [pc, #172]	@ (801c030 <floor+0xf0>)
 801bf82:	bf08      	it	eq
 801bf84:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 801bf88:	4621      	mov	r1, r4
 801bf8a:	4628      	mov	r0, r5
 801bf8c:	e023      	b.n	801bfd6 <floor+0x96>
 801bf8e:	4f29      	ldr	r7, [pc, #164]	@ (801c034 <floor+0xf4>)
 801bf90:	4137      	asrs	r7, r6
 801bf92:	ea01 0307 	and.w	r3, r1, r7
 801bf96:	4303      	orrs	r3, r0
 801bf98:	d01d      	beq.n	801bfd6 <floor+0x96>
 801bf9a:	a323      	add	r3, pc, #140	@ (adr r3, 801c028 <floor+0xe8>)
 801bf9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bfa0:	f7e4 f98c 	bl	80002bc <__adddf3>
 801bfa4:	2200      	movs	r2, #0
 801bfa6:	2300      	movs	r3, #0
 801bfa8:	f7e4 fdce 	bl	8000b48 <__aeabi_dcmpgt>
 801bfac:	2800      	cmp	r0, #0
 801bfae:	d0eb      	beq.n	801bf88 <floor+0x48>
 801bfb0:	2c00      	cmp	r4, #0
 801bfb2:	bfbe      	ittt	lt
 801bfb4:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 801bfb8:	4133      	asrlt	r3, r6
 801bfba:	18e4      	addlt	r4, r4, r3
 801bfbc:	ea24 0407 	bic.w	r4, r4, r7
 801bfc0:	2500      	movs	r5, #0
 801bfc2:	e7e1      	b.n	801bf88 <floor+0x48>
 801bfc4:	2e33      	cmp	r6, #51	@ 0x33
 801bfc6:	dd0a      	ble.n	801bfde <floor+0x9e>
 801bfc8:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 801bfcc:	d103      	bne.n	801bfd6 <floor+0x96>
 801bfce:	4602      	mov	r2, r0
 801bfd0:	460b      	mov	r3, r1
 801bfd2:	f7e4 f973 	bl	80002bc <__adddf3>
 801bfd6:	ec41 0b10 	vmov	d0, r0, r1
 801bfda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bfde:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 801bfe2:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801bfe6:	40df      	lsrs	r7, r3
 801bfe8:	4207      	tst	r7, r0
 801bfea:	d0f4      	beq.n	801bfd6 <floor+0x96>
 801bfec:	a30e      	add	r3, pc, #56	@ (adr r3, 801c028 <floor+0xe8>)
 801bfee:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bff2:	f7e4 f963 	bl	80002bc <__adddf3>
 801bff6:	2200      	movs	r2, #0
 801bff8:	2300      	movs	r3, #0
 801bffa:	f7e4 fda5 	bl	8000b48 <__aeabi_dcmpgt>
 801bffe:	2800      	cmp	r0, #0
 801c000:	d0c2      	beq.n	801bf88 <floor+0x48>
 801c002:	2c00      	cmp	r4, #0
 801c004:	da0a      	bge.n	801c01c <floor+0xdc>
 801c006:	2e14      	cmp	r6, #20
 801c008:	d101      	bne.n	801c00e <floor+0xce>
 801c00a:	3401      	adds	r4, #1
 801c00c:	e006      	b.n	801c01c <floor+0xdc>
 801c00e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801c012:	2301      	movs	r3, #1
 801c014:	40b3      	lsls	r3, r6
 801c016:	441d      	add	r5, r3
 801c018:	4545      	cmp	r5, r8
 801c01a:	d3f6      	bcc.n	801c00a <floor+0xca>
 801c01c:	ea25 0507 	bic.w	r5, r5, r7
 801c020:	e7b2      	b.n	801bf88 <floor+0x48>
 801c022:	2500      	movs	r5, #0
 801c024:	462c      	mov	r4, r5
 801c026:	e7af      	b.n	801bf88 <floor+0x48>
 801c028:	8800759c 	.word	0x8800759c
 801c02c:	7e37e43c 	.word	0x7e37e43c
 801c030:	bff00000 	.word	0xbff00000
 801c034:	000fffff 	.word	0x000fffff

0801c038 <_init>:
 801c038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c03a:	bf00      	nop
 801c03c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c03e:	bc08      	pop	{r3}
 801c040:	469e      	mov	lr, r3
 801c042:	4770      	bx	lr

0801c044 <_fini>:
 801c044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c046:	bf00      	nop
 801c048:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c04a:	bc08      	pop	{r3}
 801c04c:	469e      	mov	lr, r3
 801c04e:	4770      	bx	lr
