// Seed: 886361501
`default_nettype id_1 `default_nettype id_1 `timescale 1ps / 1ps
`define pp_2 0
`default_nettype wire
`define pp_3 0
`undef pp_4
`define pp_5 0
`define pp_6 0
module module_0 (
    input id_0,
    output logic id_1
);
  logic id_2;
  assign id_1 = 1 ^ id_0;
endmodule
