

================================================================
== Vitis HLS Report for 'dct_2d'
================================================================
* Date:           Fri Oct 14 17:51:57 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        dct_prj
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.152 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.220 us|  0.220 us|    4|    4|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+--------+---------+---------+-----------+-----------+-----+-----+---------+
        |                    |        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |      Instance      | Module |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------+--------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dct_1d_fu_1354  |dct_1d  |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
        |grp_dct_1d_fu_1374  |dct_1d  |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
        |grp_dct_1d_fu_1394  |dct_1d  |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
        |grp_dct_1d_fu_1406  |dct_1d  |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
        +--------------------+--------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   112|     3116|     3828|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     1708|    -|
|Register             |        -|     -|     2186|      384|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   112|     5302|     5922|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     4|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------+--------+---------+----+-----+-----+-----+
    |      Instance      | Module | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------+--------+---------+----+-----+-----+-----+
    |grp_dct_1d_fu_1354  |dct_1d  |        0|  28|  779|  957|    0|
    |grp_dct_1d_fu_1374  |dct_1d  |        0|  28|  779|  957|    0|
    |grp_dct_1d_fu_1394  |dct_1d  |        0|  28|  779|  957|    0|
    |grp_dct_1d_fu_1406  |dct_1d  |        0|  28|  779|  957|    0|
    +--------------------+--------+---------+----+-----+-----+-----+
    |Total               |        |        0| 112| 3116| 3828|    0|
    +--------------------+--------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+----+---+----+------------+------------+
    | Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+----+---+----+------------+------------+
    |ap_enable_pp0  |       xor|   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+
    |Total          |          |   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter0     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5     |   9|          2|    1|          2|
    |grp_dct_1d_fu_1394_p_read   |  26|          5|   16|         80|
    |grp_dct_1d_fu_1394_p_read1  |  26|          5|   16|         80|
    |grp_dct_1d_fu_1394_p_read2  |  26|          5|   16|         80|
    |grp_dct_1d_fu_1394_p_read3  |  26|          5|   16|         80|
    |grp_dct_1d_fu_1394_p_read4  |  26|          5|   16|         80|
    |grp_dct_1d_fu_1394_p_read5  |  26|          5|   16|         80|
    |grp_dct_1d_fu_1394_p_read6  |  26|          5|   16|         80|
    |grp_dct_1d_fu_1394_p_read7  |  26|          5|   16|         80|
    |grp_dct_1d_fu_1406_p_read   |  26|          5|   16|         80|
    |grp_dct_1d_fu_1406_p_read1  |  26|          5|   16|         80|
    |grp_dct_1d_fu_1406_p_read2  |  26|          5|   16|         80|
    |grp_dct_1d_fu_1406_p_read3  |  26|          5|   16|         80|
    |grp_dct_1d_fu_1406_p_read4  |  26|          5|   16|         80|
    |grp_dct_1d_fu_1406_p_read5  |  26|          5|   16|         80|
    |grp_dct_1d_fu_1406_p_read6  |  26|          5|   16|         80|
    |grp_dct_1d_fu_1406_p_read7  |  26|          5|   16|         80|
    |in_block_0_address0         |  26|          5|    3|         15|
    |in_block_0_address1         |  26|          5|    3|         15|
    |in_block_1_address0         |  26|          5|    3|         15|
    |in_block_1_address1         |  26|          5|    3|         15|
    |in_block_2_address0         |  26|          5|    3|         15|
    |in_block_2_address1         |  26|          5|    3|         15|
    |in_block_3_address0         |  26|          5|    3|         15|
    |in_block_3_address1         |  26|          5|    3|         15|
    |in_block_4_address0         |  26|          5|    3|         15|
    |in_block_4_address1         |  26|          5|    3|         15|
    |in_block_5_address0         |  26|          5|    3|         15|
    |in_block_5_address1         |  26|          5|    3|         15|
    |in_block_6_address0         |  26|          5|    3|         15|
    |in_block_6_address1         |  26|          5|    3|         15|
    |in_block_7_address0         |  26|          5|    3|         15|
    |in_block_7_address1         |  26|          5|    3|         15|
    |out_block_0_address0        |  26|          5|    3|         15|
    |out_block_0_address1        |  26|          5|    3|         15|
    |out_block_0_d0              |  26|          5|   16|         80|
    |out_block_0_d1              |  26|          5|   16|         80|
    |out_block_1_address0        |  26|          5|    3|         15|
    |out_block_1_address1        |  26|          5|    3|         15|
    |out_block_1_d0              |  26|          5|   16|         80|
    |out_block_1_d1              |  26|          5|   16|         80|
    |out_block_2_address0        |  26|          5|    3|         15|
    |out_block_2_address1        |  26|          5|    3|         15|
    |out_block_2_d0              |  26|          5|   16|         80|
    |out_block_2_d1              |  26|          5|   16|         80|
    |out_block_3_address0        |  26|          5|    3|         15|
    |out_block_3_address1        |  26|          5|    3|         15|
    |out_block_3_d0              |  26|          5|   16|         80|
    |out_block_3_d1              |  26|          5|   16|         80|
    |out_block_4_address0        |  26|          5|    3|         15|
    |out_block_4_address1        |  26|          5|    3|         15|
    |out_block_4_d0              |  26|          5|   16|         80|
    |out_block_4_d1              |  26|          5|   16|         80|
    |out_block_5_address0        |  26|          5|    3|         15|
    |out_block_5_address1        |  26|          5|    3|         15|
    |out_block_5_d0              |  26|          5|   16|         80|
    |out_block_5_d1              |  26|          5|   16|         80|
    |out_block_6_address0        |  26|          5|    3|         15|
    |out_block_6_address1        |  26|          5|    3|         15|
    |out_block_6_d0              |  26|          5|   16|         80|
    |out_block_6_d1              |  26|          5|   16|         80|
    |out_block_7_address0        |  26|          5|    3|         15|
    |out_block_7_address1        |  26|          5|    3|         15|
    |out_block_7_d0              |  26|          5|   16|         80|
    |out_block_7_d1              |  26|          5|   16|         80|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |1708|        329|  611|       3049|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |col_outbuf_14_addr_1_ret_reg_2636  |  16|   0|   16|          0|
    |col_outbuf_14_addr_2_ret_reg_2656  |  16|   0|   16|          0|
    |col_outbuf_14_addr_3_ret_reg_2676  |  16|   0|   16|          0|
    |col_outbuf_14_addr_ret_reg_2616    |  16|   0|   16|          0|
    |col_outbuf_15_addr_1_ret_reg_2641  |  16|   0|   16|          0|
    |col_outbuf_15_addr_2_ret_reg_2661  |  16|   0|   16|          0|
    |col_outbuf_15_addr_3_ret_reg_2681  |  16|   0|   16|          0|
    |col_outbuf_15_addr_ret_reg_2621    |  16|   0|   16|          0|
    |col_outbuf_6_addr_1_ret_reg_2626   |  16|   0|   16|          0|
    |col_outbuf_6_addr_2_ret_reg_2646   |  16|   0|   16|          0|
    |col_outbuf_6_addr_3_ret_reg_2666   |  16|   0|   16|          0|
    |col_outbuf_6_addr_ret_reg_2606     |  16|   0|   16|          0|
    |col_outbuf_7_addr_1_ret_reg_2631   |  16|   0|   16|          0|
    |col_outbuf_7_addr_2_ret_reg_2651   |  16|   0|   16|          0|
    |col_outbuf_7_addr_3_ret_reg_2671   |  16|   0|   16|          0|
    |col_outbuf_7_addr_ret_reg_2611     |  16|   0|   16|          0|
    |reg_1566                           |  16|   0|   16|          0|
    |reg_1574                           |  16|   0|   16|          0|
    |reg_1582                           |  16|   0|   16|          0|
    |reg_1588                           |  16|   0|   16|          0|
    |reg_1594                           |  16|   0|   16|          0|
    |reg_1602                           |  16|   0|   16|          0|
    |reg_1610                           |  16|   0|   16|          0|
    |reg_1616                           |  16|   0|   16|          0|
    |reg_1622                           |  16|   0|   16|          0|
    |reg_1628                           |  16|   0|   16|          0|
    |reg_1634                           |  16|   0|   16|          0|
    |reg_1640                           |  16|   0|   16|          0|
    |row_outbuf_10_addr_1_ret_reg_2416  |  16|   0|   16|          0|
    |row_outbuf_10_addr_2_ret_reg_2496  |  16|   0|   16|          0|
    |row_outbuf_10_addr_3_ret_reg_2576  |  16|   0|   16|          0|
    |row_outbuf_10_addr_ret_reg_2336    |  16|   0|   16|          0|
    |row_outbuf_11_addr_1_ret_reg_2421  |  16|   0|   16|          0|
    |row_outbuf_11_addr_2_ret_reg_2501  |  16|   0|   16|          0|
    |row_outbuf_11_addr_3_ret_reg_2581  |  16|   0|   16|          0|
    |row_outbuf_11_addr_ret_reg_2341    |  16|   0|   16|          0|
    |row_outbuf_12_addr_1_ret_reg_2426  |  16|   0|   16|          0|
    |row_outbuf_12_addr_2_ret_reg_2506  |  16|   0|   16|          0|
    |row_outbuf_12_addr_3_ret_reg_2586  |  16|   0|   16|          0|
    |row_outbuf_12_addr_ret_reg_2346    |  16|   0|   16|          0|
    |row_outbuf_13_addr_1_ret_reg_2431  |  16|   0|   16|          0|
    |row_outbuf_13_addr_2_ret_reg_2511  |  16|   0|   16|          0|
    |row_outbuf_13_addr_3_ret_reg_2591  |  16|   0|   16|          0|
    |row_outbuf_13_addr_ret_reg_2351    |  16|   0|   16|          0|
    |row_outbuf_14_addr_1_ret_reg_2436  |  16|   0|   16|          0|
    |row_outbuf_14_addr_2_ret_reg_2516  |  16|   0|   16|          0|
    |row_outbuf_14_addr_3_ret_reg_2596  |  16|   0|   16|          0|
    |row_outbuf_14_addr_ret_reg_2356    |  16|   0|   16|          0|
    |row_outbuf_15_addr_1_ret_reg_2441  |  16|   0|   16|          0|
    |row_outbuf_15_addr_2_ret_reg_2521  |  16|   0|   16|          0|
    |row_outbuf_15_addr_3_ret_reg_2601  |  16|   0|   16|          0|
    |row_outbuf_15_addr_ret_reg_2361    |  16|   0|   16|          0|
    |row_outbuf_1_addr_1_ret_reg_2371   |  16|   0|   16|          0|
    |row_outbuf_1_addr_2_ret_reg_2451   |  16|   0|   16|          0|
    |row_outbuf_1_addr_ret_reg_2291     |  16|   0|   16|          0|
    |row_outbuf_2_addr_1_ret_reg_2376   |  16|   0|   16|          0|
    |row_outbuf_2_addr_2_ret_reg_2456   |  16|   0|   16|          0|
    |row_outbuf_2_addr_3_ret_reg_2536   |  16|   0|   16|          0|
    |row_outbuf_2_addr_ret_reg_2296     |  16|   0|   16|          0|
    |row_outbuf_3_addr_1_ret_reg_2381   |  16|   0|   16|          0|
    |row_outbuf_3_addr_2_ret_reg_2461   |  16|   0|   16|          0|
    |row_outbuf_3_addr_3_ret_reg_2541   |  16|   0|   16|          0|
    |row_outbuf_3_addr_ret_reg_2301     |  16|   0|   16|          0|
    |row_outbuf_4_addr_1_ret_reg_2386   |  16|   0|   16|          0|
    |row_outbuf_4_addr_2_ret_reg_2466   |  16|   0|   16|          0|
    |row_outbuf_4_addr_3_ret_reg_2546   |  16|   0|   16|          0|
    |row_outbuf_4_addr_ret_reg_2306     |  16|   0|   16|          0|
    |row_outbuf_5_addr_1_ret_reg_2391   |  16|   0|   16|          0|
    |row_outbuf_5_addr_2_ret_reg_2471   |  16|   0|   16|          0|
    |row_outbuf_5_addr_3_ret_reg_2551   |  16|   0|   16|          0|
    |row_outbuf_5_addr_ret_reg_2311     |  16|   0|   16|          0|
    |row_outbuf_6_addr_1_ret_reg_2396   |  16|   0|   16|          0|
    |row_outbuf_6_addr_2_ret_reg_2476   |  16|   0|   16|          0|
    |row_outbuf_6_addr_3_ret_reg_2556   |  16|   0|   16|          0|
    |row_outbuf_6_addr_ret_reg_2316     |  16|   0|   16|          0|
    |row_outbuf_7_addr_1_ret_reg_2401   |  16|   0|   16|          0|
    |row_outbuf_7_addr_2_ret_reg_2481   |  16|   0|   16|          0|
    |row_outbuf_7_addr_3_ret_reg_2561   |  16|   0|   16|          0|
    |row_outbuf_7_addr_ret_reg_2321     |  16|   0|   16|          0|
    |row_outbuf_8_addr_1_ret_reg_2406   |  16|   0|   16|          0|
    |row_outbuf_8_addr_2_ret_reg_2486   |  16|   0|   16|          0|
    |row_outbuf_8_addr_ret_reg_2326     |  16|   0|   16|          0|
    |row_outbuf_9_addr_1_ret_reg_2411   |  16|   0|   16|          0|
    |row_outbuf_9_addr_2_ret_reg_2491   |  16|   0|   16|          0|
    |row_outbuf_9_addr_ret_reg_2331     |  16|   0|   16|          0|
    |row_outbuf_addr_1_ret_reg_2366     |  16|   0|   16|          0|
    |row_outbuf_addr_2_ret_reg_2446     |  16|   0|   16|          0|
    |row_outbuf_addr_ret_reg_2286       |  16|   0|   16|          0|
    |row_outbuf_12_addr_ret_reg_2346    |  64|  32|   16|          0|
    |row_outbuf_13_addr_ret_reg_2351    |  64|  32|   16|          0|
    |row_outbuf_14_addr_1_ret_reg_2436  |  64|  32|   16|          0|
    |row_outbuf_14_addr_ret_reg_2356    |  64|  32|   16|          0|
    |row_outbuf_15_addr_1_ret_reg_2441  |  64|  32|   16|          0|
    |row_outbuf_15_addr_ret_reg_2361    |  64|  32|   16|          0|
    |row_outbuf_4_addr_ret_reg_2306     |  64|  32|   16|          0|
    |row_outbuf_5_addr_ret_reg_2311     |  64|  32|   16|          0|
    |row_outbuf_6_addr_1_ret_reg_2396   |  64|  32|   16|          0|
    |row_outbuf_6_addr_ret_reg_2316     |  64|  32|   16|          0|
    |row_outbuf_7_addr_1_ret_reg_2401   |  64|  32|   16|          0|
    |row_outbuf_7_addr_ret_reg_2321     |  64|  32|   16|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |2186| 384| 1610|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|        dct_2d|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|        dct_2d|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|        dct_2d|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|        dct_2d|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|        dct_2d|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|        dct_2d|  return value|
|in_block_0_address0   |  out|    3|   ap_memory|    in_block_0|         array|
|in_block_0_ce0        |  out|    1|   ap_memory|    in_block_0|         array|
|in_block_0_q0         |   in|   16|   ap_memory|    in_block_0|         array|
|in_block_0_address1   |  out|    3|   ap_memory|    in_block_0|         array|
|in_block_0_ce1        |  out|    1|   ap_memory|    in_block_0|         array|
|in_block_0_q1         |   in|   16|   ap_memory|    in_block_0|         array|
|in_block_1_address0   |  out|    3|   ap_memory|    in_block_1|         array|
|in_block_1_ce0        |  out|    1|   ap_memory|    in_block_1|         array|
|in_block_1_q0         |   in|   16|   ap_memory|    in_block_1|         array|
|in_block_1_address1   |  out|    3|   ap_memory|    in_block_1|         array|
|in_block_1_ce1        |  out|    1|   ap_memory|    in_block_1|         array|
|in_block_1_q1         |   in|   16|   ap_memory|    in_block_1|         array|
|in_block_2_address0   |  out|    3|   ap_memory|    in_block_2|         array|
|in_block_2_ce0        |  out|    1|   ap_memory|    in_block_2|         array|
|in_block_2_q0         |   in|   16|   ap_memory|    in_block_2|         array|
|in_block_2_address1   |  out|    3|   ap_memory|    in_block_2|         array|
|in_block_2_ce1        |  out|    1|   ap_memory|    in_block_2|         array|
|in_block_2_q1         |   in|   16|   ap_memory|    in_block_2|         array|
|in_block_3_address0   |  out|    3|   ap_memory|    in_block_3|         array|
|in_block_3_ce0        |  out|    1|   ap_memory|    in_block_3|         array|
|in_block_3_q0         |   in|   16|   ap_memory|    in_block_3|         array|
|in_block_3_address1   |  out|    3|   ap_memory|    in_block_3|         array|
|in_block_3_ce1        |  out|    1|   ap_memory|    in_block_3|         array|
|in_block_3_q1         |   in|   16|   ap_memory|    in_block_3|         array|
|in_block_4_address0   |  out|    3|   ap_memory|    in_block_4|         array|
|in_block_4_ce0        |  out|    1|   ap_memory|    in_block_4|         array|
|in_block_4_q0         |   in|   16|   ap_memory|    in_block_4|         array|
|in_block_4_address1   |  out|    3|   ap_memory|    in_block_4|         array|
|in_block_4_ce1        |  out|    1|   ap_memory|    in_block_4|         array|
|in_block_4_q1         |   in|   16|   ap_memory|    in_block_4|         array|
|in_block_5_address0   |  out|    3|   ap_memory|    in_block_5|         array|
|in_block_5_ce0        |  out|    1|   ap_memory|    in_block_5|         array|
|in_block_5_q0         |   in|   16|   ap_memory|    in_block_5|         array|
|in_block_5_address1   |  out|    3|   ap_memory|    in_block_5|         array|
|in_block_5_ce1        |  out|    1|   ap_memory|    in_block_5|         array|
|in_block_5_q1         |   in|   16|   ap_memory|    in_block_5|         array|
|in_block_6_address0   |  out|    3|   ap_memory|    in_block_6|         array|
|in_block_6_ce0        |  out|    1|   ap_memory|    in_block_6|         array|
|in_block_6_q0         |   in|   16|   ap_memory|    in_block_6|         array|
|in_block_6_address1   |  out|    3|   ap_memory|    in_block_6|         array|
|in_block_6_ce1        |  out|    1|   ap_memory|    in_block_6|         array|
|in_block_6_q1         |   in|   16|   ap_memory|    in_block_6|         array|
|in_block_7_address0   |  out|    3|   ap_memory|    in_block_7|         array|
|in_block_7_ce0        |  out|    1|   ap_memory|    in_block_7|         array|
|in_block_7_q0         |   in|   16|   ap_memory|    in_block_7|         array|
|in_block_7_address1   |  out|    3|   ap_memory|    in_block_7|         array|
|in_block_7_ce1        |  out|    1|   ap_memory|    in_block_7|         array|
|in_block_7_q1         |   in|   16|   ap_memory|    in_block_7|         array|
|out_block_0_address0  |  out|    3|   ap_memory|   out_block_0|         array|
|out_block_0_ce0       |  out|    1|   ap_memory|   out_block_0|         array|
|out_block_0_we0       |  out|    1|   ap_memory|   out_block_0|         array|
|out_block_0_d0        |  out|   16|   ap_memory|   out_block_0|         array|
|out_block_0_address1  |  out|    3|   ap_memory|   out_block_0|         array|
|out_block_0_ce1       |  out|    1|   ap_memory|   out_block_0|         array|
|out_block_0_we1       |  out|    1|   ap_memory|   out_block_0|         array|
|out_block_0_d1        |  out|   16|   ap_memory|   out_block_0|         array|
|out_block_1_address0  |  out|    3|   ap_memory|   out_block_1|         array|
|out_block_1_ce0       |  out|    1|   ap_memory|   out_block_1|         array|
|out_block_1_we0       |  out|    1|   ap_memory|   out_block_1|         array|
|out_block_1_d0        |  out|   16|   ap_memory|   out_block_1|         array|
|out_block_1_address1  |  out|    3|   ap_memory|   out_block_1|         array|
|out_block_1_ce1       |  out|    1|   ap_memory|   out_block_1|         array|
|out_block_1_we1       |  out|    1|   ap_memory|   out_block_1|         array|
|out_block_1_d1        |  out|   16|   ap_memory|   out_block_1|         array|
|out_block_2_address0  |  out|    3|   ap_memory|   out_block_2|         array|
|out_block_2_ce0       |  out|    1|   ap_memory|   out_block_2|         array|
|out_block_2_we0       |  out|    1|   ap_memory|   out_block_2|         array|
|out_block_2_d0        |  out|   16|   ap_memory|   out_block_2|         array|
|out_block_2_address1  |  out|    3|   ap_memory|   out_block_2|         array|
|out_block_2_ce1       |  out|    1|   ap_memory|   out_block_2|         array|
|out_block_2_we1       |  out|    1|   ap_memory|   out_block_2|         array|
|out_block_2_d1        |  out|   16|   ap_memory|   out_block_2|         array|
|out_block_3_address0  |  out|    3|   ap_memory|   out_block_3|         array|
|out_block_3_ce0       |  out|    1|   ap_memory|   out_block_3|         array|
|out_block_3_we0       |  out|    1|   ap_memory|   out_block_3|         array|
|out_block_3_d0        |  out|   16|   ap_memory|   out_block_3|         array|
|out_block_3_address1  |  out|    3|   ap_memory|   out_block_3|         array|
|out_block_3_ce1       |  out|    1|   ap_memory|   out_block_3|         array|
|out_block_3_we1       |  out|    1|   ap_memory|   out_block_3|         array|
|out_block_3_d1        |  out|   16|   ap_memory|   out_block_3|         array|
|out_block_4_address0  |  out|    3|   ap_memory|   out_block_4|         array|
|out_block_4_ce0       |  out|    1|   ap_memory|   out_block_4|         array|
|out_block_4_we0       |  out|    1|   ap_memory|   out_block_4|         array|
|out_block_4_d0        |  out|   16|   ap_memory|   out_block_4|         array|
|out_block_4_address1  |  out|    3|   ap_memory|   out_block_4|         array|
|out_block_4_ce1       |  out|    1|   ap_memory|   out_block_4|         array|
|out_block_4_we1       |  out|    1|   ap_memory|   out_block_4|         array|
|out_block_4_d1        |  out|   16|   ap_memory|   out_block_4|         array|
|out_block_5_address0  |  out|    3|   ap_memory|   out_block_5|         array|
|out_block_5_ce0       |  out|    1|   ap_memory|   out_block_5|         array|
|out_block_5_we0       |  out|    1|   ap_memory|   out_block_5|         array|
|out_block_5_d0        |  out|   16|   ap_memory|   out_block_5|         array|
|out_block_5_address1  |  out|    3|   ap_memory|   out_block_5|         array|
|out_block_5_ce1       |  out|    1|   ap_memory|   out_block_5|         array|
|out_block_5_we1       |  out|    1|   ap_memory|   out_block_5|         array|
|out_block_5_d1        |  out|   16|   ap_memory|   out_block_5|         array|
|out_block_6_address0  |  out|    3|   ap_memory|   out_block_6|         array|
|out_block_6_ce0       |  out|    1|   ap_memory|   out_block_6|         array|
|out_block_6_we0       |  out|    1|   ap_memory|   out_block_6|         array|
|out_block_6_d0        |  out|   16|   ap_memory|   out_block_6|         array|
|out_block_6_address1  |  out|    3|   ap_memory|   out_block_6|         array|
|out_block_6_ce1       |  out|    1|   ap_memory|   out_block_6|         array|
|out_block_6_we1       |  out|    1|   ap_memory|   out_block_6|         array|
|out_block_6_d1        |  out|   16|   ap_memory|   out_block_6|         array|
|out_block_7_address0  |  out|    3|   ap_memory|   out_block_7|         array|
|out_block_7_ce0       |  out|    1|   ap_memory|   out_block_7|         array|
|out_block_7_we0       |  out|    1|   ap_memory|   out_block_7|         array|
|out_block_7_d0        |  out|   16|   ap_memory|   out_block_7|         array|
|out_block_7_address1  |  out|    3|   ap_memory|   out_block_7|         array|
|out_block_7_ce1       |  out|    1|   ap_memory|   out_block_7|         array|
|out_block_7_we1       |  out|    1|   ap_memory|   out_block_7|         array|
|out_block_7_d1        |  out|   16|   ap_memory|   out_block_7|         array|
+----------------------+-----+-----+------------+--------------+--------------+

