{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 22:21:28 2023 " "Info: Processing started: Thu May 11 22:21:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off My_Extende_Function_Level_Two_Overall_Design_5_2 -c My_Extende_Function_Level_Two_Overall_Design_5_2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off My_Extende_Function_Level_Two_Overall_Design_5_2 -c My_Extende_Function_Level_Two_Overall_Design_5_2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR17 " "Info: Assuming node \"uIR17\" is an undefined clock" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -856 960 976 -688 "uIR17" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR17" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "start " "Info: Assuming node \"start\" is an undefined clock" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -528 -440 -272 -512 "start" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "start" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR1 " "Info: Assuming node \"uIR1\" is an undefined clock" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -840 5016 5184 -824 "uIR1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "pulse " "Info: Assuming node \"pulse\" is an undefined clock" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -544 -440 -272 -528 "pulse" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "pulse" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR0 " "Info: Assuming node \"uIR0\" is an undefined clock" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -824 5016 5184 -808 "uIR0" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR16 " "Info: Assuming node \"uIR16\" is an undefined clock" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -856 944 960 -688 "uIR16" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR16" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR15 " "Info: Assuming node \"uIR15\" is an undefined clock" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -856 928 944 -688 "uIR15" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR15" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR3 " "Info: Assuming node \"uIR3\" is an undefined clock" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 976 1808 1976 992 "uIR3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst55~9 " "Info: Detected gated clock \"inst55~9\" as buffer" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 88 6872 6920 152 "inst55" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst55~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst35 " "Info: Detected gated clock \"inst35\" as buffer" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -272 1944 2008 -224 "inst35" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst37 " "Info: Detected gated clock \"inst37\" as buffer" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -224 1944 2008 -176 "inst37" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst " "Info: Detected gated clock \"inst\" as buffer" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -368 1944 2008 -320 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst34 " "Info: Detected gated clock \"inst34\" as buffer" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -320 1944 2008 -272 "inst34" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst42 " "Info: Detected gated clock \"inst42\" as buffer" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 2600 2648 96 "inst42" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst43 " "Info: Detected gated clock \"inst43\" as buffer" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 5224 5272 96 "inst43" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst55 " "Info: Detected gated clock \"inst55\" as buffer" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 88 6872 6920 152 "inst55" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst41 " "Info: Detected gated clock \"inst41\" as buffer" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 80 3520 3568 144 "inst41" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "My_8_bit_register:IR\|My_4_bit_register:inst5\|inst9 " "Info: Detected ripple clock \"My_8_bit_register:IR\|My_4_bit_register:inst5\|inst9\" as buffer" {  } { { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 312 320 384 392 "inst9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "My_8_bit_register:IR\|My_4_bit_register:inst5\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8 " "Info: Detected ripple clock \"My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8\" as buffer" {  } { { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst26 " "Info: Detected gated clock \"inst26\" as buffer" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "My_Starter:inst27\|inst " "Info: Detected ripple clock \"My_Starter:inst27\|inst\" as buffer" {  } { { "My_Starter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Starter.bdf" { { 488 760 824 568 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "My_Starter:inst27\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "My_Starter:inst27\|inst3 " "Info: Detected gated clock \"My_Starter:inst27\|inst3\" as buffer" {  } { { "My_Starter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "My_Starter:inst27\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst44 " "Info: Detected gated clock \"inst44\" as buffer" {  } { { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 24 6256 6304 88 "inst44" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR17 register My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 register My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8 89.73 MHz 11.145 ns Internal " "Info: Clock \"uIR17\" has Internal fmax of 89.73 MHz between source register \"My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8\" and destination register \"My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8\" (period= 11.145 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.281 ns + Longest register register " "Info: + Longest register to register delay is 10.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 1 REG LCFF_X24_Y6_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y6_N17; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.206 ns) 0.980 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~145 2 COMB LCCOMB_X25_Y6_N2 1 " "Info: 2: + IC(0.774 ns) + CELL(0.206 ns) = 0.980 ns; Loc. = LCCOMB_X25_Y6_N2; Fanout = 1; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~145'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 1.549 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~146 3 COMB LCCOMB_X25_Y6_N16 3 " "Info: 3: + IC(0.363 ns) + CELL(0.206 ns) = 1.549 ns; Loc. = LCCOMB_X25_Y6_N16; Fanout = 3; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~146'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.370 ns) 2.312 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~147 4 COMB LCCOMB_X25_Y6_N28 3 " "Info: 4: + IC(0.393 ns) + CELL(0.370 ns) = 2.312 ns; Loc. = LCCOMB_X25_Y6_N28; Fanout = 3; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~147'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.624 ns) 4.436 ns My_Complementer:inst1\|My_ALU:inst12\|74181:inst\|63 5 COMB LCCOMB_X26_Y4_N0 4 " "Info: 5: + IC(1.500 ns) + CELL(0.624 ns) = 4.436 ns; Loc. = LCCOMB_X26_Y4_N0; Fanout = 4; COMB Node = 'My_Complementer:inst1\|My_ALU:inst12\|74181:inst\|63'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 56 1128 1192 128 "63" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.206 ns) 5.728 ns My_ALU:ALU\|74181:inst1\|46~309 6 COMB LCCOMB_X28_Y4_N28 1 " "Info: 6: + IC(1.086 ns) + CELL(0.206 ns) = 5.728 ns; Loc. = LCCOMB_X28_Y4_N28; Fanout = 1; COMB Node = 'My_ALU:ALU\|74181:inst1\|46~309'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 6.295 ns My_ALU:ALU\|74181:inst1\|43 7 COMB LCCOMB_X28_Y4_N4 3 " "Info: 7: + IC(0.361 ns) + CELL(0.206 ns) = 6.295 ns; Loc. = LCCOMB_X28_Y4_N4; Fanout = 3; COMB Node = 'My_ALU:ALU\|74181:inst1\|43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.206 ns) 7.563 ns My_ALU:ALU\|74181:inst1\|74~82 8 COMB LCCOMB_X26_Y4_N26 1 " "Info: 8: + IC(1.062 ns) + CELL(0.206 ns) = 7.563 ns; Loc. = LCCOMB_X26_Y4_N26; Fanout = 1; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 8.135 ns My_ALU:ALU\|74181:inst1\|74~83 9 COMB LCCOMB_X26_Y4_N6 2 " "Info: 9: + IC(0.366 ns) + CELL(0.206 ns) = 8.135 ns; Loc. = LCCOMB_X26_Y4_N6; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~83'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.206 ns) 9.415 ns My_ALU:ALU\|74181:inst1\|82 10 COMB LCCOMB_X29_Y4_N8 2 " "Info: 10: + IC(1.074 ns) + CELL(0.206 ns) = 9.415 ns; Loc. = LCCOMB_X29_Y4_N8; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.370 ns) 10.173 ns My_8_bit_shifter:SHIFTER\|inst28~10 11 COMB LCCOMB_X29_Y4_N0 1 " "Info: 11: + IC(0.388 ns) + CELL(0.370 ns) = 10.173 ns; Loc. = LCCOMB_X29_Y4_N0; Fanout = 1; COMB Node = 'My_8_bit_shifter:SHIFTER\|inst28~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst28~10 } "NODE_NAME" } } { "My_8_bit_shifter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_shifter.bdf" { { 464 912 976 512 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.281 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8 12 REG LCFF_X29_Y4_N1 8 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 10.281 ns; Loc. = LCFF_X29_Y4_N1; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { My_8_bit_shifter:SHIFTER|inst28~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.914 ns ( 28.34 % ) " "Info: Total cell delay = 2.914 ns ( 28.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.367 ns ( 71.66 % ) " "Info: Total interconnect delay = 7.367 ns ( 71.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.281 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst28~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.281 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 {} My_Complementer:inst1|My_ALU:inst12|74181:inst|63 {} My_ALU:ALU|74181:inst1|46~309 {} My_ALU:ALU|74181:inst1|43 {} My_ALU:ALU|74181:inst1|74~82 {} My_ALU:ALU|74181:inst1|74~83 {} My_ALU:ALU|74181:inst1|82 {} My_8_bit_shifter:SHIFTER|inst28~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.774ns 0.363ns 0.393ns 1.500ns 1.086ns 0.361ns 1.062ns 0.366ns 1.074ns 0.388ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.600 ns - Smallest " "Info: - Smallest clock skew is -0.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR17 destination 8.821 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR17\" to destination register is 8.821 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns uIR17 1 CLK PIN_113 10 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_113; Fanout = 10; CLK Node = 'uIR17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR17 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -856 960 976 -688 "uIR17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.972 ns) + CELL(0.370 ns) 4.327 ns inst26 2 COMB LCCOMB_X28_Y6_N2 1 " "Info: 2: + IC(2.972 ns) + CELL(0.370 ns) = 4.327 ns; Loc. = LCCOMB_X28_Y6_N2; Fanout = 1; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.342 ns" { uIR17 inst26 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.902 ns) + CELL(0.000 ns) 7.229 ns inst26~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(2.902 ns) + CELL(0.000 ns) = 7.229 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.666 ns) 8.821 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8 4 REG LCFF_X29_Y4_N1 8 " "Info: 4: + IC(0.926 ns) + CELL(0.666 ns) = 8.821 ns; Loc. = LCFF_X29_Y4_N1; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.021 ns ( 22.91 % ) " "Info: Total cell delay = 2.021 ns ( 22.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.800 ns ( 77.09 % ) " "Info: Total interconnect delay = 6.800 ns ( 77.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.821 ns" { uIR17 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.821 ns" { uIR17 {} uIR17~combout {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.000ns 2.972ns 2.902ns 0.926ns } { 0.000ns 0.985ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR17 source 9.421 ns - Longest register " "Info: - Longest clock path from clock \"uIR17\" to source register is 9.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns uIR17 1 CLK PIN_113 10 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_113; Fanout = 10; CLK Node = 'uIR17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR17 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -856 960 976 -688 "uIR17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(0.623 ns) 3.547 ns inst43 2 COMB LCCOMB_X28_Y6_N28 8 " "Info: 2: + IC(1.939 ns) + CELL(0.623 ns) = 3.547 ns; Loc. = LCCOMB_X28_Y6_N28; Fanout = 8; COMB Node = 'inst43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.562 ns" { uIR17 inst43 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 5224 5272 96 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.970 ns) 4.840 ns My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8 3 REG LCFF_X28_Y6_N1 15 " "Info: 3: + IC(0.323 ns) + CELL(0.970 ns) = 4.840 ns; Loc. = LCFF_X28_Y6_N1; Fanout = 15; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.370 ns) 5.989 ns inst37 4 COMB LCCOMB_X28_Y6_N16 1 " "Info: 4: + IC(0.779 ns) + CELL(0.370 ns) = 5.989 ns; Loc. = LCCOMB_X28_Y6_N16; Fanout = 1; COMB Node = 'inst37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.149 ns" { My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -224 1944 2008 -176 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.859 ns) + CELL(0.000 ns) 7.848 ns inst37~clkctrl 5 COMB CLKCTRL_G6 8 " "Info: 5: + IC(1.859 ns) + CELL(0.000 ns) = 7.848 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst37~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.859 ns" { inst37 inst37~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -224 1944 2008 -176 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 9.421 ns My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 6 REG LCFF_X24_Y6_N17 2 " "Info: 6: + IC(0.907 ns) + CELL(0.666 ns) = 9.421 ns; Loc. = LCFF_X24_Y6_N17; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.614 ns ( 38.36 % ) " "Info: Total cell delay = 3.614 ns ( 38.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.807 ns ( 61.64 % ) " "Info: Total interconnect delay = 5.807 ns ( 61.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.421 ns" { uIR17 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.421 ns" { uIR17 {} uIR17~combout {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.939ns 0.323ns 0.779ns 1.859ns 0.907ns } { 0.000ns 0.985ns 0.623ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.821 ns" { uIR17 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.821 ns" { uIR17 {} uIR17~combout {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.000ns 2.972ns 2.902ns 0.926ns } { 0.000ns 0.985ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.421 ns" { uIR17 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.421 ns" { uIR17 {} uIR17~combout {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.939ns 0.323ns 0.779ns 1.859ns 0.907ns } { 0.000ns 0.985ns 0.623ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.281 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst28~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.281 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 {} My_Complementer:inst1|My_ALU:inst12|74181:inst|63 {} My_ALU:ALU|74181:inst1|46~309 {} My_ALU:ALU|74181:inst1|43 {} My_ALU:ALU|74181:inst1|74~82 {} My_ALU:ALU|74181:inst1|74~83 {} My_ALU:ALU|74181:inst1|82 {} My_8_bit_shifter:SHIFTER|inst28~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.774ns 0.363ns 0.393ns 1.500ns 1.086ns 0.361ns 1.062ns 0.366ns 1.074ns 0.388ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.821 ns" { uIR17 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.821 ns" { uIR17 {} uIR17~combout {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.000ns 2.972ns 2.902ns 0.926ns } { 0.000ns 0.985ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.421 ns" { uIR17 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.421 ns" { uIR17 {} uIR17~combout {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.939ns 0.323ns 0.779ns 1.859ns 0.907ns } { 0.000ns 0.985ns 0.623ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "start register My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 register My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8 88.84 MHz 11.256 ns Internal " "Info: Clock \"start\" has Internal fmax of 88.84 MHz between source register \"My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8\" and destination register \"My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8\" (period= 11.256 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.281 ns + Longest register register " "Info: + Longest register to register delay is 10.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 1 REG LCFF_X24_Y6_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y6_N17; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.206 ns) 0.980 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~145 2 COMB LCCOMB_X25_Y6_N2 1 " "Info: 2: + IC(0.774 ns) + CELL(0.206 ns) = 0.980 ns; Loc. = LCCOMB_X25_Y6_N2; Fanout = 1; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~145'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 1.549 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~146 3 COMB LCCOMB_X25_Y6_N16 3 " "Info: 3: + IC(0.363 ns) + CELL(0.206 ns) = 1.549 ns; Loc. = LCCOMB_X25_Y6_N16; Fanout = 3; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~146'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.370 ns) 2.312 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~147 4 COMB LCCOMB_X25_Y6_N28 3 " "Info: 4: + IC(0.393 ns) + CELL(0.370 ns) = 2.312 ns; Loc. = LCCOMB_X25_Y6_N28; Fanout = 3; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~147'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.624 ns) 4.436 ns My_Complementer:inst1\|My_ALU:inst12\|74181:inst\|63 5 COMB LCCOMB_X26_Y4_N0 4 " "Info: 5: + IC(1.500 ns) + CELL(0.624 ns) = 4.436 ns; Loc. = LCCOMB_X26_Y4_N0; Fanout = 4; COMB Node = 'My_Complementer:inst1\|My_ALU:inst12\|74181:inst\|63'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 56 1128 1192 128 "63" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.206 ns) 5.728 ns My_ALU:ALU\|74181:inst1\|46~309 6 COMB LCCOMB_X28_Y4_N28 1 " "Info: 6: + IC(1.086 ns) + CELL(0.206 ns) = 5.728 ns; Loc. = LCCOMB_X28_Y4_N28; Fanout = 1; COMB Node = 'My_ALU:ALU\|74181:inst1\|46~309'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 6.295 ns My_ALU:ALU\|74181:inst1\|43 7 COMB LCCOMB_X28_Y4_N4 3 " "Info: 7: + IC(0.361 ns) + CELL(0.206 ns) = 6.295 ns; Loc. = LCCOMB_X28_Y4_N4; Fanout = 3; COMB Node = 'My_ALU:ALU\|74181:inst1\|43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.206 ns) 7.563 ns My_ALU:ALU\|74181:inst1\|74~82 8 COMB LCCOMB_X26_Y4_N26 1 " "Info: 8: + IC(1.062 ns) + CELL(0.206 ns) = 7.563 ns; Loc. = LCCOMB_X26_Y4_N26; Fanout = 1; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 8.135 ns My_ALU:ALU\|74181:inst1\|74~83 9 COMB LCCOMB_X26_Y4_N6 2 " "Info: 9: + IC(0.366 ns) + CELL(0.206 ns) = 8.135 ns; Loc. = LCCOMB_X26_Y4_N6; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~83'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.206 ns) 9.415 ns My_ALU:ALU\|74181:inst1\|82 10 COMB LCCOMB_X29_Y4_N8 2 " "Info: 10: + IC(1.074 ns) + CELL(0.206 ns) = 9.415 ns; Loc. = LCCOMB_X29_Y4_N8; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.370 ns) 10.173 ns My_8_bit_shifter:SHIFTER\|inst28~10 11 COMB LCCOMB_X29_Y4_N0 1 " "Info: 11: + IC(0.388 ns) + CELL(0.370 ns) = 10.173 ns; Loc. = LCCOMB_X29_Y4_N0; Fanout = 1; COMB Node = 'My_8_bit_shifter:SHIFTER\|inst28~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst28~10 } "NODE_NAME" } } { "My_8_bit_shifter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_shifter.bdf" { { 464 912 976 512 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.281 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8 12 REG LCFF_X29_Y4_N1 8 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 10.281 ns; Loc. = LCFF_X29_Y4_N1; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { My_8_bit_shifter:SHIFTER|inst28~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.914 ns ( 28.34 % ) " "Info: Total cell delay = 2.914 ns ( 28.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.367 ns ( 71.66 % ) " "Info: Total interconnect delay = 7.367 ns ( 71.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.281 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst28~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.281 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 {} My_Complementer:inst1|My_ALU:inst12|74181:inst|63 {} My_ALU:ALU|74181:inst1|46~309 {} My_ALU:ALU|74181:inst1|43 {} My_ALU:ALU|74181:inst1|74~82 {} My_ALU:ALU|74181:inst1|74~83 {} My_ALU:ALU|74181:inst1|82 {} My_8_bit_shifter:SHIFTER|inst28~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.774ns 0.363ns 0.393ns 1.500ns 1.086ns 0.361ns 1.062ns 0.366ns 1.074ns 0.388ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.711 ns - Smallest " "Info: - Smallest clock skew is -0.711 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "start destination 11.099 ns + Shortest register " "Info: + Shortest clock path from clock \"start\" to destination register is 11.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns start 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'start'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -528 -440 -272 -512 "start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.970 ns) 3.503 ns My_Starter:inst27\|inst 2 REG LCFF_X28_Y10_N9 1 " "Info: 2: + IC(1.383 ns) + CELL(0.970 ns) = 3.503 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 1; REG Node = 'My_Starter:inst27\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { start My_Starter:inst27|inst } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Starter.bdf" { { 488 760 824 568 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.206 ns) 4.872 ns My_Starter:inst27\|inst3 3 COMB LCCOMB_X28_Y6_N24 16 " "Info: 3: + IC(1.163 ns) + CELL(0.206 ns) = 4.872 ns; Loc. = LCCOMB_X28_Y6_N24; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { My_Starter:inst27|inst My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.647 ns) 6.605 ns inst26 4 COMB LCCOMB_X28_Y6_N2 1 " "Info: 4: + IC(1.086 ns) + CELL(0.647 ns) = 6.605 ns; Loc. = LCCOMB_X28_Y6_N2; Fanout = 1; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { My_Starter:inst27|inst3 inst26 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.902 ns) + CELL(0.000 ns) 9.507 ns inst26~clkctrl 5 COMB CLKCTRL_G5 8 " "Info: 5: + IC(2.902 ns) + CELL(0.000 ns) = 9.507 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.666 ns) 11.099 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8 6 REG LCFF_X29_Y4_N1 8 " "Info: 6: + IC(0.926 ns) + CELL(0.666 ns) = 11.099 ns; Loc. = LCFF_X29_Y4_N1; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.639 ns ( 32.79 % ) " "Info: Total cell delay = 3.639 ns ( 32.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.460 ns ( 67.21 % ) " "Info: Total interconnect delay = 7.460 ns ( 67.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.099 ns" { start My_Starter:inst27|inst My_Starter:inst27|inst3 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.099 ns" { start {} start~combout {} My_Starter:inst27|inst {} My_Starter:inst27|inst3 {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.000ns 1.383ns 1.163ns 1.086ns 2.902ns 0.926ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.647ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "start source 11.810 ns - Longest register " "Info: - Longest clock path from clock \"start\" to source register is 11.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns start 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'start'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -528 -440 -272 -512 "start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.970 ns) 3.503 ns My_Starter:inst27\|inst 2 REG LCFF_X28_Y10_N9 1 " "Info: 2: + IC(1.383 ns) + CELL(0.970 ns) = 3.503 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 1; REG Node = 'My_Starter:inst27\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { start My_Starter:inst27|inst } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Starter.bdf" { { 488 760 824 568 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.206 ns) 4.872 ns My_Starter:inst27\|inst3 3 COMB LCCOMB_X28_Y6_N24 16 " "Info: 3: + IC(1.163 ns) + CELL(0.206 ns) = 4.872 ns; Loc. = LCCOMB_X28_Y6_N24; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { My_Starter:inst27|inst My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.646 ns) 5.936 ns inst43 4 COMB LCCOMB_X28_Y6_N28 8 " "Info: 4: + IC(0.418 ns) + CELL(0.646 ns) = 5.936 ns; Loc. = LCCOMB_X28_Y6_N28; Fanout = 8; COMB Node = 'inst43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { My_Starter:inst27|inst3 inst43 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 5224 5272 96 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.970 ns) 7.229 ns My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8 5 REG LCFF_X28_Y6_N1 15 " "Info: 5: + IC(0.323 ns) + CELL(0.970 ns) = 7.229 ns; Loc. = LCFF_X28_Y6_N1; Fanout = 15; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.370 ns) 8.378 ns inst37 6 COMB LCCOMB_X28_Y6_N16 1 " "Info: 6: + IC(0.779 ns) + CELL(0.370 ns) = 8.378 ns; Loc. = LCCOMB_X28_Y6_N16; Fanout = 1; COMB Node = 'inst37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.149 ns" { My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -224 1944 2008 -176 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.859 ns) + CELL(0.000 ns) 10.237 ns inst37~clkctrl 7 COMB CLKCTRL_G6 8 " "Info: 7: + IC(1.859 ns) + CELL(0.000 ns) = 10.237 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst37~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.859 ns" { inst37 inst37~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -224 1944 2008 -176 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 11.810 ns My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 8 REG LCFF_X24_Y6_N17 2 " "Info: 8: + IC(0.907 ns) + CELL(0.666 ns) = 11.810 ns; Loc. = LCFF_X24_Y6_N17; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.978 ns ( 42.15 % ) " "Info: Total cell delay = 4.978 ns ( 42.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.832 ns ( 57.85 % ) " "Info: Total interconnect delay = 6.832 ns ( 57.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.810 ns" { start My_Starter:inst27|inst My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.810 ns" { start {} start~combout {} My_Starter:inst27|inst {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.383ns 1.163ns 0.418ns 0.323ns 0.779ns 1.859ns 0.907ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.646ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.099 ns" { start My_Starter:inst27|inst My_Starter:inst27|inst3 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.099 ns" { start {} start~combout {} My_Starter:inst27|inst {} My_Starter:inst27|inst3 {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.000ns 1.383ns 1.163ns 1.086ns 2.902ns 0.926ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.647ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.810 ns" { start My_Starter:inst27|inst My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.810 ns" { start {} start~combout {} My_Starter:inst27|inst {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.383ns 1.163ns 0.418ns 0.323ns 0.779ns 1.859ns 0.907ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.646ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.281 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst28~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.281 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 {} My_Complementer:inst1|My_ALU:inst12|74181:inst|63 {} My_ALU:ALU|74181:inst1|46~309 {} My_ALU:ALU|74181:inst1|43 {} My_ALU:ALU|74181:inst1|74~82 {} My_ALU:ALU|74181:inst1|74~83 {} My_ALU:ALU|74181:inst1|82 {} My_8_bit_shifter:SHIFTER|inst28~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.774ns 0.363ns 0.393ns 1.500ns 1.086ns 0.361ns 1.062ns 0.366ns 1.074ns 0.388ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.099 ns" { start My_Starter:inst27|inst My_Starter:inst27|inst3 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.099 ns" { start {} start~combout {} My_Starter:inst27|inst {} My_Starter:inst27|inst3 {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.000ns 1.383ns 1.163ns 1.086ns 2.902ns 0.926ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.647ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.810 ns" { start My_Starter:inst27|inst My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.810 ns" { start {} start~combout {} My_Starter:inst27|inst {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.383ns 1.163ns 0.418ns 0.323ns 0.779ns 1.859ns 0.907ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.646ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR1 register My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 register My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8 88.84 MHz 11.256 ns Internal " "Info: Clock \"uIR1\" has Internal fmax of 88.84 MHz between source register \"My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8\" and destination register \"My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8\" (period= 11.256 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.281 ns + Longest register register " "Info: + Longest register to register delay is 10.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 1 REG LCFF_X24_Y6_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y6_N17; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.206 ns) 0.980 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~145 2 COMB LCCOMB_X25_Y6_N2 1 " "Info: 2: + IC(0.774 ns) + CELL(0.206 ns) = 0.980 ns; Loc. = LCCOMB_X25_Y6_N2; Fanout = 1; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~145'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 1.549 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~146 3 COMB LCCOMB_X25_Y6_N16 3 " "Info: 3: + IC(0.363 ns) + CELL(0.206 ns) = 1.549 ns; Loc. = LCCOMB_X25_Y6_N16; Fanout = 3; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~146'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.370 ns) 2.312 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~147 4 COMB LCCOMB_X25_Y6_N28 3 " "Info: 4: + IC(0.393 ns) + CELL(0.370 ns) = 2.312 ns; Loc. = LCCOMB_X25_Y6_N28; Fanout = 3; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~147'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.624 ns) 4.436 ns My_Complementer:inst1\|My_ALU:inst12\|74181:inst\|63 5 COMB LCCOMB_X26_Y4_N0 4 " "Info: 5: + IC(1.500 ns) + CELL(0.624 ns) = 4.436 ns; Loc. = LCCOMB_X26_Y4_N0; Fanout = 4; COMB Node = 'My_Complementer:inst1\|My_ALU:inst12\|74181:inst\|63'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 56 1128 1192 128 "63" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.206 ns) 5.728 ns My_ALU:ALU\|74181:inst1\|46~309 6 COMB LCCOMB_X28_Y4_N28 1 " "Info: 6: + IC(1.086 ns) + CELL(0.206 ns) = 5.728 ns; Loc. = LCCOMB_X28_Y4_N28; Fanout = 1; COMB Node = 'My_ALU:ALU\|74181:inst1\|46~309'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 6.295 ns My_ALU:ALU\|74181:inst1\|43 7 COMB LCCOMB_X28_Y4_N4 3 " "Info: 7: + IC(0.361 ns) + CELL(0.206 ns) = 6.295 ns; Loc. = LCCOMB_X28_Y4_N4; Fanout = 3; COMB Node = 'My_ALU:ALU\|74181:inst1\|43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.206 ns) 7.563 ns My_ALU:ALU\|74181:inst1\|74~82 8 COMB LCCOMB_X26_Y4_N26 1 " "Info: 8: + IC(1.062 ns) + CELL(0.206 ns) = 7.563 ns; Loc. = LCCOMB_X26_Y4_N26; Fanout = 1; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 8.135 ns My_ALU:ALU\|74181:inst1\|74~83 9 COMB LCCOMB_X26_Y4_N6 2 " "Info: 9: + IC(0.366 ns) + CELL(0.206 ns) = 8.135 ns; Loc. = LCCOMB_X26_Y4_N6; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~83'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.206 ns) 9.415 ns My_ALU:ALU\|74181:inst1\|82 10 COMB LCCOMB_X29_Y4_N8 2 " "Info: 10: + IC(1.074 ns) + CELL(0.206 ns) = 9.415 ns; Loc. = LCCOMB_X29_Y4_N8; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.370 ns) 10.173 ns My_8_bit_shifter:SHIFTER\|inst28~10 11 COMB LCCOMB_X29_Y4_N0 1 " "Info: 11: + IC(0.388 ns) + CELL(0.370 ns) = 10.173 ns; Loc. = LCCOMB_X29_Y4_N0; Fanout = 1; COMB Node = 'My_8_bit_shifter:SHIFTER\|inst28~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst28~10 } "NODE_NAME" } } { "My_8_bit_shifter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_shifter.bdf" { { 464 912 976 512 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.281 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8 12 REG LCFF_X29_Y4_N1 8 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 10.281 ns; Loc. = LCFF_X29_Y4_N1; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { My_8_bit_shifter:SHIFTER|inst28~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.914 ns ( 28.34 % ) " "Info: Total cell delay = 2.914 ns ( 28.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.367 ns ( 71.66 % ) " "Info: Total interconnect delay = 7.367 ns ( 71.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.281 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst28~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.281 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 {} My_Complementer:inst1|My_ALU:inst12|74181:inst|63 {} My_ALU:ALU|74181:inst1|46~309 {} My_ALU:ALU|74181:inst1|43 {} My_ALU:ALU|74181:inst1|74~82 {} My_ALU:ALU|74181:inst1|74~83 {} My_ALU:ALU|74181:inst1|82 {} My_8_bit_shifter:SHIFTER|inst28~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.774ns 0.363ns 0.393ns 1.500ns 1.086ns 0.361ns 1.062ns 0.366ns 1.074ns 0.388ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.711 ns - Smallest " "Info: - Smallest clock skew is -0.711 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR1 destination 9.433 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR1\" to destination register is 9.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR1 1 CLK PIN_90 3 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_90; Fanout = 3; CLK Node = 'uIR1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR1 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -840 5016 5184 -824 "uIR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.852 ns) + CELL(0.370 ns) 3.206 ns My_Starter:inst27\|inst3 2 COMB LCCOMB_X28_Y6_N24 16 " "Info: 2: + IC(1.852 ns) + CELL(0.370 ns) = 3.206 ns; Loc. = LCCOMB_X28_Y6_N24; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.222 ns" { uIR1 My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.647 ns) 4.939 ns inst26 3 COMB LCCOMB_X28_Y6_N2 1 " "Info: 3: + IC(1.086 ns) + CELL(0.647 ns) = 4.939 ns; Loc. = LCCOMB_X28_Y6_N2; Fanout = 1; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { My_Starter:inst27|inst3 inst26 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.902 ns) + CELL(0.000 ns) 7.841 ns inst26~clkctrl 4 COMB CLKCTRL_G5 8 " "Info: 4: + IC(2.902 ns) + CELL(0.000 ns) = 7.841 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.666 ns) 9.433 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8 5 REG LCFF_X29_Y4_N1 8 " "Info: 5: + IC(0.926 ns) + CELL(0.666 ns) = 9.433 ns; Loc. = LCFF_X29_Y4_N1; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.667 ns ( 28.27 % ) " "Info: Total cell delay = 2.667 ns ( 28.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.766 ns ( 71.73 % ) " "Info: Total interconnect delay = 6.766 ns ( 71.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.433 ns" { uIR1 My_Starter:inst27|inst3 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.433 ns" { uIR1 {} uIR1~combout {} My_Starter:inst27|inst3 {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.000ns 1.852ns 1.086ns 2.902ns 0.926ns } { 0.000ns 0.984ns 0.370ns 0.647ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR1 source 10.144 ns - Longest register " "Info: - Longest clock path from clock \"uIR1\" to source register is 10.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR1 1 CLK PIN_90 3 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_90; Fanout = 3; CLK Node = 'uIR1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR1 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -840 5016 5184 -824 "uIR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.852 ns) + CELL(0.370 ns) 3.206 ns My_Starter:inst27\|inst3 2 COMB LCCOMB_X28_Y6_N24 16 " "Info: 2: + IC(1.852 ns) + CELL(0.370 ns) = 3.206 ns; Loc. = LCCOMB_X28_Y6_N24; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.222 ns" { uIR1 My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.646 ns) 4.270 ns inst43 3 COMB LCCOMB_X28_Y6_N28 8 " "Info: 3: + IC(0.418 ns) + CELL(0.646 ns) = 4.270 ns; Loc. = LCCOMB_X28_Y6_N28; Fanout = 8; COMB Node = 'inst43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { My_Starter:inst27|inst3 inst43 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 5224 5272 96 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.970 ns) 5.563 ns My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8 4 REG LCFF_X28_Y6_N1 15 " "Info: 4: + IC(0.323 ns) + CELL(0.970 ns) = 5.563 ns; Loc. = LCFF_X28_Y6_N1; Fanout = 15; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.370 ns) 6.712 ns inst37 5 COMB LCCOMB_X28_Y6_N16 1 " "Info: 5: + IC(0.779 ns) + CELL(0.370 ns) = 6.712 ns; Loc. = LCCOMB_X28_Y6_N16; Fanout = 1; COMB Node = 'inst37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.149 ns" { My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -224 1944 2008 -176 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.859 ns) + CELL(0.000 ns) 8.571 ns inst37~clkctrl 6 COMB CLKCTRL_G6 8 " "Info: 6: + IC(1.859 ns) + CELL(0.000 ns) = 8.571 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst37~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.859 ns" { inst37 inst37~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -224 1944 2008 -176 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 10.144 ns My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 7 REG LCFF_X24_Y6_N17 2 " "Info: 7: + IC(0.907 ns) + CELL(0.666 ns) = 10.144 ns; Loc. = LCFF_X24_Y6_N17; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.006 ns ( 39.49 % ) " "Info: Total cell delay = 4.006 ns ( 39.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.138 ns ( 60.51 % ) " "Info: Total interconnect delay = 6.138 ns ( 60.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.144 ns" { uIR1 My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.144 ns" { uIR1 {} uIR1~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.852ns 0.418ns 0.323ns 0.779ns 1.859ns 0.907ns } { 0.000ns 0.984ns 0.370ns 0.646ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.433 ns" { uIR1 My_Starter:inst27|inst3 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.433 ns" { uIR1 {} uIR1~combout {} My_Starter:inst27|inst3 {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.000ns 1.852ns 1.086ns 2.902ns 0.926ns } { 0.000ns 0.984ns 0.370ns 0.647ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.144 ns" { uIR1 My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.144 ns" { uIR1 {} uIR1~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.852ns 0.418ns 0.323ns 0.779ns 1.859ns 0.907ns } { 0.000ns 0.984ns 0.370ns 0.646ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.281 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst28~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.281 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 {} My_Complementer:inst1|My_ALU:inst12|74181:inst|63 {} My_ALU:ALU|74181:inst1|46~309 {} My_ALU:ALU|74181:inst1|43 {} My_ALU:ALU|74181:inst1|74~82 {} My_ALU:ALU|74181:inst1|74~83 {} My_ALU:ALU|74181:inst1|82 {} My_8_bit_shifter:SHIFTER|inst28~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.774ns 0.363ns 0.393ns 1.500ns 1.086ns 0.361ns 1.062ns 0.366ns 1.074ns 0.388ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.433 ns" { uIR1 My_Starter:inst27|inst3 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.433 ns" { uIR1 {} uIR1~combout {} My_Starter:inst27|inst3 {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.000ns 1.852ns 1.086ns 2.902ns 0.926ns } { 0.000ns 0.984ns 0.370ns 0.647ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.144 ns" { uIR1 My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.144 ns" { uIR1 {} uIR1~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.852ns 0.418ns 0.323ns 0.779ns 1.859ns 0.907ns } { 0.000ns 0.984ns 0.370ns 0.646ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "pulse register My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 register My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8 88.84 MHz 11.256 ns Internal " "Info: Clock \"pulse\" has Internal fmax of 88.84 MHz between source register \"My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8\" and destination register \"My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8\" (period= 11.256 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.281 ns + Longest register register " "Info: + Longest register to register delay is 10.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 1 REG LCFF_X24_Y6_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y6_N17; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.206 ns) 0.980 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~145 2 COMB LCCOMB_X25_Y6_N2 1 " "Info: 2: + IC(0.774 ns) + CELL(0.206 ns) = 0.980 ns; Loc. = LCCOMB_X25_Y6_N2; Fanout = 1; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~145'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 1.549 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~146 3 COMB LCCOMB_X25_Y6_N16 3 " "Info: 3: + IC(0.363 ns) + CELL(0.206 ns) = 1.549 ns; Loc. = LCCOMB_X25_Y6_N16; Fanout = 3; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~146'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.370 ns) 2.312 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~147 4 COMB LCCOMB_X25_Y6_N28 3 " "Info: 4: + IC(0.393 ns) + CELL(0.370 ns) = 2.312 ns; Loc. = LCCOMB_X25_Y6_N28; Fanout = 3; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~147'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.624 ns) 4.436 ns My_Complementer:inst1\|My_ALU:inst12\|74181:inst\|63 5 COMB LCCOMB_X26_Y4_N0 4 " "Info: 5: + IC(1.500 ns) + CELL(0.624 ns) = 4.436 ns; Loc. = LCCOMB_X26_Y4_N0; Fanout = 4; COMB Node = 'My_Complementer:inst1\|My_ALU:inst12\|74181:inst\|63'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 56 1128 1192 128 "63" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.206 ns) 5.728 ns My_ALU:ALU\|74181:inst1\|46~309 6 COMB LCCOMB_X28_Y4_N28 1 " "Info: 6: + IC(1.086 ns) + CELL(0.206 ns) = 5.728 ns; Loc. = LCCOMB_X28_Y4_N28; Fanout = 1; COMB Node = 'My_ALU:ALU\|74181:inst1\|46~309'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 6.295 ns My_ALU:ALU\|74181:inst1\|43 7 COMB LCCOMB_X28_Y4_N4 3 " "Info: 7: + IC(0.361 ns) + CELL(0.206 ns) = 6.295 ns; Loc. = LCCOMB_X28_Y4_N4; Fanout = 3; COMB Node = 'My_ALU:ALU\|74181:inst1\|43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.206 ns) 7.563 ns My_ALU:ALU\|74181:inst1\|74~82 8 COMB LCCOMB_X26_Y4_N26 1 " "Info: 8: + IC(1.062 ns) + CELL(0.206 ns) = 7.563 ns; Loc. = LCCOMB_X26_Y4_N26; Fanout = 1; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 8.135 ns My_ALU:ALU\|74181:inst1\|74~83 9 COMB LCCOMB_X26_Y4_N6 2 " "Info: 9: + IC(0.366 ns) + CELL(0.206 ns) = 8.135 ns; Loc. = LCCOMB_X26_Y4_N6; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~83'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.206 ns) 9.415 ns My_ALU:ALU\|74181:inst1\|82 10 COMB LCCOMB_X29_Y4_N8 2 " "Info: 10: + IC(1.074 ns) + CELL(0.206 ns) = 9.415 ns; Loc. = LCCOMB_X29_Y4_N8; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.370 ns) 10.173 ns My_8_bit_shifter:SHIFTER\|inst28~10 11 COMB LCCOMB_X29_Y4_N0 1 " "Info: 11: + IC(0.388 ns) + CELL(0.370 ns) = 10.173 ns; Loc. = LCCOMB_X29_Y4_N0; Fanout = 1; COMB Node = 'My_8_bit_shifter:SHIFTER\|inst28~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst28~10 } "NODE_NAME" } } { "My_8_bit_shifter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_shifter.bdf" { { 464 912 976 512 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.281 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8 12 REG LCFF_X29_Y4_N1 8 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 10.281 ns; Loc. = LCFF_X29_Y4_N1; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { My_8_bit_shifter:SHIFTER|inst28~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.914 ns ( 28.34 % ) " "Info: Total cell delay = 2.914 ns ( 28.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.367 ns ( 71.66 % ) " "Info: Total interconnect delay = 7.367 ns ( 71.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.281 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst28~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.281 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 {} My_Complementer:inst1|My_ALU:inst12|74181:inst|63 {} My_ALU:ALU|74181:inst1|46~309 {} My_ALU:ALU|74181:inst1|43 {} My_ALU:ALU|74181:inst1|74~82 {} My_ALU:ALU|74181:inst1|74~83 {} My_ALU:ALU|74181:inst1|82 {} My_8_bit_shifter:SHIFTER|inst28~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.774ns 0.363ns 0.393ns 1.500ns 1.086ns 0.361ns 1.062ns 0.366ns 1.074ns 0.388ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.711 ns - Smallest " "Info: - Smallest clock skew is -0.711 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pulse destination 9.485 ns + Shortest register " "Info: + Shortest clock path from clock \"pulse\" to destination register is 9.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns pulse 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'pulse'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pulse } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -544 -440 -272 -528 "pulse" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.484 ns) + CELL(0.624 ns) 3.258 ns My_Starter:inst27\|inst3 2 COMB LCCOMB_X28_Y6_N24 16 " "Info: 2: + IC(1.484 ns) + CELL(0.624 ns) = 3.258 ns; Loc. = LCCOMB_X28_Y6_N24; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.108 ns" { pulse My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.647 ns) 4.991 ns inst26 3 COMB LCCOMB_X28_Y6_N2 1 " "Info: 3: + IC(1.086 ns) + CELL(0.647 ns) = 4.991 ns; Loc. = LCCOMB_X28_Y6_N2; Fanout = 1; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { My_Starter:inst27|inst3 inst26 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.902 ns) + CELL(0.000 ns) 7.893 ns inst26~clkctrl 4 COMB CLKCTRL_G5 8 " "Info: 4: + IC(2.902 ns) + CELL(0.000 ns) = 7.893 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.666 ns) 9.485 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8 5 REG LCFF_X29_Y4_N1 8 " "Info: 5: + IC(0.926 ns) + CELL(0.666 ns) = 9.485 ns; Loc. = LCFF_X29_Y4_N1; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.087 ns ( 32.55 % ) " "Info: Total cell delay = 3.087 ns ( 32.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.398 ns ( 67.45 % ) " "Info: Total interconnect delay = 6.398 ns ( 67.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.485 ns" { pulse My_Starter:inst27|inst3 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.485 ns" { pulse {} pulse~combout {} My_Starter:inst27|inst3 {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.000ns 1.484ns 1.086ns 2.902ns 0.926ns } { 0.000ns 1.150ns 0.624ns 0.647ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pulse source 10.196 ns - Longest register " "Info: - Longest clock path from clock \"pulse\" to source register is 10.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns pulse 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'pulse'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pulse } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -544 -440 -272 -528 "pulse" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.484 ns) + CELL(0.624 ns) 3.258 ns My_Starter:inst27\|inst3 2 COMB LCCOMB_X28_Y6_N24 16 " "Info: 2: + IC(1.484 ns) + CELL(0.624 ns) = 3.258 ns; Loc. = LCCOMB_X28_Y6_N24; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.108 ns" { pulse My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.646 ns) 4.322 ns inst43 3 COMB LCCOMB_X28_Y6_N28 8 " "Info: 3: + IC(0.418 ns) + CELL(0.646 ns) = 4.322 ns; Loc. = LCCOMB_X28_Y6_N28; Fanout = 8; COMB Node = 'inst43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { My_Starter:inst27|inst3 inst43 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 5224 5272 96 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.970 ns) 5.615 ns My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8 4 REG LCFF_X28_Y6_N1 15 " "Info: 4: + IC(0.323 ns) + CELL(0.970 ns) = 5.615 ns; Loc. = LCFF_X28_Y6_N1; Fanout = 15; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.370 ns) 6.764 ns inst37 5 COMB LCCOMB_X28_Y6_N16 1 " "Info: 5: + IC(0.779 ns) + CELL(0.370 ns) = 6.764 ns; Loc. = LCCOMB_X28_Y6_N16; Fanout = 1; COMB Node = 'inst37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.149 ns" { My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -224 1944 2008 -176 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.859 ns) + CELL(0.000 ns) 8.623 ns inst37~clkctrl 6 COMB CLKCTRL_G6 8 " "Info: 6: + IC(1.859 ns) + CELL(0.000 ns) = 8.623 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst37~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.859 ns" { inst37 inst37~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -224 1944 2008 -176 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 10.196 ns My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 7 REG LCFF_X24_Y6_N17 2 " "Info: 7: + IC(0.907 ns) + CELL(0.666 ns) = 10.196 ns; Loc. = LCFF_X24_Y6_N17; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.426 ns ( 43.41 % ) " "Info: Total cell delay = 4.426 ns ( 43.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.770 ns ( 56.59 % ) " "Info: Total interconnect delay = 5.770 ns ( 56.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.196 ns" { pulse My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.196 ns" { pulse {} pulse~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.484ns 0.418ns 0.323ns 0.779ns 1.859ns 0.907ns } { 0.000ns 1.150ns 0.624ns 0.646ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.485 ns" { pulse My_Starter:inst27|inst3 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.485 ns" { pulse {} pulse~combout {} My_Starter:inst27|inst3 {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.000ns 1.484ns 1.086ns 2.902ns 0.926ns } { 0.000ns 1.150ns 0.624ns 0.647ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.196 ns" { pulse My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.196 ns" { pulse {} pulse~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.484ns 0.418ns 0.323ns 0.779ns 1.859ns 0.907ns } { 0.000ns 1.150ns 0.624ns 0.646ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.281 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst28~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.281 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 {} My_Complementer:inst1|My_ALU:inst12|74181:inst|63 {} My_ALU:ALU|74181:inst1|46~309 {} My_ALU:ALU|74181:inst1|43 {} My_ALU:ALU|74181:inst1|74~82 {} My_ALU:ALU|74181:inst1|74~83 {} My_ALU:ALU|74181:inst1|82 {} My_8_bit_shifter:SHIFTER|inst28~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.774ns 0.363ns 0.393ns 1.500ns 1.086ns 0.361ns 1.062ns 0.366ns 1.074ns 0.388ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.485 ns" { pulse My_Starter:inst27|inst3 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.485 ns" { pulse {} pulse~combout {} My_Starter:inst27|inst3 {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.000ns 1.484ns 1.086ns 2.902ns 0.926ns } { 0.000ns 1.150ns 0.624ns 0.647ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.196 ns" { pulse My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.196 ns" { pulse {} pulse~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.484ns 0.418ns 0.323ns 0.779ns 1.859ns 0.907ns } { 0.000ns 1.150ns 0.624ns 0.646ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR0 register My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 register My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8 88.84 MHz 11.256 ns Internal " "Info: Clock \"uIR0\" has Internal fmax of 88.84 MHz between source register \"My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8\" and destination register \"My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8\" (period= 11.256 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.281 ns + Longest register register " "Info: + Longest register to register delay is 10.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 1 REG LCFF_X24_Y6_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y6_N17; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.206 ns) 0.980 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~145 2 COMB LCCOMB_X25_Y6_N2 1 " "Info: 2: + IC(0.774 ns) + CELL(0.206 ns) = 0.980 ns; Loc. = LCCOMB_X25_Y6_N2; Fanout = 1; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~145'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 1.549 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~146 3 COMB LCCOMB_X25_Y6_N16 3 " "Info: 3: + IC(0.363 ns) + CELL(0.206 ns) = 1.549 ns; Loc. = LCCOMB_X25_Y6_N16; Fanout = 3; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~146'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.370 ns) 2.312 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~147 4 COMB LCCOMB_X25_Y6_N28 3 " "Info: 4: + IC(0.393 ns) + CELL(0.370 ns) = 2.312 ns; Loc. = LCCOMB_X25_Y6_N28; Fanout = 3; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~147'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.624 ns) 4.436 ns My_Complementer:inst1\|My_ALU:inst12\|74181:inst\|63 5 COMB LCCOMB_X26_Y4_N0 4 " "Info: 5: + IC(1.500 ns) + CELL(0.624 ns) = 4.436 ns; Loc. = LCCOMB_X26_Y4_N0; Fanout = 4; COMB Node = 'My_Complementer:inst1\|My_ALU:inst12\|74181:inst\|63'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 56 1128 1192 128 "63" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.206 ns) 5.728 ns My_ALU:ALU\|74181:inst1\|46~309 6 COMB LCCOMB_X28_Y4_N28 1 " "Info: 6: + IC(1.086 ns) + CELL(0.206 ns) = 5.728 ns; Loc. = LCCOMB_X28_Y4_N28; Fanout = 1; COMB Node = 'My_ALU:ALU\|74181:inst1\|46~309'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 6.295 ns My_ALU:ALU\|74181:inst1\|43 7 COMB LCCOMB_X28_Y4_N4 3 " "Info: 7: + IC(0.361 ns) + CELL(0.206 ns) = 6.295 ns; Loc. = LCCOMB_X28_Y4_N4; Fanout = 3; COMB Node = 'My_ALU:ALU\|74181:inst1\|43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.206 ns) 7.563 ns My_ALU:ALU\|74181:inst1\|74~82 8 COMB LCCOMB_X26_Y4_N26 1 " "Info: 8: + IC(1.062 ns) + CELL(0.206 ns) = 7.563 ns; Loc. = LCCOMB_X26_Y4_N26; Fanout = 1; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 8.135 ns My_ALU:ALU\|74181:inst1\|74~83 9 COMB LCCOMB_X26_Y4_N6 2 " "Info: 9: + IC(0.366 ns) + CELL(0.206 ns) = 8.135 ns; Loc. = LCCOMB_X26_Y4_N6; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~83'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.206 ns) 9.415 ns My_ALU:ALU\|74181:inst1\|82 10 COMB LCCOMB_X29_Y4_N8 2 " "Info: 10: + IC(1.074 ns) + CELL(0.206 ns) = 9.415 ns; Loc. = LCCOMB_X29_Y4_N8; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.370 ns) 10.173 ns My_8_bit_shifter:SHIFTER\|inst28~10 11 COMB LCCOMB_X29_Y4_N0 1 " "Info: 11: + IC(0.388 ns) + CELL(0.370 ns) = 10.173 ns; Loc. = LCCOMB_X29_Y4_N0; Fanout = 1; COMB Node = 'My_8_bit_shifter:SHIFTER\|inst28~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst28~10 } "NODE_NAME" } } { "My_8_bit_shifter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_shifter.bdf" { { 464 912 976 512 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.281 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8 12 REG LCFF_X29_Y4_N1 8 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 10.281 ns; Loc. = LCFF_X29_Y4_N1; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { My_8_bit_shifter:SHIFTER|inst28~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.914 ns ( 28.34 % ) " "Info: Total cell delay = 2.914 ns ( 28.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.367 ns ( 71.66 % ) " "Info: Total interconnect delay = 7.367 ns ( 71.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.281 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst28~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.281 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 {} My_Complementer:inst1|My_ALU:inst12|74181:inst|63 {} My_ALU:ALU|74181:inst1|46~309 {} My_ALU:ALU|74181:inst1|43 {} My_ALU:ALU|74181:inst1|74~82 {} My_ALU:ALU|74181:inst1|74~83 {} My_ALU:ALU|74181:inst1|82 {} My_8_bit_shifter:SHIFTER|inst28~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.774ns 0.363ns 0.393ns 1.500ns 1.086ns 0.361ns 1.062ns 0.366ns 1.074ns 0.388ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.711 ns - Smallest " "Info: - Smallest clock skew is -0.711 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR0 destination 9.696 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR0\" to destination register is 9.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR0 1 CLK PIN_89 3 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_89; Fanout = 3; CLK Node = 'uIR0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR0 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -824 5016 5184 -808 "uIR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.651 ns) 3.469 ns My_Starter:inst27\|inst3 2 COMB LCCOMB_X28_Y6_N24 16 " "Info: 2: + IC(1.834 ns) + CELL(0.651 ns) = 3.469 ns; Loc. = LCCOMB_X28_Y6_N24; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { uIR0 My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.647 ns) 5.202 ns inst26 3 COMB LCCOMB_X28_Y6_N2 1 " "Info: 3: + IC(1.086 ns) + CELL(0.647 ns) = 5.202 ns; Loc. = LCCOMB_X28_Y6_N2; Fanout = 1; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { My_Starter:inst27|inst3 inst26 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.902 ns) + CELL(0.000 ns) 8.104 ns inst26~clkctrl 4 COMB CLKCTRL_G5 8 " "Info: 4: + IC(2.902 ns) + CELL(0.000 ns) = 8.104 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.666 ns) 9.696 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8 5 REG LCFF_X29_Y4_N1 8 " "Info: 5: + IC(0.926 ns) + CELL(0.666 ns) = 9.696 ns; Loc. = LCFF_X29_Y4_N1; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.948 ns ( 30.40 % ) " "Info: Total cell delay = 2.948 ns ( 30.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.748 ns ( 69.60 % ) " "Info: Total interconnect delay = 6.748 ns ( 69.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.696 ns" { uIR0 My_Starter:inst27|inst3 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.696 ns" { uIR0 {} uIR0~combout {} My_Starter:inst27|inst3 {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.000ns 1.834ns 1.086ns 2.902ns 0.926ns } { 0.000ns 0.984ns 0.651ns 0.647ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR0 source 10.407 ns - Longest register " "Info: - Longest clock path from clock \"uIR0\" to source register is 10.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR0 1 CLK PIN_89 3 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_89; Fanout = 3; CLK Node = 'uIR0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR0 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -824 5016 5184 -808 "uIR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.651 ns) 3.469 ns My_Starter:inst27\|inst3 2 COMB LCCOMB_X28_Y6_N24 16 " "Info: 2: + IC(1.834 ns) + CELL(0.651 ns) = 3.469 ns; Loc. = LCCOMB_X28_Y6_N24; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { uIR0 My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.646 ns) 4.533 ns inst43 3 COMB LCCOMB_X28_Y6_N28 8 " "Info: 3: + IC(0.418 ns) + CELL(0.646 ns) = 4.533 ns; Loc. = LCCOMB_X28_Y6_N28; Fanout = 8; COMB Node = 'inst43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { My_Starter:inst27|inst3 inst43 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 5224 5272 96 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.970 ns) 5.826 ns My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8 4 REG LCFF_X28_Y6_N1 15 " "Info: 4: + IC(0.323 ns) + CELL(0.970 ns) = 5.826 ns; Loc. = LCFF_X28_Y6_N1; Fanout = 15; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.370 ns) 6.975 ns inst37 5 COMB LCCOMB_X28_Y6_N16 1 " "Info: 5: + IC(0.779 ns) + CELL(0.370 ns) = 6.975 ns; Loc. = LCCOMB_X28_Y6_N16; Fanout = 1; COMB Node = 'inst37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.149 ns" { My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -224 1944 2008 -176 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.859 ns) + CELL(0.000 ns) 8.834 ns inst37~clkctrl 6 COMB CLKCTRL_G6 8 " "Info: 6: + IC(1.859 ns) + CELL(0.000 ns) = 8.834 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst37~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.859 ns" { inst37 inst37~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -224 1944 2008 -176 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 10.407 ns My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 7 REG LCFF_X24_Y6_N17 2 " "Info: 7: + IC(0.907 ns) + CELL(0.666 ns) = 10.407 ns; Loc. = LCFF_X24_Y6_N17; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.287 ns ( 41.19 % ) " "Info: Total cell delay = 4.287 ns ( 41.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.120 ns ( 58.81 % ) " "Info: Total interconnect delay = 6.120 ns ( 58.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.407 ns" { uIR0 My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.407 ns" { uIR0 {} uIR0~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.834ns 0.418ns 0.323ns 0.779ns 1.859ns 0.907ns } { 0.000ns 0.984ns 0.651ns 0.646ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.696 ns" { uIR0 My_Starter:inst27|inst3 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.696 ns" { uIR0 {} uIR0~combout {} My_Starter:inst27|inst3 {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.000ns 1.834ns 1.086ns 2.902ns 0.926ns } { 0.000ns 0.984ns 0.651ns 0.647ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.407 ns" { uIR0 My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.407 ns" { uIR0 {} uIR0~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.834ns 0.418ns 0.323ns 0.779ns 1.859ns 0.907ns } { 0.000ns 0.984ns 0.651ns 0.646ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.281 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst28~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.281 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 {} My_Complementer:inst1|My_ALU:inst12|74181:inst|63 {} My_ALU:ALU|74181:inst1|46~309 {} My_ALU:ALU|74181:inst1|43 {} My_ALU:ALU|74181:inst1|74~82 {} My_ALU:ALU|74181:inst1|74~83 {} My_ALU:ALU|74181:inst1|82 {} My_8_bit_shifter:SHIFTER|inst28~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.774ns 0.363ns 0.393ns 1.500ns 1.086ns 0.361ns 1.062ns 0.366ns 1.074ns 0.388ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.696 ns" { uIR0 My_Starter:inst27|inst3 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.696 ns" { uIR0 {} uIR0~combout {} My_Starter:inst27|inst3 {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.000ns 1.834ns 1.086ns 2.902ns 0.926ns } { 0.000ns 0.984ns 0.651ns 0.647ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.407 ns" { uIR0 My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.407 ns" { uIR0 {} uIR0~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.834ns 0.418ns 0.323ns 0.779ns 1.859ns 0.907ns } { 0.000ns 0.984ns 0.651ns 0.646ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR16 register My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 register My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8 89.33 MHz 11.195 ns Internal " "Info: Clock \"uIR16\" has Internal fmax of 89.33 MHz between source register \"My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8\" and destination register \"My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8\" (period= 11.195 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.281 ns + Longest register register " "Info: + Longest register to register delay is 10.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 1 REG LCFF_X24_Y6_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y6_N17; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.206 ns) 0.980 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~145 2 COMB LCCOMB_X25_Y6_N2 1 " "Info: 2: + IC(0.774 ns) + CELL(0.206 ns) = 0.980 ns; Loc. = LCCOMB_X25_Y6_N2; Fanout = 1; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~145'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 1.549 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~146 3 COMB LCCOMB_X25_Y6_N16 3 " "Info: 3: + IC(0.363 ns) + CELL(0.206 ns) = 1.549 ns; Loc. = LCCOMB_X25_Y6_N16; Fanout = 3; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~146'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.370 ns) 2.312 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~147 4 COMB LCCOMB_X25_Y6_N28 3 " "Info: 4: + IC(0.393 ns) + CELL(0.370 ns) = 2.312 ns; Loc. = LCCOMB_X25_Y6_N28; Fanout = 3; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~147'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.624 ns) 4.436 ns My_Complementer:inst1\|My_ALU:inst12\|74181:inst\|63 5 COMB LCCOMB_X26_Y4_N0 4 " "Info: 5: + IC(1.500 ns) + CELL(0.624 ns) = 4.436 ns; Loc. = LCCOMB_X26_Y4_N0; Fanout = 4; COMB Node = 'My_Complementer:inst1\|My_ALU:inst12\|74181:inst\|63'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 56 1128 1192 128 "63" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.206 ns) 5.728 ns My_ALU:ALU\|74181:inst1\|46~309 6 COMB LCCOMB_X28_Y4_N28 1 " "Info: 6: + IC(1.086 ns) + CELL(0.206 ns) = 5.728 ns; Loc. = LCCOMB_X28_Y4_N28; Fanout = 1; COMB Node = 'My_ALU:ALU\|74181:inst1\|46~309'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 6.295 ns My_ALU:ALU\|74181:inst1\|43 7 COMB LCCOMB_X28_Y4_N4 3 " "Info: 7: + IC(0.361 ns) + CELL(0.206 ns) = 6.295 ns; Loc. = LCCOMB_X28_Y4_N4; Fanout = 3; COMB Node = 'My_ALU:ALU\|74181:inst1\|43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.206 ns) 7.563 ns My_ALU:ALU\|74181:inst1\|74~82 8 COMB LCCOMB_X26_Y4_N26 1 " "Info: 8: + IC(1.062 ns) + CELL(0.206 ns) = 7.563 ns; Loc. = LCCOMB_X26_Y4_N26; Fanout = 1; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 8.135 ns My_ALU:ALU\|74181:inst1\|74~83 9 COMB LCCOMB_X26_Y4_N6 2 " "Info: 9: + IC(0.366 ns) + CELL(0.206 ns) = 8.135 ns; Loc. = LCCOMB_X26_Y4_N6; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~83'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.206 ns) 9.415 ns My_ALU:ALU\|74181:inst1\|82 10 COMB LCCOMB_X29_Y4_N8 2 " "Info: 10: + IC(1.074 ns) + CELL(0.206 ns) = 9.415 ns; Loc. = LCCOMB_X29_Y4_N8; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.370 ns) 10.173 ns My_8_bit_shifter:SHIFTER\|inst28~10 11 COMB LCCOMB_X29_Y4_N0 1 " "Info: 11: + IC(0.388 ns) + CELL(0.370 ns) = 10.173 ns; Loc. = LCCOMB_X29_Y4_N0; Fanout = 1; COMB Node = 'My_8_bit_shifter:SHIFTER\|inst28~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst28~10 } "NODE_NAME" } } { "My_8_bit_shifter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_shifter.bdf" { { 464 912 976 512 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.281 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8 12 REG LCFF_X29_Y4_N1 8 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 10.281 ns; Loc. = LCFF_X29_Y4_N1; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { My_8_bit_shifter:SHIFTER|inst28~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.914 ns ( 28.34 % ) " "Info: Total cell delay = 2.914 ns ( 28.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.367 ns ( 71.66 % ) " "Info: Total interconnect delay = 7.367 ns ( 71.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.281 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst28~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.281 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 {} My_Complementer:inst1|My_ALU:inst12|74181:inst|63 {} My_ALU:ALU|74181:inst1|46~309 {} My_ALU:ALU|74181:inst1|43 {} My_ALU:ALU|74181:inst1|74~82 {} My_ALU:ALU|74181:inst1|74~83 {} My_ALU:ALU|74181:inst1|82 {} My_8_bit_shifter:SHIFTER|inst28~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.774ns 0.363ns 0.393ns 1.500ns 1.086ns 0.361ns 1.062ns 0.366ns 1.074ns 0.388ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.650 ns - Smallest " "Info: - Smallest clock skew is -0.650 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR16 destination 8.537 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR16\" to destination register is 8.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns uIR16 1 CLK PIN_112 7 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_112; Fanout = 7; CLK Node = 'uIR16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR16 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -856 944 960 -688 "uIR16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.866 ns) + CELL(0.202 ns) 4.043 ns inst26 2 COMB LCCOMB_X28_Y6_N2 1 " "Info: 2: + IC(2.866 ns) + CELL(0.202 ns) = 4.043 ns; Loc. = LCCOMB_X28_Y6_N2; Fanout = 1; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.068 ns" { uIR16 inst26 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.902 ns) + CELL(0.000 ns) 6.945 ns inst26~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(2.902 ns) + CELL(0.000 ns) = 6.945 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.666 ns) 8.537 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8 4 REG LCFF_X29_Y4_N1 8 " "Info: 4: + IC(0.926 ns) + CELL(0.666 ns) = 8.537 ns; Loc. = LCFF_X29_Y4_N1; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.843 ns ( 21.59 % ) " "Info: Total cell delay = 1.843 ns ( 21.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.694 ns ( 78.41 % ) " "Info: Total interconnect delay = 6.694 ns ( 78.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.537 ns" { uIR16 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.537 ns" { uIR16 {} uIR16~combout {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.000ns 2.866ns 2.902ns 0.926ns } { 0.000ns 0.975ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR16 source 9.187 ns - Longest register " "Info: - Longest clock path from clock \"uIR16\" to source register is 9.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns uIR16 1 CLK PIN_112 7 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_112; Fanout = 7; CLK Node = 'uIR16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR16 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -856 944 960 -688 "uIR16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.968 ns) + CELL(0.370 ns) 3.313 ns inst43 2 COMB LCCOMB_X28_Y6_N28 8 " "Info: 2: + IC(1.968 ns) + CELL(0.370 ns) = 3.313 ns; Loc. = LCCOMB_X28_Y6_N28; Fanout = 8; COMB Node = 'inst43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { uIR16 inst43 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 5224 5272 96 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.970 ns) 4.606 ns My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8 3 REG LCFF_X28_Y6_N1 15 " "Info: 3: + IC(0.323 ns) + CELL(0.970 ns) = 4.606 ns; Loc. = LCFF_X28_Y6_N1; Fanout = 15; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.370 ns) 5.755 ns inst37 4 COMB LCCOMB_X28_Y6_N16 1 " "Info: 4: + IC(0.779 ns) + CELL(0.370 ns) = 5.755 ns; Loc. = LCCOMB_X28_Y6_N16; Fanout = 1; COMB Node = 'inst37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.149 ns" { My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -224 1944 2008 -176 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.859 ns) + CELL(0.000 ns) 7.614 ns inst37~clkctrl 5 COMB CLKCTRL_G6 8 " "Info: 5: + IC(1.859 ns) + CELL(0.000 ns) = 7.614 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst37~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.859 ns" { inst37 inst37~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -224 1944 2008 -176 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 9.187 ns My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 6 REG LCFF_X24_Y6_N17 2 " "Info: 6: + IC(0.907 ns) + CELL(0.666 ns) = 9.187 ns; Loc. = LCFF_X24_Y6_N17; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.351 ns ( 36.48 % ) " "Info: Total cell delay = 3.351 ns ( 36.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.836 ns ( 63.52 % ) " "Info: Total interconnect delay = 5.836 ns ( 63.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.187 ns" { uIR16 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.187 ns" { uIR16 {} uIR16~combout {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.968ns 0.323ns 0.779ns 1.859ns 0.907ns } { 0.000ns 0.975ns 0.370ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.537 ns" { uIR16 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.537 ns" { uIR16 {} uIR16~combout {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.000ns 2.866ns 2.902ns 0.926ns } { 0.000ns 0.975ns 0.202ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.187 ns" { uIR16 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.187 ns" { uIR16 {} uIR16~combout {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.968ns 0.323ns 0.779ns 1.859ns 0.907ns } { 0.000ns 0.975ns 0.370ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.281 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst28~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.281 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 {} My_Complementer:inst1|My_ALU:inst12|74181:inst|63 {} My_ALU:ALU|74181:inst1|46~309 {} My_ALU:ALU|74181:inst1|43 {} My_ALU:ALU|74181:inst1|74~82 {} My_ALU:ALU|74181:inst1|74~83 {} My_ALU:ALU|74181:inst1|82 {} My_8_bit_shifter:SHIFTER|inst28~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.774ns 0.363ns 0.393ns 1.500ns 1.086ns 0.361ns 1.062ns 0.366ns 1.074ns 0.388ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.537 ns" { uIR16 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.537 ns" { uIR16 {} uIR16~combout {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.000ns 2.866ns 2.902ns 0.926ns } { 0.000ns 0.975ns 0.202ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.187 ns" { uIR16 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.187 ns" { uIR16 {} uIR16~combout {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.968ns 0.323ns 0.779ns 1.859ns 0.907ns } { 0.000ns 0.975ns 0.370ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR15 register My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 register My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8 92.13 MHz 10.854 ns Internal " "Info: Clock \"uIR15\" has Internal fmax of 92.13 MHz between source register \"My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8\" and destination register \"My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8\" (period= 10.854 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.281 ns + Longest register register " "Info: + Longest register to register delay is 10.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 1 REG LCFF_X24_Y6_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y6_N17; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.206 ns) 0.980 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~145 2 COMB LCCOMB_X25_Y6_N2 1 " "Info: 2: + IC(0.774 ns) + CELL(0.206 ns) = 0.980 ns; Loc. = LCCOMB_X25_Y6_N2; Fanout = 1; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~145'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 1.549 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~146 3 COMB LCCOMB_X25_Y6_N16 3 " "Info: 3: + IC(0.363 ns) + CELL(0.206 ns) = 1.549 ns; Loc. = LCCOMB_X25_Y6_N16; Fanout = 3; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~146'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.370 ns) 2.312 ns My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~147 4 COMB LCCOMB_X25_Y6_N28 3 " "Info: 4: + IC(0.393 ns) + CELL(0.370 ns) = 2.312 ns; Loc. = LCCOMB_X25_Y6_N28; Fanout = 3; COMB Node = 'My_8_bit_four_plexer:A_PLEXER\|My_8_bit_double_plexer:2To1\|inst46~147'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_double_plexer.bdf" { { 624 1016 1080 672 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.624 ns) 4.436 ns My_Complementer:inst1\|My_ALU:inst12\|74181:inst\|63 5 COMB LCCOMB_X26_Y4_N0 4 " "Info: 5: + IC(1.500 ns) + CELL(0.624 ns) = 4.436 ns; Loc. = LCCOMB_X26_Y4_N0; Fanout = 4; COMB Node = 'My_Complementer:inst1\|My_ALU:inst12\|74181:inst\|63'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 56 1128 1192 128 "63" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.206 ns) 5.728 ns My_ALU:ALU\|74181:inst1\|46~309 6 COMB LCCOMB_X28_Y4_N28 1 " "Info: 6: + IC(1.086 ns) + CELL(0.206 ns) = 5.728 ns; Loc. = LCCOMB_X28_Y4_N28; Fanout = 1; COMB Node = 'My_ALU:ALU\|74181:inst1\|46~309'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 6.295 ns My_ALU:ALU\|74181:inst1\|43 7 COMB LCCOMB_X28_Y4_N4 3 " "Info: 7: + IC(0.361 ns) + CELL(0.206 ns) = 6.295 ns; Loc. = LCCOMB_X28_Y4_N4; Fanout = 3; COMB Node = 'My_ALU:ALU\|74181:inst1\|43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.206 ns) 7.563 ns My_ALU:ALU\|74181:inst1\|74~82 8 COMB LCCOMB_X26_Y4_N26 1 " "Info: 8: + IC(1.062 ns) + CELL(0.206 ns) = 7.563 ns; Loc. = LCCOMB_X26_Y4_N26; Fanout = 1; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 8.135 ns My_ALU:ALU\|74181:inst1\|74~83 9 COMB LCCOMB_X26_Y4_N6 2 " "Info: 9: + IC(0.366 ns) + CELL(0.206 ns) = 8.135 ns; Loc. = LCCOMB_X26_Y4_N6; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~83'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.206 ns) 9.415 ns My_ALU:ALU\|74181:inst1\|82 10 COMB LCCOMB_X29_Y4_N8 2 " "Info: 10: + IC(1.074 ns) + CELL(0.206 ns) = 9.415 ns; Loc. = LCCOMB_X29_Y4_N8; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.370 ns) 10.173 ns My_8_bit_shifter:SHIFTER\|inst28~10 11 COMB LCCOMB_X29_Y4_N0 1 " "Info: 11: + IC(0.388 ns) + CELL(0.370 ns) = 10.173 ns; Loc. = LCCOMB_X29_Y4_N0; Fanout = 1; COMB Node = 'My_8_bit_shifter:SHIFTER\|inst28~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst28~10 } "NODE_NAME" } } { "My_8_bit_shifter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_shifter.bdf" { { 464 912 976 512 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.281 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8 12 REG LCFF_X29_Y4_N1 8 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 10.281 ns; Loc. = LCFF_X29_Y4_N1; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { My_8_bit_shifter:SHIFTER|inst28~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.914 ns ( 28.34 % ) " "Info: Total cell delay = 2.914 ns ( 28.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.367 ns ( 71.66 % ) " "Info: Total interconnect delay = 7.367 ns ( 71.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.281 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst28~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.281 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 {} My_Complementer:inst1|My_ALU:inst12|74181:inst|63 {} My_ALU:ALU|74181:inst1|46~309 {} My_ALU:ALU|74181:inst1|43 {} My_ALU:ALU|74181:inst1|74~82 {} My_ALU:ALU|74181:inst1|74~83 {} My_ALU:ALU|74181:inst1|82 {} My_8_bit_shifter:SHIFTER|inst28~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.774ns 0.363ns 0.393ns 1.500ns 1.086ns 0.361ns 1.062ns 0.366ns 1.074ns 0.388ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.309 ns - Smallest " "Info: - Smallest clock skew is -0.309 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR15 destination 8.715 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR15\" to destination register is 8.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns uIR15 1 CLK PIN_110 7 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 7; CLK Node = 'uIR15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR15 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -856 928 944 -688 "uIR15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.697 ns) + CELL(0.539 ns) 4.221 ns inst26 2 COMB LCCOMB_X28_Y6_N2 1 " "Info: 2: + IC(2.697 ns) + CELL(0.539 ns) = 4.221 ns; Loc. = LCCOMB_X28_Y6_N2; Fanout = 1; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.236 ns" { uIR15 inst26 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.902 ns) + CELL(0.000 ns) 7.123 ns inst26~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(2.902 ns) + CELL(0.000 ns) = 7.123 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.666 ns) 8.715 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8 4 REG LCFF_X29_Y4_N1 8 " "Info: 4: + IC(0.926 ns) + CELL(0.666 ns) = 8.715 ns; Loc. = LCFF_X29_Y4_N1; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.190 ns ( 25.13 % ) " "Info: Total cell delay = 2.190 ns ( 25.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.525 ns ( 74.87 % ) " "Info: Total interconnect delay = 6.525 ns ( 74.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.715 ns" { uIR15 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.715 ns" { uIR15 {} uIR15~combout {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.000ns 2.697ns 2.902ns 0.926ns } { 0.000ns 0.985ns 0.539ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR15 source 9.024 ns - Longest register " "Info: - Longest clock path from clock \"uIR15\" to source register is 9.024 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns uIR15 1 CLK PIN_110 7 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 7; CLK Node = 'uIR15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR15 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -856 928 944 -688 "uIR15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.963 ns) + CELL(0.202 ns) 3.150 ns inst43 2 COMB LCCOMB_X28_Y6_N28 8 " "Info: 2: + IC(1.963 ns) + CELL(0.202 ns) = 3.150 ns; Loc. = LCCOMB_X28_Y6_N28; Fanout = 8; COMB Node = 'inst43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.165 ns" { uIR15 inst43 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 5224 5272 96 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.970 ns) 4.443 ns My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8 3 REG LCFF_X28_Y6_N1 15 " "Info: 3: + IC(0.323 ns) + CELL(0.970 ns) = 4.443 ns; Loc. = LCFF_X28_Y6_N1; Fanout = 15; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.370 ns) 5.592 ns inst37 4 COMB LCCOMB_X28_Y6_N16 1 " "Info: 4: + IC(0.779 ns) + CELL(0.370 ns) = 5.592 ns; Loc. = LCCOMB_X28_Y6_N16; Fanout = 1; COMB Node = 'inst37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.149 ns" { My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -224 1944 2008 -176 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.859 ns) + CELL(0.000 ns) 7.451 ns inst37~clkctrl 5 COMB CLKCTRL_G6 8 " "Info: 5: + IC(1.859 ns) + CELL(0.000 ns) = 7.451 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst37~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.859 ns" { inst37 inst37~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -224 1944 2008 -176 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 9.024 ns My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8 6 REG LCFF_X24_Y6_N17 2 " "Info: 6: + IC(0.907 ns) + CELL(0.666 ns) = 9.024 ns; Loc. = LCFF_X24_Y6_N17; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R0\|My_4_bit_register:inst5\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.193 ns ( 35.38 % ) " "Info: Total cell delay = 3.193 ns ( 35.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.831 ns ( 64.62 % ) " "Info: Total interconnect delay = 5.831 ns ( 64.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.024 ns" { uIR15 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.024 ns" { uIR15 {} uIR15~combout {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.963ns 0.323ns 0.779ns 1.859ns 0.907ns } { 0.000ns 0.985ns 0.202ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.715 ns" { uIR15 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.715 ns" { uIR15 {} uIR15~combout {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.000ns 2.697ns 2.902ns 0.926ns } { 0.000ns 0.985ns 0.539ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.024 ns" { uIR15 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.024 ns" { uIR15 {} uIR15~combout {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.963ns 0.323ns 0.779ns 1.859ns 0.907ns } { 0.000ns 0.985ns 0.202ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.281 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 My_Complementer:inst1|My_ALU:inst12|74181:inst|63 My_ALU:ALU|74181:inst1|46~309 My_ALU:ALU|74181:inst1|43 My_ALU:ALU|74181:inst1|74~82 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst28~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.281 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~145 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~146 {} My_8_bit_four_plexer:A_PLEXER|My_8_bit_double_plexer:2To1|inst46~147 {} My_Complementer:inst1|My_ALU:inst12|74181:inst|63 {} My_ALU:ALU|74181:inst1|46~309 {} My_ALU:ALU|74181:inst1|43 {} My_ALU:ALU|74181:inst1|74~82 {} My_ALU:ALU|74181:inst1|74~83 {} My_ALU:ALU|74181:inst1|82 {} My_8_bit_shifter:SHIFTER|inst28~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.774ns 0.363ns 0.393ns 1.500ns 1.086ns 0.361ns 1.062ns 0.366ns 1.074ns 0.388ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.370ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.715 ns" { uIR15 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.715 ns" { uIR15 {} uIR15~combout {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.000ns 2.697ns 2.902ns 0.926ns } { 0.000ns 0.985ns 0.539ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.024 ns" { uIR15 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst8 inst37 inst37~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.024 ns" { uIR15 {} uIR15~combout {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst8 {} inst37 {} inst37~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R0|My_4_bit_register:inst5|inst8 {} } { 0.000ns 0.000ns 1.963ns 0.323ns 0.779ns 1.859ns 0.907ns } { 0.000ns 0.985ns 0.202ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "uIR3 " "Info: No valid register-to-register data paths exist for clock \"uIR3\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "start 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"start\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "My_8_bit_register:IR\|My_4_bit_register:inst\|inst11 My_uPC:uPC\|74161:inst1\|f74161:sub\|9 start 2.263 ns " "Info: Found hold time violation between source  pin or register \"My_8_bit_register:IR\|My_4_bit_register:inst\|inst11\" and destination pin or register \"My_uPC:uPC\|74161:inst1\|f74161:sub\|9\" for clock \"start\" (Hold time is 2.263 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.182 ns + Largest " "Info: + Largest clock skew is 4.182 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "start destination 11.107 ns + Longest register " "Info: + Longest clock path from clock \"start\" to destination register is 11.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns start 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'start'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -528 -440 -272 -512 "start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.970 ns) 3.503 ns My_Starter:inst27\|inst 2 REG LCFF_X28_Y10_N9 1 " "Info: 2: + IC(1.383 ns) + CELL(0.970 ns) = 3.503 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 1; REG Node = 'My_Starter:inst27\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { start My_Starter:inst27|inst } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Starter.bdf" { { 488 760 824 568 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.206 ns) 4.872 ns My_Starter:inst27\|inst3 3 COMB LCCOMB_X28_Y6_N24 16 " "Info: 3: + IC(1.163 ns) + CELL(0.206 ns) = 4.872 ns; Loc. = LCCOMB_X28_Y6_N24; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { My_Starter:inst27|inst My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.569 ns) + CELL(0.666 ns) 11.107 ns My_uPC:uPC\|74161:inst1\|f74161:sub\|9 4 REG LCFF_X28_Y7_N25 3 " "Info: 4: + IC(5.569 ns) + CELL(0.666 ns) = 11.107 ns; Loc. = LCFF_X28_Y7_N25; Fanout = 3; REG Node = 'My_uPC:uPC\|74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.235 ns" { My_Starter:inst27|inst3 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.992 ns ( 26.94 % ) " "Info: Total cell delay = 2.992 ns ( 26.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.115 ns ( 73.06 % ) " "Info: Total interconnect delay = 8.115 ns ( 73.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.107 ns" { start My_Starter:inst27|inst My_Starter:inst27|inst3 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.107 ns" { start {} start~combout {} My_Starter:inst27|inst {} My_Starter:inst27|inst3 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.383ns 1.163ns 5.569ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "start source 6.925 ns - Shortest register " "Info: - Shortest clock path from clock \"start\" to source register is 6.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns start 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'start'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -528 -440 -272 -512 "start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.970 ns) 3.503 ns My_Starter:inst27\|inst 2 REG LCFF_X28_Y10_N9 1 " "Info: 2: + IC(1.383 ns) + CELL(0.970 ns) = 3.503 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 1; REG Node = 'My_Starter:inst27\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { start My_Starter:inst27|inst } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Starter.bdf" { { 488 760 824 568 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.206 ns) 4.872 ns My_Starter:inst27\|inst3 3 COMB LCCOMB_X28_Y6_N24 16 " "Info: 3: + IC(1.163 ns) + CELL(0.206 ns) = 4.872 ns; Loc. = LCCOMB_X28_Y6_N24; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { My_Starter:inst27|inst My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.646 ns) 5.936 ns inst43 4 COMB LCCOMB_X28_Y6_N28 8 " "Info: 4: + IC(0.418 ns) + CELL(0.646 ns) = 5.936 ns; Loc. = LCCOMB_X28_Y6_N28; Fanout = 8; COMB Node = 'inst43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { My_Starter:inst27|inst3 inst43 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 5224 5272 96 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.666 ns) 6.925 ns My_8_bit_register:IR\|My_4_bit_register:inst\|inst11 5 REG LCFF_X28_Y6_N19 1 " "Info: 5: + IC(0.323 ns) + CELL(0.666 ns) = 6.925 ns; Loc. = LCFF_X28_Y6_N19; Fanout = 1; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { inst43 My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 608 320 384 688 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.638 ns ( 52.53 % ) " "Info: Total cell delay = 3.638 ns ( 52.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.287 ns ( 47.47 % ) " "Info: Total interconnect delay = 3.287 ns ( 47.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.925 ns" { start My_Starter:inst27|inst My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.925 ns" { start {} start~combout {} My_Starter:inst27|inst {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} } { 0.000ns 0.000ns 1.383ns 1.163ns 0.418ns 0.323ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.646ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.107 ns" { start My_Starter:inst27|inst My_Starter:inst27|inst3 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.107 ns" { start {} start~combout {} My_Starter:inst27|inst {} My_Starter:inst27|inst3 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.383ns 1.163ns 5.569ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.925 ns" { start My_Starter:inst27|inst My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.925 ns" { start {} start~combout {} My_Starter:inst27|inst {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} } { 0.000ns 0.000ns 1.383ns 1.163ns 0.418ns 0.323ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.646ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 608 320 384 688 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.921 ns - Shortest register register " "Info: - Shortest register to register delay is 1.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns My_8_bit_register:IR\|My_4_bit_register:inst\|inst11 1 REG LCFF_X28_Y6_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y6_N19; Fanout = 1; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 608 320 384 688 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.651 ns) 1.813 ns My_uPC:uPC\|74161:inst1\|f74161:sub\|75~125 2 COMB LCCOMB_X28_Y7_N24 1 " "Info: 2: + IC(1.162 ns) + CELL(0.651 ns) = 1.813 ns; Loc. = LCCOMB_X28_Y7_N24; Fanout = 1; COMB Node = 'My_uPC:uPC\|74161:inst1\|f74161:sub\|75~125'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.813 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 My_uPC:uPC|74161:inst1|f74161:sub|75~125 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.921 ns My_uPC:uPC\|74161:inst1\|f74161:sub\|9 3 REG LCFF_X28_Y7_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.921 ns; Loc. = LCFF_X28_Y7_N25; Fanout = 3; REG Node = 'My_uPC:uPC\|74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { My_uPC:uPC|74161:inst1|f74161:sub|75~125 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 39.51 % ) " "Info: Total cell delay = 0.759 ns ( 39.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 60.49 % ) " "Info: Total interconnect delay = 1.162 ns ( 60.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 My_uPC:uPC|74161:inst1|f74161:sub|75~125 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.921 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} My_uPC:uPC|74161:inst1|f74161:sub|75~125 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 1.162ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.107 ns" { start My_Starter:inst27|inst My_Starter:inst27|inst3 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.107 ns" { start {} start~combout {} My_Starter:inst27|inst {} My_Starter:inst27|inst3 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.383ns 1.163ns 5.569ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.925 ns" { start My_Starter:inst27|inst My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.925 ns" { start {} start~combout {} My_Starter:inst27|inst {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} } { 0.000ns 0.000ns 1.383ns 1.163ns 0.418ns 0.323ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.646ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 My_uPC:uPC|74161:inst1|f74161:sub|75~125 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.921 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} My_uPC:uPC|74161:inst1|f74161:sub|75~125 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 1.162ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR1 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"uIR1\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "My_8_bit_register:IR\|My_4_bit_register:inst\|inst11 My_uPC:uPC\|74161:inst1\|f74161:sub\|9 uIR1 2.263 ns " "Info: Found hold time violation between source  pin or register \"My_8_bit_register:IR\|My_4_bit_register:inst\|inst11\" and destination pin or register \"My_uPC:uPC\|74161:inst1\|f74161:sub\|9\" for clock \"uIR1\" (Hold time is 2.263 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.182 ns + Largest " "Info: + Largest clock skew is 4.182 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR1 destination 9.441 ns + Longest register " "Info: + Longest clock path from clock \"uIR1\" to destination register is 9.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR1 1 CLK PIN_90 3 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_90; Fanout = 3; CLK Node = 'uIR1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR1 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -840 5016 5184 -824 "uIR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.852 ns) + CELL(0.370 ns) 3.206 ns My_Starter:inst27\|inst3 2 COMB LCCOMB_X28_Y6_N24 16 " "Info: 2: + IC(1.852 ns) + CELL(0.370 ns) = 3.206 ns; Loc. = LCCOMB_X28_Y6_N24; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.222 ns" { uIR1 My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.569 ns) + CELL(0.666 ns) 9.441 ns My_uPC:uPC\|74161:inst1\|f74161:sub\|9 3 REG LCFF_X28_Y7_N25 3 " "Info: 3: + IC(5.569 ns) + CELL(0.666 ns) = 9.441 ns; Loc. = LCFF_X28_Y7_N25; Fanout = 3; REG Node = 'My_uPC:uPC\|74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.235 ns" { My_Starter:inst27|inst3 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.020 ns ( 21.40 % ) " "Info: Total cell delay = 2.020 ns ( 21.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.421 ns ( 78.60 % ) " "Info: Total interconnect delay = 7.421 ns ( 78.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.441 ns" { uIR1 My_Starter:inst27|inst3 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.441 ns" { uIR1 {} uIR1~combout {} My_Starter:inst27|inst3 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.852ns 5.569ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR1 source 5.259 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR1\" to source register is 5.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR1 1 CLK PIN_90 3 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_90; Fanout = 3; CLK Node = 'uIR1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR1 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -840 5016 5184 -824 "uIR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.852 ns) + CELL(0.370 ns) 3.206 ns My_Starter:inst27\|inst3 2 COMB LCCOMB_X28_Y6_N24 16 " "Info: 2: + IC(1.852 ns) + CELL(0.370 ns) = 3.206 ns; Loc. = LCCOMB_X28_Y6_N24; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.222 ns" { uIR1 My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.646 ns) 4.270 ns inst43 3 COMB LCCOMB_X28_Y6_N28 8 " "Info: 3: + IC(0.418 ns) + CELL(0.646 ns) = 4.270 ns; Loc. = LCCOMB_X28_Y6_N28; Fanout = 8; COMB Node = 'inst43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { My_Starter:inst27|inst3 inst43 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 5224 5272 96 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.666 ns) 5.259 ns My_8_bit_register:IR\|My_4_bit_register:inst\|inst11 4 REG LCFF_X28_Y6_N19 1 " "Info: 4: + IC(0.323 ns) + CELL(0.666 ns) = 5.259 ns; Loc. = LCFF_X28_Y6_N19; Fanout = 1; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { inst43 My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 608 320 384 688 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.666 ns ( 50.69 % ) " "Info: Total cell delay = 2.666 ns ( 50.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.593 ns ( 49.31 % ) " "Info: Total interconnect delay = 2.593 ns ( 49.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.259 ns" { uIR1 My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.259 ns" { uIR1 {} uIR1~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} } { 0.000ns 0.000ns 1.852ns 0.418ns 0.323ns } { 0.000ns 0.984ns 0.370ns 0.646ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.441 ns" { uIR1 My_Starter:inst27|inst3 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.441 ns" { uIR1 {} uIR1~combout {} My_Starter:inst27|inst3 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.852ns 5.569ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.259 ns" { uIR1 My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.259 ns" { uIR1 {} uIR1~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} } { 0.000ns 0.000ns 1.852ns 0.418ns 0.323ns } { 0.000ns 0.984ns 0.370ns 0.646ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 608 320 384 688 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.921 ns - Shortest register register " "Info: - Shortest register to register delay is 1.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns My_8_bit_register:IR\|My_4_bit_register:inst\|inst11 1 REG LCFF_X28_Y6_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y6_N19; Fanout = 1; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 608 320 384 688 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.651 ns) 1.813 ns My_uPC:uPC\|74161:inst1\|f74161:sub\|75~125 2 COMB LCCOMB_X28_Y7_N24 1 " "Info: 2: + IC(1.162 ns) + CELL(0.651 ns) = 1.813 ns; Loc. = LCCOMB_X28_Y7_N24; Fanout = 1; COMB Node = 'My_uPC:uPC\|74161:inst1\|f74161:sub\|75~125'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.813 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 My_uPC:uPC|74161:inst1|f74161:sub|75~125 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.921 ns My_uPC:uPC\|74161:inst1\|f74161:sub\|9 3 REG LCFF_X28_Y7_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.921 ns; Loc. = LCFF_X28_Y7_N25; Fanout = 3; REG Node = 'My_uPC:uPC\|74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { My_uPC:uPC|74161:inst1|f74161:sub|75~125 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 39.51 % ) " "Info: Total cell delay = 0.759 ns ( 39.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 60.49 % ) " "Info: Total interconnect delay = 1.162 ns ( 60.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 My_uPC:uPC|74161:inst1|f74161:sub|75~125 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.921 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} My_uPC:uPC|74161:inst1|f74161:sub|75~125 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 1.162ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.441 ns" { uIR1 My_Starter:inst27|inst3 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.441 ns" { uIR1 {} uIR1~combout {} My_Starter:inst27|inst3 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.852ns 5.569ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.259 ns" { uIR1 My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.259 ns" { uIR1 {} uIR1~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} } { 0.000ns 0.000ns 1.852ns 0.418ns 0.323ns } { 0.000ns 0.984ns 0.370ns 0.646ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 My_uPC:uPC|74161:inst1|f74161:sub|75~125 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.921 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} My_uPC:uPC|74161:inst1|f74161:sub|75~125 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 1.162ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "pulse 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"pulse\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "My_8_bit_register:IR\|My_4_bit_register:inst\|inst11 My_uPC:uPC\|74161:inst1\|f74161:sub\|9 pulse 2.263 ns " "Info: Found hold time violation between source  pin or register \"My_8_bit_register:IR\|My_4_bit_register:inst\|inst11\" and destination pin or register \"My_uPC:uPC\|74161:inst1\|f74161:sub\|9\" for clock \"pulse\" (Hold time is 2.263 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.182 ns + Largest " "Info: + Largest clock skew is 4.182 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pulse destination 9.493 ns + Longest register " "Info: + Longest clock path from clock \"pulse\" to destination register is 9.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns pulse 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'pulse'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pulse } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -544 -440 -272 -528 "pulse" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.484 ns) + CELL(0.624 ns) 3.258 ns My_Starter:inst27\|inst3 2 COMB LCCOMB_X28_Y6_N24 16 " "Info: 2: + IC(1.484 ns) + CELL(0.624 ns) = 3.258 ns; Loc. = LCCOMB_X28_Y6_N24; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.108 ns" { pulse My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.569 ns) + CELL(0.666 ns) 9.493 ns My_uPC:uPC\|74161:inst1\|f74161:sub\|9 3 REG LCFF_X28_Y7_N25 3 " "Info: 3: + IC(5.569 ns) + CELL(0.666 ns) = 9.493 ns; Loc. = LCFF_X28_Y7_N25; Fanout = 3; REG Node = 'My_uPC:uPC\|74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.235 ns" { My_Starter:inst27|inst3 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.440 ns ( 25.70 % ) " "Info: Total cell delay = 2.440 ns ( 25.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.053 ns ( 74.30 % ) " "Info: Total interconnect delay = 7.053 ns ( 74.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.493 ns" { pulse My_Starter:inst27|inst3 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.493 ns" { pulse {} pulse~combout {} My_Starter:inst27|inst3 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.484ns 5.569ns } { 0.000ns 1.150ns 0.624ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pulse source 5.311 ns - Shortest register " "Info: - Shortest clock path from clock \"pulse\" to source register is 5.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns pulse 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'pulse'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pulse } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -544 -440 -272 -528 "pulse" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.484 ns) + CELL(0.624 ns) 3.258 ns My_Starter:inst27\|inst3 2 COMB LCCOMB_X28_Y6_N24 16 " "Info: 2: + IC(1.484 ns) + CELL(0.624 ns) = 3.258 ns; Loc. = LCCOMB_X28_Y6_N24; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.108 ns" { pulse My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.646 ns) 4.322 ns inst43 3 COMB LCCOMB_X28_Y6_N28 8 " "Info: 3: + IC(0.418 ns) + CELL(0.646 ns) = 4.322 ns; Loc. = LCCOMB_X28_Y6_N28; Fanout = 8; COMB Node = 'inst43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { My_Starter:inst27|inst3 inst43 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 5224 5272 96 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.666 ns) 5.311 ns My_8_bit_register:IR\|My_4_bit_register:inst\|inst11 4 REG LCFF_X28_Y6_N19 1 " "Info: 4: + IC(0.323 ns) + CELL(0.666 ns) = 5.311 ns; Loc. = LCFF_X28_Y6_N19; Fanout = 1; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { inst43 My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 608 320 384 688 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.086 ns ( 58.11 % ) " "Info: Total cell delay = 3.086 ns ( 58.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.225 ns ( 41.89 % ) " "Info: Total interconnect delay = 2.225 ns ( 41.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.311 ns" { pulse My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.311 ns" { pulse {} pulse~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} } { 0.000ns 0.000ns 1.484ns 0.418ns 0.323ns } { 0.000ns 1.150ns 0.624ns 0.646ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.493 ns" { pulse My_Starter:inst27|inst3 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.493 ns" { pulse {} pulse~combout {} My_Starter:inst27|inst3 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.484ns 5.569ns } { 0.000ns 1.150ns 0.624ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.311 ns" { pulse My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.311 ns" { pulse {} pulse~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} } { 0.000ns 0.000ns 1.484ns 0.418ns 0.323ns } { 0.000ns 1.150ns 0.624ns 0.646ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 608 320 384 688 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.921 ns - Shortest register register " "Info: - Shortest register to register delay is 1.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns My_8_bit_register:IR\|My_4_bit_register:inst\|inst11 1 REG LCFF_X28_Y6_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y6_N19; Fanout = 1; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 608 320 384 688 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.651 ns) 1.813 ns My_uPC:uPC\|74161:inst1\|f74161:sub\|75~125 2 COMB LCCOMB_X28_Y7_N24 1 " "Info: 2: + IC(1.162 ns) + CELL(0.651 ns) = 1.813 ns; Loc. = LCCOMB_X28_Y7_N24; Fanout = 1; COMB Node = 'My_uPC:uPC\|74161:inst1\|f74161:sub\|75~125'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.813 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 My_uPC:uPC|74161:inst1|f74161:sub|75~125 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.921 ns My_uPC:uPC\|74161:inst1\|f74161:sub\|9 3 REG LCFF_X28_Y7_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.921 ns; Loc. = LCFF_X28_Y7_N25; Fanout = 3; REG Node = 'My_uPC:uPC\|74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { My_uPC:uPC|74161:inst1|f74161:sub|75~125 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 39.51 % ) " "Info: Total cell delay = 0.759 ns ( 39.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 60.49 % ) " "Info: Total interconnect delay = 1.162 ns ( 60.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 My_uPC:uPC|74161:inst1|f74161:sub|75~125 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.921 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} My_uPC:uPC|74161:inst1|f74161:sub|75~125 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 1.162ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.493 ns" { pulse My_Starter:inst27|inst3 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.493 ns" { pulse {} pulse~combout {} My_Starter:inst27|inst3 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.484ns 5.569ns } { 0.000ns 1.150ns 0.624ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.311 ns" { pulse My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.311 ns" { pulse {} pulse~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} } { 0.000ns 0.000ns 1.484ns 0.418ns 0.323ns } { 0.000ns 1.150ns 0.624ns 0.646ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 My_uPC:uPC|74161:inst1|f74161:sub|75~125 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.921 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} My_uPC:uPC|74161:inst1|f74161:sub|75~125 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 1.162ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR0 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"uIR0\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "My_8_bit_register:IR\|My_4_bit_register:inst\|inst11 My_uPC:uPC\|74161:inst1\|f74161:sub\|9 uIR0 2.263 ns " "Info: Found hold time violation between source  pin or register \"My_8_bit_register:IR\|My_4_bit_register:inst\|inst11\" and destination pin or register \"My_uPC:uPC\|74161:inst1\|f74161:sub\|9\" for clock \"uIR0\" (Hold time is 2.263 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.182 ns + Largest " "Info: + Largest clock skew is 4.182 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR0 destination 9.704 ns + Longest register " "Info: + Longest clock path from clock \"uIR0\" to destination register is 9.704 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR0 1 CLK PIN_89 3 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_89; Fanout = 3; CLK Node = 'uIR0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR0 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -824 5016 5184 -808 "uIR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.651 ns) 3.469 ns My_Starter:inst27\|inst3 2 COMB LCCOMB_X28_Y6_N24 16 " "Info: 2: + IC(1.834 ns) + CELL(0.651 ns) = 3.469 ns; Loc. = LCCOMB_X28_Y6_N24; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { uIR0 My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.569 ns) + CELL(0.666 ns) 9.704 ns My_uPC:uPC\|74161:inst1\|f74161:sub\|9 3 REG LCFF_X28_Y7_N25 3 " "Info: 3: + IC(5.569 ns) + CELL(0.666 ns) = 9.704 ns; Loc. = LCFF_X28_Y7_N25; Fanout = 3; REG Node = 'My_uPC:uPC\|74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.235 ns" { My_Starter:inst27|inst3 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.301 ns ( 23.71 % ) " "Info: Total cell delay = 2.301 ns ( 23.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.403 ns ( 76.29 % ) " "Info: Total interconnect delay = 7.403 ns ( 76.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.704 ns" { uIR0 My_Starter:inst27|inst3 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.704 ns" { uIR0 {} uIR0~combout {} My_Starter:inst27|inst3 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.834ns 5.569ns } { 0.000ns 0.984ns 0.651ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR0 source 5.522 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR0\" to source register is 5.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR0 1 CLK PIN_89 3 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_89; Fanout = 3; CLK Node = 'uIR0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR0 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -824 5016 5184 -808 "uIR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.651 ns) 3.469 ns My_Starter:inst27\|inst3 2 COMB LCCOMB_X28_Y6_N24 16 " "Info: 2: + IC(1.834 ns) + CELL(0.651 ns) = 3.469 ns; Loc. = LCCOMB_X28_Y6_N24; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { uIR0 My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.646 ns) 4.533 ns inst43 3 COMB LCCOMB_X28_Y6_N28 8 " "Info: 3: + IC(0.418 ns) + CELL(0.646 ns) = 4.533 ns; Loc. = LCCOMB_X28_Y6_N28; Fanout = 8; COMB Node = 'inst43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { My_Starter:inst27|inst3 inst43 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 5224 5272 96 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.666 ns) 5.522 ns My_8_bit_register:IR\|My_4_bit_register:inst\|inst11 4 REG LCFF_X28_Y6_N19 1 " "Info: 4: + IC(0.323 ns) + CELL(0.666 ns) = 5.522 ns; Loc. = LCFF_X28_Y6_N19; Fanout = 1; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { inst43 My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 608 320 384 688 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.947 ns ( 53.37 % ) " "Info: Total cell delay = 2.947 ns ( 53.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.575 ns ( 46.63 % ) " "Info: Total interconnect delay = 2.575 ns ( 46.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.522 ns" { uIR0 My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.522 ns" { uIR0 {} uIR0~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} } { 0.000ns 0.000ns 1.834ns 0.418ns 0.323ns } { 0.000ns 0.984ns 0.651ns 0.646ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.704 ns" { uIR0 My_Starter:inst27|inst3 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.704 ns" { uIR0 {} uIR0~combout {} My_Starter:inst27|inst3 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.834ns 5.569ns } { 0.000ns 0.984ns 0.651ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.522 ns" { uIR0 My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.522 ns" { uIR0 {} uIR0~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} } { 0.000ns 0.000ns 1.834ns 0.418ns 0.323ns } { 0.000ns 0.984ns 0.651ns 0.646ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 608 320 384 688 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.921 ns - Shortest register register " "Info: - Shortest register to register delay is 1.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns My_8_bit_register:IR\|My_4_bit_register:inst\|inst11 1 REG LCFF_X28_Y6_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y6_N19; Fanout = 1; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 608 320 384 688 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.651 ns) 1.813 ns My_uPC:uPC\|74161:inst1\|f74161:sub\|75~125 2 COMB LCCOMB_X28_Y7_N24 1 " "Info: 2: + IC(1.162 ns) + CELL(0.651 ns) = 1.813 ns; Loc. = LCCOMB_X28_Y7_N24; Fanout = 1; COMB Node = 'My_uPC:uPC\|74161:inst1\|f74161:sub\|75~125'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.813 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 My_uPC:uPC|74161:inst1|f74161:sub|75~125 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.921 ns My_uPC:uPC\|74161:inst1\|f74161:sub\|9 3 REG LCFF_X28_Y7_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.921 ns; Loc. = LCFF_X28_Y7_N25; Fanout = 3; REG Node = 'My_uPC:uPC\|74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { My_uPC:uPC|74161:inst1|f74161:sub|75~125 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 39.51 % ) " "Info: Total cell delay = 0.759 ns ( 39.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 60.49 % ) " "Info: Total interconnect delay = 1.162 ns ( 60.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 My_uPC:uPC|74161:inst1|f74161:sub|75~125 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.921 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} My_uPC:uPC|74161:inst1|f74161:sub|75~125 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 1.162ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.704 ns" { uIR0 My_Starter:inst27|inst3 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.704 ns" { uIR0 {} uIR0~combout {} My_Starter:inst27|inst3 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.834ns 5.569ns } { 0.000ns 0.984ns 0.651ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.522 ns" { uIR0 My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.522 ns" { uIR0 {} uIR0~combout {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} } { 0.000ns 0.000ns 1.834ns 0.418ns 0.323ns } { 0.000ns 0.984ns 0.651ns 0.646ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 My_uPC:uPC|74161:inst1|f74161:sub|75~125 My_uPC:uPC|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.921 ns" { My_8_bit_register:IR|My_4_bit_register:inst|inst11 {} My_uPC:uPC|74161:inst1|f74161:sub|75~125 {} My_uPC:uPC|74161:inst1|f74161:sub|9 {} } { 0.000ns 1.162ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8 uIR22 uIR16 7.559 ns register " "Info: tsu for register \"My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8\" (data pin = \"uIR22\", clock pin = \"uIR16\") is 7.559 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.136 ns + Longest pin register " "Info: + Longest pin to register delay is 16.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR22 1 PIN PIN_118 11 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_118; Fanout = 11; PIN Node = 'uIR22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR22 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 1856 3144 3312 1872 "uIR22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.603 ns) + CELL(0.623 ns) 8.221 ns My_Complementer:inst1\|My_ALU:inst12\|74181:inst\|75~327 2 COMB LCCOMB_X29_Y6_N16 1 " "Info: 2: + IC(6.603 ns) + CELL(0.623 ns) = 8.221 ns; Loc. = LCCOMB_X29_Y6_N16; Fanout = 1; COMB Node = 'My_Complementer:inst1\|My_ALU:inst12\|74181:inst\|75~327'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.226 ns" { uIR22 My_Complementer:inst1|My_ALU:inst12|74181:inst|75~327 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.650 ns) 10.705 ns My_ALU:ALU\|74181:inst\|45~9 3 COMB LCCOMB_X25_Y4_N22 2 " "Info: 3: + IC(1.834 ns) + CELL(0.650 ns) = 10.705 ns; Loc. = LCCOMB_X25_Y4_N22; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst\|45~9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { My_Complementer:inst1|My_ALU:inst12|74181:inst|75~327 My_ALU:ALU|74181:inst|45~9 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.202 ns) 11.289 ns My_ALU:ALU\|74181:inst\|48~497 4 COMB LCCOMB_X25_Y4_N16 2 " "Info: 4: + IC(0.382 ns) + CELL(0.202 ns) = 11.289 ns; Loc. = LCCOMB_X25_Y4_N16; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst\|48~497'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { My_ALU:ALU|74181:inst|45~9 My_ALU:ALU|74181:inst|48~497 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 496 504 568 536 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.651 ns) 12.347 ns My_ALU:ALU\|74182:inst4\|31~128 5 COMB LCCOMB_X25_Y4_N10 2 " "Info: 5: + IC(0.407 ns) + CELL(0.651 ns) = 12.347 ns; Loc. = LCCOMB_X25_Y4_N10; Fanout = 2; COMB Node = 'My_ALU:ALU\|74182:inst4\|31~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { My_ALU:ALU|74181:inst|48~497 My_ALU:ALU|74182:inst4|31~128 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 12.926 ns My_ALU:ALU\|74182:inst4\|31~129 6 COMB LCCOMB_X25_Y4_N30 3 " "Info: 6: + IC(0.373 ns) + CELL(0.206 ns) = 12.926 ns; Loc. = LCCOMB_X25_Y4_N30; Fanout = 3; COMB Node = 'My_ALU:ALU\|74182:inst4\|31~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { My_ALU:ALU|74182:inst4|31~128 My_ALU:ALU|74182:inst4|31~129 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.366 ns) 13.990 ns My_ALU:ALU\|74181:inst1\|74~83 7 COMB LCCOMB_X26_Y4_N6 2 " "Info: 7: + IC(0.698 ns) + CELL(0.366 ns) = 13.990 ns; Loc. = LCCOMB_X26_Y4_N6; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|74~83'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { My_ALU:ALU|74182:inst4|31~129 My_ALU:ALU|74181:inst1|74~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.206 ns) 15.270 ns My_ALU:ALU\|74181:inst1\|82 8 COMB LCCOMB_X29_Y4_N8 2 " "Info: 8: + IC(1.074 ns) + CELL(0.206 ns) = 15.270 ns; Loc. = LCCOMB_X29_Y4_N8; Fanout = 2; COMB Node = 'My_ALU:ALU\|74181:inst1\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.370 ns) 16.028 ns My_8_bit_shifter:SHIFTER\|inst28~10 9 COMB LCCOMB_X29_Y4_N0 1 " "Info: 9: + IC(0.388 ns) + CELL(0.370 ns) = 16.028 ns; Loc. = LCCOMB_X29_Y4_N0; Fanout = 1; COMB Node = 'My_8_bit_shifter:SHIFTER\|inst28~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst28~10 } "NODE_NAME" } } { "My_8_bit_shifter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_shifter.bdf" { { 464 912 976 512 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 16.136 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8 10 REG LCFF_X29_Y4_N1 8 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 16.136 ns; Loc. = LCFF_X29_Y4_N1; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { My_8_bit_shifter:SHIFTER|inst28~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.377 ns ( 27.13 % ) " "Info: Total cell delay = 4.377 ns ( 27.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.759 ns ( 72.87 % ) " "Info: Total interconnect delay = 11.759 ns ( 72.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.136 ns" { uIR22 My_Complementer:inst1|My_ALU:inst12|74181:inst|75~327 My_ALU:ALU|74181:inst|45~9 My_ALU:ALU|74181:inst|48~497 My_ALU:ALU|74182:inst4|31~128 My_ALU:ALU|74182:inst4|31~129 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst28~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.136 ns" { uIR22 {} uIR22~combout {} My_Complementer:inst1|My_ALU:inst12|74181:inst|75~327 {} My_ALU:ALU|74181:inst|45~9 {} My_ALU:ALU|74181:inst|48~497 {} My_ALU:ALU|74182:inst4|31~128 {} My_ALU:ALU|74182:inst4|31~129 {} My_ALU:ALU|74181:inst1|74~83 {} My_ALU:ALU|74181:inst1|82 {} My_8_bit_shifter:SHIFTER|inst28~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.000ns 6.603ns 1.834ns 0.382ns 0.407ns 0.373ns 0.698ns 1.074ns 0.388ns 0.000ns } { 0.000ns 0.995ns 0.623ns 0.650ns 0.202ns 0.651ns 0.206ns 0.366ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR16 destination 8.537 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR16\" to destination register is 8.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns uIR16 1 CLK PIN_112 7 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_112; Fanout = 7; CLK Node = 'uIR16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR16 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -856 944 960 -688 "uIR16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.866 ns) + CELL(0.202 ns) 4.043 ns inst26 2 COMB LCCOMB_X28_Y6_N2 1 " "Info: 2: + IC(2.866 ns) + CELL(0.202 ns) = 4.043 ns; Loc. = LCCOMB_X28_Y6_N2; Fanout = 1; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.068 ns" { uIR16 inst26 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.902 ns) + CELL(0.000 ns) 6.945 ns inst26~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(2.902 ns) + CELL(0.000 ns) = 6.945 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.666 ns) 8.537 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8 4 REG LCFF_X29_Y4_N1 8 " "Info: 4: + IC(0.926 ns) + CELL(0.666 ns) = 8.537 ns; Loc. = LCFF_X29_Y4_N1; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.843 ns ( 21.59 % ) " "Info: Total cell delay = 1.843 ns ( 21.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.694 ns ( 78.41 % ) " "Info: Total interconnect delay = 6.694 ns ( 78.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.537 ns" { uIR16 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.537 ns" { uIR16 {} uIR16~combout {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.000ns 2.866ns 2.902ns 0.926ns } { 0.000ns 0.975ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.136 ns" { uIR22 My_Complementer:inst1|My_ALU:inst12|74181:inst|75~327 My_ALU:ALU|74181:inst|45~9 My_ALU:ALU|74181:inst|48~497 My_ALU:ALU|74182:inst4|31~128 My_ALU:ALU|74182:inst4|31~129 My_ALU:ALU|74181:inst1|74~83 My_ALU:ALU|74181:inst1|82 My_8_bit_shifter:SHIFTER|inst28~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.136 ns" { uIR22 {} uIR22~combout {} My_Complementer:inst1|My_ALU:inst12|74181:inst|75~327 {} My_ALU:ALU|74181:inst|45~9 {} My_ALU:ALU|74181:inst|48~497 {} My_ALU:ALU|74182:inst4|31~128 {} My_ALU:ALU|74182:inst4|31~129 {} My_ALU:ALU|74181:inst1|74~83 {} My_ALU:ALU|74181:inst1|82 {} My_8_bit_shifter:SHIFTER|inst28~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.000ns 6.603ns 1.834ns 0.382ns 0.407ns 0.373ns 0.698ns 1.074ns 0.388ns 0.000ns } { 0.000ns 0.995ns 0.623ns 0.650ns 0.202ns 0.651ns 0.206ns 0.366ns 0.206ns 0.370ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.537 ns" { uIR16 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.537 ns" { uIR16 {} uIR16~combout {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.000ns 2.866ns 2.902ns 0.926ns } { 0.000ns 0.975ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "start YB2 My_4_register_group:Reg_Group\|My_8_bit_register:R1\|My_4_bit_register:inst5\|inst9 19.848 ns register " "Info: tco from clock \"start\" to destination pin \"YB2\" through register \"My_4_register_group:Reg_Group\|My_8_bit_register:R1\|My_4_bit_register:inst5\|inst9\" is 19.848 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "start source 11.292 ns + Longest register " "Info: + Longest clock path from clock \"start\" to source register is 11.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns start 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'start'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -528 -440 -272 -512 "start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.970 ns) 3.503 ns My_Starter:inst27\|inst 2 REG LCFF_X28_Y10_N9 1 " "Info: 2: + IC(1.383 ns) + CELL(0.970 ns) = 3.503 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 1; REG Node = 'My_Starter:inst27\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { start My_Starter:inst27|inst } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Starter.bdf" { { 488 760 824 568 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.206 ns) 4.872 ns My_Starter:inst27\|inst3 3 COMB LCCOMB_X28_Y6_N24 16 " "Info: 3: + IC(1.163 ns) + CELL(0.206 ns) = 4.872 ns; Loc. = LCCOMB_X28_Y6_N24; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { My_Starter:inst27|inst My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.646 ns) 5.936 ns inst43 4 COMB LCCOMB_X28_Y6_N28 8 " "Info: 4: + IC(0.418 ns) + CELL(0.646 ns) = 5.936 ns; Loc. = LCCOMB_X28_Y6_N28; Fanout = 8; COMB Node = 'inst43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { My_Starter:inst27|inst3 inst43 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 5224 5272 96 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.970 ns) 7.229 ns My_8_bit_register:IR\|My_4_bit_register:inst5\|inst9 5 REG LCFF_X28_Y6_N11 18 " "Info: 5: + IC(0.323 ns) + CELL(0.970 ns) = 7.229 ns; Loc. = LCFF_X28_Y6_N11; Fanout = 18; REG Node = 'My_8_bit_register:IR\|My_4_bit_register:inst5\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst9 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 312 320 384 392 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.206 ns) 7.893 ns inst35 6 COMB LCCOMB_X28_Y6_N0 1 " "Info: 6: + IC(0.458 ns) + CELL(0.206 ns) = 7.893 ns; Loc. = LCCOMB_X28_Y6_N0; Fanout = 1; COMB Node = 'inst35'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { My_8_bit_register:IR|My_4_bit_register:inst5|inst9 inst35 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -272 1944 2008 -224 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.825 ns) + CELL(0.000 ns) 9.718 ns inst35~clkctrl 7 COMB CLKCTRL_G4 8 " "Info: 7: + IC(1.825 ns) + CELL(0.000 ns) = 9.718 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst35~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.825 ns" { inst35 inst35~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -272 1944 2008 -224 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 11.292 ns My_4_register_group:Reg_Group\|My_8_bit_register:R1\|My_4_bit_register:inst5\|inst9 8 REG LCFF_X25_Y6_N31 2 " "Info: 8: + IC(0.908 ns) + CELL(0.666 ns) = 11.292 ns; Loc. = LCFF_X25_Y6_N31; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R1\|My_4_bit_register:inst5\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { inst35~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R1|My_4_bit_register:inst5|inst9 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 312 320 384 392 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.814 ns ( 42.63 % ) " "Info: Total cell delay = 4.814 ns ( 42.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.478 ns ( 57.37 % ) " "Info: Total interconnect delay = 6.478 ns ( 57.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.292 ns" { start My_Starter:inst27|inst My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst9 inst35 inst35~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R1|My_4_bit_register:inst5|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.292 ns" { start {} start~combout {} My_Starter:inst27|inst {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst9 {} inst35 {} inst35~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R1|My_4_bit_register:inst5|inst9 {} } { 0.000ns 0.000ns 1.383ns 1.163ns 0.418ns 0.323ns 0.458ns 1.825ns 0.908ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.646ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 312 320 384 392 "inst9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.252 ns + Longest register pin " "Info: + Longest register to pin delay is 8.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns My_4_register_group:Reg_Group\|My_8_bit_register:R1\|My_4_bit_register:inst5\|inst9 1 REG LCFF_X25_Y6_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y6_N31; Fanout = 2; REG Node = 'My_4_register_group:Reg_Group\|My_8_bit_register:R1\|My_4_bit_register:inst5\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { My_4_register_group:Reg_Group|My_8_bit_register:R1|My_4_bit_register:inst5|inst9 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 312 320 384 392 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.206 ns) 1.323 ns My_4_register_group:Reg_Group\|My_8_bit_four_plexer:TO_B_PLEXER\|My_8_bit_double_plexer:2To1\|inst37~90 2 COMB LCCOMB_X26_Y6_N4 1 " "Info: 2: + IC(1.117 ns) + CELL(0.206 ns) = 1.323 ns; Loc. = LCCOMB_X26_Y6_N4; Fanout = 1; COMB Node = 'My_4_register_group:Reg_Group\|My_8_bit_four_plexer:TO_B_PLEXER\|My_8_bit_double_plexer:2To1\|inst37~90'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R1|My_4_bit_register:inst5|inst9 My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_B_PLEXER|My_8_bit_double_plexer:2To1|inst37~90 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_double_plexer.bdf" { { 768 1136 1200 816 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.366 ns) 2.703 ns My_4_register_group:Reg_Group\|My_8_bit_four_plexer:TO_B_PLEXER\|My_8_bit_double_plexer:2To1\|inst37~91 3 COMB LCCOMB_X24_Y6_N6 2 " "Info: 3: + IC(1.014 ns) + CELL(0.366 ns) = 2.703 ns; Loc. = LCCOMB_X24_Y6_N6; Fanout = 2; COMB Node = 'My_4_register_group:Reg_Group\|My_8_bit_four_plexer:TO_B_PLEXER\|My_8_bit_double_plexer:2To1\|inst37~91'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_B_PLEXER|My_8_bit_double_plexer:2To1|inst37~90 My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_B_PLEXER|My_8_bit_double_plexer:2To1|inst37~91 } "NODE_NAME" } } { "My_8_bit_double_plexer.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_double_plexer.bdf" { { 768 1136 1200 816 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.443 ns) + CELL(3.106 ns) 8.252 ns YB2 4 PIN PIN_45 0 " "Info: 4: + IC(2.443 ns) + CELL(3.106 ns) = 8.252 ns; Loc. = PIN_45; Fanout = 0; PIN Node = 'YB2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.549 ns" { My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_B_PLEXER|My_8_bit_double_plexer:2To1|inst37~91 YB2 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 560 2336 2512 576 "YB2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.678 ns ( 44.57 % ) " "Info: Total cell delay = 3.678 ns ( 44.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.574 ns ( 55.43 % ) " "Info: Total interconnect delay = 4.574 ns ( 55.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.252 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R1|My_4_bit_register:inst5|inst9 My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_B_PLEXER|My_8_bit_double_plexer:2To1|inst37~90 My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_B_PLEXER|My_8_bit_double_plexer:2To1|inst37~91 YB2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.252 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R1|My_4_bit_register:inst5|inst9 {} My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_B_PLEXER|My_8_bit_double_plexer:2To1|inst37~90 {} My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_B_PLEXER|My_8_bit_double_plexer:2To1|inst37~91 {} YB2 {} } { 0.000ns 1.117ns 1.014ns 2.443ns } { 0.000ns 0.206ns 0.366ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.292 ns" { start My_Starter:inst27|inst My_Starter:inst27|inst3 inst43 My_8_bit_register:IR|My_4_bit_register:inst5|inst9 inst35 inst35~clkctrl My_4_register_group:Reg_Group|My_8_bit_register:R1|My_4_bit_register:inst5|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.292 ns" { start {} start~combout {} My_Starter:inst27|inst {} My_Starter:inst27|inst3 {} inst43 {} My_8_bit_register:IR|My_4_bit_register:inst5|inst9 {} inst35 {} inst35~clkctrl {} My_4_register_group:Reg_Group|My_8_bit_register:R1|My_4_bit_register:inst5|inst9 {} } { 0.000ns 0.000ns 1.383ns 1.163ns 0.418ns 0.323ns 0.458ns 1.825ns 0.908ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.646ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.252 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R1|My_4_bit_register:inst5|inst9 My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_B_PLEXER|My_8_bit_double_plexer:2To1|inst37~90 My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_B_PLEXER|My_8_bit_double_plexer:2To1|inst37~91 YB2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.252 ns" { My_4_register_group:Reg_Group|My_8_bit_register:R1|My_4_bit_register:inst5|inst9 {} My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_B_PLEXER|My_8_bit_double_plexer:2To1|inst37~90 {} My_4_register_group:Reg_Group|My_8_bit_four_plexer:TO_B_PLEXER|My_8_bit_double_plexer:2To1|inst37~91 {} YB2 {} } { 0.000ns 1.117ns 1.014ns 2.443ns } { 0.000ns 0.206ns 0.366ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "uIR2 RAM-DATA1 12.629 ns Longest " "Info: Longest tpd from source pin \"uIR2\" to destination pin \"RAM-DATA1\" is 12.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns uIR2 1 PIN PIN_92 10 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_92; Fanout = 10; PIN Node = 'uIR2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR2 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 3664 3944 4112 3680 "uIR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(8.307 ns) + CELL(3.358 ns) 12.629 ns RAM-DATA1 2 PIN PIN_193 0 " "Info: 2: + IC(8.307 ns) + CELL(3.358 ns) = 12.629 ns; Loc. = PIN_193; Fanout = 0; PIN Node = 'RAM-DATA1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.665 ns" { uIR2 RAM-DATA1 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 3760 3456 3472 3936 "RAM-DATA1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.322 ns ( 34.22 % ) " "Info: Total cell delay = 4.322 ns ( 34.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.307 ns ( 65.78 % ) " "Info: Total interconnect delay = 8.307 ns ( 65.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.629 ns" { uIR2 RAM-DATA1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.629 ns" { uIR2 {} uIR2~combout {} RAM-DATA1 {} } { 0.000ns 0.000ns 8.307ns } { 0.000ns 0.964ns 3.358ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8 uIR5 start 3.966 ns register " "Info: th for register \"My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8\" (data pin = \"uIR5\", clock pin = \"start\") is 3.966 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "start destination 11.099 ns + Longest register " "Info: + Longest clock path from clock \"start\" to destination register is 11.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns start 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'start'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -528 -440 -272 -512 "start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.970 ns) 3.503 ns My_Starter:inst27\|inst 2 REG LCFF_X28_Y10_N9 1 " "Info: 2: + IC(1.383 ns) + CELL(0.970 ns) = 3.503 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 1; REG Node = 'My_Starter:inst27\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { start My_Starter:inst27|inst } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Starter.bdf" { { 488 760 824 568 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.206 ns) 4.872 ns My_Starter:inst27\|inst3 3 COMB LCCOMB_X28_Y6_N24 16 " "Info: 3: + IC(1.163 ns) + CELL(0.206 ns) = 4.872 ns; Loc. = LCCOMB_X28_Y6_N24; Fanout = 16; COMB Node = 'My_Starter:inst27\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { My_Starter:inst27|inst My_Starter:inst27|inst3 } "NODE_NAME" } } { "My_Starter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Starter.bdf" { { 304 1064 1128 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.647 ns) 6.605 ns inst26 4 COMB LCCOMB_X28_Y6_N2 1 " "Info: 4: + IC(1.086 ns) + CELL(0.647 ns) = 6.605 ns; Loc. = LCCOMB_X28_Y6_N2; Fanout = 1; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { My_Starter:inst27|inst3 inst26 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.902 ns) + CELL(0.000 ns) 9.507 ns inst26~clkctrl 5 COMB CLKCTRL_G5 8 " "Info: 5: + IC(2.902 ns) + CELL(0.000 ns) = 9.507 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { -16 824 872 48 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.666 ns) 11.099 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8 6 REG LCFF_X29_Y4_N1 8 " "Info: 6: + IC(0.926 ns) + CELL(0.666 ns) = 11.099 ns; Loc. = LCFF_X29_Y4_N1; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.639 ns ( 32.79 % ) " "Info: Total cell delay = 3.639 ns ( 32.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.460 ns ( 67.21 % ) " "Info: Total interconnect delay = 7.460 ns ( 67.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.099 ns" { start My_Starter:inst27|inst My_Starter:inst27|inst3 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.099 ns" { start {} start~combout {} My_Starter:inst27|inst {} My_Starter:inst27|inst3 {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.000ns 1.383ns 1.163ns 1.086ns 2.902ns 0.926ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.647ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.439 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.439 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 PIN PIN_96 8 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 8; PIN Node = 'uIR5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_Extende_Function_Level_Two_Overall_Design_5_2.bdf" { { 32 120 288 48 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.724 ns) + CELL(0.623 ns) 7.331 ns My_8_bit_shifter:SHIFTER\|inst28~10 2 COMB LCCOMB_X29_Y4_N0 1 " "Info: 2: + IC(5.724 ns) + CELL(0.623 ns) = 7.331 ns; Loc. = LCCOMB_X29_Y4_N0; Fanout = 1; COMB Node = 'My_8_bit_shifter:SHIFTER\|inst28~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.347 ns" { uIR5 My_8_bit_shifter:SHIFTER|inst28~10 } "NODE_NAME" } } { "My_8_bit_shifter.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_8_bit_shifter.bdf" { { 464 912 976 512 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.439 ns My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8 3 REG LCFF_X29_Y4_N1 8 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.439 ns; Loc. = LCFF_X29_Y4_N1; Fanout = 8; REG Node = 'My_8_bit_register:RZ\|My_4_bit_register:inst\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { My_8_bit_shifter:SHIFTER|inst28~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "My_4_bit_register.bdf" "" { Schematic "E:/大二下/ComputerOrganization/Experiment7_all_version/Experiment7_Extended_Function_Level_Two/My_Extended_Level_Two_Overall_Design_success_1_pulse131/My_4_bit_register.bdf" { { 152 320 384 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.715 ns ( 23.05 % ) " "Info: Total cell delay = 1.715 ns ( 23.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.724 ns ( 76.95 % ) " "Info: Total interconnect delay = 5.724 ns ( 76.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.439 ns" { uIR5 My_8_bit_shifter:SHIFTER|inst28~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.439 ns" { uIR5 {} uIR5~combout {} My_8_bit_shifter:SHIFTER|inst28~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.000ns 5.724ns 0.000ns } { 0.000ns 0.984ns 0.623ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.099 ns" { start My_Starter:inst27|inst My_Starter:inst27|inst3 inst26 inst26~clkctrl My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.099 ns" { start {} start~combout {} My_Starter:inst27|inst {} My_Starter:inst27|inst3 {} inst26 {} inst26~clkctrl {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.000ns 1.383ns 1.163ns 1.086ns 2.902ns 0.926ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.647ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.439 ns" { uIR5 My_8_bit_shifter:SHIFTER|inst28~10 My_8_bit_register:RZ|My_4_bit_register:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.439 ns" { uIR5 {} uIR5~combout {} My_8_bit_shifter:SHIFTER|inst28~10 {} My_8_bit_register:RZ|My_4_bit_register:inst|inst8 {} } { 0.000ns 0.000ns 5.724ns 0.000ns } { 0.000ns 0.984ns 0.623ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "159 " "Info: Peak virtual memory: 159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 22:21:30 2023 " "Info: Processing ended: Thu May 11 22:21:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
