//;-------------------------------------------------------------------------------
//;
//;	Copyright (C) 2009 Nexell Co., All Rights Reserved
//;	Nexell Co. Proprietary & Confidential
//;
//;	NEXELL INFORMS THAT THIS CODE AND INFORMATION IS PROVIDED "AS IS" BASE
//;	AND WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING
//;	BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY AND/OR FITNESS
//;	FOR A PARTICULAR PURPOSE.
//;
//;	Module		:
//;	File		:
//;	Description	: core define
//;	Author		: Hans
//;	History		:
//;		2014-08-20	Hans, for cortex A53
//;-------------------------------------------------------------------------------

#ifndef NX_ARM_H
#define NX_ARM_H

#include "cfgBootDefine.h"

//; Standard definitions of mode bits and interrupt (I & F) flags in PSRs

#define Mode_USR                0x10
#define Mode_FIQ                0x11
#define Mode_IRQ                0x12
#define Mode_SVC                0x13
#define Mode_ABT                0x17
#define Mode_UNDEF              0x1B
#define Mode_SYS                0x1F

#define A_Bit                   (1<<8)              //; when A bit is set, Abort is disabled
#define I_Bit                   (1<<7)              //; when I bit is set, IRQ is disabled
#define F_Bit                   (1<<6)              //; when F bit is set, FIQ is disabled

//;-------------------------------------------------------------------------------
//;	Control register 1 format bit definition
//;-------------------------------------------------------------------------------
#define BIT1_XP		(1 << 23)	//; Subpage AP
#define BIT1_U		(1 << 22)	//; Enables unaligned data access
#define BIT1_L4		(1 << 15)	//; for ARM4V architecture
#define BIT1_RR		(1 << 14)	//; Replacement strategy for ICache & DCache
#define BIT1_V		(1 << 13)	//; Loaction of exception vectors
#define BIT1_I		(1 << 12)	//; ICache enable/disable
#define BIT1_Z		(1 << 11)	//; Branch prediction
#define BIT1_R		(1 <<	9)	//; ROM protection
#define BIT1_S		(1 <<	8)	//; system protection
#define BIT1_B		(1 <<	7)	//; Endianness(Bin/Little : 1/0)
#define BIT1_C		(1 <<	2)	//; DCache enable/disable
#define BIT1_A		(1 <<	1)	//; Alignment fault enable/disable
#define BIT1_M		(1 <<	0)	//; MMU enable/disable

#define PRIMARY_CPU 0
//;==================================================================
//; Porting defines
//;==================================================================

#define CPU_CLKSRC      1
#define BUS_CLKSRC      0
#define DDR_CLKSRC      0
#define G3D_CLKSRC      0
#define MPG_CLKSRC      0

#define USBD_VID        0x2375
#define USBD_PID        0x5430

#define GPIO_GROUP_A    0
#define GPIO_GROUP_B    1
#define GPIO_GROUP_C    2
#define GPIO_GROUP_D    3
#define GPIO_GROUP_E    4

//#define POLY 0xEDB88320L
#define POLY 0x04C11DB7L	//reverse

#define SUSPEND_SIGNATURE		(0x50575200)	/* PWR (ASCII) */


#define SDFSBOOT	2
#define UARTBOOT	3
#define SPIBOOT		4
#define SDBOOT		5
#define USBBOOT		6
#define NANDEC		7


#define BOOTMODE				12

#define NANDTYPE				0
#define NANDPAGE				2
#define SELCS					3
#define SELSDEX					15

#define eMMCBOOTMODE			7
#define SDXCPARTITION			9
#define eMMCBOOT				10

#define UARTBAUD				10

#define SERIALFLASHADDR			9

#define OTG_SESSION_CHECK		6

#define DECRYPT					4
#define ICACHE					5


#define BASEADDR_SRAM			(0xFFFF0000)
#define INTERNAL_SRAM_SIZE		(64*1024)		// 64KB

#define BASEADDR_NFMEM			(0x2C000000)
#define BASEADDR_DDRSDRAM		(0x40000000)

#define DIRECT_IO 0
#endif
