* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Dec 5 2021 16:18:59

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : bfn_1_8_0_
T_1_8_wire_logic_cluster/carry_in_mux/cout
T_1_8_wire_logic_cluster/lc_0/in_3

End 

Net : counter_2Z0Z_5
T_1_5_wire_logic_cluster/lc_3/out
T_1_6_lc_trk_g1_3
T_1_6_wire_logic_cluster/lc_2/in_0

T_1_5_wire_logic_cluster/lc_3/out
T_2_4_sp4_v_t_39
T_2_7_lc_trk_g0_7
T_2_7_wire_logic_cluster/lc_4/in_1

T_1_5_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g1_3
T_1_5_wire_logic_cluster/lc_3/in_1

End 

Net : clk_1Khz_RNIDQNNZ0
T_6_8_wire_logic_cluster/lc_1/out
T_2_8_sp12_h_l_1
T_13_8_lc_trk_g1_6
T_13_8_wire_gbuf/in

End 

Net : N_67_g
T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_8_wire_logic_cluster/lc_0/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_8_wire_logic_cluster/lc_0/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_8_wire_logic_cluster/lc_0/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_8_wire_logic_cluster/lc_0/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_8_wire_logic_cluster/lc_0/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_8_wire_logic_cluster/lc_0/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_8_wire_logic_cluster/lc_0/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_8_wire_logic_cluster/lc_0/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_7_wire_logic_cluster/lc_0/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_7_wire_logic_cluster/lc_0/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_9_wire_logic_cluster/lc_7/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_9_wire_logic_cluster/lc_7/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_9_wire_logic_cluster/lc_7/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_9_wire_logic_cluster/lc_7/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_9_wire_logic_cluster/lc_7/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_9_wire_logic_cluster/lc_7/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_9_wire_logic_cluster/lc_7/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_9_wire_logic_cluster/lc_7/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_10_wire_logic_cluster/lc_0/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_10_wire_logic_cluster/lc_0/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_10_wire_logic_cluster/lc_0/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_10_wire_logic_cluster/lc_0/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_10_wire_logic_cluster/lc_0/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_10_wire_logic_cluster/lc_0/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_10_wire_logic_cluster/lc_0/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_11_10_wire_logic_cluster/lc_0/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_11_10_wire_logic_cluster/lc_0/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_11_6_wire_logic_cluster/lc_1/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_11_6_wire_logic_cluster/lc_1/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_11_6_wire_logic_cluster/lc_1/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_12_11_wire_logic_cluster/lc_1/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_9_7_wire_logic_cluster/lc_7/cen

End 

Net : un4_counter_2_7_THRU_CO
T_1_8_wire_logic_cluster/lc_0/out
T_0_8_span12_horz_7
T_6_8_lc_trk_g0_3
T_6_8_input_2_1
T_6_8_wire_logic_cluster/lc_1/in_2

T_1_8_wire_logic_cluster/lc_0/out
T_0_8_span12_horz_7
T_5_8_lc_trk_g0_0
T_5_8_wire_logic_cluster/lc_4/in_0

T_1_8_wire_logic_cluster/lc_0/out
T_2_5_sp4_v_t_41
T_3_9_sp4_h_l_10
T_5_9_lc_trk_g3_7
T_5_9_wire_logic_cluster/lc_7/in_3

T_1_8_wire_logic_cluster/lc_0/out
T_2_5_sp4_v_t_41
T_2_6_lc_trk_g2_1
T_2_6_wire_logic_cluster/lc_3/in_0

T_1_8_wire_logic_cluster/lc_0/out
T_2_5_sp4_v_t_41
T_2_6_lc_trk_g2_1
T_2_6_wire_logic_cluster/lc_2/in_1

T_1_8_wire_logic_cluster/lc_0/out
T_1_4_sp4_v_t_37
T_1_5_lc_trk_g3_5
T_1_5_wire_logic_cluster/lc_3/in_3

T_1_8_wire_logic_cluster/lc_0/out
T_2_5_sp4_v_t_41
T_2_6_lc_trk_g2_1
T_2_6_wire_logic_cluster/lc_0/in_3

T_1_8_wire_logic_cluster/lc_0/out
T_2_5_sp4_v_t_41
T_2_6_lc_trk_g2_1
T_2_6_wire_logic_cluster/lc_4/in_3

T_1_8_wire_logic_cluster/lc_0/out
T_2_5_sp4_v_t_41
T_2_6_lc_trk_g2_1
T_2_6_wire_logic_cluster/lc_6/in_3

End 

Net : un4_counter_2_0_and
T_1_6_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g1_2
T_1_7_wire_logic_cluster/lc_0/in_1

End 

Net : counter_1Z0Z_5
T_1_1_wire_logic_cluster/lc_4/out
T_2_2_lc_trk_g2_4
T_2_2_wire_logic_cluster/lc_0/in_0

T_1_1_wire_logic_cluster/lc_4/out
T_1_1_lc_trk_g3_4
T_1_1_wire_logic_cluster/lc_4/in_1

End 

Net : un4_counter_1_1_and
T_2_2_wire_logic_cluster/lc_0/out
T_2_2_sp4_h_l_5
T_5_2_sp4_v_t_47
T_5_6_lc_trk_g1_2
T_5_6_input_2_1
T_5_6_wire_logic_cluster/lc_1/in_2

End 

Net : bfn_5_7_0_
T_5_7_wire_logic_cluster/carry_in_mux/cout
T_5_7_wire_logic_cluster/lc_0/in_3

End 

Net : un4_counter_1_7_THRU_CO
T_5_7_wire_logic_cluster/lc_0/out
T_6_8_lc_trk_g2_0
T_6_8_wire_logic_cluster/lc_1/in_3

T_5_7_wire_logic_cluster/lc_0/out
T_5_8_lc_trk_g1_0
T_5_8_wire_logic_cluster/lc_2/in_3

T_5_7_wire_logic_cluster/lc_0/out
T_5_3_sp4_v_t_37
T_4_5_lc_trk_g0_0
T_4_5_wire_logic_cluster/lc_0/in_0

T_5_7_wire_logic_cluster/lc_0/out
T_5_3_sp4_v_t_37
T_4_5_lc_trk_g0_0
T_4_5_wire_logic_cluster/lc_1/in_1

T_5_7_wire_logic_cluster/lc_0/out
T_5_3_sp4_v_t_37
T_4_5_lc_trk_g0_0
T_4_5_wire_logic_cluster/lc_3/in_1

T_5_7_wire_logic_cluster/lc_0/out
T_5_3_sp4_v_t_37
T_4_5_lc_trk_g0_0
T_4_5_wire_logic_cluster/lc_7/in_1

T_5_7_wire_logic_cluster/lc_0/out
T_5_8_lc_trk_g1_0
T_5_8_wire_logic_cluster/lc_4/in_3

T_5_7_wire_logic_cluster/lc_0/out
T_5_7_lc_trk_g1_0
T_5_7_wire_logic_cluster/lc_4/in_3

End 

Net : counter_2Z0Z_2
T_2_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g3_2
T_1_6_wire_logic_cluster/lc_2/in_1

T_2_6_wire_logic_cluster/lc_2/out
T_2_7_lc_trk_g0_2
T_2_7_wire_logic_cluster/lc_1/in_1

T_2_6_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g3_2
T_2_6_wire_logic_cluster/lc_2/in_3

End 

Net : counter_1Z0Z_7
T_1_1_wire_logic_cluster/lc_6/out
T_2_2_lc_trk_g3_6
T_2_2_wire_logic_cluster/lc_0/in_1

T_1_1_wire_logic_cluster/lc_6/out
T_1_1_lc_trk_g1_6
T_1_1_wire_logic_cluster/lc_6/in_1

End 

Net : counter_2Z0Z_6
T_2_6_wire_logic_cluster/lc_0/out
T_1_6_lc_trk_g2_0
T_1_6_input_2_2
T_1_6_wire_logic_cluster/lc_2/in_2

T_2_6_wire_logic_cluster/lc_0/out
T_2_7_lc_trk_g0_0
T_2_7_wire_logic_cluster/lc_5/in_1

T_2_6_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g0_0
T_2_6_wire_logic_cluster/lc_0/in_0

End 

Net : counter_1Z0Z_6
T_1_1_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g3_5
T_2_2_input_2_0
T_2_2_wire_logic_cluster/lc_0/in_2

T_1_1_wire_logic_cluster/lc_5/out
T_1_1_lc_trk_g1_5
T_1_1_wire_logic_cluster/lc_5/in_1

End 

Net : un4_counter_1_2_and
T_2_2_wire_logic_cluster/lc_1/out
T_2_2_sp4_h_l_7
T_5_2_sp4_v_t_42
T_5_6_lc_trk_g1_7
T_5_6_input_2_2
T_5_6_wire_logic_cluster/lc_2/in_2

End 

Net : counter_2Z0Z_4
T_2_6_wire_logic_cluster/lc_3/out
T_1_6_lc_trk_g2_3
T_1_6_wire_logic_cluster/lc_2/in_3

T_2_6_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g1_3
T_2_7_wire_logic_cluster/lc_3/in_1

T_2_6_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g1_3
T_2_6_wire_logic_cluster/lc_3/in_3

End 

Net : counter_1Z0Z_8
T_1_1_wire_logic_cluster/lc_7/out
T_2_2_lc_trk_g2_7
T_2_2_wire_logic_cluster/lc_1/in_0

T_1_1_wire_logic_cluster/lc_7/out
T_1_1_lc_trk_g3_7
T_1_1_wire_logic_cluster/lc_7/in_1

End 

Net : counter_1Z0Z_4
T_1_1_wire_logic_cluster/lc_3/out
T_2_2_lc_trk_g2_3
T_2_2_wire_logic_cluster/lc_0/in_3

T_1_1_wire_logic_cluster/lc_3/out
T_1_1_lc_trk_g1_3
T_1_1_wire_logic_cluster/lc_3/in_1

End 

Net : un4_counter_2_1_and
T_1_6_wire_logic_cluster/lc_6/out
T_1_7_lc_trk_g1_6
T_1_7_input_2_1
T_1_7_wire_logic_cluster/lc_1/in_2

End 

Net : counter_2Z0Z_0
T_2_6_wire_logic_cluster/lc_5/out
T_1_6_lc_trk_g3_5
T_1_6_wire_logic_cluster/lc_6/in_0

T_2_6_wire_logic_cluster/lc_5/out
T_2_7_lc_trk_g0_5
T_2_7_wire_logic_cluster/lc_0/in_1

T_2_6_wire_logic_cluster/lc_5/out
T_2_6_lc_trk_g1_5
T_2_6_wire_logic_cluster/lc_5/in_3

T_2_6_wire_logic_cluster/lc_5/out
T_2_6_lc_trk_g1_5
T_2_6_wire_logic_cluster/lc_1/in_3

End 

Net : counter_1Z0Z_10
T_1_2_wire_logic_cluster/lc_1/out
T_2_2_lc_trk_g1_1
T_2_2_wire_logic_cluster/lc_1/in_1

T_1_2_wire_logic_cluster/lc_1/out
T_1_2_lc_trk_g3_1
T_1_2_wire_logic_cluster/lc_1/in_1

End 

Net : counter_1Z0Z_9
T_1_2_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g1_0
T_2_2_input_2_1
T_2_2_wire_logic_cluster/lc_1/in_2

T_1_2_wire_logic_cluster/lc_0/out
T_1_2_lc_trk_g3_0
T_1_2_wire_logic_cluster/lc_0/in_1

End 

Net : counter_2Z0Z_7
T_2_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g3_4
T_1_6_wire_logic_cluster/lc_6/in_1

T_2_6_wire_logic_cluster/lc_4/out
T_2_7_lc_trk_g1_4
T_2_7_wire_logic_cluster/lc_6/in_1

T_2_6_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g1_4
T_2_6_wire_logic_cluster/lc_4/in_1

End 

Net : counter_2Z0Z_1
T_2_6_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g3_1
T_1_6_input_2_6
T_1_6_wire_logic_cluster/lc_6/in_2

T_2_6_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g1_1
T_2_7_input_2_0
T_2_7_wire_logic_cluster/lc_0/in_2

T_2_6_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g3_1
T_2_6_wire_logic_cluster/lc_1/in_1

End 

Net : un4_counter_1_3_and
T_2_2_wire_logic_cluster/lc_2/out
T_2_2_sp4_h_l_9
T_5_2_sp4_v_t_44
T_5_6_lc_trk_g0_1
T_5_6_input_2_3
T_5_6_wire_logic_cluster/lc_3/in_2

End 

Net : counter_1Z0Z_13
T_1_2_wire_logic_cluster/lc_4/out
T_2_2_lc_trk_g0_4
T_2_2_wire_logic_cluster/lc_2/in_0

T_1_2_wire_logic_cluster/lc_4/out
T_1_2_lc_trk_g3_4
T_1_2_wire_logic_cluster/lc_4/in_1

End 

Net : counter_1Z0Z_11
T_1_2_wire_logic_cluster/lc_2/out
T_2_2_lc_trk_g0_2
T_2_2_wire_logic_cluster/lc_1/in_3

T_1_2_wire_logic_cluster/lc_2/out
T_1_2_lc_trk_g1_2
T_1_2_wire_logic_cluster/lc_2/in_1

End 

Net : counter_2Z0Z_11
T_2_8_wire_logic_cluster/lc_2/out
T_1_8_lc_trk_g3_2
T_1_8_wire_logic_cluster/lc_3/in_0

T_2_8_wire_logic_cluster/lc_2/out
T_2_8_lc_trk_g1_2
T_2_8_wire_logic_cluster/lc_2/in_1

End 

Net : un4_counter_2_2_and
T_1_8_wire_logic_cluster/lc_3/out
T_1_7_lc_trk_g1_3
T_1_7_input_2_2
T_1_7_wire_logic_cluster/lc_2/in_2

End 

Net : counter_2Z0Z_8
T_2_6_wire_logic_cluster/lc_6/out
T_1_6_lc_trk_g3_6
T_1_6_wire_logic_cluster/lc_6/in_3

T_2_6_wire_logic_cluster/lc_6/out
T_2_7_lc_trk_g0_6
T_2_7_wire_logic_cluster/lc_7/in_1

T_2_6_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g3_6
T_2_6_wire_logic_cluster/lc_6/in_1

End 

Net : counter_1Z0Z_12
T_1_2_wire_logic_cluster/lc_3/out
T_2_2_lc_trk_g0_3
T_2_2_wire_logic_cluster/lc_2/in_1

T_1_2_wire_logic_cluster/lc_3/out
T_1_2_lc_trk_g1_3
T_1_2_wire_logic_cluster/lc_3/in_1

End 

Net : counter_2Z0Z_19
T_2_9_wire_logic_cluster/lc_2/out
T_2_6_sp4_v_t_44
T_1_8_lc_trk_g2_1
T_1_8_wire_logic_cluster/lc_2/in_3

T_2_9_wire_logic_cluster/lc_2/out
T_2_9_lc_trk_g1_2
T_2_9_wire_logic_cluster/lc_2/in_1

End 

Net : un4_counter_2_4_and
T_1_8_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g0_2
T_1_7_input_2_4
T_1_7_wire_logic_cluster/lc_4/in_2

End 

Net : counter_1Z0Z_15
T_1_2_wire_logic_cluster/lc_6/out
T_2_2_lc_trk_g0_6
T_2_2_input_2_2
T_2_2_wire_logic_cluster/lc_2/in_2

T_1_2_wire_logic_cluster/lc_6/out
T_1_2_lc_trk_g1_6
T_1_2_wire_logic_cluster/lc_6/in_1

End 

Net : counter_2Z0Z_9
T_2_8_wire_logic_cluster/lc_0/out
T_1_8_lc_trk_g2_0
T_1_8_wire_logic_cluster/lc_3/in_1

T_2_8_wire_logic_cluster/lc_0/out
T_2_8_lc_trk_g3_0
T_2_8_wire_logic_cluster/lc_0/in_1

End 

Net : un4_counter_1_7_THRU_CO_cascade_
T_5_7_wire_logic_cluster/lc_0/ltout
T_5_7_wire_logic_cluster/lc_1/in_2

End 

Net : clk_1Khz_cnv_0_g
T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_9_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_9_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_9_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_9_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_9_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_9_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_9_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_9_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_10_wire_logic_cluster/lc_5/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_10_wire_logic_cluster/lc_5/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_10_wire_logic_cluster/lc_5/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_10_wire_logic_cluster/lc_5/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_10_wire_logic_cluster/lc_5/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_10_wire_logic_cluster/lc_5/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_10_wire_logic_cluster/lc_5/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_8_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_8_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_8_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_8_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_8_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_8_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_8_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_8_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_7_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_5_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_6_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_6_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_6_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_6_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_6_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_6_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_6_wire_logic_cluster/lc_3/cen

End 

Net : clk_1Khz_cnv_0
T_5_7_wire_logic_cluster/lc_1/out
T_5_5_sp4_v_t_47
T_2_9_sp4_h_l_10
T_0_9_span4_horz_36
T_0_9_lc_trk_g1_4
T_0_9_wire_gbuf/in

End 

Net : counter_2Z0Z_3
T_2_7_wire_logic_cluster/lc_2/out
T_1_8_lc_trk_g1_2
T_1_8_input_2_3
T_1_8_wire_logic_cluster/lc_3/in_2

T_2_7_wire_logic_cluster/lc_2/out
T_2_7_lc_trk_g1_2
T_2_7_wire_logic_cluster/lc_2/in_1

End 

Net : counter_1Z0Z_14
T_1_2_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g0_5
T_2_2_wire_logic_cluster/lc_2/in_3

T_1_2_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g1_5
T_1_2_wire_logic_cluster/lc_5/in_1

End 

Net : un4_counter_2_3_and
T_1_8_wire_logic_cluster/lc_4/out
T_1_7_lc_trk_g1_4
T_1_7_input_2_3
T_1_7_wire_logic_cluster/lc_3/in_2

End 

Net : counter_2Z0Z_13
T_2_8_wire_logic_cluster/lc_4/out
T_1_8_lc_trk_g2_4
T_1_8_wire_logic_cluster/lc_4/in_0

T_2_8_wire_logic_cluster/lc_4/out
T_2_8_lc_trk_g3_4
T_2_8_wire_logic_cluster/lc_4/in_1

End 

Net : counter_2Z0Z_10
T_2_8_wire_logic_cluster/lc_1/out
T_1_8_lc_trk_g3_1
T_1_8_wire_logic_cluster/lc_3/in_3

T_2_8_wire_logic_cluster/lc_1/out
T_2_8_lc_trk_g3_1
T_2_8_wire_logic_cluster/lc_1/in_1

End 

Net : un4_counter_1_4_and
T_2_3_wire_logic_cluster/lc_3/out
T_2_2_sp4_v_t_38
T_3_6_sp4_h_l_9
T_5_6_lc_trk_g2_4
T_5_6_input_2_4
T_5_6_wire_logic_cluster/lc_4/in_2

End 

Net : counter_1Z0Z_18
T_1_3_wire_logic_cluster/lc_1/out
T_2_3_lc_trk_g0_1
T_2_3_wire_logic_cluster/lc_3/in_0

T_1_3_wire_logic_cluster/lc_1/out
T_1_3_lc_trk_g3_1
T_1_3_wire_logic_cluster/lc_1/in_1

End 

Net : counter_2Z0Z_25
T_2_10_wire_logic_cluster/lc_0/out
T_1_9_lc_trk_g3_0
T_1_9_wire_logic_cluster/lc_7/in_0

T_2_10_wire_logic_cluster/lc_0/out
T_2_10_lc_trk_g3_0
T_2_10_wire_logic_cluster/lc_0/in_1

End 

Net : un4_counter_2_6_and
T_1_9_wire_logic_cluster/lc_7/out
T_1_6_sp4_v_t_38
T_1_7_lc_trk_g2_6
T_1_7_input_2_6
T_1_7_wire_logic_cluster/lc_6/in_2

End 

Net : counter_2Z0Z_15
T_2_8_wire_logic_cluster/lc_6/out
T_1_8_lc_trk_g3_6
T_1_8_wire_logic_cluster/lc_4/in_1

T_2_8_wire_logic_cluster/lc_6/out
T_2_8_lc_trk_g1_6
T_2_8_wire_logic_cluster/lc_6/in_1

End 

Net : counter_2Z0Z_14
T_2_8_wire_logic_cluster/lc_5/out
T_1_8_lc_trk_g3_5
T_1_8_input_2_4
T_1_8_wire_logic_cluster/lc_4/in_2

T_2_8_wire_logic_cluster/lc_5/out
T_2_8_lc_trk_g1_5
T_2_8_wire_logic_cluster/lc_5/in_1

End 

Net : counter_2Z0Z_27
T_2_10_wire_logic_cluster/lc_2/out
T_1_9_lc_trk_g2_2
T_1_9_wire_logic_cluster/lc_7/in_1

T_2_10_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g1_2
T_2_10_wire_logic_cluster/lc_2/in_1

End 

Net : counter_1Z0Z_19
T_1_3_wire_logic_cluster/lc_2/out
T_2_3_lc_trk_g0_2
T_2_3_wire_logic_cluster/lc_3/in_1

T_1_3_wire_logic_cluster/lc_2/out
T_1_3_lc_trk_g1_2
T_1_3_wire_logic_cluster/lc_2/in_1

End 

Net : counter_1Z0Z_17
T_1_3_wire_logic_cluster/lc_0/out
T_2_3_lc_trk_g1_0
T_2_3_input_2_3
T_2_3_wire_logic_cluster/lc_3/in_2

T_1_3_wire_logic_cluster/lc_0/out
T_1_3_lc_trk_g3_0
T_1_3_wire_logic_cluster/lc_0/in_1

End 

Net : counter_2Z0Z_26
T_2_10_wire_logic_cluster/lc_1/out
T_1_9_lc_trk_g2_1
T_1_9_input_2_7
T_1_9_wire_logic_cluster/lc_7/in_2

T_2_10_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g3_1
T_2_10_wire_logic_cluster/lc_1/in_1

End 

Net : counter_2Z0Z_16
T_2_8_wire_logic_cluster/lc_7/out
T_1_8_lc_trk_g3_7
T_1_8_wire_logic_cluster/lc_2/in_0

T_2_8_wire_logic_cluster/lc_7/out
T_2_8_lc_trk_g3_7
T_2_8_wire_logic_cluster/lc_7/in_1

End 

Net : counter_2Z0Z_12
T_2_8_wire_logic_cluster/lc_3/out
T_1_8_lc_trk_g2_3
T_1_8_wire_logic_cluster/lc_4/in_3

T_2_8_wire_logic_cluster/lc_3/out
T_2_8_lc_trk_g1_3
T_2_8_wire_logic_cluster/lc_3/in_1

End 

Net : un4_counter_2_7_and
T_1_9_wire_logic_cluster/lc_6/out
T_1_6_sp4_v_t_36
T_1_7_lc_trk_g3_4
T_1_7_input_2_7
T_1_7_wire_logic_cluster/lc_7/in_2

End 

Net : un4_counter_1_5_and
T_2_3_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_40
T_3_6_sp4_h_l_11
T_5_6_lc_trk_g3_6
T_5_6_input_2_5
T_5_6_wire_logic_cluster/lc_5/in_2

End 

Net : counter_1Z0Z_20
T_1_3_wire_logic_cluster/lc_3/out
T_2_3_lc_trk_g1_3
T_2_3_wire_logic_cluster/lc_4/in_0

T_1_3_wire_logic_cluster/lc_3/out
T_1_3_lc_trk_g1_3
T_1_3_wire_logic_cluster/lc_3/in_1

End 

Net : counter_2Z0Z_29
T_2_10_wire_logic_cluster/lc_4/out
T_1_9_lc_trk_g2_4
T_1_9_wire_logic_cluster/lc_6/in_0

T_2_10_wire_logic_cluster/lc_4/out
T_2_10_lc_trk_g3_4
T_2_10_wire_logic_cluster/lc_4/in_1

End 

Net : counter_2Z0Z_24
T_2_9_wire_logic_cluster/lc_7/out
T_1_9_lc_trk_g3_7
T_1_9_wire_logic_cluster/lc_7/in_3

T_2_9_wire_logic_cluster/lc_7/out
T_2_9_lc_trk_g3_7
T_2_9_wire_logic_cluster/lc_7/in_1

End 

Net : counter_1Z0Z_16
T_1_2_wire_logic_cluster/lc_7/out
T_2_3_lc_trk_g3_7
T_2_3_wire_logic_cluster/lc_3/in_3

T_1_2_wire_logic_cluster/lc_7/out
T_1_2_lc_trk_g3_7
T_1_2_wire_logic_cluster/lc_7/in_1

End 

Net : counter_2Z0Z_17
T_2_9_wire_logic_cluster/lc_0/out
T_1_8_lc_trk_g3_0
T_1_8_wire_logic_cluster/lc_2/in_1

T_2_9_wire_logic_cluster/lc_0/out
T_2_9_lc_trk_g3_0
T_2_9_wire_logic_cluster/lc_0/in_1

End 

Net : un4_counter_1_0_and
T_4_5_wire_logic_cluster/lc_6/out
T_5_6_lc_trk_g2_6
T_5_6_input_2_0
T_5_6_wire_logic_cluster/lc_0/in_2

End 

Net : counter_1Z0Z_2
T_4_5_wire_logic_cluster/lc_1/out
T_4_5_lc_trk_g3_1
T_4_5_wire_logic_cluster/lc_6/in_0

T_4_5_wire_logic_cluster/lc_1/out
T_4_1_sp4_v_t_39
T_0_1_span4_horz_2
T_1_1_lc_trk_g1_7
T_1_1_wire_logic_cluster/lc_1/in_1

T_4_5_wire_logic_cluster/lc_1/out
T_4_5_lc_trk_g0_1
T_4_5_wire_logic_cluster/lc_1/in_0

End 

Net : counter_2Z0Z_18
T_2_9_wire_logic_cluster/lc_1/out
T_2_6_sp4_v_t_42
T_1_8_lc_trk_g1_7
T_1_8_input_2_2
T_1_8_wire_logic_cluster/lc_2/in_2

T_2_9_wire_logic_cluster/lc_1/out
T_2_9_lc_trk_g3_1
T_2_9_wire_logic_cluster/lc_1/in_1

End 

Net : counter_1Z0Z_21
T_1_3_wire_logic_cluster/lc_4/out
T_2_3_lc_trk_g1_4
T_2_3_wire_logic_cluster/lc_4/in_1

T_1_3_wire_logic_cluster/lc_4/out
T_1_3_lc_trk_g3_4
T_1_3_wire_logic_cluster/lc_4/in_1

End 

Net : counter_2Z0Z_28
T_2_10_wire_logic_cluster/lc_3/out
T_1_9_lc_trk_g2_3
T_1_9_wire_logic_cluster/lc_6/in_1

T_2_10_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g1_3
T_2_10_wire_logic_cluster/lc_3/in_1

End 

Net : counter_1Z0Z_23
T_1_3_wire_logic_cluster/lc_6/out
T_2_3_lc_trk_g0_6
T_2_3_input_2_4
T_2_3_wire_logic_cluster/lc_4/in_2

T_1_3_wire_logic_cluster/lc_6/out
T_1_3_lc_trk_g1_6
T_1_3_wire_logic_cluster/lc_6/in_1

End 

Net : counter_1Z0Z_3
T_4_5_wire_logic_cluster/lc_0/out
T_4_5_lc_trk_g1_0
T_4_5_wire_logic_cluster/lc_6/in_1

T_4_5_wire_logic_cluster/lc_0/out
T_4_1_sp4_v_t_37
T_0_1_span4_horz_0
T_1_1_lc_trk_g0_5
T_1_1_wire_logic_cluster/lc_2/in_1

T_4_5_wire_logic_cluster/lc_0/out
T_4_5_lc_trk_g1_0
T_4_5_wire_logic_cluster/lc_0/in_3

End 

Net : counter_2Z0Z_30
T_2_10_wire_logic_cluster/lc_5/out
T_1_9_lc_trk_g3_5
T_1_9_input_2_6
T_1_9_wire_logic_cluster/lc_6/in_2

T_2_10_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g1_5
T_2_10_wire_logic_cluster/lc_5/in_1

End 

Net : counter_1Z0Z_0
T_4_5_wire_logic_cluster/lc_3/out
T_4_5_lc_trk_g1_3
T_4_5_input_2_6
T_4_5_wire_logic_cluster/lc_6/in_2

T_4_5_wire_logic_cluster/lc_3/out
T_4_1_sp4_v_t_43
T_0_1_span4_horz_6
T_1_1_lc_trk_g0_3
T_1_1_wire_logic_cluster/lc_0/in_1

T_4_5_wire_logic_cluster/lc_3/out
T_4_5_lc_trk_g1_3
T_4_5_wire_logic_cluster/lc_3/in_3

T_4_5_wire_logic_cluster/lc_3/out
T_4_5_lc_trk_g1_3
T_4_5_wire_logic_cluster/lc_7/in_3

End 

Net : un4_counter_2_5_and
T_1_8_wire_logic_cluster/lc_1/out
T_1_7_lc_trk_g0_1
T_1_7_input_2_5
T_1_7_wire_logic_cluster/lc_5/in_2

End 

Net : counter_2Z0Z_22
T_2_9_wire_logic_cluster/lc_5/out
T_1_8_lc_trk_g2_5
T_1_8_wire_logic_cluster/lc_1/in_0

T_2_9_wire_logic_cluster/lc_5/out
T_2_9_lc_trk_g1_5
T_2_9_wire_logic_cluster/lc_5/in_1

End 

Net : un4_counter_1_6_and
T_2_4_wire_logic_cluster/lc_1/out
T_2_2_sp4_v_t_47
T_3_6_sp4_h_l_10
T_5_6_lc_trk_g3_7
T_5_6_input_2_6
T_5_6_wire_logic_cluster/lc_6/in_2

End 

Net : counter_1Z0Z_27
T_1_4_wire_logic_cluster/lc_2/out
T_2_4_lc_trk_g1_2
T_2_4_wire_logic_cluster/lc_1/in_0

T_1_4_wire_logic_cluster/lc_2/out
T_1_4_lc_trk_g1_2
T_1_4_wire_logic_cluster/lc_2/in_1

End 

Net : counter_1Z0Z_22
T_1_3_wire_logic_cluster/lc_5/out
T_2_3_lc_trk_g0_5
T_2_3_wire_logic_cluster/lc_4/in_3

T_1_3_wire_logic_cluster/lc_5/out
T_1_3_lc_trk_g1_5
T_1_3_wire_logic_cluster/lc_5/in_1

End 

Net : counter_2Z0Z_31
T_2_10_wire_logic_cluster/lc_6/out
T_1_9_lc_trk_g3_6
T_1_9_wire_logic_cluster/lc_6/in_3

T_2_10_wire_logic_cluster/lc_6/out
T_2_10_lc_trk_g3_6
T_2_10_wire_logic_cluster/lc_6/in_1

End 

Net : counter_2Z0Z_20
T_2_9_wire_logic_cluster/lc_3/out
T_1_8_lc_trk_g3_3
T_1_8_wire_logic_cluster/lc_1/in_1

T_2_9_wire_logic_cluster/lc_3/out
T_2_9_lc_trk_g1_3
T_2_9_wire_logic_cluster/lc_3/in_1

End 

Net : counter_1Z0Z_1
T_4_5_wire_logic_cluster/lc_7/out
T_4_5_lc_trk_g2_7
T_4_5_wire_logic_cluster/lc_6/in_3

T_4_5_wire_logic_cluster/lc_7/out
T_2_5_sp12_h_l_1
T_1_0_span12_vert_9
T_1_1_lc_trk_g3_1
T_1_1_input_2_0
T_1_1_wire_logic_cluster/lc_0/in_2

T_4_5_wire_logic_cluster/lc_7/out
T_4_5_lc_trk_g2_7
T_4_5_input_2_7
T_4_5_wire_logic_cluster/lc_7/in_2

End 

Net : counter_2Z0Z_21
T_2_9_wire_logic_cluster/lc_4/out
T_1_8_lc_trk_g3_4
T_1_8_input_2_1
T_1_8_wire_logic_cluster/lc_1/in_2

T_2_9_wire_logic_cluster/lc_4/out
T_2_9_lc_trk_g3_4
T_2_9_wire_logic_cluster/lc_4/in_1

End 

Net : counter_1Z0Z_24
T_1_3_wire_logic_cluster/lc_7/out
T_2_4_lc_trk_g3_7
T_2_4_wire_logic_cluster/lc_1/in_1

T_1_3_wire_logic_cluster/lc_7/out
T_1_3_lc_trk_g3_7
T_1_3_wire_logic_cluster/lc_7/in_1

End 

Net : counter_1Z0Z_25
T_1_4_wire_logic_cluster/lc_0/out
T_2_4_lc_trk_g1_0
T_2_4_input_2_1
T_2_4_wire_logic_cluster/lc_1/in_2

T_1_4_wire_logic_cluster/lc_0/out
T_1_4_lc_trk_g3_0
T_1_4_wire_logic_cluster/lc_0/in_1

End 

Net : counter_2Z0Z_23
T_2_9_wire_logic_cluster/lc_6/out
T_1_8_lc_trk_g2_6
T_1_8_wire_logic_cluster/lc_1/in_3

T_2_9_wire_logic_cluster/lc_6/out
T_2_9_lc_trk_g1_6
T_2_9_wire_logic_cluster/lc_6/in_1

End 

Net : counter_1Z0Z_29
T_1_4_wire_logic_cluster/lc_4/out
T_1_4_lc_trk_g3_4
T_1_4_wire_logic_cluster/lc_7/in_0

T_1_4_wire_logic_cluster/lc_4/out
T_1_4_lc_trk_g3_4
T_1_4_wire_logic_cluster/lc_4/in_1

End 

Net : un4_counter_1_7_and
T_1_4_wire_logic_cluster/lc_7/out
T_2_2_sp4_v_t_42
T_3_6_sp4_h_l_1
T_5_6_lc_trk_g3_4
T_5_6_input_2_7
T_5_6_wire_logic_cluster/lc_7/in_2

End 

Net : counter_1Z0Z_26
T_1_4_wire_logic_cluster/lc_1/out
T_2_4_lc_trk_g1_1
T_2_4_wire_logic_cluster/lc_1/in_3

T_1_4_wire_logic_cluster/lc_1/out
T_1_4_lc_trk_g3_1
T_1_4_wire_logic_cluster/lc_1/in_1

End 

Net : counter_1Z0Z_28
T_1_4_wire_logic_cluster/lc_3/out
T_1_4_lc_trk_g1_3
T_1_4_wire_logic_cluster/lc_7/in_1

T_1_4_wire_logic_cluster/lc_3/out
T_1_4_lc_trk_g1_3
T_1_4_wire_logic_cluster/lc_3/in_1

End 

Net : counter_1Z0Z_30
T_1_4_wire_logic_cluster/lc_5/out
T_1_4_lc_trk_g0_5
T_1_4_input_2_7
T_1_4_wire_logic_cluster/lc_7/in_2

T_1_4_wire_logic_cluster/lc_5/out
T_1_4_lc_trk_g0_5
T_1_4_input_2_5
T_1_4_wire_logic_cluster/lc_5/in_2

End 

Net : counter_1Z0Z_31
T_1_4_wire_logic_cluster/lc_6/out
T_1_4_lc_trk_g2_6
T_1_4_wire_logic_cluster/lc_7/in_3

T_1_4_wire_logic_cluster/lc_6/out
T_1_4_lc_trk_g2_6
T_1_4_wire_logic_cluster/lc_6/in_0

End 

Net : counter_1_1_cry_30
T_1_4_wire_logic_cluster/lc_5/cout
T_1_4_wire_logic_cluster/lc_6/in_3

End 

Net : counter_1_1_cry_29
T_1_4_wire_logic_cluster/lc_4/cout
T_1_4_wire_logic_cluster/lc_5/in_3

Net : counter_3Z0Z_0
T_9_7_wire_logic_cluster/lc_7/out
T_9_7_sp4_h_l_3
T_13_7_span4_horz_11
T_12_7_lc_trk_g1_3
T_12_7_input_2_0
T_12_7_wire_logic_cluster/lc_0/in_2

T_9_7_wire_logic_cluster/lc_7/out
T_9_7_sp4_h_l_3
T_11_7_lc_trk_g2_6
T_11_7_wire_logic_cluster/lc_3/in_3

T_9_7_wire_logic_cluster/lc_7/out
T_9_7_sp4_h_l_3
T_12_3_sp4_v_t_44
T_11_6_lc_trk_g3_4
T_11_6_wire_logic_cluster/lc_6/in_1

T_9_7_wire_logic_cluster/lc_7/out
T_9_7_lc_trk_g1_7
T_9_7_wire_logic_cluster/lc_7/in_3

End 

Net : counter_3_1_cry_30
T_12_10_wire_logic_cluster/lc_5/cout
T_12_10_wire_logic_cluster/lc_6/in_3

End 

Net : counter_1_1_cry_28
T_1_4_wire_logic_cluster/lc_3/cout
T_1_4_wire_logic_cluster/lc_4/in_3

Net : clk_2Hz_cnv_m3_e_1
T_5_8_wire_logic_cluster/lc_2/out
T_5_9_lc_trk_g0_2
T_5_9_wire_logic_cluster/lc_7/in_1

End 

Net : counter_3_1_cry_29
T_12_10_wire_logic_cluster/lc_4/cout
T_12_10_wire_logic_cluster/lc_5/in_3

Net : counter_1_1_cry_27
T_1_4_wire_logic_cluster/lc_2/cout
T_1_4_wire_logic_cluster/lc_3/in_3

Net : counter_3Z0Z_3
T_12_11_wire_logic_cluster/lc_3/out
T_12_7_sp4_v_t_43
T_13_7_span4_horz_6
T_12_7_lc_trk_g1_6
T_12_7_wire_logic_cluster/lc_2/in_1

T_12_11_wire_logic_cluster/lc_3/out
T_12_7_sp4_v_t_43
T_11_9_lc_trk_g1_6
T_11_9_wire_logic_cluster/lc_6/in_3

T_12_11_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g1_3
T_12_11_wire_logic_cluster/lc_3/in_1

End 

Net : counter_3_1_cry_28
T_12_10_wire_logic_cluster/lc_3/cout
T_12_10_wire_logic_cluster/lc_4/in_3

Net : counter_1_1_cry_26
T_1_4_wire_logic_cluster/lc_1/cout
T_1_4_wire_logic_cluster/lc_2/in_3

Net : counter_3_1_cry_27
T_12_10_wire_logic_cluster/lc_2/cout
T_12_10_wire_logic_cluster/lc_3/in_3

Net : counter_1_1_cry_25
T_1_4_wire_logic_cluster/lc_0/cout
T_1_4_wire_logic_cluster/lc_1/in_3

Net : counter_2_1_cry_30
T_2_10_wire_logic_cluster/lc_5/cout
T_2_10_wire_logic_cluster/lc_6/in_3

End 

Net : counter_3Z0Z_1
T_11_6_wire_logic_cluster/lc_6/out
T_12_7_lc_trk_g3_6
T_12_7_wire_logic_cluster/lc_0/in_1

T_11_6_wire_logic_cluster/lc_6/out
T_11_5_sp4_v_t_44
T_11_9_lc_trk_g0_1
T_11_9_wire_logic_cluster/lc_6/in_1

T_11_6_wire_logic_cluster/lc_6/out
T_11_6_lc_trk_g3_6
T_11_6_wire_logic_cluster/lc_6/in_3

End 

Net : counter_3Z0Z_4
T_11_10_wire_logic_cluster/lc_0/out
T_12_6_sp4_v_t_36
T_12_7_lc_trk_g2_4
T_12_7_wire_logic_cluster/lc_3/in_1

T_11_10_wire_logic_cluster/lc_0/out
T_11_9_lc_trk_g0_0
T_11_9_wire_logic_cluster/lc_6/in_0

T_11_10_wire_logic_cluster/lc_0/out
T_11_10_lc_trk_g3_0
T_11_10_wire_logic_cluster/lc_0/in_1

End 

Net : counter_3_1_cry_26
T_12_10_wire_logic_cluster/lc_1/cout
T_12_10_wire_logic_cluster/lc_2/in_3

Net : un4_counter_3_0_and
T_11_9_wire_logic_cluster/lc_6/out
T_11_8_lc_trk_g1_6
T_11_8_wire_logic_cluster/lc_0/in_1

End 

Net : bfn_11_9_0_
T_11_9_wire_logic_cluster/carry_in_mux/cout
T_11_9_wire_logic_cluster/lc_0/in_3

End 

Net : un4_counter_3_7_THRU_CO
T_11_9_wire_logic_cluster/lc_0/out
T_10_9_sp4_h_l_8
T_6_9_sp4_h_l_4
T_5_9_lc_trk_g1_4
T_5_9_wire_logic_cluster/lc_7/in_0

T_11_9_wire_logic_cluster/lc_0/out
T_11_5_sp4_v_t_37
T_11_6_lc_trk_g3_5
T_11_6_wire_logic_cluster/lc_4/in_0

T_11_9_wire_logic_cluster/lc_0/out
T_11_5_sp4_v_t_37
T_11_6_lc_trk_g3_5
T_11_6_wire_logic_cluster/lc_6/in_0

T_11_9_wire_logic_cluster/lc_0/out
T_11_5_sp4_v_t_37
T_11_6_lc_trk_g3_5
T_11_6_wire_logic_cluster/lc_5/in_3

T_11_9_wire_logic_cluster/lc_0/out
T_12_7_sp4_v_t_44
T_12_11_lc_trk_g1_1
T_12_11_wire_logic_cluster/lc_3/in_3

T_11_9_wire_logic_cluster/lc_0/out
T_11_10_lc_trk_g1_0
T_11_10_wire_logic_cluster/lc_0/in_3

T_11_9_wire_logic_cluster/lc_0/out
T_11_10_lc_trk_g1_0
T_11_10_wire_logic_cluster/lc_2/in_3

End 

Net : counter_3Z0Z_5
T_11_6_wire_logic_cluster/lc_5/out
T_11_5_sp4_v_t_42
T_11_9_lc_trk_g1_7
T_11_9_input_2_6
T_11_9_wire_logic_cluster/lc_6/in_2

T_11_6_wire_logic_cluster/lc_5/out
T_12_7_lc_trk_g2_5
T_12_7_wire_logic_cluster/lc_4/in_1

T_11_6_wire_logic_cluster/lc_5/out
T_11_6_lc_trk_g0_5
T_11_6_wire_logic_cluster/lc_5/in_0

End 

Net : bfn_1_4_0_
T_1_4_wire_logic_cluster/carry_in_mux/cout
T_1_4_wire_logic_cluster/lc_0/in_3

Net : counter_3Z0Z_2
T_12_7_wire_logic_cluster/lc_1/out
T_12_7_lc_trk_g3_1
T_12_7_wire_logic_cluster/lc_1/in_1

T_12_7_wire_logic_cluster/lc_1/out
T_11_7_lc_trk_g3_1
T_11_7_wire_logic_cluster/lc_3/in_1

End 

Net : counter_2_1_cry_29
T_2_10_wire_logic_cluster/lc_4/cout
T_2_10_wire_logic_cluster/lc_5/in_3

Net : counter_3_1_cry_25
T_12_10_wire_logic_cluster/lc_0/cout
T_12_10_wire_logic_cluster/lc_1/in_3

Net : counter_3Z0Z_7
T_11_10_wire_logic_cluster/lc_2/out
T_11_6_sp4_v_t_41
T_11_7_lc_trk_g2_1
T_11_7_input_2_3
T_11_7_wire_logic_cluster/lc_3/in_2

T_11_10_wire_logic_cluster/lc_2/out
T_12_6_sp4_v_t_40
T_12_7_lc_trk_g3_0
T_12_7_wire_logic_cluster/lc_6/in_1

T_11_10_wire_logic_cluster/lc_2/out
T_11_10_lc_trk_g2_2
T_11_10_wire_logic_cluster/lc_2/in_0

End 

Net : un4_counter_3_1_and
T_11_7_wire_logic_cluster/lc_3/out
T_11_8_lc_trk_g1_3
T_11_8_wire_logic_cluster/lc_1/in_1

End 

Net : counter_2_1_cry_28
T_2_10_wire_logic_cluster/lc_3/cout
T_2_10_wire_logic_cluster/lc_4/in_3

Net : un4_counter_3_2_and
T_11_7_wire_logic_cluster/lc_7/out
T_11_8_lc_trk_g0_7
T_11_8_wire_logic_cluster/lc_2/in_1

End 

Net : counter_3Z0Z_10
T_12_8_wire_logic_cluster/lc_1/out
T_12_5_sp4_v_t_42
T_11_7_lc_trk_g0_7
T_11_7_wire_logic_cluster/lc_7/in_0

T_12_8_wire_logic_cluster/lc_1/out
T_12_8_lc_trk_g3_1
T_12_8_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_12_10_0_
T_12_10_wire_logic_cluster/carry_in_mux/cout
T_12_10_wire_logic_cluster/lc_0/in_3

Net : counter_2_1_cry_27
T_2_10_wire_logic_cluster/lc_2/cout
T_2_10_wire_logic_cluster/lc_3/in_3

Net : counter_1_1_cry_23
T_1_3_wire_logic_cluster/lc_6/cout
T_1_3_wire_logic_cluster/lc_7/in_3

Net : counter_3Z0Z_15
T_12_8_wire_logic_cluster/lc_6/out
T_12_5_sp4_v_t_36
T_11_7_lc_trk_g1_1
T_11_7_input_2_2
T_11_7_wire_logic_cluster/lc_2/in_2

T_12_8_wire_logic_cluster/lc_6/out
T_12_8_lc_trk_g1_6
T_12_8_wire_logic_cluster/lc_6/in_1

End 

Net : un4_counter_3_3_and
T_11_7_wire_logic_cluster/lc_2/out
T_11_8_lc_trk_g0_2
T_11_8_wire_logic_cluster/lc_3/in_1

End 

Net : counter_3Z0Z_6
T_11_6_wire_logic_cluster/lc_4/out
T_11_7_lc_trk_g1_4
T_11_7_wire_logic_cluster/lc_3/in_0

T_11_6_wire_logic_cluster/lc_4/out
T_12_7_lc_trk_g3_4
T_12_7_input_2_5
T_12_7_wire_logic_cluster/lc_5/in_2

T_11_6_wire_logic_cluster/lc_4/out
T_11_6_lc_trk_g1_4
T_11_6_wire_logic_cluster/lc_4/in_3

End 

Net : counter_2_1_cry_26
T_2_10_wire_logic_cluster/lc_1/cout
T_2_10_wire_logic_cluster/lc_2/in_3

Net : counter_1_1_cry_22
T_1_3_wire_logic_cluster/lc_5/cout
T_1_3_wire_logic_cluster/lc_6/in_3

Net : counter_3_1_cry_23
T_12_9_wire_logic_cluster/lc_6/cout
T_12_9_wire_logic_cluster/lc_7/in_3

Net : counter_2_1_cry_25
T_2_10_wire_logic_cluster/lc_0/cout
T_2_10_wire_logic_cluster/lc_1/in_3

Net : counter_3Z0Z_9
T_12_8_wire_logic_cluster/lc_0/out
T_11_7_lc_trk_g2_0
T_11_7_wire_logic_cluster/lc_7/in_1

T_12_8_wire_logic_cluster/lc_0/out
T_12_8_lc_trk_g3_0
T_12_8_wire_logic_cluster/lc_0/in_1

End 

Net : counter_1_1_cry_21
T_1_3_wire_logic_cluster/lc_4/cout
T_1_3_wire_logic_cluster/lc_5/in_3

Net : counter_3Z0Z_11
T_12_8_wire_logic_cluster/lc_2/out
T_11_7_lc_trk_g3_2
T_11_7_input_2_7
T_11_7_wire_logic_cluster/lc_7/in_2

T_12_8_wire_logic_cluster/lc_2/out
T_12_8_lc_trk_g1_2
T_12_8_wire_logic_cluster/lc_2/in_1

End 

Net : counter_3_1_cry_22
T_12_9_wire_logic_cluster/lc_5/cout
T_12_9_wire_logic_cluster/lc_6/in_3

Net : counter_3Z0Z_14
T_12_8_wire_logic_cluster/lc_5/out
T_11_7_lc_trk_g3_5
T_11_7_wire_logic_cluster/lc_2/in_0

T_12_8_wire_logic_cluster/lc_5/out
T_12_8_lc_trk_g1_5
T_12_8_wire_logic_cluster/lc_5/in_1

End 

Net : bfn_2_10_0_
T_2_10_wire_logic_cluster/carry_in_mux/cout
T_2_10_wire_logic_cluster/lc_0/in_3

Net : counter_3Z0Z_8
T_12_7_wire_logic_cluster/lc_7/out
T_11_7_lc_trk_g3_7
T_11_7_wire_logic_cluster/lc_7/in_3

T_12_7_wire_logic_cluster/lc_7/out
T_12_7_lc_trk_g3_7
T_12_7_wire_logic_cluster/lc_7/in_1

End 

Net : counter_3Z0Z_13
T_12_8_wire_logic_cluster/lc_4/out
T_11_7_lc_trk_g3_4
T_11_7_wire_logic_cluster/lc_2/in_1

T_12_8_wire_logic_cluster/lc_4/out
T_12_8_lc_trk_g3_4
T_12_8_wire_logic_cluster/lc_4/in_1

End 

Net : counter_1_1_cry_20
T_1_3_wire_logic_cluster/lc_3/cout
T_1_3_wire_logic_cluster/lc_4/in_3

Net : counter_3_1_cry_21
T_12_9_wire_logic_cluster/lc_4/cout
T_12_9_wire_logic_cluster/lc_5/in_3

Net : un4_counter_3_4_and
T_11_9_wire_logic_cluster/lc_5/out
T_11_8_lc_trk_g0_5
T_11_8_wire_logic_cluster/lc_4/in_1

End 

Net : counter_3Z0Z_16
T_12_8_wire_logic_cluster/lc_7/out
T_11_9_lc_trk_g0_7
T_11_9_wire_logic_cluster/lc_5/in_0

T_12_8_wire_logic_cluster/lc_7/out
T_12_8_lc_trk_g3_7
T_12_8_wire_logic_cluster/lc_7/in_1

End 

Net : counter_3Z0Z_12
T_12_8_wire_logic_cluster/lc_3/out
T_11_7_lc_trk_g2_3
T_11_7_wire_logic_cluster/lc_2/in_3

T_12_8_wire_logic_cluster/lc_3/out
T_12_8_lc_trk_g1_3
T_12_8_wire_logic_cluster/lc_3/in_1

End 

Net : counter_3Z0Z_18
T_12_9_wire_logic_cluster/lc_1/out
T_11_9_lc_trk_g3_1
T_11_9_wire_logic_cluster/lc_5/in_1

T_12_9_wire_logic_cluster/lc_1/out
T_12_9_lc_trk_g3_1
T_12_9_wire_logic_cluster/lc_1/in_1

End 

Net : counter_1_1_cry_19
T_1_3_wire_logic_cluster/lc_2/cout
T_1_3_wire_logic_cluster/lc_3/in_3

Net : counter_3Z0Z_19
T_12_9_wire_logic_cluster/lc_2/out
T_11_9_lc_trk_g3_2
T_11_9_input_2_5
T_11_9_wire_logic_cluster/lc_5/in_2

T_12_9_wire_logic_cluster/lc_2/out
T_12_9_lc_trk_g1_2
T_12_9_wire_logic_cluster/lc_2/in_1

End 

Net : counter_3_1_cry_20
T_12_9_wire_logic_cluster/lc_3/cout
T_12_9_wire_logic_cluster/lc_4/in_3

Net : un4_counter_3_5_and
T_11_9_wire_logic_cluster/lc_4/out
T_11_8_lc_trk_g0_4
T_11_8_wire_logic_cluster/lc_5/in_1

End 

Net : counter_3Z0Z_22
T_12_9_wire_logic_cluster/lc_5/out
T_11_9_lc_trk_g3_5
T_11_9_wire_logic_cluster/lc_4/in_0

T_12_9_wire_logic_cluster/lc_5/out
T_12_9_lc_trk_g1_5
T_12_9_wire_logic_cluster/lc_5/in_1

End 

Net : counter_3Z0Z_17
T_12_9_wire_logic_cluster/lc_0/out
T_11_9_lc_trk_g2_0
T_11_9_wire_logic_cluster/lc_5/in_3

T_12_9_wire_logic_cluster/lc_0/out
T_12_9_lc_trk_g3_0
T_12_9_wire_logic_cluster/lc_0/in_1

End 

Net : counter_3Z0Z_21
T_12_9_wire_logic_cluster/lc_4/out
T_11_9_lc_trk_g3_4
T_11_9_wire_logic_cluster/lc_4/in_1

T_12_9_wire_logic_cluster/lc_4/out
T_12_9_lc_trk_g3_4
T_12_9_wire_logic_cluster/lc_4/in_1

End 

Net : counter_1_1_cry_18
T_1_3_wire_logic_cluster/lc_1/cout
T_1_3_wire_logic_cluster/lc_2/in_3

Net : counter_2_1_cry_23
T_2_9_wire_logic_cluster/lc_6/cout
T_2_9_wire_logic_cluster/lc_7/in_3

Net : counter_3Z0Z_23
T_12_9_wire_logic_cluster/lc_6/out
T_11_9_lc_trk_g2_6
T_11_9_input_2_4
T_11_9_wire_logic_cluster/lc_4/in_2

T_12_9_wire_logic_cluster/lc_6/out
T_12_9_lc_trk_g1_6
T_12_9_wire_logic_cluster/lc_6/in_1

End 

Net : counter_3_1_cry_19
T_12_9_wire_logic_cluster/lc_2/cout
T_12_9_wire_logic_cluster/lc_3/in_3

Net : counter_3Z0Z_20
T_12_9_wire_logic_cluster/lc_3/out
T_11_9_lc_trk_g2_3
T_11_9_wire_logic_cluster/lc_4/in_3

T_12_9_wire_logic_cluster/lc_3/out
T_12_9_lc_trk_g1_3
T_12_9_wire_logic_cluster/lc_3/in_1

End 

Net : un4_counter_3_6_and
T_11_9_wire_logic_cluster/lc_7/out
T_11_8_lc_trk_g1_7
T_11_8_input_2_6
T_11_8_wire_logic_cluster/lc_6/in_2

End 

Net : counter_3Z0Z_25
T_12_10_wire_logic_cluster/lc_0/out
T_11_9_lc_trk_g3_0
T_11_9_wire_logic_cluster/lc_7/in_0

T_12_10_wire_logic_cluster/lc_0/out
T_12_10_lc_trk_g3_0
T_12_10_wire_logic_cluster/lc_0/in_1

End 

Net : counter_1_1_cry_17
T_1_3_wire_logic_cluster/lc_0/cout
T_1_3_wire_logic_cluster/lc_1/in_3

Net : counter_2_1_cry_22
T_2_9_wire_logic_cluster/lc_5/cout
T_2_9_wire_logic_cluster/lc_6/in_3

Net : counter_3Z0Z_27
T_12_10_wire_logic_cluster/lc_2/out
T_11_9_lc_trk_g2_2
T_11_9_wire_logic_cluster/lc_7/in_1

T_12_10_wire_logic_cluster/lc_2/out
T_12_10_lc_trk_g1_2
T_12_10_wire_logic_cluster/lc_2/in_1

End 

Net : counter_3Z0Z_26
T_12_10_wire_logic_cluster/lc_1/out
T_11_9_lc_trk_g2_1
T_11_9_input_2_7
T_11_9_wire_logic_cluster/lc_7/in_2

T_12_10_wire_logic_cluster/lc_1/out
T_12_10_lc_trk_g3_1
T_12_10_wire_logic_cluster/lc_1/in_1

End 

Net : counter_3_1_cry_18
T_12_9_wire_logic_cluster/lc_1/cout
T_12_9_wire_logic_cluster/lc_2/in_3

Net : counter_3Z0Z_30
T_12_10_wire_logic_cluster/lc_5/out
T_11_9_lc_trk_g2_5
T_11_9_wire_logic_cluster/lc_3/in_0

T_12_10_wire_logic_cluster/lc_5/out
T_12_10_lc_trk_g1_5
T_12_10_wire_logic_cluster/lc_5/in_1

End 

Net : un4_counter_3_7_and
T_11_9_wire_logic_cluster/lc_3/out
T_11_8_lc_trk_g0_3
T_11_8_input_2_7
T_11_8_wire_logic_cluster/lc_7/in_2

End 

Net : counter_3Z0Z_24
T_12_9_wire_logic_cluster/lc_7/out
T_11_9_lc_trk_g3_7
T_11_9_wire_logic_cluster/lc_7/in_3

T_12_9_wire_logic_cluster/lc_7/out
T_12_9_lc_trk_g3_7
T_12_9_wire_logic_cluster/lc_7/in_1

End 

Net : bfn_1_3_0_
T_1_3_wire_logic_cluster/carry_in_mux/cout
T_1_3_wire_logic_cluster/lc_0/in_3

Net : counter_2_1_cry_21
T_2_9_wire_logic_cluster/lc_4/cout
T_2_9_wire_logic_cluster/lc_5/in_3

Net : counter_3Z0Z_29
T_12_10_wire_logic_cluster/lc_4/out
T_11_9_lc_trk_g2_4
T_11_9_wire_logic_cluster/lc_3/in_1

T_12_10_wire_logic_cluster/lc_4/out
T_12_10_lc_trk_g3_4
T_12_10_wire_logic_cluster/lc_4/in_1

End 

Net : counter_3Z0Z_31
T_12_10_wire_logic_cluster/lc_6/out
T_11_9_lc_trk_g3_6
T_11_9_input_2_3
T_11_9_wire_logic_cluster/lc_3/in_2

T_12_10_wire_logic_cluster/lc_6/out
T_12_10_lc_trk_g3_6
T_12_10_wire_logic_cluster/lc_6/in_1

End 

Net : counter_3_1_cry_17
T_12_9_wire_logic_cluster/lc_0/cout
T_12_9_wire_logic_cluster/lc_1/in_3

Net : counter_3Z0Z_28
T_12_10_wire_logic_cluster/lc_3/out
T_11_9_lc_trk_g3_3
T_11_9_wire_logic_cluster/lc_3/in_3

T_12_10_wire_logic_cluster/lc_3/out
T_12_10_lc_trk_g1_3
T_12_10_wire_logic_cluster/lc_3/in_1

End 

Net : counter_2_1_cry_20
T_2_9_wire_logic_cluster/lc_3/cout
T_2_9_wire_logic_cluster/lc_4/in_3

Net : bfn_12_9_0_
T_12_9_wire_logic_cluster/carry_in_mux/cout
T_12_9_wire_logic_cluster/lc_0/in_3

Net : counter_2_1_cry_19
T_2_9_wire_logic_cluster/lc_2/cout
T_2_9_wire_logic_cluster/lc_3/in_3

Net : counter_1_1_cry_15
T_1_2_wire_logic_cluster/lc_6/cout
T_1_2_wire_logic_cluster/lc_7/in_3

Net : counter_2_1_cry_18
T_2_9_wire_logic_cluster/lc_1/cout
T_2_9_wire_logic_cluster/lc_2/in_3

Net : counter_1_1_cry_2_THRU_CO
T_1_1_wire_logic_cluster/lc_2/out
T_2_1_sp4_h_l_4
T_5_1_sp4_v_t_41
T_4_5_lc_trk_g1_4
T_4_5_wire_logic_cluster/lc_0/in_1

End 

Net : counter_1_1_cry_2
T_1_1_wire_logic_cluster/lc_1/cout
T_1_1_wire_logic_cluster/lc_2/in_3

Net : counter_3_1_cry_6_THRU_CO
T_12_7_wire_logic_cluster/lc_6/out
T_12_6_sp4_v_t_44
T_11_10_lc_trk_g2_1
T_11_10_wire_logic_cluster/lc_2/in_1

End 

Net : counter_3_1_cry_6
T_12_7_wire_logic_cluster/lc_5/cout
T_12_7_wire_logic_cluster/lc_6/in_3

Net : counter_1_1_cry_14
T_1_2_wire_logic_cluster/lc_5/cout
T_1_2_wire_logic_cluster/lc_6/in_3

Net : counter_3_1_cry_15
T_12_8_wire_logic_cluster/lc_6/cout
T_12_8_wire_logic_cluster/lc_7/in_3

Net : counter_2_1_cry_17
T_2_9_wire_logic_cluster/lc_0/cout
T_2_9_wire_logic_cluster/lc_1/in_3

Net : counter_1_1_cry_13
T_1_2_wire_logic_cluster/lc_4/cout
T_1_2_wire_logic_cluster/lc_5/in_3

Net : counter_3_1_cry_14
T_12_8_wire_logic_cluster/lc_5/cout
T_12_8_wire_logic_cluster/lc_6/in_3

Net : bfn_2_9_0_
T_2_9_wire_logic_cluster/carry_in_mux/cout
T_2_9_wire_logic_cluster/lc_0/in_3

Net : clk_1MHz_i
T_5_7_wire_logic_cluster/lc_4/out
T_5_7_lc_trk_g0_4
T_5_7_wire_logic_cluster/lc_1/in_3

T_5_7_wire_logic_cluster/lc_4/out
T_6_8_lc_trk_g2_4
T_6_8_wire_logic_cluster/lc_1/in_1

T_5_7_wire_logic_cluster/lc_4/out
T_5_8_lc_trk_g1_4
T_5_8_wire_logic_cluster/lc_2/in_1

T_5_7_wire_logic_cluster/lc_4/out
T_5_7_lc_trk_g0_4
T_5_7_wire_logic_cluster/lc_4/in_0

T_5_7_wire_logic_cluster/lc_4/out
T_5_8_lc_trk_g1_4
T_5_8_wire_logic_cluster/lc_4/in_1

End 

Net : counter_1_1_cry_1
T_1_1_wire_logic_cluster/lc_0/cout
T_1_1_wire_logic_cluster/lc_1/in_3

Net : counter_1_1_cry_1_THRU_CO
T_1_1_wire_logic_cluster/lc_1/out
T_0_1_span4_horz_7
T_4_1_sp4_v_t_42
T_4_5_lc_trk_g1_7
T_4_5_wire_logic_cluster/lc_1/in_3

End 

Net : counter_1_1_cry_12
T_1_2_wire_logic_cluster/lc_3/cout
T_1_2_wire_logic_cluster/lc_4/in_3

Net : counter_3_1_cry_2_THRU_CO
T_12_7_wire_logic_cluster/lc_2/out
T_12_5_sp12_v_t_23
T_12_11_lc_trk_g3_4
T_12_11_wire_logic_cluster/lc_3/in_0

End 

Net : counter_3_1_cry_2
T_12_7_wire_logic_cluster/lc_1/cout
T_12_7_wire_logic_cluster/lc_2/in_3

Net : counter_3_1_cry_13
T_12_8_wire_logic_cluster/lc_4/cout
T_12_8_wire_logic_cluster/lc_5/in_3

Net : counter_3_1_cry_3
T_12_7_wire_logic_cluster/lc_2/cout
T_12_7_wire_logic_cluster/lc_3/in_3

Net : counter_3_1_cry_3_THRU_CO
T_12_7_wire_logic_cluster/lc_3/out
T_12_6_sp4_v_t_38
T_11_10_lc_trk_g1_3
T_11_10_wire_logic_cluster/lc_0/in_0

End 

Net : clk_1Khz_i
T_5_8_wire_logic_cluster/lc_4/out
T_6_8_lc_trk_g1_4
T_6_8_wire_logic_cluster/lc_1/in_0

T_5_8_wire_logic_cluster/lc_4/out
T_5_8_lc_trk_g0_4
T_5_8_wire_logic_cluster/lc_2/in_0

T_5_8_wire_logic_cluster/lc_4/out
T_5_8_lc_trk_g0_4
T_5_8_input_2_4
T_5_8_wire_logic_cluster/lc_4/in_2

End 

Net : counter_1_1_cry_11
T_1_2_wire_logic_cluster/lc_2/cout
T_1_2_wire_logic_cluster/lc_3/in_3

Net : counter_3_1_cry_12
T_12_8_wire_logic_cluster/lc_3/cout
T_12_8_wire_logic_cluster/lc_4/in_3

Net : counter_3_1_cry_5
T_12_7_wire_logic_cluster/lc_4/cout
T_12_7_wire_logic_cluster/lc_5/in_3

Net : counter_3_1_cry_5_THRU_CO
T_12_7_wire_logic_cluster/lc_5/out
T_11_6_lc_trk_g2_5
T_11_6_wire_logic_cluster/lc_4/in_1

End 

Net : counter_1_1_cry_10
T_1_2_wire_logic_cluster/lc_1/cout
T_1_2_wire_logic_cluster/lc_2/in_3

Net : counter_2_1_cry_15
T_2_8_wire_logic_cluster/lc_6/cout
T_2_8_wire_logic_cluster/lc_7/in_3

Net : counter_3_1_cry_11
T_12_8_wire_logic_cluster/lc_2/cout
T_12_8_wire_logic_cluster/lc_3/in_3

Net : counter_3_1_cry_4_THRU_CO
T_12_7_wire_logic_cluster/lc_4/out
T_11_6_lc_trk_g2_4
T_11_6_wire_logic_cluster/lc_5/in_1

End 

Net : counter_3_1_cry_4
T_12_7_wire_logic_cluster/lc_3/cout
T_12_7_wire_logic_cluster/lc_4/in_3

Net : counter_2_1_cry_7_THRU_CO
T_2_7_wire_logic_cluster/lc_7/out
T_2_6_lc_trk_g1_7
T_2_6_wire_logic_cluster/lc_6/in_0

End 

Net : counter_2_1_cry_7
T_2_7_wire_logic_cluster/lc_6/cout
T_2_7_wire_logic_cluster/lc_7/in_3

Net : counter_1_1_cry_9
T_1_2_wire_logic_cluster/lc_0/cout
T_1_2_wire_logic_cluster/lc_1/in_3

Net : counter_2_1_cry_14
T_2_8_wire_logic_cluster/lc_5/cout
T_2_8_wire_logic_cluster/lc_6/in_3

Net : counter_2_1_cry_4_THRU_CO
T_2_7_wire_logic_cluster/lc_4/out
T_2_3_sp4_v_t_45
T_1_5_lc_trk_g0_3
T_1_5_wire_logic_cluster/lc_3/in_0

End 

Net : counter_2_1_cry_4
T_2_7_wire_logic_cluster/lc_3/cout
T_2_7_wire_logic_cluster/lc_4/in_3

Net : counter_3_1_cry_10
T_12_8_wire_logic_cluster/lc_1/cout
T_12_8_wire_logic_cluster/lc_2/in_3

Net : counter_2_1_cry_6_THRU_CO
T_2_7_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g0_6
T_2_6_wire_logic_cluster/lc_4/in_0

End 

Net : counter_2_1_cry_6
T_2_7_wire_logic_cluster/lc_5/cout
T_2_7_wire_logic_cluster/lc_6/in_3

Net : bfn_1_2_0_
T_1_2_wire_logic_cluster/carry_in_mux/cout
T_1_2_wire_logic_cluster/lc_0/in_3

Net : counter_2_1_cry_13
T_2_8_wire_logic_cluster/lc_4/cout
T_2_8_wire_logic_cluster/lc_5/in_3

Net : counter_3_1_cry_9
T_12_8_wire_logic_cluster/lc_0/cout
T_12_8_wire_logic_cluster/lc_1/in_3

Net : counter_2_1_cry_12
T_2_8_wire_logic_cluster/lc_3/cout
T_2_8_wire_logic_cluster/lc_4/in_3

Net : bfn_12_8_0_
T_12_8_wire_logic_cluster/carry_in_mux/cout
T_12_8_wire_logic_cluster/lc_0/in_3

Net : counter_2_1_cry_5
T_2_7_wire_logic_cluster/lc_4/cout
T_2_7_wire_logic_cluster/lc_5/in_3

Net : counter_2_1_cry_5_THRU_CO
T_2_7_wire_logic_cluster/lc_5/out
T_2_6_lc_trk_g0_5
T_2_6_wire_logic_cluster/lc_0/in_1

End 

Net : counter_2_1_cry_11
T_2_8_wire_logic_cluster/lc_2/cout
T_2_8_wire_logic_cluster/lc_3/in_3

Net : counter_1_1_cry_7
T_1_1_wire_logic_cluster/lc_6/cout
T_1_1_wire_logic_cluster/lc_7/in_3

Net : counter_2_1_cry_10
T_2_8_wire_logic_cluster/lc_1/cout
T_2_8_wire_logic_cluster/lc_2/in_3

Net : counter_1_1_cry_6
T_1_1_wire_logic_cluster/lc_5/cout
T_1_1_wire_logic_cluster/lc_6/in_3

Net : counter_2_1_cry_3
T_2_7_wire_logic_cluster/lc_2/cout
T_2_7_wire_logic_cluster/lc_3/in_3

Net : counter_2_1_cry_3_THRU_CO
T_2_7_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g0_3
T_2_6_input_2_3
T_2_6_wire_logic_cluster/lc_3/in_2

End 

Net : counter_3_1_cry_7
T_12_7_wire_logic_cluster/lc_6/cout
T_12_7_wire_logic_cluster/lc_7/in_3

Net : counter_2_1_cry_9
T_2_8_wire_logic_cluster/lc_0/cout
T_2_8_wire_logic_cluster/lc_1/in_3

Net : counter_1_1_cry_5
T_1_1_wire_logic_cluster/lc_4/cout
T_1_1_wire_logic_cluster/lc_5/in_3

Net : counter_2_1_cry_1
T_2_7_wire_logic_cluster/lc_0/cout
T_2_7_wire_logic_cluster/lc_1/in_3

Net : counter_2_1_cry_1_THRU_CO
T_2_7_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g1_1
T_2_6_wire_logic_cluster/lc_2/in_0

End 

Net : bfn_2_8_0_
T_2_8_wire_logic_cluster/carry_in_mux/cout
T_2_8_wire_logic_cluster/lc_0/in_3

Net : counter_1_1_cry_4
T_1_1_wire_logic_cluster/lc_3/cout
T_1_1_wire_logic_cluster/lc_4/in_3

Net : counter_1_1_cry_3
T_1_1_wire_logic_cluster/lc_2/cout
T_1_1_wire_logic_cluster/lc_3/in_3

Net : counter_3_1_cry_1
T_12_7_wire_logic_cluster/lc_0/cout
T_12_7_wire_logic_cluster/lc_1/in_3

Net : counter_2_1_cry_2
T_2_7_wire_logic_cluster/lc_1/cout
T_2_7_wire_logic_cluster/lc_2/in_3

Net : clk_2Hz_c
T_5_9_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g2_7
T_5_9_input_2_7
T_5_9_wire_logic_cluster/lc_7/in_2

T_5_9_wire_logic_cluster/lc_7/out
T_0_9_span12_horz_13
T_6_9_sp12_v_t_22
T_6_17_lc_trk_g0_1
T_6_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : CLK_27mhz_0_0_c_g
T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_11_wire_logic_cluster/lc_3/clk

End 

