// Master clock frequency - in MHz
MASTERCLOCKFREQUENCY 200

NODE FPGA FPGA0
SET FPGA0 capacity 100
SET FPGA0 byteDataSize 4
SET FPGA0 mappingPenalty 0
SET FPGA0 goIdleTime 10
SET FPGA0 maxConsecutiveIdleCycles 10
SET FPGA0 reconfigurationTime 1
SET FPGA0 execiTime 1
SET FPGA0 execcTime 1
SET FPGA0 scheduling Task1,Task2;Task5;Task3;Task4
SET FPGA0 clockDivider 1

NODE MEMORY Memory0
SET Memory0 byteDataSize 4
SET Memory0 clockDivider 1

NODE BUS Bus0
SET Bus0 byteDataSize 4
SET Bus0 pipelineSize 1
SET Bus0 arbitration 0
SET Bus0 clockDivider 1

NODE LINK link_FPGA0_to_Bus0
SET link_FPGA0_to_Bus0 node FPGA0
SET link_FPGA0_to_Bus0 bus Bus0
SET link_FPGA0_to_Bus0 priority 0
NODE LINK link_Memory0_to_Bus0
SET link_Memory0_to_Bus0 node Memory0
SET link_Memory0_to_Bus0 bus Bus0
SET link_Memory0_to_Bus0 priority 0
