-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity spfph_mualgo is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mu_0_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    mu_1_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_0_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_1_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_2_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_3_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_4_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_5_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_6_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_7_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_8_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_9_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_10_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_11_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_12_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_13_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_0_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_1_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_2_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_3_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_4_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_5_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_6_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_7_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_8_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_9_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_10_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_11_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_12_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_13_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_0_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_1_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_2_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_3_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_4_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_5_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_6_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_7_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_8_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_9_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_10_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_11_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_12_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_13_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_0_hwZ0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_1_hwZ0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_2_hwZ0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_3_hwZ0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_4_hwZ0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_5_hwZ0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_6_hwZ0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_7_hwZ0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_8_hwZ0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_9_hwZ0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_10_hwZ0_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_11_hwZ0_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_12_hwZ0_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_13_hwZ0_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    mu_track_link_bit_0 : IN STD_LOGIC_VECTOR (1 downto 0);
    mu_track_link_bit_1 : IN STD_LOGIC_VECTOR (1 downto 0);
    mu_track_link_bit_2 : IN STD_LOGIC_VECTOR (1 downto 0);
    mu_track_link_bit_3 : IN STD_LOGIC_VECTOR (1 downto 0);
    mu_track_link_bit_4 : IN STD_LOGIC_VECTOR (1 downto 0);
    mu_track_link_bit_5 : IN STD_LOGIC_VECTOR (1 downto 0);
    mu_track_link_bit_6 : IN STD_LOGIC_VECTOR (1 downto 0);
    mu_track_link_bit_7 : IN STD_LOGIC_VECTOR (1 downto 0);
    mu_track_link_bit_8 : IN STD_LOGIC_VECTOR (1 downto 0);
    mu_track_link_bit_9 : IN STD_LOGIC_VECTOR (1 downto 0);
    mu_track_link_bit_10 : IN STD_LOGIC_VECTOR (1 downto 0);
    mu_track_link_bit_11 : IN STD_LOGIC_VECTOR (1 downto 0);
    mu_track_link_bit_12 : IN STD_LOGIC_VECTOR (1 downto 0);
    mu_track_link_bit_13 : IN STD_LOGIC_VECTOR (1 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (2 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of spfph_mualgo is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state6_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal tmp_fu_2482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_3410 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_31_fu_2520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_3415 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_0_3_fu_2526_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ibest_0_it_0_3_reg_3420 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_43_fu_2550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_3425 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_fu_2596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_3430 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_1_3_fu_2602_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ibest_0_it_1_3_reg_3435 : STD_LOGIC_VECTOR (2 downto 0);
    signal track_13_hwZ0_V_rea_2_reg_3440 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_12_hwZ0_V_rea_2_reg_3446 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_11_hwZ0_V_rea_2_reg_3452 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_10_hwZ0_V_rea_2_reg_3458 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_9_hwZ0_V_read_2_reg_3464 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_8_hwZ0_V_read_2_reg_3470 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_7_hwZ0_V_read_2_reg_3476 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_6_hwZ0_V_read_2_reg_3482 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_5_hwZ0_V_read_2_reg_3488 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_4_hwZ0_V_read_2_reg_3494 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_3_hwZ0_V_read_2_reg_3500 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_2_hwZ0_V_read_2_reg_3506 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_1_hwZ0_V_read_2_reg_3512 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_0_hwZ0_V_read_2_reg_3518 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_13_hwPhi_V_re_5_reg_3524 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_12_hwPhi_V_re_5_reg_3530 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_11_hwPhi_V_re_5_reg_3536 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_10_hwPhi_V_re_5_reg_3542 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_9_hwPhi_V_rea_5_reg_3548 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_8_hwPhi_V_rea_5_reg_3554 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_7_hwPhi_V_rea_5_reg_3560 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_6_hwPhi_V_rea_5_reg_3566 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_5_hwPhi_V_rea_5_reg_3572 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_4_hwPhi_V_rea_5_reg_3578 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_3_hwPhi_V_rea_5_reg_3584 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_2_hwPhi_V_rea_5_reg_3590 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_1_hwPhi_V_rea_5_reg_3596 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_0_hwPhi_V_rea_5_reg_3602 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_13_hwEta_V_re_5_reg_3608 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_12_hwEta_V_re_5_reg_3614 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_11_hwEta_V_re_5_reg_3620 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_10_hwEta_V_re_5_reg_3626 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_9_hwEta_V_rea_5_reg_3632 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_8_hwEta_V_rea_5_reg_3638 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_7_hwEta_V_rea_5_reg_3644 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_6_hwEta_V_rea_5_reg_3650 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_5_hwEta_V_rea_5_reg_3656 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_4_hwEta_V_rea_5_reg_3662 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_3_hwEta_V_rea_5_reg_3668 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_2_hwEta_V_rea_5_reg_3674 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_1_hwEta_V_rea_5_reg_3680 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_0_hwEta_V_rea_5_reg_3686 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_13_hwPt_V_rea_5_reg_3692 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_12_hwPt_V_rea_5_reg_3698 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_11_hwPt_V_rea_5_reg_3704 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_10_hwPt_V_rea_5_reg_3710 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_9_hwPt_V_read_6_reg_3716 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_8_hwPt_V_read_6_reg_3722 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_7_hwPt_V_read_6_reg_3728 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_6_hwPt_V_read_6_reg_3734 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_5_hwPt_V_read_6_reg_3740 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_4_hwPt_V_read_6_reg_3746 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_3_hwPt_V_read_6_reg_3752 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_2_hwPt_V_read_6_reg_3758 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_1_hwPt_V_read_6_reg_3764 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_0_hwPt_V_read_6_reg_3770 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_519_fu_2647_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_519_reg_3776 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_2693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_3781 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_2723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_3786 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_2753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_reg_3791 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_0_2_fu_2759_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ibest_0_it_0_2_reg_3796 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_not_fu_2767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_reg_3802 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp56_fu_2789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp56_reg_3807 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_534_fu_2844_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_534_reg_3812 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_2902_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_3817 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_2940_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_reg_3822 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_2978_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_3827 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_1_2_fu_2984_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ibest_0_it_1_2_reg_3832 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_not_1_fu_2992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_1_reg_3838 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp68_fu_3014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp68_reg_3843 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp67_fu_3050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp67_reg_3848 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp79_fu_3086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp79_reg_3853 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_3092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_3858 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_526_fu_3096_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_526_reg_3862 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_39_fu_3099_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_reg_3866 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_40_fu_3119_p16 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_40_reg_3884 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_41_fu_3139_p16 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_41_reg_3902 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_42_fu_3159_p16 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_42_reg_3920 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_cond_1_fu_3179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_1_reg_3938 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_541_fu_3183_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_541_reg_3942 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_52_fu_3186_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_reg_3946 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_53_fu_3206_p16 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_53_reg_3964 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_54_fu_3226_p16 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_54_reg_3982 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_55_fu_3246_p16 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_55_reg_4000 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_port_reg_mu_0_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_mu_1_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_0_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_1_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_2_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_3_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_4_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_5_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_6_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_7_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_8_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_9_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_10_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_11_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_12_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_13_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_0_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_1_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_2_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_3_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_4_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_5_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_6_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_7_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_8_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_9_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_10_hwEta_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_11_hwEta_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_12_hwEta_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_13_hwEta_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_0_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_1_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_2_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_3_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_4_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_5_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_6_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_7_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_8_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_9_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_10_hwPhi_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_11_hwPhi_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_12_hwPhi_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_13_hwPhi_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_0_hwZ0_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_1_hwZ0_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_2_hwZ0_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_3_hwZ0_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_4_hwZ0_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_5_hwZ0_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_6_hwZ0_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_7_hwZ0_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_8_hwZ0_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_9_hwZ0_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_10_hwZ0_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_11_hwZ0_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_12_hwZ0_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_13_hwZ0_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_mu_track_link_bit_4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_port_reg_mu_track_link_bit_5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_port_reg_mu_track_link_bit_6 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_port_reg_mu_track_link_bit_7 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_port_reg_mu_track_link_bit_8 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_port_reg_mu_track_link_bit_9 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_port_reg_mu_track_link_bit_10 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_port_reg_mu_track_link_bit_11 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_port_reg_mu_track_link_bit_12 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_port_reg_mu_track_link_bit_13 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_pfmuout_0_hwZ0_V_wr_reg_652 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pfmuout_0_hwZ0_V_wr_reg_652 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pfmuout_0_hwZ0_V_wr_reg_652 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_write_flag45_2_reg_689 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_write_flag45_2_reg_689 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_write_flag45_2_reg_689 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_pfmuout_0_hwId_V_wr_reg_741 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter1_pfmuout_0_hwId_V_wr_reg_741 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter2_pfmuout_0_hwId_V_wr_reg_741 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter0_write_flag48_2_reg_793 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_write_flag48_2_reg_793 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_write_flag48_2_reg_793 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_write_flag51_2_reg_845 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_write_flag51_2_reg_845 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_write_flag51_2_reg_845 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_write_flag54_2_reg_897 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_write_flag54_2_reg_897 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_write_flag54_2_reg_897 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_write_flag57_2_reg_949 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_write_flag57_2_reg_949 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_write_flag57_2_reg_949 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_pfmuout_0_hwPhi_V_w_reg_1001 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pfmuout_0_hwPhi_V_w_reg_1001 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pfmuout_0_hwPhi_V_w_reg_1001 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_write_flag60_2_reg_1038 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_write_flag60_2_reg_1038 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_write_flag60_2_reg_1038 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_write_flag63_2_reg_1090 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_write_flag63_2_reg_1090 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_write_flag63_2_reg_1090 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_write_flag66_2_reg_1142 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_write_flag66_2_reg_1142 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_write_flag66_2_reg_1142 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_write_flag69_2_reg_1194 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_write_flag69_2_reg_1194 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_write_flag69_2_reg_1194 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_pfmuout_0_hwEta_V_w_reg_1246 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pfmuout_0_hwEta_V_w_reg_1246 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pfmuout_0_hwEta_V_w_reg_1246 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_write_flag72_2_reg_1283 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_write_flag72_2_reg_1283 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_write_flag72_2_reg_1283 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_write_flag75_2_reg_1335 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_write_flag75_2_reg_1335 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_write_flag75_2_reg_1335 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_write_flag78_2_reg_1387 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_write_flag78_2_reg_1387 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_write_flag78_2_reg_1387 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_write_flag81_2_reg_1439 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_write_flag81_2_reg_1439 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_write_flag81_2_reg_1439 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_pfmuout_0_hwPt_V_wr_reg_1491 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_pfmuout_0_hwPt_V_wr_reg_1491 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_pfmuout_0_hwPt_V_wr_reg_1491 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_write_flag84_2_reg_1528 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_write_flag84_2_reg_1528 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_write_flag84_2_reg_1528 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pfmuout_1_hwId_V_wr_phi_fu_1583_p30 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter2_pfmuout_1_hwId_V_wr_reg_1580 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_phi_mux_pfmuout_1_hwZ0_V_wr_phi_fu_1633_p30 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pfmuout_1_hwZ0_V_wr_reg_1630 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_isMu_0_write_assign_phi_fu_1669_p30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_isMu_0_write_assign_reg_1666 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_isMu_1_write_assign_phi_fu_1719_p30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_isMu_1_write_assign_reg_1716 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_isMu_2_write_assign_phi_fu_1769_p30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_isMu_2_write_assign_reg_1766 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pfmuout_1_hwPhi_V_w_phi_fu_1819_p30 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pfmuout_1_hwPhi_V_w_reg_1816 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_isMu_3_write_assign_phi_fu_1855_p30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_isMu_3_write_assign_reg_1852 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_isMu_4_write_assign_phi_fu_1905_p30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_isMu_4_write_assign_reg_1902 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_isMu_5_write_assign_phi_fu_1955_p30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_isMu_5_write_assign_reg_1952 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_isMu_6_write_assign_phi_fu_2005_p30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_isMu_6_write_assign_reg_2002 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pfmuout_1_hwEta_V_w_phi_fu_2055_p30 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pfmuout_1_hwEta_V_w_reg_2052 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_isMu_7_write_assign_phi_fu_2091_p30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_isMu_7_write_assign_reg_2088 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_isMu_8_write_assign_phi_fu_2141_p30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_isMu_8_write_assign_reg_2138 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_isMu_9_write_assign_phi_fu_2191_p30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_isMu_9_write_assign_reg_2188 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_isMu_10_write_assig_phi_fu_2241_p30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_isMu_10_write_assig_reg_2238 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pfmuout_1_hwPt_V_wr_phi_fu_2291_p30 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_pfmuout_1_hwPt_V_wr_reg_2288 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_isMu_11_write_assig_phi_fu_2327_p30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_isMu_11_write_assig_reg_2324 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_isMu_12_write_assig_phi_fu_2377_p30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_isMu_12_write_assig_reg_2374 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_isMu_13_write_assig_phi_fu_2427_p30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_isMu_13_write_assig_reg_2424 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_512_fu_2474_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_513_fu_2478_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_cast_fu_2488_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ibest_0_it_0_1_fu_2492_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_515_fu_2508_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_514_fu_2504_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_0_2_cast_s_fu_2512_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ibest_0_it_0_1_cast_fu_2500_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_527_fu_2534_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_528_fu_2542_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_1_cast_fu_2556_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ibest_0_it_1_1_fu_2560_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_530_fu_2580_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_529_fu_2572_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_1_2_cast_s_fu_2588_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ibest_0_it_1_1_cast_fu_2568_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_517_fu_2617_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_516_fu_2613_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_2629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_0_4_cast_s_fu_2621_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ibest_0_it_0_3_cast_fu_2610_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_518_fu_2643_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_2659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_0_6_cast_s_fu_2651_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ibest_0_it_0_5_fu_2635_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ibest_0_it_0_7_fu_2665_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_521_fu_2681_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_520_fu_2677_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_0_8_cast_s_fu_2685_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ibest_0_it_0_7_cast_fu_2673_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_523_fu_2711_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_522_fu_2707_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_0_cast_c_fu_2715_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ibest_0_it_0_9_fu_2699_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_525_fu_2741_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_524_fu_2737_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_0_11_cast_fu_2745_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ibest_0_it_0_s_fu_2729_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp60_fu_2777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp59_fu_2783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp57_fu_2773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_532_fu_2806_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_531_fu_2798_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_2822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_1_4_cast_s_fu_2814_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ibest_0_it_1_3_cast_fu_2795_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_533_fu_2836_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_2860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_1_6_cast_s_fu_2852_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ibest_0_it_1_5_fu_2828_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ibest_0_it_1_7_fu_2866_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_536_fu_2886_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_535_fu_2878_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_1_8_cast_s_fu_2894_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ibest_0_it_1_7_cast_fu_2874_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_538_fu_2924_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_537_fu_2916_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_1_cast_c_fu_2932_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ibest_0_it_1_9_fu_2908_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_540_fu_2962_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_539_fu_2954_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibest_0_it_1_11_cast_fu_2970_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ibest_0_it_1_s_fu_2946_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp72_fu_3002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp71_fu_3008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp69_fu_2998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp64_fu_3024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp62_fu_3020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp61_fu_3028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_3034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_3045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_fu_3039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp76_fu_3060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp74_fu_3056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp73_fu_3064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_fu_3070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_3081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_fu_3075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to2 : STD_LOGIC;
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component mp7wrapped_pfalgocud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (15 downto 0);
        din9 : IN STD_LOGIC_VECTOR (15 downto 0);
        din10 : IN STD_LOGIC_VECTOR (15 downto 0);
        din11 : IN STD_LOGIC_VECTOR (15 downto 0);
        din12 : IN STD_LOGIC_VECTOR (15 downto 0);
        din13 : IN STD_LOGIC_VECTOR (15 downto 0);
        din14 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component mp7wrapped_pfalgodEe IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        din3 : IN STD_LOGIC_VECTOR (9 downto 0);
        din4 : IN STD_LOGIC_VECTOR (9 downto 0);
        din5 : IN STD_LOGIC_VECTOR (9 downto 0);
        din6 : IN STD_LOGIC_VECTOR (9 downto 0);
        din7 : IN STD_LOGIC_VECTOR (9 downto 0);
        din8 : IN STD_LOGIC_VECTOR (9 downto 0);
        din9 : IN STD_LOGIC_VECTOR (9 downto 0);
        din10 : IN STD_LOGIC_VECTOR (9 downto 0);
        din11 : IN STD_LOGIC_VECTOR (9 downto 0);
        din12 : IN STD_LOGIC_VECTOR (9 downto 0);
        din13 : IN STD_LOGIC_VECTOR (9 downto 0);
        din14 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;



begin
    mp7wrapped_pfalgocud_U123 : component mp7wrapped_pfalgocud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => track_0_hwPt_V_read_6_reg_3770,
        din1 => track_1_hwPt_V_read_6_reg_3764,
        din2 => track_2_hwPt_V_read_6_reg_3758,
        din3 => track_3_hwPt_V_read_6_reg_3752,
        din4 => track_4_hwPt_V_read_6_reg_3746,
        din5 => track_5_hwPt_V_read_6_reg_3740,
        din6 => track_6_hwPt_V_read_6_reg_3734,
        din7 => track_7_hwPt_V_read_6_reg_3728,
        din8 => track_8_hwPt_V_read_6_reg_3722,
        din9 => track_9_hwPt_V_read_6_reg_3716,
        din10 => track_10_hwPt_V_rea_5_reg_3710,
        din11 => track_11_hwPt_V_rea_5_reg_3704,
        din12 => track_12_hwPt_V_rea_5_reg_3698,
        din13 => track_13_hwPt_V_rea_5_reg_3692,
        din14 => tmp_526_fu_3096_p1,
        dout => tmp_39_fu_3099_p16);

    mp7wrapped_pfalgodEe_U124 : component mp7wrapped_pfalgodEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 10,
        din5_WIDTH => 10,
        din6_WIDTH => 10,
        din7_WIDTH => 10,
        din8_WIDTH => 10,
        din9_WIDTH => 10,
        din10_WIDTH => 10,
        din11_WIDTH => 10,
        din12_WIDTH => 10,
        din13_WIDTH => 10,
        din14_WIDTH => 4,
        dout_WIDTH => 10)
    port map (
        din0 => track_0_hwEta_V_rea_5_reg_3686,
        din1 => track_1_hwEta_V_rea_5_reg_3680,
        din2 => track_2_hwEta_V_rea_5_reg_3674,
        din3 => track_3_hwEta_V_rea_5_reg_3668,
        din4 => track_4_hwEta_V_rea_5_reg_3662,
        din5 => track_5_hwEta_V_rea_5_reg_3656,
        din6 => track_6_hwEta_V_rea_5_reg_3650,
        din7 => track_7_hwEta_V_rea_5_reg_3644,
        din8 => track_8_hwEta_V_rea_5_reg_3638,
        din9 => track_9_hwEta_V_rea_5_reg_3632,
        din10 => track_10_hwEta_V_re_5_reg_3626,
        din11 => track_11_hwEta_V_re_5_reg_3620,
        din12 => track_12_hwEta_V_re_5_reg_3614,
        din13 => track_13_hwEta_V_re_5_reg_3608,
        din14 => tmp_526_fu_3096_p1,
        dout => tmp_40_fu_3119_p16);

    mp7wrapped_pfalgodEe_U125 : component mp7wrapped_pfalgodEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 10,
        din5_WIDTH => 10,
        din6_WIDTH => 10,
        din7_WIDTH => 10,
        din8_WIDTH => 10,
        din9_WIDTH => 10,
        din10_WIDTH => 10,
        din11_WIDTH => 10,
        din12_WIDTH => 10,
        din13_WIDTH => 10,
        din14_WIDTH => 4,
        dout_WIDTH => 10)
    port map (
        din0 => track_0_hwPhi_V_rea_5_reg_3602,
        din1 => track_1_hwPhi_V_rea_5_reg_3596,
        din2 => track_2_hwPhi_V_rea_5_reg_3590,
        din3 => track_3_hwPhi_V_rea_5_reg_3584,
        din4 => track_4_hwPhi_V_rea_5_reg_3578,
        din5 => track_5_hwPhi_V_rea_5_reg_3572,
        din6 => track_6_hwPhi_V_rea_5_reg_3566,
        din7 => track_7_hwPhi_V_rea_5_reg_3560,
        din8 => track_8_hwPhi_V_rea_5_reg_3554,
        din9 => track_9_hwPhi_V_rea_5_reg_3548,
        din10 => track_10_hwPhi_V_re_5_reg_3542,
        din11 => track_11_hwPhi_V_re_5_reg_3536,
        din12 => track_12_hwPhi_V_re_5_reg_3530,
        din13 => track_13_hwPhi_V_re_5_reg_3524,
        din14 => tmp_526_fu_3096_p1,
        dout => tmp_41_fu_3139_p16);

    mp7wrapped_pfalgodEe_U126 : component mp7wrapped_pfalgodEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 10,
        din5_WIDTH => 10,
        din6_WIDTH => 10,
        din7_WIDTH => 10,
        din8_WIDTH => 10,
        din9_WIDTH => 10,
        din10_WIDTH => 10,
        din11_WIDTH => 10,
        din12_WIDTH => 10,
        din13_WIDTH => 10,
        din14_WIDTH => 4,
        dout_WIDTH => 10)
    port map (
        din0 => track_0_hwZ0_V_read_2_reg_3518,
        din1 => track_1_hwZ0_V_read_2_reg_3512,
        din2 => track_2_hwZ0_V_read_2_reg_3506,
        din3 => track_3_hwZ0_V_read_2_reg_3500,
        din4 => track_4_hwZ0_V_read_2_reg_3494,
        din5 => track_5_hwZ0_V_read_2_reg_3488,
        din6 => track_6_hwZ0_V_read_2_reg_3482,
        din7 => track_7_hwZ0_V_read_2_reg_3476,
        din8 => track_8_hwZ0_V_read_2_reg_3470,
        din9 => track_9_hwZ0_V_read_2_reg_3464,
        din10 => track_10_hwZ0_V_rea_2_reg_3458,
        din11 => track_11_hwZ0_V_rea_2_reg_3452,
        din12 => track_12_hwZ0_V_rea_2_reg_3446,
        din13 => track_13_hwZ0_V_rea_2_reg_3440,
        din14 => tmp_526_fu_3096_p1,
        dout => tmp_42_fu_3159_p16);

    mp7wrapped_pfalgocud_U127 : component mp7wrapped_pfalgocud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => track_0_hwPt_V_read_6_reg_3770,
        din1 => track_1_hwPt_V_read_6_reg_3764,
        din2 => track_2_hwPt_V_read_6_reg_3758,
        din3 => track_3_hwPt_V_read_6_reg_3752,
        din4 => track_4_hwPt_V_read_6_reg_3746,
        din5 => track_5_hwPt_V_read_6_reg_3740,
        din6 => track_6_hwPt_V_read_6_reg_3734,
        din7 => track_7_hwPt_V_read_6_reg_3728,
        din8 => track_8_hwPt_V_read_6_reg_3722,
        din9 => track_9_hwPt_V_read_6_reg_3716,
        din10 => track_10_hwPt_V_rea_5_reg_3710,
        din11 => track_11_hwPt_V_rea_5_reg_3704,
        din12 => track_12_hwPt_V_rea_5_reg_3698,
        din13 => track_13_hwPt_V_rea_5_reg_3692,
        din14 => tmp_541_fu_3183_p1,
        dout => tmp_52_fu_3186_p16);

    mp7wrapped_pfalgodEe_U128 : component mp7wrapped_pfalgodEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 10,
        din5_WIDTH => 10,
        din6_WIDTH => 10,
        din7_WIDTH => 10,
        din8_WIDTH => 10,
        din9_WIDTH => 10,
        din10_WIDTH => 10,
        din11_WIDTH => 10,
        din12_WIDTH => 10,
        din13_WIDTH => 10,
        din14_WIDTH => 4,
        dout_WIDTH => 10)
    port map (
        din0 => track_0_hwEta_V_rea_5_reg_3686,
        din1 => track_1_hwEta_V_rea_5_reg_3680,
        din2 => track_2_hwEta_V_rea_5_reg_3674,
        din3 => track_3_hwEta_V_rea_5_reg_3668,
        din4 => track_4_hwEta_V_rea_5_reg_3662,
        din5 => track_5_hwEta_V_rea_5_reg_3656,
        din6 => track_6_hwEta_V_rea_5_reg_3650,
        din7 => track_7_hwEta_V_rea_5_reg_3644,
        din8 => track_8_hwEta_V_rea_5_reg_3638,
        din9 => track_9_hwEta_V_rea_5_reg_3632,
        din10 => track_10_hwEta_V_re_5_reg_3626,
        din11 => track_11_hwEta_V_re_5_reg_3620,
        din12 => track_12_hwEta_V_re_5_reg_3614,
        din13 => track_13_hwEta_V_re_5_reg_3608,
        din14 => tmp_541_fu_3183_p1,
        dout => tmp_53_fu_3206_p16);

    mp7wrapped_pfalgodEe_U129 : component mp7wrapped_pfalgodEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 10,
        din5_WIDTH => 10,
        din6_WIDTH => 10,
        din7_WIDTH => 10,
        din8_WIDTH => 10,
        din9_WIDTH => 10,
        din10_WIDTH => 10,
        din11_WIDTH => 10,
        din12_WIDTH => 10,
        din13_WIDTH => 10,
        din14_WIDTH => 4,
        dout_WIDTH => 10)
    port map (
        din0 => track_0_hwPhi_V_rea_5_reg_3602,
        din1 => track_1_hwPhi_V_rea_5_reg_3596,
        din2 => track_2_hwPhi_V_rea_5_reg_3590,
        din3 => track_3_hwPhi_V_rea_5_reg_3584,
        din4 => track_4_hwPhi_V_rea_5_reg_3578,
        din5 => track_5_hwPhi_V_rea_5_reg_3572,
        din6 => track_6_hwPhi_V_rea_5_reg_3566,
        din7 => track_7_hwPhi_V_rea_5_reg_3560,
        din8 => track_8_hwPhi_V_rea_5_reg_3554,
        din9 => track_9_hwPhi_V_rea_5_reg_3548,
        din10 => track_10_hwPhi_V_re_5_reg_3542,
        din11 => track_11_hwPhi_V_re_5_reg_3536,
        din12 => track_12_hwPhi_V_re_5_reg_3530,
        din13 => track_13_hwPhi_V_re_5_reg_3524,
        din14 => tmp_541_fu_3183_p1,
        dout => tmp_54_fu_3226_p16);

    mp7wrapped_pfalgodEe_U130 : component mp7wrapped_pfalgodEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 10,
        din5_WIDTH => 10,
        din6_WIDTH => 10,
        din7_WIDTH => 10,
        din8_WIDTH => 10,
        din9_WIDTH => 10,
        din10_WIDTH => 10,
        din11_WIDTH => 10,
        din12_WIDTH => 10,
        din13_WIDTH => 10,
        din14_WIDTH => 4,
        dout_WIDTH => 10)
    port map (
        din0 => track_0_hwZ0_V_read_2_reg_3518,
        din1 => track_1_hwZ0_V_read_2_reg_3512,
        din2 => track_2_hwZ0_V_read_2_reg_3506,
        din3 => track_3_hwZ0_V_read_2_reg_3500,
        din4 => track_4_hwZ0_V_read_2_reg_3494,
        din5 => track_5_hwZ0_V_read_2_reg_3488,
        din6 => track_6_hwZ0_V_read_2_reg_3482,
        din7 => track_7_hwZ0_V_read_2_reg_3476,
        din8 => track_8_hwZ0_V_read_2_reg_3470,
        din9 => track_9_hwZ0_V_read_2_reg_3464,
        din10 => track_10_hwZ0_V_rea_2_reg_3458,
        din11 => track_11_hwZ0_V_rea_2_reg_3452,
        din12 => track_12_hwZ0_V_rea_2_reg_3446,
        din13 => track_13_hwZ0_V_rea_2_reg_3440,
        din14 => tmp_541_fu_3183_p1,
        dout => tmp_55_fu_3246_p16);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter2_pfmuout_0_hwEta_V_w_reg_1246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_cond_fu_3092_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_pfmuout_0_hwEta_V_w_reg_1246 <= ap_const_lv10_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_526_reg_3862 = ap_const_lv4_F) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_E) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_D) and (or_cond_reg_3858 = ap_const_lv1_0)))) or ((tmp_526_reg_3862 = ap_const_lv4_0) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_1) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_2) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_3) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_4) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_5) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_6) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_7) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_8) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_9) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_A) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_B) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_C) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_pfmuout_0_hwEta_V_w_reg_1246 <= tmp_40_reg_3884;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_pfmuout_0_hwEta_V_w_reg_1246 <= ap_phi_reg_pp0_iter1_pfmuout_0_hwEta_V_w_reg_1246;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pfmuout_0_hwId_V_wr_reg_741_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_cond_fu_3092_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_pfmuout_0_hwId_V_wr_reg_741 <= ap_const_lv3_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_526_reg_3862 = ap_const_lv4_F) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_E) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_D) and (or_cond_reg_3858 = ap_const_lv1_0)))) or ((tmp_526_reg_3862 = ap_const_lv4_0) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_1) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_2) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_3) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_4) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_5) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_6) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_7) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_8) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_9) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_A) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_B) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_C) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_pfmuout_0_hwId_V_wr_reg_741 <= ap_const_lv3_4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_pfmuout_0_hwId_V_wr_reg_741 <= ap_phi_reg_pp0_iter1_pfmuout_0_hwId_V_wr_reg_741;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pfmuout_0_hwPhi_V_w_reg_1001_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_cond_fu_3092_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_pfmuout_0_hwPhi_V_w_reg_1001 <= ap_const_lv10_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_526_reg_3862 = ap_const_lv4_F) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_E) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_D) and (or_cond_reg_3858 = ap_const_lv1_0)))) or ((tmp_526_reg_3862 = ap_const_lv4_0) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_1) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_2) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_3) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_4) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_5) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_6) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_7) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_8) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_9) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_A) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_B) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_C) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_pfmuout_0_hwPhi_V_w_reg_1001 <= tmp_41_reg_3902;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_pfmuout_0_hwPhi_V_w_reg_1001 <= ap_phi_reg_pp0_iter1_pfmuout_0_hwPhi_V_w_reg_1001;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pfmuout_0_hwPt_V_wr_reg_1491_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_cond_fu_3092_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_pfmuout_0_hwPt_V_wr_reg_1491 <= ap_const_lv16_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_526_reg_3862 = ap_const_lv4_F) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_E) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_D) and (or_cond_reg_3858 = ap_const_lv1_0)))) or ((tmp_526_reg_3862 = ap_const_lv4_0) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_1) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_2) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_3) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_4) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_5) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_6) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_7) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_8) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_9) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_A) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_B) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_C) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_pfmuout_0_hwPt_V_wr_reg_1491 <= tmp_39_reg_3866;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_pfmuout_0_hwPt_V_wr_reg_1491 <= ap_phi_reg_pp0_iter1_pfmuout_0_hwPt_V_wr_reg_1491;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pfmuout_0_hwZ0_V_wr_reg_652_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_cond_fu_3092_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_pfmuout_0_hwZ0_V_wr_reg_652 <= ap_const_lv10_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_526_reg_3862 = ap_const_lv4_F) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_E) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_D) and (or_cond_reg_3858 = ap_const_lv1_0)))) or ((tmp_526_reg_3862 = ap_const_lv4_0) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_1) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_2) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_3) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_4) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_5) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_6) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_7) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_8) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_9) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_A) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_B) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_C) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_pfmuout_0_hwZ0_V_wr_reg_652 <= tmp_42_reg_3920;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_pfmuout_0_hwZ0_V_wr_reg_652 <= ap_phi_reg_pp0_iter1_pfmuout_0_hwZ0_V_wr_reg_652;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_write_flag45_2_reg_689_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_526_reg_3862 = ap_const_lv4_0) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_write_flag45_2_reg_689 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_cond_fu_3092_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_526_reg_3862 = ap_const_lv4_F) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_E) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_D) and (or_cond_reg_3858 = ap_const_lv1_0)))) or ((tmp_526_reg_3862 = ap_const_lv4_1) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_2) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_3) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_4) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_5) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_6) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_7) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_8) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_9) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_A) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_B) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_C) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_write_flag45_2_reg_689 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_write_flag45_2_reg_689 <= ap_phi_reg_pp0_iter1_write_flag45_2_reg_689;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_write_flag48_2_reg_793_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_526_reg_3862 = ap_const_lv4_1) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_write_flag48_2_reg_793 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_cond_fu_3092_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_526_reg_3862 = ap_const_lv4_F) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_E) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_D) and (or_cond_reg_3858 = ap_const_lv1_0)))) or ((tmp_526_reg_3862 = ap_const_lv4_0) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_2) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_3) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_4) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_5) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_6) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_7) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_8) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_9) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_A) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_B) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_C) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_write_flag48_2_reg_793 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_write_flag48_2_reg_793 <= ap_phi_reg_pp0_iter1_write_flag48_2_reg_793;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_write_flag51_2_reg_845_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_526_reg_3862 = ap_const_lv4_2) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_write_flag51_2_reg_845 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_cond_fu_3092_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_526_reg_3862 = ap_const_lv4_F) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_E) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_D) and (or_cond_reg_3858 = ap_const_lv1_0)))) or ((tmp_526_reg_3862 = ap_const_lv4_0) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_1) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_3) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_4) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_5) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_6) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_7) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_8) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_9) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_A) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_B) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_C) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_write_flag51_2_reg_845 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_write_flag51_2_reg_845 <= ap_phi_reg_pp0_iter1_write_flag51_2_reg_845;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_write_flag54_2_reg_897_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_526_reg_3862 = ap_const_lv4_3) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_write_flag54_2_reg_897 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_cond_fu_3092_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_526_reg_3862 = ap_const_lv4_F) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_E) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_D) and (or_cond_reg_3858 = ap_const_lv1_0)))) or ((tmp_526_reg_3862 = ap_const_lv4_0) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_1) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_2) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_4) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_5) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_6) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_7) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_8) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_9) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_A) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_B) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_C) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_write_flag54_2_reg_897 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_write_flag54_2_reg_897 <= ap_phi_reg_pp0_iter1_write_flag54_2_reg_897;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_write_flag57_2_reg_949_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_526_reg_3862 = ap_const_lv4_4) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_write_flag57_2_reg_949 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_cond_fu_3092_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_526_reg_3862 = ap_const_lv4_F) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_E) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_D) and (or_cond_reg_3858 = ap_const_lv1_0)))) or ((tmp_526_reg_3862 = ap_const_lv4_0) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_1) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_2) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_3) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_5) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_6) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_7) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_8) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_9) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_A) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_B) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_C) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_write_flag57_2_reg_949 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_write_flag57_2_reg_949 <= ap_phi_reg_pp0_iter1_write_flag57_2_reg_949;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_write_flag60_2_reg_1038_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_526_reg_3862 = ap_const_lv4_5) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_write_flag60_2_reg_1038 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_cond_fu_3092_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_526_reg_3862 = ap_const_lv4_F) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_E) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_D) and (or_cond_reg_3858 = ap_const_lv1_0)))) or ((tmp_526_reg_3862 = ap_const_lv4_0) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_1) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_2) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_3) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_4) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_6) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_7) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_8) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_9) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_A) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_B) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_C) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_write_flag60_2_reg_1038 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_write_flag60_2_reg_1038 <= ap_phi_reg_pp0_iter1_write_flag60_2_reg_1038;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_write_flag63_2_reg_1090_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_526_reg_3862 = ap_const_lv4_6) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_write_flag63_2_reg_1090 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_cond_fu_3092_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_526_reg_3862 = ap_const_lv4_F) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_E) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_D) and (or_cond_reg_3858 = ap_const_lv1_0)))) or ((tmp_526_reg_3862 = ap_const_lv4_0) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_1) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_2) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_3) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_4) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_5) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_7) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_8) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_9) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_A) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_B) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_C) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_write_flag63_2_reg_1090 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_write_flag63_2_reg_1090 <= ap_phi_reg_pp0_iter1_write_flag63_2_reg_1090;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_write_flag66_2_reg_1142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_526_reg_3862 = ap_const_lv4_7) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_write_flag66_2_reg_1142 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_cond_fu_3092_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_526_reg_3862 = ap_const_lv4_F) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_E) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_D) and (or_cond_reg_3858 = ap_const_lv1_0)))) or ((tmp_526_reg_3862 = ap_const_lv4_0) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_1) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_2) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_3) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_4) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_5) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_6) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_8) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_9) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_A) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_B) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_C) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_write_flag66_2_reg_1142 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_write_flag66_2_reg_1142 <= ap_phi_reg_pp0_iter1_write_flag66_2_reg_1142;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_write_flag69_2_reg_1194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_526_reg_3862 = ap_const_lv4_8) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_write_flag69_2_reg_1194 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_cond_fu_3092_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_526_reg_3862 = ap_const_lv4_F) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_E) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_D) and (or_cond_reg_3858 = ap_const_lv1_0)))) or ((tmp_526_reg_3862 = ap_const_lv4_0) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_1) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_2) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_3) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_4) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_5) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_6) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_7) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_9) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_A) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_B) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_C) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_write_flag69_2_reg_1194 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_write_flag69_2_reg_1194 <= ap_phi_reg_pp0_iter1_write_flag69_2_reg_1194;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_write_flag72_2_reg_1283_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_526_reg_3862 = ap_const_lv4_9) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_write_flag72_2_reg_1283 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_cond_fu_3092_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_526_reg_3862 = ap_const_lv4_F) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_E) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_D) and (or_cond_reg_3858 = ap_const_lv1_0)))) or ((tmp_526_reg_3862 = ap_const_lv4_0) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_1) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_2) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_3) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_4) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_5) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_6) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_7) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_8) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_A) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_B) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_C) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_write_flag72_2_reg_1283 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_write_flag72_2_reg_1283 <= ap_phi_reg_pp0_iter1_write_flag72_2_reg_1283;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_write_flag75_2_reg_1335_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_526_reg_3862 = ap_const_lv4_A) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_write_flag75_2_reg_1335 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_cond_fu_3092_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_526_reg_3862 = ap_const_lv4_F) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_E) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_D) and (or_cond_reg_3858 = ap_const_lv1_0)))) or ((tmp_526_reg_3862 = ap_const_lv4_0) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_1) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_2) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_3) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_4) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_5) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_6) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_7) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_8) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_9) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_B) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_C) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_write_flag75_2_reg_1335 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_write_flag75_2_reg_1335 <= ap_phi_reg_pp0_iter1_write_flag75_2_reg_1335;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_write_flag78_2_reg_1387_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_526_reg_3862 = ap_const_lv4_B) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_write_flag78_2_reg_1387 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_cond_fu_3092_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_526_reg_3862 = ap_const_lv4_F) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_E) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_D) and (or_cond_reg_3858 = ap_const_lv1_0)))) or ((tmp_526_reg_3862 = ap_const_lv4_0) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_1) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_2) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_3) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_4) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_5) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_6) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_7) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_8) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_9) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_A) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_C) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_write_flag78_2_reg_1387 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_write_flag78_2_reg_1387 <= ap_phi_reg_pp0_iter1_write_flag78_2_reg_1387;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_write_flag81_2_reg_1439_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_526_reg_3862 = ap_const_lv4_C) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_write_flag81_2_reg_1439 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_cond_fu_3092_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_526_reg_3862 = ap_const_lv4_F) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_E) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_D) and (or_cond_reg_3858 = ap_const_lv1_0)))) or ((tmp_526_reg_3862 = ap_const_lv4_0) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_1) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_2) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_3) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_4) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_5) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_6) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_7) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_8) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_9) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_A) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_B) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_write_flag81_2_reg_1439 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_write_flag81_2_reg_1439 <= ap_phi_reg_pp0_iter1_write_flag81_2_reg_1439;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_write_flag84_2_reg_1528_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_cond_fu_3092_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((tmp_526_reg_3862 = ap_const_lv4_0) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_1) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_2) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_3) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_4) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_5) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_6) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_7) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_8) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_9) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_A) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_B) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_526_reg_3862 = ap_const_lv4_C) and (or_cond_reg_3858 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_write_flag84_2_reg_1528 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_526_reg_3862 = ap_const_lv4_F) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_E) and (or_cond_reg_3858 = ap_const_lv1_0)) or ((tmp_526_reg_3862 = ap_const_lv4_D) and (or_cond_reg_3858 = ap_const_lv1_0))))) then 
                ap_phi_reg_pp0_iter2_write_flag84_2_reg_1528 <= ap_const_lv1_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_write_flag84_2_reg_1528 <= ap_phi_reg_pp0_iter1_write_flag84_2_reg_1528;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter1_pfmuout_0_hwEta_V_w_reg_1246 <= ap_phi_reg_pp0_iter0_pfmuout_0_hwEta_V_w_reg_1246;
                ap_phi_reg_pp0_iter1_pfmuout_0_hwId_V_wr_reg_741 <= ap_phi_reg_pp0_iter0_pfmuout_0_hwId_V_wr_reg_741;
                ap_phi_reg_pp0_iter1_pfmuout_0_hwPhi_V_w_reg_1001 <= ap_phi_reg_pp0_iter0_pfmuout_0_hwPhi_V_w_reg_1001;
                ap_phi_reg_pp0_iter1_pfmuout_0_hwPt_V_wr_reg_1491 <= ap_phi_reg_pp0_iter0_pfmuout_0_hwPt_V_wr_reg_1491;
                ap_phi_reg_pp0_iter1_pfmuout_0_hwZ0_V_wr_reg_652 <= ap_phi_reg_pp0_iter0_pfmuout_0_hwZ0_V_wr_reg_652;
                ap_phi_reg_pp0_iter1_write_flag45_2_reg_689 <= ap_phi_reg_pp0_iter0_write_flag45_2_reg_689;
                ap_phi_reg_pp0_iter1_write_flag48_2_reg_793 <= ap_phi_reg_pp0_iter0_write_flag48_2_reg_793;
                ap_phi_reg_pp0_iter1_write_flag51_2_reg_845 <= ap_phi_reg_pp0_iter0_write_flag51_2_reg_845;
                ap_phi_reg_pp0_iter1_write_flag54_2_reg_897 <= ap_phi_reg_pp0_iter0_write_flag54_2_reg_897;
                ap_phi_reg_pp0_iter1_write_flag57_2_reg_949 <= ap_phi_reg_pp0_iter0_write_flag57_2_reg_949;
                ap_phi_reg_pp0_iter1_write_flag60_2_reg_1038 <= ap_phi_reg_pp0_iter0_write_flag60_2_reg_1038;
                ap_phi_reg_pp0_iter1_write_flag63_2_reg_1090 <= ap_phi_reg_pp0_iter0_write_flag63_2_reg_1090;
                ap_phi_reg_pp0_iter1_write_flag66_2_reg_1142 <= ap_phi_reg_pp0_iter0_write_flag66_2_reg_1142;
                ap_phi_reg_pp0_iter1_write_flag69_2_reg_1194 <= ap_phi_reg_pp0_iter0_write_flag69_2_reg_1194;
                ap_phi_reg_pp0_iter1_write_flag72_2_reg_1283 <= ap_phi_reg_pp0_iter0_write_flag72_2_reg_1283;
                ap_phi_reg_pp0_iter1_write_flag75_2_reg_1335 <= ap_phi_reg_pp0_iter0_write_flag75_2_reg_1335;
                ap_phi_reg_pp0_iter1_write_flag78_2_reg_1387 <= ap_phi_reg_pp0_iter0_write_flag78_2_reg_1387;
                ap_phi_reg_pp0_iter1_write_flag81_2_reg_1439 <= ap_phi_reg_pp0_iter0_write_flag81_2_reg_1439;
                ap_phi_reg_pp0_iter1_write_flag84_2_reg_1528 <= ap_phi_reg_pp0_iter0_write_flag84_2_reg_1528;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_port_reg_mu_0_hwPt_V_read <= mu_0_hwPt_V_read;
                ap_port_reg_mu_1_hwPt_V_read <= mu_1_hwPt_V_read;
                ap_port_reg_mu_track_link_bit_10 <= mu_track_link_bit_10;
                ap_port_reg_mu_track_link_bit_11 <= mu_track_link_bit_11;
                ap_port_reg_mu_track_link_bit_12 <= mu_track_link_bit_12;
                ap_port_reg_mu_track_link_bit_13 <= mu_track_link_bit_13;
                ap_port_reg_mu_track_link_bit_4 <= mu_track_link_bit_4;
                ap_port_reg_mu_track_link_bit_5 <= mu_track_link_bit_5;
                ap_port_reg_mu_track_link_bit_6 <= mu_track_link_bit_6;
                ap_port_reg_mu_track_link_bit_7 <= mu_track_link_bit_7;
                ap_port_reg_mu_track_link_bit_8 <= mu_track_link_bit_8;
                ap_port_reg_mu_track_link_bit_9 <= mu_track_link_bit_9;
                ap_port_reg_track_0_hwEta_V_rea <= track_0_hwEta_V_rea;
                ap_port_reg_track_0_hwPhi_V_rea <= track_0_hwPhi_V_rea;
                ap_port_reg_track_0_hwPt_V_read <= track_0_hwPt_V_read;
                ap_port_reg_track_0_hwZ0_V_read <= track_0_hwZ0_V_read;
                ap_port_reg_track_10_hwEta_V_re <= track_10_hwEta_V_re;
                ap_port_reg_track_10_hwPhi_V_re <= track_10_hwPhi_V_re;
                ap_port_reg_track_10_hwPt_V_rea <= track_10_hwPt_V_rea;
                ap_port_reg_track_10_hwZ0_V_rea <= track_10_hwZ0_V_rea;
                ap_port_reg_track_11_hwEta_V_re <= track_11_hwEta_V_re;
                ap_port_reg_track_11_hwPhi_V_re <= track_11_hwPhi_V_re;
                ap_port_reg_track_11_hwPt_V_rea <= track_11_hwPt_V_rea;
                ap_port_reg_track_11_hwZ0_V_rea <= track_11_hwZ0_V_rea;
                ap_port_reg_track_12_hwEta_V_re <= track_12_hwEta_V_re;
                ap_port_reg_track_12_hwPhi_V_re <= track_12_hwPhi_V_re;
                ap_port_reg_track_12_hwPt_V_rea <= track_12_hwPt_V_rea;
                ap_port_reg_track_12_hwZ0_V_rea <= track_12_hwZ0_V_rea;
                ap_port_reg_track_13_hwEta_V_re <= track_13_hwEta_V_re;
                ap_port_reg_track_13_hwPhi_V_re <= track_13_hwPhi_V_re;
                ap_port_reg_track_13_hwPt_V_rea <= track_13_hwPt_V_rea;
                ap_port_reg_track_13_hwZ0_V_rea <= track_13_hwZ0_V_rea;
                ap_port_reg_track_1_hwEta_V_rea <= track_1_hwEta_V_rea;
                ap_port_reg_track_1_hwPhi_V_rea <= track_1_hwPhi_V_rea;
                ap_port_reg_track_1_hwPt_V_read <= track_1_hwPt_V_read;
                ap_port_reg_track_1_hwZ0_V_read <= track_1_hwZ0_V_read;
                ap_port_reg_track_2_hwEta_V_rea <= track_2_hwEta_V_rea;
                ap_port_reg_track_2_hwPhi_V_rea <= track_2_hwPhi_V_rea;
                ap_port_reg_track_2_hwPt_V_read <= track_2_hwPt_V_read;
                ap_port_reg_track_2_hwZ0_V_read <= track_2_hwZ0_V_read;
                ap_port_reg_track_3_hwEta_V_rea <= track_3_hwEta_V_rea;
                ap_port_reg_track_3_hwPhi_V_rea <= track_3_hwPhi_V_rea;
                ap_port_reg_track_3_hwPt_V_read <= track_3_hwPt_V_read;
                ap_port_reg_track_3_hwZ0_V_read <= track_3_hwZ0_V_read;
                ap_port_reg_track_4_hwEta_V_rea <= track_4_hwEta_V_rea;
                ap_port_reg_track_4_hwPhi_V_rea <= track_4_hwPhi_V_rea;
                ap_port_reg_track_4_hwPt_V_read <= track_4_hwPt_V_read;
                ap_port_reg_track_4_hwZ0_V_read <= track_4_hwZ0_V_read;
                ap_port_reg_track_5_hwEta_V_rea <= track_5_hwEta_V_rea;
                ap_port_reg_track_5_hwPhi_V_rea <= track_5_hwPhi_V_rea;
                ap_port_reg_track_5_hwPt_V_read <= track_5_hwPt_V_read;
                ap_port_reg_track_5_hwZ0_V_read <= track_5_hwZ0_V_read;
                ap_port_reg_track_6_hwEta_V_rea <= track_6_hwEta_V_rea;
                ap_port_reg_track_6_hwPhi_V_rea <= track_6_hwPhi_V_rea;
                ap_port_reg_track_6_hwPt_V_read <= track_6_hwPt_V_read;
                ap_port_reg_track_6_hwZ0_V_read <= track_6_hwZ0_V_read;
                ap_port_reg_track_7_hwEta_V_rea <= track_7_hwEta_V_rea;
                ap_port_reg_track_7_hwPhi_V_rea <= track_7_hwPhi_V_rea;
                ap_port_reg_track_7_hwPt_V_read <= track_7_hwPt_V_read;
                ap_port_reg_track_7_hwZ0_V_read <= track_7_hwZ0_V_read;
                ap_port_reg_track_8_hwEta_V_rea <= track_8_hwEta_V_rea;
                ap_port_reg_track_8_hwPhi_V_rea <= track_8_hwPhi_V_rea;
                ap_port_reg_track_8_hwPt_V_read <= track_8_hwPt_V_read;
                ap_port_reg_track_8_hwZ0_V_read <= track_8_hwZ0_V_read;
                ap_port_reg_track_9_hwEta_V_rea <= track_9_hwEta_V_rea;
                ap_port_reg_track_9_hwPhi_V_rea <= track_9_hwPhi_V_rea;
                ap_port_reg_track_9_hwPt_V_read <= track_9_hwPt_V_read;
                ap_port_reg_track_9_hwZ0_V_read <= track_9_hwZ0_V_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                ibest_0_it_0_2_reg_3796 <= ibest_0_it_0_2_fu_2759_p3;
                ibest_0_it_1_2_reg_3832 <= ibest_0_it_1_2_fu_2984_p3;
                or_cond_1_reg_3938 <= or_cond_1_fu_3179_p2;
                or_cond_reg_3858 <= or_cond_fu_3092_p2;
                p_not_1_reg_3838 <= p_not_1_fu_2992_p2;
                p_not_reg_3802 <= p_not_fu_2767_p2;
                tmp56_reg_3807 <= tmp56_fu_2789_p2;
                tmp68_reg_3843 <= tmp68_fu_3014_p2;
                tmp_34_reg_3781 <= tmp_34_fu_2693_p2;
                tmp_35_reg_3786 <= tmp_35_fu_2723_p2;
                tmp_36_reg_3791 <= tmp_36_fu_2753_p2;
                tmp_47_reg_3817 <= tmp_47_fu_2902_p2;
                tmp_48_reg_3822 <= tmp_48_fu_2940_p2;
                tmp_49_reg_3827 <= tmp_49_fu_2978_p2;
                tmp_519_reg_3776 <= tmp_519_fu_2647_p1;
                tmp_534_reg_3812 <= ap_port_reg_mu_track_link_bit_7(1 downto 1);
                track_0_hwEta_V_rea_5_reg_3686 <= ap_port_reg_track_0_hwEta_V_rea;
                track_0_hwPhi_V_rea_5_reg_3602 <= ap_port_reg_track_0_hwPhi_V_rea;
                track_0_hwPt_V_read_6_reg_3770 <= ap_port_reg_track_0_hwPt_V_read;
                track_0_hwZ0_V_read_2_reg_3518 <= ap_port_reg_track_0_hwZ0_V_read;
                track_10_hwEta_V_re_5_reg_3626 <= ap_port_reg_track_10_hwEta_V_re;
                track_10_hwPhi_V_re_5_reg_3542 <= ap_port_reg_track_10_hwPhi_V_re;
                track_10_hwPt_V_rea_5_reg_3710 <= ap_port_reg_track_10_hwPt_V_rea;
                track_10_hwZ0_V_rea_2_reg_3458 <= ap_port_reg_track_10_hwZ0_V_rea;
                track_11_hwEta_V_re_5_reg_3620 <= ap_port_reg_track_11_hwEta_V_re;
                track_11_hwPhi_V_re_5_reg_3536 <= ap_port_reg_track_11_hwPhi_V_re;
                track_11_hwPt_V_rea_5_reg_3704 <= ap_port_reg_track_11_hwPt_V_rea;
                track_11_hwZ0_V_rea_2_reg_3452 <= ap_port_reg_track_11_hwZ0_V_rea;
                track_12_hwEta_V_re_5_reg_3614 <= ap_port_reg_track_12_hwEta_V_re;
                track_12_hwPhi_V_re_5_reg_3530 <= ap_port_reg_track_12_hwPhi_V_re;
                track_12_hwPt_V_rea_5_reg_3698 <= ap_port_reg_track_12_hwPt_V_rea;
                track_12_hwZ0_V_rea_2_reg_3446 <= ap_port_reg_track_12_hwZ0_V_rea;
                track_13_hwEta_V_re_5_reg_3608 <= ap_port_reg_track_13_hwEta_V_re;
                track_13_hwPhi_V_re_5_reg_3524 <= ap_port_reg_track_13_hwPhi_V_re;
                track_13_hwPt_V_rea_5_reg_3692 <= ap_port_reg_track_13_hwPt_V_rea;
                track_13_hwZ0_V_rea_2_reg_3440 <= ap_port_reg_track_13_hwZ0_V_rea;
                track_1_hwEta_V_rea_5_reg_3680 <= ap_port_reg_track_1_hwEta_V_rea;
                track_1_hwPhi_V_rea_5_reg_3596 <= ap_port_reg_track_1_hwPhi_V_rea;
                track_1_hwPt_V_read_6_reg_3764 <= ap_port_reg_track_1_hwPt_V_read;
                track_1_hwZ0_V_read_2_reg_3512 <= ap_port_reg_track_1_hwZ0_V_read;
                track_2_hwEta_V_rea_5_reg_3674 <= ap_port_reg_track_2_hwEta_V_rea;
                track_2_hwPhi_V_rea_5_reg_3590 <= ap_port_reg_track_2_hwPhi_V_rea;
                track_2_hwPt_V_read_6_reg_3758 <= ap_port_reg_track_2_hwPt_V_read;
                track_2_hwZ0_V_read_2_reg_3506 <= ap_port_reg_track_2_hwZ0_V_read;
                track_3_hwEta_V_rea_5_reg_3668 <= ap_port_reg_track_3_hwEta_V_rea;
                track_3_hwPhi_V_rea_5_reg_3584 <= ap_port_reg_track_3_hwPhi_V_rea;
                track_3_hwPt_V_read_6_reg_3752 <= ap_port_reg_track_3_hwPt_V_read;
                track_3_hwZ0_V_read_2_reg_3500 <= ap_port_reg_track_3_hwZ0_V_read;
                track_4_hwEta_V_rea_5_reg_3662 <= ap_port_reg_track_4_hwEta_V_rea;
                track_4_hwPhi_V_rea_5_reg_3578 <= ap_port_reg_track_4_hwPhi_V_rea;
                track_4_hwPt_V_read_6_reg_3746 <= ap_port_reg_track_4_hwPt_V_read;
                track_4_hwZ0_V_read_2_reg_3494 <= ap_port_reg_track_4_hwZ0_V_read;
                track_5_hwEta_V_rea_5_reg_3656 <= ap_port_reg_track_5_hwEta_V_rea;
                track_5_hwPhi_V_rea_5_reg_3572 <= ap_port_reg_track_5_hwPhi_V_rea;
                track_5_hwPt_V_read_6_reg_3740 <= ap_port_reg_track_5_hwPt_V_read;
                track_5_hwZ0_V_read_2_reg_3488 <= ap_port_reg_track_5_hwZ0_V_read;
                track_6_hwEta_V_rea_5_reg_3650 <= ap_port_reg_track_6_hwEta_V_rea;
                track_6_hwPhi_V_rea_5_reg_3566 <= ap_port_reg_track_6_hwPhi_V_rea;
                track_6_hwPt_V_read_6_reg_3734 <= ap_port_reg_track_6_hwPt_V_read;
                track_6_hwZ0_V_read_2_reg_3482 <= ap_port_reg_track_6_hwZ0_V_read;
                track_7_hwEta_V_rea_5_reg_3644 <= ap_port_reg_track_7_hwEta_V_rea;
                track_7_hwPhi_V_rea_5_reg_3560 <= ap_port_reg_track_7_hwPhi_V_rea;
                track_7_hwPt_V_read_6_reg_3728 <= ap_port_reg_track_7_hwPt_V_read;
                track_7_hwZ0_V_read_2_reg_3476 <= ap_port_reg_track_7_hwZ0_V_read;
                track_8_hwEta_V_rea_5_reg_3638 <= ap_port_reg_track_8_hwEta_V_rea;
                track_8_hwPhi_V_rea_5_reg_3554 <= ap_port_reg_track_8_hwPhi_V_rea;
                track_8_hwPt_V_read_6_reg_3722 <= ap_port_reg_track_8_hwPt_V_read;
                track_8_hwZ0_V_read_2_reg_3470 <= ap_port_reg_track_8_hwZ0_V_read;
                track_9_hwEta_V_rea_5_reg_3632 <= ap_port_reg_track_9_hwEta_V_rea;
                track_9_hwPhi_V_rea_5_reg_3548 <= ap_port_reg_track_9_hwPhi_V_rea;
                track_9_hwPt_V_read_6_reg_3716 <= ap_port_reg_track_9_hwPt_V_read;
                track_9_hwZ0_V_read_2_reg_3464 <= ap_port_reg_track_9_hwZ0_V_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ibest_0_it_0_3_reg_3420 <= ibest_0_it_0_3_fu_2526_p3;
                ibest_0_it_1_3_reg_3435 <= ibest_0_it_1_3_fu_2602_p3;
                tmp67_reg_3848 <= tmp67_fu_3050_p2;
                tmp79_reg_3853 <= tmp79_fu_3086_p2;
                tmp_31_reg_3415 <= tmp_31_fu_2520_p2;
                tmp_43_reg_3425 <= tmp_43_fu_2550_p2;
                tmp_44_reg_3430 <= tmp_44_fu_2596_p2;
                tmp_reg_3410 <= tmp_fu_2482_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_cond_fu_3092_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_39_reg_3866 <= tmp_39_fu_3099_p16;
                tmp_40_reg_3884 <= tmp_40_fu_3119_p16;
                tmp_41_reg_3902 <= tmp_41_fu_3139_p16;
                tmp_42_reg_3920 <= tmp_42_fu_3159_p16;
                tmp_526_reg_3862 <= tmp_526_fu_3096_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_cond_1_fu_3179_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_52_reg_3946 <= tmp_52_fu_3186_p16;
                tmp_53_reg_3964 <= tmp_53_fu_3206_p16;
                tmp_541_reg_3942 <= tmp_541_fu_3183_p1;
                tmp_54_reg_3982 <= tmp_54_fu_3226_p16;
                tmp_55_reg_4000 <= tmp_55_fu_3246_p16;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to2, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to2 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to2_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_isMu_0_write_assign_phi_fu_1669_p30_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, or_cond_1_reg_3938, tmp_541_reg_3942, ap_phi_reg_pp0_iter2_write_flag45_2_reg_689, ap_block_pp0_stage1, ap_phi_reg_pp0_iter2_isMu_0_write_assign_reg_1666)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_0) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_isMu_0_write_assign_phi_fu_1669_p30 <= ap_const_lv1_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (or_cond_1_reg_3938 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((tmp_541_reg_3942 = ap_const_lv4_F) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_E) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_D) and (or_cond_1_reg_3938 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_1) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_2) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_3) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_4) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_5) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_6) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_7) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_8) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_9) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_A) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_B) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_C) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_isMu_0_write_assign_phi_fu_1669_p30 <= ap_phi_reg_pp0_iter2_write_flag45_2_reg_689;
        else 
            ap_phi_mux_isMu_0_write_assign_phi_fu_1669_p30 <= ap_phi_reg_pp0_iter2_isMu_0_write_assign_reg_1666;
        end if; 
    end process;


    ap_phi_mux_isMu_10_write_assig_phi_fu_2241_p30_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, or_cond_1_reg_3938, tmp_541_reg_3942, ap_phi_reg_pp0_iter2_write_flag75_2_reg_1335, ap_block_pp0_stage1, ap_phi_reg_pp0_iter2_isMu_10_write_assig_reg_2238)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_A) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_isMu_10_write_assig_phi_fu_2241_p30 <= ap_const_lv1_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (or_cond_1_reg_3938 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((tmp_541_reg_3942 = ap_const_lv4_F) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_E) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_D) and (or_cond_1_reg_3938 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_0) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_1) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_2) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_3) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_4) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_5) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_6) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_7) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_8) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_9) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_B) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_C) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_isMu_10_write_assig_phi_fu_2241_p30 <= ap_phi_reg_pp0_iter2_write_flag75_2_reg_1335;
        else 
            ap_phi_mux_isMu_10_write_assig_phi_fu_2241_p30 <= ap_phi_reg_pp0_iter2_isMu_10_write_assig_reg_2238;
        end if; 
    end process;


    ap_phi_mux_isMu_11_write_assig_phi_fu_2327_p30_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, or_cond_1_reg_3938, tmp_541_reg_3942, ap_phi_reg_pp0_iter2_write_flag78_2_reg_1387, ap_block_pp0_stage1, ap_phi_reg_pp0_iter2_isMu_11_write_assig_reg_2324)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_B) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_isMu_11_write_assig_phi_fu_2327_p30 <= ap_const_lv1_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (or_cond_1_reg_3938 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((tmp_541_reg_3942 = ap_const_lv4_F) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_E) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_D) and (or_cond_1_reg_3938 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_0) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_1) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_2) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_3) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_4) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_5) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_6) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_7) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_8) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_9) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_A) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_C) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_isMu_11_write_assig_phi_fu_2327_p30 <= ap_phi_reg_pp0_iter2_write_flag78_2_reg_1387;
        else 
            ap_phi_mux_isMu_11_write_assig_phi_fu_2327_p30 <= ap_phi_reg_pp0_iter2_isMu_11_write_assig_reg_2324;
        end if; 
    end process;


    ap_phi_mux_isMu_12_write_assig_phi_fu_2377_p30_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, or_cond_1_reg_3938, tmp_541_reg_3942, ap_phi_reg_pp0_iter2_write_flag81_2_reg_1439, ap_block_pp0_stage1, ap_phi_reg_pp0_iter2_isMu_12_write_assig_reg_2374)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_C) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_isMu_12_write_assig_phi_fu_2377_p30 <= ap_const_lv1_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (or_cond_1_reg_3938 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((tmp_541_reg_3942 = ap_const_lv4_F) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_E) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_D) and (or_cond_1_reg_3938 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_0) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_1) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_2) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_3) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_4) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_5) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_6) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_7) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_8) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_9) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_A) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_B) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_isMu_12_write_assig_phi_fu_2377_p30 <= ap_phi_reg_pp0_iter2_write_flag81_2_reg_1439;
        else 
            ap_phi_mux_isMu_12_write_assig_phi_fu_2377_p30 <= ap_phi_reg_pp0_iter2_isMu_12_write_assig_reg_2374;
        end if; 
    end process;


    ap_phi_mux_isMu_13_write_assig_phi_fu_2427_p30_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, or_cond_1_reg_3938, tmp_541_reg_3942, ap_phi_reg_pp0_iter2_write_flag84_2_reg_1528, ap_block_pp0_stage1, ap_phi_reg_pp0_iter2_isMu_13_write_assig_reg_2424)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (or_cond_1_reg_3938 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_0) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_1) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_2) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_3) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_4) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_5) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_6) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_7) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_8) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_9) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_A) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_B) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_C) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_isMu_13_write_assig_phi_fu_2427_p30 <= ap_phi_reg_pp0_iter2_write_flag84_2_reg_1528;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((tmp_541_reg_3942 = ap_const_lv4_F) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_E) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_D) and (or_cond_1_reg_3938 = ap_const_lv1_0))))) then 
            ap_phi_mux_isMu_13_write_assig_phi_fu_2427_p30 <= ap_const_lv1_1;
        else 
            ap_phi_mux_isMu_13_write_assig_phi_fu_2427_p30 <= ap_phi_reg_pp0_iter2_isMu_13_write_assig_reg_2424;
        end if; 
    end process;


    ap_phi_mux_isMu_1_write_assign_phi_fu_1719_p30_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, or_cond_1_reg_3938, tmp_541_reg_3942, ap_phi_reg_pp0_iter2_write_flag48_2_reg_793, ap_block_pp0_stage1, ap_phi_reg_pp0_iter2_isMu_1_write_assign_reg_1716)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_1) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_isMu_1_write_assign_phi_fu_1719_p30 <= ap_const_lv1_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (or_cond_1_reg_3938 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((tmp_541_reg_3942 = ap_const_lv4_F) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_E) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_D) and (or_cond_1_reg_3938 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_0) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_2) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_3) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_4) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_5) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_6) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_7) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_8) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_9) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_A) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_B) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_C) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_isMu_1_write_assign_phi_fu_1719_p30 <= ap_phi_reg_pp0_iter2_write_flag48_2_reg_793;
        else 
            ap_phi_mux_isMu_1_write_assign_phi_fu_1719_p30 <= ap_phi_reg_pp0_iter2_isMu_1_write_assign_reg_1716;
        end if; 
    end process;


    ap_phi_mux_isMu_2_write_assign_phi_fu_1769_p30_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, or_cond_1_reg_3938, tmp_541_reg_3942, ap_phi_reg_pp0_iter2_write_flag51_2_reg_845, ap_block_pp0_stage1, ap_phi_reg_pp0_iter2_isMu_2_write_assign_reg_1766)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_2) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_isMu_2_write_assign_phi_fu_1769_p30 <= ap_const_lv1_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (or_cond_1_reg_3938 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((tmp_541_reg_3942 = ap_const_lv4_F) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_E) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_D) and (or_cond_1_reg_3938 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_0) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_1) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_3) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_4) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_5) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_6) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_7) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_8) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_9) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_A) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_B) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_C) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_isMu_2_write_assign_phi_fu_1769_p30 <= ap_phi_reg_pp0_iter2_write_flag51_2_reg_845;
        else 
            ap_phi_mux_isMu_2_write_assign_phi_fu_1769_p30 <= ap_phi_reg_pp0_iter2_isMu_2_write_assign_reg_1766;
        end if; 
    end process;


    ap_phi_mux_isMu_3_write_assign_phi_fu_1855_p30_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, or_cond_1_reg_3938, tmp_541_reg_3942, ap_phi_reg_pp0_iter2_write_flag54_2_reg_897, ap_block_pp0_stage1, ap_phi_reg_pp0_iter2_isMu_3_write_assign_reg_1852)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_3) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_isMu_3_write_assign_phi_fu_1855_p30 <= ap_const_lv1_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (or_cond_1_reg_3938 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((tmp_541_reg_3942 = ap_const_lv4_F) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_E) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_D) and (or_cond_1_reg_3938 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_0) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_1) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_2) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_4) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_5) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_6) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_7) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_8) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_9) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_A) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_B) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_C) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_isMu_3_write_assign_phi_fu_1855_p30 <= ap_phi_reg_pp0_iter2_write_flag54_2_reg_897;
        else 
            ap_phi_mux_isMu_3_write_assign_phi_fu_1855_p30 <= ap_phi_reg_pp0_iter2_isMu_3_write_assign_reg_1852;
        end if; 
    end process;


    ap_phi_mux_isMu_4_write_assign_phi_fu_1905_p30_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, or_cond_1_reg_3938, tmp_541_reg_3942, ap_phi_reg_pp0_iter2_write_flag57_2_reg_949, ap_block_pp0_stage1, ap_phi_reg_pp0_iter2_isMu_4_write_assign_reg_1902)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_4) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_isMu_4_write_assign_phi_fu_1905_p30 <= ap_const_lv1_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (or_cond_1_reg_3938 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((tmp_541_reg_3942 = ap_const_lv4_F) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_E) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_D) and (or_cond_1_reg_3938 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_0) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_1) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_2) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_3) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_5) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_6) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_7) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_8) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_9) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_A) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_B) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_C) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_isMu_4_write_assign_phi_fu_1905_p30 <= ap_phi_reg_pp0_iter2_write_flag57_2_reg_949;
        else 
            ap_phi_mux_isMu_4_write_assign_phi_fu_1905_p30 <= ap_phi_reg_pp0_iter2_isMu_4_write_assign_reg_1902;
        end if; 
    end process;


    ap_phi_mux_isMu_5_write_assign_phi_fu_1955_p30_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, or_cond_1_reg_3938, tmp_541_reg_3942, ap_phi_reg_pp0_iter2_write_flag60_2_reg_1038, ap_block_pp0_stage1, ap_phi_reg_pp0_iter2_isMu_5_write_assign_reg_1952)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_5) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_isMu_5_write_assign_phi_fu_1955_p30 <= ap_const_lv1_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (or_cond_1_reg_3938 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((tmp_541_reg_3942 = ap_const_lv4_F) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_E) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_D) and (or_cond_1_reg_3938 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_0) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_1) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_2) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_3) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_4) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_6) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_7) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_8) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_9) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_A) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_B) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_C) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_isMu_5_write_assign_phi_fu_1955_p30 <= ap_phi_reg_pp0_iter2_write_flag60_2_reg_1038;
        else 
            ap_phi_mux_isMu_5_write_assign_phi_fu_1955_p30 <= ap_phi_reg_pp0_iter2_isMu_5_write_assign_reg_1952;
        end if; 
    end process;


    ap_phi_mux_isMu_6_write_assign_phi_fu_2005_p30_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, or_cond_1_reg_3938, tmp_541_reg_3942, ap_phi_reg_pp0_iter2_write_flag63_2_reg_1090, ap_block_pp0_stage1, ap_phi_reg_pp0_iter2_isMu_6_write_assign_reg_2002)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_6) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_isMu_6_write_assign_phi_fu_2005_p30 <= ap_const_lv1_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (or_cond_1_reg_3938 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((tmp_541_reg_3942 = ap_const_lv4_F) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_E) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_D) and (or_cond_1_reg_3938 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_0) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_1) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_2) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_3) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_4) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_5) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_7) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_8) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_9) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_A) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_B) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_C) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_isMu_6_write_assign_phi_fu_2005_p30 <= ap_phi_reg_pp0_iter2_write_flag63_2_reg_1090;
        else 
            ap_phi_mux_isMu_6_write_assign_phi_fu_2005_p30 <= ap_phi_reg_pp0_iter2_isMu_6_write_assign_reg_2002;
        end if; 
    end process;


    ap_phi_mux_isMu_7_write_assign_phi_fu_2091_p30_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, or_cond_1_reg_3938, tmp_541_reg_3942, ap_phi_reg_pp0_iter2_write_flag66_2_reg_1142, ap_block_pp0_stage1, ap_phi_reg_pp0_iter2_isMu_7_write_assign_reg_2088)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_7) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_isMu_7_write_assign_phi_fu_2091_p30 <= ap_const_lv1_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (or_cond_1_reg_3938 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((tmp_541_reg_3942 = ap_const_lv4_F) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_E) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_D) and (or_cond_1_reg_3938 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_0) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_1) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_2) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_3) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_4) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_5) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_6) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_8) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_9) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_A) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_B) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_C) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_isMu_7_write_assign_phi_fu_2091_p30 <= ap_phi_reg_pp0_iter2_write_flag66_2_reg_1142;
        else 
            ap_phi_mux_isMu_7_write_assign_phi_fu_2091_p30 <= ap_phi_reg_pp0_iter2_isMu_7_write_assign_reg_2088;
        end if; 
    end process;


    ap_phi_mux_isMu_8_write_assign_phi_fu_2141_p30_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, or_cond_1_reg_3938, tmp_541_reg_3942, ap_phi_reg_pp0_iter2_write_flag69_2_reg_1194, ap_block_pp0_stage1, ap_phi_reg_pp0_iter2_isMu_8_write_assign_reg_2138)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_8) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_isMu_8_write_assign_phi_fu_2141_p30 <= ap_const_lv1_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (or_cond_1_reg_3938 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((tmp_541_reg_3942 = ap_const_lv4_F) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_E) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_D) and (or_cond_1_reg_3938 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_0) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_1) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_2) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_3) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_4) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_5) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_6) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_7) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_9) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_A) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_B) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_C) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_isMu_8_write_assign_phi_fu_2141_p30 <= ap_phi_reg_pp0_iter2_write_flag69_2_reg_1194;
        else 
            ap_phi_mux_isMu_8_write_assign_phi_fu_2141_p30 <= ap_phi_reg_pp0_iter2_isMu_8_write_assign_reg_2138;
        end if; 
    end process;


    ap_phi_mux_isMu_9_write_assign_phi_fu_2191_p30_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, or_cond_1_reg_3938, tmp_541_reg_3942, ap_phi_reg_pp0_iter2_write_flag72_2_reg_1283, ap_block_pp0_stage1, ap_phi_reg_pp0_iter2_isMu_9_write_assign_reg_2188)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_9) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_isMu_9_write_assign_phi_fu_2191_p30 <= ap_const_lv1_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (or_cond_1_reg_3938 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((tmp_541_reg_3942 = ap_const_lv4_F) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_E) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_D) and (or_cond_1_reg_3938 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_0) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_1) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_2) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_3) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_4) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_5) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_6) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_7) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_8) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_A) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_B) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_C) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_isMu_9_write_assign_phi_fu_2191_p30 <= ap_phi_reg_pp0_iter2_write_flag72_2_reg_1283;
        else 
            ap_phi_mux_isMu_9_write_assign_phi_fu_2191_p30 <= ap_phi_reg_pp0_iter2_isMu_9_write_assign_reg_2188;
        end if; 
    end process;


    ap_phi_mux_pfmuout_1_hwEta_V_w_phi_fu_2055_p30_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, or_cond_1_reg_3938, tmp_541_reg_3942, tmp_53_reg_3964, ap_block_pp0_stage1, ap_phi_reg_pp0_iter2_pfmuout_1_hwEta_V_w_reg_2052)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (or_cond_1_reg_3938 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_pfmuout_1_hwEta_V_w_phi_fu_2055_p30 <= ap_const_lv10_0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((tmp_541_reg_3942 = ap_const_lv4_F) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_E) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_D) and (or_cond_1_reg_3938 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_0) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_1) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_2) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_3) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_4) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_5) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_6) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_7) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_8) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_9) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_A) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_B) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_C) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_pfmuout_1_hwEta_V_w_phi_fu_2055_p30 <= tmp_53_reg_3964;
        else 
            ap_phi_mux_pfmuout_1_hwEta_V_w_phi_fu_2055_p30 <= ap_phi_reg_pp0_iter2_pfmuout_1_hwEta_V_w_reg_2052;
        end if; 
    end process;


    ap_phi_mux_pfmuout_1_hwId_V_wr_phi_fu_1583_p30_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, or_cond_1_reg_3938, tmp_541_reg_3942, ap_phi_reg_pp0_iter2_pfmuout_1_hwId_V_wr_reg_1580, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (or_cond_1_reg_3938 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_pfmuout_1_hwId_V_wr_phi_fu_1583_p30 <= ap_const_lv3_0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((tmp_541_reg_3942 = ap_const_lv4_F) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_E) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_D) and (or_cond_1_reg_3938 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_0) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_1) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_2) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_3) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_4) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_5) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_6) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_7) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_8) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_9) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_A) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_B) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_C) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_pfmuout_1_hwId_V_wr_phi_fu_1583_p30 <= ap_const_lv3_4;
        else 
            ap_phi_mux_pfmuout_1_hwId_V_wr_phi_fu_1583_p30 <= ap_phi_reg_pp0_iter2_pfmuout_1_hwId_V_wr_reg_1580;
        end if; 
    end process;


    ap_phi_mux_pfmuout_1_hwPhi_V_w_phi_fu_1819_p30_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, or_cond_1_reg_3938, tmp_541_reg_3942, tmp_54_reg_3982, ap_block_pp0_stage1, ap_phi_reg_pp0_iter2_pfmuout_1_hwPhi_V_w_reg_1816)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (or_cond_1_reg_3938 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_pfmuout_1_hwPhi_V_w_phi_fu_1819_p30 <= ap_const_lv10_0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((tmp_541_reg_3942 = ap_const_lv4_F) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_E) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_D) and (or_cond_1_reg_3938 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_0) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_1) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_2) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_3) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_4) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_5) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_6) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_7) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_8) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_9) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_A) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_B) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_C) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_pfmuout_1_hwPhi_V_w_phi_fu_1819_p30 <= tmp_54_reg_3982;
        else 
            ap_phi_mux_pfmuout_1_hwPhi_V_w_phi_fu_1819_p30 <= ap_phi_reg_pp0_iter2_pfmuout_1_hwPhi_V_w_reg_1816;
        end if; 
    end process;


    ap_phi_mux_pfmuout_1_hwPt_V_wr_phi_fu_2291_p30_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, or_cond_1_reg_3938, tmp_541_reg_3942, tmp_52_reg_3946, ap_block_pp0_stage1, ap_phi_reg_pp0_iter2_pfmuout_1_hwPt_V_wr_reg_2288)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (or_cond_1_reg_3938 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_pfmuout_1_hwPt_V_wr_phi_fu_2291_p30 <= ap_const_lv16_0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((tmp_541_reg_3942 = ap_const_lv4_F) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_E) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_D) and (or_cond_1_reg_3938 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_0) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_1) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_2) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_3) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_4) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_5) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_6) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_7) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_8) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_9) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_A) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_B) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_C) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_pfmuout_1_hwPt_V_wr_phi_fu_2291_p30 <= tmp_52_reg_3946;
        else 
            ap_phi_mux_pfmuout_1_hwPt_V_wr_phi_fu_2291_p30 <= ap_phi_reg_pp0_iter2_pfmuout_1_hwPt_V_wr_reg_2288;
        end if; 
    end process;


    ap_phi_mux_pfmuout_1_hwZ0_V_wr_phi_fu_1633_p30_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, or_cond_1_reg_3938, tmp_541_reg_3942, tmp_55_reg_4000, ap_block_pp0_stage1, ap_phi_reg_pp0_iter2_pfmuout_1_hwZ0_V_wr_reg_1630)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (or_cond_1_reg_3938 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_pfmuout_1_hwZ0_V_wr_phi_fu_1633_p30 <= ap_const_lv10_0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((tmp_541_reg_3942 = ap_const_lv4_F) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_E) and (or_cond_1_reg_3938 = ap_const_lv1_0)) or ((tmp_541_reg_3942 = ap_const_lv4_D) and (or_cond_1_reg_3938 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_0) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_1) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_2) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_3) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_4) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_5) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_6) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_7) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_8) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_9) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_A) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_B) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_541_reg_3942 = ap_const_lv4_C) and (or_cond_1_reg_3938 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_phi_mux_pfmuout_1_hwZ0_V_wr_phi_fu_1633_p30 <= tmp_55_reg_4000;
        else 
            ap_phi_mux_pfmuout_1_hwZ0_V_wr_phi_fu_1633_p30 <= ap_phi_reg_pp0_iter2_pfmuout_1_hwZ0_V_wr_reg_1630;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_pfmuout_0_hwEta_V_w_reg_1246 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pfmuout_0_hwId_V_wr_reg_741 <= "XXX";
    ap_phi_reg_pp0_iter0_pfmuout_0_hwPhi_V_w_reg_1001 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pfmuout_0_hwPt_V_wr_reg_1491 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pfmuout_0_hwZ0_V_wr_reg_652 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_write_flag45_2_reg_689 <= "X";
    ap_phi_reg_pp0_iter0_write_flag48_2_reg_793 <= "X";
    ap_phi_reg_pp0_iter0_write_flag51_2_reg_845 <= "X";
    ap_phi_reg_pp0_iter0_write_flag54_2_reg_897 <= "X";
    ap_phi_reg_pp0_iter0_write_flag57_2_reg_949 <= "X";
    ap_phi_reg_pp0_iter0_write_flag60_2_reg_1038 <= "X";
    ap_phi_reg_pp0_iter0_write_flag63_2_reg_1090 <= "X";
    ap_phi_reg_pp0_iter0_write_flag66_2_reg_1142 <= "X";
    ap_phi_reg_pp0_iter0_write_flag69_2_reg_1194 <= "X";
    ap_phi_reg_pp0_iter0_write_flag72_2_reg_1283 <= "X";
    ap_phi_reg_pp0_iter0_write_flag75_2_reg_1335 <= "X";
    ap_phi_reg_pp0_iter0_write_flag78_2_reg_1387 <= "X";
    ap_phi_reg_pp0_iter0_write_flag81_2_reg_1439 <= "X";
    ap_phi_reg_pp0_iter0_write_flag84_2_reg_1528 <= "X";
    ap_phi_reg_pp0_iter2_isMu_0_write_assign_reg_1666 <= "X";
    ap_phi_reg_pp0_iter2_isMu_10_write_assig_reg_2238 <= "X";
    ap_phi_reg_pp0_iter2_isMu_11_write_assig_reg_2324 <= "X";
    ap_phi_reg_pp0_iter2_isMu_12_write_assig_reg_2374 <= "X";
    ap_phi_reg_pp0_iter2_isMu_13_write_assig_reg_2424 <= "X";
    ap_phi_reg_pp0_iter2_isMu_1_write_assign_reg_1716 <= "X";
    ap_phi_reg_pp0_iter2_isMu_2_write_assign_reg_1766 <= "X";
    ap_phi_reg_pp0_iter2_isMu_3_write_assign_reg_1852 <= "X";
    ap_phi_reg_pp0_iter2_isMu_4_write_assign_reg_1902 <= "X";
    ap_phi_reg_pp0_iter2_isMu_5_write_assign_reg_1952 <= "X";
    ap_phi_reg_pp0_iter2_isMu_6_write_assign_reg_2002 <= "X";
    ap_phi_reg_pp0_iter2_isMu_7_write_assign_reg_2088 <= "X";
    ap_phi_reg_pp0_iter2_isMu_8_write_assign_reg_2138 <= "X";
    ap_phi_reg_pp0_iter2_isMu_9_write_assign_reg_2188 <= "X";
    ap_phi_reg_pp0_iter2_pfmuout_1_hwEta_V_w_reg_2052 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_pfmuout_1_hwId_V_wr_reg_1580 <= "XXX";
    ap_phi_reg_pp0_iter2_pfmuout_1_hwPhi_V_w_reg_1816 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_pfmuout_1_hwPt_V_wr_reg_2288 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_pfmuout_1_hwZ0_V_wr_reg_1630 <= "XXXXXXXXXX";

    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= ap_phi_reg_pp0_iter2_pfmuout_0_hwPt_V_wr_reg_1491;
    ap_return_1 <= ap_phi_mux_pfmuout_1_hwPt_V_wr_phi_fu_2291_p30;
    ap_return_10 <= ap_phi_mux_isMu_0_write_assign_phi_fu_1669_p30;
    ap_return_11 <= ap_phi_mux_isMu_1_write_assign_phi_fu_1719_p30;
    ap_return_12 <= ap_phi_mux_isMu_2_write_assign_phi_fu_1769_p30;
    ap_return_13 <= ap_phi_mux_isMu_3_write_assign_phi_fu_1855_p30;
    ap_return_14 <= ap_phi_mux_isMu_4_write_assign_phi_fu_1905_p30;
    ap_return_15 <= ap_phi_mux_isMu_5_write_assign_phi_fu_1955_p30;
    ap_return_16 <= ap_phi_mux_isMu_6_write_assign_phi_fu_2005_p30;
    ap_return_17 <= ap_phi_mux_isMu_7_write_assign_phi_fu_2091_p30;
    ap_return_18 <= ap_phi_mux_isMu_8_write_assign_phi_fu_2141_p30;
    ap_return_19 <= ap_phi_mux_isMu_9_write_assign_phi_fu_2191_p30;
    ap_return_2 <= ap_phi_reg_pp0_iter2_pfmuout_0_hwEta_V_w_reg_1246;
    ap_return_20 <= ap_phi_mux_isMu_10_write_assig_phi_fu_2241_p30;
    ap_return_21 <= ap_phi_mux_isMu_11_write_assig_phi_fu_2327_p30;
    ap_return_22 <= ap_phi_mux_isMu_12_write_assig_phi_fu_2377_p30;
    ap_return_23 <= ap_phi_mux_isMu_13_write_assig_phi_fu_2427_p30;
    ap_return_3 <= ap_phi_mux_pfmuout_1_hwEta_V_w_phi_fu_2055_p30;
    ap_return_4 <= ap_phi_reg_pp0_iter2_pfmuout_0_hwPhi_V_w_reg_1001;
    ap_return_5 <= ap_phi_mux_pfmuout_1_hwPhi_V_w_phi_fu_1819_p30;
    ap_return_6 <= ap_phi_reg_pp0_iter2_pfmuout_0_hwId_V_wr_reg_741;
    ap_return_7 <= ap_phi_mux_pfmuout_1_hwId_V_wr_phi_fu_1583_p30;
    ap_return_8 <= ap_phi_reg_pp0_iter2_pfmuout_0_hwZ0_V_wr_reg_652;
    ap_return_9 <= ap_phi_mux_pfmuout_1_hwZ0_V_wr_phi_fu_1633_p30;
    ibest_0_it_0_11_cast_fu_2745_p3 <= 
        ap_const_lv5_D when (tmp_525_fu_2741_p1(0) = '1') else 
        ap_const_lv5_C;
        ibest_0_it_0_1_cast_fu_2500_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ibest_0_it_0_1_fu_2492_p3),3));

    ibest_0_it_0_1_fu_2492_p3 <= 
        ibest_0_it_cast_fu_2488_p1 when (tmp_fu_2482_p2(0) = '1') else 
        ap_const_lv2_3;
    ibest_0_it_0_2_cast_s_fu_2512_p3 <= 
        ap_const_lv3_3 when (tmp_515_fu_2508_p1(0) = '1') else 
        ap_const_lv3_2;
    ibest_0_it_0_2_fu_2759_p3 <= 
        ibest_0_it_0_11_cast_fu_2745_p3 when (tmp_36_fu_2753_p2(0) = '1') else 
        ibest_0_it_0_s_fu_2729_p3;
        ibest_0_it_0_3_cast_fu_2610_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ibest_0_it_0_3_reg_3420),4));

    ibest_0_it_0_3_fu_2526_p3 <= 
        ibest_0_it_0_2_cast_s_fu_2512_p3 when (tmp_31_fu_2520_p2(0) = '1') else 
        ibest_0_it_0_1_cast_fu_2500_p1;
    ibest_0_it_0_4_cast_s_fu_2621_p3 <= 
        ap_const_lv4_5 when (tmp_517_fu_2617_p1(0) = '1') else 
        ap_const_lv4_4;
    ibest_0_it_0_5_fu_2635_p3 <= 
        ibest_0_it_0_4_cast_s_fu_2621_p3 when (tmp_32_fu_2629_p2(0) = '1') else 
        ibest_0_it_0_3_cast_fu_2610_p1;
    ibest_0_it_0_6_cast_s_fu_2651_p3 <= 
        ap_const_lv4_7 when (tmp_519_fu_2647_p1(0) = '1') else 
        ap_const_lv4_6;
        ibest_0_it_0_7_cast_fu_2673_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ibest_0_it_0_7_fu_2665_p3),5));

    ibest_0_it_0_7_fu_2665_p3 <= 
        ibest_0_it_0_6_cast_s_fu_2651_p3 when (tmp_33_fu_2659_p2(0) = '1') else 
        ibest_0_it_0_5_fu_2635_p3;
    ibest_0_it_0_8_cast_s_fu_2685_p3 <= 
        ap_const_lv5_9 when (tmp_521_fu_2681_p1(0) = '1') else 
        ap_const_lv5_8;
    ibest_0_it_0_9_fu_2699_p3 <= 
        ibest_0_it_0_8_cast_s_fu_2685_p3 when (tmp_34_fu_2693_p2(0) = '1') else 
        ibest_0_it_0_7_cast_fu_2673_p1;
    ibest_0_it_0_cast_c_fu_2715_p3 <= 
        ap_const_lv5_B when (tmp_523_fu_2711_p1(0) = '1') else 
        ap_const_lv5_A;
    ibest_0_it_0_s_fu_2729_p3 <= 
        ibest_0_it_0_cast_c_fu_2715_p3 when (tmp_35_fu_2723_p2(0) = '1') else 
        ibest_0_it_0_9_fu_2699_p3;
    ibest_0_it_1_11_cast_fu_2970_p3 <= 
        ap_const_lv5_D when (tmp_540_fu_2962_p3(0) = '1') else 
        ap_const_lv5_C;
        ibest_0_it_1_1_cast_fu_2568_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ibest_0_it_1_1_fu_2560_p3),3));

    ibest_0_it_1_1_fu_2560_p3 <= 
        ibest_0_it_1_cast_fu_2556_p1 when (tmp_43_fu_2550_p2(0) = '1') else 
        ap_const_lv2_3;
    ibest_0_it_1_2_cast_s_fu_2588_p3 <= 
        ap_const_lv3_3 when (tmp_530_fu_2580_p3(0) = '1') else 
        ap_const_lv3_2;
    ibest_0_it_1_2_fu_2984_p3 <= 
        ibest_0_it_1_11_cast_fu_2970_p3 when (tmp_49_fu_2978_p2(0) = '1') else 
        ibest_0_it_1_s_fu_2946_p3;
        ibest_0_it_1_3_cast_fu_2795_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ibest_0_it_1_3_reg_3435),4));

    ibest_0_it_1_3_fu_2602_p3 <= 
        ibest_0_it_1_2_cast_s_fu_2588_p3 when (tmp_44_fu_2596_p2(0) = '1') else 
        ibest_0_it_1_1_cast_fu_2568_p1;
    ibest_0_it_1_4_cast_s_fu_2814_p3 <= 
        ap_const_lv4_5 when (tmp_532_fu_2806_p3(0) = '1') else 
        ap_const_lv4_4;
    ibest_0_it_1_5_fu_2828_p3 <= 
        ibest_0_it_1_4_cast_s_fu_2814_p3 when (tmp_45_fu_2822_p2(0) = '1') else 
        ibest_0_it_1_3_cast_fu_2795_p1;
    ibest_0_it_1_6_cast_s_fu_2852_p3 <= 
        ap_const_lv4_7 when (tmp_534_fu_2844_p3(0) = '1') else 
        ap_const_lv4_6;
        ibest_0_it_1_7_cast_fu_2874_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ibest_0_it_1_7_fu_2866_p3),5));

    ibest_0_it_1_7_fu_2866_p3 <= 
        ibest_0_it_1_6_cast_s_fu_2852_p3 when (tmp_46_fu_2860_p2(0) = '1') else 
        ibest_0_it_1_5_fu_2828_p3;
    ibest_0_it_1_8_cast_s_fu_2894_p3 <= 
        ap_const_lv5_9 when (tmp_536_fu_2886_p3(0) = '1') else 
        ap_const_lv5_8;
    ibest_0_it_1_9_fu_2908_p3 <= 
        ibest_0_it_1_8_cast_s_fu_2894_p3 when (tmp_47_fu_2902_p2(0) = '1') else 
        ibest_0_it_1_7_cast_fu_2874_p1;
    ibest_0_it_1_cast_c_fu_2932_p3 <= 
        ap_const_lv5_B when (tmp_538_fu_2924_p3(0) = '1') else 
        ap_const_lv5_A;
    ibest_0_it_1_cast_fu_2556_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_528_fu_2542_p3),2));
    ibest_0_it_1_s_fu_2946_p3 <= 
        ibest_0_it_1_cast_c_fu_2932_p3 when (tmp_48_fu_2940_p2(0) = '1') else 
        ibest_0_it_1_9_fu_2908_p3;
    ibest_0_it_cast_fu_2488_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_513_fu_2478_p1),2));
    or_cond_1_fu_3179_p2 <= (tmp79_reg_3853 or p_not_1_reg_3838);
    or_cond_fu_3092_p2 <= (tmp67_reg_3848 or p_not_reg_3802);
    p_not_1_fu_2992_p2 <= "1" when (signed(ap_port_reg_mu_1_hwPt_V_read) < signed(ap_const_lv16_1)) else "0";
    p_not_fu_2767_p2 <= "1" when (signed(ap_port_reg_mu_0_hwPt_V_read) < signed(ap_const_lv16_1)) else "0";
    tmp56_fu_2789_p2 <= (tmp59_fu_2783_p2 or tmp57_fu_2773_p2);
    tmp57_fu_2773_p2 <= (tmp_reg_3410 or tmp_31_reg_3415);
    tmp59_fu_2783_p2 <= (tmp_516_fu_2613_p1 or tmp60_fu_2777_p2);
    tmp60_fu_2777_p2 <= (tmp_518_fu_2643_p1 or tmp_517_fu_2617_p1);
    tmp61_fu_3028_p2 <= (tmp64_fu_3024_p2 or tmp62_fu_3020_p2);
    tmp62_fu_3020_p2 <= (tmp_519_reg_3776 or tmp_34_reg_3781);
    tmp64_fu_3024_p2 <= (tmp_36_reg_3791 or tmp_35_reg_3786);
    tmp67_fu_3050_p2 <= (tmp_s_fu_3045_p2 or tmp_38_fu_3039_p2);
    tmp68_fu_3014_p2 <= (tmp71_fu_3008_p2 or tmp69_fu_2998_p2);
    tmp69_fu_2998_p2 <= (tmp_44_reg_3430 or tmp_43_reg_3425);
    tmp71_fu_3008_p2 <= (tmp_531_fu_2798_p3 or tmp72_fu_3002_p2);
    tmp72_fu_3002_p2 <= (tmp_533_fu_2836_p3 or tmp_532_fu_2806_p3);
    tmp73_fu_3064_p2 <= (tmp76_fu_3060_p2 or tmp74_fu_3056_p2);
    tmp74_fu_3056_p2 <= (tmp_534_reg_3812 or tmp_47_reg_3817);
    tmp76_fu_3060_p2 <= (tmp_49_reg_3827 or tmp_48_reg_3822);
    tmp79_fu_3086_p2 <= (tmp_51_fu_3075_p2 or tmp_1_fu_3081_p2);
    tmp_1_fu_3081_p2 <= "1" when (ibest_0_it_1_2_reg_3832 = ap_const_lv5_1F) else "0";
    tmp_31_fu_2520_p2 <= (tmp_515_fu_2508_p1 or tmp_514_fu_2504_p1);
    tmp_32_fu_2629_p2 <= (tmp_517_fu_2617_p1 or tmp_516_fu_2613_p1);
    tmp_33_fu_2659_p2 <= (tmp_519_fu_2647_p1 or tmp_518_fu_2643_p1);
    tmp_34_fu_2693_p2 <= (tmp_521_fu_2681_p1 or tmp_520_fu_2677_p1);
    tmp_35_fu_2723_p2 <= (tmp_523_fu_2711_p1 or tmp_522_fu_2707_p1);
    tmp_36_fu_2753_p2 <= (tmp_525_fu_2741_p1 or tmp_524_fu_2737_p1);
    tmp_37_fu_3034_p2 <= (tmp61_fu_3028_p2 or tmp56_reg_3807);
    tmp_38_fu_3039_p2 <= (tmp_37_fu_3034_p2 xor ap_const_lv1_1);
    tmp_43_fu_2550_p2 <= (tmp_528_fu_2542_p3 or tmp_527_fu_2534_p3);
    tmp_44_fu_2596_p2 <= (tmp_530_fu_2580_p3 or tmp_529_fu_2572_p3);
    tmp_45_fu_2822_p2 <= (tmp_532_fu_2806_p3 or tmp_531_fu_2798_p3);
    tmp_46_fu_2860_p2 <= (tmp_534_fu_2844_p3 or tmp_533_fu_2836_p3);
    tmp_47_fu_2902_p2 <= (tmp_536_fu_2886_p3 or tmp_535_fu_2878_p3);
    tmp_48_fu_2940_p2 <= (tmp_538_fu_2924_p3 or tmp_537_fu_2916_p3);
    tmp_49_fu_2978_p2 <= (tmp_540_fu_2962_p3 or tmp_539_fu_2954_p3);
    tmp_50_fu_3070_p2 <= (tmp73_fu_3064_p2 or tmp68_reg_3843);
    tmp_512_fu_2474_p1 <= mu_track_link_bit_0(1 - 1 downto 0);
    tmp_513_fu_2478_p1 <= mu_track_link_bit_1(1 - 1 downto 0);
    tmp_514_fu_2504_p1 <= mu_track_link_bit_2(1 - 1 downto 0);
    tmp_515_fu_2508_p1 <= mu_track_link_bit_3(1 - 1 downto 0);
    tmp_516_fu_2613_p1 <= ap_port_reg_mu_track_link_bit_4(1 - 1 downto 0);
    tmp_517_fu_2617_p1 <= ap_port_reg_mu_track_link_bit_5(1 - 1 downto 0);
    tmp_518_fu_2643_p1 <= ap_port_reg_mu_track_link_bit_6(1 - 1 downto 0);
    tmp_519_fu_2647_p1 <= ap_port_reg_mu_track_link_bit_7(1 - 1 downto 0);
    tmp_51_fu_3075_p2 <= (tmp_50_fu_3070_p2 xor ap_const_lv1_1);
    tmp_520_fu_2677_p1 <= ap_port_reg_mu_track_link_bit_8(1 - 1 downto 0);
    tmp_521_fu_2681_p1 <= ap_port_reg_mu_track_link_bit_9(1 - 1 downto 0);
    tmp_522_fu_2707_p1 <= ap_port_reg_mu_track_link_bit_10(1 - 1 downto 0);
    tmp_523_fu_2711_p1 <= ap_port_reg_mu_track_link_bit_11(1 - 1 downto 0);
    tmp_524_fu_2737_p1 <= ap_port_reg_mu_track_link_bit_12(1 - 1 downto 0);
    tmp_525_fu_2741_p1 <= ap_port_reg_mu_track_link_bit_13(1 - 1 downto 0);
    tmp_526_fu_3096_p1 <= ibest_0_it_0_2_reg_3796(4 - 1 downto 0);
    tmp_527_fu_2534_p3 <= mu_track_link_bit_0(1 downto 1);
    tmp_528_fu_2542_p3 <= mu_track_link_bit_1(1 downto 1);
    tmp_529_fu_2572_p3 <= mu_track_link_bit_2(1 downto 1);
    tmp_530_fu_2580_p3 <= mu_track_link_bit_3(1 downto 1);
    tmp_531_fu_2798_p3 <= ap_port_reg_mu_track_link_bit_4(1 downto 1);
    tmp_532_fu_2806_p3 <= ap_port_reg_mu_track_link_bit_5(1 downto 1);
    tmp_533_fu_2836_p3 <= ap_port_reg_mu_track_link_bit_6(1 downto 1);
    tmp_534_fu_2844_p3 <= ap_port_reg_mu_track_link_bit_7(1 downto 1);
    tmp_535_fu_2878_p3 <= ap_port_reg_mu_track_link_bit_8(1 downto 1);
    tmp_536_fu_2886_p3 <= ap_port_reg_mu_track_link_bit_9(1 downto 1);
    tmp_537_fu_2916_p3 <= ap_port_reg_mu_track_link_bit_10(1 downto 1);
    tmp_538_fu_2924_p3 <= ap_port_reg_mu_track_link_bit_11(1 downto 1);
    tmp_539_fu_2954_p3 <= ap_port_reg_mu_track_link_bit_12(1 downto 1);
    tmp_540_fu_2962_p3 <= ap_port_reg_mu_track_link_bit_13(1 downto 1);
    tmp_541_fu_3183_p1 <= ibest_0_it_1_2_reg_3832(4 - 1 downto 0);
    tmp_fu_2482_p2 <= (tmp_513_fu_2478_p1 or tmp_512_fu_2474_p1);
    tmp_s_fu_3045_p2 <= "1" when (ibest_0_it_0_2_reg_3796 = ap_const_lv5_1F) else "0";
end behav;
