<stg><name>toGray_Equalize</name>


<trans_list>

<trans id="309" from="1" to="2">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="2" to="2">
<condition id="113">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="2" to="3">
<condition id="115">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="3" to="8">
<condition id="116">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="3" to="4">
<condition id="118">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="4" to="7">
<condition id="174">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="4" to="5">
<condition id="177">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="5" to="6">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="6" to="4">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="7" to="3">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="8" to="9">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="9" to="10">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="10" to="11">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="11" to="12">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="12" to="13">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="13" to="14">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="14" to="15">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="15" to="16">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="16" to="17">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="17" to="18">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="18" to="19">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="19" to="20">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="20" to="21">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="21" to="22">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="22" to="23">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="23" to="24">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="24" to="25">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="25" to="26">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="26" to="27">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="27" to="28">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="28" to="29">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="29" to="30">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="30" to="47">
<condition id="178">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="30" to="31">
<condition id="195">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="31" to="32">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="32" to="33">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="33" to="34">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="34" to="35">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="35" to="36">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="36" to="37">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="37" to="38">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="38" to="39">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="39" to="40">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="40" to="41">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="41" to="42">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="42" to="43">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="43" to="44">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="44" to="45">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="45" to="46">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="46" to="30">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
arrayctor.loop1.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @str90, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str91, [1 x i8]* @str91, [8 x i8]* @str90)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @str86, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str87, [1 x i8]* @str87, [8 x i8]* @str86)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop1.preheader:2  %p_src_cols_V_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_cols_V_read)

]]></node>
<StgValue><ssdm name="p_src_cols_V_read_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop1.preheader:3  %p_src_rows_V_read51 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_rows_V_read)

]]></node>
<StgValue><ssdm name="p_src_rows_V_read51"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="21" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:4  %hist_out_V = alloca [256 x i21], align 4

]]></node>
<StgValue><ssdm name="hist_out_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:5  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %i = phi i9 [ 0, %arrayctor.loop1.preheader ], [ %i_2, %1 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %exitcond4 = icmp eq i9 %i, -256

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_2 = add i9 %i, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond4, label %2, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="64" op_0_bw="9">
<![CDATA[
:0  %tmp = zext i9 %i to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="8" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %hist_out_V_addr = getelementptr [256 x i21]* %hist_out_V, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="hist_out_V_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="21" op_1_bw="8">
<![CDATA[
:2  store i21 0, i21* %hist_out_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="8" op_0_bw="64">
<![CDATA[
:0  %tmp_16 = alloca i8, align 1

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="21" op_0_bw="64">
<![CDATA[
:1  %data_0_V_4 = alloca i21, align 4

]]></node>
<StgValue><ssdm name="data_0_V_4"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="21" op_0_bw="64">
<![CDATA[
:2  %data_0_V_5 = alloca i21, align 4

]]></node>
<StgValue><ssdm name="data_0_V_5"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="24" op_0_bw="12">
<![CDATA[
:3  %cols_cast7 = zext i12 %p_src_cols_V_read_2 to i24

]]></node>
<StgValue><ssdm name="cols_cast7"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="24" op_0_bw="12">
<![CDATA[
:4  %rows_cast6 = zext i12 %p_src_rows_V_read51 to i24

]]></node>
<StgValue><ssdm name="rows_cast6"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  store i8 0, i8* %tmp_16, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %i2 = phi i12 [ 0, %2 ], [ %i_4, %9 ]

]]></node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %exitcond5 = icmp eq i12 %i2, %p_src_rows_V_read51

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 4095, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %i_4 = add i12 %i2, 1

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond5, label %10, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1813) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1813)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:9  %tmp_1 = mul i24 %rows_cast6, %cols_cast7

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %j = phi i12 [ 0, %4 ], [ %j_2, %8 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %exitcond6 = icmp eq i12 %j, %p_src_cols_V_read_2

]]></node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 4095, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %j_2 = add i12 %j, 1

]]></node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond6, label %9, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %tmp_9 = or i12 %j, %i2

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5  %tmp_10 = icmp eq i12 %tmp_9, 0

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_10, label %7, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="87" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %tmp_37 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="64" op_0_bw="8">
<![CDATA[
:6  %tmp_11 = zext i8 %tmp_37 to i64

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="8" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %hist_out_V_addr_3 = getelementptr [256 x i21]* %hist_out_V, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="hist_out_V_addr_3"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="21" op_0_bw="8">
<![CDATA[
:8  %data_0_V_6 = load i21* %hist_out_V_addr_3, align 4

]]></node>
<StgValue><ssdm name="data_0_V_6"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:9  %hls_lut_V_addr_2 = getelementptr [256 x i8]* @hls_lut_V, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="hls_lut_V_addr_2"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:10  %tempdst = load i8* %hls_lut_V_addr_2, align 1

]]></node>
<StgValue><ssdm name="tempdst"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1814) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1814)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1805) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="21" op_0_bw="8">
<![CDATA[
:8  %data_0_V_6 = load i21* %hist_out_V_addr_3, align 4

]]></node>
<StgValue><ssdm name="data_0_V_6"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:0  %tmp_16_load_1 = load i8* %tmp_16, align 1

]]></node>
<StgValue><ssdm name="tmp_16_load_1"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="21" op_0_bw="21">
<![CDATA[
._crit_edge:1  %data_0_V_5_load = load i21* %data_0_V_5, align 4

]]></node>
<StgValue><ssdm name="data_0_V_5_load"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:2  %tmp_13 = icmp eq i8 %tmp_37, %tmp_16_load_1

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
._crit_edge:3  %data_0_V_2 = add i21 %data_0_V_6, 1

]]></node>
<StgValue><ssdm name="data_0_V_2"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
._crit_edge:4  %data_0_V_3 = select i1 %tmp_13, i21 %data_0_V_2, i21 %data_0_V_6

]]></node>
<StgValue><ssdm name="data_0_V_3"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge:5  %tmp_14 = zext i8 %tmp_16_load_1 to i64

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
._crit_edge:6  %p_2 = add i21 %data_0_V_5_load, 1

]]></node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="8" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:7  %hist_out_V_addr_4 = getelementptr [256 x i21]* %hist_out_V, i64 0, i64 %tmp_14

]]></node>
<StgValue><ssdm name="hist_out_V_addr_4"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="21" op_1_bw="8">
<![CDATA[
._crit_edge:8  store i21 %p_2, i21* %hist_out_V_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:10  %tempdst = load i8* %hls_lut_V_addr_2, align 1

]]></node>
<StgValue><ssdm name="tempdst"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge:11  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %tempdst)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:12  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:0  %data_0_V = add i21 %data_0_V_6, 1

]]></node>
<StgValue><ssdm name="data_0_V"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="21" op_0_bw="21" op_1_bw="0">
<![CDATA[
:0  %data_0_V_7 = phi i21 [ %data_0_V, %7 ], [ %data_0_V_3, %._crit_edge ]

]]></node>
<StgValue><ssdm name="data_0_V_7"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1814, i32 %tmp_8)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
:2  store i21 %data_0_V_7, i21* %data_0_V_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
:3  store i21 %data_0_V_7, i21* %data_0_V_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  store i8 %tmp_37, i8* %tmp_16, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1813, i32 %tmp_3)

]]></node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="24">
<![CDATA[
:10  %tmp_14_cast = zext i24 %tmp_1 to i32

]]></node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp_2 = sitofp i32 %tmp_14_cast to float

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="121" st_id="9" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp_2 = sitofp i32 %tmp_14_cast to float

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="122" st_id="10" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp_2 = sitofp i32 %tmp_14_cast to float

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="123" st_id="11" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp_2 = sitofp i32 %tmp_14_cast to float

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="124" st_id="12" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp_2 = sitofp i32 %tmp_14_cast to float

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="125" st_id="13" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp_2 = sitofp i32 %tmp_14_cast to float

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="126" st_id="14" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %scale = fdiv float 2.550000e+02, %tmp_2

]]></node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="127" st_id="15" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %scale = fdiv float 2.550000e+02, %tmp_2

]]></node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="128" st_id="16" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %scale = fdiv float 2.550000e+02, %tmp_2

]]></node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="129" st_id="17" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %scale = fdiv float 2.550000e+02, %tmp_2

]]></node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="130" st_id="18" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %scale = fdiv float 2.550000e+02, %tmp_2

]]></node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="131" st_id="19" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %scale = fdiv float 2.550000e+02, %tmp_2

]]></node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="132" st_id="20" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %scale = fdiv float 2.550000e+02, %tmp_2

]]></node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="133" st_id="21" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %scale = fdiv float 2.550000e+02, %tmp_2

]]></node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="134" st_id="22" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %scale = fdiv float 2.550000e+02, %tmp_2

]]></node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="135" st_id="23" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %scale = fdiv float 2.550000e+02, %tmp_2

]]></node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="136" st_id="24" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %scale = fdiv float 2.550000e+02, %tmp_2

]]></node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="137" st_id="25" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %scale = fdiv float 2.550000e+02, %tmp_2

]]></node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="138" st_id="26" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %scale = fdiv float 2.550000e+02, %tmp_2

]]></node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="139" st_id="27" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %scale = fdiv float 2.550000e+02, %tmp_2

]]></node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="140" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="8" op_0_bw="8">
<![CDATA[
:0  %tmp_16_load = load i8* %tmp_16, align 1

]]></node>
<StgValue><ssdm name="tmp_16_load"/></StgValue>
</operation>

<operation id="141" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="21" op_0_bw="21">
<![CDATA[
:1  %data_0_V_4_load = load i21* %data_0_V_4, align 4

]]></node>
<StgValue><ssdm name="data_0_V_4_load"/></StgValue>
</operation>

<operation id="142" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="64" op_0_bw="8">
<![CDATA[
:2  %tmp_s = zext i8 %tmp_16_load to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="143" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:3  %p_s = add i21 %data_0_V_4_load, 1

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="144" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="8" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %hist_out_V_addr_1 = getelementptr [256 x i21]* %hist_out_V, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="hist_out_V_addr_1"/></StgValue>
</operation>

<operation id="145" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="21" op_1_bw="8">
<![CDATA[
:5  store i21 %p_s, i21* %hist_out_V_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %hls_lut_V_addr = getelementptr [256 x i8]* @hls_lut_V, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="hls_lut_V_addr"/></StgValue>
</operation>

<operation id="147" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="8" op_0_bw="8">
<![CDATA[
:7  %tmp_18 = load i8* %hls_lut_V_addr, align 1

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="148" st_id="28" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %scale = fdiv float 2.550000e+02, %tmp_2

]]></node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="149" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="8" op_0_bw="8">
<![CDATA[
:7  %tmp_18 = load i8* %hls_lut_V_addr, align 1

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="150" st_id="29" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:8  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %tmp_18)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="29" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %scale = fdiv float 2.550000e+02, %tmp_2

]]></node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>

<operation id="152" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="153" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="21" op_0_bw="21" op_1_bw="0">
<![CDATA[
:0  %p_5 = phi i21 [ 0, %10 ], [ %sum_V, %12 ]

]]></node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="154" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:1  %i3 = phi i9 [ 0, %10 ], [ %i_3, %12 ]

]]></node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="155" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %exitcond = icmp eq i9 %i3, -256

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="156" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_3 = add i9 %i3, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="157" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %13, label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="64" op_0_bw="9">
<![CDATA[
:4  %tmp_5 = zext i9 %i3 to i64

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="159" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="8" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %hist_out_V_addr_2 = getelementptr [256 x i21]* %hist_out_V, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="hist_out_V_addr_2"/></StgValue>
</operation>

<operation id="160" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="21" op_0_bw="8">
<![CDATA[
:6  %hist_out_V_load = load i21* %hist_out_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="hist_out_V_load"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="161" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="21" op_0_bw="8">
<![CDATA[
:6  %hist_out_V_load = load i21* %hist_out_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="hist_out_V_load"/></StgValue>
</operation>

<operation id="162" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %sum_V = add i21 %hist_out_V_load, %p_5

]]></node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="163" st_id="32" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="21">
<![CDATA[
:8  %tmp_6 = uitofp i21 %sum_V to float

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="164" st_id="33" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="21">
<![CDATA[
:8  %tmp_6 = uitofp i21 %sum_V to float

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="165" st_id="34" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="21">
<![CDATA[
:8  %tmp_6 = uitofp i21 %sum_V to float

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="166" st_id="35" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="21">
<![CDATA[
:8  %tmp_6 = uitofp i21 %sum_V to float

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="167" st_id="36" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="21">
<![CDATA[
:8  %tmp_6 = uitofp i21 %sum_V to float

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="168" st_id="37" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="21">
<![CDATA[
:8  %tmp_6 = uitofp i21 %sum_V to float

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="169" st_id="38" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v_assign = fmul float %tmp_6, %scale

]]></node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="170" st_id="39" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v_assign = fmul float %tmp_6, %scale

]]></node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="171" st_id="40" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v_assign = fmul float %tmp_6, %scale

]]></node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="172" st_id="41" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v_assign = fmul float %tmp_6, %scale

]]></node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="173" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32">
<![CDATA[
:10  %p_Val2_6 = bitcast float %v_assign to i32

]]></node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="174" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_6, i32 23, i32 30) nounwind

]]></node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="175" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="23" op_0_bw="32">
<![CDATA[
:12  %loc_V_1 = trunc i32 %p_Val2_6 to i23

]]></node>
<StgValue><ssdm name="loc_V_1"/></StgValue>
</operation>

<operation id="176" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %tmp_i_i = icmp eq i8 %loc_V, -1

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="177" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:14  %tmp_i_i_33 = icmp ne i23 %loc_V_1, 0

]]></node>
<StgValue><ssdm name="tmp_i_i_33"/></StgValue>
</operation>

<operation id="178" st_id="42" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="64" op_0_bw="32">
<![CDATA[
:16  %d_assign = fpext float %v_assign to double

]]></node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="179" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="64" op_0_bw="64">
<![CDATA[
:17  %ireg_V = bitcast double %d_assign to i64

]]></node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="180" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="63" op_0_bw="64">
<![CDATA[
:18  %tmp_20 = trunc i64 %ireg_V to i63

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="181" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:19  %isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="182" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="183" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="12" op_0_bw="11">
<![CDATA[
:21  %tmp_1_i = zext i11 %exp_tmp_V to i12

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="184" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="52" op_0_bw="64">
<![CDATA[
:22  %tmp_22 = trunc i64 %ireg_V to i52

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="185" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:23  %tmp_2_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_22)

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="186" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="54" op_0_bw="53">
<![CDATA[
:24  %p_Result_s = zext i53 %tmp_2_i to i54

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="187" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:25  %man_V_1 = sub i54 0, %p_Result_s

]]></node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="188" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:27  %tmp_4_i = icmp eq i63 %tmp_20, 0

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="189" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:28  %F2 = sub i12 1075, %tmp_1_i

]]></node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="190" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="11" op_0_bw="12">
<![CDATA[
:29  %tmp_23 = trunc i12 %F2 to i11

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="191" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:35  %tmp_8_i = icmp eq i11 %exp_tmp_V, -973

]]></node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="192" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %tmp_demorgan_i = and i1 %tmp_i_i, %tmp_i_i_33

]]></node>
<StgValue><ssdm name="tmp_demorgan_i"/></StgValue>
</operation>

<operation id="193" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
:26  %p_Val2_s = select i1 %isneg, i54 %man_V_1, i54 %p_Result_s

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="194" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:30  %tmp_6_i = icmp sgt i12 %F2, 0

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="195" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:31  %tmp_7_i = sub i12 0, %F2

]]></node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="196" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:32  %F2_2 = select i1 %tmp_6_i, i12 %F2, i12 %tmp_7_i

]]></node>
<StgValue><ssdm name="F2_2"/></StgValue>
</operation>

<operation id="197" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="15" op_0_bw="12">
<![CDATA[
:33  %F2_2_cast3_i = sext i12 %F2_2 to i15

]]></node>
<StgValue><ssdm name="F2_2_cast3_i"/></StgValue>
</operation>

<operation id="198" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="12">
<![CDATA[
:34  %F2_2_cast_i = sext i12 %F2_2 to i32

]]></node>
<StgValue><ssdm name="F2_2_cast_i"/></StgValue>
</operation>

<operation id="199" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="8" op_0_bw="54">
<![CDATA[
:36  %tmp_24 = trunc i54 %p_Val2_s to i8

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="200" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:37  %tmp_i = icmp ult i12 %F2_2, 54

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="201" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:38  %tmp_25 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %F2_2, i32 3, i32 11)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="202" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:39  %icmp = icmp eq i9 %tmp_25, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="203" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="54" op_0_bw="32">
<![CDATA[
:40  %tmp_10_i = zext i32 %F2_2_cast_i to i54

]]></node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="204" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:41  %tmp_11_i = ashr i54 %p_Val2_s, %tmp_10_i

]]></node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="205" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="8" op_0_bw="54">
<![CDATA[
:42  %tmp_26 = trunc i54 %tmp_11_i to i8

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="206" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:43  %p_i = select i1 %isneg, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="207" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="15" op_0_bw="8">
<![CDATA[
:44  %tmp_16_cast_i = zext i8 %tmp_24 to i15

]]></node>
<StgValue><ssdm name="tmp_16_cast_i"/></StgValue>
</operation>

<operation id="208" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:45  %tmp_13_i = shl i15 %tmp_16_cast_i, %F2_2_cast3_i

]]></node>
<StgValue><ssdm name="tmp_13_i"/></StgValue>
</operation>

<operation id="209" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="8" op_0_bw="15">
<![CDATA[
:46  %tmp_27 = trunc i15 %tmp_13_i to i8

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="210" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:47  %p_Val2_8 = select i1 %tmp_i, i8 %tmp_26, i8 %p_i

]]></node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="211" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:48  %tmp_15_i = icmp sgt i12 %F2, 54

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="212" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:49  %tmp_16_i = add i11 %tmp_23, -1

]]></node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>

<operation id="213" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="11">
<![CDATA[
:50  %tmp_20_cast_i = zext i11 %tmp_16_i to i32

]]></node>
<StgValue><ssdm name="tmp_20_cast_i"/></StgValue>
</operation>

<operation id="214" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
:51  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_s, i32 %tmp_20_cast_i)

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="215" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:52  %qb = select i1 %tmp_15_i, i1 %isneg, i1 %tmp_28

]]></node>
<StgValue><ssdm name="qb"/></StgValue>
</operation>

<operation id="216" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:53  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_8, i32 7)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="217" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:58  %sel_tmp_i = select i1 %tmp_8_i, i8 %tmp_24, i8 0

]]></node>
<StgValue><ssdm name="sel_tmp_i"/></StgValue>
</operation>

<operation id="218" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:59  %sel_tmp1_i = xor i1 %tmp_8_i, true

]]></node>
<StgValue><ssdm name="sel_tmp1_i"/></StgValue>
</operation>

<operation id="219" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:60  %sel_tmp2_i = and i1 %tmp_6_i, %sel_tmp1_i

]]></node>
<StgValue><ssdm name="sel_tmp2_i"/></StgValue>
</operation>

<operation id="220" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:66  %sel_tmp12_demorgan_i = or i1 %tmp_8_i, %tmp_6_i

]]></node>
<StgValue><ssdm name="sel_tmp12_demorgan_i"/></StgValue>
</operation>

<operation id="221" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:74  %pos1 = add i12 %F2, 8

]]></node>
<StgValue><ssdm name="pos1"/></StgValue>
</operation>

<operation id="222" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="12">
<![CDATA[
:75  %pos1_cast_i = sext i12 %pos1 to i32

]]></node>
<StgValue><ssdm name="pos1_cast_i"/></StgValue>
</operation>

<operation id="223" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:76  %pos2 = add i12 %F2, 9

]]></node>
<StgValue><ssdm name="pos2"/></StgValue>
</operation>

<operation id="224" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="12">
<![CDATA[
:77  %pos2_cast_i = sext i12 %pos2 to i32

]]></node>
<StgValue><ssdm name="pos2_cast_i"/></StgValue>
</operation>

<operation id="225" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:79  %tmp_19_i = icmp slt i12 %pos1, 54

]]></node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="226" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:80  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="227" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:81  %rev = xor i1 %tmp_32, true

]]></node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="228" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="54" op_0_bw="32">
<![CDATA[
:82  %tmp_21_i = zext i32 %pos1_cast_i to i54

]]></node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="229" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:83  %tmp_22_i = ashr i54 %p_Val2_s, %tmp_21_i

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>

<operation id="230" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="1" op_0_bw="54">
<![CDATA[
:84  %lD = trunc i54 %tmp_22_i to i1

]]></node>
<StgValue><ssdm name="lD"/></StgValue>
</operation>

<operation id="231" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:85  %tmp3 = and i1 %lD, %rev

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="232" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:87  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2, i32 11)

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="233" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:88  %rev1 = xor i1 %tmp_34, true

]]></node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="234" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:89  %tmp_24_i = icmp slt i12 %pos2, 54

]]></node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="235" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="54" op_0_bw="32">
<![CDATA[
:91  %tmp_25_i = zext i32 %pos2_cast_i to i54

]]></node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>

<operation id="236" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:92  %Range2_V_1 = lshr i54 %p_Val2_s, %tmp_25_i

]]></node>
<StgValue><ssdm name="Range2_V_1"/></StgValue>
</operation>

<operation id="237" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:93  %r_V = lshr i54 -1, %tmp_25_i

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="238" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
:94  %Range2_all_ones = icmp eq i54 %Range2_V_1, %r_V

]]></node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="239" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
:98  %tmp_26_i = icmp eq i54 %Range2_V_1, 0

]]></node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>

<operation id="240" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:101  %tmp_28_i = icmp eq i12 %pos2, 54

]]></node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>

<operation id="241" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
:102  %Range1_all_zeros_1 = icmp eq i54 %p_Val2_s, 0

]]></node>
<StgValue><ssdm name="Range1_all_zeros_1"/></StgValue>
</operation>

<operation id="242" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:104  %tmp_24_i_not = xor i1 %tmp_24_i, true

]]></node>
<StgValue><ssdm name="tmp_24_i_not"/></StgValue>
</operation>

<operation id="243" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:105  %sel_tmp33_i = or i1 %tmp_32, %tmp_24_i_not

]]></node>
<StgValue><ssdm name="sel_tmp33_i"/></StgValue>
</operation>

<operation id="244" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:106  %sel_tmp34_i = and i1 %tmp_28_i, %sel_tmp33_i

]]></node>
<StgValue><ssdm name="sel_tmp34_i"/></StgValue>
</operation>

<operation id="245" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:126  %sel_tmp50_i_demorgan = and i1 %tmp_i_i, %tmp_i_i_33

]]></node>
<StgValue><ssdm name="sel_tmp50_i_demorgan"/></StgValue>
</operation>

<operation id="246" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:127  %sel_tmp50_i = xor i1 %sel_tmp50_i_demorgan, true

]]></node>
<StgValue><ssdm name="sel_tmp50_i"/></StgValue>
</operation>

<operation id="247" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:128  %sel_tmp51_i = and i1 %tmp_4_i, %sel_tmp50_i

]]></node>
<StgValue><ssdm name="sel_tmp51_i"/></StgValue>
</operation>

<operation id="248" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:129  %tmp_7 = or i1 %sel_tmp51_i, %tmp_demorgan_i

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="249" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:132  %sel_tmp55_demorgan_i = or i1 %tmp_demorgan_i, %tmp_4_i

]]></node>
<StgValue><ssdm name="sel_tmp55_demorgan_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="250" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="8" op_0_bw="1">
<![CDATA[
:54  %tmp_17_i = zext i1 %qb to i8

]]></node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="251" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:55  %p_Val2_9 = add i8 %p_Val2_8, %tmp_17_i

]]></node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="252" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:56  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_9, i32 7)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="253" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:57  %tmp_18_i = xor i1 %tmp_30, true

]]></node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="254" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:61  %sel_tmp3_i = and i1 %sel_tmp2_i, %tmp_29

]]></node>
<StgValue><ssdm name="sel_tmp3_i"/></StgValue>
</operation>

<operation id="255" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:62  %sel_tmp4_i = select i1 %sel_tmp3_i, i8 %p_Val2_9, i8 %sel_tmp_i

]]></node>
<StgValue><ssdm name="sel_tmp4_i"/></StgValue>
</operation>

<operation id="256" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:63  %sel_tmp7_i = xor i1 %tmp_29, true

]]></node>
<StgValue><ssdm name="sel_tmp7_i"/></StgValue>
</operation>

<operation id="257" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:64  %sel_tmp8_i = and i1 %sel_tmp2_i, %sel_tmp7_i

]]></node>
<StgValue><ssdm name="sel_tmp8_i"/></StgValue>
</operation>

<operation id="258" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:65  %sel_tmp9_i = select i1 %sel_tmp8_i, i8 %p_Val2_9, i8 %sel_tmp4_i

]]></node>
<StgValue><ssdm name="sel_tmp9_i"/></StgValue>
</operation>

<operation id="259" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:67  %sel_tmp12_i = xor i1 %sel_tmp12_demorgan_i, true

]]></node>
<StgValue><ssdm name="sel_tmp12_i"/></StgValue>
</operation>

<operation id="260" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:68  %sel_tmp13_i = and i1 %icmp, %sel_tmp12_i

]]></node>
<StgValue><ssdm name="sel_tmp13_i"/></StgValue>
</operation>

<operation id="261" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:69  %p_Val2_10 = select i1 %sel_tmp13_i, i8 %tmp_27, i8 %sel_tmp9_i

]]></node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="262" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:70  %tmp_5_not_i = xor i1 %icmp, true

]]></node>
<StgValue><ssdm name="tmp_5_not_i"/></StgValue>
</operation>

<operation id="263" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:71  %not_sel_tmp28_i = or i1 %sel_tmp12_demorgan_i, %tmp_5_not_i

]]></node>
<StgValue><ssdm name="not_sel_tmp28_i"/></StgValue>
</operation>

<operation id="264" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:72  %tmp2 = and i1 %not_sel_tmp28_i, %tmp_18_i

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="265" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:73  %carry_1_i_i = and i1 %tmp2, %sel_tmp3_i

]]></node>
<StgValue><ssdm name="carry_1_i_i"/></StgValue>
</operation>

<operation id="266" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:78  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_10, i32 7)

]]></node>
<StgValue><ssdm name="newsignbit"/></StgValue>
</operation>

<operation id="267" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:86  %Range1_all_ones_1 = and i1 %tmp3, %tmp_19_i

]]></node>
<StgValue><ssdm name="Range1_all_ones_1"/></StgValue>
</operation>

<operation id="268" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:90  %or_cond91_i_i = and i1 %tmp_24_i, %rev1

]]></node>
<StgValue><ssdm name="or_cond91_i_i"/></StgValue>
</operation>

<operation id="269" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:95  %Range2_all_ones_1_i_i = select i1 %or_cond91_i_i, i1 %Range2_all_ones, i1 %rev1

]]></node>
<StgValue><ssdm name="Range2_all_ones_1_i_i"/></StgValue>
</operation>

<operation id="270" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:96  %or_cond93_i_i = and i1 %tmp_24_i, %rev

]]></node>
<StgValue><ssdm name="or_cond93_i_i"/></StgValue>
</operation>

<operation id="271" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:97  %Range1_all_ones = and i1 %Range2_all_ones_1_i_i, %Range1_all_ones_1

]]></node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="272" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:99  %Range1_all_zeros = xor i1 %Range1_all_ones_1, true

]]></node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="273" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:100  %p_98_i_i = and i1 %tmp_26_i, %Range1_all_zeros

]]></node>
<StgValue><ssdm name="p_98_i_i"/></StgValue>
</operation>

<operation id="274" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="sel_tmp34_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:103  %p_95_i_i = or i1 %Range1_all_zeros_1, %rev

]]></node>
<StgValue><ssdm name="p_95_i_i"/></StgValue>
</operation>

<operation id="275" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:107  %sel_tmp35_i = select i1 %sel_tmp34_i, i1 %Range1_all_ones_1, i1 %rev

]]></node>
<StgValue><ssdm name="sel_tmp35_i"/></StgValue>
</operation>

<operation id="276" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:108  %Range1_all_ones_2_i_i = select i1 %or_cond93_i_i, i1 %Range1_all_ones, i1 %sel_tmp35_i

]]></node>
<StgValue><ssdm name="Range1_all_ones_2_i_i"/></StgValue>
</operation>

<operation id="277" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:109  %sel_tmp39_i = select i1 %sel_tmp34_i, i1 %Range1_all_zeros, i1 %p_95_i_i

]]></node>
<StgValue><ssdm name="sel_tmp39_i"/></StgValue>
</operation>

<operation id="278" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:110  %Range1_all_zeros_2_i_i = select i1 %or_cond93_i_i, i1 %p_98_i_i, i1 %sel_tmp39_i

]]></node>
<StgValue><ssdm name="Range1_all_zeros_2_i_i"/></StgValue>
</operation>

<operation id="279" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:111  %deleted_zeros = select i1 %carry_1_i_i, i1 %Range1_all_ones_2_i_i, i1 %Range1_all_zeros_2_i_i

]]></node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="280" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:112  %Range1_all_ones_2_i_i_34 = and i1 %carry_1_i_i, %Range1_all_ones_2_i_i

]]></node>
<StgValue><ssdm name="Range1_all_ones_2_i_i_34"/></StgValue>
</operation>

<operation id="281" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:114  %sel_tmp41_i = xor i1 %tmp_19_i, true

]]></node>
<StgValue><ssdm name="sel_tmp41_i"/></StgValue>
</operation>

<operation id="282" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:115  %tmp4 = and i1 %newsignbit, %sel_tmp41_i

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="283" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:116  %sel_tmp46_i = and i1 %tmp4, %isneg

]]></node>
<StgValue><ssdm name="sel_tmp46_i"/></StgValue>
</operation>

<operation id="284" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:117  %sel_tmp47_i = and i1 %tmp_19_i, %isneg

]]></node>
<StgValue><ssdm name="sel_tmp47_i"/></StgValue>
</operation>

<operation id="285" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:119  %tmp5 = or i1 %isneg, %sel_tmp41_i

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="286" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:120  %p_97_demorgan_i_i = or i1 %tmp5, %deleted_zeros

]]></node>
<StgValue><ssdm name="p_97_demorgan_i_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="287" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="sel_tmp47_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:113  %tmp_29_i = xor i1 %Range1_all_ones_2_i_i_34, true

]]></node>
<StgValue><ssdm name="tmp_29_i"/></StgValue>
</operation>

<operation id="288" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:118  %underflow = select i1 %sel_tmp47_i, i1 %tmp_29_i, i1 %sel_tmp46_i

]]></node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="289" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:121  %underflow_not_i = xor i1 %underflow, true

]]></node>
<StgValue><ssdm name="underflow_not_i"/></StgValue>
</operation>

<operation id="290" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:122  %brmerge_i_i_not_i = and i1 %p_97_demorgan_i_i, %underflow_not_i

]]></node>
<StgValue><ssdm name="brmerge_i_i_not_i"/></StgValue>
</operation>

<operation id="291" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:123  %p_97_demorgan_i_not_i = xor i1 %p_97_demorgan_i_i, true

]]></node>
<StgValue><ssdm name="p_97_demorgan_i_not_i"/></StgValue>
</operation>

<operation id="292" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:124  %brmerge_i = or i1 %underflow_not_i, %p_97_demorgan_i_not_i

]]></node>
<StgValue><ssdm name="brmerge_i"/></StgValue>
</operation>

<operation id="293" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:125  %p_Val2_12_0_i_mux_i = select i1 %brmerge_i_i_not_i, i8 %p_Val2_10, i8 -1

]]></node>
<StgValue><ssdm name="p_Val2_12_0_i_mux_i"/></StgValue>
</operation>

<operation id="294" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:130  %tmp_12 = or i1 %tmp_7, %underflow

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="295" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:131  %sel_tmp52_i = select i1 %tmp_12, i8 0, i8 %p_Val2_10

]]></node>
<StgValue><ssdm name="sel_tmp52_i"/></StgValue>
</operation>

<operation id="296" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:133  %sel_tmp55_i = xor i1 %sel_tmp55_demorgan_i, true

]]></node>
<StgValue><ssdm name="sel_tmp55_i"/></StgValue>
</operation>

<operation id="297" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:134  %sel_tmp56_i = and i1 %brmerge_i, %sel_tmp55_i

]]></node>
<StgValue><ssdm name="sel_tmp56_i"/></StgValue>
</operation>

<operation id="298" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:135  %val_V = select i1 %sel_tmp56_i, i8 %p_Val2_12_0_i_mux_i, i8 %sel_tmp52_i

]]></node>
<StgValue><ssdm name="val_V"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="299" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str1821) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str1821)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="302" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1805) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136  %hls_lut_V_addr_1 = getelementptr [256 x i8]* @hls_lut_V, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="hls_lut_V_addr_1"/></StgValue>
</operation>

<operation id="304" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:137  store i8 %val_V, i8* %hls_lut_V_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:138  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str1821, i32 %tmp_4)

]]></node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="306" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="0" op_0_bw="0">
<![CDATA[
:139  br label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="307" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  store i8 0, i8* getelementptr inbounds ([256 x i8]* @hls_lut_V, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="0">
<![CDATA[
:1  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
