============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Thu May 16 15:53:38 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(89)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file ../../al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1192)
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/smg.v
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_driver.v
HDL-1007 : analyze verilog file ../../../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../../../rtl/DDR/sdram_cmd.v' in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../rtl/DDR/sdram_ctrl.v' in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../../../rtl/DDR/sdram_data.v' in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/clkuart_pwm.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_MedFilter.v
HDL-1007 : analyze verilog file ../../../rtl/UART/FIFO.v
RUN-1001 : Project manager successfully analyzed 56 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SoC_gate.db" in  1.875635s wall, 1.718750s user + 0.156250s system = 1.875000s CPU (100.0%)

RUN-1004 : used memory is 291 MB, reserved memory is 267 MB, peak memory is 295 MB
RUN-1002 : start command "read_sdc ../../sysclk_adc.sdc"
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk"
RUN-1002 : start command "create_generated_clock -name pclk -source  -master_clock System_clk -multiply_by 1 "
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk_5x"
RUN-1002 : start command "create_generated_clock -name sclk5 -source  -master_clock System_clk -multiply_by 5 "
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb(med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb_syn_1)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u3_hdmi_tx/PXLCLK_5X_I(u3_hdmi_tx/PXLCLK_5X_I_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../sysclk_adc.sdc finished, there are 79 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net PIXEL_PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (305 clock/control pins, 1 other pins).
SYN-4027 : Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb is clkc1 of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u3_hdmi_tx/PXLCLK_5X_I is clkc2 of pll PIXEL_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc1 of pll PLL_inst/pll_inst.
SYN-4027 : Net SD_CLK_dup_1 is clkc2 of pll PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PLL_inst/pll_inst.
SYN-4027 : Net sdram_rw_top_inst/clk_sdram is clkc1 of pll SDRAM_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "Gamma_Interface/en_state" drives clk pins.
SYN-4024 : Net "SEG_Interface/smg_inst/cnt_1ms[0]" drives clk pins.
SYN-4025 : Tag rtl::Net Gamma_Interface/en_state as clock net
SYN-4025 : Tag rtl::Net PIXEL_PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net SD_CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net SEG_Interface/smg_inst/cnt_1ms[0] as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/clk_sdram as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u3_hdmi_tx/PXLCLK_5X_I as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net Gamma_Interface/en_state to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net SEG_Interface/smg_inst/cnt_1ms[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 13936 instances
RUN-0007 : 7835 luts, 4547 seqs, 1064 mslices, 322 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 15195 nets
RUN-1001 : 9053 nets have 2 pins
RUN-1001 : 4166 nets have [3 - 5] pins
RUN-1001 : 1401 nets have [6 - 10] pins
RUN-1001 : 332 nets have [11 - 20] pins
RUN-1001 : 232 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |    1537     
RUN-1001 :   No   |  No   |  Yes  |    1741     
RUN-1001 :   No   |  Yes  |  No   |     100     
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     387     
RUN-1001 :   Yes  |  Yes  |  No   |     11      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    40   |  53   |     81     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 177
PHY-3001 : Initial placement ...
PHY-3001 : design contains 13932 instances, 7835 luts, 4547 seqs, 1386 slices, 289 macros(1386 instances: 1064 mslices 322 lslices)
PHY-3001 : Huge net cpuresetn with 1433 pins
PHY-0007 : Cell area utilization is 54%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 63182, tnet num: 15147, tinst num: 13932, tnode num: 75918, tedge num: 101367.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.334462s wall, 1.312500s user + 0.031250s system = 1.343750s CPU (100.7%)

RUN-1004 : used memory is 435 MB, reserved memory is 415 MB, peak memory is 435 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15147 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.830444s wall, 1.796875s user + 0.031250s system = 1.828125s CPU (99.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.60763e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 13932.
PHY-3001 : Level 1 #clusters 1752.
PHY-3001 : End clustering;  0.087777s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (106.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 54%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.06801e+06, overlap = 572.188
PHY-3002 : Step(2): len = 916569, overlap = 651.031
PHY-3002 : Step(3): len = 661268, overlap = 744.438
PHY-3002 : Step(4): len = 585815, overlap = 787.469
PHY-3002 : Step(5): len = 487071, overlap = 889.719
PHY-3002 : Step(6): len = 406704, overlap = 972.188
PHY-3002 : Step(7): len = 355083, overlap = 1015.78
PHY-3002 : Step(8): len = 318649, overlap = 1054.94
PHY-3002 : Step(9): len = 285029, overlap = 1102.25
PHY-3002 : Step(10): len = 248071, overlap = 1134.44
PHY-3002 : Step(11): len = 229270, overlap = 1146.06
PHY-3002 : Step(12): len = 210138, overlap = 1158.94
PHY-3002 : Step(13): len = 198318, overlap = 1171.22
PHY-3002 : Step(14): len = 182005, overlap = 1224.69
PHY-3002 : Step(15): len = 166998, overlap = 1241.06
PHY-3002 : Step(16): len = 151851, overlap = 1273.97
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.32421e-06
PHY-3002 : Step(17): len = 156276, overlap = 1253.72
PHY-3002 : Step(18): len = 191241, overlap = 1128.53
PHY-3002 : Step(19): len = 200685, overlap = 1059.28
PHY-3002 : Step(20): len = 213145, overlap = 1022.97
PHY-3002 : Step(21): len = 211291, overlap = 1009.84
PHY-3002 : Step(22): len = 209938, overlap = 999.188
PHY-3002 : Step(23): len = 202718, overlap = 1003.38
PHY-3002 : Step(24): len = 200045, overlap = 1006.56
PHY-3002 : Step(25): len = 195250, overlap = 1007.19
PHY-3002 : Step(26): len = 192083, overlap = 996.812
PHY-3002 : Step(27): len = 188356, overlap = 1001.28
PHY-3002 : Step(28): len = 186783, overlap = 1016.09
PHY-3002 : Step(29): len = 184445, overlap = 1018.09
PHY-3002 : Step(30): len = 182558, overlap = 1021.59
PHY-3002 : Step(31): len = 180323, overlap = 1004.5
PHY-3002 : Step(32): len = 179041, overlap = 985.688
PHY-3002 : Step(33): len = 176799, overlap = 972.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.64842e-06
PHY-3002 : Step(34): len = 186409, overlap = 962.188
PHY-3002 : Step(35): len = 201447, overlap = 922.688
PHY-3002 : Step(36): len = 208195, overlap = 919.75
PHY-3002 : Step(37): len = 212599, overlap = 915
PHY-3002 : Step(38): len = 212895, overlap = 923.188
PHY-3002 : Step(39): len = 212908, overlap = 910.125
PHY-3002 : Step(40): len = 212048, overlap = 904.312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.29685e-06
PHY-3002 : Step(41): len = 228294, overlap = 897.906
PHY-3002 : Step(42): len = 245309, overlap = 852.406
PHY-3002 : Step(43): len = 252569, overlap = 795.375
PHY-3002 : Step(44): len = 256129, overlap = 770.75
PHY-3002 : Step(45): len = 253773, overlap = 743.125
PHY-3002 : Step(46): len = 251234, overlap = 728.281
PHY-3002 : Step(47): len = 248210, overlap = 733.438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.05937e-05
PHY-3002 : Step(48): len = 267574, overlap = 710.125
PHY-3002 : Step(49): len = 284149, overlap = 677.75
PHY-3002 : Step(50): len = 296008, overlap = 656
PHY-3002 : Step(51): len = 301117, overlap = 645.094
PHY-3002 : Step(52): len = 299777, overlap = 641.188
PHY-3002 : Step(53): len = 298958, overlap = 641.906
PHY-3002 : Step(54): len = 295800, overlap = 632.719
PHY-3002 : Step(55): len = 293703, overlap = 645.375
PHY-3002 : Step(56): len = 292491, overlap = 625.656
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.11874e-05
PHY-3002 : Step(57): len = 311508, overlap = 567.219
PHY-3002 : Step(58): len = 330334, overlap = 515.5
PHY-3002 : Step(59): len = 339204, overlap = 488.5
PHY-3002 : Step(60): len = 343467, overlap = 448.781
PHY-3002 : Step(61): len = 344857, overlap = 450.25
PHY-3002 : Step(62): len = 345924, overlap = 452.312
PHY-3002 : Step(63): len = 345472, overlap = 450.781
PHY-3002 : Step(64): len = 345624, overlap = 460.188
PHY-3002 : Step(65): len = 345393, overlap = 463.656
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.23748e-05
PHY-3002 : Step(66): len = 367363, overlap = 434.688
PHY-3002 : Step(67): len = 383910, overlap = 383.812
PHY-3002 : Step(68): len = 388085, overlap = 387.688
PHY-3002 : Step(69): len = 390286, overlap = 388.688
PHY-3002 : Step(70): len = 392007, overlap = 385.938
PHY-3002 : Step(71): len = 393464, overlap = 385
PHY-3002 : Step(72): len = 391673, overlap = 387
PHY-3002 : Step(73): len = 391977, overlap = 404.5
PHY-3002 : Step(74): len = 392671, overlap = 407.438
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.47496e-05
PHY-3002 : Step(75): len = 408574, overlap = 348.438
PHY-3002 : Step(76): len = 421364, overlap = 308.156
PHY-3002 : Step(77): len = 427110, overlap = 276.938
PHY-3002 : Step(78): len = 430354, overlap = 281.906
PHY-3002 : Step(79): len = 432087, overlap = 280.719
PHY-3002 : Step(80): len = 433802, overlap = 265.281
PHY-3002 : Step(81): len = 430978, overlap = 258.031
PHY-3002 : Step(82): len = 429982, overlap = 260.969
PHY-3002 : Step(83): len = 430660, overlap = 253.281
PHY-3002 : Step(84): len = 431482, overlap = 245.156
PHY-3002 : Step(85): len = 430092, overlap = 282.344
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000169247
PHY-3002 : Step(86): len = 443411, overlap = 250.281
PHY-3002 : Step(87): len = 451947, overlap = 230.125
PHY-3002 : Step(88): len = 453664, overlap = 226.688
PHY-3002 : Step(89): len = 454919, overlap = 242.938
PHY-3002 : Step(90): len = 456860, overlap = 238.625
PHY-3002 : Step(91): len = 458151, overlap = 232.531
PHY-3002 : Step(92): len = 456181, overlap = 225.625
PHY-3002 : Step(93): len = 456040, overlap = 229.812
PHY-3002 : Step(94): len = 457748, overlap = 225.406
PHY-3002 : Step(95): len = 458810, overlap = 221.188
PHY-3002 : Step(96): len = 457828, overlap = 221.344
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000322068
PHY-3002 : Step(97): len = 466036, overlap = 211.719
PHY-3002 : Step(98): len = 471207, overlap = 197.812
PHY-3002 : Step(99): len = 472715, overlap = 189.219
PHY-3002 : Step(100): len = 474033, overlap = 188.719
PHY-3002 : Step(101): len = 476380, overlap = 188.438
PHY-3002 : Step(102): len = 477190, overlap = 187.562
PHY-3002 : Step(103): len = 476288, overlap = 179.094
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00057974
PHY-3002 : Step(104): len = 481336, overlap = 180.344
PHY-3002 : Step(105): len = 485556, overlap = 179.75
PHY-3002 : Step(106): len = 487339, overlap = 179.125
PHY-3002 : Step(107): len = 488496, overlap = 179.781
PHY-3002 : Step(108): len = 490176, overlap = 176.438
PHY-3002 : Step(109): len = 491140, overlap = 174.406
PHY-3002 : Step(110): len = 491251, overlap = 170.094
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.001046
PHY-3002 : Step(111): len = 494709, overlap = 172.094
PHY-3002 : Step(112): len = 497147, overlap = 170.031
PHY-3002 : Step(113): len = 497817, overlap = 170.25
PHY-3002 : Step(114): len = 499383, overlap = 163.969
PHY-3002 : Step(115): len = 501759, overlap = 161.469
PHY-3002 : Step(116): len = 503931, overlap = 156.062
PHY-3002 : Step(117): len = 504437, overlap = 151.031
PHY-3002 : Step(118): len = 504418, overlap = 154.906
PHY-3002 : Step(119): len = 504748, overlap = 159.531
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00177675
PHY-3002 : Step(120): len = 506328, overlap = 156.469
PHY-3002 : Step(121): len = 508119, overlap = 157.312
PHY-3002 : Step(122): len = 509303, overlap = 154.094
PHY-3002 : Step(123): len = 509750, overlap = 153.219
PHY-3002 : Step(124): len = 509873, overlap = 156.406
PHY-3002 : Step(125): len = 510233, overlap = 160.062
PHY-3002 : Step(126): len = 509805, overlap = 162.469
PHY-3002 : Step(127): len = 509685, overlap = 171.781
PHY-3002 : Step(128): len = 509799, overlap = 176.469
PHY-3002 : Step(129): len = 509751, overlap = 175.906
PHY-3002 : Step(130): len = 509604, overlap = 173.438
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00291051
PHY-3002 : Step(131): len = 510521, overlap = 171.75
PHY-3002 : Step(132): len = 511237, overlap = 166.531
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026723s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (409.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/15195.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 646648, over cnt = 1676(4%), over = 9546, worst = 31
PHY-1001 : End global iterations;  0.676418s wall, 0.984375s user + 0.093750s system = 1.078125s CPU (159.4%)

PHY-1001 : Congestion index: top1 = 93.08, top5 = 70.64, top10 = 59.27, top15 = 52.33.
PHY-3001 : End congestion estimation;  0.875190s wall, 1.156250s user + 0.109375s system = 1.265625s CPU (144.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15147 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.588021s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (101.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000165852
PHY-3002 : Step(133): len = 546849, overlap = 142.688
PHY-3002 : Step(134): len = 547253, overlap = 130.688
PHY-3002 : Step(135): len = 548230, overlap = 114.75
PHY-3002 : Step(136): len = 550324, overlap = 95.0938
PHY-3002 : Step(137): len = 553438, overlap = 80.6562
PHY-3002 : Step(138): len = 555595, overlap = 66.0625
PHY-3002 : Step(139): len = 556160, overlap = 60.6875
PHY-3002 : Step(140): len = 555618, overlap = 55.3125
PHY-3002 : Step(141): len = 554421, overlap = 52.7188
PHY-3002 : Step(142): len = 552153, overlap = 52
PHY-3002 : Step(143): len = 549803, overlap = 53.25
PHY-3002 : Step(144): len = 546989, overlap = 54.4375
PHY-3002 : Step(145): len = 545813, overlap = 63.3438
PHY-3002 : Step(146): len = 544532, overlap = 62.625
PHY-3002 : Step(147): len = 542668, overlap = 64.9062
PHY-3002 : Step(148): len = 539919, overlap = 68.5625
PHY-3002 : Step(149): len = 537621, overlap = 75.7812
PHY-3002 : Step(150): len = 534159, overlap = 76.9375
PHY-3002 : Step(151): len = 531102, overlap = 75.5312
PHY-3002 : Step(152): len = 528808, overlap = 70.4688
PHY-3002 : Step(153): len = 527310, overlap = 69.4688
PHY-3002 : Step(154): len = 525341, overlap = 71.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000331705
PHY-3002 : Step(155): len = 526924, overlap = 72.5312
PHY-3002 : Step(156): len = 529385, overlap = 72.25
PHY-3002 : Step(157): len = 530838, overlap = 71.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000663409
PHY-3002 : Step(158): len = 533829, overlap = 69
PHY-3002 : Step(159): len = 545335, overlap = 65.5312
PHY-3002 : Step(160): len = 546548, overlap = 65.8125
PHY-3002 : Step(161): len = 547544, overlap = 66.6875
PHY-3002 : Step(162): len = 547218, overlap = 64.2812
PHY-3002 : Step(163): len = 546729, overlap = 61.4688
PHY-3002 : Step(164): len = 545809, overlap = 59.1875
PHY-3002 : Step(165): len = 545262, overlap = 60.5
PHY-3002 : Step(166): len = 544572, overlap = 60.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00132682
PHY-3002 : Step(167): len = 545390, overlap = 60.5625
PHY-3002 : Step(168): len = 547142, overlap = 60.2812
PHY-3002 : Step(169): len = 547832, overlap = 59.7812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00217152
PHY-3002 : Step(170): len = 548592, overlap = 60.7188
PHY-3002 : Step(171): len = 551804, overlap = 63.875
PHY-3002 : Step(172): len = 553419, overlap = 62.2812
PHY-3002 : Step(173): len = 553378, overlap = 68.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 163/15195.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 656016, over cnt = 2348(6%), over = 10553, worst = 41
PHY-1001 : End global iterations;  0.918025s wall, 1.546875s user + 0.031250s system = 1.578125s CPU (171.9%)

PHY-1001 : Congestion index: top1 = 83.19, top5 = 62.82, top10 = 54.68, top15 = 49.92.
PHY-3001 : End congestion estimation;  1.159070s wall, 1.781250s user + 0.031250s system = 1.812500s CPU (156.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15147 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.573317s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (100.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000237263
PHY-3002 : Step(174): len = 552213, overlap = 266.219
PHY-3002 : Step(175): len = 552547, overlap = 227.5
PHY-3002 : Step(176): len = 551188, overlap = 205.156
PHY-3002 : Step(177): len = 548900, overlap = 195.219
PHY-3002 : Step(178): len = 546910, overlap = 180.125
PHY-3002 : Step(179): len = 545614, overlap = 180.875
PHY-3002 : Step(180): len = 543450, overlap = 183.094
PHY-3002 : Step(181): len = 541264, overlap = 177.625
PHY-3002 : Step(182): len = 540260, overlap = 172.625
PHY-3002 : Step(183): len = 538769, overlap = 163.594
PHY-3002 : Step(184): len = 536470, overlap = 165.219
PHY-3002 : Step(185): len = 533824, overlap = 167.062
PHY-3002 : Step(186): len = 532405, overlap = 170.188
PHY-3002 : Step(187): len = 531974, overlap = 178.938
PHY-3002 : Step(188): len = 530986, overlap = 189.906
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000474525
PHY-3002 : Step(189): len = 534059, overlap = 178
PHY-3002 : Step(190): len = 537911, overlap = 171.469
PHY-3002 : Step(191): len = 540496, overlap = 155.125
PHY-3002 : Step(192): len = 543290, overlap = 154.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00094905
PHY-3002 : Step(193): len = 546180, overlap = 146.438
PHY-3002 : Step(194): len = 550385, overlap = 135.219
PHY-3002 : Step(195): len = 556383, overlap = 120.906
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00185559
PHY-3002 : Step(196): len = 557454, overlap = 116.5
PHY-3002 : Step(197): len = 562130, overlap = 110.312
PHY-3002 : Step(198): len = 566209, overlap = 102.219
PHY-3002 : Step(199): len = 568887, overlap = 96.5312
PHY-3002 : Step(200): len = 571942, overlap = 94.3125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00336247
PHY-3002 : Step(201): len = 573183, overlap = 92.5625
PHY-3002 : Step(202): len = 575646, overlap = 91.2188
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 63182, tnet num: 15147, tinst num: 13932, tnode num: 75918, tedge num: 101367.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.586565s wall, 1.546875s user + 0.046875s system = 1.593750s CPU (100.5%)

RUN-1004 : used memory is 480 MB, reserved memory is 465 MB, peak memory is 571 MB
OPT-1001 : Total overflow 410.19 peak overflow 5.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 449/15195.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 683760, over cnt = 2679(7%), over = 9800, worst = 29
PHY-1001 : End global iterations;  0.952768s wall, 1.625000s user + 0.015625s system = 1.640625s CPU (172.2%)

PHY-1001 : Congestion index: top1 = 70.60, top5 = 56.45, top10 = 50.34, top15 = 46.71.
PHY-1001 : End incremental global routing;  1.143096s wall, 1.812500s user + 0.015625s system = 1.828125s CPU (159.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15147 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.597335s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (102.0%)

OPT-1001 : 13 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 13794 has valid locations, 105 needs to be replaced
PHY-3001 : design contains 14024 instances, 7840 luts, 4634 seqs, 1386 slices, 289 macros(1386 instances: 1064 mslices 322 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 583414
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12747/15287.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 690088, over cnt = 2700(7%), over = 9818, worst = 29
PHY-1001 : End global iterations;  0.149058s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (136.3%)

PHY-1001 : Congestion index: top1 = 70.71, top5 = 56.57, top10 = 50.45, top15 = 46.89.
PHY-3001 : End congestion estimation;  0.353582s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (114.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 63551, tnet num: 15239, tinst num: 14024, tnode num: 76548, tedge num: 101921.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.505203s wall, 1.468750s user + 0.031250s system = 1.500000s CPU (99.7%)

RUN-1004 : used memory is 527 MB, reserved memory is 523 MB, peak memory is 579 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15239 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.120991s wall, 2.093750s user + 0.031250s system = 2.125000s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(203): len = 582889, overlap = 2
PHY-3002 : Step(204): len = 582682, overlap = 2
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00111955
PHY-3002 : Step(205): len = 582581, overlap = 2
PHY-3002 : Step(206): len = 582664, overlap = 2
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00223909
PHY-3002 : Step(207): len = 582541, overlap = 2
PHY-3002 : Step(208): len = 582630, overlap = 2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 12771/15287.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 689384, over cnt = 2710(7%), over = 9832, worst = 29
PHY-1001 : End global iterations;  0.135091s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (115.7%)

PHY-1001 : Congestion index: top1 = 70.60, top5 = 56.62, top10 = 50.55, top15 = 46.96.
PHY-3001 : End congestion estimation;  0.336506s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (106.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15239 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.611794s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00244381
PHY-3002 : Step(209): len = 582706, overlap = 91.875
PHY-3002 : Step(210): len = 582768, overlap = 91.8125
PHY-3001 : Final: Len = 582768, Over = 91.8125
PHY-3001 : End incremental placement;  4.031159s wall, 4.218750s user + 0.218750s system = 4.437500s CPU (110.1%)

OPT-1001 : Total overflow 411.47 peak overflow 5.75
OPT-1001 : End high-fanout net optimization;  6.138054s wall, 7.015625s user + 0.234375s system = 7.250000s CPU (118.1%)

OPT-1001 : Current memory(MB): used = 577, reserve = 566, peak = 590.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12806/15287.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 690016, over cnt = 2705(7%), over = 9689, worst = 29
PHY-1002 : len = 734416, over cnt = 1876(5%), over = 5076, worst = 22
PHY-1002 : len = 780320, over cnt = 595(1%), over = 1271, worst = 16
PHY-1002 : len = 791400, over cnt = 218(0%), over = 394, worst = 11
PHY-1002 : len = 796880, over cnt = 8(0%), over = 26, worst = 7
PHY-1001 : End global iterations;  1.340056s wall, 2.015625s user + 0.000000s system = 2.015625s CPU (150.4%)

PHY-1001 : Congestion index: top1 = 56.94, top5 = 49.84, top10 = 46.10, top15 = 43.73.
OPT-1001 : End congestion update;  1.544002s wall, 2.218750s user + 0.000000s system = 2.218750s CPU (143.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15239 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.486951s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (99.5%)

OPT-0007 : Start: WNS 2312 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 2362 TNS 0 NUM_FEPS 0 with 16 cells processed and 1300 slack improved
OPT-0007 : Iter 2: improved WNS 2362 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  2.052388s wall, 2.734375s user + 0.000000s system = 2.734375s CPU (133.2%)

OPT-1001 : Current memory(MB): used = 575, reserve = 563, peak = 590.
OPT-1001 : End physical optimization;  10.029549s wall, 11.515625s user + 0.296875s system = 11.812500s CPU (117.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7840 LUT to BLE ...
SYN-4008 : Packed 7840 LUT and 2495 SEQ to BLE.
SYN-4003 : Packing 2139 remaining SEQ's ...
SYN-4005 : Packed 1627 SEQ with LUT/SLICE
SYN-4006 : 3986 single LUT's are left
SYN-4006 : 512 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 8352/10064 primitive instances ...
PHY-3001 : End packing;  0.893973s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (97.9%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6070 instances
RUN-1001 : 2951 mslices, 2951 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 13063 nets
RUN-1001 : 6674 nets have 2 pins
RUN-1001 : 4237 nets have [3 - 5] pins
RUN-1001 : 1487 nets have [6 - 10] pins
RUN-1001 : 370 nets have [11 - 20] pins
RUN-1001 : 289 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 6066 instances, 5902 slices, 289 macros(1386 instances: 1064 mslices 322 lslices)
PHY-3001 : Cell area utilization is 66%
PHY-3001 : After packing: Len = 598928, Over = 202.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6428/13063.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 767368, over cnt = 1737(4%), over = 2841, worst = 7
PHY-1002 : len = 773120, over cnt = 1110(3%), over = 1625, worst = 7
PHY-1002 : len = 785912, over cnt = 388(1%), over = 544, worst = 7
PHY-1002 : len = 790064, over cnt = 195(0%), over = 248, worst = 5
PHY-1002 : len = 795128, over cnt = 5(0%), over = 8, worst = 2
PHY-1001 : End global iterations;  1.349202s wall, 2.156250s user + 0.000000s system = 2.156250s CPU (159.8%)

PHY-1001 : Congestion index: top1 = 56.90, top5 = 50.59, top10 = 46.64, top15 = 43.90.
PHY-3001 : End congestion estimation;  1.631309s wall, 2.437500s user + 0.000000s system = 2.437500s CPU (149.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57264, tnet num: 13015, tinst num: 6066, tnode num: 67524, tedge num: 96293.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.829456s wall, 1.781250s user + 0.046875s system = 1.828125s CPU (99.9%)

RUN-1004 : used memory is 517 MB, reserved memory is 507 MB, peak memory is 590 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13015 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.410979s wall, 2.343750s user + 0.062500s system = 2.406250s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.65826e-05
PHY-3002 : Step(211): len = 581171, overlap = 216.5
PHY-3002 : Step(212): len = 569340, overlap = 239.5
PHY-3002 : Step(213): len = 562998, overlap = 245.25
PHY-3002 : Step(214): len = 558200, overlap = 252
PHY-3002 : Step(215): len = 555131, overlap = 266.75
PHY-3002 : Step(216): len = 552447, overlap = 277
PHY-3002 : Step(217): len = 551759, overlap = 277.75
PHY-3002 : Step(218): len = 551257, overlap = 276.75
PHY-3002 : Step(219): len = 550056, overlap = 278.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000133165
PHY-3002 : Step(220): len = 561062, overlap = 255.75
PHY-3002 : Step(221): len = 566947, overlap = 239
PHY-3002 : Step(222): len = 569414, overlap = 228.75
PHY-3002 : Step(223): len = 571932, overlap = 229
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000255154
PHY-3002 : Step(224): len = 581040, overlap = 212
PHY-3002 : Step(225): len = 590064, overlap = 199
PHY-3002 : Step(226): len = 595582, overlap = 195
PHY-3002 : Step(227): len = 597669, overlap = 191.75
PHY-3002 : Step(228): len = 598280, overlap = 192.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.916843s wall, 1.015625s user + 1.375000s system = 2.390625s CPU (260.7%)

PHY-3001 : Trial Legalized: Len = 655598
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 691/13063.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 792416, over cnt = 2209(6%), over = 3808, worst = 7
PHY-1002 : len = 807432, over cnt = 1282(3%), over = 1896, worst = 6
PHY-1002 : len = 827024, over cnt = 365(1%), over = 483, worst = 6
PHY-1002 : len = 832816, over cnt = 77(0%), over = 89, worst = 4
PHY-1002 : len = 834456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.952298s wall, 3.234375s user + 0.031250s system = 3.265625s CPU (167.3%)

PHY-1001 : Congestion index: top1 = 56.49, top5 = 50.90, top10 = 47.39, top15 = 44.95.
PHY-3001 : End congestion estimation;  2.254180s wall, 3.531250s user + 0.031250s system = 3.562500s CPU (158.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13015 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.584329s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (98.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000155036
PHY-3002 : Step(229): len = 634374, overlap = 32.75
PHY-3002 : Step(230): len = 622859, overlap = 57
PHY-3002 : Step(231): len = 613859, overlap = 79
PHY-3002 : Step(232): len = 607586, overlap = 97.75
PHY-3002 : Step(233): len = 604514, overlap = 109
PHY-3002 : Step(234): len = 603064, overlap = 117.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000310071
PHY-3002 : Step(235): len = 612032, overlap = 109
PHY-3002 : Step(236): len = 617329, overlap = 105.25
PHY-3002 : Step(237): len = 619505, overlap = 102.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000620143
PHY-3002 : Step(238): len = 625356, overlap = 97.75
PHY-3002 : Step(239): len = 634258, overlap = 94.5
PHY-3002 : Step(240): len = 636269, overlap = 94
PHY-3002 : Step(241): len = 637686, overlap = 93.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021200s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (147.4%)

PHY-3001 : Legalized: Len = 655274, Over = 0
PHY-3001 : Spreading special nets. 123 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.050277s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (124.3%)

PHY-3001 : 182 instances has been re-located, deltaX = 50, deltaY = 113, maxDist = 2.
PHY-3001 : Final: Len = 657726, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57264, tnet num: 13015, tinst num: 6067, tnode num: 67524, tedge num: 96293.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.985145s wall, 1.968750s user + 0.015625s system = 1.984375s CPU (100.0%)

RUN-1004 : used memory is 517 MB, reserved memory is 510 MB, peak memory is 593 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3431/13063.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 810008, over cnt = 2150(6%), over = 3414, worst = 7
PHY-1002 : len = 821408, over cnt = 1278(3%), over = 1781, worst = 7
PHY-1002 : len = 836120, over cnt = 381(1%), over = 497, worst = 6
PHY-1002 : len = 840560, over cnt = 136(0%), over = 174, worst = 6
PHY-1002 : len = 843472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.827179s wall, 2.859375s user + 0.000000s system = 2.859375s CPU (156.5%)

PHY-1001 : Congestion index: top1 = 54.98, top5 = 49.38, top10 = 46.00, top15 = 43.70.
PHY-1001 : End incremental global routing;  2.094330s wall, 3.125000s user + 0.000000s system = 3.125000s CPU (149.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13015 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.650541s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (96.1%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5940 has valid locations, 4 needs to be replaced
PHY-3001 : design contains 6070 instances, 5905 slices, 289 macros(1386 instances: 1064 mslices 322 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 658225
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11982/13068.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 844008, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 844088, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 844096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.336933s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (102.0%)

PHY-1001 : Congestion index: top1 = 54.98, top5 = 49.38, top10 = 46.00, top15 = 43.72.
PHY-3001 : End congestion estimation;  0.598867s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (99.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57299, tnet num: 13020, tinst num: 6070, tnode num: 67567, tedge num: 96348.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.971459s wall, 1.968750s user + 0.015625s system = 1.984375s CPU (100.7%)

RUN-1004 : used memory is 544 MB, reserved memory is 533 MB, peak memory is 599 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13020 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.568234s wall, 2.546875s user + 0.031250s system = 2.578125s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(242): len = 657897, overlap = 0
PHY-3002 : Step(243): len = 657897, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 11977/13068.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 843584, over cnt = 9(0%), over = 15, worst = 5
PHY-1002 : len = 843680, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 843688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.333295s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (103.1%)

PHY-1001 : Congestion index: top1 = 54.98, top5 = 49.41, top10 = 46.00, top15 = 43.72.
PHY-3001 : End congestion estimation;  0.586413s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (101.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13020 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.580873s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000590132
PHY-3002 : Step(244): len = 658084, overlap = 0.5
PHY-3002 : Step(245): len = 658084, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006837s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (228.5%)

PHY-3001 : Legalized: Len = 658154, Over = 0
PHY-3001 : End spreading;  0.036227s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (129.4%)

PHY-3001 : Final: Len = 658154, Over = 0
PHY-3001 : End incremental placement;  4.734693s wall, 4.718750s user + 0.046875s system = 4.765625s CPU (100.7%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  7.859375s wall, 9.031250s user + 0.046875s system = 9.078125s CPU (115.5%)

OPT-1001 : Current memory(MB): used = 607, reserve = 602, peak = 609.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11977/13068.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 843912, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 843928, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 843960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.356323s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (109.6%)

PHY-1001 : Congestion index: top1 = 54.98, top5 = 49.38, top10 = 45.99, top15 = 43.71.
OPT-1001 : End congestion update;  0.612209s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (104.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13020 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.460377s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (98.4%)

OPT-0007 : Start: WNS 2322 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5944 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 6070 instances, 5905 slices, 289 macros(1386 instances: 1064 mslices 322 lslices)
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Initial: Len = 658745, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.037730s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.8%)

PHY-3001 : 9 instances has been re-located, deltaX = 3, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 658833, Over = 0
PHY-3001 : End incremental legalization;  0.306672s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (112.1%)

OPT-0007 : Iter 1: improved WNS 2781 TNS 0 NUM_FEPS 0 with 15 cells processed and 2186 slack improved
OPT-0007 : Iter 2: improved WNS 2781 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.457156s wall, 1.468750s user + 0.046875s system = 1.515625s CPU (104.0%)

OPT-1001 : Current memory(MB): used = 607, reserve = 602, peak = 609.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13020 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.455949s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (99.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11908/13068.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 844552, over cnt = 23(0%), over = 36, worst = 4
PHY-1002 : len = 844568, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 844576, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 844704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.465673s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (100.7%)

PHY-1001 : Congestion index: top1 = 55.09, top5 = 49.42, top10 = 46.03, top15 = 43.75.
PHY-1001 : End incremental global routing;  0.714939s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (100.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13020 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.568384s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (99.0%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11984/13068.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 844704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.104209s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (105.0%)

PHY-1001 : Congestion index: top1 = 55.09, top5 = 49.42, top10 = 46.03, top15 = 43.75.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13020 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.472057s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (99.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2781 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 54.620690
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 2781ps with logic level 1 
RUN-1001 :       #2 path slack 2817ps with logic level 1 
RUN-1001 :       #3 path slack 2817ps with logic level 1 
RUN-1001 :       #4 path slack 2872ps with logic level 1 
RUN-1001 :       #5 path slack 2872ps with logic level 1 
RUN-1001 :       #6 path slack 2881ps with logic level 1 
OPT-1001 : End physical optimization;  14.044734s wall, 15.343750s user + 0.125000s system = 15.468750s CPU (110.1%)

RUN-1003 : finish command "place" in  47.603352s wall, 77.031250s user + 9.187500s system = 86.218750s CPU (181.1%)

RUN-1004 : used memory is 531 MB, reserved memory is 520 MB, peak memory is 609 MB
RUN-1002 : start command "export_db CortexM0_SoC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_place.db" in  1.536062s wall, 2.656250s user + 0.000000s system = 2.656250s CPU (172.9%)

RUN-1004 : used memory is 532 MB, reserved memory is 522 MB, peak memory is 609 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 6074 instances
RUN-1001 : 2954 mslices, 2951 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 13068 nets
RUN-1001 : 6672 nets have 2 pins
RUN-1001 : 4241 nets have [3 - 5] pins
RUN-1001 : 1488 nets have [6 - 10] pins
RUN-1001 : 372 nets have [11 - 20] pins
RUN-1001 : 289 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57299, tnet num: 13020, tinst num: 6070, tnode num: 67567, tedge num: 96348.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.800954s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (99.8%)

RUN-1004 : used memory is 543 MB, reserved memory is 542 MB, peak memory is 609 MB
PHY-1001 : 2954 mslices, 2951 lslices, 115 pads, 36 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13020 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 788288, over cnt = 2221(6%), over = 3752, worst = 7
PHY-1002 : len = 804256, over cnt = 1293(3%), over = 1864, worst = 6
PHY-1002 : len = 816696, over cnt = 549(1%), over = 807, worst = 6
PHY-1002 : len = 828104, over cnt = 12(0%), over = 15, worst = 3
PHY-1002 : len = 828408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.813112s wall, 2.953125s user + 0.000000s system = 2.953125s CPU (162.9%)

PHY-1001 : Congestion index: top1 = 55.17, top5 = 48.92, top10 = 45.36, top15 = 43.12.
PHY-1001 : End global routing;  2.102726s wall, 3.234375s user + 0.015625s system = 3.250000s CPU (154.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 595, reserve = 590, peak = 609.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Gamma_Interface/en_state_syn_4 will be merged with clock Gamma_Interface/en_state
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 860, reserve = 854, peak = 860.
PHY-1001 : End build detailed router design. 4.430110s wall, 4.375000s user + 0.062500s system = 4.437500s CPU (100.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 165040, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.963944s wall, 2.921875s user + 0.031250s system = 2.953125s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 896, reserve = 890, peak = 896.
PHY-1001 : End phase 1; 2.969853s wall, 2.937500s user + 0.031250s system = 2.968750s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Patch 6934 net; 19.905054s wall, 19.906250s user + 0.000000s system = 19.906250s CPU (100.0%)

PHY-1022 : len = 1.69967e+06, over cnt = 1850(0%), over = 1861, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 908, reserve = 903, peak = 908.
PHY-1001 : End initial routed; 37.328417s wall, 53.859375s user + 0.109375s system = 53.968750s CPU (144.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11877(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.405   |   0.000   |   0   
RUN-1001 :   Hold   |   0.067   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 3.101459s wall, 3.093750s user + 0.000000s system = 3.093750s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 913, reserve = 908, peak = 913.
PHY-1001 : End phase 2; 40.429957s wall, 56.953125s user + 0.109375s system = 57.062500s CPU (141.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.69967e+06, over cnt = 1850(0%), over = 1861, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.137812s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (102.0%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.67638e+06, over cnt = 615(0%), over = 615, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 2.582771s wall, 3.703125s user + 0.015625s system = 3.718750s CPU (144.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.67598e+06, over cnt = 121(0%), over = 121, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.047500s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (116.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.67737e+06, over cnt = 27(0%), over = 27, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.347139s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (112.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.67788e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.275270s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (102.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.67799e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.246697s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (101.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.67814e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 6; 0.192949s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (105.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11877(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.405   |   0.000   |   0   
RUN-1001 :   Hold   |   0.067   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.961874s wall, 2.953125s user + 0.015625s system = 2.968750s CPU (100.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 582 feed throughs used by 383 nets
PHY-1001 : End commit to database; 2.062689s wall, 2.062500s user + 0.000000s system = 2.062500s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 992, reserve = 990, peak = 992.
PHY-1001 : End phase 3; 10.241828s wall, 11.562500s user + 0.046875s system = 11.609375s CPU (113.4%)

PHY-1003 : Routed, final wirelength = 1.67814e+06
PHY-1001 : Current memory(MB): used = 996, reserve = 994, peak = 996.
PHY-1001 : End export database. 0.051633s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (90.8%)

PHY-1001 : End detail routing;  58.493913s wall, 76.250000s user + 0.250000s system = 76.500000s CPU (130.8%)

RUN-1003 : finish command "route" in  63.104480s wall, 81.953125s user + 0.296875s system = 82.250000s CPU (130.3%)

RUN-1004 : used memory is 938 MB, reserved memory is 937 MB, peak memory is 996 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SoC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        56
  #input                   19
  #output                  36
  #inout                    1

Utilization Statistics
#lut                    10910   out of  19600   55.66%
#reg                     4638   out of  19600   23.66%
#le                     11422
  #lut only              6784   out of  11422   59.39%
  #reg only               512   out of  11422    4.48%
  #lut&reg               4126   out of  11422   36.12%
#dsp                        3   out of     29   10.34%
#bram                      28   out of     64   43.75%
  #bram9k                  28
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       60   out of    188   31.91%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                                                    Type               DriverType         Driver                                    Fanout
#1        u_logic/SCLK                                                                                GCLK               pll                PLL_inst/pll_inst.clkc1                   1508
#2        med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb    GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc1             1178
#3        SDRAM_PLL_inst/clk0_buf                                                                     GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc0             193
#4        SWCLK_dup_1                                                                                 GCLK               io                 SWCLK_syn_2.di                            83
#5        SD_CLK_dup_1                                                                                GCLK               pll                PLL_inst/pll_inst.clkc2                   54
#6        u3_hdmi_tx/PXLCLK_5X_I                                                                      GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc2             37
#7        Gamma_Interface/en_state                                                                    GCLK               mslice             u_logic/Pzkpw6_reg_syn_542.q0             16
#8        System_clk_dup_1                                                                            GCLK               io                 System_clk_syn_2.di                       3
#9        SEG_Interface/smg_inst/cnt_1ms[0]                                                           GCLK               lslice             SEG_Interface/smg_inst/reg0_syn_135.q1    1
#10       PIXEL_PLL_inst/clk0_buf                                                                     GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc0             0
#11       PLL_inst/clk0_buf                                                                           GCLK               pll                PLL_inst/pll_inst.clkc0                   0
#12       sdram_rw_top_inst/clk_sdram                                                                 GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc1             0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS25          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS25          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
      RSTn           INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
      RXD_1          INPUT        H16        LVCMOS25          N/A           N/A        NONE    
      SWCLK          INPUT         P2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS25          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS25          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
     key[3]          INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
     key[2]          INPUT        B10        LVCMOS25          N/A          PULLUP      NONE    
     key[1]          INPUT        A10        LVCMOS25          N/A          PULLUP      NONE    
     key[0]          INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
      miso           INPUT         G1        LVCMOS33          N/A          PULLUP      NONE    
   HDMI_CLK_P       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  HDMI_CLK_P(n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D0_P       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  HDMI_D0_P(n)      OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D1_P       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D1_P(n)      OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
    HDMI_D2_P       OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D2_P(n)      OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
     LED[7]         OUTPUT        F16        LVCMOS25           8            NONE       NONE    
     LED[6]         OUTPUT        E16        LVCMOS25           8            NONE       NONE    
     LED[5]         OUTPUT        E13        LVCMOS25           8            NONE       NONE    
     LED[4]         OUTPUT        C16        LVCMOS25           8            NONE       NONE    
     LED[3]         OUTPUT        C15        LVCMOS25           8            NONE       NONE    
     LED[2]         OUTPUT        B16        LVCMOS25           8            NONE       NONE    
     LED[1]         OUTPUT        B15        LVCMOS25           8            NONE       NONE    
     LED[0]         OUTPUT        B14        LVCMOS25           8            NONE       NONE    
     Row[3]         OUTPUT         D9        LVCMOS25           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS25           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS25           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS25           8            NONE       NONE    
     SD_CLK         OUTPUT         J1        LVCMOS33           8            NONE       NONE    
      TXD_1         OUTPUT        C13        LVCMOS25           8            N/A        NONE    
      cs_n          OUTPUT         K2        LVCMOS33           8            NONE       NONE    
      mosi          OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   seg_led[7]       OUTPUT         C8        LVCMOS25           8            NONE       NONE    
   seg_led[6]       OUTPUT         A8        LVCMOS25           8            NONE       NONE    
   seg_led[5]       OUTPUT         B5        LVCMOS25           8            NONE       NONE    
   seg_led[4]       OUTPUT         A7        LVCMOS25           8            NONE       NONE    
   seg_led[3]       OUTPUT         E8        LVCMOS25           8            NONE       NONE    
   seg_led[2]       OUTPUT         B8        LVCMOS25           8            NONE       NONE    
   seg_led[1]       OUTPUT         A6        LVCMOS25           8            NONE       NONE    
   seg_led[0]       OUTPUT         A4        LVCMOS25           8            NONE       NONE    
   seg_sel[3]       OUTPUT         A3        LVCMOS25           8            NONE       NONE    
   seg_sel[2]       OUTPUT         A5        LVCMOS25           8            NONE       NONE    
   seg_sel[1]       OUTPUT         B6        LVCMOS25           8            NONE       NONE    
   seg_sel[0]       OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  signal_LED[3]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  signal_LED[2]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  signal_LED[1]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  signal_LED[0]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
      SWDIO          INOUT         R2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                          |Module                                             |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------------+
|top                               |CortexM0_SoC                                       |11422  |9536    |1374    |4642    |36      |3       |
|  AHBlite_SD_Interface            |AHBlite_SD                                         |840    |700     |118     |391     |0       |0       |
|    SD_top_inst                   |SD_top                                             |812    |679     |118     |367     |0       |0       |
|      sd_init_inst                |sd_init                                            |142    |113     |18      |73      |0       |0       |
|      sd_rd_ctrl_inst             |sd_rd_ctrl                                         |447    |383     |60      |186     |0       |0       |
|      sd_read_inst                |sd_read                                            |223    |183     |40      |108     |0       |0       |
|  Bayer2RGB_Interface             |AHBlite_Bayer2RGB                                  |4      |4       |0       |2       |0       |0       |
|  Bayer2RGB_inst                  |Bayer2RGB                                          |436    |258     |71      |330     |4       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |142    |79      |3       |137     |4       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |59     |7       |3       |54      |4       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  Curve_Gamma_2P2_inst_blue       |Curve_Gamma_2P2                                    |7      |0       |0       |7       |0       |0       |
|  Curve_Gamma_2P2_inst_green      |Curve_Gamma_2P2                                    |6      |5       |0       |6       |0       |0       |
|  Curve_Gamma_2P2_inst_red        |Curve_Gamma_2P2                                    |8      |8       |0       |7       |0       |0       |
|  Gamma_Interface                 |AHBlite_Gamma                                      |4      |4       |0       |2       |0       |0       |
|  Interconncet                    |AHBlite_Interconnect                               |12     |12      |0       |12      |0       |0       |
|    SlaveMUX                      |AHBlite_SlaveMUX                                   |12     |12      |0       |12      |0       |0       |
|  LED_Interface                   |AHBlite_LED                                        |14     |14      |0       |12      |0       |0       |
|  Matrix_Key_Interface            |AHBlite_Matrix_Key                                 |4      |4       |0       |4       |0       |0       |
|  PINTO_inst                      |PINTO                                              |1150   |727     |269     |672     |8       |0       |
|    vip_matrix_generate_5x5_8bit  |vip_matrix_generate_5x5_8bit                       |320    |247     |3       |316     |8       |0       |
|      u_line_shift_5x5_ram_8bit   |line_shift_5x5                                     |112    |47      |3       |108     |8       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst3                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst4                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  PIXEL_PLL_inst                  |PIXEL_PLL                                          |0      |0       |0       |0       |0       |0       |
|  PLL_inst                        |PLL                                                |0      |0       |0       |0       |0       |0       |
|  RAMCODE_Interface               |AHBlite_Block_RAM                                  |18     |14      |0       |15      |0       |0       |
|  RAMDATA_Interface               |AHBlite_Block_RAM                                  |36     |32      |0       |20      |0       |0       |
|  RAM_CODE                        |Block_RAM                                          |4      |4       |0       |1       |4       |0       |
|  RAM_DATA                        |Block_RAM                                          |2      |2       |0       |0       |4       |0       |
|  SDRAM_PLL_inst                  |SDRAM_PLL                                          |0      |0       |0       |0       |0       |0       |
|  SEG_Interface                   |AHBlite_SEG                                        |58     |53      |5       |36      |0       |0       |
|    smg_inst                      |smg                                                |44     |39      |5       |23      |0       |0       |
|  Timer_Interface                 |AHBlite_Timer                                      |92     |74      |18      |55      |0       |0       |
|  UART1_RX                        |UART_RX                                            |27     |27      |0       |14      |0       |0       |
|  UART1_TX                        |UART_TX                                            |81     |81      |0       |16      |0       |0       |
|    FIFO                          |FIFO                                               |49     |49      |0       |9       |0       |0       |
|  UART_Interface                  |AHBlite_UART                                       |6      |6       |0       |5       |0       |0       |
|  clkuart1_pwm                    |clkuart_pwm                                        |16     |13      |3       |9       |0       |0       |
|  kb                              |Keyboard                                           |293    |245     |48      |141     |0       |0       |
|  med_filter_proc__red_inst       |med_filter_proc                                    |664    |438     |193     |291     |12      |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |131    |110     |3       |126     |12      |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |49     |32      |3       |44      |12      |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |6       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |6       |0       |
|  med_filter_proc_green_inst      |med_filter_proc                                    |616    |399     |190     |279     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |101    |87      |0       |101     |0       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |26     |15      |0       |26      |0       |0       |
|  med_filter_proc_inst            |med_filter_proc                                    |609    |395     |190     |257     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |94     |80      |0       |94      |0       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |22     |12      |0       |22      |0       |0       |
|  sdram_rw_top_inst               |sdram_rw_top                                       |649    |462     |101     |373     |4       |0       |
|    SDRAM_inst                    |SDRAM                                              |0      |0       |0       |0       |0       |0       |
|    u_sdram_top                   |sdram_top                                          |649    |462     |101     |373     |4       |0       |
|      u_sdram_controller          |sdram_controller                                   |282    |227     |40      |127     |0       |0       |
|        u_sdram_cmd               |sdram_cmd                                          |62     |62      |0       |27      |0       |0       |
|        u_sdram_ctrl              |sdram_ctrl                                         |169    |121     |40      |51      |0       |0       |
|        u_sdram_data              |sdram_data                                         |51     |44      |0       |49      |0       |0       |
|      u_sdram_fifo_ctrl           |sdram_fifo_ctrl                                    |367    |235     |61      |246     |4       |0       |
|        rdfifo                    |SDRAM_READ_FIFO                                    |121    |88      |17      |94      |2       |0       |
|          ram_inst                |ram_infer_SDRAM_READ_FIFO                          |6      |6       |0       |6       |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |27     |20      |0       |27      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |30     |30      |0       |30      |0       |0       |
|        wrfifo                    |SDRAM_WRITE_FIFO                                   |138    |67      |18      |113     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_WRITE_FIFO                         |18     |4       |0       |18      |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |36     |21      |0       |36      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |28     |20      |0       |28      |0       |0       |
|  u3_hdmi_tx                      |hdmi_tx                                            |343    |285     |54      |178     |0       |0       |
|    Inst_DVITransmitter           |DVITransmitter                                     |343    |285     |54      |178     |0       |0       |
|      Inst_TMDSEncoder_blue       |TMDSEncoder                                        |100    |82      |18      |45      |0       |0       |
|      Inst_TMDSEncoder_green      |TMDSEncoder                                        |91     |73      |18      |45      |0       |0       |
|      Inst_TMDSEncoder_red        |TMDSEncoder                                        |107    |89      |18      |43      |0       |0       |
|      Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                                |22     |18      |0       |22      |0       |0       |
|      Inst_clk_serializer_10_1    |Serial_N_1_lvds                                    |5      |5       |0       |5       |0       |0       |
|      Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                                |12     |12      |0       |12      |0       |0       |
|      Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                                |6      |6       |0       |6       |0       |0       |
|  u_logic                         |cortexm0ds_logic                                   |5237   |5175    |46      |1454    |0       |3       |
|  video_driver_inst               |video_driver                                       |156    |88      |68      |24      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6612  
    #2          2       2748  
    #3          3       719   
    #4          4       741   
    #5        5-10      1585  
    #6        11-50     546   
    #7       51-100      14   
    #8       101-500     1    
  Average     3.17            

RUN-1002 : start command "export_db CortexM0_SoC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_pr.db" in  1.910803s wall, 3.203125s user + 0.031250s system = 3.234375s CPU (169.3%)

RUN-1004 : used memory is 939 MB, reserved memory is 939 MB, peak memory is 996 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57299, tnet num: 13020, tinst num: 6070, tnode num: 67567, tedge num: 96348.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.914857s wall, 1.906250s user + 0.000000s system = 1.906250s CPU (99.6%)

RUN-1004 : used memory is 941 MB, reserved memory is 940 MB, peak memory is 996 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 13020 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 12 (8 unconstrainted).
TMR-5009 WARNING: No clock constraint on 8 clock net(s): 
		Gamma_Interface/en_state_syn_4
		PIXEL_PLL_inst/clk0_out
		PLL_inst/clk0_out
		SD_CLK_dup_1
		SEG_Interface/smg_inst/cnt_1ms[0]_syn_6
		SWCLK_syn_4
		sdram_rw_top_inst/clk_sdram
		sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SoC_phy.timing, timing summary in CortexM0_SoC_phy.tsm.
RUN-1002 : start command "export_bid CortexM0_SoC_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM0_SoC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 6070
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 13068, pip num: 136327
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 582
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3187 valid insts, and 397650 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011010010000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file CortexM0_SoC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SoC.bit" in  12.364184s wall, 126.609375s user + 0.328125s system = 126.937500s CPU (1026.7%)

RUN-1004 : used memory is 1016 MB, reserved memory is 1023 MB, peak memory is 1189 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240516_155338.log"
