{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641573394380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641573394390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 07 13:36:34 2022 " "Processing started: Fri Jan 07 13:36:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641573394390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641573394390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P14placa -c P14placa " "Command: quartus_map --read_settings_files=on --write_settings_files=off P14placa -c P14placa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641573394391 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641573395903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641573395903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p14placa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p14placa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P14placa-behav " "Found design unit 1: P14placa-behav" {  } { { "P14placa.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/P14placa.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641573418791 ""} { "Info" "ISGN_ENTITY_NAME" "1 P14placa " "Found entity 1: P14placa" {  } { { "P14placa.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/P14placa.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641573418791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641573418791 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "P14placa " "Elaborating entity \"P14placa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641573418944 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op P14placa.vhd(81) " "VHDL Process Statement warning at P14placa.vhd(81): signal \"op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P14placa.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/P14placa.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1641573418974 "|P14placa"}
{ "Warning" "WSGN_SEARCH_FILE" "p13divisorfreq.vhd 2 1 " "Using design file p13divisorfreq.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P13divisorFREQ-display " "Found design unit 1: P13divisorFREQ-display" {  } { { "p13divisorfreq.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p13divisorfreq.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641573419174 ""} { "Info" "ISGN_ENTITY_NAME" "1 P13divisorFREQ " "Found entity 1: P13divisorFREQ" {  } { { "p13divisorfreq.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p13divisorfreq.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641573419174 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641573419174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P13divisorFREQ P13divisorFREQ:DIVfreq " "Elaborating entity \"P13divisorFREQ\" for hierarchy \"P13divisorFREQ:DIVfreq\"" {  } { { "P14placa.vhd" "DIVfreq" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/P14placa.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641573419202 ""}
{ "Warning" "WSGN_SEARCH_FILE" "p11interface.vhd 2 1 " "Using design file p11interface.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P11interface-behav " "Found design unit 1: P11interface-behav" {  } { { "p11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p11interface.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641573419393 ""} { "Info" "ISGN_ENTITY_NAME" "1 P11interface " "Found entity 1: P11interface" {  } { { "p11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p11interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641573419393 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641573419393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P11interface P11interface:ITERF " "Elaborating entity \"P11interface\" for hierarchy \"P11interface:ITERF\"" {  } { { "P14placa.vhd" "ITERF" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/P14placa.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641573419398 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado p11interface.vhd(53) " "VHDL Process Statement warning at p11interface.vhd(53): signal \"estado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "p11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p11interface.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1641573419400 "|P14placa|P11interface:ITERF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entradaA p11interface.vhd(54) " "VHDL Process Statement warning at p11interface.vhd(54): signal \"entradaA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "p11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p11interface.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1641573419400 "|P14placa|P11interface:ITERF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entradaB p11interface.vhd(55) " "VHDL Process Statement warning at p11interface.vhd(55): signal \"entradaB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "p11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p11interface.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1641573419401 "|P14placa|P11interface:ITERF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado p11interface.vhd(56) " "VHDL Process Statement warning at p11interface.vhd(56): signal \"estado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "p11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p11interface.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1641573419401 "|P14placa|P11interface:ITERF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entradaA p11interface.vhd(58) " "VHDL Process Statement warning at p11interface.vhd(58): signal \"entradaA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "p11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p11interface.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1641573419401 "|P14placa|P11interface:ITERF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entradaB p11interface.vhd(59) " "VHDL Process Statement warning at p11interface.vhd(59): signal \"entradaB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "p11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p11interface.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1641573419401 "|P14placa|P11interface:ITERF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entradaA p11interface.vhd(60) " "VHDL Process Statement warning at p11interface.vhd(60): signal \"entradaA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "p11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p11interface.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1641573419401 "|P14placa|P11interface:ITERF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entradaB p11interface.vhd(61) " "VHDL Process Statement warning at p11interface.vhd(61): signal \"entradaB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "p11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p11interface.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1641573419401 "|P14placa|P11interface:ITERF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado p11interface.vhd(63) " "VHDL Process Statement warning at p11interface.vhd(63): signal \"estado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "p11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p11interface.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1641573419402 "|P14placa|P11interface:ITERF"}
{ "Warning" "WSGN_SEARCH_FILE" "p10ula.vhd 2 1 " "Using design file p10ula.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P10ula-rtl " "Found design unit 1: P10ula-rtl" {  } { { "p10ula.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p10ula.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641573420130 ""} { "Info" "ISGN_ENTITY_NAME" "1 P10ula " "Found entity 1: P10ula" {  } { { "p10ula.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p10ula.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641573420130 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641573420130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P10ula P11interface:ITERF\|P10ula:alu " "Elaborating entity \"P10ula\" for hierarchy \"P11interface:ITERF\|P10ula:alu\"" {  } { { "p11interface.vhd" "alu" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p11interface.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641573420134 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout p10ula.vhd(120) " "VHDL Process Statement warning at p10ula.vhd(120): signal \"cout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "p10ula.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p10ula.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1641573420138 "|P14placa|P11interface:ITERF|P10ula:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "boutt p10ula.vhd(121) " "VHDL Process Statement warning at p10ula.vhd(121): signal \"boutt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "p10ula.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p10ula.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1641573420139 "|P14placa|P11interface:ITERF|P10ula:alu"}
{ "Warning" "WSGN_SEARCH_FILE" "p01and_4b.vhd 2 1 " "Using design file p01and_4b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P01and_4b-and_4b_behav " "Found design unit 1: P01and_4b-and_4b_behav" {  } { { "p01and_4b.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p01and_4b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641573420385 ""} { "Info" "ISGN_ENTITY_NAME" "1 P01and_4b " "Found entity 1: P01and_4b" {  } { { "p01and_4b.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p01and_4b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641573420385 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641573420385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P01and_4b P11interface:ITERF\|P10ula:alu\|P01and_4b:andd " "Elaborating entity \"P01and_4b\" for hierarchy \"P11interface:ITERF\|P10ula:alu\|P01and_4b:andd\"" {  } { { "p10ula.vhd" "andd" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p10ula.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641573420389 ""}
{ "Warning" "WSGN_SEARCH_FILE" "p02or_4b.vhd 2 1 " "Using design file p02or_4b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P02or_4b-or_4b_behav " "Found design unit 1: P02or_4b-or_4b_behav" {  } { { "p02or_4b.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p02or_4b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641573420581 ""} { "Info" "ISGN_ENTITY_NAME" "1 P02or_4b " "Found entity 1: P02or_4b" {  } { { "p02or_4b.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p02or_4b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641573420581 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641573420581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P02or_4b P11interface:ITERF\|P10ula:alu\|P02or_4b:orr " "Elaborating entity \"P02or_4b\" for hierarchy \"P11interface:ITERF\|P10ula:alu\|P02or_4b:orr\"" {  } { { "p10ula.vhd" "orr" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p10ula.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641573420584 ""}
{ "Warning" "WSGN_SEARCH_FILE" "p03not_4b.vhd 2 1 " "Using design file p03not_4b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P03not_4b-not_4b_behav " "Found design unit 1: P03not_4b-not_4b_behav" {  } { { "p03not_4b.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p03not_4b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641573420761 ""} { "Info" "ISGN_ENTITY_NAME" "1 P03not_4b " "Found entity 1: P03not_4b" {  } { { "p03not_4b.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p03not_4b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641573420761 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641573420761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P03not_4b P11interface:ITERF\|P10ula:alu\|P03not_4b:nott " "Elaborating entity \"P03not_4b\" for hierarchy \"P11interface:ITERF\|P10ula:alu\|P03not_4b:nott\"" {  } { { "p10ula.vhd" "nott" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p10ula.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641573420763 ""}
{ "Warning" "WSGN_SEARCH_FILE" "p04xor_4b.vhd 2 1 " "Using design file p04xor_4b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P04xor_4b-xor_4b_behav " "Found design unit 1: P04xor_4b-xor_4b_behav" {  } { { "p04xor_4b.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p04xor_4b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641573420946 ""} { "Info" "ISGN_ENTITY_NAME" "1 P04xor_4b " "Found entity 1: P04xor_4b" {  } { { "p04xor_4b.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p04xor_4b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641573420946 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641573420946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P04xor_4b P11interface:ITERF\|P10ula:alu\|P04xor_4b:xorr " "Elaborating entity \"P04xor_4b\" for hierarchy \"P11interface:ITERF\|P10ula:alu\|P04xor_4b:xorr\"" {  } { { "p10ula.vhd" "xorr" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p10ula.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641573420949 ""}
{ "Warning" "WSGN_SEARCH_FILE" "p06adder4bit.vhd 2 1 " "Using design file p06adder4bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P06adder4bit-adder_behav " "Found design unit 1: P06adder4bit-adder_behav" {  } { { "p06adder4bit.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p06adder4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641573421127 ""} { "Info" "ISGN_ENTITY_NAME" "1 P06adder4bit " "Found entity 1: P06adder4bit" {  } { { "p06adder4bit.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p06adder4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641573421127 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641573421127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P06adder4bit P11interface:ITERF\|P10ula:alu\|P06adder4bit:sum " "Elaborating entity \"P06adder4bit\" for hierarchy \"P11interface:ITERF\|P10ula:alu\|P06adder4bit:sum\"" {  } { { "p10ula.vhd" "sum" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p10ula.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641573421131 ""}
{ "Warning" "WSGN_SEARCH_FILE" "p05fulladder.vhd 2 1 " "Using design file p05fulladder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P05fulladder-fa_behav " "Found design unit 1: P05fulladder-fa_behav" {  } { { "p05fulladder.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p05fulladder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641573421340 ""} { "Info" "ISGN_ENTITY_NAME" "1 P05fulladder " "Found entity 1: P05fulladder" {  } { { "p05fulladder.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p05fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641573421340 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641573421340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P05fulladder P11interface:ITERF\|P10ula:alu\|P06adder4bit:sum\|P05fulladder:fa1 " "Elaborating entity \"P05fulladder\" for hierarchy \"P11interface:ITERF\|P10ula:alu\|P06adder4bit:sum\|P05fulladder:fa1\"" {  } { { "p06adder4bit.vhd" "fa1" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p06adder4bit.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641573421344 ""}
{ "Warning" "WSGN_SEARCH_FILE" "p07sub4bit.vhd 2 1 " "Using design file p07sub4bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P07sub4bit-sub4bit_behav " "Found design unit 1: P07sub4bit-sub4bit_behav" {  } { { "p07sub4bit.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p07sub4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641573421520 ""} { "Info" "ISGN_ENTITY_NAME" "1 P07sub4bit " "Found entity 1: P07sub4bit" {  } { { "p07sub4bit.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p07sub4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641573421520 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641573421520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P07sub4bit P11interface:ITERF\|P10ula:alu\|P07sub4bit:sub " "Elaborating entity \"P07sub4bit\" for hierarchy \"P11interface:ITERF\|P10ula:alu\|P07sub4bit:sub\"" {  } { { "p10ula.vhd" "sub" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p10ula.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641573421524 ""}
{ "Warning" "WSGN_SEARCH_FILE" "p09compl2.vhd 2 1 " "Using design file p09compl2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P09compl2-compl2_behav " "Found design unit 1: P09compl2-compl2_behav" {  } { { "p09compl2.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p09compl2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641573421907 ""} { "Info" "ISGN_ENTITY_NAME" "1 P09compl2 " "Found entity 1: P09compl2" {  } { { "p09compl2.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p09compl2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641573421907 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641573421907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P09compl2 P11interface:ITERF\|P10ula:alu\|P07sub4bit:sub\|P09compl2:cp1 " "Elaborating entity \"P09compl2\" for hierarchy \"P11interface:ITERF\|P10ula:alu\|P07sub4bit:sub\|P09compl2:cp1\"" {  } { { "p07sub4bit.vhd" "cp1" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p07sub4bit.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641573421912 ""}
{ "Warning" "WSGN_SEARCH_FILE" "p08mult4bit.vhd 2 1 " "Using design file p08mult4bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P08mult4bit-mult4bit_comport " "Found design unit 1: P08mult4bit-mult4bit_comport" {  } { { "p08mult4bit.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p08mult4bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641573422117 ""} { "Info" "ISGN_ENTITY_NAME" "1 P08mult4bit " "Found entity 1: P08mult4bit" {  } { { "p08mult4bit.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p08mult4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641573422117 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641573422117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P08mult4bit P11interface:ITERF\|P10ula:alu\|P08mult4bit:mult " "Elaborating entity \"P08mult4bit\" for hierarchy \"P11interface:ITERF\|P10ula:alu\|P08mult4bit:mult\"" {  } { { "p10ula.vhd" "mult" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p10ula.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641573422121 ""}
{ "Warning" "WSGN_SEARCH_FILE" "p12decodificador7seg.vhd 2 1 " "Using design file p12decodificador7seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P12decodificador7seg-decode " "Found design unit 1: P12decodificador7seg-decode" {  } { { "p12decodificador7seg.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p12decodificador7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641573422339 ""} { "Info" "ISGN_ENTITY_NAME" "1 P12decodificador7seg " "Found entity 1: P12decodificador7seg" {  } { { "p12decodificador7seg.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p12decodificador7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641573422339 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641573422339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P12decodificador7seg P12decodificador7seg:DECOD0 " "Elaborating entity \"P12decodificador7seg\" for hierarchy \"P12decodificador7seg:DECOD0\"" {  } { { "P14placa.vhd" "DECOD0" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/P14placa.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641573422342 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P11interface:ITERF\|saidaA\[3\] P11interface:ITERF\|saidaA\[3\]~_emulated P11interface:ITERF\|saidaA\[3\]~1 " "Register \"P11interface:ITERF\|saidaA\[3\]\" is converted into an equivalent circuit using register \"P11interface:ITERF\|saidaA\[3\]~_emulated\" and latch \"P11interface:ITERF\|saidaA\[3\]~1\"" {  } { { "p11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p11interface.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641573424668 "|P14placa|P11interface:ITERF|saidaA[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P11interface:ITERF\|saidaA\[2\] P11interface:ITERF\|saidaA\[2\]~_emulated P11interface:ITERF\|saidaA\[2\]~6 " "Register \"P11interface:ITERF\|saidaA\[2\]\" is converted into an equivalent circuit using register \"P11interface:ITERF\|saidaA\[2\]~_emulated\" and latch \"P11interface:ITERF\|saidaA\[2\]~6\"" {  } { { "p11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p11interface.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641573424668 "|P14placa|P11interface:ITERF|saidaA[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P11interface:ITERF\|saidaA\[1\] P11interface:ITERF\|saidaA\[1\]~_emulated P11interface:ITERF\|saidaA\[1\]~11 " "Register \"P11interface:ITERF\|saidaA\[1\]\" is converted into an equivalent circuit using register \"P11interface:ITERF\|saidaA\[1\]~_emulated\" and latch \"P11interface:ITERF\|saidaA\[1\]~11\"" {  } { { "p11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p11interface.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641573424668 "|P14placa|P11interface:ITERF|saidaA[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P11interface:ITERF\|saidaA\[0\] P11interface:ITERF\|saidaA\[0\]~_emulated P11interface:ITERF\|saidaA\[0\]~16 " "Register \"P11interface:ITERF\|saidaA\[0\]\" is converted into an equivalent circuit using register \"P11interface:ITERF\|saidaA\[0\]~_emulated\" and latch \"P11interface:ITERF\|saidaA\[0\]~16\"" {  } { { "p11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p11interface.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641573424668 "|P14placa|P11interface:ITERF|saidaA[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P11interface:ITERF\|saidaB\[3\] P11interface:ITERF\|saidaB\[3\]~_emulated P11interface:ITERF\|saidaB\[3\]~1 " "Register \"P11interface:ITERF\|saidaB\[3\]\" is converted into an equivalent circuit using register \"P11interface:ITERF\|saidaB\[3\]~_emulated\" and latch \"P11interface:ITERF\|saidaB\[3\]~1\"" {  } { { "p11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p11interface.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641573424668 "|P14placa|P11interface:ITERF|saidaB[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P11interface:ITERF\|saidaB\[2\] P11interface:ITERF\|saidaB\[2\]~_emulated P11interface:ITERF\|saidaB\[2\]~6 " "Register \"P11interface:ITERF\|saidaB\[2\]\" is converted into an equivalent circuit using register \"P11interface:ITERF\|saidaB\[2\]~_emulated\" and latch \"P11interface:ITERF\|saidaB\[2\]~6\"" {  } { { "p11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p11interface.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641573424668 "|P14placa|P11interface:ITERF|saidaB[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P11interface:ITERF\|saidaB\[1\] P11interface:ITERF\|saidaB\[1\]~_emulated P11interface:ITERF\|saidaB\[1\]~11 " "Register \"P11interface:ITERF\|saidaB\[1\]\" is converted into an equivalent circuit using register \"P11interface:ITERF\|saidaB\[1\]~_emulated\" and latch \"P11interface:ITERF\|saidaB\[1\]~11\"" {  } { { "p11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p11interface.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641573424668 "|P14placa|P11interface:ITERF|saidaB[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P11interface:ITERF\|saidaB\[0\] P11interface:ITERF\|saidaB\[0\]~_emulated P11interface:ITERF\|saidaB\[0\]~16 " "Register \"P11interface:ITERF\|saidaB\[0\]\" is converted into an equivalent circuit using register \"P11interface:ITERF\|saidaB\[0\]~_emulated\" and latch \"P11interface:ITERF\|saidaB\[0\]~16\"" {  } { { "p11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p11interface.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641573424668 "|P14placa|P11interface:ITERF|saidaB[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P11interface:ITERF\|B\[3\] P11interface:ITERF\|B\[3\]~_emulated P11interface:ITERF\|B\[3\]~1 " "Register \"P11interface:ITERF\|B\[3\]\" is converted into an equivalent circuit using register \"P11interface:ITERF\|B\[3\]~_emulated\" and latch \"P11interface:ITERF\|B\[3\]~1\"" {  } { { "p11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p11interface.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641573424668 "|P14placa|P11interface:ITERF|B[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P11interface:ITERF\|A\[3\] P11interface:ITERF\|A\[3\]~_emulated P11interface:ITERF\|A\[3\]~1 " "Register \"P11interface:ITERF\|A\[3\]\" is converted into an equivalent circuit using register \"P11interface:ITERF\|A\[3\]~_emulated\" and latch \"P11interface:ITERF\|A\[3\]~1\"" {  } { { "p11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p11interface.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641573424668 "|P14placa|P11interface:ITERF|A[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P11interface:ITERF\|B\[2\] P11interface:ITERF\|B\[2\]~_emulated P11interface:ITERF\|B\[2\]~6 " "Register \"P11interface:ITERF\|B\[2\]\" is converted into an equivalent circuit using register \"P11interface:ITERF\|B\[2\]~_emulated\" and latch \"P11interface:ITERF\|B\[2\]~6\"" {  } { { "p11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p11interface.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641573424668 "|P14placa|P11interface:ITERF|B[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P11interface:ITERF\|A\[2\] P11interface:ITERF\|A\[2\]~_emulated P11interface:ITERF\|A\[2\]~6 " "Register \"P11interface:ITERF\|A\[2\]\" is converted into an equivalent circuit using register \"P11interface:ITERF\|A\[2\]~_emulated\" and latch \"P11interface:ITERF\|A\[2\]~6\"" {  } { { "p11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p11interface.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641573424668 "|P14placa|P11interface:ITERF|A[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P11interface:ITERF\|B\[1\] P11interface:ITERF\|B\[1\]~_emulated P11interface:ITERF\|B\[1\]~11 " "Register \"P11interface:ITERF\|B\[1\]\" is converted into an equivalent circuit using register \"P11interface:ITERF\|B\[1\]~_emulated\" and latch \"P11interface:ITERF\|B\[1\]~11\"" {  } { { "p11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p11interface.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641573424668 "|P14placa|P11interface:ITERF|B[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P11interface:ITERF\|A\[1\] P11interface:ITERF\|A\[1\]~_emulated P11interface:ITERF\|A\[1\]~11 " "Register \"P11interface:ITERF\|A\[1\]\" is converted into an equivalent circuit using register \"P11interface:ITERF\|A\[1\]~_emulated\" and latch \"P11interface:ITERF\|A\[1\]~11\"" {  } { { "p11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p11interface.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641573424668 "|P14placa|P11interface:ITERF|A[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P11interface:ITERF\|B\[0\] P11interface:ITERF\|B\[0\]~_emulated P11interface:ITERF\|B\[0\]~16 " "Register \"P11interface:ITERF\|B\[0\]\" is converted into an equivalent circuit using register \"P11interface:ITERF\|B\[0\]~_emulated\" and latch \"P11interface:ITERF\|B\[0\]~16\"" {  } { { "p11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p11interface.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641573424668 "|P14placa|P11interface:ITERF|B[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P11interface:ITERF\|A\[0\] P11interface:ITERF\|A\[0\]~_emulated P11interface:ITERF\|A\[0\]~16 " "Register \"P11interface:ITERF\|A\[0\]\" is converted into an equivalent circuit using register \"P11interface:ITERF\|A\[0\]~_emulated\" and latch \"P11interface:ITERF\|A\[0\]~16\"" {  } { { "p11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p11interface.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641573424668 "|P14placa|P11interface:ITERF|A[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P11interface:ITERF\|estado P11interface:ITERF\|estado~_emulated P11interface:ITERF\|estado~1 " "Register \"P11interface:ITERF\|estado\" is converted into an equivalent circuit using register \"P11interface:ITERF\|estado~_emulated\" and latch \"P11interface:ITERF\|estado~1\"" {  } { { "p11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/p11interface.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641573424668 "|P14placa|P11interface:ITERF|estado"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1641573424668 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[1\] GND " "Pin \"G_HEX7\[1\]\" is stuck at GND" {  } { { "P14placa.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/P14placa.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641573424850 "|P14placa|G_HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[2\] GND " "Pin \"G_HEX7\[2\]\" is stuck at GND" {  } { { "P14placa.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/P14placa.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641573424850 "|P14placa|G_HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[6\] VCC " "Pin \"G_HEX7\[6\]\" is stuck at VCC" {  } { { "P14placa.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/P14placa.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641573424850 "|P14placa|G_HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX5\[1\] GND " "Pin \"G_HEX5\[1\]\" is stuck at GND" {  } { { "P14placa.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/P14placa.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641573424850 "|P14placa|G_HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX5\[2\] GND " "Pin \"G_HEX5\[2\]\" is stuck at GND" {  } { { "P14placa.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/P14placa.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641573424850 "|P14placa|G_HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX5\[6\] VCC " "Pin \"G_HEX5\[6\]\" is stuck at VCC" {  } { { "P14placa.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/P14placa.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641573424850 "|P14placa|G_HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX3\[1\] GND " "Pin \"G_HEX3\[1\]\" is stuck at GND" {  } { { "P14placa.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/P14placa.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641573424850 "|P14placa|G_HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX3\[2\] GND " "Pin \"G_HEX3\[2\]\" is stuck at GND" {  } { { "P14placa.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/P14placa.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641573424850 "|P14placa|G_HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX3\[6\] VCC " "Pin \"G_HEX3\[6\]\" is stuck at VCC" {  } { { "P14placa.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/P14placa.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641573424850 "|P14placa|G_HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX2\[1\] GND " "Pin \"G_HEX2\[1\]\" is stuck at GND" {  } { { "P14placa.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/P14placa.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641573424850 "|P14placa|G_HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX2\[2\] GND " "Pin \"G_HEX2\[2\]\" is stuck at GND" {  } { { "P14placa.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/P14placa.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641573424850 "|P14placa|G_HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX2\[6\] VCC " "Pin \"G_HEX2\[6\]\" is stuck at VCC" {  } { { "P14placa.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/P14placa.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641573424850 "|P14placa|G_HEX2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1641573424850 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1641573425072 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641573428169 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641573428169 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V_SW\[13\] " "No output dependent on input pin \"V_SW\[13\]\"" {  } { { "P14placa.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/19-P14placa/P14placa.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641573429471 "|P14placa|V_SW[13]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1641573429471 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "308 " "Implemented 308 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641573429471 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641573429471 ""} { "Info" "ICUT_CUT_TM_LCELLS" "236 " "Implemented 236 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641573429471 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641573429471 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641573429728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 07 13:37:09 2022 " "Processing ended: Fri Jan 07 13:37:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641573429728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641573429728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641573429728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641573429728 ""}
