
5. Printing statistics.

=== $paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16 ===

   Number of wires:                 16
   Number of wire bits:            145
   Number of public wires:           4
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add_32                         1
     $and_32                         1
     $mux_4                         10
     $not_10                         1
     reverseFp16                     1

=== $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\fNToRecFN ===

   Number of wires:                 21
   Number of wire bits:            253
   Number of public wires:          13
   Number of public wire bits:      79
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $add_32                         1
     $eq_2                           1
     $logic_and_1                    1
     $logic_not_1                    1
     $logic_not_10                   1
     $logic_not_5                    1
     $mux_10                         1
     $mux_3                          2
     $mux_32                         2
     $or_32                          1
     $paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16      1
     $shl_10                         1
     $xor_32                         1

=== $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\isSigNaNRecFN ===

   Number of wires:                  4
   Number of wire bits:             20
   Number of public wires:           3
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $eq_3                           1
     $logic_and_1                    1
     $logic_not_1                    1

=== $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\recFNToRawFN ===

   Number of wires:                 11
   Number of wire bits:             58
   Number of public wires:          10
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $eq_2                           1
     $logic_and_1                    2
     $logic_not_1                    2
     $logic_not_32                   1

=== FPAddSub ===

   Number of wires:                  7
   Number of wire bits:             56
   Number of public wires:           7
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     FPAddSub_16                     1

=== FPAddSub_16 ===

   Number of wires:                 45
   Number of wire bits:            590
   Number of public wires:          45
   Number of public wire bits:     590
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $sdff_33                        1
     $sdff_36                        1
     $sdff_40                        1
     $sdff_48                        1
     FPAddSub_AlignModule            1
     FPAddSub_AlignShift1            1
     FPAddSub_AlignShift2            1
     FPAddSub_ExceptionModule        1
     FPAddSub_ExecutionModule        1
     FPAddSub_NormalizeModule        1
     FPAddSub_NormalizeShift1        1
     FPAddSub_NormalizeShift2        1
     FPAddSub_PrealignModule         1
     FPAddSub_RoundModule            1

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt_15                          1
     $mux_10                         2
     $mux_5                          2

=== FPAddSub_AlignShift1 ===

   Number of wires:                 11
   Number of wire bits:            114
   Number of public wires:           9
   Number of public wire bits:     112
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $mux_11                         1
     $not_1                          1
     $pmux_1                         7
     $pmux_4                         1
     $reduce_or_2                    1

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq_2                           3
     $logic_not_2                    1
     $pmux_1                        11
     $reduce_or_2                    1
     $reduce_or_3                    1

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and_1                          4
     $logic_not_1                    1
     $not_1                          2
     $or_1                           5
     $reduce_and_5                   1
     $reduce_or_3                    1
     $reduce_or_5                    1

=== FPAddSub_ExecutionModule ===

   Number of wires:                 13
   Number of wire bits:             84
   Number of public wires:          10
   Number of public wire bits:      49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add_17                         1
     $mux_1                          1
     $mux_17                         1
     $sub_17                         1
     $xor_1                          2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux_17                         1
     $mux_5                         13

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 26
   Number of wire bits:            175
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $and_1                          3
     $dlatch_4                       2
     $dlatch_5                       1
     $eq_2                           6
     $logic_not_2                    2
     $mux_4                          2
     $not_1                          3
     $pmux_1                        17
     $pmux_4                         1
     $reduce_or_2                    2
     $reduce_or_3                    2

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add_6                          1
     $logic_not_1                    1
     $mux_6                          1
     $reduce_or_17                   1
     $reduce_or_4                    1
     $sub_6                          1

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add_32                         4
     $and_1                          4
     $logic_not_1                    2
     $not_32                         2
     $or_1                           3
     $reduce_and_5                   2
     $reduce_or_10                   2

=== FPAddSub_RoundModule ===

   Number of wires:                 36
   Number of wire bits:            130
   Number of public wires:          20
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add_32                         1
     $add_6                          1
     $and_1                          7
     $mux_1                          2
     $mux_10                         1
     $mux_6                          1
     $not_1                          2
     $or_1                           5
     $xor_1                          2

=== FPMult ===

   Number of wires:                  6
   Number of wire bits:             55
   Number of public wires:           6
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     FPMult_16                       1

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            343
   Number of public wires:          27
   Number of public wire bits:     343
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $sdff_21                        1
     $sdff_23                        1
     $sdff_32                        1
     $sdff_41                        1
     $sdff_58                        1
     FPMult_ExecuteModule            1
     FPMult_NormalizeModule          1
     FPMult_PrepModule               1
     FPMult_RoundModule              1

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add_6                          2
     $and_1                          1
     $mux_10                         1
     $or_1                           1
     $reduce_or_10                   1
     $xor_1                          1

=== FPMult_NormalizeModule ===

   Number of wires:                  9
   Number of wire bits:            119
   Number of public wires:           7
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sub_32                         2
     $sub_6                          1

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and_1                          4
     $logic_not_1                    2
     $mul_22                         1
     $or_1                           3
     $reduce_and_5                   2
     $reduce_or_10                   1
     $reduce_or_5                    2

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux_11                         2
     $mux_6                          1

=== LUT ===

   Number of wires:                 66
   Number of wire bits:            102
   Number of public wires:           2
   Number of public wire bits:      38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 65
     $eq_6                          63
     $logic_not_6                    1
     $pmux_32                        1

=== LUT1 ===

   Number of wires:                 34
   Number of wire bits:             53
   Number of public wires:           2
   Number of public wire bits:      21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $eq_5                          31
     $logic_not_5                    1
     $pmux_16                        1

=== LUT2 ===

   Number of wires:                 66
   Number of wire bits:             86
   Number of public wires:           2
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 65
     $eq_6                          63
     $logic_not_6                    1
     $pmux_16                        1

=== comparator ===

   Number of wires:                 16
   Number of wire bits:             82
   Number of public wires:          16
   Number of public wire bits:      82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $not_1                          1
     $or_1                           2
     $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\fNToRecFN      2
     compareRecFN_Fp16               1

=== compareRecFN_Fp16 ===

   Number of wires:                 57
   Number of wire bits:            127
   Number of public wires:          31
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 43
     $eq_1                           1
     $eq_12                          1
     $eq_7                           1
     $logic_and_1                   17
     $logic_not_1                   10
     $logic_or_1                     7
     $lt_12                          1
     $lt_7                           1
     $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\isSigNaNRecFN      2
     $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\recFNToRawFN      2

=== expunit ===

   Number of wires:                 17
   Number of wire bits:            197
   Number of public wires:          15
   Number of public wire bits:     195
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $not_1                          1
     $reduce_and_2                   1
     $sdffe_16                       2
     $sdffe_32                       2
     FPAddSub                        1
     FPMult                          1
     LUT                             1
     fptofixed_para                  1

=== fptofixed_para ===

   Number of wires:                 18
   Number of wire bits:            263
   Number of public wires:           9
   Number of public wire bits:      85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $add_32                         1
     $gt_32                          1
     $logic_not_15                   1
     $mux_16                         3
     $mux_32                         1
     $not_32                         1
     $shl_16                         1
     $shr_16                         1
     $sub_32                         1

=== logunit ===

   Number of wires:                  7
   Number of wire bits:             71
   Number of public wires:           7
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     FPAddSub                        1
     LUT1                            1
     LUT2                            1

=== mode1_max_tree ===

   Number of wires:                 97
   Number of wire bits:            442
   Number of public wires:          85
   Number of public wire bits:     430
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $logic_and_1                    4
     $mux_16                         7
     $not_1                          5
     $reduce_and_2                   1
     $reduce_and_3                   1
     $reduce_and_5                   1
     $sdffe_16                       8
     comparator                      8

=== mode2_sub ===

   Number of wires:                 27
   Number of wire bits:            314
   Number of public wires:          27
   Number of public wire bits:     314
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     FPAddSub                        8

=== mode3_exp ===

   Number of wires:                 20
   Number of wire bits:            260
   Number of public wires:          20
   Number of public wire bits:     260
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     expunit                         8

=== mode4_adder_tree ===

   Number of wires:                 56
   Number of wire bits:            583
   Number of public wires:          38
   Number of public wire bits:     430
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $dffe_16                        8
     $logic_and_1                    4
     $mux_16                         9
     $not_1                          1
     $reduce_bool_2                  4
     FPAddSub                        8

=== mode5_ln ===

   Number of wires:                  4
   Number of wire bits:             34
   Number of public wires:           4
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     logunit                         1

=== mode6_sub ===

   Number of wires:                 27
   Number of wire bits:            314
   Number of public wires:          27
   Number of public wire bits:     314
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     FPAddSub                        8

=== mode7_exp ===

   Number of wires:                 20
   Number of wire bits:            260
   Number of public wires:          20
   Number of public wire bits:     260
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     expunit                         8

=== reverseFp16 ===

   Number of wires:                  2
   Number of wire bits:             20
   Number of public wires:           2
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== softmax ===

   Number of wires:                211
   Number of wire bits:           3051
   Number of public wires:         124
   Number of public wire bits:    2176
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                166
     $add_32                         3
     $and_1                          2
     $dff_1                          2
     $eq_7                           3
     $logic_and_1                    5
     $lt_7                           3
     $mux_1                         29
     $mux_128                        5
     $mux_7                         10
     $ne_2                           5
     $not_1                          8
     $reduce_and_2                   6
     $reduce_and_3                   2
     $reduce_bool_2                  2
     $reduce_bool_3                  3
     $reduce_bool_4                  1
     $sdff_1                        15
     $sdffe_1                        7
     $sdffe_128                      3
     $sdffe_16                      41
     $sdffe_7                        3
     mode1_max_tree                  1
     mode2_sub                       1
     mode3_exp                       1
     mode4_adder_tree                1
     mode5_ln                        1
     mode6_sub                       2
     mode7_exp                       1

=== design hierarchy ===

   softmax                           1
     mode1_max_tree                  1
       comparator                    8
         $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\fNToRecFN      2
           $paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16      1
             reverseFp16             1
         compareRecFN_Fp16           1
           $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\isSigNaNRecFN      2
           $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\recFNToRawFN      2
     mode2_sub                       1
       FPAddSub                      8
         FPAddSub_16                 1
           FPAddSub_AlignModule      1
           FPAddSub_AlignShift1      1
           FPAddSub_AlignShift2      1
           FPAddSub_ExceptionModule      1
           FPAddSub_ExecutionModule      1
           FPAddSub_NormalizeModule      1
           FPAddSub_NormalizeShift1      1
           FPAddSub_NormalizeShift2      1
           FPAddSub_PrealignModule      1
           FPAddSub_RoundModule      1
     mode3_exp                       1
       expunit                       8
         FPAddSub                    1
           FPAddSub_16               1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
         FPMult                      1
           FPMult_16                 1
             FPMult_ExecuteModule      1
             FPMult_NormalizeModule      1
             FPMult_PrepModule       1
             FPMult_RoundModule      1
         LUT                         1
         fptofixed_para              1
     mode4_adder_tree                1
       FPAddSub                      8
         FPAddSub_16                 1
           FPAddSub_AlignModule      1
           FPAddSub_AlignShift1      1
           FPAddSub_AlignShift2      1
           FPAddSub_ExceptionModule      1
           FPAddSub_ExecutionModule      1
           FPAddSub_NormalizeModule      1
           FPAddSub_NormalizeShift1      1
           FPAddSub_NormalizeShift2      1
           FPAddSub_PrealignModule      1
           FPAddSub_RoundModule      1
     mode5_ln                        1
       logunit                       1
         FPAddSub                    1
           FPAddSub_16               1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
         LUT1                        1
         LUT2                        1
     mode6_sub                       2
       FPAddSub                      8
         FPAddSub_16                 1
           FPAddSub_AlignModule      1
           FPAddSub_AlignShift1      1
           FPAddSub_AlignShift2      1
           FPAddSub_ExceptionModule      1
           FPAddSub_ExecutionModule      1
           FPAddSub_NormalizeModule      1
           FPAddSub_NormalizeShift1      1
           FPAddSub_NormalizeShift2      1
           FPAddSub_PrealignModule      1
           FPAddSub_RoundModule      1
     mode7_exp                       1
       expunit                       8
         FPAddSub                    1
           FPAddSub_16               1
             FPAddSub_AlignModule      1
             FPAddSub_AlignShift1      1
             FPAddSub_AlignShift2      1
             FPAddSub_ExceptionModule      1
             FPAddSub_ExecutionModule      1
             FPAddSub_NormalizeModule      1
             FPAddSub_NormalizeShift1      1
             FPAddSub_NormalizeShift2      1
             FPAddSub_PrealignModule      1
             FPAddSub_RoundModule      1
         FPMult                      1
           FPMult_16                 1
             FPMult_ExecuteModule      1
             FPMult_NormalizeModule      1
             FPMult_PrepModule       1
             FPMult_RoundModule      1
         LUT                         1
         fptofixed_para              1

   Number of wires:              16892
   Number of wire bits:         126151
   Number of public wires:       10628
   Number of public wire bits:   95382
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              10901
     $add_17                        49
     $add_32                       296
     $add_6                        130
     $and_1                        964
     $and_32                        16
     $dff_1                          2
     $dffe_16                        8
     $dlatch_4                      98
     $dlatch_5                      49
     $eq_1                           8
     $eq_12                          8
     $eq_2                         473
     $eq_3                          16
     $eq_5                          31
     $eq_6                        1071
     $eq_7                          11
     $gt_32                         16
     $logic_and_1                  213
     $logic_not_1                  372
     $logic_not_10                  16
     $logic_not_15                  16
     $logic_not_2                  147
     $logic_not_32                  16
     $logic_not_5                   17
     $logic_not_6                   17
     $logic_or_1                    56
     $lt_12                          8
     $lt_15                         49
     $lt_7                          11
     $mul_22                        16
     $mux_1                        176
     $mux_10                       179
     $mux_11                        81
     $mux_128                        5
     $mux_16                        64
     $mux_17                        98
     $mux_3                         32
     $mux_32                        48
     $mux_4                        258
     $mux_5                        735
     $mux_6                        114
     $mux_7                         10
     $ne_2                           5
     $not_1                        430
     $not_10                        16
     $not_32                       114
     $or_1                         717
     $or_32                         16
     $pmux_1                      1715
     $pmux_16                        2
     $pmux_32                       16
     $pmux_4                        98
     $reduce_and_2                  23
     $reduce_and_3                   3
     $reduce_and_5                 180
     $reduce_bool_2                  6
     $reduce_bool_3                  3
     $reduce_bool_4                  1
     $reduce_or_10                 130
     $reduce_or_17                  49
     $reduce_or_2                  196
     $reduce_or_3                  196
     $reduce_or_4                   49
     $reduce_or_5                   81
     $sdff_1                        15
     $sdff_21                       16
     $sdff_23                       16
     $sdff_32                       16
     $sdff_33                       49
     $sdff_36                       49
     $sdff_40                       49
     $sdff_41                       16
     $sdff_48                       49
     $sdff_58                       16
     $sdffe_1                        7
     $sdffe_128                      3
     $sdffe_16                      81
     $sdffe_32                      32
     $sdffe_7                        3
     $shl_10                        16
     $shl_16                        16
     $shr_16                        16
     $sub_17                        49
     $sub_32                        48
     $sub_6                         65
     $xor_1                        212
     $xor_32                        16

