$date
	Fri Oct 31 11:00:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_multi4 $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst $end
$var parameter 32 % s0 $end
$var parameter 32 & s1 $end
$var parameter 32 ' s2 $end
$var parameter 32 ( s3 $end
$var reg 2 ) next_state [1:0] $end
$var reg 1 ! out $end
$var reg 2 * state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 *
b0 )
1$
x#
0"
1!
$end
#5
0#
0$
1"
#10
0"
#15
0!
b1 *
b10 )
1"
1#
#20
0"
#25
b11 )
b10 *
1"
#30
0"
#35
b0 )
b11 *
1"
#40
0"
#45
1!
b1 )
b0 *
1"
#50
0"
#55
0!
b10 )
b1 *
1"
#60
0"
#65
b1 )
1"
0#
#70
0"
#75
b10 *
b11 )
1"
1#
#80
0"
#85
b0 )
b11 *
1"
#90
0"
#95
1!
b1 )
b0 *
1"
#100
0"
#105
0!
b10 )
b1 *
1"
#110
0"
#115
b11 )
b10 *
1"
#120
0"
#125
b10 )
1"
0#
#130
0"
#135
b11 *
b0 )
1"
1#
#140
0"
#145
1!
b1 )
b0 *
1"
#150
0"
#155
0!
b10 )
b1 *
1"
#160
0"
#165
b11 )
b10 *
1"
#170
0"
#175
b0 )
b11 *
1"
#180
0"
#185
1!
b1 )
b0 *
1"
