1. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/workspace/flow/designs/src/aes/aes_cipher_top.v
2. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/workspace/flow/designs/src/aes/aes_inv_cipher_top.v
3. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/workspace/flow/designs/src/aes/aes_inv_sbox.v
4. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/workspace/flow/designs/src/aes/aes_key_expand_128.v
5. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/workspace/flow/designs/src/aes/aes_rcon.v
6. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/workspace/flow/designs/src/aes/aes_sbox.v
7. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/workspace/flow/designs/src/aes/timescale.v
8. Executing Liberty frontend: ./objects/nangate45/aes/aes_run_2_2_1/lib/NangateOpenCellLibrary_typical.lib
9. Executing Liberty frontend: ./objects/nangate45/aes/aes_run_2_2_1/lib/NangateOpenCellLibrary_typical.lib
10. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/workspace/flow/platforms/nangate45/cells_clkgate.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/nangate45/aes/aes_run_2_2_1/clock_period.txt
Setting clock period to 0.82
11. Executing HIERARCHY pass (managing design hierarchy).
12. Executing AST frontend in derive mode using pre-parsed AST for module `\aes_cipher_top'.
12.1. Analyzing design hierarchy..
12.2. Executing AST frontend in derive mode using pre-parsed AST for module `\aes_sbox'.
12.3. Executing AST frontend in derive mode using pre-parsed AST for module `\aes_key_expand_128'.
Warning: Replacing memory \w with list of registers. See /work/CSE291/project/CSE291_PROJECT/workspace/flow/designs/src/aes/aes_key_expand_128.v:73
12.4. Analyzing design hierarchy..
12.5. Executing AST frontend in derive mode using pre-parsed AST for module `\aes_rcon'.
12.6. Analyzing design hierarchy..
12.7. Analyzing design hierarchy..
13. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module aes_key_expand_128 because it contains processes (run 'proc' command first).
Warning: Ignoring module aes_sbox because it contains processes (run 'proc' command first).
Warning: Ignoring module aes_cipher_top because it contains processes (run 'proc' command first).
Warning: Ignoring module aes_rcon because it contains processes (run 'proc' command first).
14. Executing RTLIL backend.
Warnings: 5 unique messages, 5 total
End of script. Logfile hash: 612a221419, CPU: user 0.24s system 0.01s, MEM: 33.29 MB peak
Yosys 0.51+85 (git sha1 d3aec12fe, clang++ 18.1.8 -fPIC -O3)
Time spent: 83% 4x read_liberty (0 sec), 6% 1x hierarchy (0 sec), ...
Elapsed time: 0:00.30[h:]min:sec. CPU time: user 0.26 sys 0.03 (99%). Peak memory: 35800KB.
