// Seed: 3948420810
module module_0 (
    output tri0 id_0,
    input  tri1 id_1,
    output tri1 id_2,
    input  wand id_3
);
  wire id_5 = id_3;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    output tri id_2,
    output logic id_3,
    input tri id_4,
    output logic id_5,
    input uwire id_6,
    input uwire id_7,
    input wor id_8
);
  always @(negedge id_4) id_3 = id_7;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_8
  );
  always @(1 or posedge {1, -1, {-1{id_0}}, id_0, 'b0, id_8 - id_8, 1} & id_7) id_5 <= (id_6);
  wire [1 : -1  ==  1] id_10;
endmodule
