-- Copyright (C) 2022  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.


-- Generated by Quartus Prime Version 21.1 (Build Build 850 06/23/2022)
-- Created on Fri Sep 29 10:50:38 2023

COMPONENT top
	GENERIC ( clk_mhz : INTEGER := 50; w_key : INTEGER := 4; w_sw : INTEGER := 8; w_led : INTEGER := 8;
		 w_digit : INTEGER := 8; w_gpio : INTEGER := 20 );
	PORT
	(
		clk		:	 IN STD_LOGIC;
		rst		:	 IN STD_LOGIC;
		key		:	 IN STD_LOGIC_VECTOR((w_key-1) DOWNTO 0);
		sw		:	 IN STD_LOGIC_VECTOR((w_sw-1) DOWNTO 0);
		led		:	 OUT STD_LOGIC_VECTOR((w_led-1) DOWNTO 0);
		abcdefgh		:	 OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		digit		:	 OUT STD_LOGIC_VECTOR((w_digit-1) DOWNTO 0);
		vsync		:	 OUT STD_LOGIC;
		hsync		:	 OUT STD_LOGIC;
		red		:	 OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
		green		:	 OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
		blue		:	 OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
		mic		:	 IN STD_LOGIC_VECTOR(23 DOWNTO 0);
		gpio		:	 INOUT STD_LOGIC_VECTOR((w_gpio-1) DOWNTO 0)
	);
END COMPONENT;