# SDLC_12_Iconics

# SDLC Activity Based Learning

# VIRTUAL ELECTRONICS LAB


![image](https://user-images.githubusercontent.com/67604549/130068222-b4dda5ed-6d9c-456c-8e2f-37955c1cbefe.png)


## Folder Structure
Folder             | Description
-------------------| -----------------------------------------
`1_Requirements`   | Documents detailing requirements and research
`2_Design`         | Documents specifying design details
`3_Implementation` | All code and documentation
`4_Test_plan`      | Documents with test plans and procedures

## Contributors List and Sum
SF Id. |  Name                  | No.  |  Features                          | Issuess Raised |Issues Resolved|No Test Cases|Test Case Pass
-------|------------------------|------|------------------------------------|----------------|---------------|-------------|--------------
`259796` | Ashwin G          |1.    |Calculate Total series Resistance   |  1            |  1          | 4          | 4    
`259796` | Ashwin G          |2.    |Calculate Total Parallel Resistance  |  0            |  0           | 3         | 3   
`259796` | Ashwin G          |3.    |Calculate Resistance based on voltage and current(Ohm's law) |  1            |  1          | 3          | 3    
`259796` | Ashwin G          |4.    |Calculate Resistance based on color code |  1            |  1          | 3         | 3     

