# WiFi Key Encrypt — Nexys-4 Demo

## Files to add to Vivado project
- wifi_key_rom.v (generated by gen_wifi_keyrom.py)
- hex_to_7seg.v
- display_driver.v
- rsa_core.v (optional for full demo)
- top.v
- nexys4_template.xdc (edit and rename to `wifi_key_encrypt.xdc`, set actual pins)

## Vivado steps
1. Create a new RTL project targeting **Nexys-4** (Artix-7).
2. Add the Verilog source files above.
3. Add the edited XDC constraints file (`wifi_key_encrypt.xdc`).
4. Set top module = `top`.
5. Run Synthesis → Implementation → Generate Bitstream.
6. Open Hardware Manager → Program Device.

## On-board controls (as per top.v)
Button mapping (physical pins on Nexys-4):
- BTNL (P17) -> btnl  -> show plaintext (m)
- BTNC (N17) -> btnc  -> show ciphertext (c)
- BTNR (M17) -> btnr  -> show decrypted (m_dec)

## Testing
1. After programming, default display shows `m` (plaintext).
2. Press BTN1 to show encrypted value (if rsa_core is connected).
3. Press BTN2 to show decrypted value.
4. Toggle SW0 to view upper or lower 8 hex digits of the selected 64-bit word.

## Notes & tips
- Buttons are not debounced in the sample. Add debouncing or use edge detect FSM if required.
- If your password has >8 bytes, the Python script truncates it. You can modify packing logic to support longer values and change display width.
- For real RSA with larger modulus (>=1024 bits), implement multi-precision arithmetic (too large for these simple examples).
- Check segment and anode polarity on your board — invert `seg` or `an` signals if necessary.
