
phantom_autopilot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000abe0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006b8  0800ad80  0800ad80  0000bd80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b438  0800b438  0000d1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b438  0800b438  0000c438  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b440  0800b440  0000d1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b440  0800b440  0000c440  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b444  0800b444  0000c444  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800b448  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000384  200001d4  0800b61c  0000d1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000558  0800b61c  0000d558  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000090a4  00000000  00000000  0000d204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000191c  00000000  00000000  000162a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007c0  00000000  00000000  00017bc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005e3  00000000  00000000  00018388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000166d4  00000000  00000000  0001896b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000090d9  00000000  00000000  0002f03f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088550  00000000  00000000  00038118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c0668  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a00  00000000  00000000  000c06ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000c40ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800ad68 	.word	0x0800ad68

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	0800ad68 	.word	0x0800ad68

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001030:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001034:	b0ea      	sub	sp, #424	@ 0x1a8
 8001036:	af08      	add	r7, sp, #32

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick.
   */
  HAL_Init();
 8001038:	f001 face 	bl	80025d8 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800103c:	f000 fae8 	bl	8001610 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001040:	f000 fba4 	bl	800178c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001044:	f000 fb78 	bl	8001738 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8001048:	f000 fb4c 	bl	80016e4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  // listen for 1 byte, save to rx_byte, and interrupt when done
  HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 800104c:	2201      	movs	r2, #1
 800104e:	494c      	ldr	r1, [pc, #304]	@ (8001180 <main+0x150>)
 8001050:	484c      	ldr	r0, [pc, #304]	@ (8001184 <main+0x154>)
 8001052:	f002 fc02 	bl	800385a <HAL_UART_Receive_IT>

  EKF_Init(&ekf);
 8001056:	484c      	ldr	r0, [pc, #304]	@ (8001188 <main+0x158>)
 8001058:	f000 fff6 	bl	8002048 <EKF_Init>
  float sim_time, ax, ay, az, gx, gy, gz;
  float last_time = 0;
 800105c:	f04f 0300 	mov.w	r3, #0
 8001060:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
    // 1. Did we get a packet?
    if (data_ready == 1) {
 8001064:	4b49      	ldr	r3, [pc, #292]	@ (800118c <main+0x15c>)
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	2b01      	cmp	r3, #1
 800106a:	d1fb      	bne.n	8001064 <main+0x34>
      data_ready = 0; // Reset flag
 800106c:	4b47      	ldr	r3, [pc, #284]	@ (800118c <main+0x15c>)
 800106e:	2200      	movs	r2, #0
 8001070:	701a      	strb	r2, [r3, #0]

      // 2. Try to read the 7 numbers
      // Format: Time, Ax, Ay, Az, Gx, Gy, Gz
      int items = sscanf((char *)rx_buffer, "%f,%f,%f,%f,%f,%f,%f", &sim_time,
 8001072:	f507 718a 	add.w	r1, r7, #276	@ 0x114
 8001076:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 800107a:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800107e:	9304      	str	r3, [sp, #16]
 8001080:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 8001084:	9303      	str	r3, [sp, #12]
 8001086:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800108a:	9302      	str	r3, [sp, #8]
 800108c:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001090:	9301      	str	r3, [sp, #4]
 8001092:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001096:	9300      	str	r3, [sp, #0]
 8001098:	460b      	mov	r3, r1
 800109a:	493d      	ldr	r1, [pc, #244]	@ (8001190 <main+0x160>)
 800109c:	483d      	ldr	r0, [pc, #244]	@ (8001194 <main+0x164>)
 800109e:	f004 faeb 	bl	8005678 <siscanf>
 80010a2:	f8c7 0170 	str.w	r0, [r7, #368]	@ 0x170
                         &ax, &ay, &az, &gx, &gy, &gz);

      // 3. Only blink if the packet is PERFECT (items == 7)
      if (items == 7) {
 80010a6:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 80010aa:	2b07      	cmp	r3, #7
 80010ac:	d1da      	bne.n	8001064 <main+0x34>
        // lwk just there to check if it calculating
        HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80010ae:	2120      	movs	r1, #32
 80010b0:	4839      	ldr	r0, [pc, #228]	@ (8001198 <main+0x168>)
 80010b2:	f001 fe44 	bl	8002d3e <HAL_GPIO_TogglePin>

        // Calculate time difference
        float dt = sim_time - last_time;
 80010b6:	ed97 7a46 	vldr	s14, [r7, #280]	@ 0x118
 80010ba:	edd7 7a61 	vldr	s15, [r7, #388]	@ 0x184
 80010be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010c2:	edc7 7a60 	vstr	s15, [r7, #384]	@ 0x180
        if (dt < 0.001f || dt > 0.05f)
 80010c6:	edd7 7a60 	vldr	s15, [r7, #384]	@ 0x180
 80010ca:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800119c <main+0x16c>
 80010ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010d6:	d408      	bmi.n	80010ea <main+0xba>
 80010d8:	edd7 7a60 	vldr	s15, [r7, #384]	@ 0x180
 80010dc:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80011a0 <main+0x170>
 80010e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010e8:	dd02      	ble.n	80010f0 <main+0xc0>
          dt = 0.01f; // safety net
 80010ea:	4b2e      	ldr	r3, [pc, #184]	@ (80011a4 <main+0x174>)
 80010ec:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
        last_time = sim_time;
 80010f0:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80010f4:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184

        // Run the Math
        EKF_Predict(&ekf, gx, gy, gz, dt);
 80010f8:	edd7 7a42 	vldr	s15, [r7, #264]	@ 0x108
 80010fc:	ed97 7a41 	vldr	s14, [r7, #260]	@ 0x104
 8001100:	edd7 6a40 	vldr	s13, [r7, #256]	@ 0x100
 8001104:	edd7 1a60 	vldr	s3, [r7, #384]	@ 0x180
 8001108:	eeb0 1a66 	vmov.f32	s2, s13
 800110c:	eef0 0a47 	vmov.f32	s1, s14
 8001110:	eeb0 0a67 	vmov.f32	s0, s15
 8001114:	481c      	ldr	r0, [pc, #112]	@ (8001188 <main+0x158>)
 8001116:	f000 fba7 	bl	8001868 <EKF_Predict>
        EKF_Update(&ekf, ax, ay, az);
 800111a:	edd7 7a45 	vldr	s15, [r7, #276]	@ 0x114
 800111e:	ed97 7a44 	vldr	s14, [r7, #272]	@ 0x110
 8001122:	edd7 6a43 	vldr	s13, [r7, #268]	@ 0x10c
 8001126:	eeb0 1a66 	vmov.f32	s2, s13
 800112a:	eef0 0a47 	vmov.f32	s1, s14
 800112e:	eeb0 0a67 	vmov.f32	s0, s15
 8001132:	4815      	ldr	r0, [pc, #84]	@ (8001188 <main+0x158>)
 8001134:	f000 fd24 	bl	8001b80 <EKF_Update>

        if (isnan(ekf.q[0]) || isnan(ekf.q[1]) || isnan(ekf.q[2]) ||
 8001138:	4b13      	ldr	r3, [pc, #76]	@ (8001188 <main+0x158>)
 800113a:	edd3 7a00 	vldr	s15, [r3]
 800113e:	eef4 7a67 	vcmp.f32	s15, s15
 8001142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001146:	d617      	bvs.n	8001178 <main+0x148>
 8001148:	4b0f      	ldr	r3, [pc, #60]	@ (8001188 <main+0x158>)
 800114a:	edd3 7a01 	vldr	s15, [r3, #4]
 800114e:	eef4 7a67 	vcmp.f32	s15, s15
 8001152:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001156:	d60f      	bvs.n	8001178 <main+0x148>
 8001158:	4b0b      	ldr	r3, [pc, #44]	@ (8001188 <main+0x158>)
 800115a:	edd3 7a02 	vldr	s15, [r3, #8]
 800115e:	eef4 7a67 	vcmp.f32	s15, s15
 8001162:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001166:	d607      	bvs.n	8001178 <main+0x148>
            isnan(ekf.q[3])) {
 8001168:	4b07      	ldr	r3, [pc, #28]	@ (8001188 <main+0x158>)
 800116a:	edd3 7a03 	vldr	s15, [r3, #12]
        if (isnan(ekf.q[0]) || isnan(ekf.q[1]) || isnan(ekf.q[2]) ||
 800116e:	eef4 7a67 	vcmp.f32	s15, s15
 8001172:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001176:	d717      	bvc.n	80011a8 <main+0x178>
          // Reset EKF if it breaks
          EKF_Init(&ekf);
 8001178:	4803      	ldr	r0, [pc, #12]	@ (8001188 <main+0x158>)
 800117a:	f000 ff65 	bl	8002048 <EKF_Init>
 800117e:	e771      	b.n	8001064 <main+0x34>
 8001180:	20000280 	.word	0x20000280
 8001184:	20000238 	.word	0x20000238
 8001188:	2000030c 	.word	0x2000030c
 800118c:	20000308 	.word	0x20000308
 8001190:	0800ad80 	.word	0x0800ad80
 8001194:	20000284 	.word	0x20000284
 8001198:	40020000 	.word	0x40020000
 800119c:	3a83126f 	.word	0x3a83126f
 80011a0:	3d4ccccd 	.word	0x3d4ccccd
 80011a4:	3c23d70a 	.word	0x3c23d70a
          continue; // Skip this iteration
        }

        float qw = ekf.q[0];
 80011a8:	4be0      	ldr	r3, [pc, #896]	@ (800152c <main+0x4fc>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
        float qx = ekf.q[1];
 80011b0:	4bde      	ldr	r3, [pc, #888]	@ (800152c <main+0x4fc>)
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
        float qy = ekf.q[2];
 80011b8:	4bdc      	ldr	r3, [pc, #880]	@ (800152c <main+0x4fc>)
 80011ba:	689b      	ldr	r3, [r3, #8]
 80011bc:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
        float qz = ekf.q[3];
 80011c0:	4bda      	ldr	r3, [pc, #872]	@ (800152c <main+0x4fc>)
 80011c2:	68db      	ldr	r3, [r3, #12]
 80011c4:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

        float sinr_cosp = 2.0f * (qw * qx + qy * qz);
 80011c8:	ed97 7a5b 	vldr	s14, [r7, #364]	@ 0x16c
 80011cc:	edd7 7a5a 	vldr	s15, [r7, #360]	@ 0x168
 80011d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011d4:	edd7 6a59 	vldr	s13, [r7, #356]	@ 0x164
 80011d8:	edd7 7a58 	vldr	s15, [r7, #352]	@ 0x160
 80011dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011e4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80011e8:	edc7 7a57 	vstr	s15, [r7, #348]	@ 0x15c
        float cosr_cosp = 1.0f - 2.0f * (qx * qx + qy * qy);
 80011ec:	edd7 7a5a 	vldr	s15, [r7, #360]	@ 0x168
 80011f0:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80011f4:	edd7 7a59 	vldr	s15, [r7, #356]	@ 0x164
 80011f8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80011fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001200:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001204:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001208:	ee77 7a67 	vsub.f32	s15, s14, s15
 800120c:	edc7 7a56 	vstr	s15, [r7, #344]	@ 0x158
        float roll_est = atan2f(sinr_cosp, cosr_cosp);
 8001210:	edd7 0a56 	vldr	s1, [r7, #344]	@ 0x158
 8001214:	ed97 0a57 	vldr	s0, [r7, #348]	@ 0x15c
 8001218:	f008 fb52 	bl	80098c0 <atan2f>
 800121c:	ed87 0a55 	vstr	s0, [r7, #340]	@ 0x154

        float sinp = 2.0f * (qw * qy - qz * qx);
 8001220:	ed97 7a5b 	vldr	s14, [r7, #364]	@ 0x16c
 8001224:	edd7 7a59 	vldr	s15, [r7, #356]	@ 0x164
 8001228:	ee27 7a27 	vmul.f32	s14, s14, s15
 800122c:	edd7 6a58 	vldr	s13, [r7, #352]	@ 0x160
 8001230:	edd7 7a5a 	vldr	s15, [r7, #360]	@ 0x168
 8001234:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001238:	ee77 7a67 	vsub.f32	s15, s14, s15
 800123c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001240:	edc7 7a5f 	vstr	s15, [r7, #380]	@ 0x17c
        if (sinp > 1.0f)
 8001244:	edd7 7a5f 	vldr	s15, [r7, #380]	@ 0x17c
 8001248:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800124c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001250:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001254:	dd03      	ble.n	800125e <main+0x22e>
          sinp = 1.0f;
 8001256:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800125a:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
        if (sinp < -1.0f)
 800125e:	edd7 7a5f 	vldr	s15, [r7, #380]	@ 0x17c
 8001262:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8001266:	eef4 7ac7 	vcmpe.f32	s15, s14
 800126a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800126e:	d502      	bpl.n	8001276 <main+0x246>
          sinp = -1.0f;
 8001270:	4baf      	ldr	r3, [pc, #700]	@ (8001530 <main+0x500>)
 8001272:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
        float pitch_est = asinf(sinp);
 8001276:	ed97 0a5f 	vldr	s0, [r7, #380]	@ 0x17c
 800127a:	f008 faf5 	bl	8009868 <asinf>
 800127e:	ed87 0a54 	vstr	s0, [r7, #336]	@ 0x150

        float siny_cosp = 2.0f * (qw * qz + qx * qy);
 8001282:	ed97 7a5b 	vldr	s14, [r7, #364]	@ 0x16c
 8001286:	edd7 7a58 	vldr	s15, [r7, #352]	@ 0x160
 800128a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800128e:	edd7 6a5a 	vldr	s13, [r7, #360]	@ 0x168
 8001292:	edd7 7a59 	vldr	s15, [r7, #356]	@ 0x164
 8001296:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800129a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800129e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80012a2:	edc7 7a53 	vstr	s15, [r7, #332]	@ 0x14c
        float cosy_cosp = 1.0f - 2.0f * (qy * qy + qz * qz);
 80012a6:	edd7 7a59 	vldr	s15, [r7, #356]	@ 0x164
 80012aa:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80012ae:	edd7 7a58 	vldr	s15, [r7, #352]	@ 0x160
 80012b2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80012b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012ba:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80012be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80012c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012c6:	edc7 7a52 	vstr	s15, [r7, #328]	@ 0x148
        //             float yaw_est = atan2f(siny_cosp, cosy_cosp);

        // PID Gains
        // experimental values
        float kp_r = 0.4f;
 80012ca:	4b9a      	ldr	r3, [pc, #616]	@ (8001534 <main+0x504>)
 80012cc:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
        float kd_r = 0.45f;
 80012d0:	4b99      	ldr	r3, [pc, #612]	@ (8001538 <main+0x508>)
 80012d2:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140

        float kp_p = 0.6f;
 80012d6:	4b99      	ldr	r3, [pc, #612]	@ (800153c <main+0x50c>)
 80012d8:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
        float kd_p = 0.25f;
 80012dc:	f04f 537a 	mov.w	r3, #1048576000	@ 0x3e800000
 80012e0:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
        //			 float kp_y = 0.5f;
        //			 float ki_y = 0.0f;
        //			 float kd_y = 0.1f;

        // roll pid
        float roll_error = roll_est; // goal is 0.0f
 80012e4:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80012e8:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134

        float roll_rate = gx;
 80012ec:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80012f0:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
        ekf.last_roll_error = roll_error;
 80012f4:	4a8d      	ldr	r2, [pc, #564]	@ (800152c <main+0x4fc>)
 80012f6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80012fa:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec

        // pitch pid
        float target_pitch = 0.0f;
 80012fe:	f04f 0300 	mov.w	r3, #0
 8001302:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
        float pitch_rate = gy * cos(roll_est) - gz * sin(roll_est);
 8001306:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800130a:	4618      	mov	r0, r3
 800130c:	f7ff f924 	bl	8000558 <__aeabi_f2d>
 8001310:	4604      	mov	r4, r0
 8001312:	460d      	mov	r5, r1
 8001314:	f8d7 0154 	ldr.w	r0, [r7, #340]	@ 0x154
 8001318:	f7ff f91e 	bl	8000558 <__aeabi_f2d>
 800131c:	4602      	mov	r2, r0
 800131e:	460b      	mov	r3, r1
 8001320:	ec43 2b10 	vmov	d0, r2, r3
 8001324:	f008 f9f8 	bl	8009718 <cos>
 8001328:	ec53 2b10 	vmov	r2, r3, d0
 800132c:	4620      	mov	r0, r4
 800132e:	4629      	mov	r1, r5
 8001330:	f7ff f96a 	bl	8000608 <__aeabi_dmul>
 8001334:	4602      	mov	r2, r0
 8001336:	460b      	mov	r3, r1
 8001338:	4690      	mov	r8, r2
 800133a:	4699      	mov	r9, r3
 800133c:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff f909 	bl	8000558 <__aeabi_f2d>
 8001346:	4604      	mov	r4, r0
 8001348:	460d      	mov	r5, r1
 800134a:	f8d7 0154 	ldr.w	r0, [r7, #340]	@ 0x154
 800134e:	f7ff f903 	bl	8000558 <__aeabi_f2d>
 8001352:	4602      	mov	r2, r0
 8001354:	460b      	mov	r3, r1
 8001356:	ec43 2b10 	vmov	d0, r2, r3
 800135a:	f008 fa31 	bl	80097c0 <sin>
 800135e:	ec53 2b10 	vmov	r2, r3, d0
 8001362:	4620      	mov	r0, r4
 8001364:	4629      	mov	r1, r5
 8001366:	f7ff f94f 	bl	8000608 <__aeabi_dmul>
 800136a:	4602      	mov	r2, r0
 800136c:	460b      	mov	r3, r1
 800136e:	4640      	mov	r0, r8
 8001370:	4649      	mov	r1, r9
 8001372:	f7fe ff91 	bl	8000298 <__aeabi_dsub>
 8001376:	4602      	mov	r2, r0
 8001378:	460b      	mov	r3, r1
 800137a:	4610      	mov	r0, r2
 800137c:	4619      	mov	r1, r3
 800137e:	f7ff fc3b 	bl	8000bf8 <__aeabi_d2f>
 8001382:	4603      	mov	r3, r0
 8001384:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
        float pitch_error = target_pitch - pitch_est; // goal_is 0.0f
 8001388:	ed97 7a4b 	vldr	s14, [r7, #300]	@ 0x12c
 800138c:	edd7 7a54 	vldr	s15, [r7, #336]	@ 0x150
 8001390:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001394:	edc7 7a49 	vstr	s15, [r7, #292]	@ 0x124

        ekf.last_pitch_error = pitch_error;
 8001398:	4a64      	ldr	r2, [pc, #400]	@ (800152c <main+0x4fc>)
 800139a:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800139e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        ekf.roll_integral += roll_error * dt;
 80013a2:	4b62      	ldr	r3, [pc, #392]	@ (800152c <main+0x4fc>)
 80013a4:	ed93 7a38 	vldr	s14, [r3, #224]	@ 0xe0
 80013a8:	edd7 6a4d 	vldr	s13, [r7, #308]	@ 0x134
 80013ac:	edd7 7a60 	vldr	s15, [r7, #384]	@ 0x180
 80013b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013b8:	4b5c      	ldr	r3, [pc, #368]	@ (800152c <main+0x4fc>)
 80013ba:	edc3 7a38 	vstr	s15, [r3, #224]	@ 0xe0
        ekf.pitch_integral += pitch_error * dt;
 80013be:	4b5b      	ldr	r3, [pc, #364]	@ (800152c <main+0x4fc>)
 80013c0:	ed93 7a39 	vldr	s14, [r3, #228]	@ 0xe4
 80013c4:	edd7 6a49 	vldr	s13, [r7, #292]	@ 0x124
 80013c8:	edd7 7a60 	vldr	s15, [r7, #384]	@ 0x180
 80013cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013d4:	4b55      	ldr	r3, [pc, #340]	@ (800152c <main+0x4fc>)
 80013d6:	edc3 7a39 	vstr	s15, [r3, #228]	@ 0xe4

        // anti-windup
        if (ekf.roll_integral > 2.0f)
 80013da:	4b54      	ldr	r3, [pc, #336]	@ (800152c <main+0x4fc>)
 80013dc:	edd3 7a38 	vldr	s15, [r3, #224]	@ 0xe0
 80013e0:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80013e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013ec:	dd04      	ble.n	80013f8 <main+0x3c8>
          ekf.roll_integral = 2.0f;
 80013ee:	4b4f      	ldr	r3, [pc, #316]	@ (800152c <main+0x4fc>)
 80013f0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80013f4:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
        if (ekf.roll_integral < -2.0f)
 80013f8:	4b4c      	ldr	r3, [pc, #304]	@ (800152c <main+0x4fc>)
 80013fa:	edd3 7a38 	vldr	s15, [r3, #224]	@ 0xe0
 80013fe:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8001402:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800140a:	d504      	bpl.n	8001416 <main+0x3e6>
          ekf.roll_integral = -2.0f;
 800140c:	4b47      	ldr	r3, [pc, #284]	@ (800152c <main+0x4fc>)
 800140e:	f04f 4240 	mov.w	r2, #3221225472	@ 0xc0000000
 8001412:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
        if (ekf.pitch_integral > 2.0f)
 8001416:	4b45      	ldr	r3, [pc, #276]	@ (800152c <main+0x4fc>)
 8001418:	edd3 7a39 	vldr	s15, [r3, #228]	@ 0xe4
 800141c:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001420:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001424:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001428:	dd04      	ble.n	8001434 <main+0x404>
          ekf.pitch_integral = 2.0f;
 800142a:	4b40      	ldr	r3, [pc, #256]	@ (800152c <main+0x4fc>)
 800142c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001430:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
        if (ekf.pitch_integral < -2.0f)
 8001434:	4b3d      	ldr	r3, [pc, #244]	@ (800152c <main+0x4fc>)
 8001436:	edd3 7a39 	vldr	s15, [r3, #228]	@ 0xe4
 800143a:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 800143e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001446:	d504      	bpl.n	8001452 <main+0x422>
          ekf.pitch_integral = -2.0f;
 8001448:	4b38      	ldr	r3, [pc, #224]	@ (800152c <main+0x4fc>)
 800144a:	f04f 4240 	mov.w	r2, #3221225472	@ 0xc0000000
 800144e:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4

        float ki_r = 0.1f; // start small
 8001452:	4b3b      	ldr	r3, [pc, #236]	@ (8001540 <main+0x510>)
 8001454:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
        float ki_p = 0.1f;
 8001458:	4b39      	ldr	r3, [pc, #228]	@ (8001540 <main+0x510>)
 800145a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

        float aileron_cmd =
            -(kp_r * roll_error + ki_r * ekf.roll_integral - kd_r * roll_rate);
 800145e:	ed97 7a51 	vldr	s14, [r7, #324]	@ 0x144
 8001462:	edd7 7a4d 	vldr	s15, [r7, #308]	@ 0x134
 8001466:	ee27 7a27 	vmul.f32	s14, s14, s15
 800146a:	4b30      	ldr	r3, [pc, #192]	@ (800152c <main+0x4fc>)
 800146c:	edd3 6a38 	vldr	s13, [r3, #224]	@ 0xe0
 8001470:	edd7 7a48 	vldr	s15, [r7, #288]	@ 0x120
 8001474:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001478:	ee37 7a27 	vadd.f32	s14, s14, s15
 800147c:	edd7 6a50 	vldr	s13, [r7, #320]	@ 0x140
 8001480:	edd7 7a4c 	vldr	s15, [r7, #304]	@ 0x130
 8001484:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001488:	ee77 7a67 	vsub.f32	s15, s14, s15
        float aileron_cmd =
 800148c:	eef1 7a67 	vneg.f32	s15, s15
 8001490:	edc7 7a5e 	vstr	s15, [r7, #376]	@ 0x178
        aileron_cmd = aileron_cmd * (-1.0f);
 8001494:	edd7 7a5e 	vldr	s15, [r7, #376]	@ 0x178
 8001498:	eef1 7a67 	vneg.f32	s15, s15
 800149c:	edc7 7a5e 	vstr	s15, [r7, #376]	@ 0x178
        float elevator_cmd =
            kp_p * pitch_error + ki_p * ekf.pitch_integral - kd_p * pitch_rate;
 80014a0:	ed97 7a4f 	vldr	s14, [r7, #316]	@ 0x13c
 80014a4:	edd7 7a49 	vldr	s15, [r7, #292]	@ 0x124
 80014a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014ac:	4b1f      	ldr	r3, [pc, #124]	@ (800152c <main+0x4fc>)
 80014ae:	edd3 6a39 	vldr	s13, [r3, #228]	@ 0xe4
 80014b2:	edd7 7a47 	vldr	s15, [r7, #284]	@ 0x11c
 80014b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014be:	edd7 6a4e 	vldr	s13, [r7, #312]	@ 0x138
 80014c2:	edd7 7a4a 	vldr	s15, [r7, #296]	@ 0x128
 80014c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
        float elevator_cmd =
 80014ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014ce:	edc7 7a5d 	vstr	s15, [r7, #372]	@ 0x174
        elevator_cmd = elevator_cmd * (-1.0f);
 80014d2:	edd7 7a5d 	vldr	s15, [r7, #372]	@ 0x174
 80014d6:	eef1 7a67 	vneg.f32	s15, s15
 80014da:	edc7 7a5d 	vstr	s15, [r7, #372]	@ 0x174
        //			                    - kd_y * yaw_rate);
        //
        //			 ekf.last_yaw_error = yaw_error;

        // clamping
        if (aileron_cmd > 1.0f)
 80014de:	edd7 7a5e 	vldr	s15, [r7, #376]	@ 0x178
 80014e2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80014e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ee:	dd03      	ble.n	80014f8 <main+0x4c8>
          aileron_cmd = 1.0f;
 80014f0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80014f4:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
        if (aileron_cmd < -1.0f)
 80014f8:	edd7 7a5e 	vldr	s15, [r7, #376]	@ 0x178
 80014fc:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8001500:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001504:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001508:	d502      	bpl.n	8001510 <main+0x4e0>
          aileron_cmd = -1.0f;
 800150a:	4b09      	ldr	r3, [pc, #36]	@ (8001530 <main+0x500>)
 800150c:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
        if (elevator_cmd > 1.0f)
 8001510:	edd7 7a5d 	vldr	s15, [r7, #372]	@ 0x174
 8001514:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001518:	eef4 7ac7 	vcmpe.f32	s15, s14
 800151c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001520:	dd10      	ble.n	8001544 <main+0x514>
          elevator_cmd = 1.0f;
 8001522:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001526:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 800152a:	e00b      	b.n	8001544 <main+0x514>
 800152c:	2000030c 	.word	0x2000030c
 8001530:	bf800000 	.word	0xbf800000
 8001534:	3ecccccd 	.word	0x3ecccccd
 8001538:	3ee66666 	.word	0x3ee66666
 800153c:	3f19999a 	.word	0x3f19999a
 8001540:	3dcccccd 	.word	0x3dcccccd
        if (elevator_cmd < -1.0f)
 8001544:	edd7 7a5d 	vldr	s15, [r7, #372]	@ 0x174
 8001548:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800154c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001550:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001554:	d502      	bpl.n	800155c <main+0x52c>
          elevator_cmd = -1.0f;
 8001556:	4b29      	ldr	r3, [pc, #164]	@ (80015fc <main+0x5cc>)
 8001558:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
        //			 if (rudder_cmd > 1.0f) rudder_cmd = 1.0f;
        //			 if (rudder_cmd < -1.0f) rudder_cmd = -1.0f;

        char control_msg[128];
        snprintf(control_msg, sizeof(control_msg), "%.4f,%.4f\n", aileron_cmd,
 800155c:	f8d7 0178 	ldr.w	r0, [r7, #376]	@ 0x178
 8001560:	f7fe fffa 	bl	8000558 <__aeabi_f2d>
 8001564:	4604      	mov	r4, r0
 8001566:	460d      	mov	r5, r1
 8001568:	f8d7 0174 	ldr.w	r0, [r7, #372]	@ 0x174
 800156c:	f7fe fff4 	bl	8000558 <__aeabi_f2d>
 8001570:	4602      	mov	r2, r0
 8001572:	460b      	mov	r3, r1
 8001574:	4638      	mov	r0, r7
 8001576:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800157a:	e9cd 4500 	strd	r4, r5, [sp]
 800157e:	4a20      	ldr	r2, [pc, #128]	@ (8001600 <main+0x5d0>)
 8001580:	2180      	movs	r1, #128	@ 0x80
 8001582:	f004 f821 	bl	80055c8 <sniprintf>
                 elevator_cmd);
        HAL_UART_Transmit(&huart2, (uint8_t *)control_msg, strlen(control_msg),
 8001586:	463b      	mov	r3, r7
 8001588:	4618      	mov	r0, r3
 800158a:	f7fe fe79 	bl	8000280 <strlen>
 800158e:	4603      	mov	r3, r0
 8001590:	b29a      	uxth	r2, r3
 8001592:	4639      	mov	r1, r7
 8001594:	230a      	movs	r3, #10
 8001596:	481b      	ldr	r0, [pc, #108]	@ (8001604 <main+0x5d4>)
 8001598:	f002 f8d4 	bl	8003744 <HAL_UART_Transmit>
                          10);

        char quaternion[128];
        snprintf(quaternion, sizeof(quaternion), "%.4f, %.4f, %.4f, %4f\n",
                 ekf.q[0], ekf.q[1], ekf.q[2], ekf.q[3]);
 800159c:	4b1a      	ldr	r3, [pc, #104]	@ (8001608 <main+0x5d8>)
 800159e:	681b      	ldr	r3, [r3, #0]
        snprintf(quaternion, sizeof(quaternion), "%.4f, %.4f, %.4f, %4f\n",
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7fe ffd9 	bl	8000558 <__aeabi_f2d>
 80015a6:	4604      	mov	r4, r0
 80015a8:	460d      	mov	r5, r1
                 ekf.q[0], ekf.q[1], ekf.q[2], ekf.q[3]);
 80015aa:	4b17      	ldr	r3, [pc, #92]	@ (8001608 <main+0x5d8>)
 80015ac:	685b      	ldr	r3, [r3, #4]
        snprintf(quaternion, sizeof(quaternion), "%.4f, %.4f, %.4f, %4f\n",
 80015ae:	4618      	mov	r0, r3
 80015b0:	f7fe ffd2 	bl	8000558 <__aeabi_f2d>
 80015b4:	4680      	mov	r8, r0
 80015b6:	4689      	mov	r9, r1
                 ekf.q[0], ekf.q[1], ekf.q[2], ekf.q[3]);
 80015b8:	4b13      	ldr	r3, [pc, #76]	@ (8001608 <main+0x5d8>)
 80015ba:	689b      	ldr	r3, [r3, #8]
        snprintf(quaternion, sizeof(quaternion), "%.4f, %.4f, %.4f, %4f\n",
 80015bc:	4618      	mov	r0, r3
 80015be:	f7fe ffcb 	bl	8000558 <__aeabi_f2d>
 80015c2:	4682      	mov	sl, r0
 80015c4:	468b      	mov	fp, r1
                 ekf.q[0], ekf.q[1], ekf.q[2], ekf.q[3]);
 80015c6:	4b10      	ldr	r3, [pc, #64]	@ (8001608 <main+0x5d8>)
 80015c8:	68db      	ldr	r3, [r3, #12]
        snprintf(quaternion, sizeof(quaternion), "%.4f, %.4f, %.4f, %4f\n",
 80015ca:	4618      	mov	r0, r3
 80015cc:	f7fe ffc4 	bl	8000558 <__aeabi_f2d>
 80015d0:	4602      	mov	r2, r0
 80015d2:	460b      	mov	r3, r1
 80015d4:	f107 0080 	add.w	r0, r7, #128	@ 0x80
 80015d8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80015dc:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80015e0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80015e4:	e9cd 4500 	strd	r4, r5, [sp]
 80015e8:	4a08      	ldr	r2, [pc, #32]	@ (800160c <main+0x5dc>)
 80015ea:	2180      	movs	r1, #128	@ 0x80
 80015ec:	f003 ffec 	bl	80055c8 <sniprintf>
        logging(quaternion);
 80015f0:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 80015f4:	4618      	mov	r0, r3
 80015f6:	f000 fdcf 	bl	8002198 <logging>
    if (data_ready == 1) {
 80015fa:	e533      	b.n	8001064 <main+0x34>
 80015fc:	bf800000 	.word	0xbf800000
 8001600:	0800ad98 	.word	0x0800ad98
 8001604:	20000238 	.word	0x20000238
 8001608:	2000030c 	.word	0x2000030c
 800160c:	0800ada4 	.word	0x0800ada4

08001610 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001610:	b580      	push	{r7, lr}
 8001612:	b094      	sub	sp, #80	@ 0x50
 8001614:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001616:	f107 0320 	add.w	r3, r7, #32
 800161a:	2230      	movs	r2, #48	@ 0x30
 800161c:	2100      	movs	r1, #0
 800161e:	4618      	mov	r0, r3
 8001620:	f004 f89b 	bl	800575a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001624:	f107 030c 	add.w	r3, r7, #12
 8001628:	2200      	movs	r2, #0
 800162a:	601a      	str	r2, [r3, #0]
 800162c:	605a      	str	r2, [r3, #4]
 800162e:	609a      	str	r2, [r3, #8]
 8001630:	60da      	str	r2, [r3, #12]
 8001632:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001634:	2300      	movs	r3, #0
 8001636:	60bb      	str	r3, [r7, #8]
 8001638:	4b28      	ldr	r3, [pc, #160]	@ (80016dc <SystemClock_Config+0xcc>)
 800163a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800163c:	4a27      	ldr	r2, [pc, #156]	@ (80016dc <SystemClock_Config+0xcc>)
 800163e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001642:	6413      	str	r3, [r2, #64]	@ 0x40
 8001644:	4b25      	ldr	r3, [pc, #148]	@ (80016dc <SystemClock_Config+0xcc>)
 8001646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001648:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800164c:	60bb      	str	r3, [r7, #8]
 800164e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001650:	2300      	movs	r3, #0
 8001652:	607b      	str	r3, [r7, #4]
 8001654:	4b22      	ldr	r3, [pc, #136]	@ (80016e0 <SystemClock_Config+0xd0>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a21      	ldr	r2, [pc, #132]	@ (80016e0 <SystemClock_Config+0xd0>)
 800165a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800165e:	6013      	str	r3, [r2, #0]
 8001660:	4b1f      	ldr	r3, [pc, #124]	@ (80016e0 <SystemClock_Config+0xd0>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001668:	607b      	str	r3, [r7, #4]
 800166a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800166c:	2302      	movs	r3, #2
 800166e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001670:	2301      	movs	r3, #1
 8001672:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001674:	2310      	movs	r3, #16
 8001676:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001678:	2302      	movs	r3, #2
 800167a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800167c:	2300      	movs	r3, #0
 800167e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001680:	2310      	movs	r3, #16
 8001682:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001684:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001688:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800168a:	2304      	movs	r3, #4
 800168c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800168e:	2304      	movs	r3, #4
 8001690:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001692:	f107 0320 	add.w	r3, r7, #32
 8001696:	4618      	mov	r0, r3
 8001698:	f001 fb6c 	bl	8002d74 <HAL_RCC_OscConfig>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <SystemClock_Config+0x96>
    Error_Handler();
 80016a2:	f000 fd99 	bl	80021d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 80016a6:	230f      	movs	r3, #15
 80016a8:	60fb      	str	r3, [r7, #12]
                                RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016aa:	2302      	movs	r3, #2
 80016ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016ae:	2300      	movs	r3, #0
 80016b0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016b6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016b8:	2300      	movs	r3, #0
 80016ba:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80016bc:	f107 030c 	add.w	r3, r7, #12
 80016c0:	2102      	movs	r1, #2
 80016c2:	4618      	mov	r0, r3
 80016c4:	f001 fdce 	bl	8003264 <HAL_RCC_ClockConfig>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <SystemClock_Config+0xc2>
    Error_Handler();
 80016ce:	f000 fd83 	bl	80021d8 <Error_Handler>
  }
}
 80016d2:	bf00      	nop
 80016d4:	3750      	adds	r7, #80	@ 0x50
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	40023800 	.word	0x40023800
 80016e0:	40007000 	.word	0x40007000

080016e4 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_Init 0 */
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */
  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80016e8:	4b11      	ldr	r3, [pc, #68]	@ (8001730 <MX_USART1_UART_Init+0x4c>)
 80016ea:	4a12      	ldr	r2, [pc, #72]	@ (8001734 <MX_USART1_UART_Init+0x50>)
 80016ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80016ee:	4b10      	ldr	r3, [pc, #64]	@ (8001730 <MX_USART1_UART_Init+0x4c>)
 80016f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80016f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001730 <MX_USART1_UART_Init+0x4c>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80016fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001730 <MX_USART1_UART_Init+0x4c>)
 80016fe:	2200      	movs	r2, #0
 8001700:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001702:	4b0b      	ldr	r3, [pc, #44]	@ (8001730 <MX_USART1_UART_Init+0x4c>)
 8001704:	2200      	movs	r2, #0
 8001706:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001708:	4b09      	ldr	r3, [pc, #36]	@ (8001730 <MX_USART1_UART_Init+0x4c>)
 800170a:	220c      	movs	r2, #12
 800170c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800170e:	4b08      	ldr	r3, [pc, #32]	@ (8001730 <MX_USART1_UART_Init+0x4c>)
 8001710:	2200      	movs	r2, #0
 8001712:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001714:	4b06      	ldr	r3, [pc, #24]	@ (8001730 <MX_USART1_UART_Init+0x4c>)
 8001716:	2200      	movs	r2, #0
 8001718:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK) {
 800171a:	4805      	ldr	r0, [pc, #20]	@ (8001730 <MX_USART1_UART_Init+0x4c>)
 800171c:	f001 ffc2 	bl	80036a4 <HAL_UART_Init>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d001      	beq.n	800172a <MX_USART1_UART_Init+0x46>
    Error_Handler();
 8001726:	f000 fd57 	bl	80021d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  /* USER CODE END USART1_Init 2 */
}
 800172a:	bf00      	nop
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	200001f0 	.word	0x200001f0
 8001734:	40011000 	.word	0x40011000

08001738 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_Init 0 */
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */
  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800173c:	4b11      	ldr	r3, [pc, #68]	@ (8001784 <MX_USART2_UART_Init+0x4c>)
 800173e:	4a12      	ldr	r2, [pc, #72]	@ (8001788 <MX_USART2_UART_Init+0x50>)
 8001740:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001742:	4b10      	ldr	r3, [pc, #64]	@ (8001784 <MX_USART2_UART_Init+0x4c>)
 8001744:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001748:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800174a:	4b0e      	ldr	r3, [pc, #56]	@ (8001784 <MX_USART2_UART_Init+0x4c>)
 800174c:	2200      	movs	r2, #0
 800174e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001750:	4b0c      	ldr	r3, [pc, #48]	@ (8001784 <MX_USART2_UART_Init+0x4c>)
 8001752:	2200      	movs	r2, #0
 8001754:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001756:	4b0b      	ldr	r3, [pc, #44]	@ (8001784 <MX_USART2_UART_Init+0x4c>)
 8001758:	2200      	movs	r2, #0
 800175a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800175c:	4b09      	ldr	r3, [pc, #36]	@ (8001784 <MX_USART2_UART_Init+0x4c>)
 800175e:	220c      	movs	r2, #12
 8001760:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001762:	4b08      	ldr	r3, [pc, #32]	@ (8001784 <MX_USART2_UART_Init+0x4c>)
 8001764:	2200      	movs	r2, #0
 8001766:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001768:	4b06      	ldr	r3, [pc, #24]	@ (8001784 <MX_USART2_UART_Init+0x4c>)
 800176a:	2200      	movs	r2, #0
 800176c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK) {
 800176e:	4805      	ldr	r0, [pc, #20]	@ (8001784 <MX_USART2_UART_Init+0x4c>)
 8001770:	f001 ff98 	bl	80036a4 <HAL_UART_Init>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <MX_USART2_UART_Init+0x46>
    Error_Handler();
 800177a:	f000 fd2d 	bl	80021d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */
}
 800177e:	bf00      	nop
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	20000238 	.word	0x20000238
 8001788:	40004400 	.word	0x40004400

0800178c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 800178c:	b580      	push	{r7, lr}
 800178e:	b08a      	sub	sp, #40	@ 0x28
 8001790:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001792:	f107 0314 	add.w	r3, r7, #20
 8001796:	2200      	movs	r2, #0
 8001798:	601a      	str	r2, [r3, #0]
 800179a:	605a      	str	r2, [r3, #4]
 800179c:	609a      	str	r2, [r3, #8]
 800179e:	60da      	str	r2, [r3, #12]
 80017a0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017a2:	2300      	movs	r3, #0
 80017a4:	613b      	str	r3, [r7, #16]
 80017a6:	4b2d      	ldr	r3, [pc, #180]	@ (800185c <MX_GPIO_Init+0xd0>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017aa:	4a2c      	ldr	r2, [pc, #176]	@ (800185c <MX_GPIO_Init+0xd0>)
 80017ac:	f043 0304 	orr.w	r3, r3, #4
 80017b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017b2:	4b2a      	ldr	r3, [pc, #168]	@ (800185c <MX_GPIO_Init+0xd0>)
 80017b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017b6:	f003 0304 	and.w	r3, r3, #4
 80017ba:	613b      	str	r3, [r7, #16]
 80017bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017be:	2300      	movs	r3, #0
 80017c0:	60fb      	str	r3, [r7, #12]
 80017c2:	4b26      	ldr	r3, [pc, #152]	@ (800185c <MX_GPIO_Init+0xd0>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c6:	4a25      	ldr	r2, [pc, #148]	@ (800185c <MX_GPIO_Init+0xd0>)
 80017c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ce:	4b23      	ldr	r3, [pc, #140]	@ (800185c <MX_GPIO_Init+0xd0>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017d6:	60fb      	str	r3, [r7, #12]
 80017d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017da:	2300      	movs	r3, #0
 80017dc:	60bb      	str	r3, [r7, #8]
 80017de:	4b1f      	ldr	r3, [pc, #124]	@ (800185c <MX_GPIO_Init+0xd0>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e2:	4a1e      	ldr	r2, [pc, #120]	@ (800185c <MX_GPIO_Init+0xd0>)
 80017e4:	f043 0301 	orr.w	r3, r3, #1
 80017e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ea:	4b1c      	ldr	r3, [pc, #112]	@ (800185c <MX_GPIO_Init+0xd0>)
 80017ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ee:	f003 0301 	and.w	r3, r3, #1
 80017f2:	60bb      	str	r3, [r7, #8]
 80017f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017f6:	2300      	movs	r3, #0
 80017f8:	607b      	str	r3, [r7, #4]
 80017fa:	4b18      	ldr	r3, [pc, #96]	@ (800185c <MX_GPIO_Init+0xd0>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fe:	4a17      	ldr	r2, [pc, #92]	@ (800185c <MX_GPIO_Init+0xd0>)
 8001800:	f043 0302 	orr.w	r3, r3, #2
 8001804:	6313      	str	r3, [r2, #48]	@ 0x30
 8001806:	4b15      	ldr	r3, [pc, #84]	@ (800185c <MX_GPIO_Init+0xd0>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180a:	f003 0302 	and.w	r3, r3, #2
 800180e:	607b      	str	r3, [r7, #4]
 8001810:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001812:	2200      	movs	r2, #0
 8001814:	2120      	movs	r1, #32
 8001816:	4812      	ldr	r0, [pc, #72]	@ (8001860 <MX_GPIO_Init+0xd4>)
 8001818:	f001 fa78 	bl	8002d0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800181c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001820:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001822:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001826:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001828:	2300      	movs	r3, #0
 800182a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800182c:	f107 0314 	add.w	r3, r7, #20
 8001830:	4619      	mov	r1, r3
 8001832:	480c      	ldr	r0, [pc, #48]	@ (8001864 <MX_GPIO_Init+0xd8>)
 8001834:	f001 f8e6 	bl	8002a04 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001838:	2320      	movs	r3, #32
 800183a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800183c:	2301      	movs	r3, #1
 800183e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001840:	2300      	movs	r3, #0
 8001842:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001844:	2300      	movs	r3, #0
 8001846:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001848:	f107 0314 	add.w	r3, r7, #20
 800184c:	4619      	mov	r1, r3
 800184e:	4804      	ldr	r0, [pc, #16]	@ (8001860 <MX_GPIO_Init+0xd4>)
 8001850:	f001 f8d8 	bl	8002a04 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001854:	bf00      	nop
 8001856:	3728      	adds	r7, #40	@ 0x28
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	40023800 	.word	0x40023800
 8001860:	40020000 	.word	0x40020000
 8001864:	40020800 	.word	0x40020800

08001868 <EKF_Predict>:

/* USER CODE BEGIN 4 */
// okay to see if we can trust gyro gng i need to predict where im gonna be
// first
void EKF_Predict(EKF_State_t *state, float gi, float gj, float gk, float dt) {
 8001868:	b580      	push	{r7, lr}
 800186a:	b08e      	sub	sp, #56	@ 0x38
 800186c:	af00      	add	r7, sp, #0
 800186e:	6178      	str	r0, [r7, #20]
 8001870:	ed87 0a04 	vstr	s0, [r7, #16]
 8001874:	edc7 0a03 	vstr	s1, [r7, #12]
 8001878:	ed87 1a02 	vstr	s2, [r7, #8]
 800187c:	edc7 1a01 	vstr	s3, [r7, #4]
  // ekf is too confidenct if its just set as 1
  state->P[0][0] += 0.001f * dt;
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	ed93 7a07 	vldr	s14, [r3, #28]
 8001886:	edd7 7a01 	vldr	s15, [r7, #4]
 800188a:	eddf 6abb 	vldr	s13, [pc, #748]	@ 8001b78 <EKF_Predict+0x310>
 800188e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001892:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	edc3 7a07 	vstr	s15, [r3, #28]
  state->P[1][1] += 0.001f * dt;
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 80018a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80018a6:	eddf 6ab4 	vldr	s13, [pc, #720]	@ 8001b78 <EKF_Predict+0x310>
 80018aa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80018ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018b2:	697b      	ldr	r3, [r7, #20]
 80018b4:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
  state->P[2][2] += 0.001f * dt;
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	ed93 7a17 	vldr	s14, [r3, #92]	@ 0x5c
 80018be:	edd7 7a01 	vldr	s15, [r7, #4]
 80018c2:	eddf 6aad 	vldr	s13, [pc, #692]	@ 8001b78 <EKF_Predict+0x310>
 80018c6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80018ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
  state->P[3][3] += 0.001f * dt;
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	ed93 7a1f 	vldr	s14, [r3, #124]	@ 0x7c
 80018da:	edd7 7a01 	vldr	s15, [r7, #4]
 80018de:	eddf 6aa6 	vldr	s13, [pc, #664]	@ 8001b78 <EKF_Predict+0x310>
 80018e2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80018e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018ea:	697b      	ldr	r3, [r7, #20]
 80018ec:	edc3 7a1f 	vstr	s15, [r3, #124]	@ 0x7c
  state->P[4][4] += 1e-6f * dt;
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	ed93 7a27 	vldr	s14, [r3, #156]	@ 0x9c
 80018f6:	edd7 7a01 	vldr	s15, [r7, #4]
 80018fa:	eddf 6aa0 	vldr	s13, [pc, #640]	@ 8001b7c <EKF_Predict+0x314>
 80018fe:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001902:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	edc3 7a27 	vstr	s15, [r3, #156]	@ 0x9c
  state->P[5][5] += 1e-6f * dt;
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	ed93 7a2f 	vldr	s14, [r3, #188]	@ 0xbc
 8001912:	edd7 7a01 	vldr	s15, [r7, #4]
 8001916:	eddf 6a99 	vldr	s13, [pc, #612]	@ 8001b7c <EKF_Predict+0x314>
 800191a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800191e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	edc3 7a2f 	vstr	s15, [r3, #188]	@ 0xbc
  state->P[6][6] += 1e-6f * dt;
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	ed93 7a37 	vldr	s14, [r3, #220]	@ 0xdc
 800192e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001932:	eddf 6a92 	vldr	s13, [pc, #584]	@ 8001b7c <EKF_Predict+0x314>
 8001936:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800193a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800193e:	697b      	ldr	r3, [r7, #20]
 8001940:	edc3 7a37 	vstr	s15, [r3, #220]	@ 0xdc

  // subtract bias :)
  float ui = gi - state->bias[0];
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	edd3 7a04 	vldr	s15, [r3, #16]
 800194a:	ed97 7a04 	vldr	s14, [r7, #16]
 800194e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001952:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
  float uj = gj - state->bias[1];
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	edd3 7a05 	vldr	s15, [r3, #20]
 800195c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001960:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001964:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
  float uk = gk - state->bias[2];
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	edd3 7a06 	vldr	s15, [r3, #24]
 800196e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001972:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001976:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
  // grab quaternion values into a float so its easy to read
  float qw = state->q[0];
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	62bb      	str	r3, [r7, #40]	@ 0x28
  float qi = state->q[1];
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	627b      	str	r3, [r7, #36]	@ 0x24
  float qj = state->q[2];
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	689b      	ldr	r3, [r3, #8]
 800198a:	623b      	str	r3, [r7, #32]
  float qk = state->q[3];
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	68db      	ldr	r3, [r3, #12]
 8001990:	61fb      	str	r3, [r7, #28]
  // kinematic equation
  //  q(dot) = 1/2*q cross-mult w
  state->q[0] += 0.5f * dt * (-qi * ui - qj * uj - qk * uk);
 8001992:	697b      	ldr	r3, [r7, #20]
 8001994:	ed93 7a00 	vldr	s14, [r3]
 8001998:	edd7 7a01 	vldr	s15, [r7, #4]
 800199c:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80019a0:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80019a4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80019a8:	eeb1 6a67 	vneg.f32	s12, s15
 80019ac:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80019b0:	ee26 6a27 	vmul.f32	s12, s12, s15
 80019b4:	edd7 5a08 	vldr	s11, [r7, #32]
 80019b8:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80019bc:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80019c0:	ee36 6a67 	vsub.f32	s12, s12, s15
 80019c4:	edd7 5a07 	vldr	s11, [r7, #28]
 80019c8:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80019cc:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80019d0:	ee76 7a67 	vsub.f32	s15, s12, s15
 80019d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	edc3 7a00 	vstr	s15, [r3]
  state->q[1] += 0.5f * dt * (qw * ui + qj * uk - qk * uj);
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	ed93 7a01 	vldr	s14, [r3, #4]
 80019e8:	edd7 7a01 	vldr	s15, [r7, #4]
 80019ec:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80019f0:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80019f4:	ed97 6a0a 	vldr	s12, [r7, #40]	@ 0x28
 80019f8:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80019fc:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001a00:	edd7 5a08 	vldr	s11, [r7, #32]
 8001a04:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001a08:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001a0c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001a10:	edd7 5a07 	vldr	s11, [r7, #28]
 8001a14:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001a18:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001a1c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001a20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	edc3 7a01 	vstr	s15, [r3, #4]
  state->q[2] += 0.5f * dt * (qw * uj - qi * uk + qk * ui);
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	ed93 7a02 	vldr	s14, [r3, #8]
 8001a34:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a38:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8001a3c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001a40:	ed97 6a0a 	vldr	s12, [r7, #40]	@ 0x28
 8001a44:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001a48:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001a4c:	edd7 5a09 	vldr	s11, [r7, #36]	@ 0x24
 8001a50:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001a54:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001a58:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001a5c:	edd7 5a07 	vldr	s11, [r7, #28]
 8001a60:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001a64:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001a68:	ee76 7a27 	vadd.f32	s15, s12, s15
 8001a6c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	edc3 7a02 	vstr	s15, [r3, #8]
  state->q[3] += 0.5f * dt * (qw * uk + qi * uj - qj * ui);
 8001a7a:	697b      	ldr	r3, [r7, #20]
 8001a7c:	ed93 7a03 	vldr	s14, [r3, #12]
 8001a80:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a84:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8001a88:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001a8c:	ed97 6a0a 	vldr	s12, [r7, #40]	@ 0x28
 8001a90:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001a94:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001a98:	edd7 5a09 	vldr	s11, [r7, #36]	@ 0x24
 8001a9c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001aa0:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001aa4:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001aa8:	edd7 5a08 	vldr	s11, [r7, #32]
 8001aac:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001ab0:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001ab4:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001ab8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001abc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	edc3 7a03 	vstr	s15, [r3, #12]
  // normalize, need it so the flight calculation doesn't shrink to zero
  // bum ass rounding error why is 0.1+0.2 = 0.3000001 this is :/
  float msg = sqrtf(state->q[0] * state->q[0] + state->q[1] * state->q[1] +
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	ed93 7a00 	vldr	s14, [r3]
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	edd3 7a00 	vldr	s15, [r3]
 8001ad2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ad6:	697b      	ldr	r3, [r7, #20]
 8001ad8:	edd3 6a01 	vldr	s13, [r3, #4]
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	edd3 7a01 	vldr	s15, [r3, #4]
 8001ae2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ae6:	ee37 7a27 	vadd.f32	s14, s14, s15
                    state->q[2] * state->q[2] + state->q[3] * state->q[3]);
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	edd3 6a02 	vldr	s13, [r3, #8]
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	edd3 7a02 	vldr	s15, [r3, #8]
 8001af6:	ee66 7aa7 	vmul.f32	s15, s13, s15
  float msg = sqrtf(state->q[0] * state->q[0] + state->q[1] * state->q[1] +
 8001afa:	ee37 7a27 	vadd.f32	s14, s14, s15
                    state->q[2] * state->q[2] + state->q[3] * state->q[3]);
 8001afe:	697b      	ldr	r3, [r7, #20]
 8001b00:	edd3 6a03 	vldr	s13, [r3, #12]
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	edd3 7a03 	vldr	s15, [r3, #12]
 8001b0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
  float msg = sqrtf(state->q[0] * state->q[0] + state->q[1] * state->q[1] +
 8001b0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b12:	eeb0 0a67 	vmov.f32	s0, s15
 8001b16:	f007 fed5 	bl	80098c4 <sqrtf>
 8001b1a:	ed87 0a06 	vstr	s0, [r7, #24]
  state->q[0] /= msg;
 8001b1e:	697b      	ldr	r3, [r7, #20]
 8001b20:	edd3 6a00 	vldr	s13, [r3]
 8001b24:	ed97 7a06 	vldr	s14, [r7, #24]
 8001b28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	edc3 7a00 	vstr	s15, [r3]
  state->q[1] /= msg;
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	edd3 6a01 	vldr	s13, [r3, #4]
 8001b38:	ed97 7a06 	vldr	s14, [r7, #24]
 8001b3c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	edc3 7a01 	vstr	s15, [r3, #4]
  state->q[2] /= msg;
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	edd3 6a02 	vldr	s13, [r3, #8]
 8001b4c:	ed97 7a06 	vldr	s14, [r7, #24]
 8001b50:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	edc3 7a02 	vstr	s15, [r3, #8]
  state->q[3] /= msg;
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	edd3 6a03 	vldr	s13, [r3, #12]
 8001b60:	ed97 7a06 	vldr	s14, [r7, #24]
 8001b64:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8001b6e:	bf00      	nop
 8001b70:	3738      	adds	r7, #56	@ 0x38
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	3a83126f 	.word	0x3a83126f
 8001b7c:	358637bd 	.word	0x358637bd

08001b80 <EKF_Update>:
void EKF_Update(EKF_State_t *state, float ai, float aj, float ak) {
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b098      	sub	sp, #96	@ 0x60
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	60f8      	str	r0, [r7, #12]
 8001b88:	ed87 0a02 	vstr	s0, [r7, #8]
 8001b8c:	edc7 0a01 	vstr	s1, [r7, #4]
 8001b90:	ed87 1a00 	vstr	s2, [r7]
  // normalize data
  float a_mag = sqrtf(ai * ai + aj * aj + ak * ak);
 8001b94:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b98:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001b9c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ba0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001ba4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ba8:	edd7 7a00 	vldr	s15, [r7]
 8001bac:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001bb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bb4:	eeb0 0a67 	vmov.f32	s0, s15
 8001bb8:	f007 fe84 	bl	80098c4 <sqrtf>
 8001bbc:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
  if (fabsf(a_mag - 1.0f) > 0.15f) {
 8001bc0:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001bc4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001bc8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001bcc:	eef0 7ae7 	vabs.f32	s15, s15
 8001bd0:	ed9f 7ae7 	vldr	s14, [pc, #924]	@ 8001f70 <EKF_Update+0x3f0>
 8001bd4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bdc:	f300 822e 	bgt.w	800203c <EKF_Update+0x4bc>
    return; // ignore accel update during maneuver
  }
  if (a_mag < 0.01f)
 8001be0:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001be4:	ed9f 7ae3 	vldr	s14, [pc, #908]	@ 8001f74 <EKF_Update+0x3f4>
 8001be8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bf0:	f100 8226 	bmi.w	8002040 <EKF_Update+0x4c0>
    return; // avoid divide by zero.
  ai /= a_mag;
 8001bf4:	edd7 6a02 	vldr	s13, [r7, #8]
 8001bf8:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8001bfc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c00:	edc7 7a02 	vstr	s15, [r7, #8]
  aj /= a_mag;
 8001c04:	edd7 6a01 	vldr	s13, [r7, #4]
 8001c08:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8001c0c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c10:	edc7 7a01 	vstr	s15, [r7, #4]
  ak /= a_mag;
 8001c14:	edd7 6a00 	vldr	s13, [r7]
 8001c18:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8001c1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c20:	edc7 7a00 	vstr	s15, [r7]
  // get quaternion
  float qw = state->q[0];
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	65bb      	str	r3, [r7, #88]	@ 0x58
  float qi = state->q[1];
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	657b      	str	r3, [r7, #84]	@ 0x54
  float qj = state->q[2];
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	689b      	ldr	r3, [r3, #8]
 8001c34:	653b      	str	r3, [r7, #80]	@ 0x50
  float qk = state->q[3];
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	68db      	ldr	r3, [r3, #12]
 8001c3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  // predict gravity
  float hi = 2.0f * (qi * qk - qw * qj);
 8001c3c:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8001c40:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8001c44:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c48:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 8001c4c:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001c50:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c54:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c58:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001c5c:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
  float hj = 2.0f * (qw * qi + qj * qk);
 8001c60:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8001c64:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001c68:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c6c:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 8001c70:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8001c74:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c7c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001c80:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
  float hk = qw * qw - qi * qi - qj * qj + qk * qk;
 8001c84:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001c88:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001c8c:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001c90:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001c94:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c98:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001c9c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001ca0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001ca4:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8001ca8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001cac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cb0:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
  // error vector
  float ex = (hj * ak - hk * aj);
 8001cb4:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8001cb8:	edd7 7a00 	vldr	s15, [r7]
 8001cbc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cc0:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8001cc4:	edd7 7a01 	vldr	s15, [r7, #4]
 8001cc8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ccc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cd0:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
  float ey = (hk * ai - hi * ak);
 8001cd4:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8001cd8:	edd7 7a02 	vldr	s15, [r7, #8]
 8001cdc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ce0:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 8001ce4:	edd7 7a00 	vldr	s15, [r7]
 8001ce8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cf0:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
  float ez = (hi * aj - hj * ai);
 8001cf4:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8001cf8:	edd7 7a01 	vldr	s15, [r7, #4]
 8001cfc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d00:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8001d04:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d08:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d10:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
  float P_angle = state->P[0][0]; // Uncertainty in orientation
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	69db      	ldr	r3, [r3, #28]
 8001d18:	633b      	str	r3, [r7, #48]	@ 0x30
  float P_bias = state->P[4][4];  // Uncertainty in bias
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001d20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  // measurement noise
  float R_accel = 0.05f;
 8001d22:	4b95      	ldr	r3, [pc, #596]	@ (8001f78 <EKF_Update+0x3f8>)
 8001d24:	62bb      	str	r3, [r7, #40]	@ 0x28
  // k value for which to trust
  float K_angle = P_angle / (P_angle + R_accel);
 8001d26:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001d2a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001d2e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d32:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 8001d36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d3a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
  float K_bias = P_bias / (P_bias + R_accel);
 8001d3e:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001d42:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001d46:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d4a:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 8001d4e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d52:	edc7 7a08 	vstr	s15, [r7, #32]
  // half of error with K values multiplied
  float half_ex = 0.5f * ex * K_angle;
 8001d56:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001d5a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001d5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d62:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001d66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d6a:	edc7 7a07 	vstr	s15, [r7, #28]
  float half_ey = 0.5f * ey * K_angle;
 8001d6e:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001d72:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001d76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d7a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001d7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d82:	edc7 7a06 	vstr	s15, [r7, #24]
  float half_ez = 0.5f * ez * K_angle;
 8001d86:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001d8a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001d8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d92:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001d96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d9a:	edc7 7a05 	vstr	s15, [r7, #20]
  // update quaternion orientation with error
  state->q[0] += (-qi * half_ex - qj * half_ey - qk * half_ez);
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	ed93 7a00 	vldr	s14, [r3]
 8001da4:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001da8:	eef1 6a67 	vneg.f32	s13, s15
 8001dac:	edd7 7a07 	vldr	s15, [r7, #28]
 8001db0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001db4:	ed97 6a14 	vldr	s12, [r7, #80]	@ 0x50
 8001db8:	edd7 7a06 	vldr	s15, [r7, #24]
 8001dbc:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001dc0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001dc4:	ed97 6a13 	vldr	s12, [r7, #76]	@ 0x4c
 8001dc8:	edd7 7a05 	vldr	s15, [r7, #20]
 8001dcc:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001dd0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001dd4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	edc3 7a00 	vstr	s15, [r3]
  state->q[1] += (qw * half_ex + qj * half_ez - qk * half_ey);
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	ed93 7a01 	vldr	s14, [r3, #4]
 8001de4:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 8001de8:	edd7 7a07 	vldr	s15, [r7, #28]
 8001dec:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001df0:	ed97 6a14 	vldr	s12, [r7, #80]	@ 0x50
 8001df4:	edd7 7a05 	vldr	s15, [r7, #20]
 8001df8:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001dfc:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001e00:	ed97 6a13 	vldr	s12, [r7, #76]	@ 0x4c
 8001e04:	edd7 7a06 	vldr	s15, [r7, #24]
 8001e08:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001e0c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001e10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	edc3 7a01 	vstr	s15, [r3, #4]
  state->q[2] += (qw * half_ey - qi * half_ez + qk * half_ex);
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	ed93 7a02 	vldr	s14, [r3, #8]
 8001e20:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 8001e24:	edd7 7a06 	vldr	s15, [r7, #24]
 8001e28:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001e2c:	ed97 6a15 	vldr	s12, [r7, #84]	@ 0x54
 8001e30:	edd7 7a05 	vldr	s15, [r7, #20]
 8001e34:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001e38:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001e3c:	ed97 6a13 	vldr	s12, [r7, #76]	@ 0x4c
 8001e40:	edd7 7a07 	vldr	s15, [r7, #28]
 8001e44:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001e48:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001e4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	edc3 7a02 	vstr	s15, [r3, #8]
  state->q[3] += (qw * half_ez + qi * half_ey - qj * half_ex);
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	ed93 7a03 	vldr	s14, [r3, #12]
 8001e5c:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 8001e60:	edd7 7a05 	vldr	s15, [r7, #20]
 8001e64:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001e68:	ed97 6a15 	vldr	s12, [r7, #84]	@ 0x54
 8001e6c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001e70:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001e74:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001e78:	ed97 6a14 	vldr	s12, [r7, #80]	@ 0x50
 8001e7c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001e80:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001e84:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001e88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	edc3 7a03 	vstr	s15, [r3, #12]
  // gyro bias correction (drifting)
  state->bias[0] += -ex * K_bias * 0.01f; // Small learning rate
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	ed93 7a04 	vldr	s14, [r3, #16]
 8001e98:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001e9c:	eef1 6a67 	vneg.f32	s13, s15
 8001ea0:	edd7 7a08 	vldr	s15, [r7, #32]
 8001ea4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ea8:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8001f74 <EKF_Update+0x3f4>
 8001eac:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001eb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	edc3 7a04 	vstr	s15, [r3, #16]
  state->bias[1] += -ey * K_bias * 0.01f;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	ed93 7a05 	vldr	s14, [r3, #20]
 8001ec0:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001ec4:	eef1 6a67 	vneg.f32	s13, s15
 8001ec8:	edd7 7a08 	vldr	s15, [r7, #32]
 8001ecc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ed0:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8001f74 <EKF_Update+0x3f4>
 8001ed4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001ed8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	edc3 7a05 	vstr	s15, [r3, #20]
  state->bias[2] += -ez * K_bias * 0.01f;
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	ed93 7a06 	vldr	s14, [r3, #24]
 8001ee8:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001eec:	eef1 6a67 	vneg.f32	s13, s15
 8001ef0:	edd7 7a08 	vldr	s15, [r7, #32]
 8001ef4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ef8:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8001f74 <EKF_Update+0x3f4>
 8001efc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001f00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	edc3 7a06 	vstr	s15, [r3, #24]
  // reduce uncertainty
  state->P[0][0] -= K_angle * state->P[0][0];
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	ed93 7a07 	vldr	s14, [r3, #28]
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	edd3 6a07 	vldr	s13, [r3, #28]
 8001f16:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001f1a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f1e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	edc3 7a07 	vstr	s15, [r3, #28]
  state->P[1][1] -= K_angle * state->P[1][1];
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 8001f34:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001f38:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f3c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
  state->P[2][2] -= K_angle * state->P[2][2];
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	ed93 7a17 	vldr	s14, [r3, #92]	@ 0x5c
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	edd3 6a17 	vldr	s13, [r3, #92]	@ 0x5c
 8001f52:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001f56:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
  state->P[3][3] -= K_angle * state->P[3][3];
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	ed93 7a1f 	vldr	s14, [r3, #124]	@ 0x7c
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	e006      	b.n	8001f7c <EKF_Update+0x3fc>
 8001f6e:	bf00      	nop
 8001f70:	3e19999a 	.word	0x3e19999a
 8001f74:	3c23d70a 	.word	0x3c23d70a
 8001f78:	3d4ccccd 	.word	0x3d4ccccd
 8001f7c:	edd3 6a1f 	vldr	s13, [r3, #124]	@ 0x7c
 8001f80:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001f84:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	edc3 7a1f 	vstr	s15, [r3, #124]	@ 0x7c
  // normalize for fp calculation
  float mag = sqrtf(state->q[0] * state->q[0] + state->q[1] * state->q[1] +
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	ed93 7a00 	vldr	s14, [r3]
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	edd3 7a00 	vldr	s15, [r3]
 8001f9e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	edd3 6a01 	vldr	s13, [r3, #4]
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	edd3 7a01 	vldr	s15, [r3, #4]
 8001fae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fb2:	ee37 7a27 	vadd.f32	s14, s14, s15
                    state->q[2] * state->q[2] + state->q[3] * state->q[3]);
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	edd3 6a02 	vldr	s13, [r3, #8]
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	edd3 7a02 	vldr	s15, [r3, #8]
 8001fc2:	ee66 7aa7 	vmul.f32	s15, s13, s15
  float mag = sqrtf(state->q[0] * state->q[0] + state->q[1] * state->q[1] +
 8001fc6:	ee37 7a27 	vadd.f32	s14, s14, s15
                    state->q[2] * state->q[2] + state->q[3] * state->q[3]);
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	edd3 6a03 	vldr	s13, [r3, #12]
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	edd3 7a03 	vldr	s15, [r3, #12]
 8001fd6:	ee66 7aa7 	vmul.f32	s15, s13, s15
  float mag = sqrtf(state->q[0] * state->q[0] + state->q[1] * state->q[1] +
 8001fda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fde:	eeb0 0a67 	vmov.f32	s0, s15
 8001fe2:	f007 fc6f 	bl	80098c4 <sqrtf>
 8001fe6:	ed87 0a04 	vstr	s0, [r7, #16]
  state->q[0] /= mag;
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	edd3 6a00 	vldr	s13, [r3]
 8001ff0:	ed97 7a04 	vldr	s14, [r7, #16]
 8001ff4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	edc3 7a00 	vstr	s15, [r3]
  state->q[1] /= mag;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	edd3 6a01 	vldr	s13, [r3, #4]
 8002004:	ed97 7a04 	vldr	s14, [r7, #16]
 8002008:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	edc3 7a01 	vstr	s15, [r3, #4]
  state->q[2] /= mag;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	edd3 6a02 	vldr	s13, [r3, #8]
 8002018:	ed97 7a04 	vldr	s14, [r7, #16]
 800201c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	edc3 7a02 	vstr	s15, [r3, #8]
  state->q[3] /= mag;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	edd3 6a03 	vldr	s13, [r3, #12]
 800202c:	ed97 7a04 	vldr	s14, [r7, #16]
 8002030:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	edc3 7a03 	vstr	s15, [r3, #12]
 800203a:	e002      	b.n	8002042 <EKF_Update+0x4c2>
    return; // ignore accel update during maneuver
 800203c:	bf00      	nop
 800203e:	e000      	b.n	8002042 <EKF_Update+0x4c2>
    return; // avoid divide by zero.
 8002040:	bf00      	nop
}
 8002042:	3760      	adds	r7, #96	@ 0x60
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}

08002048 <EKF_Init>:
// initalize EKF
void EKF_Init(EKF_State_t *state) {
 8002048:	b480      	push	{r7}
 800204a:	b085      	sub	sp, #20
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  // intialize quaternion coord with (1,0,0,0)
  state->q[0] = 1.0f;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002056:	601a      	str	r2, [r3, #0]
  state->q[1] = 0.0f;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	f04f 0200 	mov.w	r2, #0
 800205e:	605a      	str	r2, [r3, #4]
  state->q[2] = 0.0f;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	f04f 0200 	mov.w	r2, #0
 8002066:	609a      	str	r2, [r3, #8]
  state->q[3] = 0.0f;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	f04f 0200 	mov.w	r2, #0
 800206e:	60da      	str	r2, [r3, #12]
  // reset bias to zero
  state->bias[0] = 0.0f;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	f04f 0200 	mov.w	r2, #0
 8002076:	611a      	str	r2, [r3, #16]
  state->bias[1] = 0.0f;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	f04f 0200 	mov.w	r2, #0
 800207e:	615a      	str	r2, [r3, #20]
  state->bias[2] = 0.0f;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	f04f 0200 	mov.w	r2, #0
 8002086:	619a      	str	r2, [r3, #24]
  // intialize covariance (diagonal ekf)
  for (int i = 0; i < 7; i++) {
 8002088:	2300      	movs	r3, #0
 800208a:	60fb      	str	r3, [r7, #12]
 800208c:	e020      	b.n	80020d0 <EKF_Init+0x88>
    for (int j = 0; j < 7; j++) {
 800208e:	2300      	movs	r3, #0
 8002090:	60bb      	str	r3, [r7, #8]
 8002092:	e017      	b.n	80020c4 <EKF_Init+0x7c>
      state->P[i][j] = (i == j) ? 1.0f : 0.0f;
 8002094:	68fa      	ldr	r2, [r7, #12]
 8002096:	68bb      	ldr	r3, [r7, #8]
 8002098:	429a      	cmp	r2, r3
 800209a:	d102      	bne.n	80020a2 <EKF_Init+0x5a>
 800209c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80020a0:	e001      	b.n	80020a6 <EKF_Init+0x5e>
 80020a2:	f04f 0100 	mov.w	r1, #0
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	68fa      	ldr	r2, [r7, #12]
 80020aa:	4613      	mov	r3, r2
 80020ac:	00db      	lsls	r3, r3, #3
 80020ae:	1a9b      	subs	r3, r3, r2
 80020b0:	68ba      	ldr	r2, [r7, #8]
 80020b2:	4413      	add	r3, r2
 80020b4:	3306      	adds	r3, #6
 80020b6:	009b      	lsls	r3, r3, #2
 80020b8:	4403      	add	r3, r0
 80020ba:	3304      	adds	r3, #4
 80020bc:	6019      	str	r1, [r3, #0]
    for (int j = 0; j < 7; j++) {
 80020be:	68bb      	ldr	r3, [r7, #8]
 80020c0:	3301      	adds	r3, #1
 80020c2:	60bb      	str	r3, [r7, #8]
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	2b06      	cmp	r3, #6
 80020c8:	dde4      	ble.n	8002094 <EKF_Init+0x4c>
  for (int i = 0; i < 7; i++) {
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	3301      	adds	r3, #1
 80020ce:	60fb      	str	r3, [r7, #12]
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	2b06      	cmp	r3, #6
 80020d4:	dddb      	ble.n	800208e <EKF_Init+0x46>
    }
  }
  // INitialize PID state
  state->roll_integral = 0.0f;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	f04f 0200 	mov.w	r2, #0
 80020dc:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  state->pitch_integral = 0.0f;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	f04f 0200 	mov.w	r2, #0
 80020e6:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
  state->yaw_integral = 0.0f;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	f04f 0200 	mov.w	r2, #0
 80020f0:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
  state->last_roll_error = 0.0f;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	f04f 0200 	mov.w	r2, #0
 80020fa:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
  state->last_pitch_error = 0.0f;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	f04f 0200 	mov.w	r2, #0
 8002104:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
  state->last_yaw_error = 0.0f;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	f04f 0200 	mov.w	r2, #0
 800210e:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
}
 8002112:	bf00      	nop
 8002114:	3714      	adds	r7, #20
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr
	...

08002120 <HAL_UART_RxCpltCallback>:

// function that runs when rx_byte arrives
/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002120:	b580      	push	{r7, lr}
 8002122:	b082      	sub	sp, #8
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2) {
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a14      	ldr	r2, [pc, #80]	@ (8002180 <HAL_UART_RxCpltCallback+0x60>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d121      	bne.n	8002176 <HAL_UART_RxCpltCallback+0x56>
    if (rx_byte == '\n') {
 8002132:	4b14      	ldr	r3, [pc, #80]	@ (8002184 <HAL_UART_RxCpltCallback+0x64>)
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	2b0a      	cmp	r3, #10
 8002138:	d10b      	bne.n	8002152 <HAL_UART_RxCpltCallback+0x32>
      rx_buffer[rx_index] = '\0';
 800213a:	4b13      	ldr	r3, [pc, #76]	@ (8002188 <HAL_UART_RxCpltCallback+0x68>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a13      	ldr	r2, [pc, #76]	@ (800218c <HAL_UART_RxCpltCallback+0x6c>)
 8002140:	2100      	movs	r1, #0
 8002142:	54d1      	strb	r1, [r2, r3]
      data_ready = 1;
 8002144:	4b12      	ldr	r3, [pc, #72]	@ (8002190 <HAL_UART_RxCpltCallback+0x70>)
 8002146:	2201      	movs	r2, #1
 8002148:	701a      	strb	r2, [r3, #0]
      rx_index = 0;
 800214a:	4b0f      	ldr	r3, [pc, #60]	@ (8002188 <HAL_UART_RxCpltCallback+0x68>)
 800214c:	2200      	movs	r2, #0
 800214e:	601a      	str	r2, [r3, #0]
 8002150:	e00c      	b.n	800216c <HAL_UART_RxCpltCallback+0x4c>
    } else {
      if (rx_index < 127) { // <--- Add this safety belt back
 8002152:	4b0d      	ldr	r3, [pc, #52]	@ (8002188 <HAL_UART_RxCpltCallback+0x68>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	2b7e      	cmp	r3, #126	@ 0x7e
 8002158:	dc08      	bgt.n	800216c <HAL_UART_RxCpltCallback+0x4c>
        rx_buffer[rx_index++] = rx_byte;
 800215a:	4b0b      	ldr	r3, [pc, #44]	@ (8002188 <HAL_UART_RxCpltCallback+0x68>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	1c5a      	adds	r2, r3, #1
 8002160:	4909      	ldr	r1, [pc, #36]	@ (8002188 <HAL_UART_RxCpltCallback+0x68>)
 8002162:	600a      	str	r2, [r1, #0]
 8002164:	4a07      	ldr	r2, [pc, #28]	@ (8002184 <HAL_UART_RxCpltCallback+0x64>)
 8002166:	7811      	ldrb	r1, [r2, #0]
 8002168:	4a08      	ldr	r2, [pc, #32]	@ (800218c <HAL_UART_RxCpltCallback+0x6c>)
 800216a:	54d1      	strb	r1, [r2, r3]
      }
    }
    HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 800216c:	2201      	movs	r2, #1
 800216e:	4905      	ldr	r1, [pc, #20]	@ (8002184 <HAL_UART_RxCpltCallback+0x64>)
 8002170:	4808      	ldr	r0, [pc, #32]	@ (8002194 <HAL_UART_RxCpltCallback+0x74>)
 8002172:	f001 fb72 	bl	800385a <HAL_UART_Receive_IT>
  }
}
 8002176:	bf00      	nop
 8002178:	3708      	adds	r7, #8
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	40004400 	.word	0x40004400
 8002184:	20000280 	.word	0x20000280
 8002188:	20000304 	.word	0x20000304
 800218c:	20000284 	.word	0x20000284
 8002190:	20000308 	.word	0x20000308
 8002194:	20000238 	.word	0x20000238

08002198 <logging>:

void logging(char *log_msg) {
 8002198:	b580      	push	{r7, lr}
 800219a:	b0a2      	sub	sp, #136	@ 0x88
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  char out_msg[128];
  snprintf(out_msg, sizeof(out_msg), "%s\n", log_msg);
 80021a0:	f107 0008 	add.w	r0, r7, #8
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	4a0a      	ldr	r2, [pc, #40]	@ (80021d0 <logging+0x38>)
 80021a8:	2180      	movs	r1, #128	@ 0x80
 80021aa:	f003 fa0d 	bl	80055c8 <sniprintf>
  HAL_UART_Transmit(&huart1, (uint8_t *)out_msg, strlen(out_msg), 10);
 80021ae:	f107 0308 	add.w	r3, r7, #8
 80021b2:	4618      	mov	r0, r3
 80021b4:	f7fe f864 	bl	8000280 <strlen>
 80021b8:	4603      	mov	r3, r0
 80021ba:	b29a      	uxth	r2, r3
 80021bc:	f107 0108 	add.w	r1, r7, #8
 80021c0:	230a      	movs	r3, #10
 80021c2:	4804      	ldr	r0, [pc, #16]	@ (80021d4 <logging+0x3c>)
 80021c4:	f001 fabe 	bl	8003744 <HAL_UART_Transmit>
}
 80021c8:	bf00      	nop
 80021ca:	3788      	adds	r7, #136	@ 0x88
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	0800adbc 	.word	0x0800adbc
 80021d4:	200001f0 	.word	0x200001f0

080021d8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80021d8:	b480      	push	{r7}
 80021da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021dc:	b672      	cpsid	i
}
 80021de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 80021e0:	bf00      	nop
 80021e2:	e7fd      	b.n	80021e0 <Error_Handler+0x8>

080021e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021ea:	2300      	movs	r3, #0
 80021ec:	607b      	str	r3, [r7, #4]
 80021ee:	4b10      	ldr	r3, [pc, #64]	@ (8002230 <HAL_MspInit+0x4c>)
 80021f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021f2:	4a0f      	ldr	r2, [pc, #60]	@ (8002230 <HAL_MspInit+0x4c>)
 80021f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80021fa:	4b0d      	ldr	r3, [pc, #52]	@ (8002230 <HAL_MspInit+0x4c>)
 80021fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002202:	607b      	str	r3, [r7, #4]
 8002204:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002206:	2300      	movs	r3, #0
 8002208:	603b      	str	r3, [r7, #0]
 800220a:	4b09      	ldr	r3, [pc, #36]	@ (8002230 <HAL_MspInit+0x4c>)
 800220c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800220e:	4a08      	ldr	r2, [pc, #32]	@ (8002230 <HAL_MspInit+0x4c>)
 8002210:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002214:	6413      	str	r3, [r2, #64]	@ 0x40
 8002216:	4b06      	ldr	r3, [pc, #24]	@ (8002230 <HAL_MspInit+0x4c>)
 8002218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800221a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800221e:	603b      	str	r3, [r7, #0]
 8002220:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002222:	2007      	movs	r0, #7
 8002224:	f000 fb1a 	bl	800285c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002228:	bf00      	nop
 800222a:	3708      	adds	r7, #8
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}
 8002230:	40023800 	.word	0x40023800

08002234 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b08c      	sub	sp, #48	@ 0x30
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800223c:	f107 031c 	add.w	r3, r7, #28
 8002240:	2200      	movs	r2, #0
 8002242:	601a      	str	r2, [r3, #0]
 8002244:	605a      	str	r2, [r3, #4]
 8002246:	609a      	str	r2, [r3, #8]
 8002248:	60da      	str	r2, [r3, #12]
 800224a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a3a      	ldr	r2, [pc, #232]	@ (800233c <HAL_UART_MspInit+0x108>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d135      	bne.n	80022c2 <HAL_UART_MspInit+0x8e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002256:	2300      	movs	r3, #0
 8002258:	61bb      	str	r3, [r7, #24]
 800225a:	4b39      	ldr	r3, [pc, #228]	@ (8002340 <HAL_UART_MspInit+0x10c>)
 800225c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800225e:	4a38      	ldr	r2, [pc, #224]	@ (8002340 <HAL_UART_MspInit+0x10c>)
 8002260:	f043 0310 	orr.w	r3, r3, #16
 8002264:	6453      	str	r3, [r2, #68]	@ 0x44
 8002266:	4b36      	ldr	r3, [pc, #216]	@ (8002340 <HAL_UART_MspInit+0x10c>)
 8002268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800226a:	f003 0310 	and.w	r3, r3, #16
 800226e:	61bb      	str	r3, [r7, #24]
 8002270:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002272:	2300      	movs	r3, #0
 8002274:	617b      	str	r3, [r7, #20]
 8002276:	4b32      	ldr	r3, [pc, #200]	@ (8002340 <HAL_UART_MspInit+0x10c>)
 8002278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800227a:	4a31      	ldr	r2, [pc, #196]	@ (8002340 <HAL_UART_MspInit+0x10c>)
 800227c:	f043 0301 	orr.w	r3, r3, #1
 8002280:	6313      	str	r3, [r2, #48]	@ 0x30
 8002282:	4b2f      	ldr	r3, [pc, #188]	@ (8002340 <HAL_UART_MspInit+0x10c>)
 8002284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002286:	f003 0301 	and.w	r3, r3, #1
 800228a:	617b      	str	r3, [r7, #20]
 800228c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800228e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002292:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002294:	2302      	movs	r3, #2
 8002296:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002298:	2300      	movs	r3, #0
 800229a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800229c:	2303      	movs	r3, #3
 800229e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80022a0:	2307      	movs	r3, #7
 80022a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022a4:	f107 031c 	add.w	r3, r7, #28
 80022a8:	4619      	mov	r1, r3
 80022aa:	4826      	ldr	r0, [pc, #152]	@ (8002344 <HAL_UART_MspInit+0x110>)
 80022ac:	f000 fbaa 	bl	8002a04 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80022b0:	2200      	movs	r2, #0
 80022b2:	2100      	movs	r1, #0
 80022b4:	2025      	movs	r0, #37	@ 0x25
 80022b6:	f000 fadc 	bl	8002872 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80022ba:	2025      	movs	r0, #37	@ 0x25
 80022bc:	f000 faf5 	bl	80028aa <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 80022c0:	e038      	b.n	8002334 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART2)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a20      	ldr	r2, [pc, #128]	@ (8002348 <HAL_UART_MspInit+0x114>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d133      	bne.n	8002334 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 80022cc:	2300      	movs	r3, #0
 80022ce:	613b      	str	r3, [r7, #16]
 80022d0:	4b1b      	ldr	r3, [pc, #108]	@ (8002340 <HAL_UART_MspInit+0x10c>)
 80022d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d4:	4a1a      	ldr	r2, [pc, #104]	@ (8002340 <HAL_UART_MspInit+0x10c>)
 80022d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022da:	6413      	str	r3, [r2, #64]	@ 0x40
 80022dc:	4b18      	ldr	r3, [pc, #96]	@ (8002340 <HAL_UART_MspInit+0x10c>)
 80022de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022e4:	613b      	str	r3, [r7, #16]
 80022e6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022e8:	2300      	movs	r3, #0
 80022ea:	60fb      	str	r3, [r7, #12]
 80022ec:	4b14      	ldr	r3, [pc, #80]	@ (8002340 <HAL_UART_MspInit+0x10c>)
 80022ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f0:	4a13      	ldr	r2, [pc, #76]	@ (8002340 <HAL_UART_MspInit+0x10c>)
 80022f2:	f043 0301 	orr.w	r3, r3, #1
 80022f6:	6313      	str	r3, [r2, #48]	@ 0x30
 80022f8:	4b11      	ldr	r3, [pc, #68]	@ (8002340 <HAL_UART_MspInit+0x10c>)
 80022fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022fc:	f003 0301 	and.w	r3, r3, #1
 8002300:	60fb      	str	r3, [r7, #12]
 8002302:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002304:	230c      	movs	r3, #12
 8002306:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002308:	2302      	movs	r3, #2
 800230a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800230c:	2300      	movs	r3, #0
 800230e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002310:	2303      	movs	r3, #3
 8002312:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002314:	2307      	movs	r3, #7
 8002316:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002318:	f107 031c 	add.w	r3, r7, #28
 800231c:	4619      	mov	r1, r3
 800231e:	4809      	ldr	r0, [pc, #36]	@ (8002344 <HAL_UART_MspInit+0x110>)
 8002320:	f000 fb70 	bl	8002a04 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002324:	2200      	movs	r2, #0
 8002326:	2100      	movs	r1, #0
 8002328:	2026      	movs	r0, #38	@ 0x26
 800232a:	f000 faa2 	bl	8002872 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800232e:	2026      	movs	r0, #38	@ 0x26
 8002330:	f000 fabb 	bl	80028aa <HAL_NVIC_EnableIRQ>
}
 8002334:	bf00      	nop
 8002336:	3730      	adds	r7, #48	@ 0x30
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}
 800233c:	40011000 	.word	0x40011000
 8002340:	40023800 	.word	0x40023800
 8002344:	40020000 	.word	0x40020000
 8002348:	40004400 	.word	0x40004400

0800234c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002350:	bf00      	nop
 8002352:	e7fd      	b.n	8002350 <NMI_Handler+0x4>

08002354 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002358:	bf00      	nop
 800235a:	e7fd      	b.n	8002358 <HardFault_Handler+0x4>

0800235c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800235c:	b480      	push	{r7}
 800235e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002360:	bf00      	nop
 8002362:	e7fd      	b.n	8002360 <MemManage_Handler+0x4>

08002364 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002368:	bf00      	nop
 800236a:	e7fd      	b.n	8002368 <BusFault_Handler+0x4>

0800236c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800236c:	b480      	push	{r7}
 800236e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002370:	bf00      	nop
 8002372:	e7fd      	b.n	8002370 <UsageFault_Handler+0x4>

08002374 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002374:	b480      	push	{r7}
 8002376:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002378:	bf00      	nop
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr

08002382 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002382:	b480      	push	{r7}
 8002384:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002386:	bf00      	nop
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr

08002390 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002394:	bf00      	nop
 8002396:	46bd      	mov	sp, r7
 8002398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239c:	4770      	bx	lr

0800239e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800239e:	b580      	push	{r7, lr}
 80023a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023a2:	f000 f96b 	bl	800267c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023a6:	bf00      	nop
 80023a8:	bd80      	pop	{r7, pc}
	...

080023ac <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80023b0:	4802      	ldr	r0, [pc, #8]	@ (80023bc <USART1_IRQHandler+0x10>)
 80023b2:	f001 fa77 	bl	80038a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80023b6:	bf00      	nop
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	200001f0 	.word	0x200001f0

080023c0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80023c4:	4802      	ldr	r0, [pc, #8]	@ (80023d0 <USART2_IRQHandler+0x10>)
 80023c6:	f001 fa6d 	bl	80038a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80023ca:	bf00      	nop
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	20000238 	.word	0x20000238

080023d4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80023d4:	b480      	push	{r7}
 80023d6:	af00      	add	r7, sp, #0
  return 1;
 80023d8:	2301      	movs	r3, #1
}
 80023da:	4618      	mov	r0, r3
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr

080023e4 <_kill>:

int _kill(int pid, int sig)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
 80023ec:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80023ee:	f003 fa07 	bl	8005800 <__errno>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2216      	movs	r2, #22
 80023f6:	601a      	str	r2, [r3, #0]
  return -1;
 80023f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3708      	adds	r7, #8
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}

08002404 <_exit>:

void _exit (int status)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b082      	sub	sp, #8
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800240c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	f7ff ffe7 	bl	80023e4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002416:	bf00      	nop
 8002418:	e7fd      	b.n	8002416 <_exit+0x12>

0800241a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800241a:	b580      	push	{r7, lr}
 800241c:	b086      	sub	sp, #24
 800241e:	af00      	add	r7, sp, #0
 8002420:	60f8      	str	r0, [r7, #12]
 8002422:	60b9      	str	r1, [r7, #8]
 8002424:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002426:	2300      	movs	r3, #0
 8002428:	617b      	str	r3, [r7, #20]
 800242a:	e00a      	b.n	8002442 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800242c:	f3af 8000 	nop.w
 8002430:	4601      	mov	r1, r0
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	1c5a      	adds	r2, r3, #1
 8002436:	60ba      	str	r2, [r7, #8]
 8002438:	b2ca      	uxtb	r2, r1
 800243a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	3301      	adds	r3, #1
 8002440:	617b      	str	r3, [r7, #20]
 8002442:	697a      	ldr	r2, [r7, #20]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	429a      	cmp	r2, r3
 8002448:	dbf0      	blt.n	800242c <_read+0x12>
  }

  return len;
 800244a:	687b      	ldr	r3, [r7, #4]
}
 800244c:	4618      	mov	r0, r3
 800244e:	3718      	adds	r7, #24
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}

08002454 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b086      	sub	sp, #24
 8002458:	af00      	add	r7, sp, #0
 800245a:	60f8      	str	r0, [r7, #12]
 800245c:	60b9      	str	r1, [r7, #8]
 800245e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002460:	2300      	movs	r3, #0
 8002462:	617b      	str	r3, [r7, #20]
 8002464:	e009      	b.n	800247a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	1c5a      	adds	r2, r3, #1
 800246a:	60ba      	str	r2, [r7, #8]
 800246c:	781b      	ldrb	r3, [r3, #0]
 800246e:	4618      	mov	r0, r3
 8002470:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	3301      	adds	r3, #1
 8002478:	617b      	str	r3, [r7, #20]
 800247a:	697a      	ldr	r2, [r7, #20]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	429a      	cmp	r2, r3
 8002480:	dbf1      	blt.n	8002466 <_write+0x12>
  }
  return len;
 8002482:	687b      	ldr	r3, [r7, #4]
}
 8002484:	4618      	mov	r0, r3
 8002486:	3718      	adds	r7, #24
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}

0800248c <_close>:

int _close(int file)
{
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002494:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002498:	4618      	mov	r0, r3
 800249a:	370c      	adds	r7, #12
 800249c:	46bd      	mov	sp, r7
 800249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a2:	4770      	bx	lr

080024a4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b083      	sub	sp, #12
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
 80024ac:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80024b4:	605a      	str	r2, [r3, #4]
  return 0;
 80024b6:	2300      	movs	r3, #0
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	370c      	adds	r7, #12
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr

080024c4 <_isatty>:

int _isatty(int file)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b083      	sub	sp, #12
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80024cc:	2301      	movs	r3, #1
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	370c      	adds	r7, #12
 80024d2:	46bd      	mov	sp, r7
 80024d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d8:	4770      	bx	lr

080024da <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024da:	b480      	push	{r7}
 80024dc:	b085      	sub	sp, #20
 80024de:	af00      	add	r7, sp, #0
 80024e0:	60f8      	str	r0, [r7, #12]
 80024e2:	60b9      	str	r1, [r7, #8]
 80024e4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80024e6:	2300      	movs	r3, #0
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	3714      	adds	r7, #20
 80024ec:	46bd      	mov	sp, r7
 80024ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f2:	4770      	bx	lr

080024f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b086      	sub	sp, #24
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024fc:	4a14      	ldr	r2, [pc, #80]	@ (8002550 <_sbrk+0x5c>)
 80024fe:	4b15      	ldr	r3, [pc, #84]	@ (8002554 <_sbrk+0x60>)
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002508:	4b13      	ldr	r3, [pc, #76]	@ (8002558 <_sbrk+0x64>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d102      	bne.n	8002516 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002510:	4b11      	ldr	r3, [pc, #68]	@ (8002558 <_sbrk+0x64>)
 8002512:	4a12      	ldr	r2, [pc, #72]	@ (800255c <_sbrk+0x68>)
 8002514:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002516:	4b10      	ldr	r3, [pc, #64]	@ (8002558 <_sbrk+0x64>)
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4413      	add	r3, r2
 800251e:	693a      	ldr	r2, [r7, #16]
 8002520:	429a      	cmp	r2, r3
 8002522:	d207      	bcs.n	8002534 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002524:	f003 f96c 	bl	8005800 <__errno>
 8002528:	4603      	mov	r3, r0
 800252a:	220c      	movs	r2, #12
 800252c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800252e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002532:	e009      	b.n	8002548 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002534:	4b08      	ldr	r3, [pc, #32]	@ (8002558 <_sbrk+0x64>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800253a:	4b07      	ldr	r3, [pc, #28]	@ (8002558 <_sbrk+0x64>)
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4413      	add	r3, r2
 8002542:	4a05      	ldr	r2, [pc, #20]	@ (8002558 <_sbrk+0x64>)
 8002544:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002546:	68fb      	ldr	r3, [r7, #12]
}
 8002548:	4618      	mov	r0, r3
 800254a:	3718      	adds	r7, #24
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}
 8002550:	20020000 	.word	0x20020000
 8002554:	00000400 	.word	0x00000400
 8002558:	20000404 	.word	0x20000404
 800255c:	20000558 	.word	0x20000558

08002560 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002560:	b480      	push	{r7}
 8002562:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002564:	4b06      	ldr	r3, [pc, #24]	@ (8002580 <SystemInit+0x20>)
 8002566:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800256a:	4a05      	ldr	r2, [pc, #20]	@ (8002580 <SystemInit+0x20>)
 800256c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002570:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002574:	bf00      	nop
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr
 800257e:	bf00      	nop
 8002580:	e000ed00 	.word	0xe000ed00

08002584 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002584:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80025bc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002588:	f7ff ffea 	bl	8002560 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800258c:	480c      	ldr	r0, [pc, #48]	@ (80025c0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800258e:	490d      	ldr	r1, [pc, #52]	@ (80025c4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002590:	4a0d      	ldr	r2, [pc, #52]	@ (80025c8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002592:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002594:	e002      	b.n	800259c <LoopCopyDataInit>

08002596 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002596:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002598:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800259a:	3304      	adds	r3, #4

0800259c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800259c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800259e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025a0:	d3f9      	bcc.n	8002596 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025a2:	4a0a      	ldr	r2, [pc, #40]	@ (80025cc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80025a4:	4c0a      	ldr	r4, [pc, #40]	@ (80025d0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80025a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025a8:	e001      	b.n	80025ae <LoopFillZerobss>

080025aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025ac:	3204      	adds	r2, #4

080025ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025b0:	d3fb      	bcc.n	80025aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80025b2:	f003 f92b 	bl	800580c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80025b6:	f7fe fd3b 	bl	8001030 <main>
  bx  lr    
 80025ba:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80025bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80025c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025c4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80025c8:	0800b448 	.word	0x0800b448
  ldr r2, =_sbss
 80025cc:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80025d0:	20000558 	.word	0x20000558

080025d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80025d4:	e7fe      	b.n	80025d4 <ADC_IRQHandler>
	...

080025d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80025dc:	4b0e      	ldr	r3, [pc, #56]	@ (8002618 <HAL_Init+0x40>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a0d      	ldr	r2, [pc, #52]	@ (8002618 <HAL_Init+0x40>)
 80025e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80025e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80025e8:	4b0b      	ldr	r3, [pc, #44]	@ (8002618 <HAL_Init+0x40>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a0a      	ldr	r2, [pc, #40]	@ (8002618 <HAL_Init+0x40>)
 80025ee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80025f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025f4:	4b08      	ldr	r3, [pc, #32]	@ (8002618 <HAL_Init+0x40>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4a07      	ldr	r2, [pc, #28]	@ (8002618 <HAL_Init+0x40>)
 80025fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002600:	2003      	movs	r0, #3
 8002602:	f000 f92b 	bl	800285c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002606:	2000      	movs	r0, #0
 8002608:	f000 f808 	bl	800261c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800260c:	f7ff fdea 	bl	80021e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002610:	2300      	movs	r3, #0
}
 8002612:	4618      	mov	r0, r3
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	40023c00 	.word	0x40023c00

0800261c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b082      	sub	sp, #8
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002624:	4b12      	ldr	r3, [pc, #72]	@ (8002670 <HAL_InitTick+0x54>)
 8002626:	681a      	ldr	r2, [r3, #0]
 8002628:	4b12      	ldr	r3, [pc, #72]	@ (8002674 <HAL_InitTick+0x58>)
 800262a:	781b      	ldrb	r3, [r3, #0]
 800262c:	4619      	mov	r1, r3
 800262e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002632:	fbb3 f3f1 	udiv	r3, r3, r1
 8002636:	fbb2 f3f3 	udiv	r3, r2, r3
 800263a:	4618      	mov	r0, r3
 800263c:	f000 f943 	bl	80028c6 <HAL_SYSTICK_Config>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d001      	beq.n	800264a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e00e      	b.n	8002668 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2b0f      	cmp	r3, #15
 800264e:	d80a      	bhi.n	8002666 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002650:	2200      	movs	r2, #0
 8002652:	6879      	ldr	r1, [r7, #4]
 8002654:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002658:	f000 f90b 	bl	8002872 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800265c:	4a06      	ldr	r2, [pc, #24]	@ (8002678 <HAL_InitTick+0x5c>)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002662:	2300      	movs	r3, #0
 8002664:	e000      	b.n	8002668 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002666:	2301      	movs	r3, #1
}
 8002668:	4618      	mov	r0, r3
 800266a:	3708      	adds	r7, #8
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}
 8002670:	20000000 	.word	0x20000000
 8002674:	20000008 	.word	0x20000008
 8002678:	20000004 	.word	0x20000004

0800267c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800267c:	b480      	push	{r7}
 800267e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002680:	4b06      	ldr	r3, [pc, #24]	@ (800269c <HAL_IncTick+0x20>)
 8002682:	781b      	ldrb	r3, [r3, #0]
 8002684:	461a      	mov	r2, r3
 8002686:	4b06      	ldr	r3, [pc, #24]	@ (80026a0 <HAL_IncTick+0x24>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4413      	add	r3, r2
 800268c:	4a04      	ldr	r2, [pc, #16]	@ (80026a0 <HAL_IncTick+0x24>)
 800268e:	6013      	str	r3, [r2, #0]
}
 8002690:	bf00      	nop
 8002692:	46bd      	mov	sp, r7
 8002694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002698:	4770      	bx	lr
 800269a:	bf00      	nop
 800269c:	20000008 	.word	0x20000008
 80026a0:	20000408 	.word	0x20000408

080026a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0
  return uwTick;
 80026a8:	4b03      	ldr	r3, [pc, #12]	@ (80026b8 <HAL_GetTick+0x14>)
 80026aa:	681b      	ldr	r3, [r3, #0]
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr
 80026b6:	bf00      	nop
 80026b8:	20000408 	.word	0x20000408

080026bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026bc:	b480      	push	{r7}
 80026be:	b085      	sub	sp, #20
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	f003 0307 	and.w	r3, r3, #7
 80026ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002700 <__NVIC_SetPriorityGrouping+0x44>)
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026d2:	68ba      	ldr	r2, [r7, #8]
 80026d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80026d8:	4013      	ands	r3, r2
 80026da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80026e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026ee:	4a04      	ldr	r2, [pc, #16]	@ (8002700 <__NVIC_SetPriorityGrouping+0x44>)
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	60d3      	str	r3, [r2, #12]
}
 80026f4:	bf00      	nop
 80026f6:	3714      	adds	r7, #20
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr
 8002700:	e000ed00 	.word	0xe000ed00

08002704 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002704:	b480      	push	{r7}
 8002706:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002708:	4b04      	ldr	r3, [pc, #16]	@ (800271c <__NVIC_GetPriorityGrouping+0x18>)
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	0a1b      	lsrs	r3, r3, #8
 800270e:	f003 0307 	and.w	r3, r3, #7
}
 8002712:	4618      	mov	r0, r3
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr
 800271c:	e000ed00 	.word	0xe000ed00

08002720 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	4603      	mov	r3, r0
 8002728:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800272a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800272e:	2b00      	cmp	r3, #0
 8002730:	db0b      	blt.n	800274a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002732:	79fb      	ldrb	r3, [r7, #7]
 8002734:	f003 021f 	and.w	r2, r3, #31
 8002738:	4907      	ldr	r1, [pc, #28]	@ (8002758 <__NVIC_EnableIRQ+0x38>)
 800273a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800273e:	095b      	lsrs	r3, r3, #5
 8002740:	2001      	movs	r0, #1
 8002742:	fa00 f202 	lsl.w	r2, r0, r2
 8002746:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800274a:	bf00      	nop
 800274c:	370c      	adds	r7, #12
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr
 8002756:	bf00      	nop
 8002758:	e000e100 	.word	0xe000e100

0800275c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
 8002762:	4603      	mov	r3, r0
 8002764:	6039      	str	r1, [r7, #0]
 8002766:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002768:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800276c:	2b00      	cmp	r3, #0
 800276e:	db0a      	blt.n	8002786 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	b2da      	uxtb	r2, r3
 8002774:	490c      	ldr	r1, [pc, #48]	@ (80027a8 <__NVIC_SetPriority+0x4c>)
 8002776:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800277a:	0112      	lsls	r2, r2, #4
 800277c:	b2d2      	uxtb	r2, r2
 800277e:	440b      	add	r3, r1
 8002780:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002784:	e00a      	b.n	800279c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	b2da      	uxtb	r2, r3
 800278a:	4908      	ldr	r1, [pc, #32]	@ (80027ac <__NVIC_SetPriority+0x50>)
 800278c:	79fb      	ldrb	r3, [r7, #7]
 800278e:	f003 030f 	and.w	r3, r3, #15
 8002792:	3b04      	subs	r3, #4
 8002794:	0112      	lsls	r2, r2, #4
 8002796:	b2d2      	uxtb	r2, r2
 8002798:	440b      	add	r3, r1
 800279a:	761a      	strb	r2, [r3, #24]
}
 800279c:	bf00      	nop
 800279e:	370c      	adds	r7, #12
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr
 80027a8:	e000e100 	.word	0xe000e100
 80027ac:	e000ed00 	.word	0xe000ed00

080027b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b089      	sub	sp, #36	@ 0x24
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	60f8      	str	r0, [r7, #12]
 80027b8:	60b9      	str	r1, [r7, #8]
 80027ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	f003 0307 	and.w	r3, r3, #7
 80027c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027c4:	69fb      	ldr	r3, [r7, #28]
 80027c6:	f1c3 0307 	rsb	r3, r3, #7
 80027ca:	2b04      	cmp	r3, #4
 80027cc:	bf28      	it	cs
 80027ce:	2304      	movcs	r3, #4
 80027d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027d2:	69fb      	ldr	r3, [r7, #28]
 80027d4:	3304      	adds	r3, #4
 80027d6:	2b06      	cmp	r3, #6
 80027d8:	d902      	bls.n	80027e0 <NVIC_EncodePriority+0x30>
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	3b03      	subs	r3, #3
 80027de:	e000      	b.n	80027e2 <NVIC_EncodePriority+0x32>
 80027e0:	2300      	movs	r3, #0
 80027e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027e4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80027e8:	69bb      	ldr	r3, [r7, #24]
 80027ea:	fa02 f303 	lsl.w	r3, r2, r3
 80027ee:	43da      	mvns	r2, r3
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	401a      	ands	r2, r3
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027f8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002802:	43d9      	mvns	r1, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002808:	4313      	orrs	r3, r2
         );
}
 800280a:	4618      	mov	r0, r3
 800280c:	3724      	adds	r7, #36	@ 0x24
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
	...

08002818 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b082      	sub	sp, #8
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	3b01      	subs	r3, #1
 8002824:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002828:	d301      	bcc.n	800282e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800282a:	2301      	movs	r3, #1
 800282c:	e00f      	b.n	800284e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800282e:	4a0a      	ldr	r2, [pc, #40]	@ (8002858 <SysTick_Config+0x40>)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	3b01      	subs	r3, #1
 8002834:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002836:	210f      	movs	r1, #15
 8002838:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800283c:	f7ff ff8e 	bl	800275c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002840:	4b05      	ldr	r3, [pc, #20]	@ (8002858 <SysTick_Config+0x40>)
 8002842:	2200      	movs	r2, #0
 8002844:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002846:	4b04      	ldr	r3, [pc, #16]	@ (8002858 <SysTick_Config+0x40>)
 8002848:	2207      	movs	r2, #7
 800284a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800284c:	2300      	movs	r3, #0
}
 800284e:	4618      	mov	r0, r3
 8002850:	3708      	adds	r7, #8
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	e000e010 	.word	0xe000e010

0800285c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b082      	sub	sp, #8
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002864:	6878      	ldr	r0, [r7, #4]
 8002866:	f7ff ff29 	bl	80026bc <__NVIC_SetPriorityGrouping>
}
 800286a:	bf00      	nop
 800286c:	3708      	adds	r7, #8
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}

08002872 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002872:	b580      	push	{r7, lr}
 8002874:	b086      	sub	sp, #24
 8002876:	af00      	add	r7, sp, #0
 8002878:	4603      	mov	r3, r0
 800287a:	60b9      	str	r1, [r7, #8]
 800287c:	607a      	str	r2, [r7, #4]
 800287e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002880:	2300      	movs	r3, #0
 8002882:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002884:	f7ff ff3e 	bl	8002704 <__NVIC_GetPriorityGrouping>
 8002888:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800288a:	687a      	ldr	r2, [r7, #4]
 800288c:	68b9      	ldr	r1, [r7, #8]
 800288e:	6978      	ldr	r0, [r7, #20]
 8002890:	f7ff ff8e 	bl	80027b0 <NVIC_EncodePriority>
 8002894:	4602      	mov	r2, r0
 8002896:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800289a:	4611      	mov	r1, r2
 800289c:	4618      	mov	r0, r3
 800289e:	f7ff ff5d 	bl	800275c <__NVIC_SetPriority>
}
 80028a2:	bf00      	nop
 80028a4:	3718      	adds	r7, #24
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}

080028aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028aa:	b580      	push	{r7, lr}
 80028ac:	b082      	sub	sp, #8
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	4603      	mov	r3, r0
 80028b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b8:	4618      	mov	r0, r3
 80028ba:	f7ff ff31 	bl	8002720 <__NVIC_EnableIRQ>
}
 80028be:	bf00      	nop
 80028c0:	3708      	adds	r7, #8
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}

080028c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028c6:	b580      	push	{r7, lr}
 80028c8:	b082      	sub	sp, #8
 80028ca:	af00      	add	r7, sp, #0
 80028cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028ce:	6878      	ldr	r0, [r7, #4]
 80028d0:	f7ff ffa2 	bl	8002818 <SysTick_Config>
 80028d4:	4603      	mov	r3, r0
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	3708      	adds	r7, #8
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}

080028de <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80028de:	b580      	push	{r7, lr}
 80028e0:	b084      	sub	sp, #16
 80028e2:	af00      	add	r7, sp, #0
 80028e4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028ea:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80028ec:	f7ff feda 	bl	80026a4 <HAL_GetTick>
 80028f0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d008      	beq.n	8002910 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2280      	movs	r2, #128	@ 0x80
 8002902:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2200      	movs	r2, #0
 8002908:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	e052      	b.n	80029b6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	681a      	ldr	r2, [r3, #0]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f022 0216 	bic.w	r2, r2, #22
 800291e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	695a      	ldr	r2, [r3, #20]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800292e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002934:	2b00      	cmp	r3, #0
 8002936:	d103      	bne.n	8002940 <HAL_DMA_Abort+0x62>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800293c:	2b00      	cmp	r3, #0
 800293e:	d007      	beq.n	8002950 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f022 0208 	bic.w	r2, r2, #8
 800294e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f022 0201 	bic.w	r2, r2, #1
 800295e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002960:	e013      	b.n	800298a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002962:	f7ff fe9f 	bl	80026a4 <HAL_GetTick>
 8002966:	4602      	mov	r2, r0
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	1ad3      	subs	r3, r2, r3
 800296c:	2b05      	cmp	r3, #5
 800296e:	d90c      	bls.n	800298a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2220      	movs	r2, #32
 8002974:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2203      	movs	r2, #3
 800297a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2200      	movs	r2, #0
 8002982:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002986:	2303      	movs	r3, #3
 8002988:	e015      	b.n	80029b6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f003 0301 	and.w	r3, r3, #1
 8002994:	2b00      	cmp	r3, #0
 8002996:	d1e4      	bne.n	8002962 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800299c:	223f      	movs	r2, #63	@ 0x3f
 800299e:	409a      	lsls	r2, r3
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2201      	movs	r2, #1
 80029a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2200      	movs	r2, #0
 80029b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80029b4:	2300      	movs	r3, #0
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	3710      	adds	r7, #16
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}

080029be <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80029be:	b480      	push	{r7}
 80029c0:	b083      	sub	sp, #12
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80029cc:	b2db      	uxtb	r3, r3
 80029ce:	2b02      	cmp	r3, #2
 80029d0:	d004      	beq.n	80029dc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2280      	movs	r2, #128	@ 0x80
 80029d6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80029d8:	2301      	movs	r3, #1
 80029da:	e00c      	b.n	80029f6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2205      	movs	r2, #5
 80029e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f022 0201 	bic.w	r2, r2, #1
 80029f2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80029f4:	2300      	movs	r3, #0
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	370c      	adds	r7, #12
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
	...

08002a04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b089      	sub	sp, #36	@ 0x24
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
 8002a0c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a12:	2300      	movs	r3, #0
 8002a14:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a16:	2300      	movs	r3, #0
 8002a18:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	61fb      	str	r3, [r7, #28]
 8002a1e:	e159      	b.n	8002cd4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a20:	2201      	movs	r2, #1
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	fa02 f303 	lsl.w	r3, r2, r3
 8002a28:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	697a      	ldr	r2, [r7, #20]
 8002a30:	4013      	ands	r3, r2
 8002a32:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002a34:	693a      	ldr	r2, [r7, #16]
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	f040 8148 	bne.w	8002cce <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f003 0303 	and.w	r3, r3, #3
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d005      	beq.n	8002a56 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a52:	2b02      	cmp	r3, #2
 8002a54:	d130      	bne.n	8002ab8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002a5c:	69fb      	ldr	r3, [r7, #28]
 8002a5e:	005b      	lsls	r3, r3, #1
 8002a60:	2203      	movs	r2, #3
 8002a62:	fa02 f303 	lsl.w	r3, r2, r3
 8002a66:	43db      	mvns	r3, r3
 8002a68:	69ba      	ldr	r2, [r7, #24]
 8002a6a:	4013      	ands	r3, r2
 8002a6c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	68da      	ldr	r2, [r3, #12]
 8002a72:	69fb      	ldr	r3, [r7, #28]
 8002a74:	005b      	lsls	r3, r3, #1
 8002a76:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7a:	69ba      	ldr	r2, [r7, #24]
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	69ba      	ldr	r2, [r7, #24]
 8002a84:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	69fb      	ldr	r3, [r7, #28]
 8002a90:	fa02 f303 	lsl.w	r3, r2, r3
 8002a94:	43db      	mvns	r3, r3
 8002a96:	69ba      	ldr	r2, [r7, #24]
 8002a98:	4013      	ands	r3, r2
 8002a9a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	091b      	lsrs	r3, r3, #4
 8002aa2:	f003 0201 	and.w	r2, r3, #1
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8002aac:	69ba      	ldr	r2, [r7, #24]
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	69ba      	ldr	r2, [r7, #24]
 8002ab6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	f003 0303 	and.w	r3, r3, #3
 8002ac0:	2b03      	cmp	r3, #3
 8002ac2:	d017      	beq.n	8002af4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	68db      	ldr	r3, [r3, #12]
 8002ac8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002aca:	69fb      	ldr	r3, [r7, #28]
 8002acc:	005b      	lsls	r3, r3, #1
 8002ace:	2203      	movs	r2, #3
 8002ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad4:	43db      	mvns	r3, r3
 8002ad6:	69ba      	ldr	r2, [r7, #24]
 8002ad8:	4013      	ands	r3, r2
 8002ada:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	689a      	ldr	r2, [r3, #8]
 8002ae0:	69fb      	ldr	r3, [r7, #28]
 8002ae2:	005b      	lsls	r3, r3, #1
 8002ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae8:	69ba      	ldr	r2, [r7, #24]
 8002aea:	4313      	orrs	r3, r2
 8002aec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	69ba      	ldr	r2, [r7, #24]
 8002af2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	f003 0303 	and.w	r3, r3, #3
 8002afc:	2b02      	cmp	r3, #2
 8002afe:	d123      	bne.n	8002b48 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b00:	69fb      	ldr	r3, [r7, #28]
 8002b02:	08da      	lsrs	r2, r3, #3
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	3208      	adds	r2, #8
 8002b08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b0e:	69fb      	ldr	r3, [r7, #28]
 8002b10:	f003 0307 	and.w	r3, r3, #7
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	220f      	movs	r2, #15
 8002b18:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1c:	43db      	mvns	r3, r3
 8002b1e:	69ba      	ldr	r2, [r7, #24]
 8002b20:	4013      	ands	r3, r2
 8002b22:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	691a      	ldr	r2, [r3, #16]
 8002b28:	69fb      	ldr	r3, [r7, #28]
 8002b2a:	f003 0307 	and.w	r3, r3, #7
 8002b2e:	009b      	lsls	r3, r3, #2
 8002b30:	fa02 f303 	lsl.w	r3, r2, r3
 8002b34:	69ba      	ldr	r2, [r7, #24]
 8002b36:	4313      	orrs	r3, r2
 8002b38:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b3a:	69fb      	ldr	r3, [r7, #28]
 8002b3c:	08da      	lsrs	r2, r3, #3
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	3208      	adds	r2, #8
 8002b42:	69b9      	ldr	r1, [r7, #24]
 8002b44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b4e:	69fb      	ldr	r3, [r7, #28]
 8002b50:	005b      	lsls	r3, r3, #1
 8002b52:	2203      	movs	r2, #3
 8002b54:	fa02 f303 	lsl.w	r3, r2, r3
 8002b58:	43db      	mvns	r3, r3
 8002b5a:	69ba      	ldr	r2, [r7, #24]
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	f003 0203 	and.w	r2, r3, #3
 8002b68:	69fb      	ldr	r3, [r7, #28]
 8002b6a:	005b      	lsls	r3, r3, #1
 8002b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b70:	69ba      	ldr	r2, [r7, #24]
 8002b72:	4313      	orrs	r3, r2
 8002b74:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	69ba      	ldr	r2, [r7, #24]
 8002b7a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	f000 80a2 	beq.w	8002cce <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	60fb      	str	r3, [r7, #12]
 8002b8e:	4b57      	ldr	r3, [pc, #348]	@ (8002cec <HAL_GPIO_Init+0x2e8>)
 8002b90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b92:	4a56      	ldr	r2, [pc, #344]	@ (8002cec <HAL_GPIO_Init+0x2e8>)
 8002b94:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b98:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b9a:	4b54      	ldr	r3, [pc, #336]	@ (8002cec <HAL_GPIO_Init+0x2e8>)
 8002b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b9e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ba2:	60fb      	str	r3, [r7, #12]
 8002ba4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002ba6:	4a52      	ldr	r2, [pc, #328]	@ (8002cf0 <HAL_GPIO_Init+0x2ec>)
 8002ba8:	69fb      	ldr	r3, [r7, #28]
 8002baa:	089b      	lsrs	r3, r3, #2
 8002bac:	3302      	adds	r3, #2
 8002bae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002bb4:	69fb      	ldr	r3, [r7, #28]
 8002bb6:	f003 0303 	and.w	r3, r3, #3
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	220f      	movs	r2, #15
 8002bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc2:	43db      	mvns	r3, r3
 8002bc4:	69ba      	ldr	r2, [r7, #24]
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	4a49      	ldr	r2, [pc, #292]	@ (8002cf4 <HAL_GPIO_Init+0x2f0>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d019      	beq.n	8002c06 <HAL_GPIO_Init+0x202>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	4a48      	ldr	r2, [pc, #288]	@ (8002cf8 <HAL_GPIO_Init+0x2f4>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d013      	beq.n	8002c02 <HAL_GPIO_Init+0x1fe>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	4a47      	ldr	r2, [pc, #284]	@ (8002cfc <HAL_GPIO_Init+0x2f8>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d00d      	beq.n	8002bfe <HAL_GPIO_Init+0x1fa>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	4a46      	ldr	r2, [pc, #280]	@ (8002d00 <HAL_GPIO_Init+0x2fc>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d007      	beq.n	8002bfa <HAL_GPIO_Init+0x1f6>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	4a45      	ldr	r2, [pc, #276]	@ (8002d04 <HAL_GPIO_Init+0x300>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d101      	bne.n	8002bf6 <HAL_GPIO_Init+0x1f2>
 8002bf2:	2304      	movs	r3, #4
 8002bf4:	e008      	b.n	8002c08 <HAL_GPIO_Init+0x204>
 8002bf6:	2307      	movs	r3, #7
 8002bf8:	e006      	b.n	8002c08 <HAL_GPIO_Init+0x204>
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	e004      	b.n	8002c08 <HAL_GPIO_Init+0x204>
 8002bfe:	2302      	movs	r3, #2
 8002c00:	e002      	b.n	8002c08 <HAL_GPIO_Init+0x204>
 8002c02:	2301      	movs	r3, #1
 8002c04:	e000      	b.n	8002c08 <HAL_GPIO_Init+0x204>
 8002c06:	2300      	movs	r3, #0
 8002c08:	69fa      	ldr	r2, [r7, #28]
 8002c0a:	f002 0203 	and.w	r2, r2, #3
 8002c0e:	0092      	lsls	r2, r2, #2
 8002c10:	4093      	lsls	r3, r2
 8002c12:	69ba      	ldr	r2, [r7, #24]
 8002c14:	4313      	orrs	r3, r2
 8002c16:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c18:	4935      	ldr	r1, [pc, #212]	@ (8002cf0 <HAL_GPIO_Init+0x2ec>)
 8002c1a:	69fb      	ldr	r3, [r7, #28]
 8002c1c:	089b      	lsrs	r3, r3, #2
 8002c1e:	3302      	adds	r3, #2
 8002c20:	69ba      	ldr	r2, [r7, #24]
 8002c22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c26:	4b38      	ldr	r3, [pc, #224]	@ (8002d08 <HAL_GPIO_Init+0x304>)
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	43db      	mvns	r3, r3
 8002c30:	69ba      	ldr	r2, [r7, #24]
 8002c32:	4013      	ands	r3, r2
 8002c34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d003      	beq.n	8002c4a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002c42:	69ba      	ldr	r2, [r7, #24]
 8002c44:	693b      	ldr	r3, [r7, #16]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c4a:	4a2f      	ldr	r2, [pc, #188]	@ (8002d08 <HAL_GPIO_Init+0x304>)
 8002c4c:	69bb      	ldr	r3, [r7, #24]
 8002c4e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c50:	4b2d      	ldr	r3, [pc, #180]	@ (8002d08 <HAL_GPIO_Init+0x304>)
 8002c52:	68db      	ldr	r3, [r3, #12]
 8002c54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	43db      	mvns	r3, r3
 8002c5a:	69ba      	ldr	r2, [r7, #24]
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d003      	beq.n	8002c74 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002c6c:	69ba      	ldr	r2, [r7, #24]
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	4313      	orrs	r3, r2
 8002c72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002c74:	4a24      	ldr	r2, [pc, #144]	@ (8002d08 <HAL_GPIO_Init+0x304>)
 8002c76:	69bb      	ldr	r3, [r7, #24]
 8002c78:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002c7a:	4b23      	ldr	r3, [pc, #140]	@ (8002d08 <HAL_GPIO_Init+0x304>)
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	43db      	mvns	r3, r3
 8002c84:	69ba      	ldr	r2, [r7, #24]
 8002c86:	4013      	ands	r3, r2
 8002c88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d003      	beq.n	8002c9e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002c96:	69ba      	ldr	r2, [r7, #24]
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002c9e:	4a1a      	ldr	r2, [pc, #104]	@ (8002d08 <HAL_GPIO_Init+0x304>)
 8002ca0:	69bb      	ldr	r3, [r7, #24]
 8002ca2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ca4:	4b18      	ldr	r3, [pc, #96]	@ (8002d08 <HAL_GPIO_Init+0x304>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002caa:	693b      	ldr	r3, [r7, #16]
 8002cac:	43db      	mvns	r3, r3
 8002cae:	69ba      	ldr	r2, [r7, #24]
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d003      	beq.n	8002cc8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002cc0:	69ba      	ldr	r2, [r7, #24]
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002cc8:	4a0f      	ldr	r2, [pc, #60]	@ (8002d08 <HAL_GPIO_Init+0x304>)
 8002cca:	69bb      	ldr	r3, [r7, #24]
 8002ccc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002cce:	69fb      	ldr	r3, [r7, #28]
 8002cd0:	3301      	adds	r3, #1
 8002cd2:	61fb      	str	r3, [r7, #28]
 8002cd4:	69fb      	ldr	r3, [r7, #28]
 8002cd6:	2b0f      	cmp	r3, #15
 8002cd8:	f67f aea2 	bls.w	8002a20 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002cdc:	bf00      	nop
 8002cde:	bf00      	nop
 8002ce0:	3724      	adds	r7, #36	@ 0x24
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce8:	4770      	bx	lr
 8002cea:	bf00      	nop
 8002cec:	40023800 	.word	0x40023800
 8002cf0:	40013800 	.word	0x40013800
 8002cf4:	40020000 	.word	0x40020000
 8002cf8:	40020400 	.word	0x40020400
 8002cfc:	40020800 	.word	0x40020800
 8002d00:	40020c00 	.word	0x40020c00
 8002d04:	40021000 	.word	0x40021000
 8002d08:	40013c00 	.word	0x40013c00

08002d0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b083      	sub	sp, #12
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
 8002d14:	460b      	mov	r3, r1
 8002d16:	807b      	strh	r3, [r7, #2]
 8002d18:	4613      	mov	r3, r2
 8002d1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d1c:	787b      	ldrb	r3, [r7, #1]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d003      	beq.n	8002d2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d22:	887a      	ldrh	r2, [r7, #2]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d28:	e003      	b.n	8002d32 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d2a:	887b      	ldrh	r3, [r7, #2]
 8002d2c:	041a      	lsls	r2, r3, #16
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	619a      	str	r2, [r3, #24]
}
 8002d32:	bf00      	nop
 8002d34:	370c      	adds	r7, #12
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr

08002d3e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d3e:	b480      	push	{r7}
 8002d40:	b085      	sub	sp, #20
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	6078      	str	r0, [r7, #4]
 8002d46:	460b      	mov	r3, r1
 8002d48:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	695b      	ldr	r3, [r3, #20]
 8002d4e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002d50:	887a      	ldrh	r2, [r7, #2]
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	4013      	ands	r3, r2
 8002d56:	041a      	lsls	r2, r3, #16
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	43d9      	mvns	r1, r3
 8002d5c:	887b      	ldrh	r3, [r7, #2]
 8002d5e:	400b      	ands	r3, r1
 8002d60:	431a      	orrs	r2, r3
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	619a      	str	r2, [r3, #24]
}
 8002d66:	bf00      	nop
 8002d68:	3714      	adds	r7, #20
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d70:	4770      	bx	lr
	...

08002d74 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b086      	sub	sp, #24
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d101      	bne.n	8002d86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	e267      	b.n	8003256 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 0301 	and.w	r3, r3, #1
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d075      	beq.n	8002e7e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002d92:	4b88      	ldr	r3, [pc, #544]	@ (8002fb4 <HAL_RCC_OscConfig+0x240>)
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	f003 030c 	and.w	r3, r3, #12
 8002d9a:	2b04      	cmp	r3, #4
 8002d9c:	d00c      	beq.n	8002db8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d9e:	4b85      	ldr	r3, [pc, #532]	@ (8002fb4 <HAL_RCC_OscConfig+0x240>)
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002da6:	2b08      	cmp	r3, #8
 8002da8:	d112      	bne.n	8002dd0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002daa:	4b82      	ldr	r3, [pc, #520]	@ (8002fb4 <HAL_RCC_OscConfig+0x240>)
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002db2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002db6:	d10b      	bne.n	8002dd0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002db8:	4b7e      	ldr	r3, [pc, #504]	@ (8002fb4 <HAL_RCC_OscConfig+0x240>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d05b      	beq.n	8002e7c <HAL_RCC_OscConfig+0x108>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d157      	bne.n	8002e7c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	e242      	b.n	8003256 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002dd8:	d106      	bne.n	8002de8 <HAL_RCC_OscConfig+0x74>
 8002dda:	4b76      	ldr	r3, [pc, #472]	@ (8002fb4 <HAL_RCC_OscConfig+0x240>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a75      	ldr	r2, [pc, #468]	@ (8002fb4 <HAL_RCC_OscConfig+0x240>)
 8002de0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002de4:	6013      	str	r3, [r2, #0]
 8002de6:	e01d      	b.n	8002e24 <HAL_RCC_OscConfig+0xb0>
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002df0:	d10c      	bne.n	8002e0c <HAL_RCC_OscConfig+0x98>
 8002df2:	4b70      	ldr	r3, [pc, #448]	@ (8002fb4 <HAL_RCC_OscConfig+0x240>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4a6f      	ldr	r2, [pc, #444]	@ (8002fb4 <HAL_RCC_OscConfig+0x240>)
 8002df8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002dfc:	6013      	str	r3, [r2, #0]
 8002dfe:	4b6d      	ldr	r3, [pc, #436]	@ (8002fb4 <HAL_RCC_OscConfig+0x240>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4a6c      	ldr	r2, [pc, #432]	@ (8002fb4 <HAL_RCC_OscConfig+0x240>)
 8002e04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e08:	6013      	str	r3, [r2, #0]
 8002e0a:	e00b      	b.n	8002e24 <HAL_RCC_OscConfig+0xb0>
 8002e0c:	4b69      	ldr	r3, [pc, #420]	@ (8002fb4 <HAL_RCC_OscConfig+0x240>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a68      	ldr	r2, [pc, #416]	@ (8002fb4 <HAL_RCC_OscConfig+0x240>)
 8002e12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e16:	6013      	str	r3, [r2, #0]
 8002e18:	4b66      	ldr	r3, [pc, #408]	@ (8002fb4 <HAL_RCC_OscConfig+0x240>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a65      	ldr	r2, [pc, #404]	@ (8002fb4 <HAL_RCC_OscConfig+0x240>)
 8002e1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d013      	beq.n	8002e54 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e2c:	f7ff fc3a 	bl	80026a4 <HAL_GetTick>
 8002e30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e32:	e008      	b.n	8002e46 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e34:	f7ff fc36 	bl	80026a4 <HAL_GetTick>
 8002e38:	4602      	mov	r2, r0
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	1ad3      	subs	r3, r2, r3
 8002e3e:	2b64      	cmp	r3, #100	@ 0x64
 8002e40:	d901      	bls.n	8002e46 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002e42:	2303      	movs	r3, #3
 8002e44:	e207      	b.n	8003256 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e46:	4b5b      	ldr	r3, [pc, #364]	@ (8002fb4 <HAL_RCC_OscConfig+0x240>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d0f0      	beq.n	8002e34 <HAL_RCC_OscConfig+0xc0>
 8002e52:	e014      	b.n	8002e7e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e54:	f7ff fc26 	bl	80026a4 <HAL_GetTick>
 8002e58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e5a:	e008      	b.n	8002e6e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e5c:	f7ff fc22 	bl	80026a4 <HAL_GetTick>
 8002e60:	4602      	mov	r2, r0
 8002e62:	693b      	ldr	r3, [r7, #16]
 8002e64:	1ad3      	subs	r3, r2, r3
 8002e66:	2b64      	cmp	r3, #100	@ 0x64
 8002e68:	d901      	bls.n	8002e6e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002e6a:	2303      	movs	r3, #3
 8002e6c:	e1f3      	b.n	8003256 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e6e:	4b51      	ldr	r3, [pc, #324]	@ (8002fb4 <HAL_RCC_OscConfig+0x240>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d1f0      	bne.n	8002e5c <HAL_RCC_OscConfig+0xe8>
 8002e7a:	e000      	b.n	8002e7e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f003 0302 	and.w	r3, r3, #2
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d063      	beq.n	8002f52 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002e8a:	4b4a      	ldr	r3, [pc, #296]	@ (8002fb4 <HAL_RCC_OscConfig+0x240>)
 8002e8c:	689b      	ldr	r3, [r3, #8]
 8002e8e:	f003 030c 	and.w	r3, r3, #12
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d00b      	beq.n	8002eae <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e96:	4b47      	ldr	r3, [pc, #284]	@ (8002fb4 <HAL_RCC_OscConfig+0x240>)
 8002e98:	689b      	ldr	r3, [r3, #8]
 8002e9a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002e9e:	2b08      	cmp	r3, #8
 8002ea0:	d11c      	bne.n	8002edc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ea2:	4b44      	ldr	r3, [pc, #272]	@ (8002fb4 <HAL_RCC_OscConfig+0x240>)
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d116      	bne.n	8002edc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002eae:	4b41      	ldr	r3, [pc, #260]	@ (8002fb4 <HAL_RCC_OscConfig+0x240>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f003 0302 	and.w	r3, r3, #2
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d005      	beq.n	8002ec6 <HAL_RCC_OscConfig+0x152>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	68db      	ldr	r3, [r3, #12]
 8002ebe:	2b01      	cmp	r3, #1
 8002ec0:	d001      	beq.n	8002ec6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e1c7      	b.n	8003256 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ec6:	4b3b      	ldr	r3, [pc, #236]	@ (8002fb4 <HAL_RCC_OscConfig+0x240>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	691b      	ldr	r3, [r3, #16]
 8002ed2:	00db      	lsls	r3, r3, #3
 8002ed4:	4937      	ldr	r1, [pc, #220]	@ (8002fb4 <HAL_RCC_OscConfig+0x240>)
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002eda:	e03a      	b.n	8002f52 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	68db      	ldr	r3, [r3, #12]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d020      	beq.n	8002f26 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ee4:	4b34      	ldr	r3, [pc, #208]	@ (8002fb8 <HAL_RCC_OscConfig+0x244>)
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eea:	f7ff fbdb 	bl	80026a4 <HAL_GetTick>
 8002eee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ef0:	e008      	b.n	8002f04 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ef2:	f7ff fbd7 	bl	80026a4 <HAL_GetTick>
 8002ef6:	4602      	mov	r2, r0
 8002ef8:	693b      	ldr	r3, [r7, #16]
 8002efa:	1ad3      	subs	r3, r2, r3
 8002efc:	2b02      	cmp	r3, #2
 8002efe:	d901      	bls.n	8002f04 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002f00:	2303      	movs	r3, #3
 8002f02:	e1a8      	b.n	8003256 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f04:	4b2b      	ldr	r3, [pc, #172]	@ (8002fb4 <HAL_RCC_OscConfig+0x240>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f003 0302 	and.w	r3, r3, #2
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d0f0      	beq.n	8002ef2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f10:	4b28      	ldr	r3, [pc, #160]	@ (8002fb4 <HAL_RCC_OscConfig+0x240>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	691b      	ldr	r3, [r3, #16]
 8002f1c:	00db      	lsls	r3, r3, #3
 8002f1e:	4925      	ldr	r1, [pc, #148]	@ (8002fb4 <HAL_RCC_OscConfig+0x240>)
 8002f20:	4313      	orrs	r3, r2
 8002f22:	600b      	str	r3, [r1, #0]
 8002f24:	e015      	b.n	8002f52 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f26:	4b24      	ldr	r3, [pc, #144]	@ (8002fb8 <HAL_RCC_OscConfig+0x244>)
 8002f28:	2200      	movs	r2, #0
 8002f2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f2c:	f7ff fbba 	bl	80026a4 <HAL_GetTick>
 8002f30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f32:	e008      	b.n	8002f46 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f34:	f7ff fbb6 	bl	80026a4 <HAL_GetTick>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	1ad3      	subs	r3, r2, r3
 8002f3e:	2b02      	cmp	r3, #2
 8002f40:	d901      	bls.n	8002f46 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002f42:	2303      	movs	r3, #3
 8002f44:	e187      	b.n	8003256 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f46:	4b1b      	ldr	r3, [pc, #108]	@ (8002fb4 <HAL_RCC_OscConfig+0x240>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 0302 	and.w	r3, r3, #2
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d1f0      	bne.n	8002f34 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f003 0308 	and.w	r3, r3, #8
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d036      	beq.n	8002fcc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	695b      	ldr	r3, [r3, #20]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d016      	beq.n	8002f94 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f66:	4b15      	ldr	r3, [pc, #84]	@ (8002fbc <HAL_RCC_OscConfig+0x248>)
 8002f68:	2201      	movs	r2, #1
 8002f6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f6c:	f7ff fb9a 	bl	80026a4 <HAL_GetTick>
 8002f70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f72:	e008      	b.n	8002f86 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f74:	f7ff fb96 	bl	80026a4 <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	2b02      	cmp	r3, #2
 8002f80:	d901      	bls.n	8002f86 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002f82:	2303      	movs	r3, #3
 8002f84:	e167      	b.n	8003256 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f86:	4b0b      	ldr	r3, [pc, #44]	@ (8002fb4 <HAL_RCC_OscConfig+0x240>)
 8002f88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f8a:	f003 0302 	and.w	r3, r3, #2
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d0f0      	beq.n	8002f74 <HAL_RCC_OscConfig+0x200>
 8002f92:	e01b      	b.n	8002fcc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f94:	4b09      	ldr	r3, [pc, #36]	@ (8002fbc <HAL_RCC_OscConfig+0x248>)
 8002f96:	2200      	movs	r2, #0
 8002f98:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f9a:	f7ff fb83 	bl	80026a4 <HAL_GetTick>
 8002f9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fa0:	e00e      	b.n	8002fc0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fa2:	f7ff fb7f 	bl	80026a4 <HAL_GetTick>
 8002fa6:	4602      	mov	r2, r0
 8002fa8:	693b      	ldr	r3, [r7, #16]
 8002faa:	1ad3      	subs	r3, r2, r3
 8002fac:	2b02      	cmp	r3, #2
 8002fae:	d907      	bls.n	8002fc0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002fb0:	2303      	movs	r3, #3
 8002fb2:	e150      	b.n	8003256 <HAL_RCC_OscConfig+0x4e2>
 8002fb4:	40023800 	.word	0x40023800
 8002fb8:	42470000 	.word	0x42470000
 8002fbc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fc0:	4b88      	ldr	r3, [pc, #544]	@ (80031e4 <HAL_RCC_OscConfig+0x470>)
 8002fc2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fc4:	f003 0302 	and.w	r3, r3, #2
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d1ea      	bne.n	8002fa2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f003 0304 	and.w	r3, r3, #4
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	f000 8097 	beq.w	8003108 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fde:	4b81      	ldr	r3, [pc, #516]	@ (80031e4 <HAL_RCC_OscConfig+0x470>)
 8002fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d10f      	bne.n	800300a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fea:	2300      	movs	r3, #0
 8002fec:	60bb      	str	r3, [r7, #8]
 8002fee:	4b7d      	ldr	r3, [pc, #500]	@ (80031e4 <HAL_RCC_OscConfig+0x470>)
 8002ff0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ff2:	4a7c      	ldr	r2, [pc, #496]	@ (80031e4 <HAL_RCC_OscConfig+0x470>)
 8002ff4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ff8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ffa:	4b7a      	ldr	r3, [pc, #488]	@ (80031e4 <HAL_RCC_OscConfig+0x470>)
 8002ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ffe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003002:	60bb      	str	r3, [r7, #8]
 8003004:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003006:	2301      	movs	r3, #1
 8003008:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800300a:	4b77      	ldr	r3, [pc, #476]	@ (80031e8 <HAL_RCC_OscConfig+0x474>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003012:	2b00      	cmp	r3, #0
 8003014:	d118      	bne.n	8003048 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003016:	4b74      	ldr	r3, [pc, #464]	@ (80031e8 <HAL_RCC_OscConfig+0x474>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a73      	ldr	r2, [pc, #460]	@ (80031e8 <HAL_RCC_OscConfig+0x474>)
 800301c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003020:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003022:	f7ff fb3f 	bl	80026a4 <HAL_GetTick>
 8003026:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003028:	e008      	b.n	800303c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800302a:	f7ff fb3b 	bl	80026a4 <HAL_GetTick>
 800302e:	4602      	mov	r2, r0
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	1ad3      	subs	r3, r2, r3
 8003034:	2b02      	cmp	r3, #2
 8003036:	d901      	bls.n	800303c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003038:	2303      	movs	r3, #3
 800303a:	e10c      	b.n	8003256 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800303c:	4b6a      	ldr	r3, [pc, #424]	@ (80031e8 <HAL_RCC_OscConfig+0x474>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003044:	2b00      	cmp	r3, #0
 8003046:	d0f0      	beq.n	800302a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	2b01      	cmp	r3, #1
 800304e:	d106      	bne.n	800305e <HAL_RCC_OscConfig+0x2ea>
 8003050:	4b64      	ldr	r3, [pc, #400]	@ (80031e4 <HAL_RCC_OscConfig+0x470>)
 8003052:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003054:	4a63      	ldr	r2, [pc, #396]	@ (80031e4 <HAL_RCC_OscConfig+0x470>)
 8003056:	f043 0301 	orr.w	r3, r3, #1
 800305a:	6713      	str	r3, [r2, #112]	@ 0x70
 800305c:	e01c      	b.n	8003098 <HAL_RCC_OscConfig+0x324>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	689b      	ldr	r3, [r3, #8]
 8003062:	2b05      	cmp	r3, #5
 8003064:	d10c      	bne.n	8003080 <HAL_RCC_OscConfig+0x30c>
 8003066:	4b5f      	ldr	r3, [pc, #380]	@ (80031e4 <HAL_RCC_OscConfig+0x470>)
 8003068:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800306a:	4a5e      	ldr	r2, [pc, #376]	@ (80031e4 <HAL_RCC_OscConfig+0x470>)
 800306c:	f043 0304 	orr.w	r3, r3, #4
 8003070:	6713      	str	r3, [r2, #112]	@ 0x70
 8003072:	4b5c      	ldr	r3, [pc, #368]	@ (80031e4 <HAL_RCC_OscConfig+0x470>)
 8003074:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003076:	4a5b      	ldr	r2, [pc, #364]	@ (80031e4 <HAL_RCC_OscConfig+0x470>)
 8003078:	f043 0301 	orr.w	r3, r3, #1
 800307c:	6713      	str	r3, [r2, #112]	@ 0x70
 800307e:	e00b      	b.n	8003098 <HAL_RCC_OscConfig+0x324>
 8003080:	4b58      	ldr	r3, [pc, #352]	@ (80031e4 <HAL_RCC_OscConfig+0x470>)
 8003082:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003084:	4a57      	ldr	r2, [pc, #348]	@ (80031e4 <HAL_RCC_OscConfig+0x470>)
 8003086:	f023 0301 	bic.w	r3, r3, #1
 800308a:	6713      	str	r3, [r2, #112]	@ 0x70
 800308c:	4b55      	ldr	r3, [pc, #340]	@ (80031e4 <HAL_RCC_OscConfig+0x470>)
 800308e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003090:	4a54      	ldr	r2, [pc, #336]	@ (80031e4 <HAL_RCC_OscConfig+0x470>)
 8003092:	f023 0304 	bic.w	r3, r3, #4
 8003096:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	689b      	ldr	r3, [r3, #8]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d015      	beq.n	80030cc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030a0:	f7ff fb00 	bl	80026a4 <HAL_GetTick>
 80030a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030a6:	e00a      	b.n	80030be <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030a8:	f7ff fafc 	bl	80026a4 <HAL_GetTick>
 80030ac:	4602      	mov	r2, r0
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	1ad3      	subs	r3, r2, r3
 80030b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d901      	bls.n	80030be <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80030ba:	2303      	movs	r3, #3
 80030bc:	e0cb      	b.n	8003256 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030be:	4b49      	ldr	r3, [pc, #292]	@ (80031e4 <HAL_RCC_OscConfig+0x470>)
 80030c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030c2:	f003 0302 	and.w	r3, r3, #2
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d0ee      	beq.n	80030a8 <HAL_RCC_OscConfig+0x334>
 80030ca:	e014      	b.n	80030f6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030cc:	f7ff faea 	bl	80026a4 <HAL_GetTick>
 80030d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030d2:	e00a      	b.n	80030ea <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030d4:	f7ff fae6 	bl	80026a4 <HAL_GetTick>
 80030d8:	4602      	mov	r2, r0
 80030da:	693b      	ldr	r3, [r7, #16]
 80030dc:	1ad3      	subs	r3, r2, r3
 80030de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d901      	bls.n	80030ea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80030e6:	2303      	movs	r3, #3
 80030e8:	e0b5      	b.n	8003256 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030ea:	4b3e      	ldr	r3, [pc, #248]	@ (80031e4 <HAL_RCC_OscConfig+0x470>)
 80030ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030ee:	f003 0302 	and.w	r3, r3, #2
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d1ee      	bne.n	80030d4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80030f6:	7dfb      	ldrb	r3, [r7, #23]
 80030f8:	2b01      	cmp	r3, #1
 80030fa:	d105      	bne.n	8003108 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030fc:	4b39      	ldr	r3, [pc, #228]	@ (80031e4 <HAL_RCC_OscConfig+0x470>)
 80030fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003100:	4a38      	ldr	r2, [pc, #224]	@ (80031e4 <HAL_RCC_OscConfig+0x470>)
 8003102:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003106:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	699b      	ldr	r3, [r3, #24]
 800310c:	2b00      	cmp	r3, #0
 800310e:	f000 80a1 	beq.w	8003254 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003112:	4b34      	ldr	r3, [pc, #208]	@ (80031e4 <HAL_RCC_OscConfig+0x470>)
 8003114:	689b      	ldr	r3, [r3, #8]
 8003116:	f003 030c 	and.w	r3, r3, #12
 800311a:	2b08      	cmp	r3, #8
 800311c:	d05c      	beq.n	80031d8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	699b      	ldr	r3, [r3, #24]
 8003122:	2b02      	cmp	r3, #2
 8003124:	d141      	bne.n	80031aa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003126:	4b31      	ldr	r3, [pc, #196]	@ (80031ec <HAL_RCC_OscConfig+0x478>)
 8003128:	2200      	movs	r2, #0
 800312a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800312c:	f7ff faba 	bl	80026a4 <HAL_GetTick>
 8003130:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003132:	e008      	b.n	8003146 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003134:	f7ff fab6 	bl	80026a4 <HAL_GetTick>
 8003138:	4602      	mov	r2, r0
 800313a:	693b      	ldr	r3, [r7, #16]
 800313c:	1ad3      	subs	r3, r2, r3
 800313e:	2b02      	cmp	r3, #2
 8003140:	d901      	bls.n	8003146 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003142:	2303      	movs	r3, #3
 8003144:	e087      	b.n	8003256 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003146:	4b27      	ldr	r3, [pc, #156]	@ (80031e4 <HAL_RCC_OscConfig+0x470>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800314e:	2b00      	cmp	r3, #0
 8003150:	d1f0      	bne.n	8003134 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	69da      	ldr	r2, [r3, #28]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6a1b      	ldr	r3, [r3, #32]
 800315a:	431a      	orrs	r2, r3
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003160:	019b      	lsls	r3, r3, #6
 8003162:	431a      	orrs	r2, r3
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003168:	085b      	lsrs	r3, r3, #1
 800316a:	3b01      	subs	r3, #1
 800316c:	041b      	lsls	r3, r3, #16
 800316e:	431a      	orrs	r2, r3
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003174:	061b      	lsls	r3, r3, #24
 8003176:	491b      	ldr	r1, [pc, #108]	@ (80031e4 <HAL_RCC_OscConfig+0x470>)
 8003178:	4313      	orrs	r3, r2
 800317a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800317c:	4b1b      	ldr	r3, [pc, #108]	@ (80031ec <HAL_RCC_OscConfig+0x478>)
 800317e:	2201      	movs	r2, #1
 8003180:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003182:	f7ff fa8f 	bl	80026a4 <HAL_GetTick>
 8003186:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003188:	e008      	b.n	800319c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800318a:	f7ff fa8b 	bl	80026a4 <HAL_GetTick>
 800318e:	4602      	mov	r2, r0
 8003190:	693b      	ldr	r3, [r7, #16]
 8003192:	1ad3      	subs	r3, r2, r3
 8003194:	2b02      	cmp	r3, #2
 8003196:	d901      	bls.n	800319c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003198:	2303      	movs	r3, #3
 800319a:	e05c      	b.n	8003256 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800319c:	4b11      	ldr	r3, [pc, #68]	@ (80031e4 <HAL_RCC_OscConfig+0x470>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d0f0      	beq.n	800318a <HAL_RCC_OscConfig+0x416>
 80031a8:	e054      	b.n	8003254 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031aa:	4b10      	ldr	r3, [pc, #64]	@ (80031ec <HAL_RCC_OscConfig+0x478>)
 80031ac:	2200      	movs	r2, #0
 80031ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031b0:	f7ff fa78 	bl	80026a4 <HAL_GetTick>
 80031b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031b6:	e008      	b.n	80031ca <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031b8:	f7ff fa74 	bl	80026a4 <HAL_GetTick>
 80031bc:	4602      	mov	r2, r0
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	1ad3      	subs	r3, r2, r3
 80031c2:	2b02      	cmp	r3, #2
 80031c4:	d901      	bls.n	80031ca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80031c6:	2303      	movs	r3, #3
 80031c8:	e045      	b.n	8003256 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031ca:	4b06      	ldr	r3, [pc, #24]	@ (80031e4 <HAL_RCC_OscConfig+0x470>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d1f0      	bne.n	80031b8 <HAL_RCC_OscConfig+0x444>
 80031d6:	e03d      	b.n	8003254 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	699b      	ldr	r3, [r3, #24]
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d107      	bne.n	80031f0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80031e0:	2301      	movs	r3, #1
 80031e2:	e038      	b.n	8003256 <HAL_RCC_OscConfig+0x4e2>
 80031e4:	40023800 	.word	0x40023800
 80031e8:	40007000 	.word	0x40007000
 80031ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80031f0:	4b1b      	ldr	r3, [pc, #108]	@ (8003260 <HAL_RCC_OscConfig+0x4ec>)
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	699b      	ldr	r3, [r3, #24]
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d028      	beq.n	8003250 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003208:	429a      	cmp	r2, r3
 800320a:	d121      	bne.n	8003250 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003216:	429a      	cmp	r2, r3
 8003218:	d11a      	bne.n	8003250 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800321a:	68fa      	ldr	r2, [r7, #12]
 800321c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003220:	4013      	ands	r3, r2
 8003222:	687a      	ldr	r2, [r7, #4]
 8003224:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003226:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003228:	4293      	cmp	r3, r2
 800322a:	d111      	bne.n	8003250 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003236:	085b      	lsrs	r3, r3, #1
 8003238:	3b01      	subs	r3, #1
 800323a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800323c:	429a      	cmp	r2, r3
 800323e:	d107      	bne.n	8003250 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800324a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800324c:	429a      	cmp	r2, r3
 800324e:	d001      	beq.n	8003254 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	e000      	b.n	8003256 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003254:	2300      	movs	r3, #0
}
 8003256:	4618      	mov	r0, r3
 8003258:	3718      	adds	r7, #24
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	40023800 	.word	0x40023800

08003264 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b084      	sub	sp, #16
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
 800326c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d101      	bne.n	8003278 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	e0cc      	b.n	8003412 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003278:	4b68      	ldr	r3, [pc, #416]	@ (800341c <HAL_RCC_ClockConfig+0x1b8>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f003 0307 	and.w	r3, r3, #7
 8003280:	683a      	ldr	r2, [r7, #0]
 8003282:	429a      	cmp	r2, r3
 8003284:	d90c      	bls.n	80032a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003286:	4b65      	ldr	r3, [pc, #404]	@ (800341c <HAL_RCC_ClockConfig+0x1b8>)
 8003288:	683a      	ldr	r2, [r7, #0]
 800328a:	b2d2      	uxtb	r2, r2
 800328c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800328e:	4b63      	ldr	r3, [pc, #396]	@ (800341c <HAL_RCC_ClockConfig+0x1b8>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 0307 	and.w	r3, r3, #7
 8003296:	683a      	ldr	r2, [r7, #0]
 8003298:	429a      	cmp	r2, r3
 800329a:	d001      	beq.n	80032a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800329c:	2301      	movs	r3, #1
 800329e:	e0b8      	b.n	8003412 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f003 0302 	and.w	r3, r3, #2
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d020      	beq.n	80032ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f003 0304 	and.w	r3, r3, #4
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d005      	beq.n	80032c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80032b8:	4b59      	ldr	r3, [pc, #356]	@ (8003420 <HAL_RCC_ClockConfig+0x1bc>)
 80032ba:	689b      	ldr	r3, [r3, #8]
 80032bc:	4a58      	ldr	r2, [pc, #352]	@ (8003420 <HAL_RCC_ClockConfig+0x1bc>)
 80032be:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80032c2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f003 0308 	and.w	r3, r3, #8
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d005      	beq.n	80032dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80032d0:	4b53      	ldr	r3, [pc, #332]	@ (8003420 <HAL_RCC_ClockConfig+0x1bc>)
 80032d2:	689b      	ldr	r3, [r3, #8]
 80032d4:	4a52      	ldr	r2, [pc, #328]	@ (8003420 <HAL_RCC_ClockConfig+0x1bc>)
 80032d6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80032da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032dc:	4b50      	ldr	r3, [pc, #320]	@ (8003420 <HAL_RCC_ClockConfig+0x1bc>)
 80032de:	689b      	ldr	r3, [r3, #8]
 80032e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	689b      	ldr	r3, [r3, #8]
 80032e8:	494d      	ldr	r1, [pc, #308]	@ (8003420 <HAL_RCC_ClockConfig+0x1bc>)
 80032ea:	4313      	orrs	r3, r2
 80032ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f003 0301 	and.w	r3, r3, #1
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d044      	beq.n	8003384 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	2b01      	cmp	r3, #1
 8003300:	d107      	bne.n	8003312 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003302:	4b47      	ldr	r3, [pc, #284]	@ (8003420 <HAL_RCC_ClockConfig+0x1bc>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800330a:	2b00      	cmp	r3, #0
 800330c:	d119      	bne.n	8003342 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e07f      	b.n	8003412 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	2b02      	cmp	r3, #2
 8003318:	d003      	beq.n	8003322 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800331e:	2b03      	cmp	r3, #3
 8003320:	d107      	bne.n	8003332 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003322:	4b3f      	ldr	r3, [pc, #252]	@ (8003420 <HAL_RCC_ClockConfig+0x1bc>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800332a:	2b00      	cmp	r3, #0
 800332c:	d109      	bne.n	8003342 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	e06f      	b.n	8003412 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003332:	4b3b      	ldr	r3, [pc, #236]	@ (8003420 <HAL_RCC_ClockConfig+0x1bc>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f003 0302 	and.w	r3, r3, #2
 800333a:	2b00      	cmp	r3, #0
 800333c:	d101      	bne.n	8003342 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	e067      	b.n	8003412 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003342:	4b37      	ldr	r3, [pc, #220]	@ (8003420 <HAL_RCC_ClockConfig+0x1bc>)
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	f023 0203 	bic.w	r2, r3, #3
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	4934      	ldr	r1, [pc, #208]	@ (8003420 <HAL_RCC_ClockConfig+0x1bc>)
 8003350:	4313      	orrs	r3, r2
 8003352:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003354:	f7ff f9a6 	bl	80026a4 <HAL_GetTick>
 8003358:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800335a:	e00a      	b.n	8003372 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800335c:	f7ff f9a2 	bl	80026a4 <HAL_GetTick>
 8003360:	4602      	mov	r2, r0
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	f241 3288 	movw	r2, #5000	@ 0x1388
 800336a:	4293      	cmp	r3, r2
 800336c:	d901      	bls.n	8003372 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800336e:	2303      	movs	r3, #3
 8003370:	e04f      	b.n	8003412 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003372:	4b2b      	ldr	r3, [pc, #172]	@ (8003420 <HAL_RCC_ClockConfig+0x1bc>)
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	f003 020c 	and.w	r2, r3, #12
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	429a      	cmp	r2, r3
 8003382:	d1eb      	bne.n	800335c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003384:	4b25      	ldr	r3, [pc, #148]	@ (800341c <HAL_RCC_ClockConfig+0x1b8>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f003 0307 	and.w	r3, r3, #7
 800338c:	683a      	ldr	r2, [r7, #0]
 800338e:	429a      	cmp	r2, r3
 8003390:	d20c      	bcs.n	80033ac <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003392:	4b22      	ldr	r3, [pc, #136]	@ (800341c <HAL_RCC_ClockConfig+0x1b8>)
 8003394:	683a      	ldr	r2, [r7, #0]
 8003396:	b2d2      	uxtb	r2, r2
 8003398:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800339a:	4b20      	ldr	r3, [pc, #128]	@ (800341c <HAL_RCC_ClockConfig+0x1b8>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f003 0307 	and.w	r3, r3, #7
 80033a2:	683a      	ldr	r2, [r7, #0]
 80033a4:	429a      	cmp	r2, r3
 80033a6:	d001      	beq.n	80033ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	e032      	b.n	8003412 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f003 0304 	and.w	r3, r3, #4
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d008      	beq.n	80033ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033b8:	4b19      	ldr	r3, [pc, #100]	@ (8003420 <HAL_RCC_ClockConfig+0x1bc>)
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	4916      	ldr	r1, [pc, #88]	@ (8003420 <HAL_RCC_ClockConfig+0x1bc>)
 80033c6:	4313      	orrs	r3, r2
 80033c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f003 0308 	and.w	r3, r3, #8
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d009      	beq.n	80033ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80033d6:	4b12      	ldr	r3, [pc, #72]	@ (8003420 <HAL_RCC_ClockConfig+0x1bc>)
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	691b      	ldr	r3, [r3, #16]
 80033e2:	00db      	lsls	r3, r3, #3
 80033e4:	490e      	ldr	r1, [pc, #56]	@ (8003420 <HAL_RCC_ClockConfig+0x1bc>)
 80033e6:	4313      	orrs	r3, r2
 80033e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80033ea:	f000 f821 	bl	8003430 <HAL_RCC_GetSysClockFreq>
 80033ee:	4602      	mov	r2, r0
 80033f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003420 <HAL_RCC_ClockConfig+0x1bc>)
 80033f2:	689b      	ldr	r3, [r3, #8]
 80033f4:	091b      	lsrs	r3, r3, #4
 80033f6:	f003 030f 	and.w	r3, r3, #15
 80033fa:	490a      	ldr	r1, [pc, #40]	@ (8003424 <HAL_RCC_ClockConfig+0x1c0>)
 80033fc:	5ccb      	ldrb	r3, [r1, r3]
 80033fe:	fa22 f303 	lsr.w	r3, r2, r3
 8003402:	4a09      	ldr	r2, [pc, #36]	@ (8003428 <HAL_RCC_ClockConfig+0x1c4>)
 8003404:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003406:	4b09      	ldr	r3, [pc, #36]	@ (800342c <HAL_RCC_ClockConfig+0x1c8>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4618      	mov	r0, r3
 800340c:	f7ff f906 	bl	800261c <HAL_InitTick>

  return HAL_OK;
 8003410:	2300      	movs	r3, #0
}
 8003412:	4618      	mov	r0, r3
 8003414:	3710      	adds	r7, #16
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
 800341a:	bf00      	nop
 800341c:	40023c00 	.word	0x40023c00
 8003420:	40023800 	.word	0x40023800
 8003424:	0800adcc 	.word	0x0800adcc
 8003428:	20000000 	.word	0x20000000
 800342c:	20000004 	.word	0x20000004

08003430 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003430:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003434:	b094      	sub	sp, #80	@ 0x50
 8003436:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003438:	2300      	movs	r3, #0
 800343a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800343c:	2300      	movs	r3, #0
 800343e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003440:	2300      	movs	r3, #0
 8003442:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003444:	2300      	movs	r3, #0
 8003446:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003448:	4b79      	ldr	r3, [pc, #484]	@ (8003630 <HAL_RCC_GetSysClockFreq+0x200>)
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	f003 030c 	and.w	r3, r3, #12
 8003450:	2b08      	cmp	r3, #8
 8003452:	d00d      	beq.n	8003470 <HAL_RCC_GetSysClockFreq+0x40>
 8003454:	2b08      	cmp	r3, #8
 8003456:	f200 80e1 	bhi.w	800361c <HAL_RCC_GetSysClockFreq+0x1ec>
 800345a:	2b00      	cmp	r3, #0
 800345c:	d002      	beq.n	8003464 <HAL_RCC_GetSysClockFreq+0x34>
 800345e:	2b04      	cmp	r3, #4
 8003460:	d003      	beq.n	800346a <HAL_RCC_GetSysClockFreq+0x3a>
 8003462:	e0db      	b.n	800361c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003464:	4b73      	ldr	r3, [pc, #460]	@ (8003634 <HAL_RCC_GetSysClockFreq+0x204>)
 8003466:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003468:	e0db      	b.n	8003622 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800346a:	4b73      	ldr	r3, [pc, #460]	@ (8003638 <HAL_RCC_GetSysClockFreq+0x208>)
 800346c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800346e:	e0d8      	b.n	8003622 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003470:	4b6f      	ldr	r3, [pc, #444]	@ (8003630 <HAL_RCC_GetSysClockFreq+0x200>)
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003478:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800347a:	4b6d      	ldr	r3, [pc, #436]	@ (8003630 <HAL_RCC_GetSysClockFreq+0x200>)
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003482:	2b00      	cmp	r3, #0
 8003484:	d063      	beq.n	800354e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003486:	4b6a      	ldr	r3, [pc, #424]	@ (8003630 <HAL_RCC_GetSysClockFreq+0x200>)
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	099b      	lsrs	r3, r3, #6
 800348c:	2200      	movs	r2, #0
 800348e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003490:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003492:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003494:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003498:	633b      	str	r3, [r7, #48]	@ 0x30
 800349a:	2300      	movs	r3, #0
 800349c:	637b      	str	r3, [r7, #52]	@ 0x34
 800349e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80034a2:	4622      	mov	r2, r4
 80034a4:	462b      	mov	r3, r5
 80034a6:	f04f 0000 	mov.w	r0, #0
 80034aa:	f04f 0100 	mov.w	r1, #0
 80034ae:	0159      	lsls	r1, r3, #5
 80034b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80034b4:	0150      	lsls	r0, r2, #5
 80034b6:	4602      	mov	r2, r0
 80034b8:	460b      	mov	r3, r1
 80034ba:	4621      	mov	r1, r4
 80034bc:	1a51      	subs	r1, r2, r1
 80034be:	6139      	str	r1, [r7, #16]
 80034c0:	4629      	mov	r1, r5
 80034c2:	eb63 0301 	sbc.w	r3, r3, r1
 80034c6:	617b      	str	r3, [r7, #20]
 80034c8:	f04f 0200 	mov.w	r2, #0
 80034cc:	f04f 0300 	mov.w	r3, #0
 80034d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80034d4:	4659      	mov	r1, fp
 80034d6:	018b      	lsls	r3, r1, #6
 80034d8:	4651      	mov	r1, sl
 80034da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80034de:	4651      	mov	r1, sl
 80034e0:	018a      	lsls	r2, r1, #6
 80034e2:	4651      	mov	r1, sl
 80034e4:	ebb2 0801 	subs.w	r8, r2, r1
 80034e8:	4659      	mov	r1, fp
 80034ea:	eb63 0901 	sbc.w	r9, r3, r1
 80034ee:	f04f 0200 	mov.w	r2, #0
 80034f2:	f04f 0300 	mov.w	r3, #0
 80034f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80034fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80034fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003502:	4690      	mov	r8, r2
 8003504:	4699      	mov	r9, r3
 8003506:	4623      	mov	r3, r4
 8003508:	eb18 0303 	adds.w	r3, r8, r3
 800350c:	60bb      	str	r3, [r7, #8]
 800350e:	462b      	mov	r3, r5
 8003510:	eb49 0303 	adc.w	r3, r9, r3
 8003514:	60fb      	str	r3, [r7, #12]
 8003516:	f04f 0200 	mov.w	r2, #0
 800351a:	f04f 0300 	mov.w	r3, #0
 800351e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003522:	4629      	mov	r1, r5
 8003524:	024b      	lsls	r3, r1, #9
 8003526:	4621      	mov	r1, r4
 8003528:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800352c:	4621      	mov	r1, r4
 800352e:	024a      	lsls	r2, r1, #9
 8003530:	4610      	mov	r0, r2
 8003532:	4619      	mov	r1, r3
 8003534:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003536:	2200      	movs	r2, #0
 8003538:	62bb      	str	r3, [r7, #40]	@ 0x28
 800353a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800353c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003540:	f7fd fbaa 	bl	8000c98 <__aeabi_uldivmod>
 8003544:	4602      	mov	r2, r0
 8003546:	460b      	mov	r3, r1
 8003548:	4613      	mov	r3, r2
 800354a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800354c:	e058      	b.n	8003600 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800354e:	4b38      	ldr	r3, [pc, #224]	@ (8003630 <HAL_RCC_GetSysClockFreq+0x200>)
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	099b      	lsrs	r3, r3, #6
 8003554:	2200      	movs	r2, #0
 8003556:	4618      	mov	r0, r3
 8003558:	4611      	mov	r1, r2
 800355a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800355e:	623b      	str	r3, [r7, #32]
 8003560:	2300      	movs	r3, #0
 8003562:	627b      	str	r3, [r7, #36]	@ 0x24
 8003564:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003568:	4642      	mov	r2, r8
 800356a:	464b      	mov	r3, r9
 800356c:	f04f 0000 	mov.w	r0, #0
 8003570:	f04f 0100 	mov.w	r1, #0
 8003574:	0159      	lsls	r1, r3, #5
 8003576:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800357a:	0150      	lsls	r0, r2, #5
 800357c:	4602      	mov	r2, r0
 800357e:	460b      	mov	r3, r1
 8003580:	4641      	mov	r1, r8
 8003582:	ebb2 0a01 	subs.w	sl, r2, r1
 8003586:	4649      	mov	r1, r9
 8003588:	eb63 0b01 	sbc.w	fp, r3, r1
 800358c:	f04f 0200 	mov.w	r2, #0
 8003590:	f04f 0300 	mov.w	r3, #0
 8003594:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003598:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800359c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80035a0:	ebb2 040a 	subs.w	r4, r2, sl
 80035a4:	eb63 050b 	sbc.w	r5, r3, fp
 80035a8:	f04f 0200 	mov.w	r2, #0
 80035ac:	f04f 0300 	mov.w	r3, #0
 80035b0:	00eb      	lsls	r3, r5, #3
 80035b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80035b6:	00e2      	lsls	r2, r4, #3
 80035b8:	4614      	mov	r4, r2
 80035ba:	461d      	mov	r5, r3
 80035bc:	4643      	mov	r3, r8
 80035be:	18e3      	adds	r3, r4, r3
 80035c0:	603b      	str	r3, [r7, #0]
 80035c2:	464b      	mov	r3, r9
 80035c4:	eb45 0303 	adc.w	r3, r5, r3
 80035c8:	607b      	str	r3, [r7, #4]
 80035ca:	f04f 0200 	mov.w	r2, #0
 80035ce:	f04f 0300 	mov.w	r3, #0
 80035d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80035d6:	4629      	mov	r1, r5
 80035d8:	028b      	lsls	r3, r1, #10
 80035da:	4621      	mov	r1, r4
 80035dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80035e0:	4621      	mov	r1, r4
 80035e2:	028a      	lsls	r2, r1, #10
 80035e4:	4610      	mov	r0, r2
 80035e6:	4619      	mov	r1, r3
 80035e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80035ea:	2200      	movs	r2, #0
 80035ec:	61bb      	str	r3, [r7, #24]
 80035ee:	61fa      	str	r2, [r7, #28]
 80035f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80035f4:	f7fd fb50 	bl	8000c98 <__aeabi_uldivmod>
 80035f8:	4602      	mov	r2, r0
 80035fa:	460b      	mov	r3, r1
 80035fc:	4613      	mov	r3, r2
 80035fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003600:	4b0b      	ldr	r3, [pc, #44]	@ (8003630 <HAL_RCC_GetSysClockFreq+0x200>)
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	0c1b      	lsrs	r3, r3, #16
 8003606:	f003 0303 	and.w	r3, r3, #3
 800360a:	3301      	adds	r3, #1
 800360c:	005b      	lsls	r3, r3, #1
 800360e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003610:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003612:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003614:	fbb2 f3f3 	udiv	r3, r2, r3
 8003618:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800361a:	e002      	b.n	8003622 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800361c:	4b05      	ldr	r3, [pc, #20]	@ (8003634 <HAL_RCC_GetSysClockFreq+0x204>)
 800361e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003620:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003622:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003624:	4618      	mov	r0, r3
 8003626:	3750      	adds	r7, #80	@ 0x50
 8003628:	46bd      	mov	sp, r7
 800362a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800362e:	bf00      	nop
 8003630:	40023800 	.word	0x40023800
 8003634:	00f42400 	.word	0x00f42400
 8003638:	007a1200 	.word	0x007a1200

0800363c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800363c:	b480      	push	{r7}
 800363e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003640:	4b03      	ldr	r3, [pc, #12]	@ (8003650 <HAL_RCC_GetHCLKFreq+0x14>)
 8003642:	681b      	ldr	r3, [r3, #0]
}
 8003644:	4618      	mov	r0, r3
 8003646:	46bd      	mov	sp, r7
 8003648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364c:	4770      	bx	lr
 800364e:	bf00      	nop
 8003650:	20000000 	.word	0x20000000

08003654 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003658:	f7ff fff0 	bl	800363c <HAL_RCC_GetHCLKFreq>
 800365c:	4602      	mov	r2, r0
 800365e:	4b05      	ldr	r3, [pc, #20]	@ (8003674 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	0a9b      	lsrs	r3, r3, #10
 8003664:	f003 0307 	and.w	r3, r3, #7
 8003668:	4903      	ldr	r1, [pc, #12]	@ (8003678 <HAL_RCC_GetPCLK1Freq+0x24>)
 800366a:	5ccb      	ldrb	r3, [r1, r3]
 800366c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003670:	4618      	mov	r0, r3
 8003672:	bd80      	pop	{r7, pc}
 8003674:	40023800 	.word	0x40023800
 8003678:	0800addc 	.word	0x0800addc

0800367c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003680:	f7ff ffdc 	bl	800363c <HAL_RCC_GetHCLKFreq>
 8003684:	4602      	mov	r2, r0
 8003686:	4b05      	ldr	r3, [pc, #20]	@ (800369c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	0b5b      	lsrs	r3, r3, #13
 800368c:	f003 0307 	and.w	r3, r3, #7
 8003690:	4903      	ldr	r1, [pc, #12]	@ (80036a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003692:	5ccb      	ldrb	r3, [r1, r3]
 8003694:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003698:	4618      	mov	r0, r3
 800369a:	bd80      	pop	{r7, pc}
 800369c:	40023800 	.word	0x40023800
 80036a0:	0800addc 	.word	0x0800addc

080036a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b082      	sub	sp, #8
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d101      	bne.n	80036b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e042      	b.n	800373c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d106      	bne.n	80036d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2200      	movs	r2, #0
 80036c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	f7fe fdb2 	bl	8002234 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2224      	movs	r2, #36	@ 0x24
 80036d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	68da      	ldr	r2, [r3, #12]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80036e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80036e8:	6878      	ldr	r0, [r7, #4]
 80036ea:	f000 fdd3 	bl	8004294 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	691a      	ldr	r2, [r3, #16]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80036fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	695a      	ldr	r2, [r3, #20]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800370c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	68da      	ldr	r2, [r3, #12]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800371c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2200      	movs	r2, #0
 8003722:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2220      	movs	r2, #32
 8003728:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2220      	movs	r2, #32
 8003730:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2200      	movs	r2, #0
 8003738:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800373a:	2300      	movs	r3, #0
}
 800373c:	4618      	mov	r0, r3
 800373e:	3708      	adds	r7, #8
 8003740:	46bd      	mov	sp, r7
 8003742:	bd80      	pop	{r7, pc}

08003744 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b08a      	sub	sp, #40	@ 0x28
 8003748:	af02      	add	r7, sp, #8
 800374a:	60f8      	str	r0, [r7, #12]
 800374c:	60b9      	str	r1, [r7, #8]
 800374e:	603b      	str	r3, [r7, #0]
 8003750:	4613      	mov	r3, r2
 8003752:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003754:	2300      	movs	r3, #0
 8003756:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800375e:	b2db      	uxtb	r3, r3
 8003760:	2b20      	cmp	r3, #32
 8003762:	d175      	bne.n	8003850 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d002      	beq.n	8003770 <HAL_UART_Transmit+0x2c>
 800376a:	88fb      	ldrh	r3, [r7, #6]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d101      	bne.n	8003774 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003770:	2301      	movs	r3, #1
 8003772:	e06e      	b.n	8003852 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2200      	movs	r2, #0
 8003778:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	2221      	movs	r2, #33	@ 0x21
 800377e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003782:	f7fe ff8f 	bl	80026a4 <HAL_GetTick>
 8003786:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	88fa      	ldrh	r2, [r7, #6]
 800378c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	88fa      	ldrh	r2, [r7, #6]
 8003792:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800379c:	d108      	bne.n	80037b0 <HAL_UART_Transmit+0x6c>
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	691b      	ldr	r3, [r3, #16]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d104      	bne.n	80037b0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80037a6:	2300      	movs	r3, #0
 80037a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80037aa:	68bb      	ldr	r3, [r7, #8]
 80037ac:	61bb      	str	r3, [r7, #24]
 80037ae:	e003      	b.n	80037b8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80037b4:	2300      	movs	r3, #0
 80037b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80037b8:	e02e      	b.n	8003818 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	9300      	str	r3, [sp, #0]
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	2200      	movs	r2, #0
 80037c2:	2180      	movs	r1, #128	@ 0x80
 80037c4:	68f8      	ldr	r0, [r7, #12]
 80037c6:	f000 fb37 	bl	8003e38 <UART_WaitOnFlagUntilTimeout>
 80037ca:	4603      	mov	r3, r0
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d005      	beq.n	80037dc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2220      	movs	r2, #32
 80037d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80037d8:	2303      	movs	r3, #3
 80037da:	e03a      	b.n	8003852 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80037dc:	69fb      	ldr	r3, [r7, #28]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d10b      	bne.n	80037fa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80037e2:	69bb      	ldr	r3, [r7, #24]
 80037e4:	881b      	ldrh	r3, [r3, #0]
 80037e6:	461a      	mov	r2, r3
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80037f0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80037f2:	69bb      	ldr	r3, [r7, #24]
 80037f4:	3302      	adds	r3, #2
 80037f6:	61bb      	str	r3, [r7, #24]
 80037f8:	e007      	b.n	800380a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80037fa:	69fb      	ldr	r3, [r7, #28]
 80037fc:	781a      	ldrb	r2, [r3, #0]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003804:	69fb      	ldr	r3, [r7, #28]
 8003806:	3301      	adds	r3, #1
 8003808:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800380e:	b29b      	uxth	r3, r3
 8003810:	3b01      	subs	r3, #1
 8003812:	b29a      	uxth	r2, r3
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800381c:	b29b      	uxth	r3, r3
 800381e:	2b00      	cmp	r3, #0
 8003820:	d1cb      	bne.n	80037ba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	9300      	str	r3, [sp, #0]
 8003826:	697b      	ldr	r3, [r7, #20]
 8003828:	2200      	movs	r2, #0
 800382a:	2140      	movs	r1, #64	@ 0x40
 800382c:	68f8      	ldr	r0, [r7, #12]
 800382e:	f000 fb03 	bl	8003e38 <UART_WaitOnFlagUntilTimeout>
 8003832:	4603      	mov	r3, r0
 8003834:	2b00      	cmp	r3, #0
 8003836:	d005      	beq.n	8003844 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2220      	movs	r2, #32
 800383c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003840:	2303      	movs	r3, #3
 8003842:	e006      	b.n	8003852 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2220      	movs	r2, #32
 8003848:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800384c:	2300      	movs	r3, #0
 800384e:	e000      	b.n	8003852 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003850:	2302      	movs	r3, #2
  }
}
 8003852:	4618      	mov	r0, r3
 8003854:	3720      	adds	r7, #32
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}

0800385a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800385a:	b580      	push	{r7, lr}
 800385c:	b084      	sub	sp, #16
 800385e:	af00      	add	r7, sp, #0
 8003860:	60f8      	str	r0, [r7, #12]
 8003862:	60b9      	str	r1, [r7, #8]
 8003864:	4613      	mov	r3, r2
 8003866:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800386e:	b2db      	uxtb	r3, r3
 8003870:	2b20      	cmp	r3, #32
 8003872:	d112      	bne.n	800389a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d002      	beq.n	8003880 <HAL_UART_Receive_IT+0x26>
 800387a:	88fb      	ldrh	r3, [r7, #6]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d101      	bne.n	8003884 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e00b      	b.n	800389c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	2200      	movs	r2, #0
 8003888:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800388a:	88fb      	ldrh	r3, [r7, #6]
 800388c:	461a      	mov	r2, r3
 800388e:	68b9      	ldr	r1, [r7, #8]
 8003890:	68f8      	ldr	r0, [r7, #12]
 8003892:	f000 fb2a 	bl	8003eea <UART_Start_Receive_IT>
 8003896:	4603      	mov	r3, r0
 8003898:	e000      	b.n	800389c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800389a:	2302      	movs	r3, #2
  }
}
 800389c:	4618      	mov	r0, r3
 800389e:	3710      	adds	r7, #16
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}

080038a4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b0ba      	sub	sp, #232	@ 0xe8
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	68db      	ldr	r3, [r3, #12]
 80038bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	695b      	ldr	r3, [r3, #20]
 80038c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80038ca:	2300      	movs	r3, #0
 80038cc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80038d0:	2300      	movs	r3, #0
 80038d2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80038d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80038da:	f003 030f 	and.w	r3, r3, #15
 80038de:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80038e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d10f      	bne.n	800390a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80038ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80038ee:	f003 0320 	and.w	r3, r3, #32
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d009      	beq.n	800390a <HAL_UART_IRQHandler+0x66>
 80038f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80038fa:	f003 0320 	and.w	r3, r3, #32
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d003      	beq.n	800390a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003902:	6878      	ldr	r0, [r7, #4]
 8003904:	f000 fc07 	bl	8004116 <UART_Receive_IT>
      return;
 8003908:	e273      	b.n	8003df2 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800390a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800390e:	2b00      	cmp	r3, #0
 8003910:	f000 80de 	beq.w	8003ad0 <HAL_UART_IRQHandler+0x22c>
 8003914:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003918:	f003 0301 	and.w	r3, r3, #1
 800391c:	2b00      	cmp	r3, #0
 800391e:	d106      	bne.n	800392e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003920:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003924:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003928:	2b00      	cmp	r3, #0
 800392a:	f000 80d1 	beq.w	8003ad0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800392e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003932:	f003 0301 	and.w	r3, r3, #1
 8003936:	2b00      	cmp	r3, #0
 8003938:	d00b      	beq.n	8003952 <HAL_UART_IRQHandler+0xae>
 800393a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800393e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003942:	2b00      	cmp	r3, #0
 8003944:	d005      	beq.n	8003952 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800394a:	f043 0201 	orr.w	r2, r3, #1
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003952:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003956:	f003 0304 	and.w	r3, r3, #4
 800395a:	2b00      	cmp	r3, #0
 800395c:	d00b      	beq.n	8003976 <HAL_UART_IRQHandler+0xd2>
 800395e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003962:	f003 0301 	and.w	r3, r3, #1
 8003966:	2b00      	cmp	r3, #0
 8003968:	d005      	beq.n	8003976 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800396e:	f043 0202 	orr.w	r2, r3, #2
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003976:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800397a:	f003 0302 	and.w	r3, r3, #2
 800397e:	2b00      	cmp	r3, #0
 8003980:	d00b      	beq.n	800399a <HAL_UART_IRQHandler+0xf6>
 8003982:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003986:	f003 0301 	and.w	r3, r3, #1
 800398a:	2b00      	cmp	r3, #0
 800398c:	d005      	beq.n	800399a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003992:	f043 0204 	orr.w	r2, r3, #4
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800399a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800399e:	f003 0308 	and.w	r3, r3, #8
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d011      	beq.n	80039ca <HAL_UART_IRQHandler+0x126>
 80039a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80039aa:	f003 0320 	and.w	r3, r3, #32
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d105      	bne.n	80039be <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80039b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80039b6:	f003 0301 	and.w	r3, r3, #1
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d005      	beq.n	80039ca <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039c2:	f043 0208 	orr.w	r2, r3, #8
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	f000 820a 	beq.w	8003de8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80039d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80039d8:	f003 0320 	and.w	r3, r3, #32
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d008      	beq.n	80039f2 <HAL_UART_IRQHandler+0x14e>
 80039e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80039e4:	f003 0320 	and.w	r3, r3, #32
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d002      	beq.n	80039f2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80039ec:	6878      	ldr	r0, [r7, #4]
 80039ee:	f000 fb92 	bl	8004116 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	695b      	ldr	r3, [r3, #20]
 80039f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039fc:	2b40      	cmp	r3, #64	@ 0x40
 80039fe:	bf0c      	ite	eq
 8003a00:	2301      	moveq	r3, #1
 8003a02:	2300      	movne	r3, #0
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a0e:	f003 0308 	and.w	r3, r3, #8
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d103      	bne.n	8003a1e <HAL_UART_IRQHandler+0x17a>
 8003a16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d04f      	beq.n	8003abe <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003a1e:	6878      	ldr	r0, [r7, #4]
 8003a20:	f000 fa9d 	bl	8003f5e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	695b      	ldr	r3, [r3, #20]
 8003a2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a2e:	2b40      	cmp	r3, #64	@ 0x40
 8003a30:	d141      	bne.n	8003ab6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	3314      	adds	r3, #20
 8003a38:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a3c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003a40:	e853 3f00 	ldrex	r3, [r3]
 8003a44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003a48:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003a4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a50:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	3314      	adds	r3, #20
 8003a5a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003a5e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003a62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a66:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003a6a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003a6e:	e841 2300 	strex	r3, r2, [r1]
 8003a72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003a76:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d1d9      	bne.n	8003a32 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d013      	beq.n	8003aae <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a8a:	4a8a      	ldr	r2, [pc, #552]	@ (8003cb4 <HAL_UART_IRQHandler+0x410>)
 8003a8c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a92:	4618      	mov	r0, r3
 8003a94:	f7fe ff93 	bl	80029be <HAL_DMA_Abort_IT>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d016      	beq.n	8003acc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003aa2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003aa4:	687a      	ldr	r2, [r7, #4]
 8003aa6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003aa8:	4610      	mov	r0, r2
 8003aaa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003aac:	e00e      	b.n	8003acc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003aae:	6878      	ldr	r0, [r7, #4]
 8003ab0:	f000 f9ac 	bl	8003e0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ab4:	e00a      	b.n	8003acc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f000 f9a8 	bl	8003e0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003abc:	e006      	b.n	8003acc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	f000 f9a4 	bl	8003e0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003aca:	e18d      	b.n	8003de8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003acc:	bf00      	nop
    return;
 8003ace:	e18b      	b.n	8003de8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	f040 8167 	bne.w	8003da8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003ada:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ade:	f003 0310 	and.w	r3, r3, #16
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	f000 8160 	beq.w	8003da8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8003ae8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003aec:	f003 0310 	and.w	r3, r3, #16
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	f000 8159 	beq.w	8003da8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003af6:	2300      	movs	r3, #0
 8003af8:	60bb      	str	r3, [r7, #8]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	60bb      	str	r3, [r7, #8]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	60bb      	str	r3, [r7, #8]
 8003b0a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	695b      	ldr	r3, [r3, #20]
 8003b12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b16:	2b40      	cmp	r3, #64	@ 0x40
 8003b18:	f040 80ce 	bne.w	8003cb8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003b28:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	f000 80a9 	beq.w	8003c84 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003b36:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003b3a:	429a      	cmp	r2, r3
 8003b3c:	f080 80a2 	bcs.w	8003c84 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003b46:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b4c:	69db      	ldr	r3, [r3, #28]
 8003b4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b52:	f000 8088 	beq.w	8003c66 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	330c      	adds	r3, #12
 8003b5c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b60:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003b64:	e853 3f00 	ldrex	r3, [r3]
 8003b68:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003b6c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003b70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b74:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	330c      	adds	r3, #12
 8003b7e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003b82:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003b86:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b8a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003b8e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003b92:	e841 2300 	strex	r3, r2, [r1]
 8003b96:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003b9a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d1d9      	bne.n	8003b56 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	3314      	adds	r3, #20
 8003ba8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003baa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003bac:	e853 3f00 	ldrex	r3, [r3]
 8003bb0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003bb2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003bb4:	f023 0301 	bic.w	r3, r3, #1
 8003bb8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	3314      	adds	r3, #20
 8003bc2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003bc6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003bca:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bcc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003bce:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003bd2:	e841 2300 	strex	r3, r2, [r1]
 8003bd6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003bd8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d1e1      	bne.n	8003ba2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	3314      	adds	r3, #20
 8003be4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003be6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003be8:	e853 3f00 	ldrex	r3, [r3]
 8003bec:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003bee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003bf0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003bf4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	3314      	adds	r3, #20
 8003bfe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003c02:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003c04:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c06:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003c08:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003c0a:	e841 2300 	strex	r3, r2, [r1]
 8003c0e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003c10:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d1e3      	bne.n	8003bde <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2220      	movs	r2, #32
 8003c1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2200      	movs	r2, #0
 8003c22:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	330c      	adds	r3, #12
 8003c2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c2e:	e853 3f00 	ldrex	r3, [r3]
 8003c32:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003c34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003c36:	f023 0310 	bic.w	r3, r3, #16
 8003c3a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	330c      	adds	r3, #12
 8003c44:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003c48:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003c4a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c4c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003c4e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003c50:	e841 2300 	strex	r3, r2, [r1]
 8003c54:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003c56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d1e3      	bne.n	8003c24 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c60:	4618      	mov	r0, r3
 8003c62:	f7fe fe3c 	bl	80028de <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2202      	movs	r2, #2
 8003c6a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003c74:	b29b      	uxth	r3, r3
 8003c76:	1ad3      	subs	r3, r2, r3
 8003c78:	b29b      	uxth	r3, r3
 8003c7a:	4619      	mov	r1, r3
 8003c7c:	6878      	ldr	r0, [r7, #4]
 8003c7e:	f000 f8cf 	bl	8003e20 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003c82:	e0b3      	b.n	8003dec <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003c88:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	f040 80ad 	bne.w	8003dec <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c96:	69db      	ldr	r3, [r3, #28]
 8003c98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c9c:	f040 80a6 	bne.w	8003dec <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2202      	movs	r2, #2
 8003ca4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003caa:	4619      	mov	r1, r3
 8003cac:	6878      	ldr	r0, [r7, #4]
 8003cae:	f000 f8b7 	bl	8003e20 <HAL_UARTEx_RxEventCallback>
      return;
 8003cb2:	e09b      	b.n	8003dec <HAL_UART_IRQHandler+0x548>
 8003cb4:	08004025 	.word	0x08004025
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003cc0:	b29b      	uxth	r3, r3
 8003cc2:	1ad3      	subs	r3, r2, r3
 8003cc4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003ccc:	b29b      	uxth	r3, r3
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	f000 808e 	beq.w	8003df0 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8003cd4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	f000 8089 	beq.w	8003df0 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	330c      	adds	r3, #12
 8003ce4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ce6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ce8:	e853 3f00 	ldrex	r3, [r3]
 8003cec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003cee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cf0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003cf4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	330c      	adds	r3, #12
 8003cfe:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003d02:	647a      	str	r2, [r7, #68]	@ 0x44
 8003d04:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d06:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003d08:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003d0a:	e841 2300 	strex	r3, r2, [r1]
 8003d0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003d10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d1e3      	bne.n	8003cde <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	3314      	adds	r3, #20
 8003d1c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d20:	e853 3f00 	ldrex	r3, [r3]
 8003d24:	623b      	str	r3, [r7, #32]
   return(result);
 8003d26:	6a3b      	ldr	r3, [r7, #32]
 8003d28:	f023 0301 	bic.w	r3, r3, #1
 8003d2c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	3314      	adds	r3, #20
 8003d36:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003d3a:	633a      	str	r2, [r7, #48]	@ 0x30
 8003d3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d3e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003d40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d42:	e841 2300 	strex	r3, r2, [r1]
 8003d46:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003d48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d1e3      	bne.n	8003d16 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2220      	movs	r2, #32
 8003d52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	330c      	adds	r3, #12
 8003d62:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d64:	693b      	ldr	r3, [r7, #16]
 8003d66:	e853 3f00 	ldrex	r3, [r3]
 8003d6a:	60fb      	str	r3, [r7, #12]
   return(result);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	f023 0310 	bic.w	r3, r3, #16
 8003d72:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	330c      	adds	r3, #12
 8003d7c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003d80:	61fa      	str	r2, [r7, #28]
 8003d82:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d84:	69b9      	ldr	r1, [r7, #24]
 8003d86:	69fa      	ldr	r2, [r7, #28]
 8003d88:	e841 2300 	strex	r3, r2, [r1]
 8003d8c:	617b      	str	r3, [r7, #20]
   return(result);
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d1e3      	bne.n	8003d5c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2202      	movs	r2, #2
 8003d98:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003d9a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003d9e:	4619      	mov	r1, r3
 8003da0:	6878      	ldr	r0, [r7, #4]
 8003da2:	f000 f83d 	bl	8003e20 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003da6:	e023      	b.n	8003df0 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003da8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003dac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d009      	beq.n	8003dc8 <HAL_UART_IRQHandler+0x524>
 8003db4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003db8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d003      	beq.n	8003dc8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	f000 f940 	bl	8004046 <UART_Transmit_IT>
    return;
 8003dc6:	e014      	b.n	8003df2 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003dc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003dcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d00e      	beq.n	8003df2 <HAL_UART_IRQHandler+0x54e>
 8003dd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003dd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d008      	beq.n	8003df2 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8003de0:	6878      	ldr	r0, [r7, #4]
 8003de2:	f000 f980 	bl	80040e6 <UART_EndTransmit_IT>
    return;
 8003de6:	e004      	b.n	8003df2 <HAL_UART_IRQHandler+0x54e>
    return;
 8003de8:	bf00      	nop
 8003dea:	e002      	b.n	8003df2 <HAL_UART_IRQHandler+0x54e>
      return;
 8003dec:	bf00      	nop
 8003dee:	e000      	b.n	8003df2 <HAL_UART_IRQHandler+0x54e>
      return;
 8003df0:	bf00      	nop
  }
}
 8003df2:	37e8      	adds	r7, #232	@ 0xe8
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}

08003df8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b083      	sub	sp, #12
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003e00:	bf00      	nop
 8003e02:	370c      	adds	r7, #12
 8003e04:	46bd      	mov	sp, r7
 8003e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0a:	4770      	bx	lr

08003e0c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b083      	sub	sp, #12
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003e14:	bf00      	nop
 8003e16:	370c      	adds	r7, #12
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1e:	4770      	bx	lr

08003e20 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003e20:	b480      	push	{r7}
 8003e22:	b083      	sub	sp, #12
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
 8003e28:	460b      	mov	r3, r1
 8003e2a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003e2c:	bf00      	nop
 8003e2e:	370c      	adds	r7, #12
 8003e30:	46bd      	mov	sp, r7
 8003e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e36:	4770      	bx	lr

08003e38 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b086      	sub	sp, #24
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	60f8      	str	r0, [r7, #12]
 8003e40:	60b9      	str	r1, [r7, #8]
 8003e42:	603b      	str	r3, [r7, #0]
 8003e44:	4613      	mov	r3, r2
 8003e46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e48:	e03b      	b.n	8003ec2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e4a:	6a3b      	ldr	r3, [r7, #32]
 8003e4c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e50:	d037      	beq.n	8003ec2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e52:	f7fe fc27 	bl	80026a4 <HAL_GetTick>
 8003e56:	4602      	mov	r2, r0
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	1ad3      	subs	r3, r2, r3
 8003e5c:	6a3a      	ldr	r2, [r7, #32]
 8003e5e:	429a      	cmp	r2, r3
 8003e60:	d302      	bcc.n	8003e68 <UART_WaitOnFlagUntilTimeout+0x30>
 8003e62:	6a3b      	ldr	r3, [r7, #32]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d101      	bne.n	8003e6c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003e68:	2303      	movs	r3, #3
 8003e6a:	e03a      	b.n	8003ee2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	68db      	ldr	r3, [r3, #12]
 8003e72:	f003 0304 	and.w	r3, r3, #4
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d023      	beq.n	8003ec2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003e7a:	68bb      	ldr	r3, [r7, #8]
 8003e7c:	2b80      	cmp	r3, #128	@ 0x80
 8003e7e:	d020      	beq.n	8003ec2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	2b40      	cmp	r3, #64	@ 0x40
 8003e84:	d01d      	beq.n	8003ec2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f003 0308 	and.w	r3, r3, #8
 8003e90:	2b08      	cmp	r3, #8
 8003e92:	d116      	bne.n	8003ec2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003e94:	2300      	movs	r3, #0
 8003e96:	617b      	str	r3, [r7, #20]
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	617b      	str	r3, [r7, #20]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	617b      	str	r3, [r7, #20]
 8003ea8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003eaa:	68f8      	ldr	r0, [r7, #12]
 8003eac:	f000 f857 	bl	8003f5e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	2208      	movs	r2, #8
 8003eb4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e00f      	b.n	8003ee2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	4013      	ands	r3, r2
 8003ecc:	68ba      	ldr	r2, [r7, #8]
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	bf0c      	ite	eq
 8003ed2:	2301      	moveq	r3, #1
 8003ed4:	2300      	movne	r3, #0
 8003ed6:	b2db      	uxtb	r3, r3
 8003ed8:	461a      	mov	r2, r3
 8003eda:	79fb      	ldrb	r3, [r7, #7]
 8003edc:	429a      	cmp	r2, r3
 8003ede:	d0b4      	beq.n	8003e4a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ee0:	2300      	movs	r3, #0
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	3718      	adds	r7, #24
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}

08003eea <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003eea:	b480      	push	{r7}
 8003eec:	b085      	sub	sp, #20
 8003eee:	af00      	add	r7, sp, #0
 8003ef0:	60f8      	str	r0, [r7, #12]
 8003ef2:	60b9      	str	r1, [r7, #8]
 8003ef4:	4613      	mov	r3, r2
 8003ef6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	68ba      	ldr	r2, [r7, #8]
 8003efc:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	88fa      	ldrh	r2, [r7, #6]
 8003f02:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	88fa      	ldrh	r2, [r7, #6]
 8003f08:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	2222      	movs	r2, #34	@ 0x22
 8003f14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	691b      	ldr	r3, [r3, #16]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d007      	beq.n	8003f30 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	68da      	ldr	r2, [r3, #12]
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f2e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	695a      	ldr	r2, [r3, #20]
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f042 0201 	orr.w	r2, r2, #1
 8003f3e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	68da      	ldr	r2, [r3, #12]
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f042 0220 	orr.w	r2, r2, #32
 8003f4e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003f50:	2300      	movs	r3, #0
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3714      	adds	r7, #20
 8003f56:	46bd      	mov	sp, r7
 8003f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5c:	4770      	bx	lr

08003f5e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f5e:	b480      	push	{r7}
 8003f60:	b095      	sub	sp, #84	@ 0x54
 8003f62:	af00      	add	r7, sp, #0
 8003f64:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	330c      	adds	r3, #12
 8003f6c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f70:	e853 3f00 	ldrex	r3, [r3]
 8003f74:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f78:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	330c      	adds	r3, #12
 8003f84:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003f86:	643a      	str	r2, [r7, #64]	@ 0x40
 8003f88:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f8a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003f8c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003f8e:	e841 2300 	strex	r3, r2, [r1]
 8003f92:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003f94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d1e5      	bne.n	8003f66 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	3314      	adds	r3, #20
 8003fa0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fa2:	6a3b      	ldr	r3, [r7, #32]
 8003fa4:	e853 3f00 	ldrex	r3, [r3]
 8003fa8:	61fb      	str	r3, [r7, #28]
   return(result);
 8003faa:	69fb      	ldr	r3, [r7, #28]
 8003fac:	f023 0301 	bic.w	r3, r3, #1
 8003fb0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	3314      	adds	r3, #20
 8003fb8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003fba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003fbc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fbe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003fc0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003fc2:	e841 2300 	strex	r3, r2, [r1]
 8003fc6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d1e5      	bne.n	8003f9a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fd2:	2b01      	cmp	r3, #1
 8003fd4:	d119      	bne.n	800400a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	330c      	adds	r3, #12
 8003fdc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	e853 3f00 	ldrex	r3, [r3]
 8003fe4:	60bb      	str	r3, [r7, #8]
   return(result);
 8003fe6:	68bb      	ldr	r3, [r7, #8]
 8003fe8:	f023 0310 	bic.w	r3, r3, #16
 8003fec:	647b      	str	r3, [r7, #68]	@ 0x44
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	330c      	adds	r3, #12
 8003ff4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003ff6:	61ba      	str	r2, [r7, #24]
 8003ff8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ffa:	6979      	ldr	r1, [r7, #20]
 8003ffc:	69ba      	ldr	r2, [r7, #24]
 8003ffe:	e841 2300 	strex	r3, r2, [r1]
 8004002:	613b      	str	r3, [r7, #16]
   return(result);
 8004004:	693b      	ldr	r3, [r7, #16]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d1e5      	bne.n	8003fd6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2220      	movs	r2, #32
 800400e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2200      	movs	r2, #0
 8004016:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004018:	bf00      	nop
 800401a:	3754      	adds	r7, #84	@ 0x54
 800401c:	46bd      	mov	sp, r7
 800401e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004022:	4770      	bx	lr

08004024 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b084      	sub	sp, #16
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004030:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	2200      	movs	r2, #0
 8004036:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004038:	68f8      	ldr	r0, [r7, #12]
 800403a:	f7ff fee7 	bl	8003e0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800403e:	bf00      	nop
 8004040:	3710      	adds	r7, #16
 8004042:	46bd      	mov	sp, r7
 8004044:	bd80      	pop	{r7, pc}

08004046 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004046:	b480      	push	{r7}
 8004048:	b085      	sub	sp, #20
 800404a:	af00      	add	r7, sp, #0
 800404c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004054:	b2db      	uxtb	r3, r3
 8004056:	2b21      	cmp	r3, #33	@ 0x21
 8004058:	d13e      	bne.n	80040d8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004062:	d114      	bne.n	800408e <UART_Transmit_IT+0x48>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	691b      	ldr	r3, [r3, #16]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d110      	bne.n	800408e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6a1b      	ldr	r3, [r3, #32]
 8004070:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	881b      	ldrh	r3, [r3, #0]
 8004076:	461a      	mov	r2, r3
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004080:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6a1b      	ldr	r3, [r3, #32]
 8004086:	1c9a      	adds	r2, r3, #2
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	621a      	str	r2, [r3, #32]
 800408c:	e008      	b.n	80040a0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6a1b      	ldr	r3, [r3, #32]
 8004092:	1c59      	adds	r1, r3, #1
 8004094:	687a      	ldr	r2, [r7, #4]
 8004096:	6211      	str	r1, [r2, #32]
 8004098:	781a      	ldrb	r2, [r3, #0]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80040a4:	b29b      	uxth	r3, r3
 80040a6:	3b01      	subs	r3, #1
 80040a8:	b29b      	uxth	r3, r3
 80040aa:	687a      	ldr	r2, [r7, #4]
 80040ac:	4619      	mov	r1, r3
 80040ae:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d10f      	bne.n	80040d4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	68da      	ldr	r2, [r3, #12]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80040c2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	68da      	ldr	r2, [r3, #12]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80040d2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80040d4:	2300      	movs	r3, #0
 80040d6:	e000      	b.n	80040da <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80040d8:	2302      	movs	r3, #2
  }
}
 80040da:	4618      	mov	r0, r3
 80040dc:	3714      	adds	r7, #20
 80040de:	46bd      	mov	sp, r7
 80040e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e4:	4770      	bx	lr

080040e6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80040e6:	b580      	push	{r7, lr}
 80040e8:	b082      	sub	sp, #8
 80040ea:	af00      	add	r7, sp, #0
 80040ec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	68da      	ldr	r2, [r3, #12]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040fc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2220      	movs	r2, #32
 8004102:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004106:	6878      	ldr	r0, [r7, #4]
 8004108:	f7ff fe76 	bl	8003df8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800410c:	2300      	movs	r3, #0
}
 800410e:	4618      	mov	r0, r3
 8004110:	3708      	adds	r7, #8
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}

08004116 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004116:	b580      	push	{r7, lr}
 8004118:	b08c      	sub	sp, #48	@ 0x30
 800411a:	af00      	add	r7, sp, #0
 800411c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800411e:	2300      	movs	r3, #0
 8004120:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8004122:	2300      	movs	r3, #0
 8004124:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800412c:	b2db      	uxtb	r3, r3
 800412e:	2b22      	cmp	r3, #34	@ 0x22
 8004130:	f040 80aa 	bne.w	8004288 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800413c:	d115      	bne.n	800416a <UART_Receive_IT+0x54>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	691b      	ldr	r3, [r3, #16]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d111      	bne.n	800416a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800414a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	b29b      	uxth	r3, r3
 8004154:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004158:	b29a      	uxth	r2, r3
 800415a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800415c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004162:	1c9a      	adds	r2, r3, #2
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	629a      	str	r2, [r3, #40]	@ 0x28
 8004168:	e024      	b.n	80041b4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800416e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004178:	d007      	beq.n	800418a <UART_Receive_IT+0x74>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	689b      	ldr	r3, [r3, #8]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d10a      	bne.n	8004198 <UART_Receive_IT+0x82>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	691b      	ldr	r3, [r3, #16]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d106      	bne.n	8004198 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	b2da      	uxtb	r2, r3
 8004192:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004194:	701a      	strb	r2, [r3, #0]
 8004196:	e008      	b.n	80041aa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	b2db      	uxtb	r3, r3
 80041a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80041a4:	b2da      	uxtb	r2, r3
 80041a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041a8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041ae:	1c5a      	adds	r2, r3, #1
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	3b01      	subs	r3, #1
 80041bc:	b29b      	uxth	r3, r3
 80041be:	687a      	ldr	r2, [r7, #4]
 80041c0:	4619      	mov	r1, r3
 80041c2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d15d      	bne.n	8004284 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	68da      	ldr	r2, [r3, #12]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f022 0220 	bic.w	r2, r2, #32
 80041d6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	68da      	ldr	r2, [r3, #12]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80041e6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	695a      	ldr	r2, [r3, #20]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f022 0201 	bic.w	r2, r2, #1
 80041f6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2220      	movs	r2, #32
 80041fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2200      	movs	r2, #0
 8004204:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800420a:	2b01      	cmp	r3, #1
 800420c:	d135      	bne.n	800427a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2200      	movs	r2, #0
 8004212:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	330c      	adds	r3, #12
 800421a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	e853 3f00 	ldrex	r3, [r3]
 8004222:	613b      	str	r3, [r7, #16]
   return(result);
 8004224:	693b      	ldr	r3, [r7, #16]
 8004226:	f023 0310 	bic.w	r3, r3, #16
 800422a:	627b      	str	r3, [r7, #36]	@ 0x24
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	330c      	adds	r3, #12
 8004232:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004234:	623a      	str	r2, [r7, #32]
 8004236:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004238:	69f9      	ldr	r1, [r7, #28]
 800423a:	6a3a      	ldr	r2, [r7, #32]
 800423c:	e841 2300 	strex	r3, r2, [r1]
 8004240:	61bb      	str	r3, [r7, #24]
   return(result);
 8004242:	69bb      	ldr	r3, [r7, #24]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d1e5      	bne.n	8004214 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f003 0310 	and.w	r3, r3, #16
 8004252:	2b10      	cmp	r3, #16
 8004254:	d10a      	bne.n	800426c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004256:	2300      	movs	r3, #0
 8004258:	60fb      	str	r3, [r7, #12]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	60fb      	str	r3, [r7, #12]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	60fb      	str	r3, [r7, #12]
 800426a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004270:	4619      	mov	r1, r3
 8004272:	6878      	ldr	r0, [r7, #4]
 8004274:	f7ff fdd4 	bl	8003e20 <HAL_UARTEx_RxEventCallback>
 8004278:	e002      	b.n	8004280 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800427a:	6878      	ldr	r0, [r7, #4]
 800427c:	f7fd ff50 	bl	8002120 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004280:	2300      	movs	r3, #0
 8004282:	e002      	b.n	800428a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004284:	2300      	movs	r3, #0
 8004286:	e000      	b.n	800428a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004288:	2302      	movs	r3, #2
  }
}
 800428a:	4618      	mov	r0, r3
 800428c:	3730      	adds	r7, #48	@ 0x30
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}
	...

08004294 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004294:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004298:	b0c0      	sub	sp, #256	@ 0x100
 800429a:	af00      	add	r7, sp, #0
 800429c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	691b      	ldr	r3, [r3, #16]
 80042a8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80042ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042b0:	68d9      	ldr	r1, [r3, #12]
 80042b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	ea40 0301 	orr.w	r3, r0, r1
 80042bc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80042be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042c2:	689a      	ldr	r2, [r3, #8]
 80042c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042c8:	691b      	ldr	r3, [r3, #16]
 80042ca:	431a      	orrs	r2, r3
 80042cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042d0:	695b      	ldr	r3, [r3, #20]
 80042d2:	431a      	orrs	r2, r3
 80042d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042d8:	69db      	ldr	r3, [r3, #28]
 80042da:	4313      	orrs	r3, r2
 80042dc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80042e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	68db      	ldr	r3, [r3, #12]
 80042e8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80042ec:	f021 010c 	bic.w	r1, r1, #12
 80042f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80042fa:	430b      	orrs	r3, r1
 80042fc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80042fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	695b      	ldr	r3, [r3, #20]
 8004306:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800430a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800430e:	6999      	ldr	r1, [r3, #24]
 8004310:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004314:	681a      	ldr	r2, [r3, #0]
 8004316:	ea40 0301 	orr.w	r3, r0, r1
 800431a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800431c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004320:	681a      	ldr	r2, [r3, #0]
 8004322:	4b8f      	ldr	r3, [pc, #572]	@ (8004560 <UART_SetConfig+0x2cc>)
 8004324:	429a      	cmp	r2, r3
 8004326:	d005      	beq.n	8004334 <UART_SetConfig+0xa0>
 8004328:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	4b8d      	ldr	r3, [pc, #564]	@ (8004564 <UART_SetConfig+0x2d0>)
 8004330:	429a      	cmp	r2, r3
 8004332:	d104      	bne.n	800433e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004334:	f7ff f9a2 	bl	800367c <HAL_RCC_GetPCLK2Freq>
 8004338:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800433c:	e003      	b.n	8004346 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800433e:	f7ff f989 	bl	8003654 <HAL_RCC_GetPCLK1Freq>
 8004342:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004346:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800434a:	69db      	ldr	r3, [r3, #28]
 800434c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004350:	f040 810c 	bne.w	800456c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004354:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004358:	2200      	movs	r2, #0
 800435a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800435e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004362:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004366:	4622      	mov	r2, r4
 8004368:	462b      	mov	r3, r5
 800436a:	1891      	adds	r1, r2, r2
 800436c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800436e:	415b      	adcs	r3, r3
 8004370:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004372:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004376:	4621      	mov	r1, r4
 8004378:	eb12 0801 	adds.w	r8, r2, r1
 800437c:	4629      	mov	r1, r5
 800437e:	eb43 0901 	adc.w	r9, r3, r1
 8004382:	f04f 0200 	mov.w	r2, #0
 8004386:	f04f 0300 	mov.w	r3, #0
 800438a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800438e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004392:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004396:	4690      	mov	r8, r2
 8004398:	4699      	mov	r9, r3
 800439a:	4623      	mov	r3, r4
 800439c:	eb18 0303 	adds.w	r3, r8, r3
 80043a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80043a4:	462b      	mov	r3, r5
 80043a6:	eb49 0303 	adc.w	r3, r9, r3
 80043aa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80043ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	2200      	movs	r2, #0
 80043b6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80043ba:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80043be:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80043c2:	460b      	mov	r3, r1
 80043c4:	18db      	adds	r3, r3, r3
 80043c6:	653b      	str	r3, [r7, #80]	@ 0x50
 80043c8:	4613      	mov	r3, r2
 80043ca:	eb42 0303 	adc.w	r3, r2, r3
 80043ce:	657b      	str	r3, [r7, #84]	@ 0x54
 80043d0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80043d4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80043d8:	f7fc fc5e 	bl	8000c98 <__aeabi_uldivmod>
 80043dc:	4602      	mov	r2, r0
 80043de:	460b      	mov	r3, r1
 80043e0:	4b61      	ldr	r3, [pc, #388]	@ (8004568 <UART_SetConfig+0x2d4>)
 80043e2:	fba3 2302 	umull	r2, r3, r3, r2
 80043e6:	095b      	lsrs	r3, r3, #5
 80043e8:	011c      	lsls	r4, r3, #4
 80043ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80043ee:	2200      	movs	r2, #0
 80043f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80043f4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80043f8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80043fc:	4642      	mov	r2, r8
 80043fe:	464b      	mov	r3, r9
 8004400:	1891      	adds	r1, r2, r2
 8004402:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004404:	415b      	adcs	r3, r3
 8004406:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004408:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800440c:	4641      	mov	r1, r8
 800440e:	eb12 0a01 	adds.w	sl, r2, r1
 8004412:	4649      	mov	r1, r9
 8004414:	eb43 0b01 	adc.w	fp, r3, r1
 8004418:	f04f 0200 	mov.w	r2, #0
 800441c:	f04f 0300 	mov.w	r3, #0
 8004420:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004424:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004428:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800442c:	4692      	mov	sl, r2
 800442e:	469b      	mov	fp, r3
 8004430:	4643      	mov	r3, r8
 8004432:	eb1a 0303 	adds.w	r3, sl, r3
 8004436:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800443a:	464b      	mov	r3, r9
 800443c:	eb4b 0303 	adc.w	r3, fp, r3
 8004440:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	2200      	movs	r2, #0
 800444c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004450:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004454:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004458:	460b      	mov	r3, r1
 800445a:	18db      	adds	r3, r3, r3
 800445c:	643b      	str	r3, [r7, #64]	@ 0x40
 800445e:	4613      	mov	r3, r2
 8004460:	eb42 0303 	adc.w	r3, r2, r3
 8004464:	647b      	str	r3, [r7, #68]	@ 0x44
 8004466:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800446a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800446e:	f7fc fc13 	bl	8000c98 <__aeabi_uldivmod>
 8004472:	4602      	mov	r2, r0
 8004474:	460b      	mov	r3, r1
 8004476:	4611      	mov	r1, r2
 8004478:	4b3b      	ldr	r3, [pc, #236]	@ (8004568 <UART_SetConfig+0x2d4>)
 800447a:	fba3 2301 	umull	r2, r3, r3, r1
 800447e:	095b      	lsrs	r3, r3, #5
 8004480:	2264      	movs	r2, #100	@ 0x64
 8004482:	fb02 f303 	mul.w	r3, r2, r3
 8004486:	1acb      	subs	r3, r1, r3
 8004488:	00db      	lsls	r3, r3, #3
 800448a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800448e:	4b36      	ldr	r3, [pc, #216]	@ (8004568 <UART_SetConfig+0x2d4>)
 8004490:	fba3 2302 	umull	r2, r3, r3, r2
 8004494:	095b      	lsrs	r3, r3, #5
 8004496:	005b      	lsls	r3, r3, #1
 8004498:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800449c:	441c      	add	r4, r3
 800449e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80044a2:	2200      	movs	r2, #0
 80044a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80044a8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80044ac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80044b0:	4642      	mov	r2, r8
 80044b2:	464b      	mov	r3, r9
 80044b4:	1891      	adds	r1, r2, r2
 80044b6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80044b8:	415b      	adcs	r3, r3
 80044ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80044bc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80044c0:	4641      	mov	r1, r8
 80044c2:	1851      	adds	r1, r2, r1
 80044c4:	6339      	str	r1, [r7, #48]	@ 0x30
 80044c6:	4649      	mov	r1, r9
 80044c8:	414b      	adcs	r3, r1
 80044ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80044cc:	f04f 0200 	mov.w	r2, #0
 80044d0:	f04f 0300 	mov.w	r3, #0
 80044d4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80044d8:	4659      	mov	r1, fp
 80044da:	00cb      	lsls	r3, r1, #3
 80044dc:	4651      	mov	r1, sl
 80044de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80044e2:	4651      	mov	r1, sl
 80044e4:	00ca      	lsls	r2, r1, #3
 80044e6:	4610      	mov	r0, r2
 80044e8:	4619      	mov	r1, r3
 80044ea:	4603      	mov	r3, r0
 80044ec:	4642      	mov	r2, r8
 80044ee:	189b      	adds	r3, r3, r2
 80044f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80044f4:	464b      	mov	r3, r9
 80044f6:	460a      	mov	r2, r1
 80044f8:	eb42 0303 	adc.w	r3, r2, r3
 80044fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004500:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	2200      	movs	r2, #0
 8004508:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800450c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004510:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004514:	460b      	mov	r3, r1
 8004516:	18db      	adds	r3, r3, r3
 8004518:	62bb      	str	r3, [r7, #40]	@ 0x28
 800451a:	4613      	mov	r3, r2
 800451c:	eb42 0303 	adc.w	r3, r2, r3
 8004520:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004522:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004526:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800452a:	f7fc fbb5 	bl	8000c98 <__aeabi_uldivmod>
 800452e:	4602      	mov	r2, r0
 8004530:	460b      	mov	r3, r1
 8004532:	4b0d      	ldr	r3, [pc, #52]	@ (8004568 <UART_SetConfig+0x2d4>)
 8004534:	fba3 1302 	umull	r1, r3, r3, r2
 8004538:	095b      	lsrs	r3, r3, #5
 800453a:	2164      	movs	r1, #100	@ 0x64
 800453c:	fb01 f303 	mul.w	r3, r1, r3
 8004540:	1ad3      	subs	r3, r2, r3
 8004542:	00db      	lsls	r3, r3, #3
 8004544:	3332      	adds	r3, #50	@ 0x32
 8004546:	4a08      	ldr	r2, [pc, #32]	@ (8004568 <UART_SetConfig+0x2d4>)
 8004548:	fba2 2303 	umull	r2, r3, r2, r3
 800454c:	095b      	lsrs	r3, r3, #5
 800454e:	f003 0207 	and.w	r2, r3, #7
 8004552:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4422      	add	r2, r4
 800455a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800455c:	e106      	b.n	800476c <UART_SetConfig+0x4d8>
 800455e:	bf00      	nop
 8004560:	40011000 	.word	0x40011000
 8004564:	40011400 	.word	0x40011400
 8004568:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800456c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004570:	2200      	movs	r2, #0
 8004572:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004576:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800457a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800457e:	4642      	mov	r2, r8
 8004580:	464b      	mov	r3, r9
 8004582:	1891      	adds	r1, r2, r2
 8004584:	6239      	str	r1, [r7, #32]
 8004586:	415b      	adcs	r3, r3
 8004588:	627b      	str	r3, [r7, #36]	@ 0x24
 800458a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800458e:	4641      	mov	r1, r8
 8004590:	1854      	adds	r4, r2, r1
 8004592:	4649      	mov	r1, r9
 8004594:	eb43 0501 	adc.w	r5, r3, r1
 8004598:	f04f 0200 	mov.w	r2, #0
 800459c:	f04f 0300 	mov.w	r3, #0
 80045a0:	00eb      	lsls	r3, r5, #3
 80045a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80045a6:	00e2      	lsls	r2, r4, #3
 80045a8:	4614      	mov	r4, r2
 80045aa:	461d      	mov	r5, r3
 80045ac:	4643      	mov	r3, r8
 80045ae:	18e3      	adds	r3, r4, r3
 80045b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80045b4:	464b      	mov	r3, r9
 80045b6:	eb45 0303 	adc.w	r3, r5, r3
 80045ba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80045be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	2200      	movs	r2, #0
 80045c6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80045ca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80045ce:	f04f 0200 	mov.w	r2, #0
 80045d2:	f04f 0300 	mov.w	r3, #0
 80045d6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80045da:	4629      	mov	r1, r5
 80045dc:	008b      	lsls	r3, r1, #2
 80045de:	4621      	mov	r1, r4
 80045e0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80045e4:	4621      	mov	r1, r4
 80045e6:	008a      	lsls	r2, r1, #2
 80045e8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80045ec:	f7fc fb54 	bl	8000c98 <__aeabi_uldivmod>
 80045f0:	4602      	mov	r2, r0
 80045f2:	460b      	mov	r3, r1
 80045f4:	4b60      	ldr	r3, [pc, #384]	@ (8004778 <UART_SetConfig+0x4e4>)
 80045f6:	fba3 2302 	umull	r2, r3, r3, r2
 80045fa:	095b      	lsrs	r3, r3, #5
 80045fc:	011c      	lsls	r4, r3, #4
 80045fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004602:	2200      	movs	r2, #0
 8004604:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004608:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800460c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004610:	4642      	mov	r2, r8
 8004612:	464b      	mov	r3, r9
 8004614:	1891      	adds	r1, r2, r2
 8004616:	61b9      	str	r1, [r7, #24]
 8004618:	415b      	adcs	r3, r3
 800461a:	61fb      	str	r3, [r7, #28]
 800461c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004620:	4641      	mov	r1, r8
 8004622:	1851      	adds	r1, r2, r1
 8004624:	6139      	str	r1, [r7, #16]
 8004626:	4649      	mov	r1, r9
 8004628:	414b      	adcs	r3, r1
 800462a:	617b      	str	r3, [r7, #20]
 800462c:	f04f 0200 	mov.w	r2, #0
 8004630:	f04f 0300 	mov.w	r3, #0
 8004634:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004638:	4659      	mov	r1, fp
 800463a:	00cb      	lsls	r3, r1, #3
 800463c:	4651      	mov	r1, sl
 800463e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004642:	4651      	mov	r1, sl
 8004644:	00ca      	lsls	r2, r1, #3
 8004646:	4610      	mov	r0, r2
 8004648:	4619      	mov	r1, r3
 800464a:	4603      	mov	r3, r0
 800464c:	4642      	mov	r2, r8
 800464e:	189b      	adds	r3, r3, r2
 8004650:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004654:	464b      	mov	r3, r9
 8004656:	460a      	mov	r2, r1
 8004658:	eb42 0303 	adc.w	r3, r2, r3
 800465c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004660:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	2200      	movs	r2, #0
 8004668:	67bb      	str	r3, [r7, #120]	@ 0x78
 800466a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800466c:	f04f 0200 	mov.w	r2, #0
 8004670:	f04f 0300 	mov.w	r3, #0
 8004674:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004678:	4649      	mov	r1, r9
 800467a:	008b      	lsls	r3, r1, #2
 800467c:	4641      	mov	r1, r8
 800467e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004682:	4641      	mov	r1, r8
 8004684:	008a      	lsls	r2, r1, #2
 8004686:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800468a:	f7fc fb05 	bl	8000c98 <__aeabi_uldivmod>
 800468e:	4602      	mov	r2, r0
 8004690:	460b      	mov	r3, r1
 8004692:	4611      	mov	r1, r2
 8004694:	4b38      	ldr	r3, [pc, #224]	@ (8004778 <UART_SetConfig+0x4e4>)
 8004696:	fba3 2301 	umull	r2, r3, r3, r1
 800469a:	095b      	lsrs	r3, r3, #5
 800469c:	2264      	movs	r2, #100	@ 0x64
 800469e:	fb02 f303 	mul.w	r3, r2, r3
 80046a2:	1acb      	subs	r3, r1, r3
 80046a4:	011b      	lsls	r3, r3, #4
 80046a6:	3332      	adds	r3, #50	@ 0x32
 80046a8:	4a33      	ldr	r2, [pc, #204]	@ (8004778 <UART_SetConfig+0x4e4>)
 80046aa:	fba2 2303 	umull	r2, r3, r2, r3
 80046ae:	095b      	lsrs	r3, r3, #5
 80046b0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80046b4:	441c      	add	r4, r3
 80046b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80046ba:	2200      	movs	r2, #0
 80046bc:	673b      	str	r3, [r7, #112]	@ 0x70
 80046be:	677a      	str	r2, [r7, #116]	@ 0x74
 80046c0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80046c4:	4642      	mov	r2, r8
 80046c6:	464b      	mov	r3, r9
 80046c8:	1891      	adds	r1, r2, r2
 80046ca:	60b9      	str	r1, [r7, #8]
 80046cc:	415b      	adcs	r3, r3
 80046ce:	60fb      	str	r3, [r7, #12]
 80046d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80046d4:	4641      	mov	r1, r8
 80046d6:	1851      	adds	r1, r2, r1
 80046d8:	6039      	str	r1, [r7, #0]
 80046da:	4649      	mov	r1, r9
 80046dc:	414b      	adcs	r3, r1
 80046de:	607b      	str	r3, [r7, #4]
 80046e0:	f04f 0200 	mov.w	r2, #0
 80046e4:	f04f 0300 	mov.w	r3, #0
 80046e8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80046ec:	4659      	mov	r1, fp
 80046ee:	00cb      	lsls	r3, r1, #3
 80046f0:	4651      	mov	r1, sl
 80046f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80046f6:	4651      	mov	r1, sl
 80046f8:	00ca      	lsls	r2, r1, #3
 80046fa:	4610      	mov	r0, r2
 80046fc:	4619      	mov	r1, r3
 80046fe:	4603      	mov	r3, r0
 8004700:	4642      	mov	r2, r8
 8004702:	189b      	adds	r3, r3, r2
 8004704:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004706:	464b      	mov	r3, r9
 8004708:	460a      	mov	r2, r1
 800470a:	eb42 0303 	adc.w	r3, r2, r3
 800470e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004710:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	2200      	movs	r2, #0
 8004718:	663b      	str	r3, [r7, #96]	@ 0x60
 800471a:	667a      	str	r2, [r7, #100]	@ 0x64
 800471c:	f04f 0200 	mov.w	r2, #0
 8004720:	f04f 0300 	mov.w	r3, #0
 8004724:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004728:	4649      	mov	r1, r9
 800472a:	008b      	lsls	r3, r1, #2
 800472c:	4641      	mov	r1, r8
 800472e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004732:	4641      	mov	r1, r8
 8004734:	008a      	lsls	r2, r1, #2
 8004736:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800473a:	f7fc faad 	bl	8000c98 <__aeabi_uldivmod>
 800473e:	4602      	mov	r2, r0
 8004740:	460b      	mov	r3, r1
 8004742:	4b0d      	ldr	r3, [pc, #52]	@ (8004778 <UART_SetConfig+0x4e4>)
 8004744:	fba3 1302 	umull	r1, r3, r3, r2
 8004748:	095b      	lsrs	r3, r3, #5
 800474a:	2164      	movs	r1, #100	@ 0x64
 800474c:	fb01 f303 	mul.w	r3, r1, r3
 8004750:	1ad3      	subs	r3, r2, r3
 8004752:	011b      	lsls	r3, r3, #4
 8004754:	3332      	adds	r3, #50	@ 0x32
 8004756:	4a08      	ldr	r2, [pc, #32]	@ (8004778 <UART_SetConfig+0x4e4>)
 8004758:	fba2 2303 	umull	r2, r3, r2, r3
 800475c:	095b      	lsrs	r3, r3, #5
 800475e:	f003 020f 	and.w	r2, r3, #15
 8004762:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4422      	add	r2, r4
 800476a:	609a      	str	r2, [r3, #8]
}
 800476c:	bf00      	nop
 800476e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004772:	46bd      	mov	sp, r7
 8004774:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004778:	51eb851f 	.word	0x51eb851f

0800477c <__cvt>:
 800477c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004780:	ec57 6b10 	vmov	r6, r7, d0
 8004784:	2f00      	cmp	r7, #0
 8004786:	460c      	mov	r4, r1
 8004788:	4619      	mov	r1, r3
 800478a:	463b      	mov	r3, r7
 800478c:	bfbb      	ittet	lt
 800478e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004792:	461f      	movlt	r7, r3
 8004794:	2300      	movge	r3, #0
 8004796:	232d      	movlt	r3, #45	@ 0x2d
 8004798:	700b      	strb	r3, [r1, #0]
 800479a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800479c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80047a0:	4691      	mov	r9, r2
 80047a2:	f023 0820 	bic.w	r8, r3, #32
 80047a6:	bfbc      	itt	lt
 80047a8:	4632      	movlt	r2, r6
 80047aa:	4616      	movlt	r6, r2
 80047ac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80047b0:	d005      	beq.n	80047be <__cvt+0x42>
 80047b2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80047b6:	d100      	bne.n	80047ba <__cvt+0x3e>
 80047b8:	3401      	adds	r4, #1
 80047ba:	2102      	movs	r1, #2
 80047bc:	e000      	b.n	80047c0 <__cvt+0x44>
 80047be:	2103      	movs	r1, #3
 80047c0:	ab03      	add	r3, sp, #12
 80047c2:	9301      	str	r3, [sp, #4]
 80047c4:	ab02      	add	r3, sp, #8
 80047c6:	9300      	str	r3, [sp, #0]
 80047c8:	ec47 6b10 	vmov	d0, r6, r7
 80047cc:	4653      	mov	r3, sl
 80047ce:	4622      	mov	r2, r4
 80047d0:	f001 f8d2 	bl	8005978 <_dtoa_r>
 80047d4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80047d8:	4605      	mov	r5, r0
 80047da:	d119      	bne.n	8004810 <__cvt+0x94>
 80047dc:	f019 0f01 	tst.w	r9, #1
 80047e0:	d00e      	beq.n	8004800 <__cvt+0x84>
 80047e2:	eb00 0904 	add.w	r9, r0, r4
 80047e6:	2200      	movs	r2, #0
 80047e8:	2300      	movs	r3, #0
 80047ea:	4630      	mov	r0, r6
 80047ec:	4639      	mov	r1, r7
 80047ee:	f7fc f973 	bl	8000ad8 <__aeabi_dcmpeq>
 80047f2:	b108      	cbz	r0, 80047f8 <__cvt+0x7c>
 80047f4:	f8cd 900c 	str.w	r9, [sp, #12]
 80047f8:	2230      	movs	r2, #48	@ 0x30
 80047fa:	9b03      	ldr	r3, [sp, #12]
 80047fc:	454b      	cmp	r3, r9
 80047fe:	d31e      	bcc.n	800483e <__cvt+0xc2>
 8004800:	9b03      	ldr	r3, [sp, #12]
 8004802:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004804:	1b5b      	subs	r3, r3, r5
 8004806:	4628      	mov	r0, r5
 8004808:	6013      	str	r3, [r2, #0]
 800480a:	b004      	add	sp, #16
 800480c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004810:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004814:	eb00 0904 	add.w	r9, r0, r4
 8004818:	d1e5      	bne.n	80047e6 <__cvt+0x6a>
 800481a:	7803      	ldrb	r3, [r0, #0]
 800481c:	2b30      	cmp	r3, #48	@ 0x30
 800481e:	d10a      	bne.n	8004836 <__cvt+0xba>
 8004820:	2200      	movs	r2, #0
 8004822:	2300      	movs	r3, #0
 8004824:	4630      	mov	r0, r6
 8004826:	4639      	mov	r1, r7
 8004828:	f7fc f956 	bl	8000ad8 <__aeabi_dcmpeq>
 800482c:	b918      	cbnz	r0, 8004836 <__cvt+0xba>
 800482e:	f1c4 0401 	rsb	r4, r4, #1
 8004832:	f8ca 4000 	str.w	r4, [sl]
 8004836:	f8da 3000 	ldr.w	r3, [sl]
 800483a:	4499      	add	r9, r3
 800483c:	e7d3      	b.n	80047e6 <__cvt+0x6a>
 800483e:	1c59      	adds	r1, r3, #1
 8004840:	9103      	str	r1, [sp, #12]
 8004842:	701a      	strb	r2, [r3, #0]
 8004844:	e7d9      	b.n	80047fa <__cvt+0x7e>

08004846 <__exponent>:
 8004846:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004848:	2900      	cmp	r1, #0
 800484a:	bfba      	itte	lt
 800484c:	4249      	neglt	r1, r1
 800484e:	232d      	movlt	r3, #45	@ 0x2d
 8004850:	232b      	movge	r3, #43	@ 0x2b
 8004852:	2909      	cmp	r1, #9
 8004854:	7002      	strb	r2, [r0, #0]
 8004856:	7043      	strb	r3, [r0, #1]
 8004858:	dd29      	ble.n	80048ae <__exponent+0x68>
 800485a:	f10d 0307 	add.w	r3, sp, #7
 800485e:	461d      	mov	r5, r3
 8004860:	270a      	movs	r7, #10
 8004862:	461a      	mov	r2, r3
 8004864:	fbb1 f6f7 	udiv	r6, r1, r7
 8004868:	fb07 1416 	mls	r4, r7, r6, r1
 800486c:	3430      	adds	r4, #48	@ 0x30
 800486e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004872:	460c      	mov	r4, r1
 8004874:	2c63      	cmp	r4, #99	@ 0x63
 8004876:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800487a:	4631      	mov	r1, r6
 800487c:	dcf1      	bgt.n	8004862 <__exponent+0x1c>
 800487e:	3130      	adds	r1, #48	@ 0x30
 8004880:	1e94      	subs	r4, r2, #2
 8004882:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004886:	1c41      	adds	r1, r0, #1
 8004888:	4623      	mov	r3, r4
 800488a:	42ab      	cmp	r3, r5
 800488c:	d30a      	bcc.n	80048a4 <__exponent+0x5e>
 800488e:	f10d 0309 	add.w	r3, sp, #9
 8004892:	1a9b      	subs	r3, r3, r2
 8004894:	42ac      	cmp	r4, r5
 8004896:	bf88      	it	hi
 8004898:	2300      	movhi	r3, #0
 800489a:	3302      	adds	r3, #2
 800489c:	4403      	add	r3, r0
 800489e:	1a18      	subs	r0, r3, r0
 80048a0:	b003      	add	sp, #12
 80048a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048a4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80048a8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80048ac:	e7ed      	b.n	800488a <__exponent+0x44>
 80048ae:	2330      	movs	r3, #48	@ 0x30
 80048b0:	3130      	adds	r1, #48	@ 0x30
 80048b2:	7083      	strb	r3, [r0, #2]
 80048b4:	70c1      	strb	r1, [r0, #3]
 80048b6:	1d03      	adds	r3, r0, #4
 80048b8:	e7f1      	b.n	800489e <__exponent+0x58>
	...

080048bc <_printf_float>:
 80048bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048c0:	b08d      	sub	sp, #52	@ 0x34
 80048c2:	460c      	mov	r4, r1
 80048c4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80048c8:	4616      	mov	r6, r2
 80048ca:	461f      	mov	r7, r3
 80048cc:	4605      	mov	r5, r0
 80048ce:	f000 ff4d 	bl	800576c <_localeconv_r>
 80048d2:	6803      	ldr	r3, [r0, #0]
 80048d4:	9304      	str	r3, [sp, #16]
 80048d6:	4618      	mov	r0, r3
 80048d8:	f7fb fcd2 	bl	8000280 <strlen>
 80048dc:	2300      	movs	r3, #0
 80048de:	930a      	str	r3, [sp, #40]	@ 0x28
 80048e0:	f8d8 3000 	ldr.w	r3, [r8]
 80048e4:	9005      	str	r0, [sp, #20]
 80048e6:	3307      	adds	r3, #7
 80048e8:	f023 0307 	bic.w	r3, r3, #7
 80048ec:	f103 0208 	add.w	r2, r3, #8
 80048f0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80048f4:	f8d4 b000 	ldr.w	fp, [r4]
 80048f8:	f8c8 2000 	str.w	r2, [r8]
 80048fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004900:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004904:	9307      	str	r3, [sp, #28]
 8004906:	f8cd 8018 	str.w	r8, [sp, #24]
 800490a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800490e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004912:	4b9c      	ldr	r3, [pc, #624]	@ (8004b84 <_printf_float+0x2c8>)
 8004914:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004918:	f7fc f910 	bl	8000b3c <__aeabi_dcmpun>
 800491c:	bb70      	cbnz	r0, 800497c <_printf_float+0xc0>
 800491e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004922:	4b98      	ldr	r3, [pc, #608]	@ (8004b84 <_printf_float+0x2c8>)
 8004924:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004928:	f7fc f8ea 	bl	8000b00 <__aeabi_dcmple>
 800492c:	bb30      	cbnz	r0, 800497c <_printf_float+0xc0>
 800492e:	2200      	movs	r2, #0
 8004930:	2300      	movs	r3, #0
 8004932:	4640      	mov	r0, r8
 8004934:	4649      	mov	r1, r9
 8004936:	f7fc f8d9 	bl	8000aec <__aeabi_dcmplt>
 800493a:	b110      	cbz	r0, 8004942 <_printf_float+0x86>
 800493c:	232d      	movs	r3, #45	@ 0x2d
 800493e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004942:	4a91      	ldr	r2, [pc, #580]	@ (8004b88 <_printf_float+0x2cc>)
 8004944:	4b91      	ldr	r3, [pc, #580]	@ (8004b8c <_printf_float+0x2d0>)
 8004946:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800494a:	bf8c      	ite	hi
 800494c:	4690      	movhi	r8, r2
 800494e:	4698      	movls	r8, r3
 8004950:	2303      	movs	r3, #3
 8004952:	6123      	str	r3, [r4, #16]
 8004954:	f02b 0304 	bic.w	r3, fp, #4
 8004958:	6023      	str	r3, [r4, #0]
 800495a:	f04f 0900 	mov.w	r9, #0
 800495e:	9700      	str	r7, [sp, #0]
 8004960:	4633      	mov	r3, r6
 8004962:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004964:	4621      	mov	r1, r4
 8004966:	4628      	mov	r0, r5
 8004968:	f000 f9d2 	bl	8004d10 <_printf_common>
 800496c:	3001      	adds	r0, #1
 800496e:	f040 808d 	bne.w	8004a8c <_printf_float+0x1d0>
 8004972:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004976:	b00d      	add	sp, #52	@ 0x34
 8004978:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800497c:	4642      	mov	r2, r8
 800497e:	464b      	mov	r3, r9
 8004980:	4640      	mov	r0, r8
 8004982:	4649      	mov	r1, r9
 8004984:	f7fc f8da 	bl	8000b3c <__aeabi_dcmpun>
 8004988:	b140      	cbz	r0, 800499c <_printf_float+0xe0>
 800498a:	464b      	mov	r3, r9
 800498c:	2b00      	cmp	r3, #0
 800498e:	bfbc      	itt	lt
 8004990:	232d      	movlt	r3, #45	@ 0x2d
 8004992:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004996:	4a7e      	ldr	r2, [pc, #504]	@ (8004b90 <_printf_float+0x2d4>)
 8004998:	4b7e      	ldr	r3, [pc, #504]	@ (8004b94 <_printf_float+0x2d8>)
 800499a:	e7d4      	b.n	8004946 <_printf_float+0x8a>
 800499c:	6863      	ldr	r3, [r4, #4]
 800499e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80049a2:	9206      	str	r2, [sp, #24]
 80049a4:	1c5a      	adds	r2, r3, #1
 80049a6:	d13b      	bne.n	8004a20 <_printf_float+0x164>
 80049a8:	2306      	movs	r3, #6
 80049aa:	6063      	str	r3, [r4, #4]
 80049ac:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80049b0:	2300      	movs	r3, #0
 80049b2:	6022      	str	r2, [r4, #0]
 80049b4:	9303      	str	r3, [sp, #12]
 80049b6:	ab0a      	add	r3, sp, #40	@ 0x28
 80049b8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80049bc:	ab09      	add	r3, sp, #36	@ 0x24
 80049be:	9300      	str	r3, [sp, #0]
 80049c0:	6861      	ldr	r1, [r4, #4]
 80049c2:	ec49 8b10 	vmov	d0, r8, r9
 80049c6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80049ca:	4628      	mov	r0, r5
 80049cc:	f7ff fed6 	bl	800477c <__cvt>
 80049d0:	9b06      	ldr	r3, [sp, #24]
 80049d2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80049d4:	2b47      	cmp	r3, #71	@ 0x47
 80049d6:	4680      	mov	r8, r0
 80049d8:	d129      	bne.n	8004a2e <_printf_float+0x172>
 80049da:	1cc8      	adds	r0, r1, #3
 80049dc:	db02      	blt.n	80049e4 <_printf_float+0x128>
 80049de:	6863      	ldr	r3, [r4, #4]
 80049e0:	4299      	cmp	r1, r3
 80049e2:	dd41      	ble.n	8004a68 <_printf_float+0x1ac>
 80049e4:	f1aa 0a02 	sub.w	sl, sl, #2
 80049e8:	fa5f fa8a 	uxtb.w	sl, sl
 80049ec:	3901      	subs	r1, #1
 80049ee:	4652      	mov	r2, sl
 80049f0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80049f4:	9109      	str	r1, [sp, #36]	@ 0x24
 80049f6:	f7ff ff26 	bl	8004846 <__exponent>
 80049fa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80049fc:	1813      	adds	r3, r2, r0
 80049fe:	2a01      	cmp	r2, #1
 8004a00:	4681      	mov	r9, r0
 8004a02:	6123      	str	r3, [r4, #16]
 8004a04:	dc02      	bgt.n	8004a0c <_printf_float+0x150>
 8004a06:	6822      	ldr	r2, [r4, #0]
 8004a08:	07d2      	lsls	r2, r2, #31
 8004a0a:	d501      	bpl.n	8004a10 <_printf_float+0x154>
 8004a0c:	3301      	adds	r3, #1
 8004a0e:	6123      	str	r3, [r4, #16]
 8004a10:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d0a2      	beq.n	800495e <_printf_float+0xa2>
 8004a18:	232d      	movs	r3, #45	@ 0x2d
 8004a1a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a1e:	e79e      	b.n	800495e <_printf_float+0xa2>
 8004a20:	9a06      	ldr	r2, [sp, #24]
 8004a22:	2a47      	cmp	r2, #71	@ 0x47
 8004a24:	d1c2      	bne.n	80049ac <_printf_float+0xf0>
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d1c0      	bne.n	80049ac <_printf_float+0xf0>
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e7bd      	b.n	80049aa <_printf_float+0xee>
 8004a2e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004a32:	d9db      	bls.n	80049ec <_printf_float+0x130>
 8004a34:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004a38:	d118      	bne.n	8004a6c <_printf_float+0x1b0>
 8004a3a:	2900      	cmp	r1, #0
 8004a3c:	6863      	ldr	r3, [r4, #4]
 8004a3e:	dd0b      	ble.n	8004a58 <_printf_float+0x19c>
 8004a40:	6121      	str	r1, [r4, #16]
 8004a42:	b913      	cbnz	r3, 8004a4a <_printf_float+0x18e>
 8004a44:	6822      	ldr	r2, [r4, #0]
 8004a46:	07d0      	lsls	r0, r2, #31
 8004a48:	d502      	bpl.n	8004a50 <_printf_float+0x194>
 8004a4a:	3301      	adds	r3, #1
 8004a4c:	440b      	add	r3, r1
 8004a4e:	6123      	str	r3, [r4, #16]
 8004a50:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004a52:	f04f 0900 	mov.w	r9, #0
 8004a56:	e7db      	b.n	8004a10 <_printf_float+0x154>
 8004a58:	b913      	cbnz	r3, 8004a60 <_printf_float+0x1a4>
 8004a5a:	6822      	ldr	r2, [r4, #0]
 8004a5c:	07d2      	lsls	r2, r2, #31
 8004a5e:	d501      	bpl.n	8004a64 <_printf_float+0x1a8>
 8004a60:	3302      	adds	r3, #2
 8004a62:	e7f4      	b.n	8004a4e <_printf_float+0x192>
 8004a64:	2301      	movs	r3, #1
 8004a66:	e7f2      	b.n	8004a4e <_printf_float+0x192>
 8004a68:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004a6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004a6e:	4299      	cmp	r1, r3
 8004a70:	db05      	blt.n	8004a7e <_printf_float+0x1c2>
 8004a72:	6823      	ldr	r3, [r4, #0]
 8004a74:	6121      	str	r1, [r4, #16]
 8004a76:	07d8      	lsls	r0, r3, #31
 8004a78:	d5ea      	bpl.n	8004a50 <_printf_float+0x194>
 8004a7a:	1c4b      	adds	r3, r1, #1
 8004a7c:	e7e7      	b.n	8004a4e <_printf_float+0x192>
 8004a7e:	2900      	cmp	r1, #0
 8004a80:	bfd4      	ite	le
 8004a82:	f1c1 0202 	rsble	r2, r1, #2
 8004a86:	2201      	movgt	r2, #1
 8004a88:	4413      	add	r3, r2
 8004a8a:	e7e0      	b.n	8004a4e <_printf_float+0x192>
 8004a8c:	6823      	ldr	r3, [r4, #0]
 8004a8e:	055a      	lsls	r2, r3, #21
 8004a90:	d407      	bmi.n	8004aa2 <_printf_float+0x1e6>
 8004a92:	6923      	ldr	r3, [r4, #16]
 8004a94:	4642      	mov	r2, r8
 8004a96:	4631      	mov	r1, r6
 8004a98:	4628      	mov	r0, r5
 8004a9a:	47b8      	blx	r7
 8004a9c:	3001      	adds	r0, #1
 8004a9e:	d12b      	bne.n	8004af8 <_printf_float+0x23c>
 8004aa0:	e767      	b.n	8004972 <_printf_float+0xb6>
 8004aa2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004aa6:	f240 80dd 	bls.w	8004c64 <_printf_float+0x3a8>
 8004aaa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004aae:	2200      	movs	r2, #0
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	f7fc f811 	bl	8000ad8 <__aeabi_dcmpeq>
 8004ab6:	2800      	cmp	r0, #0
 8004ab8:	d033      	beq.n	8004b22 <_printf_float+0x266>
 8004aba:	4a37      	ldr	r2, [pc, #220]	@ (8004b98 <_printf_float+0x2dc>)
 8004abc:	2301      	movs	r3, #1
 8004abe:	4631      	mov	r1, r6
 8004ac0:	4628      	mov	r0, r5
 8004ac2:	47b8      	blx	r7
 8004ac4:	3001      	adds	r0, #1
 8004ac6:	f43f af54 	beq.w	8004972 <_printf_float+0xb6>
 8004aca:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004ace:	4543      	cmp	r3, r8
 8004ad0:	db02      	blt.n	8004ad8 <_printf_float+0x21c>
 8004ad2:	6823      	ldr	r3, [r4, #0]
 8004ad4:	07d8      	lsls	r0, r3, #31
 8004ad6:	d50f      	bpl.n	8004af8 <_printf_float+0x23c>
 8004ad8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004adc:	4631      	mov	r1, r6
 8004ade:	4628      	mov	r0, r5
 8004ae0:	47b8      	blx	r7
 8004ae2:	3001      	adds	r0, #1
 8004ae4:	f43f af45 	beq.w	8004972 <_printf_float+0xb6>
 8004ae8:	f04f 0900 	mov.w	r9, #0
 8004aec:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8004af0:	f104 0a1a 	add.w	sl, r4, #26
 8004af4:	45c8      	cmp	r8, r9
 8004af6:	dc09      	bgt.n	8004b0c <_printf_float+0x250>
 8004af8:	6823      	ldr	r3, [r4, #0]
 8004afa:	079b      	lsls	r3, r3, #30
 8004afc:	f100 8103 	bmi.w	8004d06 <_printf_float+0x44a>
 8004b00:	68e0      	ldr	r0, [r4, #12]
 8004b02:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004b04:	4298      	cmp	r0, r3
 8004b06:	bfb8      	it	lt
 8004b08:	4618      	movlt	r0, r3
 8004b0a:	e734      	b.n	8004976 <_printf_float+0xba>
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	4652      	mov	r2, sl
 8004b10:	4631      	mov	r1, r6
 8004b12:	4628      	mov	r0, r5
 8004b14:	47b8      	blx	r7
 8004b16:	3001      	adds	r0, #1
 8004b18:	f43f af2b 	beq.w	8004972 <_printf_float+0xb6>
 8004b1c:	f109 0901 	add.w	r9, r9, #1
 8004b20:	e7e8      	b.n	8004af4 <_printf_float+0x238>
 8004b22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	dc39      	bgt.n	8004b9c <_printf_float+0x2e0>
 8004b28:	4a1b      	ldr	r2, [pc, #108]	@ (8004b98 <_printf_float+0x2dc>)
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	4631      	mov	r1, r6
 8004b2e:	4628      	mov	r0, r5
 8004b30:	47b8      	blx	r7
 8004b32:	3001      	adds	r0, #1
 8004b34:	f43f af1d 	beq.w	8004972 <_printf_float+0xb6>
 8004b38:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004b3c:	ea59 0303 	orrs.w	r3, r9, r3
 8004b40:	d102      	bne.n	8004b48 <_printf_float+0x28c>
 8004b42:	6823      	ldr	r3, [r4, #0]
 8004b44:	07d9      	lsls	r1, r3, #31
 8004b46:	d5d7      	bpl.n	8004af8 <_printf_float+0x23c>
 8004b48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b4c:	4631      	mov	r1, r6
 8004b4e:	4628      	mov	r0, r5
 8004b50:	47b8      	blx	r7
 8004b52:	3001      	adds	r0, #1
 8004b54:	f43f af0d 	beq.w	8004972 <_printf_float+0xb6>
 8004b58:	f04f 0a00 	mov.w	sl, #0
 8004b5c:	f104 0b1a 	add.w	fp, r4, #26
 8004b60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b62:	425b      	negs	r3, r3
 8004b64:	4553      	cmp	r3, sl
 8004b66:	dc01      	bgt.n	8004b6c <_printf_float+0x2b0>
 8004b68:	464b      	mov	r3, r9
 8004b6a:	e793      	b.n	8004a94 <_printf_float+0x1d8>
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	465a      	mov	r2, fp
 8004b70:	4631      	mov	r1, r6
 8004b72:	4628      	mov	r0, r5
 8004b74:	47b8      	blx	r7
 8004b76:	3001      	adds	r0, #1
 8004b78:	f43f aefb 	beq.w	8004972 <_printf_float+0xb6>
 8004b7c:	f10a 0a01 	add.w	sl, sl, #1
 8004b80:	e7ee      	b.n	8004b60 <_printf_float+0x2a4>
 8004b82:	bf00      	nop
 8004b84:	7fefffff 	.word	0x7fefffff
 8004b88:	0800ade8 	.word	0x0800ade8
 8004b8c:	0800ade4 	.word	0x0800ade4
 8004b90:	0800adf0 	.word	0x0800adf0
 8004b94:	0800adec 	.word	0x0800adec
 8004b98:	0800af2a 	.word	0x0800af2a
 8004b9c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004b9e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004ba2:	4553      	cmp	r3, sl
 8004ba4:	bfa8      	it	ge
 8004ba6:	4653      	movge	r3, sl
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	4699      	mov	r9, r3
 8004bac:	dc36      	bgt.n	8004c1c <_printf_float+0x360>
 8004bae:	f04f 0b00 	mov.w	fp, #0
 8004bb2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004bb6:	f104 021a 	add.w	r2, r4, #26
 8004bba:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004bbc:	9306      	str	r3, [sp, #24]
 8004bbe:	eba3 0309 	sub.w	r3, r3, r9
 8004bc2:	455b      	cmp	r3, fp
 8004bc4:	dc31      	bgt.n	8004c2a <_printf_float+0x36e>
 8004bc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004bc8:	459a      	cmp	sl, r3
 8004bca:	dc3a      	bgt.n	8004c42 <_printf_float+0x386>
 8004bcc:	6823      	ldr	r3, [r4, #0]
 8004bce:	07da      	lsls	r2, r3, #31
 8004bd0:	d437      	bmi.n	8004c42 <_printf_float+0x386>
 8004bd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004bd4:	ebaa 0903 	sub.w	r9, sl, r3
 8004bd8:	9b06      	ldr	r3, [sp, #24]
 8004bda:	ebaa 0303 	sub.w	r3, sl, r3
 8004bde:	4599      	cmp	r9, r3
 8004be0:	bfa8      	it	ge
 8004be2:	4699      	movge	r9, r3
 8004be4:	f1b9 0f00 	cmp.w	r9, #0
 8004be8:	dc33      	bgt.n	8004c52 <_printf_float+0x396>
 8004bea:	f04f 0800 	mov.w	r8, #0
 8004bee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004bf2:	f104 0b1a 	add.w	fp, r4, #26
 8004bf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004bf8:	ebaa 0303 	sub.w	r3, sl, r3
 8004bfc:	eba3 0309 	sub.w	r3, r3, r9
 8004c00:	4543      	cmp	r3, r8
 8004c02:	f77f af79 	ble.w	8004af8 <_printf_float+0x23c>
 8004c06:	2301      	movs	r3, #1
 8004c08:	465a      	mov	r2, fp
 8004c0a:	4631      	mov	r1, r6
 8004c0c:	4628      	mov	r0, r5
 8004c0e:	47b8      	blx	r7
 8004c10:	3001      	adds	r0, #1
 8004c12:	f43f aeae 	beq.w	8004972 <_printf_float+0xb6>
 8004c16:	f108 0801 	add.w	r8, r8, #1
 8004c1a:	e7ec      	b.n	8004bf6 <_printf_float+0x33a>
 8004c1c:	4642      	mov	r2, r8
 8004c1e:	4631      	mov	r1, r6
 8004c20:	4628      	mov	r0, r5
 8004c22:	47b8      	blx	r7
 8004c24:	3001      	adds	r0, #1
 8004c26:	d1c2      	bne.n	8004bae <_printf_float+0x2f2>
 8004c28:	e6a3      	b.n	8004972 <_printf_float+0xb6>
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	4631      	mov	r1, r6
 8004c2e:	4628      	mov	r0, r5
 8004c30:	9206      	str	r2, [sp, #24]
 8004c32:	47b8      	blx	r7
 8004c34:	3001      	adds	r0, #1
 8004c36:	f43f ae9c 	beq.w	8004972 <_printf_float+0xb6>
 8004c3a:	9a06      	ldr	r2, [sp, #24]
 8004c3c:	f10b 0b01 	add.w	fp, fp, #1
 8004c40:	e7bb      	b.n	8004bba <_printf_float+0x2fe>
 8004c42:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c46:	4631      	mov	r1, r6
 8004c48:	4628      	mov	r0, r5
 8004c4a:	47b8      	blx	r7
 8004c4c:	3001      	adds	r0, #1
 8004c4e:	d1c0      	bne.n	8004bd2 <_printf_float+0x316>
 8004c50:	e68f      	b.n	8004972 <_printf_float+0xb6>
 8004c52:	9a06      	ldr	r2, [sp, #24]
 8004c54:	464b      	mov	r3, r9
 8004c56:	4442      	add	r2, r8
 8004c58:	4631      	mov	r1, r6
 8004c5a:	4628      	mov	r0, r5
 8004c5c:	47b8      	blx	r7
 8004c5e:	3001      	adds	r0, #1
 8004c60:	d1c3      	bne.n	8004bea <_printf_float+0x32e>
 8004c62:	e686      	b.n	8004972 <_printf_float+0xb6>
 8004c64:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004c68:	f1ba 0f01 	cmp.w	sl, #1
 8004c6c:	dc01      	bgt.n	8004c72 <_printf_float+0x3b6>
 8004c6e:	07db      	lsls	r3, r3, #31
 8004c70:	d536      	bpl.n	8004ce0 <_printf_float+0x424>
 8004c72:	2301      	movs	r3, #1
 8004c74:	4642      	mov	r2, r8
 8004c76:	4631      	mov	r1, r6
 8004c78:	4628      	mov	r0, r5
 8004c7a:	47b8      	blx	r7
 8004c7c:	3001      	adds	r0, #1
 8004c7e:	f43f ae78 	beq.w	8004972 <_printf_float+0xb6>
 8004c82:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c86:	4631      	mov	r1, r6
 8004c88:	4628      	mov	r0, r5
 8004c8a:	47b8      	blx	r7
 8004c8c:	3001      	adds	r0, #1
 8004c8e:	f43f ae70 	beq.w	8004972 <_printf_float+0xb6>
 8004c92:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004c96:	2200      	movs	r2, #0
 8004c98:	2300      	movs	r3, #0
 8004c9a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8004c9e:	f7fb ff1b 	bl	8000ad8 <__aeabi_dcmpeq>
 8004ca2:	b9c0      	cbnz	r0, 8004cd6 <_printf_float+0x41a>
 8004ca4:	4653      	mov	r3, sl
 8004ca6:	f108 0201 	add.w	r2, r8, #1
 8004caa:	4631      	mov	r1, r6
 8004cac:	4628      	mov	r0, r5
 8004cae:	47b8      	blx	r7
 8004cb0:	3001      	adds	r0, #1
 8004cb2:	d10c      	bne.n	8004cce <_printf_float+0x412>
 8004cb4:	e65d      	b.n	8004972 <_printf_float+0xb6>
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	465a      	mov	r2, fp
 8004cba:	4631      	mov	r1, r6
 8004cbc:	4628      	mov	r0, r5
 8004cbe:	47b8      	blx	r7
 8004cc0:	3001      	adds	r0, #1
 8004cc2:	f43f ae56 	beq.w	8004972 <_printf_float+0xb6>
 8004cc6:	f108 0801 	add.w	r8, r8, #1
 8004cca:	45d0      	cmp	r8, sl
 8004ccc:	dbf3      	blt.n	8004cb6 <_printf_float+0x3fa>
 8004cce:	464b      	mov	r3, r9
 8004cd0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004cd4:	e6df      	b.n	8004a96 <_printf_float+0x1da>
 8004cd6:	f04f 0800 	mov.w	r8, #0
 8004cda:	f104 0b1a 	add.w	fp, r4, #26
 8004cde:	e7f4      	b.n	8004cca <_printf_float+0x40e>
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	4642      	mov	r2, r8
 8004ce4:	e7e1      	b.n	8004caa <_printf_float+0x3ee>
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	464a      	mov	r2, r9
 8004cea:	4631      	mov	r1, r6
 8004cec:	4628      	mov	r0, r5
 8004cee:	47b8      	blx	r7
 8004cf0:	3001      	adds	r0, #1
 8004cf2:	f43f ae3e 	beq.w	8004972 <_printf_float+0xb6>
 8004cf6:	f108 0801 	add.w	r8, r8, #1
 8004cfa:	68e3      	ldr	r3, [r4, #12]
 8004cfc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004cfe:	1a5b      	subs	r3, r3, r1
 8004d00:	4543      	cmp	r3, r8
 8004d02:	dcf0      	bgt.n	8004ce6 <_printf_float+0x42a>
 8004d04:	e6fc      	b.n	8004b00 <_printf_float+0x244>
 8004d06:	f04f 0800 	mov.w	r8, #0
 8004d0a:	f104 0919 	add.w	r9, r4, #25
 8004d0e:	e7f4      	b.n	8004cfa <_printf_float+0x43e>

08004d10 <_printf_common>:
 8004d10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d14:	4616      	mov	r6, r2
 8004d16:	4698      	mov	r8, r3
 8004d18:	688a      	ldr	r2, [r1, #8]
 8004d1a:	690b      	ldr	r3, [r1, #16]
 8004d1c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004d20:	4293      	cmp	r3, r2
 8004d22:	bfb8      	it	lt
 8004d24:	4613      	movlt	r3, r2
 8004d26:	6033      	str	r3, [r6, #0]
 8004d28:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004d2c:	4607      	mov	r7, r0
 8004d2e:	460c      	mov	r4, r1
 8004d30:	b10a      	cbz	r2, 8004d36 <_printf_common+0x26>
 8004d32:	3301      	adds	r3, #1
 8004d34:	6033      	str	r3, [r6, #0]
 8004d36:	6823      	ldr	r3, [r4, #0]
 8004d38:	0699      	lsls	r1, r3, #26
 8004d3a:	bf42      	ittt	mi
 8004d3c:	6833      	ldrmi	r3, [r6, #0]
 8004d3e:	3302      	addmi	r3, #2
 8004d40:	6033      	strmi	r3, [r6, #0]
 8004d42:	6825      	ldr	r5, [r4, #0]
 8004d44:	f015 0506 	ands.w	r5, r5, #6
 8004d48:	d106      	bne.n	8004d58 <_printf_common+0x48>
 8004d4a:	f104 0a19 	add.w	sl, r4, #25
 8004d4e:	68e3      	ldr	r3, [r4, #12]
 8004d50:	6832      	ldr	r2, [r6, #0]
 8004d52:	1a9b      	subs	r3, r3, r2
 8004d54:	42ab      	cmp	r3, r5
 8004d56:	dc26      	bgt.n	8004da6 <_printf_common+0x96>
 8004d58:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004d5c:	6822      	ldr	r2, [r4, #0]
 8004d5e:	3b00      	subs	r3, #0
 8004d60:	bf18      	it	ne
 8004d62:	2301      	movne	r3, #1
 8004d64:	0692      	lsls	r2, r2, #26
 8004d66:	d42b      	bmi.n	8004dc0 <_printf_common+0xb0>
 8004d68:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004d6c:	4641      	mov	r1, r8
 8004d6e:	4638      	mov	r0, r7
 8004d70:	47c8      	blx	r9
 8004d72:	3001      	adds	r0, #1
 8004d74:	d01e      	beq.n	8004db4 <_printf_common+0xa4>
 8004d76:	6823      	ldr	r3, [r4, #0]
 8004d78:	6922      	ldr	r2, [r4, #16]
 8004d7a:	f003 0306 	and.w	r3, r3, #6
 8004d7e:	2b04      	cmp	r3, #4
 8004d80:	bf02      	ittt	eq
 8004d82:	68e5      	ldreq	r5, [r4, #12]
 8004d84:	6833      	ldreq	r3, [r6, #0]
 8004d86:	1aed      	subeq	r5, r5, r3
 8004d88:	68a3      	ldr	r3, [r4, #8]
 8004d8a:	bf0c      	ite	eq
 8004d8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004d90:	2500      	movne	r5, #0
 8004d92:	4293      	cmp	r3, r2
 8004d94:	bfc4      	itt	gt
 8004d96:	1a9b      	subgt	r3, r3, r2
 8004d98:	18ed      	addgt	r5, r5, r3
 8004d9a:	2600      	movs	r6, #0
 8004d9c:	341a      	adds	r4, #26
 8004d9e:	42b5      	cmp	r5, r6
 8004da0:	d11a      	bne.n	8004dd8 <_printf_common+0xc8>
 8004da2:	2000      	movs	r0, #0
 8004da4:	e008      	b.n	8004db8 <_printf_common+0xa8>
 8004da6:	2301      	movs	r3, #1
 8004da8:	4652      	mov	r2, sl
 8004daa:	4641      	mov	r1, r8
 8004dac:	4638      	mov	r0, r7
 8004dae:	47c8      	blx	r9
 8004db0:	3001      	adds	r0, #1
 8004db2:	d103      	bne.n	8004dbc <_printf_common+0xac>
 8004db4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004db8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004dbc:	3501      	adds	r5, #1
 8004dbe:	e7c6      	b.n	8004d4e <_printf_common+0x3e>
 8004dc0:	18e1      	adds	r1, r4, r3
 8004dc2:	1c5a      	adds	r2, r3, #1
 8004dc4:	2030      	movs	r0, #48	@ 0x30
 8004dc6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004dca:	4422      	add	r2, r4
 8004dcc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004dd0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004dd4:	3302      	adds	r3, #2
 8004dd6:	e7c7      	b.n	8004d68 <_printf_common+0x58>
 8004dd8:	2301      	movs	r3, #1
 8004dda:	4622      	mov	r2, r4
 8004ddc:	4641      	mov	r1, r8
 8004dde:	4638      	mov	r0, r7
 8004de0:	47c8      	blx	r9
 8004de2:	3001      	adds	r0, #1
 8004de4:	d0e6      	beq.n	8004db4 <_printf_common+0xa4>
 8004de6:	3601      	adds	r6, #1
 8004de8:	e7d9      	b.n	8004d9e <_printf_common+0x8e>
	...

08004dec <_printf_i>:
 8004dec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004df0:	7e0f      	ldrb	r7, [r1, #24]
 8004df2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004df4:	2f78      	cmp	r7, #120	@ 0x78
 8004df6:	4691      	mov	r9, r2
 8004df8:	4680      	mov	r8, r0
 8004dfa:	460c      	mov	r4, r1
 8004dfc:	469a      	mov	sl, r3
 8004dfe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004e02:	d807      	bhi.n	8004e14 <_printf_i+0x28>
 8004e04:	2f62      	cmp	r7, #98	@ 0x62
 8004e06:	d80a      	bhi.n	8004e1e <_printf_i+0x32>
 8004e08:	2f00      	cmp	r7, #0
 8004e0a:	f000 80d1 	beq.w	8004fb0 <_printf_i+0x1c4>
 8004e0e:	2f58      	cmp	r7, #88	@ 0x58
 8004e10:	f000 80b8 	beq.w	8004f84 <_printf_i+0x198>
 8004e14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004e18:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004e1c:	e03a      	b.n	8004e94 <_printf_i+0xa8>
 8004e1e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004e22:	2b15      	cmp	r3, #21
 8004e24:	d8f6      	bhi.n	8004e14 <_printf_i+0x28>
 8004e26:	a101      	add	r1, pc, #4	@ (adr r1, 8004e2c <_printf_i+0x40>)
 8004e28:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004e2c:	08004e85 	.word	0x08004e85
 8004e30:	08004e99 	.word	0x08004e99
 8004e34:	08004e15 	.word	0x08004e15
 8004e38:	08004e15 	.word	0x08004e15
 8004e3c:	08004e15 	.word	0x08004e15
 8004e40:	08004e15 	.word	0x08004e15
 8004e44:	08004e99 	.word	0x08004e99
 8004e48:	08004e15 	.word	0x08004e15
 8004e4c:	08004e15 	.word	0x08004e15
 8004e50:	08004e15 	.word	0x08004e15
 8004e54:	08004e15 	.word	0x08004e15
 8004e58:	08004f97 	.word	0x08004f97
 8004e5c:	08004ec3 	.word	0x08004ec3
 8004e60:	08004f51 	.word	0x08004f51
 8004e64:	08004e15 	.word	0x08004e15
 8004e68:	08004e15 	.word	0x08004e15
 8004e6c:	08004fb9 	.word	0x08004fb9
 8004e70:	08004e15 	.word	0x08004e15
 8004e74:	08004ec3 	.word	0x08004ec3
 8004e78:	08004e15 	.word	0x08004e15
 8004e7c:	08004e15 	.word	0x08004e15
 8004e80:	08004f59 	.word	0x08004f59
 8004e84:	6833      	ldr	r3, [r6, #0]
 8004e86:	1d1a      	adds	r2, r3, #4
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	6032      	str	r2, [r6, #0]
 8004e8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004e90:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004e94:	2301      	movs	r3, #1
 8004e96:	e09c      	b.n	8004fd2 <_printf_i+0x1e6>
 8004e98:	6833      	ldr	r3, [r6, #0]
 8004e9a:	6820      	ldr	r0, [r4, #0]
 8004e9c:	1d19      	adds	r1, r3, #4
 8004e9e:	6031      	str	r1, [r6, #0]
 8004ea0:	0606      	lsls	r6, r0, #24
 8004ea2:	d501      	bpl.n	8004ea8 <_printf_i+0xbc>
 8004ea4:	681d      	ldr	r5, [r3, #0]
 8004ea6:	e003      	b.n	8004eb0 <_printf_i+0xc4>
 8004ea8:	0645      	lsls	r5, r0, #25
 8004eaa:	d5fb      	bpl.n	8004ea4 <_printf_i+0xb8>
 8004eac:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004eb0:	2d00      	cmp	r5, #0
 8004eb2:	da03      	bge.n	8004ebc <_printf_i+0xd0>
 8004eb4:	232d      	movs	r3, #45	@ 0x2d
 8004eb6:	426d      	negs	r5, r5
 8004eb8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ebc:	4858      	ldr	r0, [pc, #352]	@ (8005020 <_printf_i+0x234>)
 8004ebe:	230a      	movs	r3, #10
 8004ec0:	e011      	b.n	8004ee6 <_printf_i+0xfa>
 8004ec2:	6821      	ldr	r1, [r4, #0]
 8004ec4:	6833      	ldr	r3, [r6, #0]
 8004ec6:	0608      	lsls	r0, r1, #24
 8004ec8:	f853 5b04 	ldr.w	r5, [r3], #4
 8004ecc:	d402      	bmi.n	8004ed4 <_printf_i+0xe8>
 8004ece:	0649      	lsls	r1, r1, #25
 8004ed0:	bf48      	it	mi
 8004ed2:	b2ad      	uxthmi	r5, r5
 8004ed4:	2f6f      	cmp	r7, #111	@ 0x6f
 8004ed6:	4852      	ldr	r0, [pc, #328]	@ (8005020 <_printf_i+0x234>)
 8004ed8:	6033      	str	r3, [r6, #0]
 8004eda:	bf14      	ite	ne
 8004edc:	230a      	movne	r3, #10
 8004ede:	2308      	moveq	r3, #8
 8004ee0:	2100      	movs	r1, #0
 8004ee2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004ee6:	6866      	ldr	r6, [r4, #4]
 8004ee8:	60a6      	str	r6, [r4, #8]
 8004eea:	2e00      	cmp	r6, #0
 8004eec:	db05      	blt.n	8004efa <_printf_i+0x10e>
 8004eee:	6821      	ldr	r1, [r4, #0]
 8004ef0:	432e      	orrs	r6, r5
 8004ef2:	f021 0104 	bic.w	r1, r1, #4
 8004ef6:	6021      	str	r1, [r4, #0]
 8004ef8:	d04b      	beq.n	8004f92 <_printf_i+0x1a6>
 8004efa:	4616      	mov	r6, r2
 8004efc:	fbb5 f1f3 	udiv	r1, r5, r3
 8004f00:	fb03 5711 	mls	r7, r3, r1, r5
 8004f04:	5dc7      	ldrb	r7, [r0, r7]
 8004f06:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004f0a:	462f      	mov	r7, r5
 8004f0c:	42bb      	cmp	r3, r7
 8004f0e:	460d      	mov	r5, r1
 8004f10:	d9f4      	bls.n	8004efc <_printf_i+0x110>
 8004f12:	2b08      	cmp	r3, #8
 8004f14:	d10b      	bne.n	8004f2e <_printf_i+0x142>
 8004f16:	6823      	ldr	r3, [r4, #0]
 8004f18:	07df      	lsls	r7, r3, #31
 8004f1a:	d508      	bpl.n	8004f2e <_printf_i+0x142>
 8004f1c:	6923      	ldr	r3, [r4, #16]
 8004f1e:	6861      	ldr	r1, [r4, #4]
 8004f20:	4299      	cmp	r1, r3
 8004f22:	bfde      	ittt	le
 8004f24:	2330      	movle	r3, #48	@ 0x30
 8004f26:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004f2a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8004f2e:	1b92      	subs	r2, r2, r6
 8004f30:	6122      	str	r2, [r4, #16]
 8004f32:	f8cd a000 	str.w	sl, [sp]
 8004f36:	464b      	mov	r3, r9
 8004f38:	aa03      	add	r2, sp, #12
 8004f3a:	4621      	mov	r1, r4
 8004f3c:	4640      	mov	r0, r8
 8004f3e:	f7ff fee7 	bl	8004d10 <_printf_common>
 8004f42:	3001      	adds	r0, #1
 8004f44:	d14a      	bne.n	8004fdc <_printf_i+0x1f0>
 8004f46:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004f4a:	b004      	add	sp, #16
 8004f4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f50:	6823      	ldr	r3, [r4, #0]
 8004f52:	f043 0320 	orr.w	r3, r3, #32
 8004f56:	6023      	str	r3, [r4, #0]
 8004f58:	4832      	ldr	r0, [pc, #200]	@ (8005024 <_printf_i+0x238>)
 8004f5a:	2778      	movs	r7, #120	@ 0x78
 8004f5c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004f60:	6823      	ldr	r3, [r4, #0]
 8004f62:	6831      	ldr	r1, [r6, #0]
 8004f64:	061f      	lsls	r7, r3, #24
 8004f66:	f851 5b04 	ldr.w	r5, [r1], #4
 8004f6a:	d402      	bmi.n	8004f72 <_printf_i+0x186>
 8004f6c:	065f      	lsls	r7, r3, #25
 8004f6e:	bf48      	it	mi
 8004f70:	b2ad      	uxthmi	r5, r5
 8004f72:	6031      	str	r1, [r6, #0]
 8004f74:	07d9      	lsls	r1, r3, #31
 8004f76:	bf44      	itt	mi
 8004f78:	f043 0320 	orrmi.w	r3, r3, #32
 8004f7c:	6023      	strmi	r3, [r4, #0]
 8004f7e:	b11d      	cbz	r5, 8004f88 <_printf_i+0x19c>
 8004f80:	2310      	movs	r3, #16
 8004f82:	e7ad      	b.n	8004ee0 <_printf_i+0xf4>
 8004f84:	4826      	ldr	r0, [pc, #152]	@ (8005020 <_printf_i+0x234>)
 8004f86:	e7e9      	b.n	8004f5c <_printf_i+0x170>
 8004f88:	6823      	ldr	r3, [r4, #0]
 8004f8a:	f023 0320 	bic.w	r3, r3, #32
 8004f8e:	6023      	str	r3, [r4, #0]
 8004f90:	e7f6      	b.n	8004f80 <_printf_i+0x194>
 8004f92:	4616      	mov	r6, r2
 8004f94:	e7bd      	b.n	8004f12 <_printf_i+0x126>
 8004f96:	6833      	ldr	r3, [r6, #0]
 8004f98:	6825      	ldr	r5, [r4, #0]
 8004f9a:	6961      	ldr	r1, [r4, #20]
 8004f9c:	1d18      	adds	r0, r3, #4
 8004f9e:	6030      	str	r0, [r6, #0]
 8004fa0:	062e      	lsls	r6, r5, #24
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	d501      	bpl.n	8004faa <_printf_i+0x1be>
 8004fa6:	6019      	str	r1, [r3, #0]
 8004fa8:	e002      	b.n	8004fb0 <_printf_i+0x1c4>
 8004faa:	0668      	lsls	r0, r5, #25
 8004fac:	d5fb      	bpl.n	8004fa6 <_printf_i+0x1ba>
 8004fae:	8019      	strh	r1, [r3, #0]
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	6123      	str	r3, [r4, #16]
 8004fb4:	4616      	mov	r6, r2
 8004fb6:	e7bc      	b.n	8004f32 <_printf_i+0x146>
 8004fb8:	6833      	ldr	r3, [r6, #0]
 8004fba:	1d1a      	adds	r2, r3, #4
 8004fbc:	6032      	str	r2, [r6, #0]
 8004fbe:	681e      	ldr	r6, [r3, #0]
 8004fc0:	6862      	ldr	r2, [r4, #4]
 8004fc2:	2100      	movs	r1, #0
 8004fc4:	4630      	mov	r0, r6
 8004fc6:	f7fb f90b 	bl	80001e0 <memchr>
 8004fca:	b108      	cbz	r0, 8004fd0 <_printf_i+0x1e4>
 8004fcc:	1b80      	subs	r0, r0, r6
 8004fce:	6060      	str	r0, [r4, #4]
 8004fd0:	6863      	ldr	r3, [r4, #4]
 8004fd2:	6123      	str	r3, [r4, #16]
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004fda:	e7aa      	b.n	8004f32 <_printf_i+0x146>
 8004fdc:	6923      	ldr	r3, [r4, #16]
 8004fde:	4632      	mov	r2, r6
 8004fe0:	4649      	mov	r1, r9
 8004fe2:	4640      	mov	r0, r8
 8004fe4:	47d0      	blx	sl
 8004fe6:	3001      	adds	r0, #1
 8004fe8:	d0ad      	beq.n	8004f46 <_printf_i+0x15a>
 8004fea:	6823      	ldr	r3, [r4, #0]
 8004fec:	079b      	lsls	r3, r3, #30
 8004fee:	d413      	bmi.n	8005018 <_printf_i+0x22c>
 8004ff0:	68e0      	ldr	r0, [r4, #12]
 8004ff2:	9b03      	ldr	r3, [sp, #12]
 8004ff4:	4298      	cmp	r0, r3
 8004ff6:	bfb8      	it	lt
 8004ff8:	4618      	movlt	r0, r3
 8004ffa:	e7a6      	b.n	8004f4a <_printf_i+0x15e>
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	4632      	mov	r2, r6
 8005000:	4649      	mov	r1, r9
 8005002:	4640      	mov	r0, r8
 8005004:	47d0      	blx	sl
 8005006:	3001      	adds	r0, #1
 8005008:	d09d      	beq.n	8004f46 <_printf_i+0x15a>
 800500a:	3501      	adds	r5, #1
 800500c:	68e3      	ldr	r3, [r4, #12]
 800500e:	9903      	ldr	r1, [sp, #12]
 8005010:	1a5b      	subs	r3, r3, r1
 8005012:	42ab      	cmp	r3, r5
 8005014:	dcf2      	bgt.n	8004ffc <_printf_i+0x210>
 8005016:	e7eb      	b.n	8004ff0 <_printf_i+0x204>
 8005018:	2500      	movs	r5, #0
 800501a:	f104 0619 	add.w	r6, r4, #25
 800501e:	e7f5      	b.n	800500c <_printf_i+0x220>
 8005020:	0800adf4 	.word	0x0800adf4
 8005024:	0800ae05 	.word	0x0800ae05

08005028 <_scanf_float>:
 8005028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800502c:	b087      	sub	sp, #28
 800502e:	4691      	mov	r9, r2
 8005030:	9303      	str	r3, [sp, #12]
 8005032:	688b      	ldr	r3, [r1, #8]
 8005034:	1e5a      	subs	r2, r3, #1
 8005036:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800503a:	bf81      	itttt	hi
 800503c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8005040:	eb03 0b05 	addhi.w	fp, r3, r5
 8005044:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005048:	608b      	strhi	r3, [r1, #8]
 800504a:	680b      	ldr	r3, [r1, #0]
 800504c:	460a      	mov	r2, r1
 800504e:	f04f 0500 	mov.w	r5, #0
 8005052:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8005056:	f842 3b1c 	str.w	r3, [r2], #28
 800505a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800505e:	4680      	mov	r8, r0
 8005060:	460c      	mov	r4, r1
 8005062:	bf98      	it	ls
 8005064:	f04f 0b00 	movls.w	fp, #0
 8005068:	9201      	str	r2, [sp, #4]
 800506a:	4616      	mov	r6, r2
 800506c:	46aa      	mov	sl, r5
 800506e:	462f      	mov	r7, r5
 8005070:	9502      	str	r5, [sp, #8]
 8005072:	68a2      	ldr	r2, [r4, #8]
 8005074:	b15a      	cbz	r2, 800508e <_scanf_float+0x66>
 8005076:	f8d9 3000 	ldr.w	r3, [r9]
 800507a:	781b      	ldrb	r3, [r3, #0]
 800507c:	2b4e      	cmp	r3, #78	@ 0x4e
 800507e:	d863      	bhi.n	8005148 <_scanf_float+0x120>
 8005080:	2b40      	cmp	r3, #64	@ 0x40
 8005082:	d83b      	bhi.n	80050fc <_scanf_float+0xd4>
 8005084:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8005088:	b2c8      	uxtb	r0, r1
 800508a:	280e      	cmp	r0, #14
 800508c:	d939      	bls.n	8005102 <_scanf_float+0xda>
 800508e:	b11f      	cbz	r7, 8005098 <_scanf_float+0x70>
 8005090:	6823      	ldr	r3, [r4, #0]
 8005092:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005096:	6023      	str	r3, [r4, #0]
 8005098:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800509c:	f1ba 0f01 	cmp.w	sl, #1
 80050a0:	f200 8114 	bhi.w	80052cc <_scanf_float+0x2a4>
 80050a4:	9b01      	ldr	r3, [sp, #4]
 80050a6:	429e      	cmp	r6, r3
 80050a8:	f200 8105 	bhi.w	80052b6 <_scanf_float+0x28e>
 80050ac:	2001      	movs	r0, #1
 80050ae:	b007      	add	sp, #28
 80050b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050b4:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80050b8:	2a0d      	cmp	r2, #13
 80050ba:	d8e8      	bhi.n	800508e <_scanf_float+0x66>
 80050bc:	a101      	add	r1, pc, #4	@ (adr r1, 80050c4 <_scanf_float+0x9c>)
 80050be:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80050c2:	bf00      	nop
 80050c4:	0800520d 	.word	0x0800520d
 80050c8:	0800508f 	.word	0x0800508f
 80050cc:	0800508f 	.word	0x0800508f
 80050d0:	0800508f 	.word	0x0800508f
 80050d4:	08005269 	.word	0x08005269
 80050d8:	08005243 	.word	0x08005243
 80050dc:	0800508f 	.word	0x0800508f
 80050e0:	0800508f 	.word	0x0800508f
 80050e4:	0800521b 	.word	0x0800521b
 80050e8:	0800508f 	.word	0x0800508f
 80050ec:	0800508f 	.word	0x0800508f
 80050f0:	0800508f 	.word	0x0800508f
 80050f4:	0800508f 	.word	0x0800508f
 80050f8:	080051d7 	.word	0x080051d7
 80050fc:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8005100:	e7da      	b.n	80050b8 <_scanf_float+0x90>
 8005102:	290e      	cmp	r1, #14
 8005104:	d8c3      	bhi.n	800508e <_scanf_float+0x66>
 8005106:	a001      	add	r0, pc, #4	@ (adr r0, 800510c <_scanf_float+0xe4>)
 8005108:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800510c:	080051c7 	.word	0x080051c7
 8005110:	0800508f 	.word	0x0800508f
 8005114:	080051c7 	.word	0x080051c7
 8005118:	08005257 	.word	0x08005257
 800511c:	0800508f 	.word	0x0800508f
 8005120:	08005169 	.word	0x08005169
 8005124:	080051ad 	.word	0x080051ad
 8005128:	080051ad 	.word	0x080051ad
 800512c:	080051ad 	.word	0x080051ad
 8005130:	080051ad 	.word	0x080051ad
 8005134:	080051ad 	.word	0x080051ad
 8005138:	080051ad 	.word	0x080051ad
 800513c:	080051ad 	.word	0x080051ad
 8005140:	080051ad 	.word	0x080051ad
 8005144:	080051ad 	.word	0x080051ad
 8005148:	2b6e      	cmp	r3, #110	@ 0x6e
 800514a:	d809      	bhi.n	8005160 <_scanf_float+0x138>
 800514c:	2b60      	cmp	r3, #96	@ 0x60
 800514e:	d8b1      	bhi.n	80050b4 <_scanf_float+0x8c>
 8005150:	2b54      	cmp	r3, #84	@ 0x54
 8005152:	d07b      	beq.n	800524c <_scanf_float+0x224>
 8005154:	2b59      	cmp	r3, #89	@ 0x59
 8005156:	d19a      	bne.n	800508e <_scanf_float+0x66>
 8005158:	2d07      	cmp	r5, #7
 800515a:	d198      	bne.n	800508e <_scanf_float+0x66>
 800515c:	2508      	movs	r5, #8
 800515e:	e02f      	b.n	80051c0 <_scanf_float+0x198>
 8005160:	2b74      	cmp	r3, #116	@ 0x74
 8005162:	d073      	beq.n	800524c <_scanf_float+0x224>
 8005164:	2b79      	cmp	r3, #121	@ 0x79
 8005166:	e7f6      	b.n	8005156 <_scanf_float+0x12e>
 8005168:	6821      	ldr	r1, [r4, #0]
 800516a:	05c8      	lsls	r0, r1, #23
 800516c:	d51e      	bpl.n	80051ac <_scanf_float+0x184>
 800516e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8005172:	6021      	str	r1, [r4, #0]
 8005174:	3701      	adds	r7, #1
 8005176:	f1bb 0f00 	cmp.w	fp, #0
 800517a:	d003      	beq.n	8005184 <_scanf_float+0x15c>
 800517c:	3201      	adds	r2, #1
 800517e:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 8005182:	60a2      	str	r2, [r4, #8]
 8005184:	68a3      	ldr	r3, [r4, #8]
 8005186:	3b01      	subs	r3, #1
 8005188:	60a3      	str	r3, [r4, #8]
 800518a:	6923      	ldr	r3, [r4, #16]
 800518c:	3301      	adds	r3, #1
 800518e:	6123      	str	r3, [r4, #16]
 8005190:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8005194:	3b01      	subs	r3, #1
 8005196:	2b00      	cmp	r3, #0
 8005198:	f8c9 3004 	str.w	r3, [r9, #4]
 800519c:	f340 8082 	ble.w	80052a4 <_scanf_float+0x27c>
 80051a0:	f8d9 3000 	ldr.w	r3, [r9]
 80051a4:	3301      	adds	r3, #1
 80051a6:	f8c9 3000 	str.w	r3, [r9]
 80051aa:	e762      	b.n	8005072 <_scanf_float+0x4a>
 80051ac:	eb1a 0105 	adds.w	r1, sl, r5
 80051b0:	f47f af6d 	bne.w	800508e <_scanf_float+0x66>
 80051b4:	6822      	ldr	r2, [r4, #0]
 80051b6:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80051ba:	6022      	str	r2, [r4, #0]
 80051bc:	460d      	mov	r5, r1
 80051be:	468a      	mov	sl, r1
 80051c0:	f806 3b01 	strb.w	r3, [r6], #1
 80051c4:	e7de      	b.n	8005184 <_scanf_float+0x15c>
 80051c6:	6822      	ldr	r2, [r4, #0]
 80051c8:	0610      	lsls	r0, r2, #24
 80051ca:	f57f af60 	bpl.w	800508e <_scanf_float+0x66>
 80051ce:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80051d2:	6022      	str	r2, [r4, #0]
 80051d4:	e7f4      	b.n	80051c0 <_scanf_float+0x198>
 80051d6:	f1ba 0f00 	cmp.w	sl, #0
 80051da:	d10c      	bne.n	80051f6 <_scanf_float+0x1ce>
 80051dc:	b977      	cbnz	r7, 80051fc <_scanf_float+0x1d4>
 80051de:	6822      	ldr	r2, [r4, #0]
 80051e0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80051e4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80051e8:	d108      	bne.n	80051fc <_scanf_float+0x1d4>
 80051ea:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80051ee:	6022      	str	r2, [r4, #0]
 80051f0:	f04f 0a01 	mov.w	sl, #1
 80051f4:	e7e4      	b.n	80051c0 <_scanf_float+0x198>
 80051f6:	f1ba 0f02 	cmp.w	sl, #2
 80051fa:	d050      	beq.n	800529e <_scanf_float+0x276>
 80051fc:	2d01      	cmp	r5, #1
 80051fe:	d002      	beq.n	8005206 <_scanf_float+0x1de>
 8005200:	2d04      	cmp	r5, #4
 8005202:	f47f af44 	bne.w	800508e <_scanf_float+0x66>
 8005206:	3501      	adds	r5, #1
 8005208:	b2ed      	uxtb	r5, r5
 800520a:	e7d9      	b.n	80051c0 <_scanf_float+0x198>
 800520c:	f1ba 0f01 	cmp.w	sl, #1
 8005210:	f47f af3d 	bne.w	800508e <_scanf_float+0x66>
 8005214:	f04f 0a02 	mov.w	sl, #2
 8005218:	e7d2      	b.n	80051c0 <_scanf_float+0x198>
 800521a:	b975      	cbnz	r5, 800523a <_scanf_float+0x212>
 800521c:	2f00      	cmp	r7, #0
 800521e:	f47f af37 	bne.w	8005090 <_scanf_float+0x68>
 8005222:	6822      	ldr	r2, [r4, #0]
 8005224:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005228:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800522c:	f040 8103 	bne.w	8005436 <_scanf_float+0x40e>
 8005230:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005234:	6022      	str	r2, [r4, #0]
 8005236:	2501      	movs	r5, #1
 8005238:	e7c2      	b.n	80051c0 <_scanf_float+0x198>
 800523a:	2d03      	cmp	r5, #3
 800523c:	d0e3      	beq.n	8005206 <_scanf_float+0x1de>
 800523e:	2d05      	cmp	r5, #5
 8005240:	e7df      	b.n	8005202 <_scanf_float+0x1da>
 8005242:	2d02      	cmp	r5, #2
 8005244:	f47f af23 	bne.w	800508e <_scanf_float+0x66>
 8005248:	2503      	movs	r5, #3
 800524a:	e7b9      	b.n	80051c0 <_scanf_float+0x198>
 800524c:	2d06      	cmp	r5, #6
 800524e:	f47f af1e 	bne.w	800508e <_scanf_float+0x66>
 8005252:	2507      	movs	r5, #7
 8005254:	e7b4      	b.n	80051c0 <_scanf_float+0x198>
 8005256:	6822      	ldr	r2, [r4, #0]
 8005258:	0591      	lsls	r1, r2, #22
 800525a:	f57f af18 	bpl.w	800508e <_scanf_float+0x66>
 800525e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8005262:	6022      	str	r2, [r4, #0]
 8005264:	9702      	str	r7, [sp, #8]
 8005266:	e7ab      	b.n	80051c0 <_scanf_float+0x198>
 8005268:	6822      	ldr	r2, [r4, #0]
 800526a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800526e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8005272:	d005      	beq.n	8005280 <_scanf_float+0x258>
 8005274:	0550      	lsls	r0, r2, #21
 8005276:	f57f af0a 	bpl.w	800508e <_scanf_float+0x66>
 800527a:	2f00      	cmp	r7, #0
 800527c:	f000 80db 	beq.w	8005436 <_scanf_float+0x40e>
 8005280:	0591      	lsls	r1, r2, #22
 8005282:	bf58      	it	pl
 8005284:	9902      	ldrpl	r1, [sp, #8]
 8005286:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800528a:	bf58      	it	pl
 800528c:	1a79      	subpl	r1, r7, r1
 800528e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8005292:	bf58      	it	pl
 8005294:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005298:	6022      	str	r2, [r4, #0]
 800529a:	2700      	movs	r7, #0
 800529c:	e790      	b.n	80051c0 <_scanf_float+0x198>
 800529e:	f04f 0a03 	mov.w	sl, #3
 80052a2:	e78d      	b.n	80051c0 <_scanf_float+0x198>
 80052a4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80052a8:	4649      	mov	r1, r9
 80052aa:	4640      	mov	r0, r8
 80052ac:	4798      	blx	r3
 80052ae:	2800      	cmp	r0, #0
 80052b0:	f43f aedf 	beq.w	8005072 <_scanf_float+0x4a>
 80052b4:	e6eb      	b.n	800508e <_scanf_float+0x66>
 80052b6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80052ba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80052be:	464a      	mov	r2, r9
 80052c0:	4640      	mov	r0, r8
 80052c2:	4798      	blx	r3
 80052c4:	6923      	ldr	r3, [r4, #16]
 80052c6:	3b01      	subs	r3, #1
 80052c8:	6123      	str	r3, [r4, #16]
 80052ca:	e6eb      	b.n	80050a4 <_scanf_float+0x7c>
 80052cc:	1e6b      	subs	r3, r5, #1
 80052ce:	2b06      	cmp	r3, #6
 80052d0:	d824      	bhi.n	800531c <_scanf_float+0x2f4>
 80052d2:	2d02      	cmp	r5, #2
 80052d4:	d836      	bhi.n	8005344 <_scanf_float+0x31c>
 80052d6:	9b01      	ldr	r3, [sp, #4]
 80052d8:	429e      	cmp	r6, r3
 80052da:	f67f aee7 	bls.w	80050ac <_scanf_float+0x84>
 80052de:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80052e2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80052e6:	464a      	mov	r2, r9
 80052e8:	4640      	mov	r0, r8
 80052ea:	4798      	blx	r3
 80052ec:	6923      	ldr	r3, [r4, #16]
 80052ee:	3b01      	subs	r3, #1
 80052f0:	6123      	str	r3, [r4, #16]
 80052f2:	e7f0      	b.n	80052d6 <_scanf_float+0x2ae>
 80052f4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80052f8:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80052fc:	464a      	mov	r2, r9
 80052fe:	4640      	mov	r0, r8
 8005300:	4798      	blx	r3
 8005302:	6923      	ldr	r3, [r4, #16]
 8005304:	3b01      	subs	r3, #1
 8005306:	6123      	str	r3, [r4, #16]
 8005308:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800530c:	fa5f fa8a 	uxtb.w	sl, sl
 8005310:	f1ba 0f02 	cmp.w	sl, #2
 8005314:	d1ee      	bne.n	80052f4 <_scanf_float+0x2cc>
 8005316:	3d03      	subs	r5, #3
 8005318:	b2ed      	uxtb	r5, r5
 800531a:	1b76      	subs	r6, r6, r5
 800531c:	6823      	ldr	r3, [r4, #0]
 800531e:	05da      	lsls	r2, r3, #23
 8005320:	d530      	bpl.n	8005384 <_scanf_float+0x35c>
 8005322:	055b      	lsls	r3, r3, #21
 8005324:	d511      	bpl.n	800534a <_scanf_float+0x322>
 8005326:	9b01      	ldr	r3, [sp, #4]
 8005328:	429e      	cmp	r6, r3
 800532a:	f67f aebf 	bls.w	80050ac <_scanf_float+0x84>
 800532e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005332:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005336:	464a      	mov	r2, r9
 8005338:	4640      	mov	r0, r8
 800533a:	4798      	blx	r3
 800533c:	6923      	ldr	r3, [r4, #16]
 800533e:	3b01      	subs	r3, #1
 8005340:	6123      	str	r3, [r4, #16]
 8005342:	e7f0      	b.n	8005326 <_scanf_float+0x2fe>
 8005344:	46aa      	mov	sl, r5
 8005346:	46b3      	mov	fp, r6
 8005348:	e7de      	b.n	8005308 <_scanf_float+0x2e0>
 800534a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800534e:	6923      	ldr	r3, [r4, #16]
 8005350:	2965      	cmp	r1, #101	@ 0x65
 8005352:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8005356:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 800535a:	6123      	str	r3, [r4, #16]
 800535c:	d00c      	beq.n	8005378 <_scanf_float+0x350>
 800535e:	2945      	cmp	r1, #69	@ 0x45
 8005360:	d00a      	beq.n	8005378 <_scanf_float+0x350>
 8005362:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005366:	464a      	mov	r2, r9
 8005368:	4640      	mov	r0, r8
 800536a:	4798      	blx	r3
 800536c:	6923      	ldr	r3, [r4, #16]
 800536e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005372:	3b01      	subs	r3, #1
 8005374:	1eb5      	subs	r5, r6, #2
 8005376:	6123      	str	r3, [r4, #16]
 8005378:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800537c:	464a      	mov	r2, r9
 800537e:	4640      	mov	r0, r8
 8005380:	4798      	blx	r3
 8005382:	462e      	mov	r6, r5
 8005384:	6822      	ldr	r2, [r4, #0]
 8005386:	f012 0210 	ands.w	r2, r2, #16
 800538a:	d001      	beq.n	8005390 <_scanf_float+0x368>
 800538c:	2000      	movs	r0, #0
 800538e:	e68e      	b.n	80050ae <_scanf_float+0x86>
 8005390:	7032      	strb	r2, [r6, #0]
 8005392:	6823      	ldr	r3, [r4, #0]
 8005394:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005398:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800539c:	d125      	bne.n	80053ea <_scanf_float+0x3c2>
 800539e:	9b02      	ldr	r3, [sp, #8]
 80053a0:	429f      	cmp	r7, r3
 80053a2:	d00a      	beq.n	80053ba <_scanf_float+0x392>
 80053a4:	1bda      	subs	r2, r3, r7
 80053a6:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80053aa:	429e      	cmp	r6, r3
 80053ac:	bf28      	it	cs
 80053ae:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80053b2:	4922      	ldr	r1, [pc, #136]	@ (800543c <_scanf_float+0x414>)
 80053b4:	4630      	mov	r0, r6
 80053b6:	f000 f93d 	bl	8005634 <siprintf>
 80053ba:	9901      	ldr	r1, [sp, #4]
 80053bc:	2200      	movs	r2, #0
 80053be:	4640      	mov	r0, r8
 80053c0:	f002 fc56 	bl	8007c70 <_strtod_r>
 80053c4:	9b03      	ldr	r3, [sp, #12]
 80053c6:	6821      	ldr	r1, [r4, #0]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f011 0f02 	tst.w	r1, #2
 80053ce:	ec57 6b10 	vmov	r6, r7, d0
 80053d2:	f103 0204 	add.w	r2, r3, #4
 80053d6:	d015      	beq.n	8005404 <_scanf_float+0x3dc>
 80053d8:	9903      	ldr	r1, [sp, #12]
 80053da:	600a      	str	r2, [r1, #0]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	e9c3 6700 	strd	r6, r7, [r3]
 80053e2:	68e3      	ldr	r3, [r4, #12]
 80053e4:	3301      	adds	r3, #1
 80053e6:	60e3      	str	r3, [r4, #12]
 80053e8:	e7d0      	b.n	800538c <_scanf_float+0x364>
 80053ea:	9b04      	ldr	r3, [sp, #16]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d0e4      	beq.n	80053ba <_scanf_float+0x392>
 80053f0:	9905      	ldr	r1, [sp, #20]
 80053f2:	230a      	movs	r3, #10
 80053f4:	3101      	adds	r1, #1
 80053f6:	4640      	mov	r0, r8
 80053f8:	f002 fcba 	bl	8007d70 <_strtol_r>
 80053fc:	9b04      	ldr	r3, [sp, #16]
 80053fe:	9e05      	ldr	r6, [sp, #20]
 8005400:	1ac2      	subs	r2, r0, r3
 8005402:	e7d0      	b.n	80053a6 <_scanf_float+0x37e>
 8005404:	f011 0f04 	tst.w	r1, #4
 8005408:	9903      	ldr	r1, [sp, #12]
 800540a:	600a      	str	r2, [r1, #0]
 800540c:	d1e6      	bne.n	80053dc <_scanf_float+0x3b4>
 800540e:	681d      	ldr	r5, [r3, #0]
 8005410:	4632      	mov	r2, r6
 8005412:	463b      	mov	r3, r7
 8005414:	4630      	mov	r0, r6
 8005416:	4639      	mov	r1, r7
 8005418:	f7fb fb90 	bl	8000b3c <__aeabi_dcmpun>
 800541c:	b128      	cbz	r0, 800542a <_scanf_float+0x402>
 800541e:	4808      	ldr	r0, [pc, #32]	@ (8005440 <_scanf_float+0x418>)
 8005420:	f000 fa1c 	bl	800585c <nanf>
 8005424:	ed85 0a00 	vstr	s0, [r5]
 8005428:	e7db      	b.n	80053e2 <_scanf_float+0x3ba>
 800542a:	4630      	mov	r0, r6
 800542c:	4639      	mov	r1, r7
 800542e:	f7fb fbe3 	bl	8000bf8 <__aeabi_d2f>
 8005432:	6028      	str	r0, [r5, #0]
 8005434:	e7d5      	b.n	80053e2 <_scanf_float+0x3ba>
 8005436:	2700      	movs	r7, #0
 8005438:	e62e      	b.n	8005098 <_scanf_float+0x70>
 800543a:	bf00      	nop
 800543c:	0800ae16 	.word	0x0800ae16
 8005440:	0800af72 	.word	0x0800af72

08005444 <std>:
 8005444:	2300      	movs	r3, #0
 8005446:	b510      	push	{r4, lr}
 8005448:	4604      	mov	r4, r0
 800544a:	e9c0 3300 	strd	r3, r3, [r0]
 800544e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005452:	6083      	str	r3, [r0, #8]
 8005454:	8181      	strh	r1, [r0, #12]
 8005456:	6643      	str	r3, [r0, #100]	@ 0x64
 8005458:	81c2      	strh	r2, [r0, #14]
 800545a:	6183      	str	r3, [r0, #24]
 800545c:	4619      	mov	r1, r3
 800545e:	2208      	movs	r2, #8
 8005460:	305c      	adds	r0, #92	@ 0x5c
 8005462:	f000 f97a 	bl	800575a <memset>
 8005466:	4b0d      	ldr	r3, [pc, #52]	@ (800549c <std+0x58>)
 8005468:	6263      	str	r3, [r4, #36]	@ 0x24
 800546a:	4b0d      	ldr	r3, [pc, #52]	@ (80054a0 <std+0x5c>)
 800546c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800546e:	4b0d      	ldr	r3, [pc, #52]	@ (80054a4 <std+0x60>)
 8005470:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005472:	4b0d      	ldr	r3, [pc, #52]	@ (80054a8 <std+0x64>)
 8005474:	6323      	str	r3, [r4, #48]	@ 0x30
 8005476:	4b0d      	ldr	r3, [pc, #52]	@ (80054ac <std+0x68>)
 8005478:	6224      	str	r4, [r4, #32]
 800547a:	429c      	cmp	r4, r3
 800547c:	d006      	beq.n	800548c <std+0x48>
 800547e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005482:	4294      	cmp	r4, r2
 8005484:	d002      	beq.n	800548c <std+0x48>
 8005486:	33d0      	adds	r3, #208	@ 0xd0
 8005488:	429c      	cmp	r4, r3
 800548a:	d105      	bne.n	8005498 <std+0x54>
 800548c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005490:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005494:	f000 b9de 	b.w	8005854 <__retarget_lock_init_recursive>
 8005498:	bd10      	pop	{r4, pc}
 800549a:	bf00      	nop
 800549c:	080056d1 	.word	0x080056d1
 80054a0:	080056f7 	.word	0x080056f7
 80054a4:	0800572f 	.word	0x0800572f
 80054a8:	08005753 	.word	0x08005753
 80054ac:	2000040c 	.word	0x2000040c

080054b0 <stdio_exit_handler>:
 80054b0:	4a02      	ldr	r2, [pc, #8]	@ (80054bc <stdio_exit_handler+0xc>)
 80054b2:	4903      	ldr	r1, [pc, #12]	@ (80054c0 <stdio_exit_handler+0x10>)
 80054b4:	4803      	ldr	r0, [pc, #12]	@ (80054c4 <stdio_exit_handler+0x14>)
 80054b6:	f000 b869 	b.w	800558c <_fwalk_sglue>
 80054ba:	bf00      	nop
 80054bc:	2000000c 	.word	0x2000000c
 80054c0:	08008769 	.word	0x08008769
 80054c4:	2000001c 	.word	0x2000001c

080054c8 <cleanup_stdio>:
 80054c8:	6841      	ldr	r1, [r0, #4]
 80054ca:	4b0c      	ldr	r3, [pc, #48]	@ (80054fc <cleanup_stdio+0x34>)
 80054cc:	4299      	cmp	r1, r3
 80054ce:	b510      	push	{r4, lr}
 80054d0:	4604      	mov	r4, r0
 80054d2:	d001      	beq.n	80054d8 <cleanup_stdio+0x10>
 80054d4:	f003 f948 	bl	8008768 <_fflush_r>
 80054d8:	68a1      	ldr	r1, [r4, #8]
 80054da:	4b09      	ldr	r3, [pc, #36]	@ (8005500 <cleanup_stdio+0x38>)
 80054dc:	4299      	cmp	r1, r3
 80054de:	d002      	beq.n	80054e6 <cleanup_stdio+0x1e>
 80054e0:	4620      	mov	r0, r4
 80054e2:	f003 f941 	bl	8008768 <_fflush_r>
 80054e6:	68e1      	ldr	r1, [r4, #12]
 80054e8:	4b06      	ldr	r3, [pc, #24]	@ (8005504 <cleanup_stdio+0x3c>)
 80054ea:	4299      	cmp	r1, r3
 80054ec:	d004      	beq.n	80054f8 <cleanup_stdio+0x30>
 80054ee:	4620      	mov	r0, r4
 80054f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054f4:	f003 b938 	b.w	8008768 <_fflush_r>
 80054f8:	bd10      	pop	{r4, pc}
 80054fa:	bf00      	nop
 80054fc:	2000040c 	.word	0x2000040c
 8005500:	20000474 	.word	0x20000474
 8005504:	200004dc 	.word	0x200004dc

08005508 <global_stdio_init.part.0>:
 8005508:	b510      	push	{r4, lr}
 800550a:	4b0b      	ldr	r3, [pc, #44]	@ (8005538 <global_stdio_init.part.0+0x30>)
 800550c:	4c0b      	ldr	r4, [pc, #44]	@ (800553c <global_stdio_init.part.0+0x34>)
 800550e:	4a0c      	ldr	r2, [pc, #48]	@ (8005540 <global_stdio_init.part.0+0x38>)
 8005510:	601a      	str	r2, [r3, #0]
 8005512:	4620      	mov	r0, r4
 8005514:	2200      	movs	r2, #0
 8005516:	2104      	movs	r1, #4
 8005518:	f7ff ff94 	bl	8005444 <std>
 800551c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005520:	2201      	movs	r2, #1
 8005522:	2109      	movs	r1, #9
 8005524:	f7ff ff8e 	bl	8005444 <std>
 8005528:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800552c:	2202      	movs	r2, #2
 800552e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005532:	2112      	movs	r1, #18
 8005534:	f7ff bf86 	b.w	8005444 <std>
 8005538:	20000544 	.word	0x20000544
 800553c:	2000040c 	.word	0x2000040c
 8005540:	080054b1 	.word	0x080054b1

08005544 <__sfp_lock_acquire>:
 8005544:	4801      	ldr	r0, [pc, #4]	@ (800554c <__sfp_lock_acquire+0x8>)
 8005546:	f000 b986 	b.w	8005856 <__retarget_lock_acquire_recursive>
 800554a:	bf00      	nop
 800554c:	2000054d 	.word	0x2000054d

08005550 <__sfp_lock_release>:
 8005550:	4801      	ldr	r0, [pc, #4]	@ (8005558 <__sfp_lock_release+0x8>)
 8005552:	f000 b981 	b.w	8005858 <__retarget_lock_release_recursive>
 8005556:	bf00      	nop
 8005558:	2000054d 	.word	0x2000054d

0800555c <__sinit>:
 800555c:	b510      	push	{r4, lr}
 800555e:	4604      	mov	r4, r0
 8005560:	f7ff fff0 	bl	8005544 <__sfp_lock_acquire>
 8005564:	6a23      	ldr	r3, [r4, #32]
 8005566:	b11b      	cbz	r3, 8005570 <__sinit+0x14>
 8005568:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800556c:	f7ff bff0 	b.w	8005550 <__sfp_lock_release>
 8005570:	4b04      	ldr	r3, [pc, #16]	@ (8005584 <__sinit+0x28>)
 8005572:	6223      	str	r3, [r4, #32]
 8005574:	4b04      	ldr	r3, [pc, #16]	@ (8005588 <__sinit+0x2c>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d1f5      	bne.n	8005568 <__sinit+0xc>
 800557c:	f7ff ffc4 	bl	8005508 <global_stdio_init.part.0>
 8005580:	e7f2      	b.n	8005568 <__sinit+0xc>
 8005582:	bf00      	nop
 8005584:	080054c9 	.word	0x080054c9
 8005588:	20000544 	.word	0x20000544

0800558c <_fwalk_sglue>:
 800558c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005590:	4607      	mov	r7, r0
 8005592:	4688      	mov	r8, r1
 8005594:	4614      	mov	r4, r2
 8005596:	2600      	movs	r6, #0
 8005598:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800559c:	f1b9 0901 	subs.w	r9, r9, #1
 80055a0:	d505      	bpl.n	80055ae <_fwalk_sglue+0x22>
 80055a2:	6824      	ldr	r4, [r4, #0]
 80055a4:	2c00      	cmp	r4, #0
 80055a6:	d1f7      	bne.n	8005598 <_fwalk_sglue+0xc>
 80055a8:	4630      	mov	r0, r6
 80055aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80055ae:	89ab      	ldrh	r3, [r5, #12]
 80055b0:	2b01      	cmp	r3, #1
 80055b2:	d907      	bls.n	80055c4 <_fwalk_sglue+0x38>
 80055b4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80055b8:	3301      	adds	r3, #1
 80055ba:	d003      	beq.n	80055c4 <_fwalk_sglue+0x38>
 80055bc:	4629      	mov	r1, r5
 80055be:	4638      	mov	r0, r7
 80055c0:	47c0      	blx	r8
 80055c2:	4306      	orrs	r6, r0
 80055c4:	3568      	adds	r5, #104	@ 0x68
 80055c6:	e7e9      	b.n	800559c <_fwalk_sglue+0x10>

080055c8 <sniprintf>:
 80055c8:	b40c      	push	{r2, r3}
 80055ca:	b530      	push	{r4, r5, lr}
 80055cc:	4b18      	ldr	r3, [pc, #96]	@ (8005630 <sniprintf+0x68>)
 80055ce:	1e0c      	subs	r4, r1, #0
 80055d0:	681d      	ldr	r5, [r3, #0]
 80055d2:	b09d      	sub	sp, #116	@ 0x74
 80055d4:	da08      	bge.n	80055e8 <sniprintf+0x20>
 80055d6:	238b      	movs	r3, #139	@ 0x8b
 80055d8:	602b      	str	r3, [r5, #0]
 80055da:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80055de:	b01d      	add	sp, #116	@ 0x74
 80055e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80055e4:	b002      	add	sp, #8
 80055e6:	4770      	bx	lr
 80055e8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80055ec:	f8ad 3014 	strh.w	r3, [sp, #20]
 80055f0:	f04f 0300 	mov.w	r3, #0
 80055f4:	931b      	str	r3, [sp, #108]	@ 0x6c
 80055f6:	bf14      	ite	ne
 80055f8:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80055fc:	4623      	moveq	r3, r4
 80055fe:	9304      	str	r3, [sp, #16]
 8005600:	9307      	str	r3, [sp, #28]
 8005602:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005606:	9002      	str	r0, [sp, #8]
 8005608:	9006      	str	r0, [sp, #24]
 800560a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800560e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005610:	ab21      	add	r3, sp, #132	@ 0x84
 8005612:	a902      	add	r1, sp, #8
 8005614:	4628      	mov	r0, r5
 8005616:	9301      	str	r3, [sp, #4]
 8005618:	f002 fc08 	bl	8007e2c <_svfiprintf_r>
 800561c:	1c43      	adds	r3, r0, #1
 800561e:	bfbc      	itt	lt
 8005620:	238b      	movlt	r3, #139	@ 0x8b
 8005622:	602b      	strlt	r3, [r5, #0]
 8005624:	2c00      	cmp	r4, #0
 8005626:	d0da      	beq.n	80055de <sniprintf+0x16>
 8005628:	9b02      	ldr	r3, [sp, #8]
 800562a:	2200      	movs	r2, #0
 800562c:	701a      	strb	r2, [r3, #0]
 800562e:	e7d6      	b.n	80055de <sniprintf+0x16>
 8005630:	20000018 	.word	0x20000018

08005634 <siprintf>:
 8005634:	b40e      	push	{r1, r2, r3}
 8005636:	b510      	push	{r4, lr}
 8005638:	b09d      	sub	sp, #116	@ 0x74
 800563a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800563c:	9002      	str	r0, [sp, #8]
 800563e:	9006      	str	r0, [sp, #24]
 8005640:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005644:	480a      	ldr	r0, [pc, #40]	@ (8005670 <siprintf+0x3c>)
 8005646:	9107      	str	r1, [sp, #28]
 8005648:	9104      	str	r1, [sp, #16]
 800564a:	490a      	ldr	r1, [pc, #40]	@ (8005674 <siprintf+0x40>)
 800564c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005650:	9105      	str	r1, [sp, #20]
 8005652:	2400      	movs	r4, #0
 8005654:	a902      	add	r1, sp, #8
 8005656:	6800      	ldr	r0, [r0, #0]
 8005658:	9301      	str	r3, [sp, #4]
 800565a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800565c:	f002 fbe6 	bl	8007e2c <_svfiprintf_r>
 8005660:	9b02      	ldr	r3, [sp, #8]
 8005662:	701c      	strb	r4, [r3, #0]
 8005664:	b01d      	add	sp, #116	@ 0x74
 8005666:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800566a:	b003      	add	sp, #12
 800566c:	4770      	bx	lr
 800566e:	bf00      	nop
 8005670:	20000018 	.word	0x20000018
 8005674:	ffff0208 	.word	0xffff0208

08005678 <siscanf>:
 8005678:	b40e      	push	{r1, r2, r3}
 800567a:	b570      	push	{r4, r5, r6, lr}
 800567c:	b09d      	sub	sp, #116	@ 0x74
 800567e:	ac21      	add	r4, sp, #132	@ 0x84
 8005680:	2500      	movs	r5, #0
 8005682:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8005686:	f854 6b04 	ldr.w	r6, [r4], #4
 800568a:	f8ad 2014 	strh.w	r2, [sp, #20]
 800568e:	951b      	str	r5, [sp, #108]	@ 0x6c
 8005690:	9002      	str	r0, [sp, #8]
 8005692:	9006      	str	r0, [sp, #24]
 8005694:	f7fa fdf4 	bl	8000280 <strlen>
 8005698:	4b0b      	ldr	r3, [pc, #44]	@ (80056c8 <siscanf+0x50>)
 800569a:	9003      	str	r0, [sp, #12]
 800569c:	9007      	str	r0, [sp, #28]
 800569e:	480b      	ldr	r0, [pc, #44]	@ (80056cc <siscanf+0x54>)
 80056a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80056a2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80056a6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80056aa:	4632      	mov	r2, r6
 80056ac:	4623      	mov	r3, r4
 80056ae:	a902      	add	r1, sp, #8
 80056b0:	6800      	ldr	r0, [r0, #0]
 80056b2:	950f      	str	r5, [sp, #60]	@ 0x3c
 80056b4:	9514      	str	r5, [sp, #80]	@ 0x50
 80056b6:	9401      	str	r4, [sp, #4]
 80056b8:	f002 fd0e 	bl	80080d8 <__ssvfiscanf_r>
 80056bc:	b01d      	add	sp, #116	@ 0x74
 80056be:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80056c2:	b003      	add	sp, #12
 80056c4:	4770      	bx	lr
 80056c6:	bf00      	nop
 80056c8:	080056f3 	.word	0x080056f3
 80056cc:	20000018 	.word	0x20000018

080056d0 <__sread>:
 80056d0:	b510      	push	{r4, lr}
 80056d2:	460c      	mov	r4, r1
 80056d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056d8:	f000 f86e 	bl	80057b8 <_read_r>
 80056dc:	2800      	cmp	r0, #0
 80056de:	bfab      	itete	ge
 80056e0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80056e2:	89a3      	ldrhlt	r3, [r4, #12]
 80056e4:	181b      	addge	r3, r3, r0
 80056e6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80056ea:	bfac      	ite	ge
 80056ec:	6563      	strge	r3, [r4, #84]	@ 0x54
 80056ee:	81a3      	strhlt	r3, [r4, #12]
 80056f0:	bd10      	pop	{r4, pc}

080056f2 <__seofread>:
 80056f2:	2000      	movs	r0, #0
 80056f4:	4770      	bx	lr

080056f6 <__swrite>:
 80056f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056fa:	461f      	mov	r7, r3
 80056fc:	898b      	ldrh	r3, [r1, #12]
 80056fe:	05db      	lsls	r3, r3, #23
 8005700:	4605      	mov	r5, r0
 8005702:	460c      	mov	r4, r1
 8005704:	4616      	mov	r6, r2
 8005706:	d505      	bpl.n	8005714 <__swrite+0x1e>
 8005708:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800570c:	2302      	movs	r3, #2
 800570e:	2200      	movs	r2, #0
 8005710:	f000 f840 	bl	8005794 <_lseek_r>
 8005714:	89a3      	ldrh	r3, [r4, #12]
 8005716:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800571a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800571e:	81a3      	strh	r3, [r4, #12]
 8005720:	4632      	mov	r2, r6
 8005722:	463b      	mov	r3, r7
 8005724:	4628      	mov	r0, r5
 8005726:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800572a:	f000 b857 	b.w	80057dc <_write_r>

0800572e <__sseek>:
 800572e:	b510      	push	{r4, lr}
 8005730:	460c      	mov	r4, r1
 8005732:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005736:	f000 f82d 	bl	8005794 <_lseek_r>
 800573a:	1c43      	adds	r3, r0, #1
 800573c:	89a3      	ldrh	r3, [r4, #12]
 800573e:	bf15      	itete	ne
 8005740:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005742:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005746:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800574a:	81a3      	strheq	r3, [r4, #12]
 800574c:	bf18      	it	ne
 800574e:	81a3      	strhne	r3, [r4, #12]
 8005750:	bd10      	pop	{r4, pc}

08005752 <__sclose>:
 8005752:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005756:	f000 b80d 	b.w	8005774 <_close_r>

0800575a <memset>:
 800575a:	4402      	add	r2, r0
 800575c:	4603      	mov	r3, r0
 800575e:	4293      	cmp	r3, r2
 8005760:	d100      	bne.n	8005764 <memset+0xa>
 8005762:	4770      	bx	lr
 8005764:	f803 1b01 	strb.w	r1, [r3], #1
 8005768:	e7f9      	b.n	800575e <memset+0x4>
	...

0800576c <_localeconv_r>:
 800576c:	4800      	ldr	r0, [pc, #0]	@ (8005770 <_localeconv_r+0x4>)
 800576e:	4770      	bx	lr
 8005770:	20000158 	.word	0x20000158

08005774 <_close_r>:
 8005774:	b538      	push	{r3, r4, r5, lr}
 8005776:	4d06      	ldr	r5, [pc, #24]	@ (8005790 <_close_r+0x1c>)
 8005778:	2300      	movs	r3, #0
 800577a:	4604      	mov	r4, r0
 800577c:	4608      	mov	r0, r1
 800577e:	602b      	str	r3, [r5, #0]
 8005780:	f7fc fe84 	bl	800248c <_close>
 8005784:	1c43      	adds	r3, r0, #1
 8005786:	d102      	bne.n	800578e <_close_r+0x1a>
 8005788:	682b      	ldr	r3, [r5, #0]
 800578a:	b103      	cbz	r3, 800578e <_close_r+0x1a>
 800578c:	6023      	str	r3, [r4, #0]
 800578e:	bd38      	pop	{r3, r4, r5, pc}
 8005790:	20000548 	.word	0x20000548

08005794 <_lseek_r>:
 8005794:	b538      	push	{r3, r4, r5, lr}
 8005796:	4d07      	ldr	r5, [pc, #28]	@ (80057b4 <_lseek_r+0x20>)
 8005798:	4604      	mov	r4, r0
 800579a:	4608      	mov	r0, r1
 800579c:	4611      	mov	r1, r2
 800579e:	2200      	movs	r2, #0
 80057a0:	602a      	str	r2, [r5, #0]
 80057a2:	461a      	mov	r2, r3
 80057a4:	f7fc fe99 	bl	80024da <_lseek>
 80057a8:	1c43      	adds	r3, r0, #1
 80057aa:	d102      	bne.n	80057b2 <_lseek_r+0x1e>
 80057ac:	682b      	ldr	r3, [r5, #0]
 80057ae:	b103      	cbz	r3, 80057b2 <_lseek_r+0x1e>
 80057b0:	6023      	str	r3, [r4, #0]
 80057b2:	bd38      	pop	{r3, r4, r5, pc}
 80057b4:	20000548 	.word	0x20000548

080057b8 <_read_r>:
 80057b8:	b538      	push	{r3, r4, r5, lr}
 80057ba:	4d07      	ldr	r5, [pc, #28]	@ (80057d8 <_read_r+0x20>)
 80057bc:	4604      	mov	r4, r0
 80057be:	4608      	mov	r0, r1
 80057c0:	4611      	mov	r1, r2
 80057c2:	2200      	movs	r2, #0
 80057c4:	602a      	str	r2, [r5, #0]
 80057c6:	461a      	mov	r2, r3
 80057c8:	f7fc fe27 	bl	800241a <_read>
 80057cc:	1c43      	adds	r3, r0, #1
 80057ce:	d102      	bne.n	80057d6 <_read_r+0x1e>
 80057d0:	682b      	ldr	r3, [r5, #0]
 80057d2:	b103      	cbz	r3, 80057d6 <_read_r+0x1e>
 80057d4:	6023      	str	r3, [r4, #0]
 80057d6:	bd38      	pop	{r3, r4, r5, pc}
 80057d8:	20000548 	.word	0x20000548

080057dc <_write_r>:
 80057dc:	b538      	push	{r3, r4, r5, lr}
 80057de:	4d07      	ldr	r5, [pc, #28]	@ (80057fc <_write_r+0x20>)
 80057e0:	4604      	mov	r4, r0
 80057e2:	4608      	mov	r0, r1
 80057e4:	4611      	mov	r1, r2
 80057e6:	2200      	movs	r2, #0
 80057e8:	602a      	str	r2, [r5, #0]
 80057ea:	461a      	mov	r2, r3
 80057ec:	f7fc fe32 	bl	8002454 <_write>
 80057f0:	1c43      	adds	r3, r0, #1
 80057f2:	d102      	bne.n	80057fa <_write_r+0x1e>
 80057f4:	682b      	ldr	r3, [r5, #0]
 80057f6:	b103      	cbz	r3, 80057fa <_write_r+0x1e>
 80057f8:	6023      	str	r3, [r4, #0]
 80057fa:	bd38      	pop	{r3, r4, r5, pc}
 80057fc:	20000548 	.word	0x20000548

08005800 <__errno>:
 8005800:	4b01      	ldr	r3, [pc, #4]	@ (8005808 <__errno+0x8>)
 8005802:	6818      	ldr	r0, [r3, #0]
 8005804:	4770      	bx	lr
 8005806:	bf00      	nop
 8005808:	20000018 	.word	0x20000018

0800580c <__libc_init_array>:
 800580c:	b570      	push	{r4, r5, r6, lr}
 800580e:	4d0d      	ldr	r5, [pc, #52]	@ (8005844 <__libc_init_array+0x38>)
 8005810:	4c0d      	ldr	r4, [pc, #52]	@ (8005848 <__libc_init_array+0x3c>)
 8005812:	1b64      	subs	r4, r4, r5
 8005814:	10a4      	asrs	r4, r4, #2
 8005816:	2600      	movs	r6, #0
 8005818:	42a6      	cmp	r6, r4
 800581a:	d109      	bne.n	8005830 <__libc_init_array+0x24>
 800581c:	4d0b      	ldr	r5, [pc, #44]	@ (800584c <__libc_init_array+0x40>)
 800581e:	4c0c      	ldr	r4, [pc, #48]	@ (8005850 <__libc_init_array+0x44>)
 8005820:	f005 faa2 	bl	800ad68 <_init>
 8005824:	1b64      	subs	r4, r4, r5
 8005826:	10a4      	asrs	r4, r4, #2
 8005828:	2600      	movs	r6, #0
 800582a:	42a6      	cmp	r6, r4
 800582c:	d105      	bne.n	800583a <__libc_init_array+0x2e>
 800582e:	bd70      	pop	{r4, r5, r6, pc}
 8005830:	f855 3b04 	ldr.w	r3, [r5], #4
 8005834:	4798      	blx	r3
 8005836:	3601      	adds	r6, #1
 8005838:	e7ee      	b.n	8005818 <__libc_init_array+0xc>
 800583a:	f855 3b04 	ldr.w	r3, [r5], #4
 800583e:	4798      	blx	r3
 8005840:	3601      	adds	r6, #1
 8005842:	e7f2      	b.n	800582a <__libc_init_array+0x1e>
 8005844:	0800b440 	.word	0x0800b440
 8005848:	0800b440 	.word	0x0800b440
 800584c:	0800b440 	.word	0x0800b440
 8005850:	0800b444 	.word	0x0800b444

08005854 <__retarget_lock_init_recursive>:
 8005854:	4770      	bx	lr

08005856 <__retarget_lock_acquire_recursive>:
 8005856:	4770      	bx	lr

08005858 <__retarget_lock_release_recursive>:
 8005858:	4770      	bx	lr
	...

0800585c <nanf>:
 800585c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8005864 <nanf+0x8>
 8005860:	4770      	bx	lr
 8005862:	bf00      	nop
 8005864:	7fc00000 	.word	0x7fc00000

08005868 <quorem>:
 8005868:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800586c:	6903      	ldr	r3, [r0, #16]
 800586e:	690c      	ldr	r4, [r1, #16]
 8005870:	42a3      	cmp	r3, r4
 8005872:	4607      	mov	r7, r0
 8005874:	db7e      	blt.n	8005974 <quorem+0x10c>
 8005876:	3c01      	subs	r4, #1
 8005878:	f101 0814 	add.w	r8, r1, #20
 800587c:	00a3      	lsls	r3, r4, #2
 800587e:	f100 0514 	add.w	r5, r0, #20
 8005882:	9300      	str	r3, [sp, #0]
 8005884:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005888:	9301      	str	r3, [sp, #4]
 800588a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800588e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005892:	3301      	adds	r3, #1
 8005894:	429a      	cmp	r2, r3
 8005896:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800589a:	fbb2 f6f3 	udiv	r6, r2, r3
 800589e:	d32e      	bcc.n	80058fe <quorem+0x96>
 80058a0:	f04f 0a00 	mov.w	sl, #0
 80058a4:	46c4      	mov	ip, r8
 80058a6:	46ae      	mov	lr, r5
 80058a8:	46d3      	mov	fp, sl
 80058aa:	f85c 3b04 	ldr.w	r3, [ip], #4
 80058ae:	b298      	uxth	r0, r3
 80058b0:	fb06 a000 	mla	r0, r6, r0, sl
 80058b4:	0c02      	lsrs	r2, r0, #16
 80058b6:	0c1b      	lsrs	r3, r3, #16
 80058b8:	fb06 2303 	mla	r3, r6, r3, r2
 80058bc:	f8de 2000 	ldr.w	r2, [lr]
 80058c0:	b280      	uxth	r0, r0
 80058c2:	b292      	uxth	r2, r2
 80058c4:	1a12      	subs	r2, r2, r0
 80058c6:	445a      	add	r2, fp
 80058c8:	f8de 0000 	ldr.w	r0, [lr]
 80058cc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80058d0:	b29b      	uxth	r3, r3
 80058d2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80058d6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80058da:	b292      	uxth	r2, r2
 80058dc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80058e0:	45e1      	cmp	r9, ip
 80058e2:	f84e 2b04 	str.w	r2, [lr], #4
 80058e6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80058ea:	d2de      	bcs.n	80058aa <quorem+0x42>
 80058ec:	9b00      	ldr	r3, [sp, #0]
 80058ee:	58eb      	ldr	r3, [r5, r3]
 80058f0:	b92b      	cbnz	r3, 80058fe <quorem+0x96>
 80058f2:	9b01      	ldr	r3, [sp, #4]
 80058f4:	3b04      	subs	r3, #4
 80058f6:	429d      	cmp	r5, r3
 80058f8:	461a      	mov	r2, r3
 80058fa:	d32f      	bcc.n	800595c <quorem+0xf4>
 80058fc:	613c      	str	r4, [r7, #16]
 80058fe:	4638      	mov	r0, r7
 8005900:	f001 f9c6 	bl	8006c90 <__mcmp>
 8005904:	2800      	cmp	r0, #0
 8005906:	db25      	blt.n	8005954 <quorem+0xec>
 8005908:	4629      	mov	r1, r5
 800590a:	2000      	movs	r0, #0
 800590c:	f858 2b04 	ldr.w	r2, [r8], #4
 8005910:	f8d1 c000 	ldr.w	ip, [r1]
 8005914:	fa1f fe82 	uxth.w	lr, r2
 8005918:	fa1f f38c 	uxth.w	r3, ip
 800591c:	eba3 030e 	sub.w	r3, r3, lr
 8005920:	4403      	add	r3, r0
 8005922:	0c12      	lsrs	r2, r2, #16
 8005924:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005928:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800592c:	b29b      	uxth	r3, r3
 800592e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005932:	45c1      	cmp	r9, r8
 8005934:	f841 3b04 	str.w	r3, [r1], #4
 8005938:	ea4f 4022 	mov.w	r0, r2, asr #16
 800593c:	d2e6      	bcs.n	800590c <quorem+0xa4>
 800593e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005942:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005946:	b922      	cbnz	r2, 8005952 <quorem+0xea>
 8005948:	3b04      	subs	r3, #4
 800594a:	429d      	cmp	r5, r3
 800594c:	461a      	mov	r2, r3
 800594e:	d30b      	bcc.n	8005968 <quorem+0x100>
 8005950:	613c      	str	r4, [r7, #16]
 8005952:	3601      	adds	r6, #1
 8005954:	4630      	mov	r0, r6
 8005956:	b003      	add	sp, #12
 8005958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800595c:	6812      	ldr	r2, [r2, #0]
 800595e:	3b04      	subs	r3, #4
 8005960:	2a00      	cmp	r2, #0
 8005962:	d1cb      	bne.n	80058fc <quorem+0x94>
 8005964:	3c01      	subs	r4, #1
 8005966:	e7c6      	b.n	80058f6 <quorem+0x8e>
 8005968:	6812      	ldr	r2, [r2, #0]
 800596a:	3b04      	subs	r3, #4
 800596c:	2a00      	cmp	r2, #0
 800596e:	d1ef      	bne.n	8005950 <quorem+0xe8>
 8005970:	3c01      	subs	r4, #1
 8005972:	e7ea      	b.n	800594a <quorem+0xe2>
 8005974:	2000      	movs	r0, #0
 8005976:	e7ee      	b.n	8005956 <quorem+0xee>

08005978 <_dtoa_r>:
 8005978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800597c:	69c7      	ldr	r7, [r0, #28]
 800597e:	b097      	sub	sp, #92	@ 0x5c
 8005980:	ed8d 0b04 	vstr	d0, [sp, #16]
 8005984:	ec55 4b10 	vmov	r4, r5, d0
 8005988:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800598a:	9107      	str	r1, [sp, #28]
 800598c:	4681      	mov	r9, r0
 800598e:	920c      	str	r2, [sp, #48]	@ 0x30
 8005990:	9311      	str	r3, [sp, #68]	@ 0x44
 8005992:	b97f      	cbnz	r7, 80059b4 <_dtoa_r+0x3c>
 8005994:	2010      	movs	r0, #16
 8005996:	f000 fe09 	bl	80065ac <malloc>
 800599a:	4602      	mov	r2, r0
 800599c:	f8c9 001c 	str.w	r0, [r9, #28]
 80059a0:	b920      	cbnz	r0, 80059ac <_dtoa_r+0x34>
 80059a2:	4ba9      	ldr	r3, [pc, #676]	@ (8005c48 <_dtoa_r+0x2d0>)
 80059a4:	21ef      	movs	r1, #239	@ 0xef
 80059a6:	48a9      	ldr	r0, [pc, #676]	@ (8005c4c <_dtoa_r+0x2d4>)
 80059a8:	f002 ffce 	bl	8008948 <__assert_func>
 80059ac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80059b0:	6007      	str	r7, [r0, #0]
 80059b2:	60c7      	str	r7, [r0, #12]
 80059b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80059b8:	6819      	ldr	r1, [r3, #0]
 80059ba:	b159      	cbz	r1, 80059d4 <_dtoa_r+0x5c>
 80059bc:	685a      	ldr	r2, [r3, #4]
 80059be:	604a      	str	r2, [r1, #4]
 80059c0:	2301      	movs	r3, #1
 80059c2:	4093      	lsls	r3, r2
 80059c4:	608b      	str	r3, [r1, #8]
 80059c6:	4648      	mov	r0, r9
 80059c8:	f000 fee6 	bl	8006798 <_Bfree>
 80059cc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80059d0:	2200      	movs	r2, #0
 80059d2:	601a      	str	r2, [r3, #0]
 80059d4:	1e2b      	subs	r3, r5, #0
 80059d6:	bfb9      	ittee	lt
 80059d8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80059dc:	9305      	strlt	r3, [sp, #20]
 80059de:	2300      	movge	r3, #0
 80059e0:	6033      	strge	r3, [r6, #0]
 80059e2:	9f05      	ldr	r7, [sp, #20]
 80059e4:	4b9a      	ldr	r3, [pc, #616]	@ (8005c50 <_dtoa_r+0x2d8>)
 80059e6:	bfbc      	itt	lt
 80059e8:	2201      	movlt	r2, #1
 80059ea:	6032      	strlt	r2, [r6, #0]
 80059ec:	43bb      	bics	r3, r7
 80059ee:	d112      	bne.n	8005a16 <_dtoa_r+0x9e>
 80059f0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80059f2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80059f6:	6013      	str	r3, [r2, #0]
 80059f8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80059fc:	4323      	orrs	r3, r4
 80059fe:	f000 855a 	beq.w	80064b6 <_dtoa_r+0xb3e>
 8005a02:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005a04:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8005c64 <_dtoa_r+0x2ec>
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	f000 855c 	beq.w	80064c6 <_dtoa_r+0xb4e>
 8005a0e:	f10a 0303 	add.w	r3, sl, #3
 8005a12:	f000 bd56 	b.w	80064c2 <_dtoa_r+0xb4a>
 8005a16:	ed9d 7b04 	vldr	d7, [sp, #16]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	ec51 0b17 	vmov	r0, r1, d7
 8005a20:	2300      	movs	r3, #0
 8005a22:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8005a26:	f7fb f857 	bl	8000ad8 <__aeabi_dcmpeq>
 8005a2a:	4680      	mov	r8, r0
 8005a2c:	b158      	cbz	r0, 8005a46 <_dtoa_r+0xce>
 8005a2e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005a30:	2301      	movs	r3, #1
 8005a32:	6013      	str	r3, [r2, #0]
 8005a34:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005a36:	b113      	cbz	r3, 8005a3e <_dtoa_r+0xc6>
 8005a38:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005a3a:	4b86      	ldr	r3, [pc, #536]	@ (8005c54 <_dtoa_r+0x2dc>)
 8005a3c:	6013      	str	r3, [r2, #0]
 8005a3e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8005c68 <_dtoa_r+0x2f0>
 8005a42:	f000 bd40 	b.w	80064c6 <_dtoa_r+0xb4e>
 8005a46:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8005a4a:	aa14      	add	r2, sp, #80	@ 0x50
 8005a4c:	a915      	add	r1, sp, #84	@ 0x54
 8005a4e:	4648      	mov	r0, r9
 8005a50:	f001 fa3e 	bl	8006ed0 <__d2b>
 8005a54:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005a58:	9002      	str	r0, [sp, #8]
 8005a5a:	2e00      	cmp	r6, #0
 8005a5c:	d078      	beq.n	8005b50 <_dtoa_r+0x1d8>
 8005a5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005a60:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8005a64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005a68:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005a6c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005a70:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005a74:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005a78:	4619      	mov	r1, r3
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	4b76      	ldr	r3, [pc, #472]	@ (8005c58 <_dtoa_r+0x2e0>)
 8005a7e:	f7fa fc0b 	bl	8000298 <__aeabi_dsub>
 8005a82:	a36b      	add	r3, pc, #428	@ (adr r3, 8005c30 <_dtoa_r+0x2b8>)
 8005a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a88:	f7fa fdbe 	bl	8000608 <__aeabi_dmul>
 8005a8c:	a36a      	add	r3, pc, #424	@ (adr r3, 8005c38 <_dtoa_r+0x2c0>)
 8005a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a92:	f7fa fc03 	bl	800029c <__adddf3>
 8005a96:	4604      	mov	r4, r0
 8005a98:	4630      	mov	r0, r6
 8005a9a:	460d      	mov	r5, r1
 8005a9c:	f7fa fd4a 	bl	8000534 <__aeabi_i2d>
 8005aa0:	a367      	add	r3, pc, #412	@ (adr r3, 8005c40 <_dtoa_r+0x2c8>)
 8005aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aa6:	f7fa fdaf 	bl	8000608 <__aeabi_dmul>
 8005aaa:	4602      	mov	r2, r0
 8005aac:	460b      	mov	r3, r1
 8005aae:	4620      	mov	r0, r4
 8005ab0:	4629      	mov	r1, r5
 8005ab2:	f7fa fbf3 	bl	800029c <__adddf3>
 8005ab6:	4604      	mov	r4, r0
 8005ab8:	460d      	mov	r5, r1
 8005aba:	f7fb f855 	bl	8000b68 <__aeabi_d2iz>
 8005abe:	2200      	movs	r2, #0
 8005ac0:	4607      	mov	r7, r0
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	4620      	mov	r0, r4
 8005ac6:	4629      	mov	r1, r5
 8005ac8:	f7fb f810 	bl	8000aec <__aeabi_dcmplt>
 8005acc:	b140      	cbz	r0, 8005ae0 <_dtoa_r+0x168>
 8005ace:	4638      	mov	r0, r7
 8005ad0:	f7fa fd30 	bl	8000534 <__aeabi_i2d>
 8005ad4:	4622      	mov	r2, r4
 8005ad6:	462b      	mov	r3, r5
 8005ad8:	f7fa fffe 	bl	8000ad8 <__aeabi_dcmpeq>
 8005adc:	b900      	cbnz	r0, 8005ae0 <_dtoa_r+0x168>
 8005ade:	3f01      	subs	r7, #1
 8005ae0:	2f16      	cmp	r7, #22
 8005ae2:	d852      	bhi.n	8005b8a <_dtoa_r+0x212>
 8005ae4:	4b5d      	ldr	r3, [pc, #372]	@ (8005c5c <_dtoa_r+0x2e4>)
 8005ae6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005af2:	f7fa fffb 	bl	8000aec <__aeabi_dcmplt>
 8005af6:	2800      	cmp	r0, #0
 8005af8:	d049      	beq.n	8005b8e <_dtoa_r+0x216>
 8005afa:	3f01      	subs	r7, #1
 8005afc:	2300      	movs	r3, #0
 8005afe:	9310      	str	r3, [sp, #64]	@ 0x40
 8005b00:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005b02:	1b9b      	subs	r3, r3, r6
 8005b04:	1e5a      	subs	r2, r3, #1
 8005b06:	bf45      	ittet	mi
 8005b08:	f1c3 0301 	rsbmi	r3, r3, #1
 8005b0c:	9300      	strmi	r3, [sp, #0]
 8005b0e:	2300      	movpl	r3, #0
 8005b10:	2300      	movmi	r3, #0
 8005b12:	9206      	str	r2, [sp, #24]
 8005b14:	bf54      	ite	pl
 8005b16:	9300      	strpl	r3, [sp, #0]
 8005b18:	9306      	strmi	r3, [sp, #24]
 8005b1a:	2f00      	cmp	r7, #0
 8005b1c:	db39      	blt.n	8005b92 <_dtoa_r+0x21a>
 8005b1e:	9b06      	ldr	r3, [sp, #24]
 8005b20:	970d      	str	r7, [sp, #52]	@ 0x34
 8005b22:	443b      	add	r3, r7
 8005b24:	9306      	str	r3, [sp, #24]
 8005b26:	2300      	movs	r3, #0
 8005b28:	9308      	str	r3, [sp, #32]
 8005b2a:	9b07      	ldr	r3, [sp, #28]
 8005b2c:	2b09      	cmp	r3, #9
 8005b2e:	d863      	bhi.n	8005bf8 <_dtoa_r+0x280>
 8005b30:	2b05      	cmp	r3, #5
 8005b32:	bfc4      	itt	gt
 8005b34:	3b04      	subgt	r3, #4
 8005b36:	9307      	strgt	r3, [sp, #28]
 8005b38:	9b07      	ldr	r3, [sp, #28]
 8005b3a:	f1a3 0302 	sub.w	r3, r3, #2
 8005b3e:	bfcc      	ite	gt
 8005b40:	2400      	movgt	r4, #0
 8005b42:	2401      	movle	r4, #1
 8005b44:	2b03      	cmp	r3, #3
 8005b46:	d863      	bhi.n	8005c10 <_dtoa_r+0x298>
 8005b48:	e8df f003 	tbb	[pc, r3]
 8005b4c:	2b375452 	.word	0x2b375452
 8005b50:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005b54:	441e      	add	r6, r3
 8005b56:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005b5a:	2b20      	cmp	r3, #32
 8005b5c:	bfc1      	itttt	gt
 8005b5e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005b62:	409f      	lslgt	r7, r3
 8005b64:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005b68:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005b6c:	bfd6      	itet	le
 8005b6e:	f1c3 0320 	rsble	r3, r3, #32
 8005b72:	ea47 0003 	orrgt.w	r0, r7, r3
 8005b76:	fa04 f003 	lslle.w	r0, r4, r3
 8005b7a:	f7fa fccb 	bl	8000514 <__aeabi_ui2d>
 8005b7e:	2201      	movs	r2, #1
 8005b80:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005b84:	3e01      	subs	r6, #1
 8005b86:	9212      	str	r2, [sp, #72]	@ 0x48
 8005b88:	e776      	b.n	8005a78 <_dtoa_r+0x100>
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	e7b7      	b.n	8005afe <_dtoa_r+0x186>
 8005b8e:	9010      	str	r0, [sp, #64]	@ 0x40
 8005b90:	e7b6      	b.n	8005b00 <_dtoa_r+0x188>
 8005b92:	9b00      	ldr	r3, [sp, #0]
 8005b94:	1bdb      	subs	r3, r3, r7
 8005b96:	9300      	str	r3, [sp, #0]
 8005b98:	427b      	negs	r3, r7
 8005b9a:	9308      	str	r3, [sp, #32]
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	930d      	str	r3, [sp, #52]	@ 0x34
 8005ba0:	e7c3      	b.n	8005b2a <_dtoa_r+0x1b2>
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ba6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005ba8:	eb07 0b03 	add.w	fp, r7, r3
 8005bac:	f10b 0301 	add.w	r3, fp, #1
 8005bb0:	2b01      	cmp	r3, #1
 8005bb2:	9303      	str	r3, [sp, #12]
 8005bb4:	bfb8      	it	lt
 8005bb6:	2301      	movlt	r3, #1
 8005bb8:	e006      	b.n	8005bc8 <_dtoa_r+0x250>
 8005bba:	2301      	movs	r3, #1
 8005bbc:	9309      	str	r3, [sp, #36]	@ 0x24
 8005bbe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	dd28      	ble.n	8005c16 <_dtoa_r+0x29e>
 8005bc4:	469b      	mov	fp, r3
 8005bc6:	9303      	str	r3, [sp, #12]
 8005bc8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005bcc:	2100      	movs	r1, #0
 8005bce:	2204      	movs	r2, #4
 8005bd0:	f102 0514 	add.w	r5, r2, #20
 8005bd4:	429d      	cmp	r5, r3
 8005bd6:	d926      	bls.n	8005c26 <_dtoa_r+0x2ae>
 8005bd8:	6041      	str	r1, [r0, #4]
 8005bda:	4648      	mov	r0, r9
 8005bdc:	f000 fd9c 	bl	8006718 <_Balloc>
 8005be0:	4682      	mov	sl, r0
 8005be2:	2800      	cmp	r0, #0
 8005be4:	d142      	bne.n	8005c6c <_dtoa_r+0x2f4>
 8005be6:	4b1e      	ldr	r3, [pc, #120]	@ (8005c60 <_dtoa_r+0x2e8>)
 8005be8:	4602      	mov	r2, r0
 8005bea:	f240 11af 	movw	r1, #431	@ 0x1af
 8005bee:	e6da      	b.n	80059a6 <_dtoa_r+0x2e>
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	e7e3      	b.n	8005bbc <_dtoa_r+0x244>
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	e7d5      	b.n	8005ba4 <_dtoa_r+0x22c>
 8005bf8:	2401      	movs	r4, #1
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	9307      	str	r3, [sp, #28]
 8005bfe:	9409      	str	r4, [sp, #36]	@ 0x24
 8005c00:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8005c04:	2200      	movs	r2, #0
 8005c06:	f8cd b00c 	str.w	fp, [sp, #12]
 8005c0a:	2312      	movs	r3, #18
 8005c0c:	920c      	str	r2, [sp, #48]	@ 0x30
 8005c0e:	e7db      	b.n	8005bc8 <_dtoa_r+0x250>
 8005c10:	2301      	movs	r3, #1
 8005c12:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c14:	e7f4      	b.n	8005c00 <_dtoa_r+0x288>
 8005c16:	f04f 0b01 	mov.w	fp, #1
 8005c1a:	f8cd b00c 	str.w	fp, [sp, #12]
 8005c1e:	465b      	mov	r3, fp
 8005c20:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8005c24:	e7d0      	b.n	8005bc8 <_dtoa_r+0x250>
 8005c26:	3101      	adds	r1, #1
 8005c28:	0052      	lsls	r2, r2, #1
 8005c2a:	e7d1      	b.n	8005bd0 <_dtoa_r+0x258>
 8005c2c:	f3af 8000 	nop.w
 8005c30:	636f4361 	.word	0x636f4361
 8005c34:	3fd287a7 	.word	0x3fd287a7
 8005c38:	8b60c8b3 	.word	0x8b60c8b3
 8005c3c:	3fc68a28 	.word	0x3fc68a28
 8005c40:	509f79fb 	.word	0x509f79fb
 8005c44:	3fd34413 	.word	0x3fd34413
 8005c48:	0800ae28 	.word	0x0800ae28
 8005c4c:	0800ae3f 	.word	0x0800ae3f
 8005c50:	7ff00000 	.word	0x7ff00000
 8005c54:	0800af2b 	.word	0x0800af2b
 8005c58:	3ff80000 	.word	0x3ff80000
 8005c5c:	0800b008 	.word	0x0800b008
 8005c60:	0800ae97 	.word	0x0800ae97
 8005c64:	0800ae24 	.word	0x0800ae24
 8005c68:	0800af2a 	.word	0x0800af2a
 8005c6c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005c70:	6018      	str	r0, [r3, #0]
 8005c72:	9b03      	ldr	r3, [sp, #12]
 8005c74:	2b0e      	cmp	r3, #14
 8005c76:	f200 80a1 	bhi.w	8005dbc <_dtoa_r+0x444>
 8005c7a:	2c00      	cmp	r4, #0
 8005c7c:	f000 809e 	beq.w	8005dbc <_dtoa_r+0x444>
 8005c80:	2f00      	cmp	r7, #0
 8005c82:	dd33      	ble.n	8005cec <_dtoa_r+0x374>
 8005c84:	4b9c      	ldr	r3, [pc, #624]	@ (8005ef8 <_dtoa_r+0x580>)
 8005c86:	f007 020f 	and.w	r2, r7, #15
 8005c8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005c8e:	ed93 7b00 	vldr	d7, [r3]
 8005c92:	05f8      	lsls	r0, r7, #23
 8005c94:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8005c98:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005c9c:	d516      	bpl.n	8005ccc <_dtoa_r+0x354>
 8005c9e:	4b97      	ldr	r3, [pc, #604]	@ (8005efc <_dtoa_r+0x584>)
 8005ca0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005ca4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005ca8:	f7fa fdd8 	bl	800085c <__aeabi_ddiv>
 8005cac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005cb0:	f004 040f 	and.w	r4, r4, #15
 8005cb4:	2603      	movs	r6, #3
 8005cb6:	4d91      	ldr	r5, [pc, #580]	@ (8005efc <_dtoa_r+0x584>)
 8005cb8:	b954      	cbnz	r4, 8005cd0 <_dtoa_r+0x358>
 8005cba:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005cbe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005cc2:	f7fa fdcb 	bl	800085c <__aeabi_ddiv>
 8005cc6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005cca:	e028      	b.n	8005d1e <_dtoa_r+0x3a6>
 8005ccc:	2602      	movs	r6, #2
 8005cce:	e7f2      	b.n	8005cb6 <_dtoa_r+0x33e>
 8005cd0:	07e1      	lsls	r1, r4, #31
 8005cd2:	d508      	bpl.n	8005ce6 <_dtoa_r+0x36e>
 8005cd4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005cd8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005cdc:	f7fa fc94 	bl	8000608 <__aeabi_dmul>
 8005ce0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005ce4:	3601      	adds	r6, #1
 8005ce6:	1064      	asrs	r4, r4, #1
 8005ce8:	3508      	adds	r5, #8
 8005cea:	e7e5      	b.n	8005cb8 <_dtoa_r+0x340>
 8005cec:	f000 80af 	beq.w	8005e4e <_dtoa_r+0x4d6>
 8005cf0:	427c      	negs	r4, r7
 8005cf2:	4b81      	ldr	r3, [pc, #516]	@ (8005ef8 <_dtoa_r+0x580>)
 8005cf4:	4d81      	ldr	r5, [pc, #516]	@ (8005efc <_dtoa_r+0x584>)
 8005cf6:	f004 020f 	and.w	r2, r4, #15
 8005cfa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d02:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005d06:	f7fa fc7f 	bl	8000608 <__aeabi_dmul>
 8005d0a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005d0e:	1124      	asrs	r4, r4, #4
 8005d10:	2300      	movs	r3, #0
 8005d12:	2602      	movs	r6, #2
 8005d14:	2c00      	cmp	r4, #0
 8005d16:	f040 808f 	bne.w	8005e38 <_dtoa_r+0x4c0>
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d1d3      	bne.n	8005cc6 <_dtoa_r+0x34e>
 8005d1e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005d20:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	f000 8094 	beq.w	8005e52 <_dtoa_r+0x4da>
 8005d2a:	4b75      	ldr	r3, [pc, #468]	@ (8005f00 <_dtoa_r+0x588>)
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	4620      	mov	r0, r4
 8005d30:	4629      	mov	r1, r5
 8005d32:	f7fa fedb 	bl	8000aec <__aeabi_dcmplt>
 8005d36:	2800      	cmp	r0, #0
 8005d38:	f000 808b 	beq.w	8005e52 <_dtoa_r+0x4da>
 8005d3c:	9b03      	ldr	r3, [sp, #12]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	f000 8087 	beq.w	8005e52 <_dtoa_r+0x4da>
 8005d44:	f1bb 0f00 	cmp.w	fp, #0
 8005d48:	dd34      	ble.n	8005db4 <_dtoa_r+0x43c>
 8005d4a:	4620      	mov	r0, r4
 8005d4c:	4b6d      	ldr	r3, [pc, #436]	@ (8005f04 <_dtoa_r+0x58c>)
 8005d4e:	2200      	movs	r2, #0
 8005d50:	4629      	mov	r1, r5
 8005d52:	f7fa fc59 	bl	8000608 <__aeabi_dmul>
 8005d56:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005d5a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8005d5e:	3601      	adds	r6, #1
 8005d60:	465c      	mov	r4, fp
 8005d62:	4630      	mov	r0, r6
 8005d64:	f7fa fbe6 	bl	8000534 <__aeabi_i2d>
 8005d68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d6c:	f7fa fc4c 	bl	8000608 <__aeabi_dmul>
 8005d70:	4b65      	ldr	r3, [pc, #404]	@ (8005f08 <_dtoa_r+0x590>)
 8005d72:	2200      	movs	r2, #0
 8005d74:	f7fa fa92 	bl	800029c <__adddf3>
 8005d78:	4605      	mov	r5, r0
 8005d7a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005d7e:	2c00      	cmp	r4, #0
 8005d80:	d16a      	bne.n	8005e58 <_dtoa_r+0x4e0>
 8005d82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005d86:	4b61      	ldr	r3, [pc, #388]	@ (8005f0c <_dtoa_r+0x594>)
 8005d88:	2200      	movs	r2, #0
 8005d8a:	f7fa fa85 	bl	8000298 <__aeabi_dsub>
 8005d8e:	4602      	mov	r2, r0
 8005d90:	460b      	mov	r3, r1
 8005d92:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005d96:	462a      	mov	r2, r5
 8005d98:	4633      	mov	r3, r6
 8005d9a:	f7fa fec5 	bl	8000b28 <__aeabi_dcmpgt>
 8005d9e:	2800      	cmp	r0, #0
 8005da0:	f040 8298 	bne.w	80062d4 <_dtoa_r+0x95c>
 8005da4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005da8:	462a      	mov	r2, r5
 8005daa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005dae:	f7fa fe9d 	bl	8000aec <__aeabi_dcmplt>
 8005db2:	bb38      	cbnz	r0, 8005e04 <_dtoa_r+0x48c>
 8005db4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8005db8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005dbc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	f2c0 8157 	blt.w	8006072 <_dtoa_r+0x6fa>
 8005dc4:	2f0e      	cmp	r7, #14
 8005dc6:	f300 8154 	bgt.w	8006072 <_dtoa_r+0x6fa>
 8005dca:	4b4b      	ldr	r3, [pc, #300]	@ (8005ef8 <_dtoa_r+0x580>)
 8005dcc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005dd0:	ed93 7b00 	vldr	d7, [r3]
 8005dd4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	ed8d 7b00 	vstr	d7, [sp]
 8005ddc:	f280 80e5 	bge.w	8005faa <_dtoa_r+0x632>
 8005de0:	9b03      	ldr	r3, [sp, #12]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	f300 80e1 	bgt.w	8005faa <_dtoa_r+0x632>
 8005de8:	d10c      	bne.n	8005e04 <_dtoa_r+0x48c>
 8005dea:	4b48      	ldr	r3, [pc, #288]	@ (8005f0c <_dtoa_r+0x594>)
 8005dec:	2200      	movs	r2, #0
 8005dee:	ec51 0b17 	vmov	r0, r1, d7
 8005df2:	f7fa fc09 	bl	8000608 <__aeabi_dmul>
 8005df6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005dfa:	f7fa fe8b 	bl	8000b14 <__aeabi_dcmpge>
 8005dfe:	2800      	cmp	r0, #0
 8005e00:	f000 8266 	beq.w	80062d0 <_dtoa_r+0x958>
 8005e04:	2400      	movs	r4, #0
 8005e06:	4625      	mov	r5, r4
 8005e08:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005e0a:	4656      	mov	r6, sl
 8005e0c:	ea6f 0803 	mvn.w	r8, r3
 8005e10:	2700      	movs	r7, #0
 8005e12:	4621      	mov	r1, r4
 8005e14:	4648      	mov	r0, r9
 8005e16:	f000 fcbf 	bl	8006798 <_Bfree>
 8005e1a:	2d00      	cmp	r5, #0
 8005e1c:	f000 80bd 	beq.w	8005f9a <_dtoa_r+0x622>
 8005e20:	b12f      	cbz	r7, 8005e2e <_dtoa_r+0x4b6>
 8005e22:	42af      	cmp	r7, r5
 8005e24:	d003      	beq.n	8005e2e <_dtoa_r+0x4b6>
 8005e26:	4639      	mov	r1, r7
 8005e28:	4648      	mov	r0, r9
 8005e2a:	f000 fcb5 	bl	8006798 <_Bfree>
 8005e2e:	4629      	mov	r1, r5
 8005e30:	4648      	mov	r0, r9
 8005e32:	f000 fcb1 	bl	8006798 <_Bfree>
 8005e36:	e0b0      	b.n	8005f9a <_dtoa_r+0x622>
 8005e38:	07e2      	lsls	r2, r4, #31
 8005e3a:	d505      	bpl.n	8005e48 <_dtoa_r+0x4d0>
 8005e3c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005e40:	f7fa fbe2 	bl	8000608 <__aeabi_dmul>
 8005e44:	3601      	adds	r6, #1
 8005e46:	2301      	movs	r3, #1
 8005e48:	1064      	asrs	r4, r4, #1
 8005e4a:	3508      	adds	r5, #8
 8005e4c:	e762      	b.n	8005d14 <_dtoa_r+0x39c>
 8005e4e:	2602      	movs	r6, #2
 8005e50:	e765      	b.n	8005d1e <_dtoa_r+0x3a6>
 8005e52:	9c03      	ldr	r4, [sp, #12]
 8005e54:	46b8      	mov	r8, r7
 8005e56:	e784      	b.n	8005d62 <_dtoa_r+0x3ea>
 8005e58:	4b27      	ldr	r3, [pc, #156]	@ (8005ef8 <_dtoa_r+0x580>)
 8005e5a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005e5c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005e60:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005e64:	4454      	add	r4, sl
 8005e66:	2900      	cmp	r1, #0
 8005e68:	d054      	beq.n	8005f14 <_dtoa_r+0x59c>
 8005e6a:	4929      	ldr	r1, [pc, #164]	@ (8005f10 <_dtoa_r+0x598>)
 8005e6c:	2000      	movs	r0, #0
 8005e6e:	f7fa fcf5 	bl	800085c <__aeabi_ddiv>
 8005e72:	4633      	mov	r3, r6
 8005e74:	462a      	mov	r2, r5
 8005e76:	f7fa fa0f 	bl	8000298 <__aeabi_dsub>
 8005e7a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005e7e:	4656      	mov	r6, sl
 8005e80:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005e84:	f7fa fe70 	bl	8000b68 <__aeabi_d2iz>
 8005e88:	4605      	mov	r5, r0
 8005e8a:	f7fa fb53 	bl	8000534 <__aeabi_i2d>
 8005e8e:	4602      	mov	r2, r0
 8005e90:	460b      	mov	r3, r1
 8005e92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005e96:	f7fa f9ff 	bl	8000298 <__aeabi_dsub>
 8005e9a:	3530      	adds	r5, #48	@ 0x30
 8005e9c:	4602      	mov	r2, r0
 8005e9e:	460b      	mov	r3, r1
 8005ea0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005ea4:	f806 5b01 	strb.w	r5, [r6], #1
 8005ea8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005eac:	f7fa fe1e 	bl	8000aec <__aeabi_dcmplt>
 8005eb0:	2800      	cmp	r0, #0
 8005eb2:	d172      	bne.n	8005f9a <_dtoa_r+0x622>
 8005eb4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005eb8:	4911      	ldr	r1, [pc, #68]	@ (8005f00 <_dtoa_r+0x588>)
 8005eba:	2000      	movs	r0, #0
 8005ebc:	f7fa f9ec 	bl	8000298 <__aeabi_dsub>
 8005ec0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005ec4:	f7fa fe12 	bl	8000aec <__aeabi_dcmplt>
 8005ec8:	2800      	cmp	r0, #0
 8005eca:	f040 80b4 	bne.w	8006036 <_dtoa_r+0x6be>
 8005ece:	42a6      	cmp	r6, r4
 8005ed0:	f43f af70 	beq.w	8005db4 <_dtoa_r+0x43c>
 8005ed4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005ed8:	4b0a      	ldr	r3, [pc, #40]	@ (8005f04 <_dtoa_r+0x58c>)
 8005eda:	2200      	movs	r2, #0
 8005edc:	f7fa fb94 	bl	8000608 <__aeabi_dmul>
 8005ee0:	4b08      	ldr	r3, [pc, #32]	@ (8005f04 <_dtoa_r+0x58c>)
 8005ee2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005eec:	f7fa fb8c 	bl	8000608 <__aeabi_dmul>
 8005ef0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005ef4:	e7c4      	b.n	8005e80 <_dtoa_r+0x508>
 8005ef6:	bf00      	nop
 8005ef8:	0800b008 	.word	0x0800b008
 8005efc:	0800afe0 	.word	0x0800afe0
 8005f00:	3ff00000 	.word	0x3ff00000
 8005f04:	40240000 	.word	0x40240000
 8005f08:	401c0000 	.word	0x401c0000
 8005f0c:	40140000 	.word	0x40140000
 8005f10:	3fe00000 	.word	0x3fe00000
 8005f14:	4631      	mov	r1, r6
 8005f16:	4628      	mov	r0, r5
 8005f18:	f7fa fb76 	bl	8000608 <__aeabi_dmul>
 8005f1c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005f20:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005f22:	4656      	mov	r6, sl
 8005f24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f28:	f7fa fe1e 	bl	8000b68 <__aeabi_d2iz>
 8005f2c:	4605      	mov	r5, r0
 8005f2e:	f7fa fb01 	bl	8000534 <__aeabi_i2d>
 8005f32:	4602      	mov	r2, r0
 8005f34:	460b      	mov	r3, r1
 8005f36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f3a:	f7fa f9ad 	bl	8000298 <__aeabi_dsub>
 8005f3e:	3530      	adds	r5, #48	@ 0x30
 8005f40:	f806 5b01 	strb.w	r5, [r6], #1
 8005f44:	4602      	mov	r2, r0
 8005f46:	460b      	mov	r3, r1
 8005f48:	42a6      	cmp	r6, r4
 8005f4a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005f4e:	f04f 0200 	mov.w	r2, #0
 8005f52:	d124      	bne.n	8005f9e <_dtoa_r+0x626>
 8005f54:	4baf      	ldr	r3, [pc, #700]	@ (8006214 <_dtoa_r+0x89c>)
 8005f56:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005f5a:	f7fa f99f 	bl	800029c <__adddf3>
 8005f5e:	4602      	mov	r2, r0
 8005f60:	460b      	mov	r3, r1
 8005f62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f66:	f7fa fddf 	bl	8000b28 <__aeabi_dcmpgt>
 8005f6a:	2800      	cmp	r0, #0
 8005f6c:	d163      	bne.n	8006036 <_dtoa_r+0x6be>
 8005f6e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005f72:	49a8      	ldr	r1, [pc, #672]	@ (8006214 <_dtoa_r+0x89c>)
 8005f74:	2000      	movs	r0, #0
 8005f76:	f7fa f98f 	bl	8000298 <__aeabi_dsub>
 8005f7a:	4602      	mov	r2, r0
 8005f7c:	460b      	mov	r3, r1
 8005f7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f82:	f7fa fdb3 	bl	8000aec <__aeabi_dcmplt>
 8005f86:	2800      	cmp	r0, #0
 8005f88:	f43f af14 	beq.w	8005db4 <_dtoa_r+0x43c>
 8005f8c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005f8e:	1e73      	subs	r3, r6, #1
 8005f90:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005f92:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005f96:	2b30      	cmp	r3, #48	@ 0x30
 8005f98:	d0f8      	beq.n	8005f8c <_dtoa_r+0x614>
 8005f9a:	4647      	mov	r7, r8
 8005f9c:	e03b      	b.n	8006016 <_dtoa_r+0x69e>
 8005f9e:	4b9e      	ldr	r3, [pc, #632]	@ (8006218 <_dtoa_r+0x8a0>)
 8005fa0:	f7fa fb32 	bl	8000608 <__aeabi_dmul>
 8005fa4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005fa8:	e7bc      	b.n	8005f24 <_dtoa_r+0x5ac>
 8005faa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005fae:	4656      	mov	r6, sl
 8005fb0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005fb4:	4620      	mov	r0, r4
 8005fb6:	4629      	mov	r1, r5
 8005fb8:	f7fa fc50 	bl	800085c <__aeabi_ddiv>
 8005fbc:	f7fa fdd4 	bl	8000b68 <__aeabi_d2iz>
 8005fc0:	4680      	mov	r8, r0
 8005fc2:	f7fa fab7 	bl	8000534 <__aeabi_i2d>
 8005fc6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005fca:	f7fa fb1d 	bl	8000608 <__aeabi_dmul>
 8005fce:	4602      	mov	r2, r0
 8005fd0:	460b      	mov	r3, r1
 8005fd2:	4620      	mov	r0, r4
 8005fd4:	4629      	mov	r1, r5
 8005fd6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005fda:	f7fa f95d 	bl	8000298 <__aeabi_dsub>
 8005fde:	f806 4b01 	strb.w	r4, [r6], #1
 8005fe2:	9d03      	ldr	r5, [sp, #12]
 8005fe4:	eba6 040a 	sub.w	r4, r6, sl
 8005fe8:	42a5      	cmp	r5, r4
 8005fea:	4602      	mov	r2, r0
 8005fec:	460b      	mov	r3, r1
 8005fee:	d133      	bne.n	8006058 <_dtoa_r+0x6e0>
 8005ff0:	f7fa f954 	bl	800029c <__adddf3>
 8005ff4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005ff8:	4604      	mov	r4, r0
 8005ffa:	460d      	mov	r5, r1
 8005ffc:	f7fa fd94 	bl	8000b28 <__aeabi_dcmpgt>
 8006000:	b9c0      	cbnz	r0, 8006034 <_dtoa_r+0x6bc>
 8006002:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006006:	4620      	mov	r0, r4
 8006008:	4629      	mov	r1, r5
 800600a:	f7fa fd65 	bl	8000ad8 <__aeabi_dcmpeq>
 800600e:	b110      	cbz	r0, 8006016 <_dtoa_r+0x69e>
 8006010:	f018 0f01 	tst.w	r8, #1
 8006014:	d10e      	bne.n	8006034 <_dtoa_r+0x6bc>
 8006016:	9902      	ldr	r1, [sp, #8]
 8006018:	4648      	mov	r0, r9
 800601a:	f000 fbbd 	bl	8006798 <_Bfree>
 800601e:	2300      	movs	r3, #0
 8006020:	7033      	strb	r3, [r6, #0]
 8006022:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006024:	3701      	adds	r7, #1
 8006026:	601f      	str	r7, [r3, #0]
 8006028:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800602a:	2b00      	cmp	r3, #0
 800602c:	f000 824b 	beq.w	80064c6 <_dtoa_r+0xb4e>
 8006030:	601e      	str	r6, [r3, #0]
 8006032:	e248      	b.n	80064c6 <_dtoa_r+0xb4e>
 8006034:	46b8      	mov	r8, r7
 8006036:	4633      	mov	r3, r6
 8006038:	461e      	mov	r6, r3
 800603a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800603e:	2a39      	cmp	r2, #57	@ 0x39
 8006040:	d106      	bne.n	8006050 <_dtoa_r+0x6d8>
 8006042:	459a      	cmp	sl, r3
 8006044:	d1f8      	bne.n	8006038 <_dtoa_r+0x6c0>
 8006046:	2230      	movs	r2, #48	@ 0x30
 8006048:	f108 0801 	add.w	r8, r8, #1
 800604c:	f88a 2000 	strb.w	r2, [sl]
 8006050:	781a      	ldrb	r2, [r3, #0]
 8006052:	3201      	adds	r2, #1
 8006054:	701a      	strb	r2, [r3, #0]
 8006056:	e7a0      	b.n	8005f9a <_dtoa_r+0x622>
 8006058:	4b6f      	ldr	r3, [pc, #444]	@ (8006218 <_dtoa_r+0x8a0>)
 800605a:	2200      	movs	r2, #0
 800605c:	f7fa fad4 	bl	8000608 <__aeabi_dmul>
 8006060:	2200      	movs	r2, #0
 8006062:	2300      	movs	r3, #0
 8006064:	4604      	mov	r4, r0
 8006066:	460d      	mov	r5, r1
 8006068:	f7fa fd36 	bl	8000ad8 <__aeabi_dcmpeq>
 800606c:	2800      	cmp	r0, #0
 800606e:	d09f      	beq.n	8005fb0 <_dtoa_r+0x638>
 8006070:	e7d1      	b.n	8006016 <_dtoa_r+0x69e>
 8006072:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006074:	2a00      	cmp	r2, #0
 8006076:	f000 80ea 	beq.w	800624e <_dtoa_r+0x8d6>
 800607a:	9a07      	ldr	r2, [sp, #28]
 800607c:	2a01      	cmp	r2, #1
 800607e:	f300 80cd 	bgt.w	800621c <_dtoa_r+0x8a4>
 8006082:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006084:	2a00      	cmp	r2, #0
 8006086:	f000 80c1 	beq.w	800620c <_dtoa_r+0x894>
 800608a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800608e:	9c08      	ldr	r4, [sp, #32]
 8006090:	9e00      	ldr	r6, [sp, #0]
 8006092:	9a00      	ldr	r2, [sp, #0]
 8006094:	441a      	add	r2, r3
 8006096:	9200      	str	r2, [sp, #0]
 8006098:	9a06      	ldr	r2, [sp, #24]
 800609a:	2101      	movs	r1, #1
 800609c:	441a      	add	r2, r3
 800609e:	4648      	mov	r0, r9
 80060a0:	9206      	str	r2, [sp, #24]
 80060a2:	f000 fc77 	bl	8006994 <__i2b>
 80060a6:	4605      	mov	r5, r0
 80060a8:	b166      	cbz	r6, 80060c4 <_dtoa_r+0x74c>
 80060aa:	9b06      	ldr	r3, [sp, #24]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	dd09      	ble.n	80060c4 <_dtoa_r+0x74c>
 80060b0:	42b3      	cmp	r3, r6
 80060b2:	9a00      	ldr	r2, [sp, #0]
 80060b4:	bfa8      	it	ge
 80060b6:	4633      	movge	r3, r6
 80060b8:	1ad2      	subs	r2, r2, r3
 80060ba:	9200      	str	r2, [sp, #0]
 80060bc:	9a06      	ldr	r2, [sp, #24]
 80060be:	1af6      	subs	r6, r6, r3
 80060c0:	1ad3      	subs	r3, r2, r3
 80060c2:	9306      	str	r3, [sp, #24]
 80060c4:	9b08      	ldr	r3, [sp, #32]
 80060c6:	b30b      	cbz	r3, 800610c <_dtoa_r+0x794>
 80060c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	f000 80c6 	beq.w	800625c <_dtoa_r+0x8e4>
 80060d0:	2c00      	cmp	r4, #0
 80060d2:	f000 80c0 	beq.w	8006256 <_dtoa_r+0x8de>
 80060d6:	4629      	mov	r1, r5
 80060d8:	4622      	mov	r2, r4
 80060da:	4648      	mov	r0, r9
 80060dc:	f000 fd12 	bl	8006b04 <__pow5mult>
 80060e0:	9a02      	ldr	r2, [sp, #8]
 80060e2:	4601      	mov	r1, r0
 80060e4:	4605      	mov	r5, r0
 80060e6:	4648      	mov	r0, r9
 80060e8:	f000 fc6a 	bl	80069c0 <__multiply>
 80060ec:	9902      	ldr	r1, [sp, #8]
 80060ee:	4680      	mov	r8, r0
 80060f0:	4648      	mov	r0, r9
 80060f2:	f000 fb51 	bl	8006798 <_Bfree>
 80060f6:	9b08      	ldr	r3, [sp, #32]
 80060f8:	1b1b      	subs	r3, r3, r4
 80060fa:	9308      	str	r3, [sp, #32]
 80060fc:	f000 80b1 	beq.w	8006262 <_dtoa_r+0x8ea>
 8006100:	9a08      	ldr	r2, [sp, #32]
 8006102:	4641      	mov	r1, r8
 8006104:	4648      	mov	r0, r9
 8006106:	f000 fcfd 	bl	8006b04 <__pow5mult>
 800610a:	9002      	str	r0, [sp, #8]
 800610c:	2101      	movs	r1, #1
 800610e:	4648      	mov	r0, r9
 8006110:	f000 fc40 	bl	8006994 <__i2b>
 8006114:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006116:	4604      	mov	r4, r0
 8006118:	2b00      	cmp	r3, #0
 800611a:	f000 81d8 	beq.w	80064ce <_dtoa_r+0xb56>
 800611e:	461a      	mov	r2, r3
 8006120:	4601      	mov	r1, r0
 8006122:	4648      	mov	r0, r9
 8006124:	f000 fcee 	bl	8006b04 <__pow5mult>
 8006128:	9b07      	ldr	r3, [sp, #28]
 800612a:	2b01      	cmp	r3, #1
 800612c:	4604      	mov	r4, r0
 800612e:	f300 809f 	bgt.w	8006270 <_dtoa_r+0x8f8>
 8006132:	9b04      	ldr	r3, [sp, #16]
 8006134:	2b00      	cmp	r3, #0
 8006136:	f040 8097 	bne.w	8006268 <_dtoa_r+0x8f0>
 800613a:	9b05      	ldr	r3, [sp, #20]
 800613c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006140:	2b00      	cmp	r3, #0
 8006142:	f040 8093 	bne.w	800626c <_dtoa_r+0x8f4>
 8006146:	9b05      	ldr	r3, [sp, #20]
 8006148:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800614c:	0d1b      	lsrs	r3, r3, #20
 800614e:	051b      	lsls	r3, r3, #20
 8006150:	b133      	cbz	r3, 8006160 <_dtoa_r+0x7e8>
 8006152:	9b00      	ldr	r3, [sp, #0]
 8006154:	3301      	adds	r3, #1
 8006156:	9300      	str	r3, [sp, #0]
 8006158:	9b06      	ldr	r3, [sp, #24]
 800615a:	3301      	adds	r3, #1
 800615c:	9306      	str	r3, [sp, #24]
 800615e:	2301      	movs	r3, #1
 8006160:	9308      	str	r3, [sp, #32]
 8006162:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006164:	2b00      	cmp	r3, #0
 8006166:	f000 81b8 	beq.w	80064da <_dtoa_r+0xb62>
 800616a:	6923      	ldr	r3, [r4, #16]
 800616c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006170:	6918      	ldr	r0, [r3, #16]
 8006172:	f000 fbc3 	bl	80068fc <__hi0bits>
 8006176:	f1c0 0020 	rsb	r0, r0, #32
 800617a:	9b06      	ldr	r3, [sp, #24]
 800617c:	4418      	add	r0, r3
 800617e:	f010 001f 	ands.w	r0, r0, #31
 8006182:	f000 8082 	beq.w	800628a <_dtoa_r+0x912>
 8006186:	f1c0 0320 	rsb	r3, r0, #32
 800618a:	2b04      	cmp	r3, #4
 800618c:	dd73      	ble.n	8006276 <_dtoa_r+0x8fe>
 800618e:	9b00      	ldr	r3, [sp, #0]
 8006190:	f1c0 001c 	rsb	r0, r0, #28
 8006194:	4403      	add	r3, r0
 8006196:	9300      	str	r3, [sp, #0]
 8006198:	9b06      	ldr	r3, [sp, #24]
 800619a:	4403      	add	r3, r0
 800619c:	4406      	add	r6, r0
 800619e:	9306      	str	r3, [sp, #24]
 80061a0:	9b00      	ldr	r3, [sp, #0]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	dd05      	ble.n	80061b2 <_dtoa_r+0x83a>
 80061a6:	9902      	ldr	r1, [sp, #8]
 80061a8:	461a      	mov	r2, r3
 80061aa:	4648      	mov	r0, r9
 80061ac:	f000 fd04 	bl	8006bb8 <__lshift>
 80061b0:	9002      	str	r0, [sp, #8]
 80061b2:	9b06      	ldr	r3, [sp, #24]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	dd05      	ble.n	80061c4 <_dtoa_r+0x84c>
 80061b8:	4621      	mov	r1, r4
 80061ba:	461a      	mov	r2, r3
 80061bc:	4648      	mov	r0, r9
 80061be:	f000 fcfb 	bl	8006bb8 <__lshift>
 80061c2:	4604      	mov	r4, r0
 80061c4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d061      	beq.n	800628e <_dtoa_r+0x916>
 80061ca:	9802      	ldr	r0, [sp, #8]
 80061cc:	4621      	mov	r1, r4
 80061ce:	f000 fd5f 	bl	8006c90 <__mcmp>
 80061d2:	2800      	cmp	r0, #0
 80061d4:	da5b      	bge.n	800628e <_dtoa_r+0x916>
 80061d6:	2300      	movs	r3, #0
 80061d8:	9902      	ldr	r1, [sp, #8]
 80061da:	220a      	movs	r2, #10
 80061dc:	4648      	mov	r0, r9
 80061de:	f000 fafd 	bl	80067dc <__multadd>
 80061e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061e4:	9002      	str	r0, [sp, #8]
 80061e6:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	f000 8177 	beq.w	80064de <_dtoa_r+0xb66>
 80061f0:	4629      	mov	r1, r5
 80061f2:	2300      	movs	r3, #0
 80061f4:	220a      	movs	r2, #10
 80061f6:	4648      	mov	r0, r9
 80061f8:	f000 faf0 	bl	80067dc <__multadd>
 80061fc:	f1bb 0f00 	cmp.w	fp, #0
 8006200:	4605      	mov	r5, r0
 8006202:	dc6f      	bgt.n	80062e4 <_dtoa_r+0x96c>
 8006204:	9b07      	ldr	r3, [sp, #28]
 8006206:	2b02      	cmp	r3, #2
 8006208:	dc49      	bgt.n	800629e <_dtoa_r+0x926>
 800620a:	e06b      	b.n	80062e4 <_dtoa_r+0x96c>
 800620c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800620e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006212:	e73c      	b.n	800608e <_dtoa_r+0x716>
 8006214:	3fe00000 	.word	0x3fe00000
 8006218:	40240000 	.word	0x40240000
 800621c:	9b03      	ldr	r3, [sp, #12]
 800621e:	1e5c      	subs	r4, r3, #1
 8006220:	9b08      	ldr	r3, [sp, #32]
 8006222:	42a3      	cmp	r3, r4
 8006224:	db09      	blt.n	800623a <_dtoa_r+0x8c2>
 8006226:	1b1c      	subs	r4, r3, r4
 8006228:	9b03      	ldr	r3, [sp, #12]
 800622a:	2b00      	cmp	r3, #0
 800622c:	f6bf af30 	bge.w	8006090 <_dtoa_r+0x718>
 8006230:	9b00      	ldr	r3, [sp, #0]
 8006232:	9a03      	ldr	r2, [sp, #12]
 8006234:	1a9e      	subs	r6, r3, r2
 8006236:	2300      	movs	r3, #0
 8006238:	e72b      	b.n	8006092 <_dtoa_r+0x71a>
 800623a:	9b08      	ldr	r3, [sp, #32]
 800623c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800623e:	9408      	str	r4, [sp, #32]
 8006240:	1ae3      	subs	r3, r4, r3
 8006242:	441a      	add	r2, r3
 8006244:	9e00      	ldr	r6, [sp, #0]
 8006246:	9b03      	ldr	r3, [sp, #12]
 8006248:	920d      	str	r2, [sp, #52]	@ 0x34
 800624a:	2400      	movs	r4, #0
 800624c:	e721      	b.n	8006092 <_dtoa_r+0x71a>
 800624e:	9c08      	ldr	r4, [sp, #32]
 8006250:	9e00      	ldr	r6, [sp, #0]
 8006252:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8006254:	e728      	b.n	80060a8 <_dtoa_r+0x730>
 8006256:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800625a:	e751      	b.n	8006100 <_dtoa_r+0x788>
 800625c:	9a08      	ldr	r2, [sp, #32]
 800625e:	9902      	ldr	r1, [sp, #8]
 8006260:	e750      	b.n	8006104 <_dtoa_r+0x78c>
 8006262:	f8cd 8008 	str.w	r8, [sp, #8]
 8006266:	e751      	b.n	800610c <_dtoa_r+0x794>
 8006268:	2300      	movs	r3, #0
 800626a:	e779      	b.n	8006160 <_dtoa_r+0x7e8>
 800626c:	9b04      	ldr	r3, [sp, #16]
 800626e:	e777      	b.n	8006160 <_dtoa_r+0x7e8>
 8006270:	2300      	movs	r3, #0
 8006272:	9308      	str	r3, [sp, #32]
 8006274:	e779      	b.n	800616a <_dtoa_r+0x7f2>
 8006276:	d093      	beq.n	80061a0 <_dtoa_r+0x828>
 8006278:	9a00      	ldr	r2, [sp, #0]
 800627a:	331c      	adds	r3, #28
 800627c:	441a      	add	r2, r3
 800627e:	9200      	str	r2, [sp, #0]
 8006280:	9a06      	ldr	r2, [sp, #24]
 8006282:	441a      	add	r2, r3
 8006284:	441e      	add	r6, r3
 8006286:	9206      	str	r2, [sp, #24]
 8006288:	e78a      	b.n	80061a0 <_dtoa_r+0x828>
 800628a:	4603      	mov	r3, r0
 800628c:	e7f4      	b.n	8006278 <_dtoa_r+0x900>
 800628e:	9b03      	ldr	r3, [sp, #12]
 8006290:	2b00      	cmp	r3, #0
 8006292:	46b8      	mov	r8, r7
 8006294:	dc20      	bgt.n	80062d8 <_dtoa_r+0x960>
 8006296:	469b      	mov	fp, r3
 8006298:	9b07      	ldr	r3, [sp, #28]
 800629a:	2b02      	cmp	r3, #2
 800629c:	dd1e      	ble.n	80062dc <_dtoa_r+0x964>
 800629e:	f1bb 0f00 	cmp.w	fp, #0
 80062a2:	f47f adb1 	bne.w	8005e08 <_dtoa_r+0x490>
 80062a6:	4621      	mov	r1, r4
 80062a8:	465b      	mov	r3, fp
 80062aa:	2205      	movs	r2, #5
 80062ac:	4648      	mov	r0, r9
 80062ae:	f000 fa95 	bl	80067dc <__multadd>
 80062b2:	4601      	mov	r1, r0
 80062b4:	4604      	mov	r4, r0
 80062b6:	9802      	ldr	r0, [sp, #8]
 80062b8:	f000 fcea 	bl	8006c90 <__mcmp>
 80062bc:	2800      	cmp	r0, #0
 80062be:	f77f ada3 	ble.w	8005e08 <_dtoa_r+0x490>
 80062c2:	4656      	mov	r6, sl
 80062c4:	2331      	movs	r3, #49	@ 0x31
 80062c6:	f806 3b01 	strb.w	r3, [r6], #1
 80062ca:	f108 0801 	add.w	r8, r8, #1
 80062ce:	e59f      	b.n	8005e10 <_dtoa_r+0x498>
 80062d0:	9c03      	ldr	r4, [sp, #12]
 80062d2:	46b8      	mov	r8, r7
 80062d4:	4625      	mov	r5, r4
 80062d6:	e7f4      	b.n	80062c2 <_dtoa_r+0x94a>
 80062d8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80062dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062de:	2b00      	cmp	r3, #0
 80062e0:	f000 8101 	beq.w	80064e6 <_dtoa_r+0xb6e>
 80062e4:	2e00      	cmp	r6, #0
 80062e6:	dd05      	ble.n	80062f4 <_dtoa_r+0x97c>
 80062e8:	4629      	mov	r1, r5
 80062ea:	4632      	mov	r2, r6
 80062ec:	4648      	mov	r0, r9
 80062ee:	f000 fc63 	bl	8006bb8 <__lshift>
 80062f2:	4605      	mov	r5, r0
 80062f4:	9b08      	ldr	r3, [sp, #32]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d05c      	beq.n	80063b4 <_dtoa_r+0xa3c>
 80062fa:	6869      	ldr	r1, [r5, #4]
 80062fc:	4648      	mov	r0, r9
 80062fe:	f000 fa0b 	bl	8006718 <_Balloc>
 8006302:	4606      	mov	r6, r0
 8006304:	b928      	cbnz	r0, 8006312 <_dtoa_r+0x99a>
 8006306:	4b82      	ldr	r3, [pc, #520]	@ (8006510 <_dtoa_r+0xb98>)
 8006308:	4602      	mov	r2, r0
 800630a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800630e:	f7ff bb4a 	b.w	80059a6 <_dtoa_r+0x2e>
 8006312:	692a      	ldr	r2, [r5, #16]
 8006314:	3202      	adds	r2, #2
 8006316:	0092      	lsls	r2, r2, #2
 8006318:	f105 010c 	add.w	r1, r5, #12
 800631c:	300c      	adds	r0, #12
 800631e:	f002 fafb 	bl	8008918 <memcpy>
 8006322:	2201      	movs	r2, #1
 8006324:	4631      	mov	r1, r6
 8006326:	4648      	mov	r0, r9
 8006328:	f000 fc46 	bl	8006bb8 <__lshift>
 800632c:	f10a 0301 	add.w	r3, sl, #1
 8006330:	9300      	str	r3, [sp, #0]
 8006332:	eb0a 030b 	add.w	r3, sl, fp
 8006336:	9308      	str	r3, [sp, #32]
 8006338:	9b04      	ldr	r3, [sp, #16]
 800633a:	f003 0301 	and.w	r3, r3, #1
 800633e:	462f      	mov	r7, r5
 8006340:	9306      	str	r3, [sp, #24]
 8006342:	4605      	mov	r5, r0
 8006344:	9b00      	ldr	r3, [sp, #0]
 8006346:	9802      	ldr	r0, [sp, #8]
 8006348:	4621      	mov	r1, r4
 800634a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800634e:	f7ff fa8b 	bl	8005868 <quorem>
 8006352:	4603      	mov	r3, r0
 8006354:	3330      	adds	r3, #48	@ 0x30
 8006356:	9003      	str	r0, [sp, #12]
 8006358:	4639      	mov	r1, r7
 800635a:	9802      	ldr	r0, [sp, #8]
 800635c:	9309      	str	r3, [sp, #36]	@ 0x24
 800635e:	f000 fc97 	bl	8006c90 <__mcmp>
 8006362:	462a      	mov	r2, r5
 8006364:	9004      	str	r0, [sp, #16]
 8006366:	4621      	mov	r1, r4
 8006368:	4648      	mov	r0, r9
 800636a:	f000 fcad 	bl	8006cc8 <__mdiff>
 800636e:	68c2      	ldr	r2, [r0, #12]
 8006370:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006372:	4606      	mov	r6, r0
 8006374:	bb02      	cbnz	r2, 80063b8 <_dtoa_r+0xa40>
 8006376:	4601      	mov	r1, r0
 8006378:	9802      	ldr	r0, [sp, #8]
 800637a:	f000 fc89 	bl	8006c90 <__mcmp>
 800637e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006380:	4602      	mov	r2, r0
 8006382:	4631      	mov	r1, r6
 8006384:	4648      	mov	r0, r9
 8006386:	920c      	str	r2, [sp, #48]	@ 0x30
 8006388:	9309      	str	r3, [sp, #36]	@ 0x24
 800638a:	f000 fa05 	bl	8006798 <_Bfree>
 800638e:	9b07      	ldr	r3, [sp, #28]
 8006390:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006392:	9e00      	ldr	r6, [sp, #0]
 8006394:	ea42 0103 	orr.w	r1, r2, r3
 8006398:	9b06      	ldr	r3, [sp, #24]
 800639a:	4319      	orrs	r1, r3
 800639c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800639e:	d10d      	bne.n	80063bc <_dtoa_r+0xa44>
 80063a0:	2b39      	cmp	r3, #57	@ 0x39
 80063a2:	d027      	beq.n	80063f4 <_dtoa_r+0xa7c>
 80063a4:	9a04      	ldr	r2, [sp, #16]
 80063a6:	2a00      	cmp	r2, #0
 80063a8:	dd01      	ble.n	80063ae <_dtoa_r+0xa36>
 80063aa:	9b03      	ldr	r3, [sp, #12]
 80063ac:	3331      	adds	r3, #49	@ 0x31
 80063ae:	f88b 3000 	strb.w	r3, [fp]
 80063b2:	e52e      	b.n	8005e12 <_dtoa_r+0x49a>
 80063b4:	4628      	mov	r0, r5
 80063b6:	e7b9      	b.n	800632c <_dtoa_r+0x9b4>
 80063b8:	2201      	movs	r2, #1
 80063ba:	e7e2      	b.n	8006382 <_dtoa_r+0xa0a>
 80063bc:	9904      	ldr	r1, [sp, #16]
 80063be:	2900      	cmp	r1, #0
 80063c0:	db04      	blt.n	80063cc <_dtoa_r+0xa54>
 80063c2:	9807      	ldr	r0, [sp, #28]
 80063c4:	4301      	orrs	r1, r0
 80063c6:	9806      	ldr	r0, [sp, #24]
 80063c8:	4301      	orrs	r1, r0
 80063ca:	d120      	bne.n	800640e <_dtoa_r+0xa96>
 80063cc:	2a00      	cmp	r2, #0
 80063ce:	ddee      	ble.n	80063ae <_dtoa_r+0xa36>
 80063d0:	9902      	ldr	r1, [sp, #8]
 80063d2:	9300      	str	r3, [sp, #0]
 80063d4:	2201      	movs	r2, #1
 80063d6:	4648      	mov	r0, r9
 80063d8:	f000 fbee 	bl	8006bb8 <__lshift>
 80063dc:	4621      	mov	r1, r4
 80063de:	9002      	str	r0, [sp, #8]
 80063e0:	f000 fc56 	bl	8006c90 <__mcmp>
 80063e4:	2800      	cmp	r0, #0
 80063e6:	9b00      	ldr	r3, [sp, #0]
 80063e8:	dc02      	bgt.n	80063f0 <_dtoa_r+0xa78>
 80063ea:	d1e0      	bne.n	80063ae <_dtoa_r+0xa36>
 80063ec:	07da      	lsls	r2, r3, #31
 80063ee:	d5de      	bpl.n	80063ae <_dtoa_r+0xa36>
 80063f0:	2b39      	cmp	r3, #57	@ 0x39
 80063f2:	d1da      	bne.n	80063aa <_dtoa_r+0xa32>
 80063f4:	2339      	movs	r3, #57	@ 0x39
 80063f6:	f88b 3000 	strb.w	r3, [fp]
 80063fa:	4633      	mov	r3, r6
 80063fc:	461e      	mov	r6, r3
 80063fe:	3b01      	subs	r3, #1
 8006400:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006404:	2a39      	cmp	r2, #57	@ 0x39
 8006406:	d04e      	beq.n	80064a6 <_dtoa_r+0xb2e>
 8006408:	3201      	adds	r2, #1
 800640a:	701a      	strb	r2, [r3, #0]
 800640c:	e501      	b.n	8005e12 <_dtoa_r+0x49a>
 800640e:	2a00      	cmp	r2, #0
 8006410:	dd03      	ble.n	800641a <_dtoa_r+0xaa2>
 8006412:	2b39      	cmp	r3, #57	@ 0x39
 8006414:	d0ee      	beq.n	80063f4 <_dtoa_r+0xa7c>
 8006416:	3301      	adds	r3, #1
 8006418:	e7c9      	b.n	80063ae <_dtoa_r+0xa36>
 800641a:	9a00      	ldr	r2, [sp, #0]
 800641c:	9908      	ldr	r1, [sp, #32]
 800641e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006422:	428a      	cmp	r2, r1
 8006424:	d028      	beq.n	8006478 <_dtoa_r+0xb00>
 8006426:	9902      	ldr	r1, [sp, #8]
 8006428:	2300      	movs	r3, #0
 800642a:	220a      	movs	r2, #10
 800642c:	4648      	mov	r0, r9
 800642e:	f000 f9d5 	bl	80067dc <__multadd>
 8006432:	42af      	cmp	r7, r5
 8006434:	9002      	str	r0, [sp, #8]
 8006436:	f04f 0300 	mov.w	r3, #0
 800643a:	f04f 020a 	mov.w	r2, #10
 800643e:	4639      	mov	r1, r7
 8006440:	4648      	mov	r0, r9
 8006442:	d107      	bne.n	8006454 <_dtoa_r+0xadc>
 8006444:	f000 f9ca 	bl	80067dc <__multadd>
 8006448:	4607      	mov	r7, r0
 800644a:	4605      	mov	r5, r0
 800644c:	9b00      	ldr	r3, [sp, #0]
 800644e:	3301      	adds	r3, #1
 8006450:	9300      	str	r3, [sp, #0]
 8006452:	e777      	b.n	8006344 <_dtoa_r+0x9cc>
 8006454:	f000 f9c2 	bl	80067dc <__multadd>
 8006458:	4629      	mov	r1, r5
 800645a:	4607      	mov	r7, r0
 800645c:	2300      	movs	r3, #0
 800645e:	220a      	movs	r2, #10
 8006460:	4648      	mov	r0, r9
 8006462:	f000 f9bb 	bl	80067dc <__multadd>
 8006466:	4605      	mov	r5, r0
 8006468:	e7f0      	b.n	800644c <_dtoa_r+0xad4>
 800646a:	f1bb 0f00 	cmp.w	fp, #0
 800646e:	bfcc      	ite	gt
 8006470:	465e      	movgt	r6, fp
 8006472:	2601      	movle	r6, #1
 8006474:	4456      	add	r6, sl
 8006476:	2700      	movs	r7, #0
 8006478:	9902      	ldr	r1, [sp, #8]
 800647a:	9300      	str	r3, [sp, #0]
 800647c:	2201      	movs	r2, #1
 800647e:	4648      	mov	r0, r9
 8006480:	f000 fb9a 	bl	8006bb8 <__lshift>
 8006484:	4621      	mov	r1, r4
 8006486:	9002      	str	r0, [sp, #8]
 8006488:	f000 fc02 	bl	8006c90 <__mcmp>
 800648c:	2800      	cmp	r0, #0
 800648e:	dcb4      	bgt.n	80063fa <_dtoa_r+0xa82>
 8006490:	d102      	bne.n	8006498 <_dtoa_r+0xb20>
 8006492:	9b00      	ldr	r3, [sp, #0]
 8006494:	07db      	lsls	r3, r3, #31
 8006496:	d4b0      	bmi.n	80063fa <_dtoa_r+0xa82>
 8006498:	4633      	mov	r3, r6
 800649a:	461e      	mov	r6, r3
 800649c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80064a0:	2a30      	cmp	r2, #48	@ 0x30
 80064a2:	d0fa      	beq.n	800649a <_dtoa_r+0xb22>
 80064a4:	e4b5      	b.n	8005e12 <_dtoa_r+0x49a>
 80064a6:	459a      	cmp	sl, r3
 80064a8:	d1a8      	bne.n	80063fc <_dtoa_r+0xa84>
 80064aa:	2331      	movs	r3, #49	@ 0x31
 80064ac:	f108 0801 	add.w	r8, r8, #1
 80064b0:	f88a 3000 	strb.w	r3, [sl]
 80064b4:	e4ad      	b.n	8005e12 <_dtoa_r+0x49a>
 80064b6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80064b8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006514 <_dtoa_r+0xb9c>
 80064bc:	b11b      	cbz	r3, 80064c6 <_dtoa_r+0xb4e>
 80064be:	f10a 0308 	add.w	r3, sl, #8
 80064c2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80064c4:	6013      	str	r3, [r2, #0]
 80064c6:	4650      	mov	r0, sl
 80064c8:	b017      	add	sp, #92	@ 0x5c
 80064ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064ce:	9b07      	ldr	r3, [sp, #28]
 80064d0:	2b01      	cmp	r3, #1
 80064d2:	f77f ae2e 	ble.w	8006132 <_dtoa_r+0x7ba>
 80064d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80064d8:	9308      	str	r3, [sp, #32]
 80064da:	2001      	movs	r0, #1
 80064dc:	e64d      	b.n	800617a <_dtoa_r+0x802>
 80064de:	f1bb 0f00 	cmp.w	fp, #0
 80064e2:	f77f aed9 	ble.w	8006298 <_dtoa_r+0x920>
 80064e6:	4656      	mov	r6, sl
 80064e8:	9802      	ldr	r0, [sp, #8]
 80064ea:	4621      	mov	r1, r4
 80064ec:	f7ff f9bc 	bl	8005868 <quorem>
 80064f0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80064f4:	f806 3b01 	strb.w	r3, [r6], #1
 80064f8:	eba6 020a 	sub.w	r2, r6, sl
 80064fc:	4593      	cmp	fp, r2
 80064fe:	ddb4      	ble.n	800646a <_dtoa_r+0xaf2>
 8006500:	9902      	ldr	r1, [sp, #8]
 8006502:	2300      	movs	r3, #0
 8006504:	220a      	movs	r2, #10
 8006506:	4648      	mov	r0, r9
 8006508:	f000 f968 	bl	80067dc <__multadd>
 800650c:	9002      	str	r0, [sp, #8]
 800650e:	e7eb      	b.n	80064e8 <_dtoa_r+0xb70>
 8006510:	0800ae97 	.word	0x0800ae97
 8006514:	0800ae1b 	.word	0x0800ae1b

08006518 <_free_r>:
 8006518:	b538      	push	{r3, r4, r5, lr}
 800651a:	4605      	mov	r5, r0
 800651c:	2900      	cmp	r1, #0
 800651e:	d041      	beq.n	80065a4 <_free_r+0x8c>
 8006520:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006524:	1f0c      	subs	r4, r1, #4
 8006526:	2b00      	cmp	r3, #0
 8006528:	bfb8      	it	lt
 800652a:	18e4      	addlt	r4, r4, r3
 800652c:	f000 f8e8 	bl	8006700 <__malloc_lock>
 8006530:	4a1d      	ldr	r2, [pc, #116]	@ (80065a8 <_free_r+0x90>)
 8006532:	6813      	ldr	r3, [r2, #0]
 8006534:	b933      	cbnz	r3, 8006544 <_free_r+0x2c>
 8006536:	6063      	str	r3, [r4, #4]
 8006538:	6014      	str	r4, [r2, #0]
 800653a:	4628      	mov	r0, r5
 800653c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006540:	f000 b8e4 	b.w	800670c <__malloc_unlock>
 8006544:	42a3      	cmp	r3, r4
 8006546:	d908      	bls.n	800655a <_free_r+0x42>
 8006548:	6820      	ldr	r0, [r4, #0]
 800654a:	1821      	adds	r1, r4, r0
 800654c:	428b      	cmp	r3, r1
 800654e:	bf01      	itttt	eq
 8006550:	6819      	ldreq	r1, [r3, #0]
 8006552:	685b      	ldreq	r3, [r3, #4]
 8006554:	1809      	addeq	r1, r1, r0
 8006556:	6021      	streq	r1, [r4, #0]
 8006558:	e7ed      	b.n	8006536 <_free_r+0x1e>
 800655a:	461a      	mov	r2, r3
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	b10b      	cbz	r3, 8006564 <_free_r+0x4c>
 8006560:	42a3      	cmp	r3, r4
 8006562:	d9fa      	bls.n	800655a <_free_r+0x42>
 8006564:	6811      	ldr	r1, [r2, #0]
 8006566:	1850      	adds	r0, r2, r1
 8006568:	42a0      	cmp	r0, r4
 800656a:	d10b      	bne.n	8006584 <_free_r+0x6c>
 800656c:	6820      	ldr	r0, [r4, #0]
 800656e:	4401      	add	r1, r0
 8006570:	1850      	adds	r0, r2, r1
 8006572:	4283      	cmp	r3, r0
 8006574:	6011      	str	r1, [r2, #0]
 8006576:	d1e0      	bne.n	800653a <_free_r+0x22>
 8006578:	6818      	ldr	r0, [r3, #0]
 800657a:	685b      	ldr	r3, [r3, #4]
 800657c:	6053      	str	r3, [r2, #4]
 800657e:	4408      	add	r0, r1
 8006580:	6010      	str	r0, [r2, #0]
 8006582:	e7da      	b.n	800653a <_free_r+0x22>
 8006584:	d902      	bls.n	800658c <_free_r+0x74>
 8006586:	230c      	movs	r3, #12
 8006588:	602b      	str	r3, [r5, #0]
 800658a:	e7d6      	b.n	800653a <_free_r+0x22>
 800658c:	6820      	ldr	r0, [r4, #0]
 800658e:	1821      	adds	r1, r4, r0
 8006590:	428b      	cmp	r3, r1
 8006592:	bf04      	itt	eq
 8006594:	6819      	ldreq	r1, [r3, #0]
 8006596:	685b      	ldreq	r3, [r3, #4]
 8006598:	6063      	str	r3, [r4, #4]
 800659a:	bf04      	itt	eq
 800659c:	1809      	addeq	r1, r1, r0
 800659e:	6021      	streq	r1, [r4, #0]
 80065a0:	6054      	str	r4, [r2, #4]
 80065a2:	e7ca      	b.n	800653a <_free_r+0x22>
 80065a4:	bd38      	pop	{r3, r4, r5, pc}
 80065a6:	bf00      	nop
 80065a8:	20000554 	.word	0x20000554

080065ac <malloc>:
 80065ac:	4b02      	ldr	r3, [pc, #8]	@ (80065b8 <malloc+0xc>)
 80065ae:	4601      	mov	r1, r0
 80065b0:	6818      	ldr	r0, [r3, #0]
 80065b2:	f000 b825 	b.w	8006600 <_malloc_r>
 80065b6:	bf00      	nop
 80065b8:	20000018 	.word	0x20000018

080065bc <sbrk_aligned>:
 80065bc:	b570      	push	{r4, r5, r6, lr}
 80065be:	4e0f      	ldr	r6, [pc, #60]	@ (80065fc <sbrk_aligned+0x40>)
 80065c0:	460c      	mov	r4, r1
 80065c2:	6831      	ldr	r1, [r6, #0]
 80065c4:	4605      	mov	r5, r0
 80065c6:	b911      	cbnz	r1, 80065ce <sbrk_aligned+0x12>
 80065c8:	f002 f996 	bl	80088f8 <_sbrk_r>
 80065cc:	6030      	str	r0, [r6, #0]
 80065ce:	4621      	mov	r1, r4
 80065d0:	4628      	mov	r0, r5
 80065d2:	f002 f991 	bl	80088f8 <_sbrk_r>
 80065d6:	1c43      	adds	r3, r0, #1
 80065d8:	d103      	bne.n	80065e2 <sbrk_aligned+0x26>
 80065da:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80065de:	4620      	mov	r0, r4
 80065e0:	bd70      	pop	{r4, r5, r6, pc}
 80065e2:	1cc4      	adds	r4, r0, #3
 80065e4:	f024 0403 	bic.w	r4, r4, #3
 80065e8:	42a0      	cmp	r0, r4
 80065ea:	d0f8      	beq.n	80065de <sbrk_aligned+0x22>
 80065ec:	1a21      	subs	r1, r4, r0
 80065ee:	4628      	mov	r0, r5
 80065f0:	f002 f982 	bl	80088f8 <_sbrk_r>
 80065f4:	3001      	adds	r0, #1
 80065f6:	d1f2      	bne.n	80065de <sbrk_aligned+0x22>
 80065f8:	e7ef      	b.n	80065da <sbrk_aligned+0x1e>
 80065fa:	bf00      	nop
 80065fc:	20000550 	.word	0x20000550

08006600 <_malloc_r>:
 8006600:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006604:	1ccd      	adds	r5, r1, #3
 8006606:	f025 0503 	bic.w	r5, r5, #3
 800660a:	3508      	adds	r5, #8
 800660c:	2d0c      	cmp	r5, #12
 800660e:	bf38      	it	cc
 8006610:	250c      	movcc	r5, #12
 8006612:	2d00      	cmp	r5, #0
 8006614:	4606      	mov	r6, r0
 8006616:	db01      	blt.n	800661c <_malloc_r+0x1c>
 8006618:	42a9      	cmp	r1, r5
 800661a:	d904      	bls.n	8006626 <_malloc_r+0x26>
 800661c:	230c      	movs	r3, #12
 800661e:	6033      	str	r3, [r6, #0]
 8006620:	2000      	movs	r0, #0
 8006622:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006626:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80066fc <_malloc_r+0xfc>
 800662a:	f000 f869 	bl	8006700 <__malloc_lock>
 800662e:	f8d8 3000 	ldr.w	r3, [r8]
 8006632:	461c      	mov	r4, r3
 8006634:	bb44      	cbnz	r4, 8006688 <_malloc_r+0x88>
 8006636:	4629      	mov	r1, r5
 8006638:	4630      	mov	r0, r6
 800663a:	f7ff ffbf 	bl	80065bc <sbrk_aligned>
 800663e:	1c43      	adds	r3, r0, #1
 8006640:	4604      	mov	r4, r0
 8006642:	d158      	bne.n	80066f6 <_malloc_r+0xf6>
 8006644:	f8d8 4000 	ldr.w	r4, [r8]
 8006648:	4627      	mov	r7, r4
 800664a:	2f00      	cmp	r7, #0
 800664c:	d143      	bne.n	80066d6 <_malloc_r+0xd6>
 800664e:	2c00      	cmp	r4, #0
 8006650:	d04b      	beq.n	80066ea <_malloc_r+0xea>
 8006652:	6823      	ldr	r3, [r4, #0]
 8006654:	4639      	mov	r1, r7
 8006656:	4630      	mov	r0, r6
 8006658:	eb04 0903 	add.w	r9, r4, r3
 800665c:	f002 f94c 	bl	80088f8 <_sbrk_r>
 8006660:	4581      	cmp	r9, r0
 8006662:	d142      	bne.n	80066ea <_malloc_r+0xea>
 8006664:	6821      	ldr	r1, [r4, #0]
 8006666:	1a6d      	subs	r5, r5, r1
 8006668:	4629      	mov	r1, r5
 800666a:	4630      	mov	r0, r6
 800666c:	f7ff ffa6 	bl	80065bc <sbrk_aligned>
 8006670:	3001      	adds	r0, #1
 8006672:	d03a      	beq.n	80066ea <_malloc_r+0xea>
 8006674:	6823      	ldr	r3, [r4, #0]
 8006676:	442b      	add	r3, r5
 8006678:	6023      	str	r3, [r4, #0]
 800667a:	f8d8 3000 	ldr.w	r3, [r8]
 800667e:	685a      	ldr	r2, [r3, #4]
 8006680:	bb62      	cbnz	r2, 80066dc <_malloc_r+0xdc>
 8006682:	f8c8 7000 	str.w	r7, [r8]
 8006686:	e00f      	b.n	80066a8 <_malloc_r+0xa8>
 8006688:	6822      	ldr	r2, [r4, #0]
 800668a:	1b52      	subs	r2, r2, r5
 800668c:	d420      	bmi.n	80066d0 <_malloc_r+0xd0>
 800668e:	2a0b      	cmp	r2, #11
 8006690:	d917      	bls.n	80066c2 <_malloc_r+0xc2>
 8006692:	1961      	adds	r1, r4, r5
 8006694:	42a3      	cmp	r3, r4
 8006696:	6025      	str	r5, [r4, #0]
 8006698:	bf18      	it	ne
 800669a:	6059      	strne	r1, [r3, #4]
 800669c:	6863      	ldr	r3, [r4, #4]
 800669e:	bf08      	it	eq
 80066a0:	f8c8 1000 	streq.w	r1, [r8]
 80066a4:	5162      	str	r2, [r4, r5]
 80066a6:	604b      	str	r3, [r1, #4]
 80066a8:	4630      	mov	r0, r6
 80066aa:	f000 f82f 	bl	800670c <__malloc_unlock>
 80066ae:	f104 000b 	add.w	r0, r4, #11
 80066b2:	1d23      	adds	r3, r4, #4
 80066b4:	f020 0007 	bic.w	r0, r0, #7
 80066b8:	1ac2      	subs	r2, r0, r3
 80066ba:	bf1c      	itt	ne
 80066bc:	1a1b      	subne	r3, r3, r0
 80066be:	50a3      	strne	r3, [r4, r2]
 80066c0:	e7af      	b.n	8006622 <_malloc_r+0x22>
 80066c2:	6862      	ldr	r2, [r4, #4]
 80066c4:	42a3      	cmp	r3, r4
 80066c6:	bf0c      	ite	eq
 80066c8:	f8c8 2000 	streq.w	r2, [r8]
 80066cc:	605a      	strne	r2, [r3, #4]
 80066ce:	e7eb      	b.n	80066a8 <_malloc_r+0xa8>
 80066d0:	4623      	mov	r3, r4
 80066d2:	6864      	ldr	r4, [r4, #4]
 80066d4:	e7ae      	b.n	8006634 <_malloc_r+0x34>
 80066d6:	463c      	mov	r4, r7
 80066d8:	687f      	ldr	r7, [r7, #4]
 80066da:	e7b6      	b.n	800664a <_malloc_r+0x4a>
 80066dc:	461a      	mov	r2, r3
 80066de:	685b      	ldr	r3, [r3, #4]
 80066e0:	42a3      	cmp	r3, r4
 80066e2:	d1fb      	bne.n	80066dc <_malloc_r+0xdc>
 80066e4:	2300      	movs	r3, #0
 80066e6:	6053      	str	r3, [r2, #4]
 80066e8:	e7de      	b.n	80066a8 <_malloc_r+0xa8>
 80066ea:	230c      	movs	r3, #12
 80066ec:	6033      	str	r3, [r6, #0]
 80066ee:	4630      	mov	r0, r6
 80066f0:	f000 f80c 	bl	800670c <__malloc_unlock>
 80066f4:	e794      	b.n	8006620 <_malloc_r+0x20>
 80066f6:	6005      	str	r5, [r0, #0]
 80066f8:	e7d6      	b.n	80066a8 <_malloc_r+0xa8>
 80066fa:	bf00      	nop
 80066fc:	20000554 	.word	0x20000554

08006700 <__malloc_lock>:
 8006700:	4801      	ldr	r0, [pc, #4]	@ (8006708 <__malloc_lock+0x8>)
 8006702:	f7ff b8a8 	b.w	8005856 <__retarget_lock_acquire_recursive>
 8006706:	bf00      	nop
 8006708:	2000054c 	.word	0x2000054c

0800670c <__malloc_unlock>:
 800670c:	4801      	ldr	r0, [pc, #4]	@ (8006714 <__malloc_unlock+0x8>)
 800670e:	f7ff b8a3 	b.w	8005858 <__retarget_lock_release_recursive>
 8006712:	bf00      	nop
 8006714:	2000054c 	.word	0x2000054c

08006718 <_Balloc>:
 8006718:	b570      	push	{r4, r5, r6, lr}
 800671a:	69c6      	ldr	r6, [r0, #28]
 800671c:	4604      	mov	r4, r0
 800671e:	460d      	mov	r5, r1
 8006720:	b976      	cbnz	r6, 8006740 <_Balloc+0x28>
 8006722:	2010      	movs	r0, #16
 8006724:	f7ff ff42 	bl	80065ac <malloc>
 8006728:	4602      	mov	r2, r0
 800672a:	61e0      	str	r0, [r4, #28]
 800672c:	b920      	cbnz	r0, 8006738 <_Balloc+0x20>
 800672e:	4b18      	ldr	r3, [pc, #96]	@ (8006790 <_Balloc+0x78>)
 8006730:	4818      	ldr	r0, [pc, #96]	@ (8006794 <_Balloc+0x7c>)
 8006732:	216b      	movs	r1, #107	@ 0x6b
 8006734:	f002 f908 	bl	8008948 <__assert_func>
 8006738:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800673c:	6006      	str	r6, [r0, #0]
 800673e:	60c6      	str	r6, [r0, #12]
 8006740:	69e6      	ldr	r6, [r4, #28]
 8006742:	68f3      	ldr	r3, [r6, #12]
 8006744:	b183      	cbz	r3, 8006768 <_Balloc+0x50>
 8006746:	69e3      	ldr	r3, [r4, #28]
 8006748:	68db      	ldr	r3, [r3, #12]
 800674a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800674e:	b9b8      	cbnz	r0, 8006780 <_Balloc+0x68>
 8006750:	2101      	movs	r1, #1
 8006752:	fa01 f605 	lsl.w	r6, r1, r5
 8006756:	1d72      	adds	r2, r6, #5
 8006758:	0092      	lsls	r2, r2, #2
 800675a:	4620      	mov	r0, r4
 800675c:	f002 f912 	bl	8008984 <_calloc_r>
 8006760:	b160      	cbz	r0, 800677c <_Balloc+0x64>
 8006762:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006766:	e00e      	b.n	8006786 <_Balloc+0x6e>
 8006768:	2221      	movs	r2, #33	@ 0x21
 800676a:	2104      	movs	r1, #4
 800676c:	4620      	mov	r0, r4
 800676e:	f002 f909 	bl	8008984 <_calloc_r>
 8006772:	69e3      	ldr	r3, [r4, #28]
 8006774:	60f0      	str	r0, [r6, #12]
 8006776:	68db      	ldr	r3, [r3, #12]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d1e4      	bne.n	8006746 <_Balloc+0x2e>
 800677c:	2000      	movs	r0, #0
 800677e:	bd70      	pop	{r4, r5, r6, pc}
 8006780:	6802      	ldr	r2, [r0, #0]
 8006782:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006786:	2300      	movs	r3, #0
 8006788:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800678c:	e7f7      	b.n	800677e <_Balloc+0x66>
 800678e:	bf00      	nop
 8006790:	0800ae28 	.word	0x0800ae28
 8006794:	0800aea8 	.word	0x0800aea8

08006798 <_Bfree>:
 8006798:	b570      	push	{r4, r5, r6, lr}
 800679a:	69c6      	ldr	r6, [r0, #28]
 800679c:	4605      	mov	r5, r0
 800679e:	460c      	mov	r4, r1
 80067a0:	b976      	cbnz	r6, 80067c0 <_Bfree+0x28>
 80067a2:	2010      	movs	r0, #16
 80067a4:	f7ff ff02 	bl	80065ac <malloc>
 80067a8:	4602      	mov	r2, r0
 80067aa:	61e8      	str	r0, [r5, #28]
 80067ac:	b920      	cbnz	r0, 80067b8 <_Bfree+0x20>
 80067ae:	4b09      	ldr	r3, [pc, #36]	@ (80067d4 <_Bfree+0x3c>)
 80067b0:	4809      	ldr	r0, [pc, #36]	@ (80067d8 <_Bfree+0x40>)
 80067b2:	218f      	movs	r1, #143	@ 0x8f
 80067b4:	f002 f8c8 	bl	8008948 <__assert_func>
 80067b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80067bc:	6006      	str	r6, [r0, #0]
 80067be:	60c6      	str	r6, [r0, #12]
 80067c0:	b13c      	cbz	r4, 80067d2 <_Bfree+0x3a>
 80067c2:	69eb      	ldr	r3, [r5, #28]
 80067c4:	6862      	ldr	r2, [r4, #4]
 80067c6:	68db      	ldr	r3, [r3, #12]
 80067c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80067cc:	6021      	str	r1, [r4, #0]
 80067ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80067d2:	bd70      	pop	{r4, r5, r6, pc}
 80067d4:	0800ae28 	.word	0x0800ae28
 80067d8:	0800aea8 	.word	0x0800aea8

080067dc <__multadd>:
 80067dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067e0:	690d      	ldr	r5, [r1, #16]
 80067e2:	4607      	mov	r7, r0
 80067e4:	460c      	mov	r4, r1
 80067e6:	461e      	mov	r6, r3
 80067e8:	f101 0c14 	add.w	ip, r1, #20
 80067ec:	2000      	movs	r0, #0
 80067ee:	f8dc 3000 	ldr.w	r3, [ip]
 80067f2:	b299      	uxth	r1, r3
 80067f4:	fb02 6101 	mla	r1, r2, r1, r6
 80067f8:	0c1e      	lsrs	r6, r3, #16
 80067fa:	0c0b      	lsrs	r3, r1, #16
 80067fc:	fb02 3306 	mla	r3, r2, r6, r3
 8006800:	b289      	uxth	r1, r1
 8006802:	3001      	adds	r0, #1
 8006804:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006808:	4285      	cmp	r5, r0
 800680a:	f84c 1b04 	str.w	r1, [ip], #4
 800680e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006812:	dcec      	bgt.n	80067ee <__multadd+0x12>
 8006814:	b30e      	cbz	r6, 800685a <__multadd+0x7e>
 8006816:	68a3      	ldr	r3, [r4, #8]
 8006818:	42ab      	cmp	r3, r5
 800681a:	dc19      	bgt.n	8006850 <__multadd+0x74>
 800681c:	6861      	ldr	r1, [r4, #4]
 800681e:	4638      	mov	r0, r7
 8006820:	3101      	adds	r1, #1
 8006822:	f7ff ff79 	bl	8006718 <_Balloc>
 8006826:	4680      	mov	r8, r0
 8006828:	b928      	cbnz	r0, 8006836 <__multadd+0x5a>
 800682a:	4602      	mov	r2, r0
 800682c:	4b0c      	ldr	r3, [pc, #48]	@ (8006860 <__multadd+0x84>)
 800682e:	480d      	ldr	r0, [pc, #52]	@ (8006864 <__multadd+0x88>)
 8006830:	21ba      	movs	r1, #186	@ 0xba
 8006832:	f002 f889 	bl	8008948 <__assert_func>
 8006836:	6922      	ldr	r2, [r4, #16]
 8006838:	3202      	adds	r2, #2
 800683a:	f104 010c 	add.w	r1, r4, #12
 800683e:	0092      	lsls	r2, r2, #2
 8006840:	300c      	adds	r0, #12
 8006842:	f002 f869 	bl	8008918 <memcpy>
 8006846:	4621      	mov	r1, r4
 8006848:	4638      	mov	r0, r7
 800684a:	f7ff ffa5 	bl	8006798 <_Bfree>
 800684e:	4644      	mov	r4, r8
 8006850:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006854:	3501      	adds	r5, #1
 8006856:	615e      	str	r6, [r3, #20]
 8006858:	6125      	str	r5, [r4, #16]
 800685a:	4620      	mov	r0, r4
 800685c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006860:	0800ae97 	.word	0x0800ae97
 8006864:	0800aea8 	.word	0x0800aea8

08006868 <__s2b>:
 8006868:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800686c:	460c      	mov	r4, r1
 800686e:	4615      	mov	r5, r2
 8006870:	461f      	mov	r7, r3
 8006872:	2209      	movs	r2, #9
 8006874:	3308      	adds	r3, #8
 8006876:	4606      	mov	r6, r0
 8006878:	fb93 f3f2 	sdiv	r3, r3, r2
 800687c:	2100      	movs	r1, #0
 800687e:	2201      	movs	r2, #1
 8006880:	429a      	cmp	r2, r3
 8006882:	db09      	blt.n	8006898 <__s2b+0x30>
 8006884:	4630      	mov	r0, r6
 8006886:	f7ff ff47 	bl	8006718 <_Balloc>
 800688a:	b940      	cbnz	r0, 800689e <__s2b+0x36>
 800688c:	4602      	mov	r2, r0
 800688e:	4b19      	ldr	r3, [pc, #100]	@ (80068f4 <__s2b+0x8c>)
 8006890:	4819      	ldr	r0, [pc, #100]	@ (80068f8 <__s2b+0x90>)
 8006892:	21d3      	movs	r1, #211	@ 0xd3
 8006894:	f002 f858 	bl	8008948 <__assert_func>
 8006898:	0052      	lsls	r2, r2, #1
 800689a:	3101      	adds	r1, #1
 800689c:	e7f0      	b.n	8006880 <__s2b+0x18>
 800689e:	9b08      	ldr	r3, [sp, #32]
 80068a0:	6143      	str	r3, [r0, #20]
 80068a2:	2d09      	cmp	r5, #9
 80068a4:	f04f 0301 	mov.w	r3, #1
 80068a8:	6103      	str	r3, [r0, #16]
 80068aa:	dd16      	ble.n	80068da <__s2b+0x72>
 80068ac:	f104 0909 	add.w	r9, r4, #9
 80068b0:	46c8      	mov	r8, r9
 80068b2:	442c      	add	r4, r5
 80068b4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80068b8:	4601      	mov	r1, r0
 80068ba:	3b30      	subs	r3, #48	@ 0x30
 80068bc:	220a      	movs	r2, #10
 80068be:	4630      	mov	r0, r6
 80068c0:	f7ff ff8c 	bl	80067dc <__multadd>
 80068c4:	45a0      	cmp	r8, r4
 80068c6:	d1f5      	bne.n	80068b4 <__s2b+0x4c>
 80068c8:	f1a5 0408 	sub.w	r4, r5, #8
 80068cc:	444c      	add	r4, r9
 80068ce:	1b2d      	subs	r5, r5, r4
 80068d0:	1963      	adds	r3, r4, r5
 80068d2:	42bb      	cmp	r3, r7
 80068d4:	db04      	blt.n	80068e0 <__s2b+0x78>
 80068d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80068da:	340a      	adds	r4, #10
 80068dc:	2509      	movs	r5, #9
 80068de:	e7f6      	b.n	80068ce <__s2b+0x66>
 80068e0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80068e4:	4601      	mov	r1, r0
 80068e6:	3b30      	subs	r3, #48	@ 0x30
 80068e8:	220a      	movs	r2, #10
 80068ea:	4630      	mov	r0, r6
 80068ec:	f7ff ff76 	bl	80067dc <__multadd>
 80068f0:	e7ee      	b.n	80068d0 <__s2b+0x68>
 80068f2:	bf00      	nop
 80068f4:	0800ae97 	.word	0x0800ae97
 80068f8:	0800aea8 	.word	0x0800aea8

080068fc <__hi0bits>:
 80068fc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006900:	4603      	mov	r3, r0
 8006902:	bf36      	itet	cc
 8006904:	0403      	lslcc	r3, r0, #16
 8006906:	2000      	movcs	r0, #0
 8006908:	2010      	movcc	r0, #16
 800690a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800690e:	bf3c      	itt	cc
 8006910:	021b      	lslcc	r3, r3, #8
 8006912:	3008      	addcc	r0, #8
 8006914:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006918:	bf3c      	itt	cc
 800691a:	011b      	lslcc	r3, r3, #4
 800691c:	3004      	addcc	r0, #4
 800691e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006922:	bf3c      	itt	cc
 8006924:	009b      	lslcc	r3, r3, #2
 8006926:	3002      	addcc	r0, #2
 8006928:	2b00      	cmp	r3, #0
 800692a:	db05      	blt.n	8006938 <__hi0bits+0x3c>
 800692c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006930:	f100 0001 	add.w	r0, r0, #1
 8006934:	bf08      	it	eq
 8006936:	2020      	moveq	r0, #32
 8006938:	4770      	bx	lr

0800693a <__lo0bits>:
 800693a:	6803      	ldr	r3, [r0, #0]
 800693c:	4602      	mov	r2, r0
 800693e:	f013 0007 	ands.w	r0, r3, #7
 8006942:	d00b      	beq.n	800695c <__lo0bits+0x22>
 8006944:	07d9      	lsls	r1, r3, #31
 8006946:	d421      	bmi.n	800698c <__lo0bits+0x52>
 8006948:	0798      	lsls	r0, r3, #30
 800694a:	bf49      	itett	mi
 800694c:	085b      	lsrmi	r3, r3, #1
 800694e:	089b      	lsrpl	r3, r3, #2
 8006950:	2001      	movmi	r0, #1
 8006952:	6013      	strmi	r3, [r2, #0]
 8006954:	bf5c      	itt	pl
 8006956:	6013      	strpl	r3, [r2, #0]
 8006958:	2002      	movpl	r0, #2
 800695a:	4770      	bx	lr
 800695c:	b299      	uxth	r1, r3
 800695e:	b909      	cbnz	r1, 8006964 <__lo0bits+0x2a>
 8006960:	0c1b      	lsrs	r3, r3, #16
 8006962:	2010      	movs	r0, #16
 8006964:	b2d9      	uxtb	r1, r3
 8006966:	b909      	cbnz	r1, 800696c <__lo0bits+0x32>
 8006968:	3008      	adds	r0, #8
 800696a:	0a1b      	lsrs	r3, r3, #8
 800696c:	0719      	lsls	r1, r3, #28
 800696e:	bf04      	itt	eq
 8006970:	091b      	lsreq	r3, r3, #4
 8006972:	3004      	addeq	r0, #4
 8006974:	0799      	lsls	r1, r3, #30
 8006976:	bf04      	itt	eq
 8006978:	089b      	lsreq	r3, r3, #2
 800697a:	3002      	addeq	r0, #2
 800697c:	07d9      	lsls	r1, r3, #31
 800697e:	d403      	bmi.n	8006988 <__lo0bits+0x4e>
 8006980:	085b      	lsrs	r3, r3, #1
 8006982:	f100 0001 	add.w	r0, r0, #1
 8006986:	d003      	beq.n	8006990 <__lo0bits+0x56>
 8006988:	6013      	str	r3, [r2, #0]
 800698a:	4770      	bx	lr
 800698c:	2000      	movs	r0, #0
 800698e:	4770      	bx	lr
 8006990:	2020      	movs	r0, #32
 8006992:	4770      	bx	lr

08006994 <__i2b>:
 8006994:	b510      	push	{r4, lr}
 8006996:	460c      	mov	r4, r1
 8006998:	2101      	movs	r1, #1
 800699a:	f7ff febd 	bl	8006718 <_Balloc>
 800699e:	4602      	mov	r2, r0
 80069a0:	b928      	cbnz	r0, 80069ae <__i2b+0x1a>
 80069a2:	4b05      	ldr	r3, [pc, #20]	@ (80069b8 <__i2b+0x24>)
 80069a4:	4805      	ldr	r0, [pc, #20]	@ (80069bc <__i2b+0x28>)
 80069a6:	f240 1145 	movw	r1, #325	@ 0x145
 80069aa:	f001 ffcd 	bl	8008948 <__assert_func>
 80069ae:	2301      	movs	r3, #1
 80069b0:	6144      	str	r4, [r0, #20]
 80069b2:	6103      	str	r3, [r0, #16]
 80069b4:	bd10      	pop	{r4, pc}
 80069b6:	bf00      	nop
 80069b8:	0800ae97 	.word	0x0800ae97
 80069bc:	0800aea8 	.word	0x0800aea8

080069c0 <__multiply>:
 80069c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069c4:	4617      	mov	r7, r2
 80069c6:	690a      	ldr	r2, [r1, #16]
 80069c8:	693b      	ldr	r3, [r7, #16]
 80069ca:	429a      	cmp	r2, r3
 80069cc:	bfa8      	it	ge
 80069ce:	463b      	movge	r3, r7
 80069d0:	4689      	mov	r9, r1
 80069d2:	bfa4      	itt	ge
 80069d4:	460f      	movge	r7, r1
 80069d6:	4699      	movge	r9, r3
 80069d8:	693d      	ldr	r5, [r7, #16]
 80069da:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80069de:	68bb      	ldr	r3, [r7, #8]
 80069e0:	6879      	ldr	r1, [r7, #4]
 80069e2:	eb05 060a 	add.w	r6, r5, sl
 80069e6:	42b3      	cmp	r3, r6
 80069e8:	b085      	sub	sp, #20
 80069ea:	bfb8      	it	lt
 80069ec:	3101      	addlt	r1, #1
 80069ee:	f7ff fe93 	bl	8006718 <_Balloc>
 80069f2:	b930      	cbnz	r0, 8006a02 <__multiply+0x42>
 80069f4:	4602      	mov	r2, r0
 80069f6:	4b41      	ldr	r3, [pc, #260]	@ (8006afc <__multiply+0x13c>)
 80069f8:	4841      	ldr	r0, [pc, #260]	@ (8006b00 <__multiply+0x140>)
 80069fa:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80069fe:	f001 ffa3 	bl	8008948 <__assert_func>
 8006a02:	f100 0414 	add.w	r4, r0, #20
 8006a06:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006a0a:	4623      	mov	r3, r4
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	4573      	cmp	r3, lr
 8006a10:	d320      	bcc.n	8006a54 <__multiply+0x94>
 8006a12:	f107 0814 	add.w	r8, r7, #20
 8006a16:	f109 0114 	add.w	r1, r9, #20
 8006a1a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006a1e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006a22:	9302      	str	r3, [sp, #8]
 8006a24:	1beb      	subs	r3, r5, r7
 8006a26:	3b15      	subs	r3, #21
 8006a28:	f023 0303 	bic.w	r3, r3, #3
 8006a2c:	3304      	adds	r3, #4
 8006a2e:	3715      	adds	r7, #21
 8006a30:	42bd      	cmp	r5, r7
 8006a32:	bf38      	it	cc
 8006a34:	2304      	movcc	r3, #4
 8006a36:	9301      	str	r3, [sp, #4]
 8006a38:	9b02      	ldr	r3, [sp, #8]
 8006a3a:	9103      	str	r1, [sp, #12]
 8006a3c:	428b      	cmp	r3, r1
 8006a3e:	d80c      	bhi.n	8006a5a <__multiply+0x9a>
 8006a40:	2e00      	cmp	r6, #0
 8006a42:	dd03      	ble.n	8006a4c <__multiply+0x8c>
 8006a44:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d055      	beq.n	8006af8 <__multiply+0x138>
 8006a4c:	6106      	str	r6, [r0, #16]
 8006a4e:	b005      	add	sp, #20
 8006a50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a54:	f843 2b04 	str.w	r2, [r3], #4
 8006a58:	e7d9      	b.n	8006a0e <__multiply+0x4e>
 8006a5a:	f8b1 a000 	ldrh.w	sl, [r1]
 8006a5e:	f1ba 0f00 	cmp.w	sl, #0
 8006a62:	d01f      	beq.n	8006aa4 <__multiply+0xe4>
 8006a64:	46c4      	mov	ip, r8
 8006a66:	46a1      	mov	r9, r4
 8006a68:	2700      	movs	r7, #0
 8006a6a:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006a6e:	f8d9 3000 	ldr.w	r3, [r9]
 8006a72:	fa1f fb82 	uxth.w	fp, r2
 8006a76:	b29b      	uxth	r3, r3
 8006a78:	fb0a 330b 	mla	r3, sl, fp, r3
 8006a7c:	443b      	add	r3, r7
 8006a7e:	f8d9 7000 	ldr.w	r7, [r9]
 8006a82:	0c12      	lsrs	r2, r2, #16
 8006a84:	0c3f      	lsrs	r7, r7, #16
 8006a86:	fb0a 7202 	mla	r2, sl, r2, r7
 8006a8a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006a8e:	b29b      	uxth	r3, r3
 8006a90:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006a94:	4565      	cmp	r5, ip
 8006a96:	f849 3b04 	str.w	r3, [r9], #4
 8006a9a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006a9e:	d8e4      	bhi.n	8006a6a <__multiply+0xaa>
 8006aa0:	9b01      	ldr	r3, [sp, #4]
 8006aa2:	50e7      	str	r7, [r4, r3]
 8006aa4:	9b03      	ldr	r3, [sp, #12]
 8006aa6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006aaa:	3104      	adds	r1, #4
 8006aac:	f1b9 0f00 	cmp.w	r9, #0
 8006ab0:	d020      	beq.n	8006af4 <__multiply+0x134>
 8006ab2:	6823      	ldr	r3, [r4, #0]
 8006ab4:	4647      	mov	r7, r8
 8006ab6:	46a4      	mov	ip, r4
 8006ab8:	f04f 0a00 	mov.w	sl, #0
 8006abc:	f8b7 b000 	ldrh.w	fp, [r7]
 8006ac0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006ac4:	fb09 220b 	mla	r2, r9, fp, r2
 8006ac8:	4452      	add	r2, sl
 8006aca:	b29b      	uxth	r3, r3
 8006acc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006ad0:	f84c 3b04 	str.w	r3, [ip], #4
 8006ad4:	f857 3b04 	ldr.w	r3, [r7], #4
 8006ad8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006adc:	f8bc 3000 	ldrh.w	r3, [ip]
 8006ae0:	fb09 330a 	mla	r3, r9, sl, r3
 8006ae4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006ae8:	42bd      	cmp	r5, r7
 8006aea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006aee:	d8e5      	bhi.n	8006abc <__multiply+0xfc>
 8006af0:	9a01      	ldr	r2, [sp, #4]
 8006af2:	50a3      	str	r3, [r4, r2]
 8006af4:	3404      	adds	r4, #4
 8006af6:	e79f      	b.n	8006a38 <__multiply+0x78>
 8006af8:	3e01      	subs	r6, #1
 8006afa:	e7a1      	b.n	8006a40 <__multiply+0x80>
 8006afc:	0800ae97 	.word	0x0800ae97
 8006b00:	0800aea8 	.word	0x0800aea8

08006b04 <__pow5mult>:
 8006b04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b08:	4615      	mov	r5, r2
 8006b0a:	f012 0203 	ands.w	r2, r2, #3
 8006b0e:	4607      	mov	r7, r0
 8006b10:	460e      	mov	r6, r1
 8006b12:	d007      	beq.n	8006b24 <__pow5mult+0x20>
 8006b14:	4c25      	ldr	r4, [pc, #148]	@ (8006bac <__pow5mult+0xa8>)
 8006b16:	3a01      	subs	r2, #1
 8006b18:	2300      	movs	r3, #0
 8006b1a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006b1e:	f7ff fe5d 	bl	80067dc <__multadd>
 8006b22:	4606      	mov	r6, r0
 8006b24:	10ad      	asrs	r5, r5, #2
 8006b26:	d03d      	beq.n	8006ba4 <__pow5mult+0xa0>
 8006b28:	69fc      	ldr	r4, [r7, #28]
 8006b2a:	b97c      	cbnz	r4, 8006b4c <__pow5mult+0x48>
 8006b2c:	2010      	movs	r0, #16
 8006b2e:	f7ff fd3d 	bl	80065ac <malloc>
 8006b32:	4602      	mov	r2, r0
 8006b34:	61f8      	str	r0, [r7, #28]
 8006b36:	b928      	cbnz	r0, 8006b44 <__pow5mult+0x40>
 8006b38:	4b1d      	ldr	r3, [pc, #116]	@ (8006bb0 <__pow5mult+0xac>)
 8006b3a:	481e      	ldr	r0, [pc, #120]	@ (8006bb4 <__pow5mult+0xb0>)
 8006b3c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006b40:	f001 ff02 	bl	8008948 <__assert_func>
 8006b44:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006b48:	6004      	str	r4, [r0, #0]
 8006b4a:	60c4      	str	r4, [r0, #12]
 8006b4c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006b50:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006b54:	b94c      	cbnz	r4, 8006b6a <__pow5mult+0x66>
 8006b56:	f240 2171 	movw	r1, #625	@ 0x271
 8006b5a:	4638      	mov	r0, r7
 8006b5c:	f7ff ff1a 	bl	8006994 <__i2b>
 8006b60:	2300      	movs	r3, #0
 8006b62:	f8c8 0008 	str.w	r0, [r8, #8]
 8006b66:	4604      	mov	r4, r0
 8006b68:	6003      	str	r3, [r0, #0]
 8006b6a:	f04f 0900 	mov.w	r9, #0
 8006b6e:	07eb      	lsls	r3, r5, #31
 8006b70:	d50a      	bpl.n	8006b88 <__pow5mult+0x84>
 8006b72:	4631      	mov	r1, r6
 8006b74:	4622      	mov	r2, r4
 8006b76:	4638      	mov	r0, r7
 8006b78:	f7ff ff22 	bl	80069c0 <__multiply>
 8006b7c:	4631      	mov	r1, r6
 8006b7e:	4680      	mov	r8, r0
 8006b80:	4638      	mov	r0, r7
 8006b82:	f7ff fe09 	bl	8006798 <_Bfree>
 8006b86:	4646      	mov	r6, r8
 8006b88:	106d      	asrs	r5, r5, #1
 8006b8a:	d00b      	beq.n	8006ba4 <__pow5mult+0xa0>
 8006b8c:	6820      	ldr	r0, [r4, #0]
 8006b8e:	b938      	cbnz	r0, 8006ba0 <__pow5mult+0x9c>
 8006b90:	4622      	mov	r2, r4
 8006b92:	4621      	mov	r1, r4
 8006b94:	4638      	mov	r0, r7
 8006b96:	f7ff ff13 	bl	80069c0 <__multiply>
 8006b9a:	6020      	str	r0, [r4, #0]
 8006b9c:	f8c0 9000 	str.w	r9, [r0]
 8006ba0:	4604      	mov	r4, r0
 8006ba2:	e7e4      	b.n	8006b6e <__pow5mult+0x6a>
 8006ba4:	4630      	mov	r0, r6
 8006ba6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006baa:	bf00      	nop
 8006bac:	0800afd4 	.word	0x0800afd4
 8006bb0:	0800ae28 	.word	0x0800ae28
 8006bb4:	0800aea8 	.word	0x0800aea8

08006bb8 <__lshift>:
 8006bb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006bbc:	460c      	mov	r4, r1
 8006bbe:	6849      	ldr	r1, [r1, #4]
 8006bc0:	6923      	ldr	r3, [r4, #16]
 8006bc2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006bc6:	68a3      	ldr	r3, [r4, #8]
 8006bc8:	4607      	mov	r7, r0
 8006bca:	4691      	mov	r9, r2
 8006bcc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006bd0:	f108 0601 	add.w	r6, r8, #1
 8006bd4:	42b3      	cmp	r3, r6
 8006bd6:	db0b      	blt.n	8006bf0 <__lshift+0x38>
 8006bd8:	4638      	mov	r0, r7
 8006bda:	f7ff fd9d 	bl	8006718 <_Balloc>
 8006bde:	4605      	mov	r5, r0
 8006be0:	b948      	cbnz	r0, 8006bf6 <__lshift+0x3e>
 8006be2:	4602      	mov	r2, r0
 8006be4:	4b28      	ldr	r3, [pc, #160]	@ (8006c88 <__lshift+0xd0>)
 8006be6:	4829      	ldr	r0, [pc, #164]	@ (8006c8c <__lshift+0xd4>)
 8006be8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006bec:	f001 feac 	bl	8008948 <__assert_func>
 8006bf0:	3101      	adds	r1, #1
 8006bf2:	005b      	lsls	r3, r3, #1
 8006bf4:	e7ee      	b.n	8006bd4 <__lshift+0x1c>
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	f100 0114 	add.w	r1, r0, #20
 8006bfc:	f100 0210 	add.w	r2, r0, #16
 8006c00:	4618      	mov	r0, r3
 8006c02:	4553      	cmp	r3, sl
 8006c04:	db33      	blt.n	8006c6e <__lshift+0xb6>
 8006c06:	6920      	ldr	r0, [r4, #16]
 8006c08:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006c0c:	f104 0314 	add.w	r3, r4, #20
 8006c10:	f019 091f 	ands.w	r9, r9, #31
 8006c14:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006c18:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006c1c:	d02b      	beq.n	8006c76 <__lshift+0xbe>
 8006c1e:	f1c9 0e20 	rsb	lr, r9, #32
 8006c22:	468a      	mov	sl, r1
 8006c24:	2200      	movs	r2, #0
 8006c26:	6818      	ldr	r0, [r3, #0]
 8006c28:	fa00 f009 	lsl.w	r0, r0, r9
 8006c2c:	4310      	orrs	r0, r2
 8006c2e:	f84a 0b04 	str.w	r0, [sl], #4
 8006c32:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c36:	459c      	cmp	ip, r3
 8006c38:	fa22 f20e 	lsr.w	r2, r2, lr
 8006c3c:	d8f3      	bhi.n	8006c26 <__lshift+0x6e>
 8006c3e:	ebac 0304 	sub.w	r3, ip, r4
 8006c42:	3b15      	subs	r3, #21
 8006c44:	f023 0303 	bic.w	r3, r3, #3
 8006c48:	3304      	adds	r3, #4
 8006c4a:	f104 0015 	add.w	r0, r4, #21
 8006c4e:	4560      	cmp	r0, ip
 8006c50:	bf88      	it	hi
 8006c52:	2304      	movhi	r3, #4
 8006c54:	50ca      	str	r2, [r1, r3]
 8006c56:	b10a      	cbz	r2, 8006c5c <__lshift+0xa4>
 8006c58:	f108 0602 	add.w	r6, r8, #2
 8006c5c:	3e01      	subs	r6, #1
 8006c5e:	4638      	mov	r0, r7
 8006c60:	612e      	str	r6, [r5, #16]
 8006c62:	4621      	mov	r1, r4
 8006c64:	f7ff fd98 	bl	8006798 <_Bfree>
 8006c68:	4628      	mov	r0, r5
 8006c6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c6e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006c72:	3301      	adds	r3, #1
 8006c74:	e7c5      	b.n	8006c02 <__lshift+0x4a>
 8006c76:	3904      	subs	r1, #4
 8006c78:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c7c:	f841 2f04 	str.w	r2, [r1, #4]!
 8006c80:	459c      	cmp	ip, r3
 8006c82:	d8f9      	bhi.n	8006c78 <__lshift+0xc0>
 8006c84:	e7ea      	b.n	8006c5c <__lshift+0xa4>
 8006c86:	bf00      	nop
 8006c88:	0800ae97 	.word	0x0800ae97
 8006c8c:	0800aea8 	.word	0x0800aea8

08006c90 <__mcmp>:
 8006c90:	690a      	ldr	r2, [r1, #16]
 8006c92:	4603      	mov	r3, r0
 8006c94:	6900      	ldr	r0, [r0, #16]
 8006c96:	1a80      	subs	r0, r0, r2
 8006c98:	b530      	push	{r4, r5, lr}
 8006c9a:	d10e      	bne.n	8006cba <__mcmp+0x2a>
 8006c9c:	3314      	adds	r3, #20
 8006c9e:	3114      	adds	r1, #20
 8006ca0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006ca4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006ca8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006cac:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006cb0:	4295      	cmp	r5, r2
 8006cb2:	d003      	beq.n	8006cbc <__mcmp+0x2c>
 8006cb4:	d205      	bcs.n	8006cc2 <__mcmp+0x32>
 8006cb6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006cba:	bd30      	pop	{r4, r5, pc}
 8006cbc:	42a3      	cmp	r3, r4
 8006cbe:	d3f3      	bcc.n	8006ca8 <__mcmp+0x18>
 8006cc0:	e7fb      	b.n	8006cba <__mcmp+0x2a>
 8006cc2:	2001      	movs	r0, #1
 8006cc4:	e7f9      	b.n	8006cba <__mcmp+0x2a>
	...

08006cc8 <__mdiff>:
 8006cc8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ccc:	4689      	mov	r9, r1
 8006cce:	4606      	mov	r6, r0
 8006cd0:	4611      	mov	r1, r2
 8006cd2:	4648      	mov	r0, r9
 8006cd4:	4614      	mov	r4, r2
 8006cd6:	f7ff ffdb 	bl	8006c90 <__mcmp>
 8006cda:	1e05      	subs	r5, r0, #0
 8006cdc:	d112      	bne.n	8006d04 <__mdiff+0x3c>
 8006cde:	4629      	mov	r1, r5
 8006ce0:	4630      	mov	r0, r6
 8006ce2:	f7ff fd19 	bl	8006718 <_Balloc>
 8006ce6:	4602      	mov	r2, r0
 8006ce8:	b928      	cbnz	r0, 8006cf6 <__mdiff+0x2e>
 8006cea:	4b3f      	ldr	r3, [pc, #252]	@ (8006de8 <__mdiff+0x120>)
 8006cec:	f240 2137 	movw	r1, #567	@ 0x237
 8006cf0:	483e      	ldr	r0, [pc, #248]	@ (8006dec <__mdiff+0x124>)
 8006cf2:	f001 fe29 	bl	8008948 <__assert_func>
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006cfc:	4610      	mov	r0, r2
 8006cfe:	b003      	add	sp, #12
 8006d00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d04:	bfbc      	itt	lt
 8006d06:	464b      	movlt	r3, r9
 8006d08:	46a1      	movlt	r9, r4
 8006d0a:	4630      	mov	r0, r6
 8006d0c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006d10:	bfba      	itte	lt
 8006d12:	461c      	movlt	r4, r3
 8006d14:	2501      	movlt	r5, #1
 8006d16:	2500      	movge	r5, #0
 8006d18:	f7ff fcfe 	bl	8006718 <_Balloc>
 8006d1c:	4602      	mov	r2, r0
 8006d1e:	b918      	cbnz	r0, 8006d28 <__mdiff+0x60>
 8006d20:	4b31      	ldr	r3, [pc, #196]	@ (8006de8 <__mdiff+0x120>)
 8006d22:	f240 2145 	movw	r1, #581	@ 0x245
 8006d26:	e7e3      	b.n	8006cf0 <__mdiff+0x28>
 8006d28:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006d2c:	6926      	ldr	r6, [r4, #16]
 8006d2e:	60c5      	str	r5, [r0, #12]
 8006d30:	f109 0310 	add.w	r3, r9, #16
 8006d34:	f109 0514 	add.w	r5, r9, #20
 8006d38:	f104 0e14 	add.w	lr, r4, #20
 8006d3c:	f100 0b14 	add.w	fp, r0, #20
 8006d40:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006d44:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006d48:	9301      	str	r3, [sp, #4]
 8006d4a:	46d9      	mov	r9, fp
 8006d4c:	f04f 0c00 	mov.w	ip, #0
 8006d50:	9b01      	ldr	r3, [sp, #4]
 8006d52:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006d56:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006d5a:	9301      	str	r3, [sp, #4]
 8006d5c:	fa1f f38a 	uxth.w	r3, sl
 8006d60:	4619      	mov	r1, r3
 8006d62:	b283      	uxth	r3, r0
 8006d64:	1acb      	subs	r3, r1, r3
 8006d66:	0c00      	lsrs	r0, r0, #16
 8006d68:	4463      	add	r3, ip
 8006d6a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006d6e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006d72:	b29b      	uxth	r3, r3
 8006d74:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006d78:	4576      	cmp	r6, lr
 8006d7a:	f849 3b04 	str.w	r3, [r9], #4
 8006d7e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006d82:	d8e5      	bhi.n	8006d50 <__mdiff+0x88>
 8006d84:	1b33      	subs	r3, r6, r4
 8006d86:	3b15      	subs	r3, #21
 8006d88:	f023 0303 	bic.w	r3, r3, #3
 8006d8c:	3415      	adds	r4, #21
 8006d8e:	3304      	adds	r3, #4
 8006d90:	42a6      	cmp	r6, r4
 8006d92:	bf38      	it	cc
 8006d94:	2304      	movcc	r3, #4
 8006d96:	441d      	add	r5, r3
 8006d98:	445b      	add	r3, fp
 8006d9a:	461e      	mov	r6, r3
 8006d9c:	462c      	mov	r4, r5
 8006d9e:	4544      	cmp	r4, r8
 8006da0:	d30e      	bcc.n	8006dc0 <__mdiff+0xf8>
 8006da2:	f108 0103 	add.w	r1, r8, #3
 8006da6:	1b49      	subs	r1, r1, r5
 8006da8:	f021 0103 	bic.w	r1, r1, #3
 8006dac:	3d03      	subs	r5, #3
 8006dae:	45a8      	cmp	r8, r5
 8006db0:	bf38      	it	cc
 8006db2:	2100      	movcc	r1, #0
 8006db4:	440b      	add	r3, r1
 8006db6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006dba:	b191      	cbz	r1, 8006de2 <__mdiff+0x11a>
 8006dbc:	6117      	str	r7, [r2, #16]
 8006dbe:	e79d      	b.n	8006cfc <__mdiff+0x34>
 8006dc0:	f854 1b04 	ldr.w	r1, [r4], #4
 8006dc4:	46e6      	mov	lr, ip
 8006dc6:	0c08      	lsrs	r0, r1, #16
 8006dc8:	fa1c fc81 	uxtah	ip, ip, r1
 8006dcc:	4471      	add	r1, lr
 8006dce:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006dd2:	b289      	uxth	r1, r1
 8006dd4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006dd8:	f846 1b04 	str.w	r1, [r6], #4
 8006ddc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006de0:	e7dd      	b.n	8006d9e <__mdiff+0xd6>
 8006de2:	3f01      	subs	r7, #1
 8006de4:	e7e7      	b.n	8006db6 <__mdiff+0xee>
 8006de6:	bf00      	nop
 8006de8:	0800ae97 	.word	0x0800ae97
 8006dec:	0800aea8 	.word	0x0800aea8

08006df0 <__ulp>:
 8006df0:	b082      	sub	sp, #8
 8006df2:	ed8d 0b00 	vstr	d0, [sp]
 8006df6:	9a01      	ldr	r2, [sp, #4]
 8006df8:	4b0f      	ldr	r3, [pc, #60]	@ (8006e38 <__ulp+0x48>)
 8006dfa:	4013      	ands	r3, r2
 8006dfc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	dc08      	bgt.n	8006e16 <__ulp+0x26>
 8006e04:	425b      	negs	r3, r3
 8006e06:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006e0a:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006e0e:	da04      	bge.n	8006e1a <__ulp+0x2a>
 8006e10:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006e14:	4113      	asrs	r3, r2
 8006e16:	2200      	movs	r2, #0
 8006e18:	e008      	b.n	8006e2c <__ulp+0x3c>
 8006e1a:	f1a2 0314 	sub.w	r3, r2, #20
 8006e1e:	2b1e      	cmp	r3, #30
 8006e20:	bfda      	itte	le
 8006e22:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8006e26:	40da      	lsrle	r2, r3
 8006e28:	2201      	movgt	r2, #1
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	4619      	mov	r1, r3
 8006e2e:	4610      	mov	r0, r2
 8006e30:	ec41 0b10 	vmov	d0, r0, r1
 8006e34:	b002      	add	sp, #8
 8006e36:	4770      	bx	lr
 8006e38:	7ff00000 	.word	0x7ff00000

08006e3c <__b2d>:
 8006e3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e40:	6906      	ldr	r6, [r0, #16]
 8006e42:	f100 0814 	add.w	r8, r0, #20
 8006e46:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8006e4a:	1f37      	subs	r7, r6, #4
 8006e4c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006e50:	4610      	mov	r0, r2
 8006e52:	f7ff fd53 	bl	80068fc <__hi0bits>
 8006e56:	f1c0 0320 	rsb	r3, r0, #32
 8006e5a:	280a      	cmp	r0, #10
 8006e5c:	600b      	str	r3, [r1, #0]
 8006e5e:	491b      	ldr	r1, [pc, #108]	@ (8006ecc <__b2d+0x90>)
 8006e60:	dc15      	bgt.n	8006e8e <__b2d+0x52>
 8006e62:	f1c0 0c0b 	rsb	ip, r0, #11
 8006e66:	fa22 f30c 	lsr.w	r3, r2, ip
 8006e6a:	45b8      	cmp	r8, r7
 8006e6c:	ea43 0501 	orr.w	r5, r3, r1
 8006e70:	bf34      	ite	cc
 8006e72:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006e76:	2300      	movcs	r3, #0
 8006e78:	3015      	adds	r0, #21
 8006e7a:	fa02 f000 	lsl.w	r0, r2, r0
 8006e7e:	fa23 f30c 	lsr.w	r3, r3, ip
 8006e82:	4303      	orrs	r3, r0
 8006e84:	461c      	mov	r4, r3
 8006e86:	ec45 4b10 	vmov	d0, r4, r5
 8006e8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e8e:	45b8      	cmp	r8, r7
 8006e90:	bf3a      	itte	cc
 8006e92:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006e96:	f1a6 0708 	subcc.w	r7, r6, #8
 8006e9a:	2300      	movcs	r3, #0
 8006e9c:	380b      	subs	r0, #11
 8006e9e:	d012      	beq.n	8006ec6 <__b2d+0x8a>
 8006ea0:	f1c0 0120 	rsb	r1, r0, #32
 8006ea4:	fa23 f401 	lsr.w	r4, r3, r1
 8006ea8:	4082      	lsls	r2, r0
 8006eaa:	4322      	orrs	r2, r4
 8006eac:	4547      	cmp	r7, r8
 8006eae:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8006eb2:	bf8c      	ite	hi
 8006eb4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8006eb8:	2200      	movls	r2, #0
 8006eba:	4083      	lsls	r3, r0
 8006ebc:	40ca      	lsrs	r2, r1
 8006ebe:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8006ec2:	4313      	orrs	r3, r2
 8006ec4:	e7de      	b.n	8006e84 <__b2d+0x48>
 8006ec6:	ea42 0501 	orr.w	r5, r2, r1
 8006eca:	e7db      	b.n	8006e84 <__b2d+0x48>
 8006ecc:	3ff00000 	.word	0x3ff00000

08006ed0 <__d2b>:
 8006ed0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006ed4:	460f      	mov	r7, r1
 8006ed6:	2101      	movs	r1, #1
 8006ed8:	ec59 8b10 	vmov	r8, r9, d0
 8006edc:	4616      	mov	r6, r2
 8006ede:	f7ff fc1b 	bl	8006718 <_Balloc>
 8006ee2:	4604      	mov	r4, r0
 8006ee4:	b930      	cbnz	r0, 8006ef4 <__d2b+0x24>
 8006ee6:	4602      	mov	r2, r0
 8006ee8:	4b23      	ldr	r3, [pc, #140]	@ (8006f78 <__d2b+0xa8>)
 8006eea:	4824      	ldr	r0, [pc, #144]	@ (8006f7c <__d2b+0xac>)
 8006eec:	f240 310f 	movw	r1, #783	@ 0x30f
 8006ef0:	f001 fd2a 	bl	8008948 <__assert_func>
 8006ef4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006ef8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006efc:	b10d      	cbz	r5, 8006f02 <__d2b+0x32>
 8006efe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006f02:	9301      	str	r3, [sp, #4]
 8006f04:	f1b8 0300 	subs.w	r3, r8, #0
 8006f08:	d023      	beq.n	8006f52 <__d2b+0x82>
 8006f0a:	4668      	mov	r0, sp
 8006f0c:	9300      	str	r3, [sp, #0]
 8006f0e:	f7ff fd14 	bl	800693a <__lo0bits>
 8006f12:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006f16:	b1d0      	cbz	r0, 8006f4e <__d2b+0x7e>
 8006f18:	f1c0 0320 	rsb	r3, r0, #32
 8006f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8006f20:	430b      	orrs	r3, r1
 8006f22:	40c2      	lsrs	r2, r0
 8006f24:	6163      	str	r3, [r4, #20]
 8006f26:	9201      	str	r2, [sp, #4]
 8006f28:	9b01      	ldr	r3, [sp, #4]
 8006f2a:	61a3      	str	r3, [r4, #24]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	bf0c      	ite	eq
 8006f30:	2201      	moveq	r2, #1
 8006f32:	2202      	movne	r2, #2
 8006f34:	6122      	str	r2, [r4, #16]
 8006f36:	b1a5      	cbz	r5, 8006f62 <__d2b+0x92>
 8006f38:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006f3c:	4405      	add	r5, r0
 8006f3e:	603d      	str	r5, [r7, #0]
 8006f40:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006f44:	6030      	str	r0, [r6, #0]
 8006f46:	4620      	mov	r0, r4
 8006f48:	b003      	add	sp, #12
 8006f4a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006f4e:	6161      	str	r1, [r4, #20]
 8006f50:	e7ea      	b.n	8006f28 <__d2b+0x58>
 8006f52:	a801      	add	r0, sp, #4
 8006f54:	f7ff fcf1 	bl	800693a <__lo0bits>
 8006f58:	9b01      	ldr	r3, [sp, #4]
 8006f5a:	6163      	str	r3, [r4, #20]
 8006f5c:	3020      	adds	r0, #32
 8006f5e:	2201      	movs	r2, #1
 8006f60:	e7e8      	b.n	8006f34 <__d2b+0x64>
 8006f62:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006f66:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006f6a:	6038      	str	r0, [r7, #0]
 8006f6c:	6918      	ldr	r0, [r3, #16]
 8006f6e:	f7ff fcc5 	bl	80068fc <__hi0bits>
 8006f72:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006f76:	e7e5      	b.n	8006f44 <__d2b+0x74>
 8006f78:	0800ae97 	.word	0x0800ae97
 8006f7c:	0800aea8 	.word	0x0800aea8

08006f80 <__ratio>:
 8006f80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f84:	b085      	sub	sp, #20
 8006f86:	e9cd 1000 	strd	r1, r0, [sp]
 8006f8a:	a902      	add	r1, sp, #8
 8006f8c:	f7ff ff56 	bl	8006e3c <__b2d>
 8006f90:	9800      	ldr	r0, [sp, #0]
 8006f92:	a903      	add	r1, sp, #12
 8006f94:	ec55 4b10 	vmov	r4, r5, d0
 8006f98:	f7ff ff50 	bl	8006e3c <__b2d>
 8006f9c:	9b01      	ldr	r3, [sp, #4]
 8006f9e:	6919      	ldr	r1, [r3, #16]
 8006fa0:	9b00      	ldr	r3, [sp, #0]
 8006fa2:	691b      	ldr	r3, [r3, #16]
 8006fa4:	1ac9      	subs	r1, r1, r3
 8006fa6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8006faa:	1a9b      	subs	r3, r3, r2
 8006fac:	ec5b ab10 	vmov	sl, fp, d0
 8006fb0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	bfce      	itee	gt
 8006fb8:	462a      	movgt	r2, r5
 8006fba:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006fbe:	465a      	movle	r2, fp
 8006fc0:	462f      	mov	r7, r5
 8006fc2:	46d9      	mov	r9, fp
 8006fc4:	bfcc      	ite	gt
 8006fc6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8006fca:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8006fce:	464b      	mov	r3, r9
 8006fd0:	4652      	mov	r2, sl
 8006fd2:	4620      	mov	r0, r4
 8006fd4:	4639      	mov	r1, r7
 8006fd6:	f7f9 fc41 	bl	800085c <__aeabi_ddiv>
 8006fda:	ec41 0b10 	vmov	d0, r0, r1
 8006fde:	b005      	add	sp, #20
 8006fe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006fe4 <__copybits>:
 8006fe4:	3901      	subs	r1, #1
 8006fe6:	b570      	push	{r4, r5, r6, lr}
 8006fe8:	1149      	asrs	r1, r1, #5
 8006fea:	6914      	ldr	r4, [r2, #16]
 8006fec:	3101      	adds	r1, #1
 8006fee:	f102 0314 	add.w	r3, r2, #20
 8006ff2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006ff6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006ffa:	1f05      	subs	r5, r0, #4
 8006ffc:	42a3      	cmp	r3, r4
 8006ffe:	d30c      	bcc.n	800701a <__copybits+0x36>
 8007000:	1aa3      	subs	r3, r4, r2
 8007002:	3b11      	subs	r3, #17
 8007004:	f023 0303 	bic.w	r3, r3, #3
 8007008:	3211      	adds	r2, #17
 800700a:	42a2      	cmp	r2, r4
 800700c:	bf88      	it	hi
 800700e:	2300      	movhi	r3, #0
 8007010:	4418      	add	r0, r3
 8007012:	2300      	movs	r3, #0
 8007014:	4288      	cmp	r0, r1
 8007016:	d305      	bcc.n	8007024 <__copybits+0x40>
 8007018:	bd70      	pop	{r4, r5, r6, pc}
 800701a:	f853 6b04 	ldr.w	r6, [r3], #4
 800701e:	f845 6f04 	str.w	r6, [r5, #4]!
 8007022:	e7eb      	b.n	8006ffc <__copybits+0x18>
 8007024:	f840 3b04 	str.w	r3, [r0], #4
 8007028:	e7f4      	b.n	8007014 <__copybits+0x30>

0800702a <__any_on>:
 800702a:	f100 0214 	add.w	r2, r0, #20
 800702e:	6900      	ldr	r0, [r0, #16]
 8007030:	114b      	asrs	r3, r1, #5
 8007032:	4298      	cmp	r0, r3
 8007034:	b510      	push	{r4, lr}
 8007036:	db11      	blt.n	800705c <__any_on+0x32>
 8007038:	dd0a      	ble.n	8007050 <__any_on+0x26>
 800703a:	f011 011f 	ands.w	r1, r1, #31
 800703e:	d007      	beq.n	8007050 <__any_on+0x26>
 8007040:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007044:	fa24 f001 	lsr.w	r0, r4, r1
 8007048:	fa00 f101 	lsl.w	r1, r0, r1
 800704c:	428c      	cmp	r4, r1
 800704e:	d10b      	bne.n	8007068 <__any_on+0x3e>
 8007050:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007054:	4293      	cmp	r3, r2
 8007056:	d803      	bhi.n	8007060 <__any_on+0x36>
 8007058:	2000      	movs	r0, #0
 800705a:	bd10      	pop	{r4, pc}
 800705c:	4603      	mov	r3, r0
 800705e:	e7f7      	b.n	8007050 <__any_on+0x26>
 8007060:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007064:	2900      	cmp	r1, #0
 8007066:	d0f5      	beq.n	8007054 <__any_on+0x2a>
 8007068:	2001      	movs	r0, #1
 800706a:	e7f6      	b.n	800705a <__any_on+0x30>

0800706c <sulp>:
 800706c:	b570      	push	{r4, r5, r6, lr}
 800706e:	4604      	mov	r4, r0
 8007070:	460d      	mov	r5, r1
 8007072:	ec45 4b10 	vmov	d0, r4, r5
 8007076:	4616      	mov	r6, r2
 8007078:	f7ff feba 	bl	8006df0 <__ulp>
 800707c:	ec51 0b10 	vmov	r0, r1, d0
 8007080:	b17e      	cbz	r6, 80070a2 <sulp+0x36>
 8007082:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007086:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800708a:	2b00      	cmp	r3, #0
 800708c:	dd09      	ble.n	80070a2 <sulp+0x36>
 800708e:	051b      	lsls	r3, r3, #20
 8007090:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007094:	2400      	movs	r4, #0
 8007096:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800709a:	4622      	mov	r2, r4
 800709c:	462b      	mov	r3, r5
 800709e:	f7f9 fab3 	bl	8000608 <__aeabi_dmul>
 80070a2:	ec41 0b10 	vmov	d0, r0, r1
 80070a6:	bd70      	pop	{r4, r5, r6, pc}

080070a8 <_strtod_l>:
 80070a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070ac:	b09f      	sub	sp, #124	@ 0x7c
 80070ae:	460c      	mov	r4, r1
 80070b0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80070b2:	2200      	movs	r2, #0
 80070b4:	921a      	str	r2, [sp, #104]	@ 0x68
 80070b6:	9005      	str	r0, [sp, #20]
 80070b8:	f04f 0a00 	mov.w	sl, #0
 80070bc:	f04f 0b00 	mov.w	fp, #0
 80070c0:	460a      	mov	r2, r1
 80070c2:	9219      	str	r2, [sp, #100]	@ 0x64
 80070c4:	7811      	ldrb	r1, [r2, #0]
 80070c6:	292b      	cmp	r1, #43	@ 0x2b
 80070c8:	d04a      	beq.n	8007160 <_strtod_l+0xb8>
 80070ca:	d838      	bhi.n	800713e <_strtod_l+0x96>
 80070cc:	290d      	cmp	r1, #13
 80070ce:	d832      	bhi.n	8007136 <_strtod_l+0x8e>
 80070d0:	2908      	cmp	r1, #8
 80070d2:	d832      	bhi.n	800713a <_strtod_l+0x92>
 80070d4:	2900      	cmp	r1, #0
 80070d6:	d03b      	beq.n	8007150 <_strtod_l+0xa8>
 80070d8:	2200      	movs	r2, #0
 80070da:	920e      	str	r2, [sp, #56]	@ 0x38
 80070dc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80070de:	782a      	ldrb	r2, [r5, #0]
 80070e0:	2a30      	cmp	r2, #48	@ 0x30
 80070e2:	f040 80b2 	bne.w	800724a <_strtod_l+0x1a2>
 80070e6:	786a      	ldrb	r2, [r5, #1]
 80070e8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80070ec:	2a58      	cmp	r2, #88	@ 0x58
 80070ee:	d16e      	bne.n	80071ce <_strtod_l+0x126>
 80070f0:	9302      	str	r3, [sp, #8]
 80070f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80070f4:	9301      	str	r3, [sp, #4]
 80070f6:	ab1a      	add	r3, sp, #104	@ 0x68
 80070f8:	9300      	str	r3, [sp, #0]
 80070fa:	4a8f      	ldr	r2, [pc, #572]	@ (8007338 <_strtod_l+0x290>)
 80070fc:	9805      	ldr	r0, [sp, #20]
 80070fe:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007100:	a919      	add	r1, sp, #100	@ 0x64
 8007102:	f001 fcbb 	bl	8008a7c <__gethex>
 8007106:	f010 060f 	ands.w	r6, r0, #15
 800710a:	4604      	mov	r4, r0
 800710c:	d005      	beq.n	800711a <_strtod_l+0x72>
 800710e:	2e06      	cmp	r6, #6
 8007110:	d128      	bne.n	8007164 <_strtod_l+0xbc>
 8007112:	3501      	adds	r5, #1
 8007114:	2300      	movs	r3, #0
 8007116:	9519      	str	r5, [sp, #100]	@ 0x64
 8007118:	930e      	str	r3, [sp, #56]	@ 0x38
 800711a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800711c:	2b00      	cmp	r3, #0
 800711e:	f040 858e 	bne.w	8007c3e <_strtod_l+0xb96>
 8007122:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007124:	b1cb      	cbz	r3, 800715a <_strtod_l+0xb2>
 8007126:	4652      	mov	r2, sl
 8007128:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800712c:	ec43 2b10 	vmov	d0, r2, r3
 8007130:	b01f      	add	sp, #124	@ 0x7c
 8007132:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007136:	2920      	cmp	r1, #32
 8007138:	d1ce      	bne.n	80070d8 <_strtod_l+0x30>
 800713a:	3201      	adds	r2, #1
 800713c:	e7c1      	b.n	80070c2 <_strtod_l+0x1a>
 800713e:	292d      	cmp	r1, #45	@ 0x2d
 8007140:	d1ca      	bne.n	80070d8 <_strtod_l+0x30>
 8007142:	2101      	movs	r1, #1
 8007144:	910e      	str	r1, [sp, #56]	@ 0x38
 8007146:	1c51      	adds	r1, r2, #1
 8007148:	9119      	str	r1, [sp, #100]	@ 0x64
 800714a:	7852      	ldrb	r2, [r2, #1]
 800714c:	2a00      	cmp	r2, #0
 800714e:	d1c5      	bne.n	80070dc <_strtod_l+0x34>
 8007150:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007152:	9419      	str	r4, [sp, #100]	@ 0x64
 8007154:	2b00      	cmp	r3, #0
 8007156:	f040 8570 	bne.w	8007c3a <_strtod_l+0xb92>
 800715a:	4652      	mov	r2, sl
 800715c:	465b      	mov	r3, fp
 800715e:	e7e5      	b.n	800712c <_strtod_l+0x84>
 8007160:	2100      	movs	r1, #0
 8007162:	e7ef      	b.n	8007144 <_strtod_l+0x9c>
 8007164:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007166:	b13a      	cbz	r2, 8007178 <_strtod_l+0xd0>
 8007168:	2135      	movs	r1, #53	@ 0x35
 800716a:	a81c      	add	r0, sp, #112	@ 0x70
 800716c:	f7ff ff3a 	bl	8006fe4 <__copybits>
 8007170:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007172:	9805      	ldr	r0, [sp, #20]
 8007174:	f7ff fb10 	bl	8006798 <_Bfree>
 8007178:	3e01      	subs	r6, #1
 800717a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800717c:	2e04      	cmp	r6, #4
 800717e:	d806      	bhi.n	800718e <_strtod_l+0xe6>
 8007180:	e8df f006 	tbb	[pc, r6]
 8007184:	201d0314 	.word	0x201d0314
 8007188:	14          	.byte	0x14
 8007189:	00          	.byte	0x00
 800718a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800718e:	05e1      	lsls	r1, r4, #23
 8007190:	bf48      	it	mi
 8007192:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8007196:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800719a:	0d1b      	lsrs	r3, r3, #20
 800719c:	051b      	lsls	r3, r3, #20
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d1bb      	bne.n	800711a <_strtod_l+0x72>
 80071a2:	f7fe fb2d 	bl	8005800 <__errno>
 80071a6:	2322      	movs	r3, #34	@ 0x22
 80071a8:	6003      	str	r3, [r0, #0]
 80071aa:	e7b6      	b.n	800711a <_strtod_l+0x72>
 80071ac:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80071b0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80071b4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80071b8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80071bc:	e7e7      	b.n	800718e <_strtod_l+0xe6>
 80071be:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8007340 <_strtod_l+0x298>
 80071c2:	e7e4      	b.n	800718e <_strtod_l+0xe6>
 80071c4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80071c8:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80071cc:	e7df      	b.n	800718e <_strtod_l+0xe6>
 80071ce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80071d0:	1c5a      	adds	r2, r3, #1
 80071d2:	9219      	str	r2, [sp, #100]	@ 0x64
 80071d4:	785b      	ldrb	r3, [r3, #1]
 80071d6:	2b30      	cmp	r3, #48	@ 0x30
 80071d8:	d0f9      	beq.n	80071ce <_strtod_l+0x126>
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d09d      	beq.n	800711a <_strtod_l+0x72>
 80071de:	2301      	movs	r3, #1
 80071e0:	2700      	movs	r7, #0
 80071e2:	9308      	str	r3, [sp, #32]
 80071e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80071e6:	930c      	str	r3, [sp, #48]	@ 0x30
 80071e8:	970b      	str	r7, [sp, #44]	@ 0x2c
 80071ea:	46b9      	mov	r9, r7
 80071ec:	220a      	movs	r2, #10
 80071ee:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80071f0:	7805      	ldrb	r5, [r0, #0]
 80071f2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80071f6:	b2d9      	uxtb	r1, r3
 80071f8:	2909      	cmp	r1, #9
 80071fa:	d928      	bls.n	800724e <_strtod_l+0x1a6>
 80071fc:	494f      	ldr	r1, [pc, #316]	@ (800733c <_strtod_l+0x294>)
 80071fe:	2201      	movs	r2, #1
 8007200:	f001 fb67 	bl	80088d2 <strncmp>
 8007204:	2800      	cmp	r0, #0
 8007206:	d032      	beq.n	800726e <_strtod_l+0x1c6>
 8007208:	2000      	movs	r0, #0
 800720a:	462a      	mov	r2, r5
 800720c:	900a      	str	r0, [sp, #40]	@ 0x28
 800720e:	464d      	mov	r5, r9
 8007210:	4603      	mov	r3, r0
 8007212:	2a65      	cmp	r2, #101	@ 0x65
 8007214:	d001      	beq.n	800721a <_strtod_l+0x172>
 8007216:	2a45      	cmp	r2, #69	@ 0x45
 8007218:	d114      	bne.n	8007244 <_strtod_l+0x19c>
 800721a:	b91d      	cbnz	r5, 8007224 <_strtod_l+0x17c>
 800721c:	9a08      	ldr	r2, [sp, #32]
 800721e:	4302      	orrs	r2, r0
 8007220:	d096      	beq.n	8007150 <_strtod_l+0xa8>
 8007222:	2500      	movs	r5, #0
 8007224:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8007226:	1c62      	adds	r2, r4, #1
 8007228:	9219      	str	r2, [sp, #100]	@ 0x64
 800722a:	7862      	ldrb	r2, [r4, #1]
 800722c:	2a2b      	cmp	r2, #43	@ 0x2b
 800722e:	d07a      	beq.n	8007326 <_strtod_l+0x27e>
 8007230:	2a2d      	cmp	r2, #45	@ 0x2d
 8007232:	d07e      	beq.n	8007332 <_strtod_l+0x28a>
 8007234:	f04f 0c00 	mov.w	ip, #0
 8007238:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800723c:	2909      	cmp	r1, #9
 800723e:	f240 8085 	bls.w	800734c <_strtod_l+0x2a4>
 8007242:	9419      	str	r4, [sp, #100]	@ 0x64
 8007244:	f04f 0800 	mov.w	r8, #0
 8007248:	e0a5      	b.n	8007396 <_strtod_l+0x2ee>
 800724a:	2300      	movs	r3, #0
 800724c:	e7c8      	b.n	80071e0 <_strtod_l+0x138>
 800724e:	f1b9 0f08 	cmp.w	r9, #8
 8007252:	bfd8      	it	le
 8007254:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8007256:	f100 0001 	add.w	r0, r0, #1
 800725a:	bfda      	itte	le
 800725c:	fb02 3301 	mlale	r3, r2, r1, r3
 8007260:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8007262:	fb02 3707 	mlagt	r7, r2, r7, r3
 8007266:	f109 0901 	add.w	r9, r9, #1
 800726a:	9019      	str	r0, [sp, #100]	@ 0x64
 800726c:	e7bf      	b.n	80071ee <_strtod_l+0x146>
 800726e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007270:	1c5a      	adds	r2, r3, #1
 8007272:	9219      	str	r2, [sp, #100]	@ 0x64
 8007274:	785a      	ldrb	r2, [r3, #1]
 8007276:	f1b9 0f00 	cmp.w	r9, #0
 800727a:	d03b      	beq.n	80072f4 <_strtod_l+0x24c>
 800727c:	900a      	str	r0, [sp, #40]	@ 0x28
 800727e:	464d      	mov	r5, r9
 8007280:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007284:	2b09      	cmp	r3, #9
 8007286:	d912      	bls.n	80072ae <_strtod_l+0x206>
 8007288:	2301      	movs	r3, #1
 800728a:	e7c2      	b.n	8007212 <_strtod_l+0x16a>
 800728c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800728e:	1c5a      	adds	r2, r3, #1
 8007290:	9219      	str	r2, [sp, #100]	@ 0x64
 8007292:	785a      	ldrb	r2, [r3, #1]
 8007294:	3001      	adds	r0, #1
 8007296:	2a30      	cmp	r2, #48	@ 0x30
 8007298:	d0f8      	beq.n	800728c <_strtod_l+0x1e4>
 800729a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800729e:	2b08      	cmp	r3, #8
 80072a0:	f200 84d2 	bhi.w	8007c48 <_strtod_l+0xba0>
 80072a4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80072a6:	900a      	str	r0, [sp, #40]	@ 0x28
 80072a8:	2000      	movs	r0, #0
 80072aa:	930c      	str	r3, [sp, #48]	@ 0x30
 80072ac:	4605      	mov	r5, r0
 80072ae:	3a30      	subs	r2, #48	@ 0x30
 80072b0:	f100 0301 	add.w	r3, r0, #1
 80072b4:	d018      	beq.n	80072e8 <_strtod_l+0x240>
 80072b6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80072b8:	4419      	add	r1, r3
 80072ba:	910a      	str	r1, [sp, #40]	@ 0x28
 80072bc:	462e      	mov	r6, r5
 80072be:	f04f 0e0a 	mov.w	lr, #10
 80072c2:	1c71      	adds	r1, r6, #1
 80072c4:	eba1 0c05 	sub.w	ip, r1, r5
 80072c8:	4563      	cmp	r3, ip
 80072ca:	dc15      	bgt.n	80072f8 <_strtod_l+0x250>
 80072cc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80072d0:	182b      	adds	r3, r5, r0
 80072d2:	2b08      	cmp	r3, #8
 80072d4:	f105 0501 	add.w	r5, r5, #1
 80072d8:	4405      	add	r5, r0
 80072da:	dc1a      	bgt.n	8007312 <_strtod_l+0x26a>
 80072dc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80072de:	230a      	movs	r3, #10
 80072e0:	fb03 2301 	mla	r3, r3, r1, r2
 80072e4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80072e6:	2300      	movs	r3, #0
 80072e8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80072ea:	1c51      	adds	r1, r2, #1
 80072ec:	9119      	str	r1, [sp, #100]	@ 0x64
 80072ee:	7852      	ldrb	r2, [r2, #1]
 80072f0:	4618      	mov	r0, r3
 80072f2:	e7c5      	b.n	8007280 <_strtod_l+0x1d8>
 80072f4:	4648      	mov	r0, r9
 80072f6:	e7ce      	b.n	8007296 <_strtod_l+0x1ee>
 80072f8:	2e08      	cmp	r6, #8
 80072fa:	dc05      	bgt.n	8007308 <_strtod_l+0x260>
 80072fc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80072fe:	fb0e f606 	mul.w	r6, lr, r6
 8007302:	960b      	str	r6, [sp, #44]	@ 0x2c
 8007304:	460e      	mov	r6, r1
 8007306:	e7dc      	b.n	80072c2 <_strtod_l+0x21a>
 8007308:	2910      	cmp	r1, #16
 800730a:	bfd8      	it	le
 800730c:	fb0e f707 	mulle.w	r7, lr, r7
 8007310:	e7f8      	b.n	8007304 <_strtod_l+0x25c>
 8007312:	2b0f      	cmp	r3, #15
 8007314:	bfdc      	itt	le
 8007316:	230a      	movle	r3, #10
 8007318:	fb03 2707 	mlale	r7, r3, r7, r2
 800731c:	e7e3      	b.n	80072e6 <_strtod_l+0x23e>
 800731e:	2300      	movs	r3, #0
 8007320:	930a      	str	r3, [sp, #40]	@ 0x28
 8007322:	2301      	movs	r3, #1
 8007324:	e77a      	b.n	800721c <_strtod_l+0x174>
 8007326:	f04f 0c00 	mov.w	ip, #0
 800732a:	1ca2      	adds	r2, r4, #2
 800732c:	9219      	str	r2, [sp, #100]	@ 0x64
 800732e:	78a2      	ldrb	r2, [r4, #2]
 8007330:	e782      	b.n	8007238 <_strtod_l+0x190>
 8007332:	f04f 0c01 	mov.w	ip, #1
 8007336:	e7f8      	b.n	800732a <_strtod_l+0x282>
 8007338:	0800b0e4 	.word	0x0800b0e4
 800733c:	0800af01 	.word	0x0800af01
 8007340:	7ff00000 	.word	0x7ff00000
 8007344:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007346:	1c51      	adds	r1, r2, #1
 8007348:	9119      	str	r1, [sp, #100]	@ 0x64
 800734a:	7852      	ldrb	r2, [r2, #1]
 800734c:	2a30      	cmp	r2, #48	@ 0x30
 800734e:	d0f9      	beq.n	8007344 <_strtod_l+0x29c>
 8007350:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007354:	2908      	cmp	r1, #8
 8007356:	f63f af75 	bhi.w	8007244 <_strtod_l+0x19c>
 800735a:	3a30      	subs	r2, #48	@ 0x30
 800735c:	9209      	str	r2, [sp, #36]	@ 0x24
 800735e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007360:	920f      	str	r2, [sp, #60]	@ 0x3c
 8007362:	f04f 080a 	mov.w	r8, #10
 8007366:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007368:	1c56      	adds	r6, r2, #1
 800736a:	9619      	str	r6, [sp, #100]	@ 0x64
 800736c:	7852      	ldrb	r2, [r2, #1]
 800736e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8007372:	f1be 0f09 	cmp.w	lr, #9
 8007376:	d939      	bls.n	80073ec <_strtod_l+0x344>
 8007378:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800737a:	1a76      	subs	r6, r6, r1
 800737c:	2e08      	cmp	r6, #8
 800737e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8007382:	dc03      	bgt.n	800738c <_strtod_l+0x2e4>
 8007384:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007386:	4588      	cmp	r8, r1
 8007388:	bfa8      	it	ge
 800738a:	4688      	movge	r8, r1
 800738c:	f1bc 0f00 	cmp.w	ip, #0
 8007390:	d001      	beq.n	8007396 <_strtod_l+0x2ee>
 8007392:	f1c8 0800 	rsb	r8, r8, #0
 8007396:	2d00      	cmp	r5, #0
 8007398:	d14e      	bne.n	8007438 <_strtod_l+0x390>
 800739a:	9908      	ldr	r1, [sp, #32]
 800739c:	4308      	orrs	r0, r1
 800739e:	f47f aebc 	bne.w	800711a <_strtod_l+0x72>
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	f47f aed4 	bne.w	8007150 <_strtod_l+0xa8>
 80073a8:	2a69      	cmp	r2, #105	@ 0x69
 80073aa:	d028      	beq.n	80073fe <_strtod_l+0x356>
 80073ac:	dc25      	bgt.n	80073fa <_strtod_l+0x352>
 80073ae:	2a49      	cmp	r2, #73	@ 0x49
 80073b0:	d025      	beq.n	80073fe <_strtod_l+0x356>
 80073b2:	2a4e      	cmp	r2, #78	@ 0x4e
 80073b4:	f47f aecc 	bne.w	8007150 <_strtod_l+0xa8>
 80073b8:	499a      	ldr	r1, [pc, #616]	@ (8007624 <_strtod_l+0x57c>)
 80073ba:	a819      	add	r0, sp, #100	@ 0x64
 80073bc:	f001 fd80 	bl	8008ec0 <__match>
 80073c0:	2800      	cmp	r0, #0
 80073c2:	f43f aec5 	beq.w	8007150 <_strtod_l+0xa8>
 80073c6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80073c8:	781b      	ldrb	r3, [r3, #0]
 80073ca:	2b28      	cmp	r3, #40	@ 0x28
 80073cc:	d12e      	bne.n	800742c <_strtod_l+0x384>
 80073ce:	4996      	ldr	r1, [pc, #600]	@ (8007628 <_strtod_l+0x580>)
 80073d0:	aa1c      	add	r2, sp, #112	@ 0x70
 80073d2:	a819      	add	r0, sp, #100	@ 0x64
 80073d4:	f001 fd88 	bl	8008ee8 <__hexnan>
 80073d8:	2805      	cmp	r0, #5
 80073da:	d127      	bne.n	800742c <_strtod_l+0x384>
 80073dc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80073de:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80073e2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80073e6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80073ea:	e696      	b.n	800711a <_strtod_l+0x72>
 80073ec:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80073ee:	fb08 2101 	mla	r1, r8, r1, r2
 80073f2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80073f6:	9209      	str	r2, [sp, #36]	@ 0x24
 80073f8:	e7b5      	b.n	8007366 <_strtod_l+0x2be>
 80073fa:	2a6e      	cmp	r2, #110	@ 0x6e
 80073fc:	e7da      	b.n	80073b4 <_strtod_l+0x30c>
 80073fe:	498b      	ldr	r1, [pc, #556]	@ (800762c <_strtod_l+0x584>)
 8007400:	a819      	add	r0, sp, #100	@ 0x64
 8007402:	f001 fd5d 	bl	8008ec0 <__match>
 8007406:	2800      	cmp	r0, #0
 8007408:	f43f aea2 	beq.w	8007150 <_strtod_l+0xa8>
 800740c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800740e:	4988      	ldr	r1, [pc, #544]	@ (8007630 <_strtod_l+0x588>)
 8007410:	3b01      	subs	r3, #1
 8007412:	a819      	add	r0, sp, #100	@ 0x64
 8007414:	9319      	str	r3, [sp, #100]	@ 0x64
 8007416:	f001 fd53 	bl	8008ec0 <__match>
 800741a:	b910      	cbnz	r0, 8007422 <_strtod_l+0x37a>
 800741c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800741e:	3301      	adds	r3, #1
 8007420:	9319      	str	r3, [sp, #100]	@ 0x64
 8007422:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8007640 <_strtod_l+0x598>
 8007426:	f04f 0a00 	mov.w	sl, #0
 800742a:	e676      	b.n	800711a <_strtod_l+0x72>
 800742c:	4881      	ldr	r0, [pc, #516]	@ (8007634 <_strtod_l+0x58c>)
 800742e:	f001 fa83 	bl	8008938 <nan>
 8007432:	ec5b ab10 	vmov	sl, fp, d0
 8007436:	e670      	b.n	800711a <_strtod_l+0x72>
 8007438:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800743a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800743c:	eba8 0303 	sub.w	r3, r8, r3
 8007440:	f1b9 0f00 	cmp.w	r9, #0
 8007444:	bf08      	it	eq
 8007446:	46a9      	moveq	r9, r5
 8007448:	2d10      	cmp	r5, #16
 800744a:	9309      	str	r3, [sp, #36]	@ 0x24
 800744c:	462c      	mov	r4, r5
 800744e:	bfa8      	it	ge
 8007450:	2410      	movge	r4, #16
 8007452:	f7f9 f85f 	bl	8000514 <__aeabi_ui2d>
 8007456:	2d09      	cmp	r5, #9
 8007458:	4682      	mov	sl, r0
 800745a:	468b      	mov	fp, r1
 800745c:	dc13      	bgt.n	8007486 <_strtod_l+0x3de>
 800745e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007460:	2b00      	cmp	r3, #0
 8007462:	f43f ae5a 	beq.w	800711a <_strtod_l+0x72>
 8007466:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007468:	dd78      	ble.n	800755c <_strtod_l+0x4b4>
 800746a:	2b16      	cmp	r3, #22
 800746c:	dc5f      	bgt.n	800752e <_strtod_l+0x486>
 800746e:	4972      	ldr	r1, [pc, #456]	@ (8007638 <_strtod_l+0x590>)
 8007470:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007474:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007478:	4652      	mov	r2, sl
 800747a:	465b      	mov	r3, fp
 800747c:	f7f9 f8c4 	bl	8000608 <__aeabi_dmul>
 8007480:	4682      	mov	sl, r0
 8007482:	468b      	mov	fp, r1
 8007484:	e649      	b.n	800711a <_strtod_l+0x72>
 8007486:	4b6c      	ldr	r3, [pc, #432]	@ (8007638 <_strtod_l+0x590>)
 8007488:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800748c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007490:	f7f9 f8ba 	bl	8000608 <__aeabi_dmul>
 8007494:	4682      	mov	sl, r0
 8007496:	4638      	mov	r0, r7
 8007498:	468b      	mov	fp, r1
 800749a:	f7f9 f83b 	bl	8000514 <__aeabi_ui2d>
 800749e:	4602      	mov	r2, r0
 80074a0:	460b      	mov	r3, r1
 80074a2:	4650      	mov	r0, sl
 80074a4:	4659      	mov	r1, fp
 80074a6:	f7f8 fef9 	bl	800029c <__adddf3>
 80074aa:	2d0f      	cmp	r5, #15
 80074ac:	4682      	mov	sl, r0
 80074ae:	468b      	mov	fp, r1
 80074b0:	ddd5      	ble.n	800745e <_strtod_l+0x3b6>
 80074b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074b4:	1b2c      	subs	r4, r5, r4
 80074b6:	441c      	add	r4, r3
 80074b8:	2c00      	cmp	r4, #0
 80074ba:	f340 8093 	ble.w	80075e4 <_strtod_l+0x53c>
 80074be:	f014 030f 	ands.w	r3, r4, #15
 80074c2:	d00a      	beq.n	80074da <_strtod_l+0x432>
 80074c4:	495c      	ldr	r1, [pc, #368]	@ (8007638 <_strtod_l+0x590>)
 80074c6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80074ca:	4652      	mov	r2, sl
 80074cc:	465b      	mov	r3, fp
 80074ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80074d2:	f7f9 f899 	bl	8000608 <__aeabi_dmul>
 80074d6:	4682      	mov	sl, r0
 80074d8:	468b      	mov	fp, r1
 80074da:	f034 040f 	bics.w	r4, r4, #15
 80074de:	d073      	beq.n	80075c8 <_strtod_l+0x520>
 80074e0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80074e4:	dd49      	ble.n	800757a <_strtod_l+0x4d2>
 80074e6:	2400      	movs	r4, #0
 80074e8:	46a0      	mov	r8, r4
 80074ea:	940b      	str	r4, [sp, #44]	@ 0x2c
 80074ec:	46a1      	mov	r9, r4
 80074ee:	9a05      	ldr	r2, [sp, #20]
 80074f0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8007640 <_strtod_l+0x598>
 80074f4:	2322      	movs	r3, #34	@ 0x22
 80074f6:	6013      	str	r3, [r2, #0]
 80074f8:	f04f 0a00 	mov.w	sl, #0
 80074fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80074fe:	2b00      	cmp	r3, #0
 8007500:	f43f ae0b 	beq.w	800711a <_strtod_l+0x72>
 8007504:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007506:	9805      	ldr	r0, [sp, #20]
 8007508:	f7ff f946 	bl	8006798 <_Bfree>
 800750c:	9805      	ldr	r0, [sp, #20]
 800750e:	4649      	mov	r1, r9
 8007510:	f7ff f942 	bl	8006798 <_Bfree>
 8007514:	9805      	ldr	r0, [sp, #20]
 8007516:	4641      	mov	r1, r8
 8007518:	f7ff f93e 	bl	8006798 <_Bfree>
 800751c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800751e:	9805      	ldr	r0, [sp, #20]
 8007520:	f7ff f93a 	bl	8006798 <_Bfree>
 8007524:	9805      	ldr	r0, [sp, #20]
 8007526:	4621      	mov	r1, r4
 8007528:	f7ff f936 	bl	8006798 <_Bfree>
 800752c:	e5f5      	b.n	800711a <_strtod_l+0x72>
 800752e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007530:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8007534:	4293      	cmp	r3, r2
 8007536:	dbbc      	blt.n	80074b2 <_strtod_l+0x40a>
 8007538:	4c3f      	ldr	r4, [pc, #252]	@ (8007638 <_strtod_l+0x590>)
 800753a:	f1c5 050f 	rsb	r5, r5, #15
 800753e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007542:	4652      	mov	r2, sl
 8007544:	465b      	mov	r3, fp
 8007546:	e9d1 0100 	ldrd	r0, r1, [r1]
 800754a:	f7f9 f85d 	bl	8000608 <__aeabi_dmul>
 800754e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007550:	1b5d      	subs	r5, r3, r5
 8007552:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007556:	e9d4 2300 	ldrd	r2, r3, [r4]
 800755a:	e78f      	b.n	800747c <_strtod_l+0x3d4>
 800755c:	3316      	adds	r3, #22
 800755e:	dba8      	blt.n	80074b2 <_strtod_l+0x40a>
 8007560:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007562:	eba3 0808 	sub.w	r8, r3, r8
 8007566:	4b34      	ldr	r3, [pc, #208]	@ (8007638 <_strtod_l+0x590>)
 8007568:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800756c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007570:	4650      	mov	r0, sl
 8007572:	4659      	mov	r1, fp
 8007574:	f7f9 f972 	bl	800085c <__aeabi_ddiv>
 8007578:	e782      	b.n	8007480 <_strtod_l+0x3d8>
 800757a:	2300      	movs	r3, #0
 800757c:	4f2f      	ldr	r7, [pc, #188]	@ (800763c <_strtod_l+0x594>)
 800757e:	1124      	asrs	r4, r4, #4
 8007580:	4650      	mov	r0, sl
 8007582:	4659      	mov	r1, fp
 8007584:	461e      	mov	r6, r3
 8007586:	2c01      	cmp	r4, #1
 8007588:	dc21      	bgt.n	80075ce <_strtod_l+0x526>
 800758a:	b10b      	cbz	r3, 8007590 <_strtod_l+0x4e8>
 800758c:	4682      	mov	sl, r0
 800758e:	468b      	mov	fp, r1
 8007590:	492a      	ldr	r1, [pc, #168]	@ (800763c <_strtod_l+0x594>)
 8007592:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007596:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800759a:	4652      	mov	r2, sl
 800759c:	465b      	mov	r3, fp
 800759e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80075a2:	f7f9 f831 	bl	8000608 <__aeabi_dmul>
 80075a6:	4b26      	ldr	r3, [pc, #152]	@ (8007640 <_strtod_l+0x598>)
 80075a8:	460a      	mov	r2, r1
 80075aa:	400b      	ands	r3, r1
 80075ac:	4925      	ldr	r1, [pc, #148]	@ (8007644 <_strtod_l+0x59c>)
 80075ae:	428b      	cmp	r3, r1
 80075b0:	4682      	mov	sl, r0
 80075b2:	d898      	bhi.n	80074e6 <_strtod_l+0x43e>
 80075b4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80075b8:	428b      	cmp	r3, r1
 80075ba:	bf86      	itte	hi
 80075bc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8007648 <_strtod_l+0x5a0>
 80075c0:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 80075c4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80075c8:	2300      	movs	r3, #0
 80075ca:	9308      	str	r3, [sp, #32]
 80075cc:	e076      	b.n	80076bc <_strtod_l+0x614>
 80075ce:	07e2      	lsls	r2, r4, #31
 80075d0:	d504      	bpl.n	80075dc <_strtod_l+0x534>
 80075d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80075d6:	f7f9 f817 	bl	8000608 <__aeabi_dmul>
 80075da:	2301      	movs	r3, #1
 80075dc:	3601      	adds	r6, #1
 80075de:	1064      	asrs	r4, r4, #1
 80075e0:	3708      	adds	r7, #8
 80075e2:	e7d0      	b.n	8007586 <_strtod_l+0x4de>
 80075e4:	d0f0      	beq.n	80075c8 <_strtod_l+0x520>
 80075e6:	4264      	negs	r4, r4
 80075e8:	f014 020f 	ands.w	r2, r4, #15
 80075ec:	d00a      	beq.n	8007604 <_strtod_l+0x55c>
 80075ee:	4b12      	ldr	r3, [pc, #72]	@ (8007638 <_strtod_l+0x590>)
 80075f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80075f4:	4650      	mov	r0, sl
 80075f6:	4659      	mov	r1, fp
 80075f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075fc:	f7f9 f92e 	bl	800085c <__aeabi_ddiv>
 8007600:	4682      	mov	sl, r0
 8007602:	468b      	mov	fp, r1
 8007604:	1124      	asrs	r4, r4, #4
 8007606:	d0df      	beq.n	80075c8 <_strtod_l+0x520>
 8007608:	2c1f      	cmp	r4, #31
 800760a:	dd1f      	ble.n	800764c <_strtod_l+0x5a4>
 800760c:	2400      	movs	r4, #0
 800760e:	46a0      	mov	r8, r4
 8007610:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007612:	46a1      	mov	r9, r4
 8007614:	9a05      	ldr	r2, [sp, #20]
 8007616:	2322      	movs	r3, #34	@ 0x22
 8007618:	f04f 0a00 	mov.w	sl, #0
 800761c:	f04f 0b00 	mov.w	fp, #0
 8007620:	6013      	str	r3, [r2, #0]
 8007622:	e76b      	b.n	80074fc <_strtod_l+0x454>
 8007624:	0800adf1 	.word	0x0800adf1
 8007628:	0800b0d0 	.word	0x0800b0d0
 800762c:	0800ade9 	.word	0x0800ade9
 8007630:	0800ae1e 	.word	0x0800ae1e
 8007634:	0800af72 	.word	0x0800af72
 8007638:	0800b008 	.word	0x0800b008
 800763c:	0800afe0 	.word	0x0800afe0
 8007640:	7ff00000 	.word	0x7ff00000
 8007644:	7ca00000 	.word	0x7ca00000
 8007648:	7fefffff 	.word	0x7fefffff
 800764c:	f014 0310 	ands.w	r3, r4, #16
 8007650:	bf18      	it	ne
 8007652:	236a      	movne	r3, #106	@ 0x6a
 8007654:	4ea9      	ldr	r6, [pc, #676]	@ (80078fc <_strtod_l+0x854>)
 8007656:	9308      	str	r3, [sp, #32]
 8007658:	4650      	mov	r0, sl
 800765a:	4659      	mov	r1, fp
 800765c:	2300      	movs	r3, #0
 800765e:	07e7      	lsls	r7, r4, #31
 8007660:	d504      	bpl.n	800766c <_strtod_l+0x5c4>
 8007662:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007666:	f7f8 ffcf 	bl	8000608 <__aeabi_dmul>
 800766a:	2301      	movs	r3, #1
 800766c:	1064      	asrs	r4, r4, #1
 800766e:	f106 0608 	add.w	r6, r6, #8
 8007672:	d1f4      	bne.n	800765e <_strtod_l+0x5b6>
 8007674:	b10b      	cbz	r3, 800767a <_strtod_l+0x5d2>
 8007676:	4682      	mov	sl, r0
 8007678:	468b      	mov	fp, r1
 800767a:	9b08      	ldr	r3, [sp, #32]
 800767c:	b1b3      	cbz	r3, 80076ac <_strtod_l+0x604>
 800767e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007682:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007686:	2b00      	cmp	r3, #0
 8007688:	4659      	mov	r1, fp
 800768a:	dd0f      	ble.n	80076ac <_strtod_l+0x604>
 800768c:	2b1f      	cmp	r3, #31
 800768e:	dd56      	ble.n	800773e <_strtod_l+0x696>
 8007690:	2b34      	cmp	r3, #52	@ 0x34
 8007692:	bfde      	ittt	le
 8007694:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8007698:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800769c:	4093      	lslle	r3, r2
 800769e:	f04f 0a00 	mov.w	sl, #0
 80076a2:	bfcc      	ite	gt
 80076a4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80076a8:	ea03 0b01 	andle.w	fp, r3, r1
 80076ac:	2200      	movs	r2, #0
 80076ae:	2300      	movs	r3, #0
 80076b0:	4650      	mov	r0, sl
 80076b2:	4659      	mov	r1, fp
 80076b4:	f7f9 fa10 	bl	8000ad8 <__aeabi_dcmpeq>
 80076b8:	2800      	cmp	r0, #0
 80076ba:	d1a7      	bne.n	800760c <_strtod_l+0x564>
 80076bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80076be:	9300      	str	r3, [sp, #0]
 80076c0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80076c2:	9805      	ldr	r0, [sp, #20]
 80076c4:	462b      	mov	r3, r5
 80076c6:	464a      	mov	r2, r9
 80076c8:	f7ff f8ce 	bl	8006868 <__s2b>
 80076cc:	900b      	str	r0, [sp, #44]	@ 0x2c
 80076ce:	2800      	cmp	r0, #0
 80076d0:	f43f af09 	beq.w	80074e6 <_strtod_l+0x43e>
 80076d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80076d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80076d8:	2a00      	cmp	r2, #0
 80076da:	eba3 0308 	sub.w	r3, r3, r8
 80076de:	bfa8      	it	ge
 80076e0:	2300      	movge	r3, #0
 80076e2:	9312      	str	r3, [sp, #72]	@ 0x48
 80076e4:	2400      	movs	r4, #0
 80076e6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80076ea:	9316      	str	r3, [sp, #88]	@ 0x58
 80076ec:	46a0      	mov	r8, r4
 80076ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80076f0:	9805      	ldr	r0, [sp, #20]
 80076f2:	6859      	ldr	r1, [r3, #4]
 80076f4:	f7ff f810 	bl	8006718 <_Balloc>
 80076f8:	4681      	mov	r9, r0
 80076fa:	2800      	cmp	r0, #0
 80076fc:	f43f aef7 	beq.w	80074ee <_strtod_l+0x446>
 8007700:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007702:	691a      	ldr	r2, [r3, #16]
 8007704:	3202      	adds	r2, #2
 8007706:	f103 010c 	add.w	r1, r3, #12
 800770a:	0092      	lsls	r2, r2, #2
 800770c:	300c      	adds	r0, #12
 800770e:	f001 f903 	bl	8008918 <memcpy>
 8007712:	ec4b ab10 	vmov	d0, sl, fp
 8007716:	9805      	ldr	r0, [sp, #20]
 8007718:	aa1c      	add	r2, sp, #112	@ 0x70
 800771a:	a91b      	add	r1, sp, #108	@ 0x6c
 800771c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007720:	f7ff fbd6 	bl	8006ed0 <__d2b>
 8007724:	901a      	str	r0, [sp, #104]	@ 0x68
 8007726:	2800      	cmp	r0, #0
 8007728:	f43f aee1 	beq.w	80074ee <_strtod_l+0x446>
 800772c:	9805      	ldr	r0, [sp, #20]
 800772e:	2101      	movs	r1, #1
 8007730:	f7ff f930 	bl	8006994 <__i2b>
 8007734:	4680      	mov	r8, r0
 8007736:	b948      	cbnz	r0, 800774c <_strtod_l+0x6a4>
 8007738:	f04f 0800 	mov.w	r8, #0
 800773c:	e6d7      	b.n	80074ee <_strtod_l+0x446>
 800773e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007742:	fa02 f303 	lsl.w	r3, r2, r3
 8007746:	ea03 0a0a 	and.w	sl, r3, sl
 800774a:	e7af      	b.n	80076ac <_strtod_l+0x604>
 800774c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800774e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007750:	2d00      	cmp	r5, #0
 8007752:	bfab      	itete	ge
 8007754:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007756:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007758:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800775a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800775c:	bfac      	ite	ge
 800775e:	18ef      	addge	r7, r5, r3
 8007760:	1b5e      	sublt	r6, r3, r5
 8007762:	9b08      	ldr	r3, [sp, #32]
 8007764:	1aed      	subs	r5, r5, r3
 8007766:	4415      	add	r5, r2
 8007768:	4b65      	ldr	r3, [pc, #404]	@ (8007900 <_strtod_l+0x858>)
 800776a:	3d01      	subs	r5, #1
 800776c:	429d      	cmp	r5, r3
 800776e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007772:	da50      	bge.n	8007816 <_strtod_l+0x76e>
 8007774:	1b5b      	subs	r3, r3, r5
 8007776:	2b1f      	cmp	r3, #31
 8007778:	eba2 0203 	sub.w	r2, r2, r3
 800777c:	f04f 0101 	mov.w	r1, #1
 8007780:	dc3d      	bgt.n	80077fe <_strtod_l+0x756>
 8007782:	fa01 f303 	lsl.w	r3, r1, r3
 8007786:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007788:	2300      	movs	r3, #0
 800778a:	9310      	str	r3, [sp, #64]	@ 0x40
 800778c:	18bd      	adds	r5, r7, r2
 800778e:	9b08      	ldr	r3, [sp, #32]
 8007790:	42af      	cmp	r7, r5
 8007792:	4416      	add	r6, r2
 8007794:	441e      	add	r6, r3
 8007796:	463b      	mov	r3, r7
 8007798:	bfa8      	it	ge
 800779a:	462b      	movge	r3, r5
 800779c:	42b3      	cmp	r3, r6
 800779e:	bfa8      	it	ge
 80077a0:	4633      	movge	r3, r6
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	bfc2      	ittt	gt
 80077a6:	1aed      	subgt	r5, r5, r3
 80077a8:	1af6      	subgt	r6, r6, r3
 80077aa:	1aff      	subgt	r7, r7, r3
 80077ac:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	dd16      	ble.n	80077e0 <_strtod_l+0x738>
 80077b2:	4641      	mov	r1, r8
 80077b4:	9805      	ldr	r0, [sp, #20]
 80077b6:	461a      	mov	r2, r3
 80077b8:	f7ff f9a4 	bl	8006b04 <__pow5mult>
 80077bc:	4680      	mov	r8, r0
 80077be:	2800      	cmp	r0, #0
 80077c0:	d0ba      	beq.n	8007738 <_strtod_l+0x690>
 80077c2:	4601      	mov	r1, r0
 80077c4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80077c6:	9805      	ldr	r0, [sp, #20]
 80077c8:	f7ff f8fa 	bl	80069c0 <__multiply>
 80077cc:	900a      	str	r0, [sp, #40]	@ 0x28
 80077ce:	2800      	cmp	r0, #0
 80077d0:	f43f ae8d 	beq.w	80074ee <_strtod_l+0x446>
 80077d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80077d6:	9805      	ldr	r0, [sp, #20]
 80077d8:	f7fe ffde 	bl	8006798 <_Bfree>
 80077dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80077de:	931a      	str	r3, [sp, #104]	@ 0x68
 80077e0:	2d00      	cmp	r5, #0
 80077e2:	dc1d      	bgt.n	8007820 <_strtod_l+0x778>
 80077e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	dd23      	ble.n	8007832 <_strtod_l+0x78a>
 80077ea:	4649      	mov	r1, r9
 80077ec:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80077ee:	9805      	ldr	r0, [sp, #20]
 80077f0:	f7ff f988 	bl	8006b04 <__pow5mult>
 80077f4:	4681      	mov	r9, r0
 80077f6:	b9e0      	cbnz	r0, 8007832 <_strtod_l+0x78a>
 80077f8:	f04f 0900 	mov.w	r9, #0
 80077fc:	e677      	b.n	80074ee <_strtod_l+0x446>
 80077fe:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007802:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007806:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800780a:	35e2      	adds	r5, #226	@ 0xe2
 800780c:	fa01 f305 	lsl.w	r3, r1, r5
 8007810:	9310      	str	r3, [sp, #64]	@ 0x40
 8007812:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007814:	e7ba      	b.n	800778c <_strtod_l+0x6e4>
 8007816:	2300      	movs	r3, #0
 8007818:	9310      	str	r3, [sp, #64]	@ 0x40
 800781a:	2301      	movs	r3, #1
 800781c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800781e:	e7b5      	b.n	800778c <_strtod_l+0x6e4>
 8007820:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007822:	9805      	ldr	r0, [sp, #20]
 8007824:	462a      	mov	r2, r5
 8007826:	f7ff f9c7 	bl	8006bb8 <__lshift>
 800782a:	901a      	str	r0, [sp, #104]	@ 0x68
 800782c:	2800      	cmp	r0, #0
 800782e:	d1d9      	bne.n	80077e4 <_strtod_l+0x73c>
 8007830:	e65d      	b.n	80074ee <_strtod_l+0x446>
 8007832:	2e00      	cmp	r6, #0
 8007834:	dd07      	ble.n	8007846 <_strtod_l+0x79e>
 8007836:	4649      	mov	r1, r9
 8007838:	9805      	ldr	r0, [sp, #20]
 800783a:	4632      	mov	r2, r6
 800783c:	f7ff f9bc 	bl	8006bb8 <__lshift>
 8007840:	4681      	mov	r9, r0
 8007842:	2800      	cmp	r0, #0
 8007844:	d0d8      	beq.n	80077f8 <_strtod_l+0x750>
 8007846:	2f00      	cmp	r7, #0
 8007848:	dd08      	ble.n	800785c <_strtod_l+0x7b4>
 800784a:	4641      	mov	r1, r8
 800784c:	9805      	ldr	r0, [sp, #20]
 800784e:	463a      	mov	r2, r7
 8007850:	f7ff f9b2 	bl	8006bb8 <__lshift>
 8007854:	4680      	mov	r8, r0
 8007856:	2800      	cmp	r0, #0
 8007858:	f43f ae49 	beq.w	80074ee <_strtod_l+0x446>
 800785c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800785e:	9805      	ldr	r0, [sp, #20]
 8007860:	464a      	mov	r2, r9
 8007862:	f7ff fa31 	bl	8006cc8 <__mdiff>
 8007866:	4604      	mov	r4, r0
 8007868:	2800      	cmp	r0, #0
 800786a:	f43f ae40 	beq.w	80074ee <_strtod_l+0x446>
 800786e:	68c3      	ldr	r3, [r0, #12]
 8007870:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007872:	2300      	movs	r3, #0
 8007874:	60c3      	str	r3, [r0, #12]
 8007876:	4641      	mov	r1, r8
 8007878:	f7ff fa0a 	bl	8006c90 <__mcmp>
 800787c:	2800      	cmp	r0, #0
 800787e:	da45      	bge.n	800790c <_strtod_l+0x864>
 8007880:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007882:	ea53 030a 	orrs.w	r3, r3, sl
 8007886:	d16b      	bne.n	8007960 <_strtod_l+0x8b8>
 8007888:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800788c:	2b00      	cmp	r3, #0
 800788e:	d167      	bne.n	8007960 <_strtod_l+0x8b8>
 8007890:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007894:	0d1b      	lsrs	r3, r3, #20
 8007896:	051b      	lsls	r3, r3, #20
 8007898:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800789c:	d960      	bls.n	8007960 <_strtod_l+0x8b8>
 800789e:	6963      	ldr	r3, [r4, #20]
 80078a0:	b913      	cbnz	r3, 80078a8 <_strtod_l+0x800>
 80078a2:	6923      	ldr	r3, [r4, #16]
 80078a4:	2b01      	cmp	r3, #1
 80078a6:	dd5b      	ble.n	8007960 <_strtod_l+0x8b8>
 80078a8:	4621      	mov	r1, r4
 80078aa:	2201      	movs	r2, #1
 80078ac:	9805      	ldr	r0, [sp, #20]
 80078ae:	f7ff f983 	bl	8006bb8 <__lshift>
 80078b2:	4641      	mov	r1, r8
 80078b4:	4604      	mov	r4, r0
 80078b6:	f7ff f9eb 	bl	8006c90 <__mcmp>
 80078ba:	2800      	cmp	r0, #0
 80078bc:	dd50      	ble.n	8007960 <_strtod_l+0x8b8>
 80078be:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80078c2:	9a08      	ldr	r2, [sp, #32]
 80078c4:	0d1b      	lsrs	r3, r3, #20
 80078c6:	051b      	lsls	r3, r3, #20
 80078c8:	2a00      	cmp	r2, #0
 80078ca:	d06a      	beq.n	80079a2 <_strtod_l+0x8fa>
 80078cc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80078d0:	d867      	bhi.n	80079a2 <_strtod_l+0x8fa>
 80078d2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80078d6:	f67f ae9d 	bls.w	8007614 <_strtod_l+0x56c>
 80078da:	4b0a      	ldr	r3, [pc, #40]	@ (8007904 <_strtod_l+0x85c>)
 80078dc:	4650      	mov	r0, sl
 80078de:	4659      	mov	r1, fp
 80078e0:	2200      	movs	r2, #0
 80078e2:	f7f8 fe91 	bl	8000608 <__aeabi_dmul>
 80078e6:	4b08      	ldr	r3, [pc, #32]	@ (8007908 <_strtod_l+0x860>)
 80078e8:	400b      	ands	r3, r1
 80078ea:	4682      	mov	sl, r0
 80078ec:	468b      	mov	fp, r1
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	f47f ae08 	bne.w	8007504 <_strtod_l+0x45c>
 80078f4:	9a05      	ldr	r2, [sp, #20]
 80078f6:	2322      	movs	r3, #34	@ 0x22
 80078f8:	6013      	str	r3, [r2, #0]
 80078fa:	e603      	b.n	8007504 <_strtod_l+0x45c>
 80078fc:	0800b0f8 	.word	0x0800b0f8
 8007900:	fffffc02 	.word	0xfffffc02
 8007904:	39500000 	.word	0x39500000
 8007908:	7ff00000 	.word	0x7ff00000
 800790c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007910:	d165      	bne.n	80079de <_strtod_l+0x936>
 8007912:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007914:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007918:	b35a      	cbz	r2, 8007972 <_strtod_l+0x8ca>
 800791a:	4a9f      	ldr	r2, [pc, #636]	@ (8007b98 <_strtod_l+0xaf0>)
 800791c:	4293      	cmp	r3, r2
 800791e:	d12b      	bne.n	8007978 <_strtod_l+0x8d0>
 8007920:	9b08      	ldr	r3, [sp, #32]
 8007922:	4651      	mov	r1, sl
 8007924:	b303      	cbz	r3, 8007968 <_strtod_l+0x8c0>
 8007926:	4b9d      	ldr	r3, [pc, #628]	@ (8007b9c <_strtod_l+0xaf4>)
 8007928:	465a      	mov	r2, fp
 800792a:	4013      	ands	r3, r2
 800792c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007930:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007934:	d81b      	bhi.n	800796e <_strtod_l+0x8c6>
 8007936:	0d1b      	lsrs	r3, r3, #20
 8007938:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800793c:	fa02 f303 	lsl.w	r3, r2, r3
 8007940:	4299      	cmp	r1, r3
 8007942:	d119      	bne.n	8007978 <_strtod_l+0x8d0>
 8007944:	4b96      	ldr	r3, [pc, #600]	@ (8007ba0 <_strtod_l+0xaf8>)
 8007946:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007948:	429a      	cmp	r2, r3
 800794a:	d102      	bne.n	8007952 <_strtod_l+0x8aa>
 800794c:	3101      	adds	r1, #1
 800794e:	f43f adce 	beq.w	80074ee <_strtod_l+0x446>
 8007952:	4b92      	ldr	r3, [pc, #584]	@ (8007b9c <_strtod_l+0xaf4>)
 8007954:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007956:	401a      	ands	r2, r3
 8007958:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800795c:	f04f 0a00 	mov.w	sl, #0
 8007960:	9b08      	ldr	r3, [sp, #32]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d1b9      	bne.n	80078da <_strtod_l+0x832>
 8007966:	e5cd      	b.n	8007504 <_strtod_l+0x45c>
 8007968:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800796c:	e7e8      	b.n	8007940 <_strtod_l+0x898>
 800796e:	4613      	mov	r3, r2
 8007970:	e7e6      	b.n	8007940 <_strtod_l+0x898>
 8007972:	ea53 030a 	orrs.w	r3, r3, sl
 8007976:	d0a2      	beq.n	80078be <_strtod_l+0x816>
 8007978:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800797a:	b1db      	cbz	r3, 80079b4 <_strtod_l+0x90c>
 800797c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800797e:	4213      	tst	r3, r2
 8007980:	d0ee      	beq.n	8007960 <_strtod_l+0x8b8>
 8007982:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007984:	9a08      	ldr	r2, [sp, #32]
 8007986:	4650      	mov	r0, sl
 8007988:	4659      	mov	r1, fp
 800798a:	b1bb      	cbz	r3, 80079bc <_strtod_l+0x914>
 800798c:	f7ff fb6e 	bl	800706c <sulp>
 8007990:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007994:	ec53 2b10 	vmov	r2, r3, d0
 8007998:	f7f8 fc80 	bl	800029c <__adddf3>
 800799c:	4682      	mov	sl, r0
 800799e:	468b      	mov	fp, r1
 80079a0:	e7de      	b.n	8007960 <_strtod_l+0x8b8>
 80079a2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80079a6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80079aa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80079ae:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80079b2:	e7d5      	b.n	8007960 <_strtod_l+0x8b8>
 80079b4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80079b6:	ea13 0f0a 	tst.w	r3, sl
 80079ba:	e7e1      	b.n	8007980 <_strtod_l+0x8d8>
 80079bc:	f7ff fb56 	bl	800706c <sulp>
 80079c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80079c4:	ec53 2b10 	vmov	r2, r3, d0
 80079c8:	f7f8 fc66 	bl	8000298 <__aeabi_dsub>
 80079cc:	2200      	movs	r2, #0
 80079ce:	2300      	movs	r3, #0
 80079d0:	4682      	mov	sl, r0
 80079d2:	468b      	mov	fp, r1
 80079d4:	f7f9 f880 	bl	8000ad8 <__aeabi_dcmpeq>
 80079d8:	2800      	cmp	r0, #0
 80079da:	d0c1      	beq.n	8007960 <_strtod_l+0x8b8>
 80079dc:	e61a      	b.n	8007614 <_strtod_l+0x56c>
 80079de:	4641      	mov	r1, r8
 80079e0:	4620      	mov	r0, r4
 80079e2:	f7ff facd 	bl	8006f80 <__ratio>
 80079e6:	ec57 6b10 	vmov	r6, r7, d0
 80079ea:	2200      	movs	r2, #0
 80079ec:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80079f0:	4630      	mov	r0, r6
 80079f2:	4639      	mov	r1, r7
 80079f4:	f7f9 f884 	bl	8000b00 <__aeabi_dcmple>
 80079f8:	2800      	cmp	r0, #0
 80079fa:	d06f      	beq.n	8007adc <_strtod_l+0xa34>
 80079fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d17a      	bne.n	8007af8 <_strtod_l+0xa50>
 8007a02:	f1ba 0f00 	cmp.w	sl, #0
 8007a06:	d158      	bne.n	8007aba <_strtod_l+0xa12>
 8007a08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a0a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d15a      	bne.n	8007ac8 <_strtod_l+0xa20>
 8007a12:	4b64      	ldr	r3, [pc, #400]	@ (8007ba4 <_strtod_l+0xafc>)
 8007a14:	2200      	movs	r2, #0
 8007a16:	4630      	mov	r0, r6
 8007a18:	4639      	mov	r1, r7
 8007a1a:	f7f9 f867 	bl	8000aec <__aeabi_dcmplt>
 8007a1e:	2800      	cmp	r0, #0
 8007a20:	d159      	bne.n	8007ad6 <_strtod_l+0xa2e>
 8007a22:	4630      	mov	r0, r6
 8007a24:	4639      	mov	r1, r7
 8007a26:	4b60      	ldr	r3, [pc, #384]	@ (8007ba8 <_strtod_l+0xb00>)
 8007a28:	2200      	movs	r2, #0
 8007a2a:	f7f8 fded 	bl	8000608 <__aeabi_dmul>
 8007a2e:	4606      	mov	r6, r0
 8007a30:	460f      	mov	r7, r1
 8007a32:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007a36:	9606      	str	r6, [sp, #24]
 8007a38:	9307      	str	r3, [sp, #28]
 8007a3a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007a3e:	4d57      	ldr	r5, [pc, #348]	@ (8007b9c <_strtod_l+0xaf4>)
 8007a40:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007a44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a46:	401d      	ands	r5, r3
 8007a48:	4b58      	ldr	r3, [pc, #352]	@ (8007bac <_strtod_l+0xb04>)
 8007a4a:	429d      	cmp	r5, r3
 8007a4c:	f040 80b2 	bne.w	8007bb4 <_strtod_l+0xb0c>
 8007a50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a52:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007a56:	ec4b ab10 	vmov	d0, sl, fp
 8007a5a:	f7ff f9c9 	bl	8006df0 <__ulp>
 8007a5e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007a62:	ec51 0b10 	vmov	r0, r1, d0
 8007a66:	f7f8 fdcf 	bl	8000608 <__aeabi_dmul>
 8007a6a:	4652      	mov	r2, sl
 8007a6c:	465b      	mov	r3, fp
 8007a6e:	f7f8 fc15 	bl	800029c <__adddf3>
 8007a72:	460b      	mov	r3, r1
 8007a74:	4949      	ldr	r1, [pc, #292]	@ (8007b9c <_strtod_l+0xaf4>)
 8007a76:	4a4e      	ldr	r2, [pc, #312]	@ (8007bb0 <_strtod_l+0xb08>)
 8007a78:	4019      	ands	r1, r3
 8007a7a:	4291      	cmp	r1, r2
 8007a7c:	4682      	mov	sl, r0
 8007a7e:	d942      	bls.n	8007b06 <_strtod_l+0xa5e>
 8007a80:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007a82:	4b47      	ldr	r3, [pc, #284]	@ (8007ba0 <_strtod_l+0xaf8>)
 8007a84:	429a      	cmp	r2, r3
 8007a86:	d103      	bne.n	8007a90 <_strtod_l+0x9e8>
 8007a88:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007a8a:	3301      	adds	r3, #1
 8007a8c:	f43f ad2f 	beq.w	80074ee <_strtod_l+0x446>
 8007a90:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8007ba0 <_strtod_l+0xaf8>
 8007a94:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8007a98:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007a9a:	9805      	ldr	r0, [sp, #20]
 8007a9c:	f7fe fe7c 	bl	8006798 <_Bfree>
 8007aa0:	9805      	ldr	r0, [sp, #20]
 8007aa2:	4649      	mov	r1, r9
 8007aa4:	f7fe fe78 	bl	8006798 <_Bfree>
 8007aa8:	9805      	ldr	r0, [sp, #20]
 8007aaa:	4641      	mov	r1, r8
 8007aac:	f7fe fe74 	bl	8006798 <_Bfree>
 8007ab0:	9805      	ldr	r0, [sp, #20]
 8007ab2:	4621      	mov	r1, r4
 8007ab4:	f7fe fe70 	bl	8006798 <_Bfree>
 8007ab8:	e619      	b.n	80076ee <_strtod_l+0x646>
 8007aba:	f1ba 0f01 	cmp.w	sl, #1
 8007abe:	d103      	bne.n	8007ac8 <_strtod_l+0xa20>
 8007ac0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	f43f ada6 	beq.w	8007614 <_strtod_l+0x56c>
 8007ac8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8007b78 <_strtod_l+0xad0>
 8007acc:	4f35      	ldr	r7, [pc, #212]	@ (8007ba4 <_strtod_l+0xafc>)
 8007ace:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007ad2:	2600      	movs	r6, #0
 8007ad4:	e7b1      	b.n	8007a3a <_strtod_l+0x992>
 8007ad6:	4f34      	ldr	r7, [pc, #208]	@ (8007ba8 <_strtod_l+0xb00>)
 8007ad8:	2600      	movs	r6, #0
 8007ada:	e7aa      	b.n	8007a32 <_strtod_l+0x98a>
 8007adc:	4b32      	ldr	r3, [pc, #200]	@ (8007ba8 <_strtod_l+0xb00>)
 8007ade:	4630      	mov	r0, r6
 8007ae0:	4639      	mov	r1, r7
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	f7f8 fd90 	bl	8000608 <__aeabi_dmul>
 8007ae8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007aea:	4606      	mov	r6, r0
 8007aec:	460f      	mov	r7, r1
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d09f      	beq.n	8007a32 <_strtod_l+0x98a>
 8007af2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007af6:	e7a0      	b.n	8007a3a <_strtod_l+0x992>
 8007af8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8007b80 <_strtod_l+0xad8>
 8007afc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007b00:	ec57 6b17 	vmov	r6, r7, d7
 8007b04:	e799      	b.n	8007a3a <_strtod_l+0x992>
 8007b06:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007b0a:	9b08      	ldr	r3, [sp, #32]
 8007b0c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d1c1      	bne.n	8007a98 <_strtod_l+0x9f0>
 8007b14:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007b18:	0d1b      	lsrs	r3, r3, #20
 8007b1a:	051b      	lsls	r3, r3, #20
 8007b1c:	429d      	cmp	r5, r3
 8007b1e:	d1bb      	bne.n	8007a98 <_strtod_l+0x9f0>
 8007b20:	4630      	mov	r0, r6
 8007b22:	4639      	mov	r1, r7
 8007b24:	f7f9 f8d0 	bl	8000cc8 <__aeabi_d2lz>
 8007b28:	f7f8 fd40 	bl	80005ac <__aeabi_l2d>
 8007b2c:	4602      	mov	r2, r0
 8007b2e:	460b      	mov	r3, r1
 8007b30:	4630      	mov	r0, r6
 8007b32:	4639      	mov	r1, r7
 8007b34:	f7f8 fbb0 	bl	8000298 <__aeabi_dsub>
 8007b38:	460b      	mov	r3, r1
 8007b3a:	4602      	mov	r2, r0
 8007b3c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007b40:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007b44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b46:	ea46 060a 	orr.w	r6, r6, sl
 8007b4a:	431e      	orrs	r6, r3
 8007b4c:	d06f      	beq.n	8007c2e <_strtod_l+0xb86>
 8007b4e:	a30e      	add	r3, pc, #56	@ (adr r3, 8007b88 <_strtod_l+0xae0>)
 8007b50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b54:	f7f8 ffca 	bl	8000aec <__aeabi_dcmplt>
 8007b58:	2800      	cmp	r0, #0
 8007b5a:	f47f acd3 	bne.w	8007504 <_strtod_l+0x45c>
 8007b5e:	a30c      	add	r3, pc, #48	@ (adr r3, 8007b90 <_strtod_l+0xae8>)
 8007b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b64:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007b68:	f7f8 ffde 	bl	8000b28 <__aeabi_dcmpgt>
 8007b6c:	2800      	cmp	r0, #0
 8007b6e:	d093      	beq.n	8007a98 <_strtod_l+0x9f0>
 8007b70:	e4c8      	b.n	8007504 <_strtod_l+0x45c>
 8007b72:	bf00      	nop
 8007b74:	f3af 8000 	nop.w
 8007b78:	00000000 	.word	0x00000000
 8007b7c:	bff00000 	.word	0xbff00000
 8007b80:	00000000 	.word	0x00000000
 8007b84:	3ff00000 	.word	0x3ff00000
 8007b88:	94a03595 	.word	0x94a03595
 8007b8c:	3fdfffff 	.word	0x3fdfffff
 8007b90:	35afe535 	.word	0x35afe535
 8007b94:	3fe00000 	.word	0x3fe00000
 8007b98:	000fffff 	.word	0x000fffff
 8007b9c:	7ff00000 	.word	0x7ff00000
 8007ba0:	7fefffff 	.word	0x7fefffff
 8007ba4:	3ff00000 	.word	0x3ff00000
 8007ba8:	3fe00000 	.word	0x3fe00000
 8007bac:	7fe00000 	.word	0x7fe00000
 8007bb0:	7c9fffff 	.word	0x7c9fffff
 8007bb4:	9b08      	ldr	r3, [sp, #32]
 8007bb6:	b323      	cbz	r3, 8007c02 <_strtod_l+0xb5a>
 8007bb8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8007bbc:	d821      	bhi.n	8007c02 <_strtod_l+0xb5a>
 8007bbe:	a328      	add	r3, pc, #160	@ (adr r3, 8007c60 <_strtod_l+0xbb8>)
 8007bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bc4:	4630      	mov	r0, r6
 8007bc6:	4639      	mov	r1, r7
 8007bc8:	f7f8 ff9a 	bl	8000b00 <__aeabi_dcmple>
 8007bcc:	b1a0      	cbz	r0, 8007bf8 <_strtod_l+0xb50>
 8007bce:	4639      	mov	r1, r7
 8007bd0:	4630      	mov	r0, r6
 8007bd2:	f7f8 fff1 	bl	8000bb8 <__aeabi_d2uiz>
 8007bd6:	2801      	cmp	r0, #1
 8007bd8:	bf38      	it	cc
 8007bda:	2001      	movcc	r0, #1
 8007bdc:	f7f8 fc9a 	bl	8000514 <__aeabi_ui2d>
 8007be0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007be2:	4606      	mov	r6, r0
 8007be4:	460f      	mov	r7, r1
 8007be6:	b9fb      	cbnz	r3, 8007c28 <_strtod_l+0xb80>
 8007be8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007bec:	9014      	str	r0, [sp, #80]	@ 0x50
 8007bee:	9315      	str	r3, [sp, #84]	@ 0x54
 8007bf0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007bf4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007bf8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007bfa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8007bfe:	1b5b      	subs	r3, r3, r5
 8007c00:	9311      	str	r3, [sp, #68]	@ 0x44
 8007c02:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007c06:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8007c0a:	f7ff f8f1 	bl	8006df0 <__ulp>
 8007c0e:	4650      	mov	r0, sl
 8007c10:	ec53 2b10 	vmov	r2, r3, d0
 8007c14:	4659      	mov	r1, fp
 8007c16:	f7f8 fcf7 	bl	8000608 <__aeabi_dmul>
 8007c1a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007c1e:	f7f8 fb3d 	bl	800029c <__adddf3>
 8007c22:	4682      	mov	sl, r0
 8007c24:	468b      	mov	fp, r1
 8007c26:	e770      	b.n	8007b0a <_strtod_l+0xa62>
 8007c28:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007c2c:	e7e0      	b.n	8007bf0 <_strtod_l+0xb48>
 8007c2e:	a30e      	add	r3, pc, #56	@ (adr r3, 8007c68 <_strtod_l+0xbc0>)
 8007c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c34:	f7f8 ff5a 	bl	8000aec <__aeabi_dcmplt>
 8007c38:	e798      	b.n	8007b6c <_strtod_l+0xac4>
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	930e      	str	r3, [sp, #56]	@ 0x38
 8007c3e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007c40:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007c42:	6013      	str	r3, [r2, #0]
 8007c44:	f7ff ba6d 	b.w	8007122 <_strtod_l+0x7a>
 8007c48:	2a65      	cmp	r2, #101	@ 0x65
 8007c4a:	f43f ab68 	beq.w	800731e <_strtod_l+0x276>
 8007c4e:	2a45      	cmp	r2, #69	@ 0x45
 8007c50:	f43f ab65 	beq.w	800731e <_strtod_l+0x276>
 8007c54:	2301      	movs	r3, #1
 8007c56:	f7ff bba0 	b.w	800739a <_strtod_l+0x2f2>
 8007c5a:	bf00      	nop
 8007c5c:	f3af 8000 	nop.w
 8007c60:	ffc00000 	.word	0xffc00000
 8007c64:	41dfffff 	.word	0x41dfffff
 8007c68:	94a03595 	.word	0x94a03595
 8007c6c:	3fcfffff 	.word	0x3fcfffff

08007c70 <_strtod_r>:
 8007c70:	4b01      	ldr	r3, [pc, #4]	@ (8007c78 <_strtod_r+0x8>)
 8007c72:	f7ff ba19 	b.w	80070a8 <_strtod_l>
 8007c76:	bf00      	nop
 8007c78:	20000068 	.word	0x20000068

08007c7c <_strtol_l.isra.0>:
 8007c7c:	2b24      	cmp	r3, #36	@ 0x24
 8007c7e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c82:	4686      	mov	lr, r0
 8007c84:	4690      	mov	r8, r2
 8007c86:	d801      	bhi.n	8007c8c <_strtol_l.isra.0+0x10>
 8007c88:	2b01      	cmp	r3, #1
 8007c8a:	d106      	bne.n	8007c9a <_strtol_l.isra.0+0x1e>
 8007c8c:	f7fd fdb8 	bl	8005800 <__errno>
 8007c90:	2316      	movs	r3, #22
 8007c92:	6003      	str	r3, [r0, #0]
 8007c94:	2000      	movs	r0, #0
 8007c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c9a:	4834      	ldr	r0, [pc, #208]	@ (8007d6c <_strtol_l.isra.0+0xf0>)
 8007c9c:	460d      	mov	r5, r1
 8007c9e:	462a      	mov	r2, r5
 8007ca0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007ca4:	5d06      	ldrb	r6, [r0, r4]
 8007ca6:	f016 0608 	ands.w	r6, r6, #8
 8007caa:	d1f8      	bne.n	8007c9e <_strtol_l.isra.0+0x22>
 8007cac:	2c2d      	cmp	r4, #45	@ 0x2d
 8007cae:	d110      	bne.n	8007cd2 <_strtol_l.isra.0+0x56>
 8007cb0:	782c      	ldrb	r4, [r5, #0]
 8007cb2:	2601      	movs	r6, #1
 8007cb4:	1c95      	adds	r5, r2, #2
 8007cb6:	f033 0210 	bics.w	r2, r3, #16
 8007cba:	d115      	bne.n	8007ce8 <_strtol_l.isra.0+0x6c>
 8007cbc:	2c30      	cmp	r4, #48	@ 0x30
 8007cbe:	d10d      	bne.n	8007cdc <_strtol_l.isra.0+0x60>
 8007cc0:	782a      	ldrb	r2, [r5, #0]
 8007cc2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007cc6:	2a58      	cmp	r2, #88	@ 0x58
 8007cc8:	d108      	bne.n	8007cdc <_strtol_l.isra.0+0x60>
 8007cca:	786c      	ldrb	r4, [r5, #1]
 8007ccc:	3502      	adds	r5, #2
 8007cce:	2310      	movs	r3, #16
 8007cd0:	e00a      	b.n	8007ce8 <_strtol_l.isra.0+0x6c>
 8007cd2:	2c2b      	cmp	r4, #43	@ 0x2b
 8007cd4:	bf04      	itt	eq
 8007cd6:	782c      	ldrbeq	r4, [r5, #0]
 8007cd8:	1c95      	addeq	r5, r2, #2
 8007cda:	e7ec      	b.n	8007cb6 <_strtol_l.isra.0+0x3a>
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d1f6      	bne.n	8007cce <_strtol_l.isra.0+0x52>
 8007ce0:	2c30      	cmp	r4, #48	@ 0x30
 8007ce2:	bf14      	ite	ne
 8007ce4:	230a      	movne	r3, #10
 8007ce6:	2308      	moveq	r3, #8
 8007ce8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007cec:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	fbbc f9f3 	udiv	r9, ip, r3
 8007cf6:	4610      	mov	r0, r2
 8007cf8:	fb03 ca19 	mls	sl, r3, r9, ip
 8007cfc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007d00:	2f09      	cmp	r7, #9
 8007d02:	d80f      	bhi.n	8007d24 <_strtol_l.isra.0+0xa8>
 8007d04:	463c      	mov	r4, r7
 8007d06:	42a3      	cmp	r3, r4
 8007d08:	dd1b      	ble.n	8007d42 <_strtol_l.isra.0+0xc6>
 8007d0a:	1c57      	adds	r7, r2, #1
 8007d0c:	d007      	beq.n	8007d1e <_strtol_l.isra.0+0xa2>
 8007d0e:	4581      	cmp	r9, r0
 8007d10:	d314      	bcc.n	8007d3c <_strtol_l.isra.0+0xc0>
 8007d12:	d101      	bne.n	8007d18 <_strtol_l.isra.0+0x9c>
 8007d14:	45a2      	cmp	sl, r4
 8007d16:	db11      	blt.n	8007d3c <_strtol_l.isra.0+0xc0>
 8007d18:	fb00 4003 	mla	r0, r0, r3, r4
 8007d1c:	2201      	movs	r2, #1
 8007d1e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007d22:	e7eb      	b.n	8007cfc <_strtol_l.isra.0+0x80>
 8007d24:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007d28:	2f19      	cmp	r7, #25
 8007d2a:	d801      	bhi.n	8007d30 <_strtol_l.isra.0+0xb4>
 8007d2c:	3c37      	subs	r4, #55	@ 0x37
 8007d2e:	e7ea      	b.n	8007d06 <_strtol_l.isra.0+0x8a>
 8007d30:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007d34:	2f19      	cmp	r7, #25
 8007d36:	d804      	bhi.n	8007d42 <_strtol_l.isra.0+0xc6>
 8007d38:	3c57      	subs	r4, #87	@ 0x57
 8007d3a:	e7e4      	b.n	8007d06 <_strtol_l.isra.0+0x8a>
 8007d3c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007d40:	e7ed      	b.n	8007d1e <_strtol_l.isra.0+0xa2>
 8007d42:	1c53      	adds	r3, r2, #1
 8007d44:	d108      	bne.n	8007d58 <_strtol_l.isra.0+0xdc>
 8007d46:	2322      	movs	r3, #34	@ 0x22
 8007d48:	f8ce 3000 	str.w	r3, [lr]
 8007d4c:	4660      	mov	r0, ip
 8007d4e:	f1b8 0f00 	cmp.w	r8, #0
 8007d52:	d0a0      	beq.n	8007c96 <_strtol_l.isra.0+0x1a>
 8007d54:	1e69      	subs	r1, r5, #1
 8007d56:	e006      	b.n	8007d66 <_strtol_l.isra.0+0xea>
 8007d58:	b106      	cbz	r6, 8007d5c <_strtol_l.isra.0+0xe0>
 8007d5a:	4240      	negs	r0, r0
 8007d5c:	f1b8 0f00 	cmp.w	r8, #0
 8007d60:	d099      	beq.n	8007c96 <_strtol_l.isra.0+0x1a>
 8007d62:	2a00      	cmp	r2, #0
 8007d64:	d1f6      	bne.n	8007d54 <_strtol_l.isra.0+0xd8>
 8007d66:	f8c8 1000 	str.w	r1, [r8]
 8007d6a:	e794      	b.n	8007c96 <_strtol_l.isra.0+0x1a>
 8007d6c:	0800b121 	.word	0x0800b121

08007d70 <_strtol_r>:
 8007d70:	f7ff bf84 	b.w	8007c7c <_strtol_l.isra.0>

08007d74 <__ssputs_r>:
 8007d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d78:	688e      	ldr	r6, [r1, #8]
 8007d7a:	461f      	mov	r7, r3
 8007d7c:	42be      	cmp	r6, r7
 8007d7e:	680b      	ldr	r3, [r1, #0]
 8007d80:	4682      	mov	sl, r0
 8007d82:	460c      	mov	r4, r1
 8007d84:	4690      	mov	r8, r2
 8007d86:	d82d      	bhi.n	8007de4 <__ssputs_r+0x70>
 8007d88:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007d8c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007d90:	d026      	beq.n	8007de0 <__ssputs_r+0x6c>
 8007d92:	6965      	ldr	r5, [r4, #20]
 8007d94:	6909      	ldr	r1, [r1, #16]
 8007d96:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007d9a:	eba3 0901 	sub.w	r9, r3, r1
 8007d9e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007da2:	1c7b      	adds	r3, r7, #1
 8007da4:	444b      	add	r3, r9
 8007da6:	106d      	asrs	r5, r5, #1
 8007da8:	429d      	cmp	r5, r3
 8007daa:	bf38      	it	cc
 8007dac:	461d      	movcc	r5, r3
 8007dae:	0553      	lsls	r3, r2, #21
 8007db0:	d527      	bpl.n	8007e02 <__ssputs_r+0x8e>
 8007db2:	4629      	mov	r1, r5
 8007db4:	f7fe fc24 	bl	8006600 <_malloc_r>
 8007db8:	4606      	mov	r6, r0
 8007dba:	b360      	cbz	r0, 8007e16 <__ssputs_r+0xa2>
 8007dbc:	6921      	ldr	r1, [r4, #16]
 8007dbe:	464a      	mov	r2, r9
 8007dc0:	f000 fdaa 	bl	8008918 <memcpy>
 8007dc4:	89a3      	ldrh	r3, [r4, #12]
 8007dc6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007dca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007dce:	81a3      	strh	r3, [r4, #12]
 8007dd0:	6126      	str	r6, [r4, #16]
 8007dd2:	6165      	str	r5, [r4, #20]
 8007dd4:	444e      	add	r6, r9
 8007dd6:	eba5 0509 	sub.w	r5, r5, r9
 8007dda:	6026      	str	r6, [r4, #0]
 8007ddc:	60a5      	str	r5, [r4, #8]
 8007dde:	463e      	mov	r6, r7
 8007de0:	42be      	cmp	r6, r7
 8007de2:	d900      	bls.n	8007de6 <__ssputs_r+0x72>
 8007de4:	463e      	mov	r6, r7
 8007de6:	6820      	ldr	r0, [r4, #0]
 8007de8:	4632      	mov	r2, r6
 8007dea:	4641      	mov	r1, r8
 8007dec:	f000 fd57 	bl	800889e <memmove>
 8007df0:	68a3      	ldr	r3, [r4, #8]
 8007df2:	1b9b      	subs	r3, r3, r6
 8007df4:	60a3      	str	r3, [r4, #8]
 8007df6:	6823      	ldr	r3, [r4, #0]
 8007df8:	4433      	add	r3, r6
 8007dfa:	6023      	str	r3, [r4, #0]
 8007dfc:	2000      	movs	r0, #0
 8007dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e02:	462a      	mov	r2, r5
 8007e04:	f001 f91d 	bl	8009042 <_realloc_r>
 8007e08:	4606      	mov	r6, r0
 8007e0a:	2800      	cmp	r0, #0
 8007e0c:	d1e0      	bne.n	8007dd0 <__ssputs_r+0x5c>
 8007e0e:	6921      	ldr	r1, [r4, #16]
 8007e10:	4650      	mov	r0, sl
 8007e12:	f7fe fb81 	bl	8006518 <_free_r>
 8007e16:	230c      	movs	r3, #12
 8007e18:	f8ca 3000 	str.w	r3, [sl]
 8007e1c:	89a3      	ldrh	r3, [r4, #12]
 8007e1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e22:	81a3      	strh	r3, [r4, #12]
 8007e24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007e28:	e7e9      	b.n	8007dfe <__ssputs_r+0x8a>
	...

08007e2c <_svfiprintf_r>:
 8007e2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e30:	4698      	mov	r8, r3
 8007e32:	898b      	ldrh	r3, [r1, #12]
 8007e34:	061b      	lsls	r3, r3, #24
 8007e36:	b09d      	sub	sp, #116	@ 0x74
 8007e38:	4607      	mov	r7, r0
 8007e3a:	460d      	mov	r5, r1
 8007e3c:	4614      	mov	r4, r2
 8007e3e:	d510      	bpl.n	8007e62 <_svfiprintf_r+0x36>
 8007e40:	690b      	ldr	r3, [r1, #16]
 8007e42:	b973      	cbnz	r3, 8007e62 <_svfiprintf_r+0x36>
 8007e44:	2140      	movs	r1, #64	@ 0x40
 8007e46:	f7fe fbdb 	bl	8006600 <_malloc_r>
 8007e4a:	6028      	str	r0, [r5, #0]
 8007e4c:	6128      	str	r0, [r5, #16]
 8007e4e:	b930      	cbnz	r0, 8007e5e <_svfiprintf_r+0x32>
 8007e50:	230c      	movs	r3, #12
 8007e52:	603b      	str	r3, [r7, #0]
 8007e54:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007e58:	b01d      	add	sp, #116	@ 0x74
 8007e5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e5e:	2340      	movs	r3, #64	@ 0x40
 8007e60:	616b      	str	r3, [r5, #20]
 8007e62:	2300      	movs	r3, #0
 8007e64:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e66:	2320      	movs	r3, #32
 8007e68:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007e6c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e70:	2330      	movs	r3, #48	@ 0x30
 8007e72:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008010 <_svfiprintf_r+0x1e4>
 8007e76:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007e7a:	f04f 0901 	mov.w	r9, #1
 8007e7e:	4623      	mov	r3, r4
 8007e80:	469a      	mov	sl, r3
 8007e82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e86:	b10a      	cbz	r2, 8007e8c <_svfiprintf_r+0x60>
 8007e88:	2a25      	cmp	r2, #37	@ 0x25
 8007e8a:	d1f9      	bne.n	8007e80 <_svfiprintf_r+0x54>
 8007e8c:	ebba 0b04 	subs.w	fp, sl, r4
 8007e90:	d00b      	beq.n	8007eaa <_svfiprintf_r+0x7e>
 8007e92:	465b      	mov	r3, fp
 8007e94:	4622      	mov	r2, r4
 8007e96:	4629      	mov	r1, r5
 8007e98:	4638      	mov	r0, r7
 8007e9a:	f7ff ff6b 	bl	8007d74 <__ssputs_r>
 8007e9e:	3001      	adds	r0, #1
 8007ea0:	f000 80a7 	beq.w	8007ff2 <_svfiprintf_r+0x1c6>
 8007ea4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ea6:	445a      	add	r2, fp
 8007ea8:	9209      	str	r2, [sp, #36]	@ 0x24
 8007eaa:	f89a 3000 	ldrb.w	r3, [sl]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	f000 809f 	beq.w	8007ff2 <_svfiprintf_r+0x1c6>
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007eba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ebe:	f10a 0a01 	add.w	sl, sl, #1
 8007ec2:	9304      	str	r3, [sp, #16]
 8007ec4:	9307      	str	r3, [sp, #28]
 8007ec6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007eca:	931a      	str	r3, [sp, #104]	@ 0x68
 8007ecc:	4654      	mov	r4, sl
 8007ece:	2205      	movs	r2, #5
 8007ed0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ed4:	484e      	ldr	r0, [pc, #312]	@ (8008010 <_svfiprintf_r+0x1e4>)
 8007ed6:	f7f8 f983 	bl	80001e0 <memchr>
 8007eda:	9a04      	ldr	r2, [sp, #16]
 8007edc:	b9d8      	cbnz	r0, 8007f16 <_svfiprintf_r+0xea>
 8007ede:	06d0      	lsls	r0, r2, #27
 8007ee0:	bf44      	itt	mi
 8007ee2:	2320      	movmi	r3, #32
 8007ee4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ee8:	0711      	lsls	r1, r2, #28
 8007eea:	bf44      	itt	mi
 8007eec:	232b      	movmi	r3, #43	@ 0x2b
 8007eee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ef2:	f89a 3000 	ldrb.w	r3, [sl]
 8007ef6:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ef8:	d015      	beq.n	8007f26 <_svfiprintf_r+0xfa>
 8007efa:	9a07      	ldr	r2, [sp, #28]
 8007efc:	4654      	mov	r4, sl
 8007efe:	2000      	movs	r0, #0
 8007f00:	f04f 0c0a 	mov.w	ip, #10
 8007f04:	4621      	mov	r1, r4
 8007f06:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f0a:	3b30      	subs	r3, #48	@ 0x30
 8007f0c:	2b09      	cmp	r3, #9
 8007f0e:	d94b      	bls.n	8007fa8 <_svfiprintf_r+0x17c>
 8007f10:	b1b0      	cbz	r0, 8007f40 <_svfiprintf_r+0x114>
 8007f12:	9207      	str	r2, [sp, #28]
 8007f14:	e014      	b.n	8007f40 <_svfiprintf_r+0x114>
 8007f16:	eba0 0308 	sub.w	r3, r0, r8
 8007f1a:	fa09 f303 	lsl.w	r3, r9, r3
 8007f1e:	4313      	orrs	r3, r2
 8007f20:	9304      	str	r3, [sp, #16]
 8007f22:	46a2      	mov	sl, r4
 8007f24:	e7d2      	b.n	8007ecc <_svfiprintf_r+0xa0>
 8007f26:	9b03      	ldr	r3, [sp, #12]
 8007f28:	1d19      	adds	r1, r3, #4
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	9103      	str	r1, [sp, #12]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	bfbb      	ittet	lt
 8007f32:	425b      	neglt	r3, r3
 8007f34:	f042 0202 	orrlt.w	r2, r2, #2
 8007f38:	9307      	strge	r3, [sp, #28]
 8007f3a:	9307      	strlt	r3, [sp, #28]
 8007f3c:	bfb8      	it	lt
 8007f3e:	9204      	strlt	r2, [sp, #16]
 8007f40:	7823      	ldrb	r3, [r4, #0]
 8007f42:	2b2e      	cmp	r3, #46	@ 0x2e
 8007f44:	d10a      	bne.n	8007f5c <_svfiprintf_r+0x130>
 8007f46:	7863      	ldrb	r3, [r4, #1]
 8007f48:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f4a:	d132      	bne.n	8007fb2 <_svfiprintf_r+0x186>
 8007f4c:	9b03      	ldr	r3, [sp, #12]
 8007f4e:	1d1a      	adds	r2, r3, #4
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	9203      	str	r2, [sp, #12]
 8007f54:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007f58:	3402      	adds	r4, #2
 8007f5a:	9305      	str	r3, [sp, #20]
 8007f5c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008020 <_svfiprintf_r+0x1f4>
 8007f60:	7821      	ldrb	r1, [r4, #0]
 8007f62:	2203      	movs	r2, #3
 8007f64:	4650      	mov	r0, sl
 8007f66:	f7f8 f93b 	bl	80001e0 <memchr>
 8007f6a:	b138      	cbz	r0, 8007f7c <_svfiprintf_r+0x150>
 8007f6c:	9b04      	ldr	r3, [sp, #16]
 8007f6e:	eba0 000a 	sub.w	r0, r0, sl
 8007f72:	2240      	movs	r2, #64	@ 0x40
 8007f74:	4082      	lsls	r2, r0
 8007f76:	4313      	orrs	r3, r2
 8007f78:	3401      	adds	r4, #1
 8007f7a:	9304      	str	r3, [sp, #16]
 8007f7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f80:	4824      	ldr	r0, [pc, #144]	@ (8008014 <_svfiprintf_r+0x1e8>)
 8007f82:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007f86:	2206      	movs	r2, #6
 8007f88:	f7f8 f92a 	bl	80001e0 <memchr>
 8007f8c:	2800      	cmp	r0, #0
 8007f8e:	d036      	beq.n	8007ffe <_svfiprintf_r+0x1d2>
 8007f90:	4b21      	ldr	r3, [pc, #132]	@ (8008018 <_svfiprintf_r+0x1ec>)
 8007f92:	bb1b      	cbnz	r3, 8007fdc <_svfiprintf_r+0x1b0>
 8007f94:	9b03      	ldr	r3, [sp, #12]
 8007f96:	3307      	adds	r3, #7
 8007f98:	f023 0307 	bic.w	r3, r3, #7
 8007f9c:	3308      	adds	r3, #8
 8007f9e:	9303      	str	r3, [sp, #12]
 8007fa0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fa2:	4433      	add	r3, r6
 8007fa4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fa6:	e76a      	b.n	8007e7e <_svfiprintf_r+0x52>
 8007fa8:	fb0c 3202 	mla	r2, ip, r2, r3
 8007fac:	460c      	mov	r4, r1
 8007fae:	2001      	movs	r0, #1
 8007fb0:	e7a8      	b.n	8007f04 <_svfiprintf_r+0xd8>
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	3401      	adds	r4, #1
 8007fb6:	9305      	str	r3, [sp, #20]
 8007fb8:	4619      	mov	r1, r3
 8007fba:	f04f 0c0a 	mov.w	ip, #10
 8007fbe:	4620      	mov	r0, r4
 8007fc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007fc4:	3a30      	subs	r2, #48	@ 0x30
 8007fc6:	2a09      	cmp	r2, #9
 8007fc8:	d903      	bls.n	8007fd2 <_svfiprintf_r+0x1a6>
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d0c6      	beq.n	8007f5c <_svfiprintf_r+0x130>
 8007fce:	9105      	str	r1, [sp, #20]
 8007fd0:	e7c4      	b.n	8007f5c <_svfiprintf_r+0x130>
 8007fd2:	fb0c 2101 	mla	r1, ip, r1, r2
 8007fd6:	4604      	mov	r4, r0
 8007fd8:	2301      	movs	r3, #1
 8007fda:	e7f0      	b.n	8007fbe <_svfiprintf_r+0x192>
 8007fdc:	ab03      	add	r3, sp, #12
 8007fde:	9300      	str	r3, [sp, #0]
 8007fe0:	462a      	mov	r2, r5
 8007fe2:	4b0e      	ldr	r3, [pc, #56]	@ (800801c <_svfiprintf_r+0x1f0>)
 8007fe4:	a904      	add	r1, sp, #16
 8007fe6:	4638      	mov	r0, r7
 8007fe8:	f7fc fc68 	bl	80048bc <_printf_float>
 8007fec:	1c42      	adds	r2, r0, #1
 8007fee:	4606      	mov	r6, r0
 8007ff0:	d1d6      	bne.n	8007fa0 <_svfiprintf_r+0x174>
 8007ff2:	89ab      	ldrh	r3, [r5, #12]
 8007ff4:	065b      	lsls	r3, r3, #25
 8007ff6:	f53f af2d 	bmi.w	8007e54 <_svfiprintf_r+0x28>
 8007ffa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007ffc:	e72c      	b.n	8007e58 <_svfiprintf_r+0x2c>
 8007ffe:	ab03      	add	r3, sp, #12
 8008000:	9300      	str	r3, [sp, #0]
 8008002:	462a      	mov	r2, r5
 8008004:	4b05      	ldr	r3, [pc, #20]	@ (800801c <_svfiprintf_r+0x1f0>)
 8008006:	a904      	add	r1, sp, #16
 8008008:	4638      	mov	r0, r7
 800800a:	f7fc feef 	bl	8004dec <_printf_i>
 800800e:	e7ed      	b.n	8007fec <_svfiprintf_r+0x1c0>
 8008010:	0800af03 	.word	0x0800af03
 8008014:	0800af0d 	.word	0x0800af0d
 8008018:	080048bd 	.word	0x080048bd
 800801c:	08007d75 	.word	0x08007d75
 8008020:	0800af09 	.word	0x0800af09

08008024 <_sungetc_r>:
 8008024:	b538      	push	{r3, r4, r5, lr}
 8008026:	1c4b      	adds	r3, r1, #1
 8008028:	4614      	mov	r4, r2
 800802a:	d103      	bne.n	8008034 <_sungetc_r+0x10>
 800802c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8008030:	4628      	mov	r0, r5
 8008032:	bd38      	pop	{r3, r4, r5, pc}
 8008034:	8993      	ldrh	r3, [r2, #12]
 8008036:	f023 0320 	bic.w	r3, r3, #32
 800803a:	8193      	strh	r3, [r2, #12]
 800803c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800803e:	6852      	ldr	r2, [r2, #4]
 8008040:	b2cd      	uxtb	r5, r1
 8008042:	b18b      	cbz	r3, 8008068 <_sungetc_r+0x44>
 8008044:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008046:	4293      	cmp	r3, r2
 8008048:	dd08      	ble.n	800805c <_sungetc_r+0x38>
 800804a:	6823      	ldr	r3, [r4, #0]
 800804c:	1e5a      	subs	r2, r3, #1
 800804e:	6022      	str	r2, [r4, #0]
 8008050:	f803 5c01 	strb.w	r5, [r3, #-1]
 8008054:	6863      	ldr	r3, [r4, #4]
 8008056:	3301      	adds	r3, #1
 8008058:	6063      	str	r3, [r4, #4]
 800805a:	e7e9      	b.n	8008030 <_sungetc_r+0xc>
 800805c:	4621      	mov	r1, r4
 800805e:	f000 fbe4 	bl	800882a <__submore>
 8008062:	2800      	cmp	r0, #0
 8008064:	d0f1      	beq.n	800804a <_sungetc_r+0x26>
 8008066:	e7e1      	b.n	800802c <_sungetc_r+0x8>
 8008068:	6921      	ldr	r1, [r4, #16]
 800806a:	6823      	ldr	r3, [r4, #0]
 800806c:	b151      	cbz	r1, 8008084 <_sungetc_r+0x60>
 800806e:	4299      	cmp	r1, r3
 8008070:	d208      	bcs.n	8008084 <_sungetc_r+0x60>
 8008072:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8008076:	42a9      	cmp	r1, r5
 8008078:	d104      	bne.n	8008084 <_sungetc_r+0x60>
 800807a:	3b01      	subs	r3, #1
 800807c:	3201      	adds	r2, #1
 800807e:	6023      	str	r3, [r4, #0]
 8008080:	6062      	str	r2, [r4, #4]
 8008082:	e7d5      	b.n	8008030 <_sungetc_r+0xc>
 8008084:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8008088:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800808c:	6363      	str	r3, [r4, #52]	@ 0x34
 800808e:	2303      	movs	r3, #3
 8008090:	63a3      	str	r3, [r4, #56]	@ 0x38
 8008092:	4623      	mov	r3, r4
 8008094:	f803 5f46 	strb.w	r5, [r3, #70]!
 8008098:	6023      	str	r3, [r4, #0]
 800809a:	2301      	movs	r3, #1
 800809c:	e7dc      	b.n	8008058 <_sungetc_r+0x34>

0800809e <__ssrefill_r>:
 800809e:	b510      	push	{r4, lr}
 80080a0:	460c      	mov	r4, r1
 80080a2:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80080a4:	b169      	cbz	r1, 80080c2 <__ssrefill_r+0x24>
 80080a6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80080aa:	4299      	cmp	r1, r3
 80080ac:	d001      	beq.n	80080b2 <__ssrefill_r+0x14>
 80080ae:	f7fe fa33 	bl	8006518 <_free_r>
 80080b2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80080b4:	6063      	str	r3, [r4, #4]
 80080b6:	2000      	movs	r0, #0
 80080b8:	6360      	str	r0, [r4, #52]	@ 0x34
 80080ba:	b113      	cbz	r3, 80080c2 <__ssrefill_r+0x24>
 80080bc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80080be:	6023      	str	r3, [r4, #0]
 80080c0:	bd10      	pop	{r4, pc}
 80080c2:	6923      	ldr	r3, [r4, #16]
 80080c4:	6023      	str	r3, [r4, #0]
 80080c6:	2300      	movs	r3, #0
 80080c8:	6063      	str	r3, [r4, #4]
 80080ca:	89a3      	ldrh	r3, [r4, #12]
 80080cc:	f043 0320 	orr.w	r3, r3, #32
 80080d0:	81a3      	strh	r3, [r4, #12]
 80080d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80080d6:	e7f3      	b.n	80080c0 <__ssrefill_r+0x22>

080080d8 <__ssvfiscanf_r>:
 80080d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080dc:	460c      	mov	r4, r1
 80080de:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 80080e2:	2100      	movs	r1, #0
 80080e4:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80080e8:	49a6      	ldr	r1, [pc, #664]	@ (8008384 <__ssvfiscanf_r+0x2ac>)
 80080ea:	91a0      	str	r1, [sp, #640]	@ 0x280
 80080ec:	f10d 0804 	add.w	r8, sp, #4
 80080f0:	49a5      	ldr	r1, [pc, #660]	@ (8008388 <__ssvfiscanf_r+0x2b0>)
 80080f2:	4fa6      	ldr	r7, [pc, #664]	@ (800838c <__ssvfiscanf_r+0x2b4>)
 80080f4:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80080f8:	4606      	mov	r6, r0
 80080fa:	91a1      	str	r1, [sp, #644]	@ 0x284
 80080fc:	9300      	str	r3, [sp, #0]
 80080fe:	f892 9000 	ldrb.w	r9, [r2]
 8008102:	f1b9 0f00 	cmp.w	r9, #0
 8008106:	f000 8158 	beq.w	80083ba <__ssvfiscanf_r+0x2e2>
 800810a:	f817 3009 	ldrb.w	r3, [r7, r9]
 800810e:	f013 0308 	ands.w	r3, r3, #8
 8008112:	f102 0501 	add.w	r5, r2, #1
 8008116:	d019      	beq.n	800814c <__ssvfiscanf_r+0x74>
 8008118:	6863      	ldr	r3, [r4, #4]
 800811a:	2b00      	cmp	r3, #0
 800811c:	dd0f      	ble.n	800813e <__ssvfiscanf_r+0x66>
 800811e:	6823      	ldr	r3, [r4, #0]
 8008120:	781a      	ldrb	r2, [r3, #0]
 8008122:	5cba      	ldrb	r2, [r7, r2]
 8008124:	0712      	lsls	r2, r2, #28
 8008126:	d401      	bmi.n	800812c <__ssvfiscanf_r+0x54>
 8008128:	462a      	mov	r2, r5
 800812a:	e7e8      	b.n	80080fe <__ssvfiscanf_r+0x26>
 800812c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800812e:	3201      	adds	r2, #1
 8008130:	9245      	str	r2, [sp, #276]	@ 0x114
 8008132:	6862      	ldr	r2, [r4, #4]
 8008134:	3301      	adds	r3, #1
 8008136:	3a01      	subs	r2, #1
 8008138:	6062      	str	r2, [r4, #4]
 800813a:	6023      	str	r3, [r4, #0]
 800813c:	e7ec      	b.n	8008118 <__ssvfiscanf_r+0x40>
 800813e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008140:	4621      	mov	r1, r4
 8008142:	4630      	mov	r0, r6
 8008144:	4798      	blx	r3
 8008146:	2800      	cmp	r0, #0
 8008148:	d0e9      	beq.n	800811e <__ssvfiscanf_r+0x46>
 800814a:	e7ed      	b.n	8008128 <__ssvfiscanf_r+0x50>
 800814c:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8008150:	f040 8085 	bne.w	800825e <__ssvfiscanf_r+0x186>
 8008154:	9341      	str	r3, [sp, #260]	@ 0x104
 8008156:	9343      	str	r3, [sp, #268]	@ 0x10c
 8008158:	7853      	ldrb	r3, [r2, #1]
 800815a:	2b2a      	cmp	r3, #42	@ 0x2a
 800815c:	bf02      	ittt	eq
 800815e:	2310      	moveq	r3, #16
 8008160:	1c95      	addeq	r5, r2, #2
 8008162:	9341      	streq	r3, [sp, #260]	@ 0x104
 8008164:	220a      	movs	r2, #10
 8008166:	46aa      	mov	sl, r5
 8008168:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800816c:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8008170:	2b09      	cmp	r3, #9
 8008172:	d91e      	bls.n	80081b2 <__ssvfiscanf_r+0xda>
 8008174:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8008390 <__ssvfiscanf_r+0x2b8>
 8008178:	2203      	movs	r2, #3
 800817a:	4658      	mov	r0, fp
 800817c:	f7f8 f830 	bl	80001e0 <memchr>
 8008180:	b138      	cbz	r0, 8008192 <__ssvfiscanf_r+0xba>
 8008182:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008184:	eba0 000b 	sub.w	r0, r0, fp
 8008188:	2301      	movs	r3, #1
 800818a:	4083      	lsls	r3, r0
 800818c:	4313      	orrs	r3, r2
 800818e:	9341      	str	r3, [sp, #260]	@ 0x104
 8008190:	4655      	mov	r5, sl
 8008192:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008196:	2b78      	cmp	r3, #120	@ 0x78
 8008198:	d806      	bhi.n	80081a8 <__ssvfiscanf_r+0xd0>
 800819a:	2b57      	cmp	r3, #87	@ 0x57
 800819c:	d810      	bhi.n	80081c0 <__ssvfiscanf_r+0xe8>
 800819e:	2b25      	cmp	r3, #37	@ 0x25
 80081a0:	d05d      	beq.n	800825e <__ssvfiscanf_r+0x186>
 80081a2:	d857      	bhi.n	8008254 <__ssvfiscanf_r+0x17c>
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d075      	beq.n	8008294 <__ssvfiscanf_r+0x1bc>
 80081a8:	2303      	movs	r3, #3
 80081aa:	9347      	str	r3, [sp, #284]	@ 0x11c
 80081ac:	230a      	movs	r3, #10
 80081ae:	9342      	str	r3, [sp, #264]	@ 0x108
 80081b0:	e088      	b.n	80082c4 <__ssvfiscanf_r+0x1ec>
 80081b2:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80081b4:	fb02 1103 	mla	r1, r2, r3, r1
 80081b8:	3930      	subs	r1, #48	@ 0x30
 80081ba:	9143      	str	r1, [sp, #268]	@ 0x10c
 80081bc:	4655      	mov	r5, sl
 80081be:	e7d2      	b.n	8008166 <__ssvfiscanf_r+0x8e>
 80081c0:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 80081c4:	2a20      	cmp	r2, #32
 80081c6:	d8ef      	bhi.n	80081a8 <__ssvfiscanf_r+0xd0>
 80081c8:	a101      	add	r1, pc, #4	@ (adr r1, 80081d0 <__ssvfiscanf_r+0xf8>)
 80081ca:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80081ce:	bf00      	nop
 80081d0:	080082a3 	.word	0x080082a3
 80081d4:	080081a9 	.word	0x080081a9
 80081d8:	080081a9 	.word	0x080081a9
 80081dc:	080082fd 	.word	0x080082fd
 80081e0:	080081a9 	.word	0x080081a9
 80081e4:	080081a9 	.word	0x080081a9
 80081e8:	080081a9 	.word	0x080081a9
 80081ec:	080081a9 	.word	0x080081a9
 80081f0:	080081a9 	.word	0x080081a9
 80081f4:	080081a9 	.word	0x080081a9
 80081f8:	080081a9 	.word	0x080081a9
 80081fc:	08008313 	.word	0x08008313
 8008200:	080082f9 	.word	0x080082f9
 8008204:	0800825b 	.word	0x0800825b
 8008208:	0800825b 	.word	0x0800825b
 800820c:	0800825b 	.word	0x0800825b
 8008210:	080081a9 	.word	0x080081a9
 8008214:	080082b5 	.word	0x080082b5
 8008218:	080081a9 	.word	0x080081a9
 800821c:	080081a9 	.word	0x080081a9
 8008220:	080081a9 	.word	0x080081a9
 8008224:	080081a9 	.word	0x080081a9
 8008228:	08008323 	.word	0x08008323
 800822c:	080082bd 	.word	0x080082bd
 8008230:	0800829b 	.word	0x0800829b
 8008234:	080081a9 	.word	0x080081a9
 8008238:	080081a9 	.word	0x080081a9
 800823c:	0800831f 	.word	0x0800831f
 8008240:	080081a9 	.word	0x080081a9
 8008244:	080082f9 	.word	0x080082f9
 8008248:	080081a9 	.word	0x080081a9
 800824c:	080081a9 	.word	0x080081a9
 8008250:	080082a3 	.word	0x080082a3
 8008254:	3b45      	subs	r3, #69	@ 0x45
 8008256:	2b02      	cmp	r3, #2
 8008258:	d8a6      	bhi.n	80081a8 <__ssvfiscanf_r+0xd0>
 800825a:	2305      	movs	r3, #5
 800825c:	e031      	b.n	80082c2 <__ssvfiscanf_r+0x1ea>
 800825e:	6863      	ldr	r3, [r4, #4]
 8008260:	2b00      	cmp	r3, #0
 8008262:	dd0d      	ble.n	8008280 <__ssvfiscanf_r+0x1a8>
 8008264:	6823      	ldr	r3, [r4, #0]
 8008266:	781a      	ldrb	r2, [r3, #0]
 8008268:	454a      	cmp	r2, r9
 800826a:	f040 80a6 	bne.w	80083ba <__ssvfiscanf_r+0x2e2>
 800826e:	3301      	adds	r3, #1
 8008270:	6862      	ldr	r2, [r4, #4]
 8008272:	6023      	str	r3, [r4, #0]
 8008274:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8008276:	3a01      	subs	r2, #1
 8008278:	3301      	adds	r3, #1
 800827a:	6062      	str	r2, [r4, #4]
 800827c:	9345      	str	r3, [sp, #276]	@ 0x114
 800827e:	e753      	b.n	8008128 <__ssvfiscanf_r+0x50>
 8008280:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008282:	4621      	mov	r1, r4
 8008284:	4630      	mov	r0, r6
 8008286:	4798      	blx	r3
 8008288:	2800      	cmp	r0, #0
 800828a:	d0eb      	beq.n	8008264 <__ssvfiscanf_r+0x18c>
 800828c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800828e:	2800      	cmp	r0, #0
 8008290:	f040 808b 	bne.w	80083aa <__ssvfiscanf_r+0x2d2>
 8008294:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008298:	e08b      	b.n	80083b2 <__ssvfiscanf_r+0x2da>
 800829a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800829c:	f042 0220 	orr.w	r2, r2, #32
 80082a0:	9241      	str	r2, [sp, #260]	@ 0x104
 80082a2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80082a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80082a8:	9241      	str	r2, [sp, #260]	@ 0x104
 80082aa:	2210      	movs	r2, #16
 80082ac:	2b6e      	cmp	r3, #110	@ 0x6e
 80082ae:	9242      	str	r2, [sp, #264]	@ 0x108
 80082b0:	d902      	bls.n	80082b8 <__ssvfiscanf_r+0x1e0>
 80082b2:	e005      	b.n	80082c0 <__ssvfiscanf_r+0x1e8>
 80082b4:	2300      	movs	r3, #0
 80082b6:	9342      	str	r3, [sp, #264]	@ 0x108
 80082b8:	2303      	movs	r3, #3
 80082ba:	e002      	b.n	80082c2 <__ssvfiscanf_r+0x1ea>
 80082bc:	2308      	movs	r3, #8
 80082be:	9342      	str	r3, [sp, #264]	@ 0x108
 80082c0:	2304      	movs	r3, #4
 80082c2:	9347      	str	r3, [sp, #284]	@ 0x11c
 80082c4:	6863      	ldr	r3, [r4, #4]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	dd39      	ble.n	800833e <__ssvfiscanf_r+0x266>
 80082ca:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80082cc:	0659      	lsls	r1, r3, #25
 80082ce:	d404      	bmi.n	80082da <__ssvfiscanf_r+0x202>
 80082d0:	6823      	ldr	r3, [r4, #0]
 80082d2:	781a      	ldrb	r2, [r3, #0]
 80082d4:	5cba      	ldrb	r2, [r7, r2]
 80082d6:	0712      	lsls	r2, r2, #28
 80082d8:	d438      	bmi.n	800834c <__ssvfiscanf_r+0x274>
 80082da:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80082dc:	2b02      	cmp	r3, #2
 80082de:	dc47      	bgt.n	8008370 <__ssvfiscanf_r+0x298>
 80082e0:	466b      	mov	r3, sp
 80082e2:	4622      	mov	r2, r4
 80082e4:	a941      	add	r1, sp, #260	@ 0x104
 80082e6:	4630      	mov	r0, r6
 80082e8:	f000 f86c 	bl	80083c4 <_scanf_chars>
 80082ec:	2801      	cmp	r0, #1
 80082ee:	d064      	beq.n	80083ba <__ssvfiscanf_r+0x2e2>
 80082f0:	2802      	cmp	r0, #2
 80082f2:	f47f af19 	bne.w	8008128 <__ssvfiscanf_r+0x50>
 80082f6:	e7c9      	b.n	800828c <__ssvfiscanf_r+0x1b4>
 80082f8:	220a      	movs	r2, #10
 80082fa:	e7d7      	b.n	80082ac <__ssvfiscanf_r+0x1d4>
 80082fc:	4629      	mov	r1, r5
 80082fe:	4640      	mov	r0, r8
 8008300:	f000 fa5a 	bl	80087b8 <__sccl>
 8008304:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008306:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800830a:	9341      	str	r3, [sp, #260]	@ 0x104
 800830c:	4605      	mov	r5, r0
 800830e:	2301      	movs	r3, #1
 8008310:	e7d7      	b.n	80082c2 <__ssvfiscanf_r+0x1ea>
 8008312:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008314:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008318:	9341      	str	r3, [sp, #260]	@ 0x104
 800831a:	2300      	movs	r3, #0
 800831c:	e7d1      	b.n	80082c2 <__ssvfiscanf_r+0x1ea>
 800831e:	2302      	movs	r3, #2
 8008320:	e7cf      	b.n	80082c2 <__ssvfiscanf_r+0x1ea>
 8008322:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8008324:	06c3      	lsls	r3, r0, #27
 8008326:	f53f aeff 	bmi.w	8008128 <__ssvfiscanf_r+0x50>
 800832a:	9b00      	ldr	r3, [sp, #0]
 800832c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800832e:	1d19      	adds	r1, r3, #4
 8008330:	9100      	str	r1, [sp, #0]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	07c0      	lsls	r0, r0, #31
 8008336:	bf4c      	ite	mi
 8008338:	801a      	strhmi	r2, [r3, #0]
 800833a:	601a      	strpl	r2, [r3, #0]
 800833c:	e6f4      	b.n	8008128 <__ssvfiscanf_r+0x50>
 800833e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008340:	4621      	mov	r1, r4
 8008342:	4630      	mov	r0, r6
 8008344:	4798      	blx	r3
 8008346:	2800      	cmp	r0, #0
 8008348:	d0bf      	beq.n	80082ca <__ssvfiscanf_r+0x1f2>
 800834a:	e79f      	b.n	800828c <__ssvfiscanf_r+0x1b4>
 800834c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800834e:	3201      	adds	r2, #1
 8008350:	9245      	str	r2, [sp, #276]	@ 0x114
 8008352:	6862      	ldr	r2, [r4, #4]
 8008354:	3a01      	subs	r2, #1
 8008356:	2a00      	cmp	r2, #0
 8008358:	6062      	str	r2, [r4, #4]
 800835a:	dd02      	ble.n	8008362 <__ssvfiscanf_r+0x28a>
 800835c:	3301      	adds	r3, #1
 800835e:	6023      	str	r3, [r4, #0]
 8008360:	e7b6      	b.n	80082d0 <__ssvfiscanf_r+0x1f8>
 8008362:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008364:	4621      	mov	r1, r4
 8008366:	4630      	mov	r0, r6
 8008368:	4798      	blx	r3
 800836a:	2800      	cmp	r0, #0
 800836c:	d0b0      	beq.n	80082d0 <__ssvfiscanf_r+0x1f8>
 800836e:	e78d      	b.n	800828c <__ssvfiscanf_r+0x1b4>
 8008370:	2b04      	cmp	r3, #4
 8008372:	dc0f      	bgt.n	8008394 <__ssvfiscanf_r+0x2bc>
 8008374:	466b      	mov	r3, sp
 8008376:	4622      	mov	r2, r4
 8008378:	a941      	add	r1, sp, #260	@ 0x104
 800837a:	4630      	mov	r0, r6
 800837c:	f000 f87c 	bl	8008478 <_scanf_i>
 8008380:	e7b4      	b.n	80082ec <__ssvfiscanf_r+0x214>
 8008382:	bf00      	nop
 8008384:	08008025 	.word	0x08008025
 8008388:	0800809f 	.word	0x0800809f
 800838c:	0800b121 	.word	0x0800b121
 8008390:	0800af09 	.word	0x0800af09
 8008394:	4b0a      	ldr	r3, [pc, #40]	@ (80083c0 <__ssvfiscanf_r+0x2e8>)
 8008396:	2b00      	cmp	r3, #0
 8008398:	f43f aec6 	beq.w	8008128 <__ssvfiscanf_r+0x50>
 800839c:	466b      	mov	r3, sp
 800839e:	4622      	mov	r2, r4
 80083a0:	a941      	add	r1, sp, #260	@ 0x104
 80083a2:	4630      	mov	r0, r6
 80083a4:	f7fc fe40 	bl	8005028 <_scanf_float>
 80083a8:	e7a0      	b.n	80082ec <__ssvfiscanf_r+0x214>
 80083aa:	89a3      	ldrh	r3, [r4, #12]
 80083ac:	065b      	lsls	r3, r3, #25
 80083ae:	f53f af71 	bmi.w	8008294 <__ssvfiscanf_r+0x1bc>
 80083b2:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 80083b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083ba:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80083bc:	e7f9      	b.n	80083b2 <__ssvfiscanf_r+0x2da>
 80083be:	bf00      	nop
 80083c0:	08005029 	.word	0x08005029

080083c4 <_scanf_chars>:
 80083c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083c8:	4615      	mov	r5, r2
 80083ca:	688a      	ldr	r2, [r1, #8]
 80083cc:	4680      	mov	r8, r0
 80083ce:	460c      	mov	r4, r1
 80083d0:	b932      	cbnz	r2, 80083e0 <_scanf_chars+0x1c>
 80083d2:	698a      	ldr	r2, [r1, #24]
 80083d4:	2a00      	cmp	r2, #0
 80083d6:	bf14      	ite	ne
 80083d8:	f04f 32ff 	movne.w	r2, #4294967295	@ 0xffffffff
 80083dc:	2201      	moveq	r2, #1
 80083de:	608a      	str	r2, [r1, #8]
 80083e0:	6822      	ldr	r2, [r4, #0]
 80083e2:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8008474 <_scanf_chars+0xb0>
 80083e6:	06d1      	lsls	r1, r2, #27
 80083e8:	bf5f      	itttt	pl
 80083ea:	681a      	ldrpl	r2, [r3, #0]
 80083ec:	1d11      	addpl	r1, r2, #4
 80083ee:	6019      	strpl	r1, [r3, #0]
 80083f0:	6816      	ldrpl	r6, [r2, #0]
 80083f2:	2700      	movs	r7, #0
 80083f4:	69a0      	ldr	r0, [r4, #24]
 80083f6:	b188      	cbz	r0, 800841c <_scanf_chars+0x58>
 80083f8:	2801      	cmp	r0, #1
 80083fa:	d107      	bne.n	800840c <_scanf_chars+0x48>
 80083fc:	682b      	ldr	r3, [r5, #0]
 80083fe:	781a      	ldrb	r2, [r3, #0]
 8008400:	6963      	ldr	r3, [r4, #20]
 8008402:	5c9b      	ldrb	r3, [r3, r2]
 8008404:	b953      	cbnz	r3, 800841c <_scanf_chars+0x58>
 8008406:	2f00      	cmp	r7, #0
 8008408:	d031      	beq.n	800846e <_scanf_chars+0xaa>
 800840a:	e022      	b.n	8008452 <_scanf_chars+0x8e>
 800840c:	2802      	cmp	r0, #2
 800840e:	d120      	bne.n	8008452 <_scanf_chars+0x8e>
 8008410:	682b      	ldr	r3, [r5, #0]
 8008412:	781b      	ldrb	r3, [r3, #0]
 8008414:	f819 3003 	ldrb.w	r3, [r9, r3]
 8008418:	071b      	lsls	r3, r3, #28
 800841a:	d41a      	bmi.n	8008452 <_scanf_chars+0x8e>
 800841c:	6823      	ldr	r3, [r4, #0]
 800841e:	06da      	lsls	r2, r3, #27
 8008420:	bf5e      	ittt	pl
 8008422:	682b      	ldrpl	r3, [r5, #0]
 8008424:	781b      	ldrbpl	r3, [r3, #0]
 8008426:	f806 3b01 	strbpl.w	r3, [r6], #1
 800842a:	682a      	ldr	r2, [r5, #0]
 800842c:	686b      	ldr	r3, [r5, #4]
 800842e:	3201      	adds	r2, #1
 8008430:	602a      	str	r2, [r5, #0]
 8008432:	68a2      	ldr	r2, [r4, #8]
 8008434:	3b01      	subs	r3, #1
 8008436:	3a01      	subs	r2, #1
 8008438:	606b      	str	r3, [r5, #4]
 800843a:	3701      	adds	r7, #1
 800843c:	60a2      	str	r2, [r4, #8]
 800843e:	b142      	cbz	r2, 8008452 <_scanf_chars+0x8e>
 8008440:	2b00      	cmp	r3, #0
 8008442:	dcd7      	bgt.n	80083f4 <_scanf_chars+0x30>
 8008444:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008448:	4629      	mov	r1, r5
 800844a:	4640      	mov	r0, r8
 800844c:	4798      	blx	r3
 800844e:	2800      	cmp	r0, #0
 8008450:	d0d0      	beq.n	80083f4 <_scanf_chars+0x30>
 8008452:	6823      	ldr	r3, [r4, #0]
 8008454:	f013 0310 	ands.w	r3, r3, #16
 8008458:	d105      	bne.n	8008466 <_scanf_chars+0xa2>
 800845a:	68e2      	ldr	r2, [r4, #12]
 800845c:	3201      	adds	r2, #1
 800845e:	60e2      	str	r2, [r4, #12]
 8008460:	69a2      	ldr	r2, [r4, #24]
 8008462:	b102      	cbz	r2, 8008466 <_scanf_chars+0xa2>
 8008464:	7033      	strb	r3, [r6, #0]
 8008466:	6923      	ldr	r3, [r4, #16]
 8008468:	443b      	add	r3, r7
 800846a:	6123      	str	r3, [r4, #16]
 800846c:	2000      	movs	r0, #0
 800846e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008472:	bf00      	nop
 8008474:	0800b121 	.word	0x0800b121

08008478 <_scanf_i>:
 8008478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800847c:	4698      	mov	r8, r3
 800847e:	4b74      	ldr	r3, [pc, #464]	@ (8008650 <_scanf_i+0x1d8>)
 8008480:	460c      	mov	r4, r1
 8008482:	4682      	mov	sl, r0
 8008484:	4616      	mov	r6, r2
 8008486:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800848a:	b087      	sub	sp, #28
 800848c:	ab03      	add	r3, sp, #12
 800848e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8008492:	4b70      	ldr	r3, [pc, #448]	@ (8008654 <_scanf_i+0x1dc>)
 8008494:	69a1      	ldr	r1, [r4, #24]
 8008496:	4a70      	ldr	r2, [pc, #448]	@ (8008658 <_scanf_i+0x1e0>)
 8008498:	2903      	cmp	r1, #3
 800849a:	bf08      	it	eq
 800849c:	461a      	moveq	r2, r3
 800849e:	68a3      	ldr	r3, [r4, #8]
 80084a0:	9201      	str	r2, [sp, #4]
 80084a2:	1e5a      	subs	r2, r3, #1
 80084a4:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80084a8:	bf88      	it	hi
 80084aa:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80084ae:	4627      	mov	r7, r4
 80084b0:	bf82      	ittt	hi
 80084b2:	eb03 0905 	addhi.w	r9, r3, r5
 80084b6:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80084ba:	60a3      	strhi	r3, [r4, #8]
 80084bc:	f857 3b1c 	ldr.w	r3, [r7], #28
 80084c0:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 80084c4:	bf98      	it	ls
 80084c6:	f04f 0900 	movls.w	r9, #0
 80084ca:	6023      	str	r3, [r4, #0]
 80084cc:	463d      	mov	r5, r7
 80084ce:	f04f 0b00 	mov.w	fp, #0
 80084d2:	6831      	ldr	r1, [r6, #0]
 80084d4:	ab03      	add	r3, sp, #12
 80084d6:	7809      	ldrb	r1, [r1, #0]
 80084d8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80084dc:	2202      	movs	r2, #2
 80084de:	f7f7 fe7f 	bl	80001e0 <memchr>
 80084e2:	b328      	cbz	r0, 8008530 <_scanf_i+0xb8>
 80084e4:	f1bb 0f01 	cmp.w	fp, #1
 80084e8:	d159      	bne.n	800859e <_scanf_i+0x126>
 80084ea:	6862      	ldr	r2, [r4, #4]
 80084ec:	b92a      	cbnz	r2, 80084fa <_scanf_i+0x82>
 80084ee:	6822      	ldr	r2, [r4, #0]
 80084f0:	2108      	movs	r1, #8
 80084f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80084f6:	6061      	str	r1, [r4, #4]
 80084f8:	6022      	str	r2, [r4, #0]
 80084fa:	6822      	ldr	r2, [r4, #0]
 80084fc:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8008500:	6022      	str	r2, [r4, #0]
 8008502:	68a2      	ldr	r2, [r4, #8]
 8008504:	1e51      	subs	r1, r2, #1
 8008506:	60a1      	str	r1, [r4, #8]
 8008508:	b192      	cbz	r2, 8008530 <_scanf_i+0xb8>
 800850a:	6832      	ldr	r2, [r6, #0]
 800850c:	1c51      	adds	r1, r2, #1
 800850e:	6031      	str	r1, [r6, #0]
 8008510:	7812      	ldrb	r2, [r2, #0]
 8008512:	f805 2b01 	strb.w	r2, [r5], #1
 8008516:	6872      	ldr	r2, [r6, #4]
 8008518:	3a01      	subs	r2, #1
 800851a:	2a00      	cmp	r2, #0
 800851c:	6072      	str	r2, [r6, #4]
 800851e:	dc07      	bgt.n	8008530 <_scanf_i+0xb8>
 8008520:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8008524:	4631      	mov	r1, r6
 8008526:	4650      	mov	r0, sl
 8008528:	4790      	blx	r2
 800852a:	2800      	cmp	r0, #0
 800852c:	f040 8085 	bne.w	800863a <_scanf_i+0x1c2>
 8008530:	f10b 0b01 	add.w	fp, fp, #1
 8008534:	f1bb 0f03 	cmp.w	fp, #3
 8008538:	d1cb      	bne.n	80084d2 <_scanf_i+0x5a>
 800853a:	6863      	ldr	r3, [r4, #4]
 800853c:	b90b      	cbnz	r3, 8008542 <_scanf_i+0xca>
 800853e:	230a      	movs	r3, #10
 8008540:	6063      	str	r3, [r4, #4]
 8008542:	6863      	ldr	r3, [r4, #4]
 8008544:	4945      	ldr	r1, [pc, #276]	@ (800865c <_scanf_i+0x1e4>)
 8008546:	6960      	ldr	r0, [r4, #20]
 8008548:	1ac9      	subs	r1, r1, r3
 800854a:	f000 f935 	bl	80087b8 <__sccl>
 800854e:	f04f 0b00 	mov.w	fp, #0
 8008552:	68a3      	ldr	r3, [r4, #8]
 8008554:	6822      	ldr	r2, [r4, #0]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d03d      	beq.n	80085d6 <_scanf_i+0x15e>
 800855a:	6831      	ldr	r1, [r6, #0]
 800855c:	6960      	ldr	r0, [r4, #20]
 800855e:	f891 c000 	ldrb.w	ip, [r1]
 8008562:	f810 000c 	ldrb.w	r0, [r0, ip]
 8008566:	2800      	cmp	r0, #0
 8008568:	d035      	beq.n	80085d6 <_scanf_i+0x15e>
 800856a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800856e:	d124      	bne.n	80085ba <_scanf_i+0x142>
 8008570:	0510      	lsls	r0, r2, #20
 8008572:	d522      	bpl.n	80085ba <_scanf_i+0x142>
 8008574:	f10b 0b01 	add.w	fp, fp, #1
 8008578:	f1b9 0f00 	cmp.w	r9, #0
 800857c:	d003      	beq.n	8008586 <_scanf_i+0x10e>
 800857e:	3301      	adds	r3, #1
 8008580:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 8008584:	60a3      	str	r3, [r4, #8]
 8008586:	6873      	ldr	r3, [r6, #4]
 8008588:	3b01      	subs	r3, #1
 800858a:	2b00      	cmp	r3, #0
 800858c:	6073      	str	r3, [r6, #4]
 800858e:	dd1b      	ble.n	80085c8 <_scanf_i+0x150>
 8008590:	6833      	ldr	r3, [r6, #0]
 8008592:	3301      	adds	r3, #1
 8008594:	6033      	str	r3, [r6, #0]
 8008596:	68a3      	ldr	r3, [r4, #8]
 8008598:	3b01      	subs	r3, #1
 800859a:	60a3      	str	r3, [r4, #8]
 800859c:	e7d9      	b.n	8008552 <_scanf_i+0xda>
 800859e:	f1bb 0f02 	cmp.w	fp, #2
 80085a2:	d1ae      	bne.n	8008502 <_scanf_i+0x8a>
 80085a4:	6822      	ldr	r2, [r4, #0]
 80085a6:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 80085aa:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80085ae:	d1c4      	bne.n	800853a <_scanf_i+0xc2>
 80085b0:	2110      	movs	r1, #16
 80085b2:	6061      	str	r1, [r4, #4]
 80085b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80085b8:	e7a2      	b.n	8008500 <_scanf_i+0x88>
 80085ba:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 80085be:	6022      	str	r2, [r4, #0]
 80085c0:	780b      	ldrb	r3, [r1, #0]
 80085c2:	f805 3b01 	strb.w	r3, [r5], #1
 80085c6:	e7de      	b.n	8008586 <_scanf_i+0x10e>
 80085c8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80085cc:	4631      	mov	r1, r6
 80085ce:	4650      	mov	r0, sl
 80085d0:	4798      	blx	r3
 80085d2:	2800      	cmp	r0, #0
 80085d4:	d0df      	beq.n	8008596 <_scanf_i+0x11e>
 80085d6:	6823      	ldr	r3, [r4, #0]
 80085d8:	05d9      	lsls	r1, r3, #23
 80085da:	d50d      	bpl.n	80085f8 <_scanf_i+0x180>
 80085dc:	42bd      	cmp	r5, r7
 80085de:	d909      	bls.n	80085f4 <_scanf_i+0x17c>
 80085e0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80085e4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80085e8:	4632      	mov	r2, r6
 80085ea:	4650      	mov	r0, sl
 80085ec:	4798      	blx	r3
 80085ee:	f105 39ff 	add.w	r9, r5, #4294967295	@ 0xffffffff
 80085f2:	464d      	mov	r5, r9
 80085f4:	42bd      	cmp	r5, r7
 80085f6:	d028      	beq.n	800864a <_scanf_i+0x1d2>
 80085f8:	6822      	ldr	r2, [r4, #0]
 80085fa:	f012 0210 	ands.w	r2, r2, #16
 80085fe:	d113      	bne.n	8008628 <_scanf_i+0x1b0>
 8008600:	702a      	strb	r2, [r5, #0]
 8008602:	6863      	ldr	r3, [r4, #4]
 8008604:	9e01      	ldr	r6, [sp, #4]
 8008606:	4639      	mov	r1, r7
 8008608:	4650      	mov	r0, sl
 800860a:	47b0      	blx	r6
 800860c:	f8d8 3000 	ldr.w	r3, [r8]
 8008610:	6821      	ldr	r1, [r4, #0]
 8008612:	1d1a      	adds	r2, r3, #4
 8008614:	f8c8 2000 	str.w	r2, [r8]
 8008618:	f011 0f20 	tst.w	r1, #32
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	d00f      	beq.n	8008640 <_scanf_i+0x1c8>
 8008620:	6018      	str	r0, [r3, #0]
 8008622:	68e3      	ldr	r3, [r4, #12]
 8008624:	3301      	adds	r3, #1
 8008626:	60e3      	str	r3, [r4, #12]
 8008628:	6923      	ldr	r3, [r4, #16]
 800862a:	1bed      	subs	r5, r5, r7
 800862c:	445d      	add	r5, fp
 800862e:	442b      	add	r3, r5
 8008630:	6123      	str	r3, [r4, #16]
 8008632:	2000      	movs	r0, #0
 8008634:	b007      	add	sp, #28
 8008636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800863a:	f04f 0b00 	mov.w	fp, #0
 800863e:	e7ca      	b.n	80085d6 <_scanf_i+0x15e>
 8008640:	07ca      	lsls	r2, r1, #31
 8008642:	bf4c      	ite	mi
 8008644:	8018      	strhmi	r0, [r3, #0]
 8008646:	6018      	strpl	r0, [r3, #0]
 8008648:	e7eb      	b.n	8008622 <_scanf_i+0x1aa>
 800864a:	2001      	movs	r0, #1
 800864c:	e7f2      	b.n	8008634 <_scanf_i+0x1bc>
 800864e:	bf00      	nop
 8008650:	0800adc0 	.word	0x0800adc0
 8008654:	08007d71 	.word	0x08007d71
 8008658:	0800917d 	.word	0x0800917d
 800865c:	0800af24 	.word	0x0800af24

08008660 <__sflush_r>:
 8008660:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008664:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008668:	0716      	lsls	r6, r2, #28
 800866a:	4605      	mov	r5, r0
 800866c:	460c      	mov	r4, r1
 800866e:	d454      	bmi.n	800871a <__sflush_r+0xba>
 8008670:	684b      	ldr	r3, [r1, #4]
 8008672:	2b00      	cmp	r3, #0
 8008674:	dc02      	bgt.n	800867c <__sflush_r+0x1c>
 8008676:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008678:	2b00      	cmp	r3, #0
 800867a:	dd48      	ble.n	800870e <__sflush_r+0xae>
 800867c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800867e:	2e00      	cmp	r6, #0
 8008680:	d045      	beq.n	800870e <__sflush_r+0xae>
 8008682:	2300      	movs	r3, #0
 8008684:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008688:	682f      	ldr	r7, [r5, #0]
 800868a:	6a21      	ldr	r1, [r4, #32]
 800868c:	602b      	str	r3, [r5, #0]
 800868e:	d030      	beq.n	80086f2 <__sflush_r+0x92>
 8008690:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008692:	89a3      	ldrh	r3, [r4, #12]
 8008694:	0759      	lsls	r1, r3, #29
 8008696:	d505      	bpl.n	80086a4 <__sflush_r+0x44>
 8008698:	6863      	ldr	r3, [r4, #4]
 800869a:	1ad2      	subs	r2, r2, r3
 800869c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800869e:	b10b      	cbz	r3, 80086a4 <__sflush_r+0x44>
 80086a0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80086a2:	1ad2      	subs	r2, r2, r3
 80086a4:	2300      	movs	r3, #0
 80086a6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80086a8:	6a21      	ldr	r1, [r4, #32]
 80086aa:	4628      	mov	r0, r5
 80086ac:	47b0      	blx	r6
 80086ae:	1c43      	adds	r3, r0, #1
 80086b0:	89a3      	ldrh	r3, [r4, #12]
 80086b2:	d106      	bne.n	80086c2 <__sflush_r+0x62>
 80086b4:	6829      	ldr	r1, [r5, #0]
 80086b6:	291d      	cmp	r1, #29
 80086b8:	d82b      	bhi.n	8008712 <__sflush_r+0xb2>
 80086ba:	4a2a      	ldr	r2, [pc, #168]	@ (8008764 <__sflush_r+0x104>)
 80086bc:	40ca      	lsrs	r2, r1
 80086be:	07d6      	lsls	r6, r2, #31
 80086c0:	d527      	bpl.n	8008712 <__sflush_r+0xb2>
 80086c2:	2200      	movs	r2, #0
 80086c4:	6062      	str	r2, [r4, #4]
 80086c6:	04d9      	lsls	r1, r3, #19
 80086c8:	6922      	ldr	r2, [r4, #16]
 80086ca:	6022      	str	r2, [r4, #0]
 80086cc:	d504      	bpl.n	80086d8 <__sflush_r+0x78>
 80086ce:	1c42      	adds	r2, r0, #1
 80086d0:	d101      	bne.n	80086d6 <__sflush_r+0x76>
 80086d2:	682b      	ldr	r3, [r5, #0]
 80086d4:	b903      	cbnz	r3, 80086d8 <__sflush_r+0x78>
 80086d6:	6560      	str	r0, [r4, #84]	@ 0x54
 80086d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80086da:	602f      	str	r7, [r5, #0]
 80086dc:	b1b9      	cbz	r1, 800870e <__sflush_r+0xae>
 80086de:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80086e2:	4299      	cmp	r1, r3
 80086e4:	d002      	beq.n	80086ec <__sflush_r+0x8c>
 80086e6:	4628      	mov	r0, r5
 80086e8:	f7fd ff16 	bl	8006518 <_free_r>
 80086ec:	2300      	movs	r3, #0
 80086ee:	6363      	str	r3, [r4, #52]	@ 0x34
 80086f0:	e00d      	b.n	800870e <__sflush_r+0xae>
 80086f2:	2301      	movs	r3, #1
 80086f4:	4628      	mov	r0, r5
 80086f6:	47b0      	blx	r6
 80086f8:	4602      	mov	r2, r0
 80086fa:	1c50      	adds	r0, r2, #1
 80086fc:	d1c9      	bne.n	8008692 <__sflush_r+0x32>
 80086fe:	682b      	ldr	r3, [r5, #0]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d0c6      	beq.n	8008692 <__sflush_r+0x32>
 8008704:	2b1d      	cmp	r3, #29
 8008706:	d001      	beq.n	800870c <__sflush_r+0xac>
 8008708:	2b16      	cmp	r3, #22
 800870a:	d11e      	bne.n	800874a <__sflush_r+0xea>
 800870c:	602f      	str	r7, [r5, #0]
 800870e:	2000      	movs	r0, #0
 8008710:	e022      	b.n	8008758 <__sflush_r+0xf8>
 8008712:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008716:	b21b      	sxth	r3, r3
 8008718:	e01b      	b.n	8008752 <__sflush_r+0xf2>
 800871a:	690f      	ldr	r7, [r1, #16]
 800871c:	2f00      	cmp	r7, #0
 800871e:	d0f6      	beq.n	800870e <__sflush_r+0xae>
 8008720:	0793      	lsls	r3, r2, #30
 8008722:	680e      	ldr	r6, [r1, #0]
 8008724:	bf08      	it	eq
 8008726:	694b      	ldreq	r3, [r1, #20]
 8008728:	600f      	str	r7, [r1, #0]
 800872a:	bf18      	it	ne
 800872c:	2300      	movne	r3, #0
 800872e:	eba6 0807 	sub.w	r8, r6, r7
 8008732:	608b      	str	r3, [r1, #8]
 8008734:	f1b8 0f00 	cmp.w	r8, #0
 8008738:	dde9      	ble.n	800870e <__sflush_r+0xae>
 800873a:	6a21      	ldr	r1, [r4, #32]
 800873c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800873e:	4643      	mov	r3, r8
 8008740:	463a      	mov	r2, r7
 8008742:	4628      	mov	r0, r5
 8008744:	47b0      	blx	r6
 8008746:	2800      	cmp	r0, #0
 8008748:	dc08      	bgt.n	800875c <__sflush_r+0xfc>
 800874a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800874e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008752:	81a3      	strh	r3, [r4, #12]
 8008754:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008758:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800875c:	4407      	add	r7, r0
 800875e:	eba8 0800 	sub.w	r8, r8, r0
 8008762:	e7e7      	b.n	8008734 <__sflush_r+0xd4>
 8008764:	20400001 	.word	0x20400001

08008768 <_fflush_r>:
 8008768:	b538      	push	{r3, r4, r5, lr}
 800876a:	690b      	ldr	r3, [r1, #16]
 800876c:	4605      	mov	r5, r0
 800876e:	460c      	mov	r4, r1
 8008770:	b913      	cbnz	r3, 8008778 <_fflush_r+0x10>
 8008772:	2500      	movs	r5, #0
 8008774:	4628      	mov	r0, r5
 8008776:	bd38      	pop	{r3, r4, r5, pc}
 8008778:	b118      	cbz	r0, 8008782 <_fflush_r+0x1a>
 800877a:	6a03      	ldr	r3, [r0, #32]
 800877c:	b90b      	cbnz	r3, 8008782 <_fflush_r+0x1a>
 800877e:	f7fc feed 	bl	800555c <__sinit>
 8008782:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d0f3      	beq.n	8008772 <_fflush_r+0xa>
 800878a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800878c:	07d0      	lsls	r0, r2, #31
 800878e:	d404      	bmi.n	800879a <_fflush_r+0x32>
 8008790:	0599      	lsls	r1, r3, #22
 8008792:	d402      	bmi.n	800879a <_fflush_r+0x32>
 8008794:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008796:	f7fd f85e 	bl	8005856 <__retarget_lock_acquire_recursive>
 800879a:	4628      	mov	r0, r5
 800879c:	4621      	mov	r1, r4
 800879e:	f7ff ff5f 	bl	8008660 <__sflush_r>
 80087a2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80087a4:	07da      	lsls	r2, r3, #31
 80087a6:	4605      	mov	r5, r0
 80087a8:	d4e4      	bmi.n	8008774 <_fflush_r+0xc>
 80087aa:	89a3      	ldrh	r3, [r4, #12]
 80087ac:	059b      	lsls	r3, r3, #22
 80087ae:	d4e1      	bmi.n	8008774 <_fflush_r+0xc>
 80087b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80087b2:	f7fd f851 	bl	8005858 <__retarget_lock_release_recursive>
 80087b6:	e7dd      	b.n	8008774 <_fflush_r+0xc>

080087b8 <__sccl>:
 80087b8:	b570      	push	{r4, r5, r6, lr}
 80087ba:	780b      	ldrb	r3, [r1, #0]
 80087bc:	4604      	mov	r4, r0
 80087be:	2b5e      	cmp	r3, #94	@ 0x5e
 80087c0:	bf0b      	itete	eq
 80087c2:	784b      	ldrbeq	r3, [r1, #1]
 80087c4:	1c4a      	addne	r2, r1, #1
 80087c6:	1c8a      	addeq	r2, r1, #2
 80087c8:	2100      	movne	r1, #0
 80087ca:	bf08      	it	eq
 80087cc:	2101      	moveq	r1, #1
 80087ce:	3801      	subs	r0, #1
 80087d0:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80087d4:	f800 1f01 	strb.w	r1, [r0, #1]!
 80087d8:	42a8      	cmp	r0, r5
 80087da:	d1fb      	bne.n	80087d4 <__sccl+0x1c>
 80087dc:	b90b      	cbnz	r3, 80087e2 <__sccl+0x2a>
 80087de:	1e50      	subs	r0, r2, #1
 80087e0:	bd70      	pop	{r4, r5, r6, pc}
 80087e2:	f081 0101 	eor.w	r1, r1, #1
 80087e6:	54e1      	strb	r1, [r4, r3]
 80087e8:	4610      	mov	r0, r2
 80087ea:	4602      	mov	r2, r0
 80087ec:	f812 5b01 	ldrb.w	r5, [r2], #1
 80087f0:	2d2d      	cmp	r5, #45	@ 0x2d
 80087f2:	d005      	beq.n	8008800 <__sccl+0x48>
 80087f4:	2d5d      	cmp	r5, #93	@ 0x5d
 80087f6:	d016      	beq.n	8008826 <__sccl+0x6e>
 80087f8:	2d00      	cmp	r5, #0
 80087fa:	d0f1      	beq.n	80087e0 <__sccl+0x28>
 80087fc:	462b      	mov	r3, r5
 80087fe:	e7f2      	b.n	80087e6 <__sccl+0x2e>
 8008800:	7846      	ldrb	r6, [r0, #1]
 8008802:	2e5d      	cmp	r6, #93	@ 0x5d
 8008804:	d0fa      	beq.n	80087fc <__sccl+0x44>
 8008806:	42b3      	cmp	r3, r6
 8008808:	dcf8      	bgt.n	80087fc <__sccl+0x44>
 800880a:	3002      	adds	r0, #2
 800880c:	461a      	mov	r2, r3
 800880e:	3201      	adds	r2, #1
 8008810:	4296      	cmp	r6, r2
 8008812:	54a1      	strb	r1, [r4, r2]
 8008814:	dcfb      	bgt.n	800880e <__sccl+0x56>
 8008816:	1af2      	subs	r2, r6, r3
 8008818:	3a01      	subs	r2, #1
 800881a:	1c5d      	adds	r5, r3, #1
 800881c:	42b3      	cmp	r3, r6
 800881e:	bfa8      	it	ge
 8008820:	2200      	movge	r2, #0
 8008822:	18ab      	adds	r3, r5, r2
 8008824:	e7e1      	b.n	80087ea <__sccl+0x32>
 8008826:	4610      	mov	r0, r2
 8008828:	e7da      	b.n	80087e0 <__sccl+0x28>

0800882a <__submore>:
 800882a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800882e:	460c      	mov	r4, r1
 8008830:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8008832:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008836:	4299      	cmp	r1, r3
 8008838:	d11d      	bne.n	8008876 <__submore+0x4c>
 800883a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800883e:	f7fd fedf 	bl	8006600 <_malloc_r>
 8008842:	b918      	cbnz	r0, 800884c <__submore+0x22>
 8008844:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008848:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800884c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008850:	63a3      	str	r3, [r4, #56]	@ 0x38
 8008852:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8008856:	6360      	str	r0, [r4, #52]	@ 0x34
 8008858:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800885c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8008860:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8008864:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8008868:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800886c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8008870:	6020      	str	r0, [r4, #0]
 8008872:	2000      	movs	r0, #0
 8008874:	e7e8      	b.n	8008848 <__submore+0x1e>
 8008876:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8008878:	0077      	lsls	r7, r6, #1
 800887a:	463a      	mov	r2, r7
 800887c:	f000 fbe1 	bl	8009042 <_realloc_r>
 8008880:	4605      	mov	r5, r0
 8008882:	2800      	cmp	r0, #0
 8008884:	d0de      	beq.n	8008844 <__submore+0x1a>
 8008886:	eb00 0806 	add.w	r8, r0, r6
 800888a:	4601      	mov	r1, r0
 800888c:	4632      	mov	r2, r6
 800888e:	4640      	mov	r0, r8
 8008890:	f000 f842 	bl	8008918 <memcpy>
 8008894:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8008898:	f8c4 8000 	str.w	r8, [r4]
 800889c:	e7e9      	b.n	8008872 <__submore+0x48>

0800889e <memmove>:
 800889e:	4288      	cmp	r0, r1
 80088a0:	b510      	push	{r4, lr}
 80088a2:	eb01 0402 	add.w	r4, r1, r2
 80088a6:	d902      	bls.n	80088ae <memmove+0x10>
 80088a8:	4284      	cmp	r4, r0
 80088aa:	4623      	mov	r3, r4
 80088ac:	d807      	bhi.n	80088be <memmove+0x20>
 80088ae:	1e43      	subs	r3, r0, #1
 80088b0:	42a1      	cmp	r1, r4
 80088b2:	d008      	beq.n	80088c6 <memmove+0x28>
 80088b4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80088b8:	f803 2f01 	strb.w	r2, [r3, #1]!
 80088bc:	e7f8      	b.n	80088b0 <memmove+0x12>
 80088be:	4402      	add	r2, r0
 80088c0:	4601      	mov	r1, r0
 80088c2:	428a      	cmp	r2, r1
 80088c4:	d100      	bne.n	80088c8 <memmove+0x2a>
 80088c6:	bd10      	pop	{r4, pc}
 80088c8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80088cc:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80088d0:	e7f7      	b.n	80088c2 <memmove+0x24>

080088d2 <strncmp>:
 80088d2:	b510      	push	{r4, lr}
 80088d4:	b16a      	cbz	r2, 80088f2 <strncmp+0x20>
 80088d6:	3901      	subs	r1, #1
 80088d8:	1884      	adds	r4, r0, r2
 80088da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80088de:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80088e2:	429a      	cmp	r2, r3
 80088e4:	d103      	bne.n	80088ee <strncmp+0x1c>
 80088e6:	42a0      	cmp	r0, r4
 80088e8:	d001      	beq.n	80088ee <strncmp+0x1c>
 80088ea:	2a00      	cmp	r2, #0
 80088ec:	d1f5      	bne.n	80088da <strncmp+0x8>
 80088ee:	1ad0      	subs	r0, r2, r3
 80088f0:	bd10      	pop	{r4, pc}
 80088f2:	4610      	mov	r0, r2
 80088f4:	e7fc      	b.n	80088f0 <strncmp+0x1e>
	...

080088f8 <_sbrk_r>:
 80088f8:	b538      	push	{r3, r4, r5, lr}
 80088fa:	4d06      	ldr	r5, [pc, #24]	@ (8008914 <_sbrk_r+0x1c>)
 80088fc:	2300      	movs	r3, #0
 80088fe:	4604      	mov	r4, r0
 8008900:	4608      	mov	r0, r1
 8008902:	602b      	str	r3, [r5, #0]
 8008904:	f7f9 fdf6 	bl	80024f4 <_sbrk>
 8008908:	1c43      	adds	r3, r0, #1
 800890a:	d102      	bne.n	8008912 <_sbrk_r+0x1a>
 800890c:	682b      	ldr	r3, [r5, #0]
 800890e:	b103      	cbz	r3, 8008912 <_sbrk_r+0x1a>
 8008910:	6023      	str	r3, [r4, #0]
 8008912:	bd38      	pop	{r3, r4, r5, pc}
 8008914:	20000548 	.word	0x20000548

08008918 <memcpy>:
 8008918:	440a      	add	r2, r1
 800891a:	4291      	cmp	r1, r2
 800891c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008920:	d100      	bne.n	8008924 <memcpy+0xc>
 8008922:	4770      	bx	lr
 8008924:	b510      	push	{r4, lr}
 8008926:	f811 4b01 	ldrb.w	r4, [r1], #1
 800892a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800892e:	4291      	cmp	r1, r2
 8008930:	d1f9      	bne.n	8008926 <memcpy+0xe>
 8008932:	bd10      	pop	{r4, pc}
 8008934:	0000      	movs	r0, r0
	...

08008938 <nan>:
 8008938:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008940 <nan+0x8>
 800893c:	4770      	bx	lr
 800893e:	bf00      	nop
 8008940:	00000000 	.word	0x00000000
 8008944:	7ff80000 	.word	0x7ff80000

08008948 <__assert_func>:
 8008948:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800894a:	4614      	mov	r4, r2
 800894c:	461a      	mov	r2, r3
 800894e:	4b09      	ldr	r3, [pc, #36]	@ (8008974 <__assert_func+0x2c>)
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	4605      	mov	r5, r0
 8008954:	68d8      	ldr	r0, [r3, #12]
 8008956:	b14c      	cbz	r4, 800896c <__assert_func+0x24>
 8008958:	4b07      	ldr	r3, [pc, #28]	@ (8008978 <__assert_func+0x30>)
 800895a:	9100      	str	r1, [sp, #0]
 800895c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008960:	4906      	ldr	r1, [pc, #24]	@ (800897c <__assert_func+0x34>)
 8008962:	462b      	mov	r3, r5
 8008964:	f000 fc1a 	bl	800919c <fiprintf>
 8008968:	f000 fc2a 	bl	80091c0 <abort>
 800896c:	4b04      	ldr	r3, [pc, #16]	@ (8008980 <__assert_func+0x38>)
 800896e:	461c      	mov	r4, r3
 8008970:	e7f3      	b.n	800895a <__assert_func+0x12>
 8008972:	bf00      	nop
 8008974:	20000018 	.word	0x20000018
 8008978:	0800af37 	.word	0x0800af37
 800897c:	0800af44 	.word	0x0800af44
 8008980:	0800af72 	.word	0x0800af72

08008984 <_calloc_r>:
 8008984:	b570      	push	{r4, r5, r6, lr}
 8008986:	fba1 5402 	umull	r5, r4, r1, r2
 800898a:	b934      	cbnz	r4, 800899a <_calloc_r+0x16>
 800898c:	4629      	mov	r1, r5
 800898e:	f7fd fe37 	bl	8006600 <_malloc_r>
 8008992:	4606      	mov	r6, r0
 8008994:	b928      	cbnz	r0, 80089a2 <_calloc_r+0x1e>
 8008996:	4630      	mov	r0, r6
 8008998:	bd70      	pop	{r4, r5, r6, pc}
 800899a:	220c      	movs	r2, #12
 800899c:	6002      	str	r2, [r0, #0]
 800899e:	2600      	movs	r6, #0
 80089a0:	e7f9      	b.n	8008996 <_calloc_r+0x12>
 80089a2:	462a      	mov	r2, r5
 80089a4:	4621      	mov	r1, r4
 80089a6:	f7fc fed8 	bl	800575a <memset>
 80089aa:	e7f4      	b.n	8008996 <_calloc_r+0x12>

080089ac <rshift>:
 80089ac:	6903      	ldr	r3, [r0, #16]
 80089ae:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80089b2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80089b6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80089ba:	f100 0414 	add.w	r4, r0, #20
 80089be:	dd45      	ble.n	8008a4c <rshift+0xa0>
 80089c0:	f011 011f 	ands.w	r1, r1, #31
 80089c4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80089c8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80089cc:	d10c      	bne.n	80089e8 <rshift+0x3c>
 80089ce:	f100 0710 	add.w	r7, r0, #16
 80089d2:	4629      	mov	r1, r5
 80089d4:	42b1      	cmp	r1, r6
 80089d6:	d334      	bcc.n	8008a42 <rshift+0x96>
 80089d8:	1a9b      	subs	r3, r3, r2
 80089da:	009b      	lsls	r3, r3, #2
 80089dc:	1eea      	subs	r2, r5, #3
 80089de:	4296      	cmp	r6, r2
 80089e0:	bf38      	it	cc
 80089e2:	2300      	movcc	r3, #0
 80089e4:	4423      	add	r3, r4
 80089e6:	e015      	b.n	8008a14 <rshift+0x68>
 80089e8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80089ec:	f1c1 0820 	rsb	r8, r1, #32
 80089f0:	40cf      	lsrs	r7, r1
 80089f2:	f105 0e04 	add.w	lr, r5, #4
 80089f6:	46a1      	mov	r9, r4
 80089f8:	4576      	cmp	r6, lr
 80089fa:	46f4      	mov	ip, lr
 80089fc:	d815      	bhi.n	8008a2a <rshift+0x7e>
 80089fe:	1a9a      	subs	r2, r3, r2
 8008a00:	0092      	lsls	r2, r2, #2
 8008a02:	3a04      	subs	r2, #4
 8008a04:	3501      	adds	r5, #1
 8008a06:	42ae      	cmp	r6, r5
 8008a08:	bf38      	it	cc
 8008a0a:	2200      	movcc	r2, #0
 8008a0c:	18a3      	adds	r3, r4, r2
 8008a0e:	50a7      	str	r7, [r4, r2]
 8008a10:	b107      	cbz	r7, 8008a14 <rshift+0x68>
 8008a12:	3304      	adds	r3, #4
 8008a14:	1b1a      	subs	r2, r3, r4
 8008a16:	42a3      	cmp	r3, r4
 8008a18:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008a1c:	bf08      	it	eq
 8008a1e:	2300      	moveq	r3, #0
 8008a20:	6102      	str	r2, [r0, #16]
 8008a22:	bf08      	it	eq
 8008a24:	6143      	streq	r3, [r0, #20]
 8008a26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008a2a:	f8dc c000 	ldr.w	ip, [ip]
 8008a2e:	fa0c fc08 	lsl.w	ip, ip, r8
 8008a32:	ea4c 0707 	orr.w	r7, ip, r7
 8008a36:	f849 7b04 	str.w	r7, [r9], #4
 8008a3a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008a3e:	40cf      	lsrs	r7, r1
 8008a40:	e7da      	b.n	80089f8 <rshift+0x4c>
 8008a42:	f851 cb04 	ldr.w	ip, [r1], #4
 8008a46:	f847 cf04 	str.w	ip, [r7, #4]!
 8008a4a:	e7c3      	b.n	80089d4 <rshift+0x28>
 8008a4c:	4623      	mov	r3, r4
 8008a4e:	e7e1      	b.n	8008a14 <rshift+0x68>

08008a50 <__hexdig_fun>:
 8008a50:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008a54:	2b09      	cmp	r3, #9
 8008a56:	d802      	bhi.n	8008a5e <__hexdig_fun+0xe>
 8008a58:	3820      	subs	r0, #32
 8008a5a:	b2c0      	uxtb	r0, r0
 8008a5c:	4770      	bx	lr
 8008a5e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008a62:	2b05      	cmp	r3, #5
 8008a64:	d801      	bhi.n	8008a6a <__hexdig_fun+0x1a>
 8008a66:	3847      	subs	r0, #71	@ 0x47
 8008a68:	e7f7      	b.n	8008a5a <__hexdig_fun+0xa>
 8008a6a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008a6e:	2b05      	cmp	r3, #5
 8008a70:	d801      	bhi.n	8008a76 <__hexdig_fun+0x26>
 8008a72:	3827      	subs	r0, #39	@ 0x27
 8008a74:	e7f1      	b.n	8008a5a <__hexdig_fun+0xa>
 8008a76:	2000      	movs	r0, #0
 8008a78:	4770      	bx	lr
	...

08008a7c <__gethex>:
 8008a7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a80:	b085      	sub	sp, #20
 8008a82:	468a      	mov	sl, r1
 8008a84:	9302      	str	r3, [sp, #8]
 8008a86:	680b      	ldr	r3, [r1, #0]
 8008a88:	9001      	str	r0, [sp, #4]
 8008a8a:	4690      	mov	r8, r2
 8008a8c:	1c9c      	adds	r4, r3, #2
 8008a8e:	46a1      	mov	r9, r4
 8008a90:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008a94:	2830      	cmp	r0, #48	@ 0x30
 8008a96:	d0fa      	beq.n	8008a8e <__gethex+0x12>
 8008a98:	eba9 0303 	sub.w	r3, r9, r3
 8008a9c:	f1a3 0b02 	sub.w	fp, r3, #2
 8008aa0:	f7ff ffd6 	bl	8008a50 <__hexdig_fun>
 8008aa4:	4605      	mov	r5, r0
 8008aa6:	2800      	cmp	r0, #0
 8008aa8:	d168      	bne.n	8008b7c <__gethex+0x100>
 8008aaa:	49a0      	ldr	r1, [pc, #640]	@ (8008d2c <__gethex+0x2b0>)
 8008aac:	2201      	movs	r2, #1
 8008aae:	4648      	mov	r0, r9
 8008ab0:	f7ff ff0f 	bl	80088d2 <strncmp>
 8008ab4:	4607      	mov	r7, r0
 8008ab6:	2800      	cmp	r0, #0
 8008ab8:	d167      	bne.n	8008b8a <__gethex+0x10e>
 8008aba:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008abe:	4626      	mov	r6, r4
 8008ac0:	f7ff ffc6 	bl	8008a50 <__hexdig_fun>
 8008ac4:	2800      	cmp	r0, #0
 8008ac6:	d062      	beq.n	8008b8e <__gethex+0x112>
 8008ac8:	4623      	mov	r3, r4
 8008aca:	7818      	ldrb	r0, [r3, #0]
 8008acc:	2830      	cmp	r0, #48	@ 0x30
 8008ace:	4699      	mov	r9, r3
 8008ad0:	f103 0301 	add.w	r3, r3, #1
 8008ad4:	d0f9      	beq.n	8008aca <__gethex+0x4e>
 8008ad6:	f7ff ffbb 	bl	8008a50 <__hexdig_fun>
 8008ada:	fab0 f580 	clz	r5, r0
 8008ade:	096d      	lsrs	r5, r5, #5
 8008ae0:	f04f 0b01 	mov.w	fp, #1
 8008ae4:	464a      	mov	r2, r9
 8008ae6:	4616      	mov	r6, r2
 8008ae8:	3201      	adds	r2, #1
 8008aea:	7830      	ldrb	r0, [r6, #0]
 8008aec:	f7ff ffb0 	bl	8008a50 <__hexdig_fun>
 8008af0:	2800      	cmp	r0, #0
 8008af2:	d1f8      	bne.n	8008ae6 <__gethex+0x6a>
 8008af4:	498d      	ldr	r1, [pc, #564]	@ (8008d2c <__gethex+0x2b0>)
 8008af6:	2201      	movs	r2, #1
 8008af8:	4630      	mov	r0, r6
 8008afa:	f7ff feea 	bl	80088d2 <strncmp>
 8008afe:	2800      	cmp	r0, #0
 8008b00:	d13f      	bne.n	8008b82 <__gethex+0x106>
 8008b02:	b944      	cbnz	r4, 8008b16 <__gethex+0x9a>
 8008b04:	1c74      	adds	r4, r6, #1
 8008b06:	4622      	mov	r2, r4
 8008b08:	4616      	mov	r6, r2
 8008b0a:	3201      	adds	r2, #1
 8008b0c:	7830      	ldrb	r0, [r6, #0]
 8008b0e:	f7ff ff9f 	bl	8008a50 <__hexdig_fun>
 8008b12:	2800      	cmp	r0, #0
 8008b14:	d1f8      	bne.n	8008b08 <__gethex+0x8c>
 8008b16:	1ba4      	subs	r4, r4, r6
 8008b18:	00a7      	lsls	r7, r4, #2
 8008b1a:	7833      	ldrb	r3, [r6, #0]
 8008b1c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008b20:	2b50      	cmp	r3, #80	@ 0x50
 8008b22:	d13e      	bne.n	8008ba2 <__gethex+0x126>
 8008b24:	7873      	ldrb	r3, [r6, #1]
 8008b26:	2b2b      	cmp	r3, #43	@ 0x2b
 8008b28:	d033      	beq.n	8008b92 <__gethex+0x116>
 8008b2a:	2b2d      	cmp	r3, #45	@ 0x2d
 8008b2c:	d034      	beq.n	8008b98 <__gethex+0x11c>
 8008b2e:	1c71      	adds	r1, r6, #1
 8008b30:	2400      	movs	r4, #0
 8008b32:	7808      	ldrb	r0, [r1, #0]
 8008b34:	f7ff ff8c 	bl	8008a50 <__hexdig_fun>
 8008b38:	1e43      	subs	r3, r0, #1
 8008b3a:	b2db      	uxtb	r3, r3
 8008b3c:	2b18      	cmp	r3, #24
 8008b3e:	d830      	bhi.n	8008ba2 <__gethex+0x126>
 8008b40:	f1a0 0210 	sub.w	r2, r0, #16
 8008b44:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008b48:	f7ff ff82 	bl	8008a50 <__hexdig_fun>
 8008b4c:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 8008b50:	fa5f fc8c 	uxtb.w	ip, ip
 8008b54:	f1bc 0f18 	cmp.w	ip, #24
 8008b58:	f04f 030a 	mov.w	r3, #10
 8008b5c:	d91e      	bls.n	8008b9c <__gethex+0x120>
 8008b5e:	b104      	cbz	r4, 8008b62 <__gethex+0xe6>
 8008b60:	4252      	negs	r2, r2
 8008b62:	4417      	add	r7, r2
 8008b64:	f8ca 1000 	str.w	r1, [sl]
 8008b68:	b1ed      	cbz	r5, 8008ba6 <__gethex+0x12a>
 8008b6a:	f1bb 0f00 	cmp.w	fp, #0
 8008b6e:	bf0c      	ite	eq
 8008b70:	2506      	moveq	r5, #6
 8008b72:	2500      	movne	r5, #0
 8008b74:	4628      	mov	r0, r5
 8008b76:	b005      	add	sp, #20
 8008b78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b7c:	2500      	movs	r5, #0
 8008b7e:	462c      	mov	r4, r5
 8008b80:	e7b0      	b.n	8008ae4 <__gethex+0x68>
 8008b82:	2c00      	cmp	r4, #0
 8008b84:	d1c7      	bne.n	8008b16 <__gethex+0x9a>
 8008b86:	4627      	mov	r7, r4
 8008b88:	e7c7      	b.n	8008b1a <__gethex+0x9e>
 8008b8a:	464e      	mov	r6, r9
 8008b8c:	462f      	mov	r7, r5
 8008b8e:	2501      	movs	r5, #1
 8008b90:	e7c3      	b.n	8008b1a <__gethex+0x9e>
 8008b92:	2400      	movs	r4, #0
 8008b94:	1cb1      	adds	r1, r6, #2
 8008b96:	e7cc      	b.n	8008b32 <__gethex+0xb6>
 8008b98:	2401      	movs	r4, #1
 8008b9a:	e7fb      	b.n	8008b94 <__gethex+0x118>
 8008b9c:	fb03 0002 	mla	r0, r3, r2, r0
 8008ba0:	e7ce      	b.n	8008b40 <__gethex+0xc4>
 8008ba2:	4631      	mov	r1, r6
 8008ba4:	e7de      	b.n	8008b64 <__gethex+0xe8>
 8008ba6:	eba6 0309 	sub.w	r3, r6, r9
 8008baa:	3b01      	subs	r3, #1
 8008bac:	4629      	mov	r1, r5
 8008bae:	2b07      	cmp	r3, #7
 8008bb0:	dc0a      	bgt.n	8008bc8 <__gethex+0x14c>
 8008bb2:	9801      	ldr	r0, [sp, #4]
 8008bb4:	f7fd fdb0 	bl	8006718 <_Balloc>
 8008bb8:	4604      	mov	r4, r0
 8008bba:	b940      	cbnz	r0, 8008bce <__gethex+0x152>
 8008bbc:	4b5c      	ldr	r3, [pc, #368]	@ (8008d30 <__gethex+0x2b4>)
 8008bbe:	4602      	mov	r2, r0
 8008bc0:	21e4      	movs	r1, #228	@ 0xe4
 8008bc2:	485c      	ldr	r0, [pc, #368]	@ (8008d34 <__gethex+0x2b8>)
 8008bc4:	f7ff fec0 	bl	8008948 <__assert_func>
 8008bc8:	3101      	adds	r1, #1
 8008bca:	105b      	asrs	r3, r3, #1
 8008bcc:	e7ef      	b.n	8008bae <__gethex+0x132>
 8008bce:	f100 0a14 	add.w	sl, r0, #20
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	4655      	mov	r5, sl
 8008bd6:	469b      	mov	fp, r3
 8008bd8:	45b1      	cmp	r9, r6
 8008bda:	d337      	bcc.n	8008c4c <__gethex+0x1d0>
 8008bdc:	f845 bb04 	str.w	fp, [r5], #4
 8008be0:	eba5 050a 	sub.w	r5, r5, sl
 8008be4:	10ad      	asrs	r5, r5, #2
 8008be6:	6125      	str	r5, [r4, #16]
 8008be8:	4658      	mov	r0, fp
 8008bea:	f7fd fe87 	bl	80068fc <__hi0bits>
 8008bee:	016d      	lsls	r5, r5, #5
 8008bf0:	f8d8 6000 	ldr.w	r6, [r8]
 8008bf4:	1a2d      	subs	r5, r5, r0
 8008bf6:	42b5      	cmp	r5, r6
 8008bf8:	dd54      	ble.n	8008ca4 <__gethex+0x228>
 8008bfa:	1bad      	subs	r5, r5, r6
 8008bfc:	4629      	mov	r1, r5
 8008bfe:	4620      	mov	r0, r4
 8008c00:	f7fe fa13 	bl	800702a <__any_on>
 8008c04:	4681      	mov	r9, r0
 8008c06:	b178      	cbz	r0, 8008c28 <__gethex+0x1ac>
 8008c08:	1e6b      	subs	r3, r5, #1
 8008c0a:	1159      	asrs	r1, r3, #5
 8008c0c:	f003 021f 	and.w	r2, r3, #31
 8008c10:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008c14:	f04f 0901 	mov.w	r9, #1
 8008c18:	fa09 f202 	lsl.w	r2, r9, r2
 8008c1c:	420a      	tst	r2, r1
 8008c1e:	d003      	beq.n	8008c28 <__gethex+0x1ac>
 8008c20:	454b      	cmp	r3, r9
 8008c22:	dc36      	bgt.n	8008c92 <__gethex+0x216>
 8008c24:	f04f 0902 	mov.w	r9, #2
 8008c28:	4629      	mov	r1, r5
 8008c2a:	4620      	mov	r0, r4
 8008c2c:	f7ff febe 	bl	80089ac <rshift>
 8008c30:	442f      	add	r7, r5
 8008c32:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008c36:	42bb      	cmp	r3, r7
 8008c38:	da42      	bge.n	8008cc0 <__gethex+0x244>
 8008c3a:	9801      	ldr	r0, [sp, #4]
 8008c3c:	4621      	mov	r1, r4
 8008c3e:	f7fd fdab 	bl	8006798 <_Bfree>
 8008c42:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008c44:	2300      	movs	r3, #0
 8008c46:	6013      	str	r3, [r2, #0]
 8008c48:	25a3      	movs	r5, #163	@ 0xa3
 8008c4a:	e793      	b.n	8008b74 <__gethex+0xf8>
 8008c4c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008c50:	2a2e      	cmp	r2, #46	@ 0x2e
 8008c52:	d012      	beq.n	8008c7a <__gethex+0x1fe>
 8008c54:	2b20      	cmp	r3, #32
 8008c56:	d104      	bne.n	8008c62 <__gethex+0x1e6>
 8008c58:	f845 bb04 	str.w	fp, [r5], #4
 8008c5c:	f04f 0b00 	mov.w	fp, #0
 8008c60:	465b      	mov	r3, fp
 8008c62:	7830      	ldrb	r0, [r6, #0]
 8008c64:	9303      	str	r3, [sp, #12]
 8008c66:	f7ff fef3 	bl	8008a50 <__hexdig_fun>
 8008c6a:	9b03      	ldr	r3, [sp, #12]
 8008c6c:	f000 000f 	and.w	r0, r0, #15
 8008c70:	4098      	lsls	r0, r3
 8008c72:	ea4b 0b00 	orr.w	fp, fp, r0
 8008c76:	3304      	adds	r3, #4
 8008c78:	e7ae      	b.n	8008bd8 <__gethex+0x15c>
 8008c7a:	45b1      	cmp	r9, r6
 8008c7c:	d8ea      	bhi.n	8008c54 <__gethex+0x1d8>
 8008c7e:	492b      	ldr	r1, [pc, #172]	@ (8008d2c <__gethex+0x2b0>)
 8008c80:	9303      	str	r3, [sp, #12]
 8008c82:	2201      	movs	r2, #1
 8008c84:	4630      	mov	r0, r6
 8008c86:	f7ff fe24 	bl	80088d2 <strncmp>
 8008c8a:	9b03      	ldr	r3, [sp, #12]
 8008c8c:	2800      	cmp	r0, #0
 8008c8e:	d1e1      	bne.n	8008c54 <__gethex+0x1d8>
 8008c90:	e7a2      	b.n	8008bd8 <__gethex+0x15c>
 8008c92:	1ea9      	subs	r1, r5, #2
 8008c94:	4620      	mov	r0, r4
 8008c96:	f7fe f9c8 	bl	800702a <__any_on>
 8008c9a:	2800      	cmp	r0, #0
 8008c9c:	d0c2      	beq.n	8008c24 <__gethex+0x1a8>
 8008c9e:	f04f 0903 	mov.w	r9, #3
 8008ca2:	e7c1      	b.n	8008c28 <__gethex+0x1ac>
 8008ca4:	da09      	bge.n	8008cba <__gethex+0x23e>
 8008ca6:	1b75      	subs	r5, r6, r5
 8008ca8:	4621      	mov	r1, r4
 8008caa:	9801      	ldr	r0, [sp, #4]
 8008cac:	462a      	mov	r2, r5
 8008cae:	f7fd ff83 	bl	8006bb8 <__lshift>
 8008cb2:	1b7f      	subs	r7, r7, r5
 8008cb4:	4604      	mov	r4, r0
 8008cb6:	f100 0a14 	add.w	sl, r0, #20
 8008cba:	f04f 0900 	mov.w	r9, #0
 8008cbe:	e7b8      	b.n	8008c32 <__gethex+0x1b6>
 8008cc0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008cc4:	42bd      	cmp	r5, r7
 8008cc6:	dd6f      	ble.n	8008da8 <__gethex+0x32c>
 8008cc8:	1bed      	subs	r5, r5, r7
 8008cca:	42ae      	cmp	r6, r5
 8008ccc:	dc34      	bgt.n	8008d38 <__gethex+0x2bc>
 8008cce:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008cd2:	2b02      	cmp	r3, #2
 8008cd4:	d022      	beq.n	8008d1c <__gethex+0x2a0>
 8008cd6:	2b03      	cmp	r3, #3
 8008cd8:	d024      	beq.n	8008d24 <__gethex+0x2a8>
 8008cda:	2b01      	cmp	r3, #1
 8008cdc:	d115      	bne.n	8008d0a <__gethex+0x28e>
 8008cde:	42ae      	cmp	r6, r5
 8008ce0:	d113      	bne.n	8008d0a <__gethex+0x28e>
 8008ce2:	2e01      	cmp	r6, #1
 8008ce4:	d10b      	bne.n	8008cfe <__gethex+0x282>
 8008ce6:	9a02      	ldr	r2, [sp, #8]
 8008ce8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008cec:	6013      	str	r3, [r2, #0]
 8008cee:	2301      	movs	r3, #1
 8008cf0:	6123      	str	r3, [r4, #16]
 8008cf2:	f8ca 3000 	str.w	r3, [sl]
 8008cf6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008cf8:	2562      	movs	r5, #98	@ 0x62
 8008cfa:	601c      	str	r4, [r3, #0]
 8008cfc:	e73a      	b.n	8008b74 <__gethex+0xf8>
 8008cfe:	1e71      	subs	r1, r6, #1
 8008d00:	4620      	mov	r0, r4
 8008d02:	f7fe f992 	bl	800702a <__any_on>
 8008d06:	2800      	cmp	r0, #0
 8008d08:	d1ed      	bne.n	8008ce6 <__gethex+0x26a>
 8008d0a:	9801      	ldr	r0, [sp, #4]
 8008d0c:	4621      	mov	r1, r4
 8008d0e:	f7fd fd43 	bl	8006798 <_Bfree>
 8008d12:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008d14:	2300      	movs	r3, #0
 8008d16:	6013      	str	r3, [r2, #0]
 8008d18:	2550      	movs	r5, #80	@ 0x50
 8008d1a:	e72b      	b.n	8008b74 <__gethex+0xf8>
 8008d1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d1f3      	bne.n	8008d0a <__gethex+0x28e>
 8008d22:	e7e0      	b.n	8008ce6 <__gethex+0x26a>
 8008d24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d1dd      	bne.n	8008ce6 <__gethex+0x26a>
 8008d2a:	e7ee      	b.n	8008d0a <__gethex+0x28e>
 8008d2c:	0800af01 	.word	0x0800af01
 8008d30:	0800ae97 	.word	0x0800ae97
 8008d34:	0800af73 	.word	0x0800af73
 8008d38:	1e6f      	subs	r7, r5, #1
 8008d3a:	f1b9 0f00 	cmp.w	r9, #0
 8008d3e:	d130      	bne.n	8008da2 <__gethex+0x326>
 8008d40:	b127      	cbz	r7, 8008d4c <__gethex+0x2d0>
 8008d42:	4639      	mov	r1, r7
 8008d44:	4620      	mov	r0, r4
 8008d46:	f7fe f970 	bl	800702a <__any_on>
 8008d4a:	4681      	mov	r9, r0
 8008d4c:	117a      	asrs	r2, r7, #5
 8008d4e:	2301      	movs	r3, #1
 8008d50:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008d54:	f007 071f 	and.w	r7, r7, #31
 8008d58:	40bb      	lsls	r3, r7
 8008d5a:	4213      	tst	r3, r2
 8008d5c:	4629      	mov	r1, r5
 8008d5e:	4620      	mov	r0, r4
 8008d60:	bf18      	it	ne
 8008d62:	f049 0902 	orrne.w	r9, r9, #2
 8008d66:	f7ff fe21 	bl	80089ac <rshift>
 8008d6a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008d6e:	1b76      	subs	r6, r6, r5
 8008d70:	2502      	movs	r5, #2
 8008d72:	f1b9 0f00 	cmp.w	r9, #0
 8008d76:	d047      	beq.n	8008e08 <__gethex+0x38c>
 8008d78:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008d7c:	2b02      	cmp	r3, #2
 8008d7e:	d015      	beq.n	8008dac <__gethex+0x330>
 8008d80:	2b03      	cmp	r3, #3
 8008d82:	d017      	beq.n	8008db4 <__gethex+0x338>
 8008d84:	2b01      	cmp	r3, #1
 8008d86:	d109      	bne.n	8008d9c <__gethex+0x320>
 8008d88:	f019 0f02 	tst.w	r9, #2
 8008d8c:	d006      	beq.n	8008d9c <__gethex+0x320>
 8008d8e:	f8da 3000 	ldr.w	r3, [sl]
 8008d92:	ea49 0903 	orr.w	r9, r9, r3
 8008d96:	f019 0f01 	tst.w	r9, #1
 8008d9a:	d10e      	bne.n	8008dba <__gethex+0x33e>
 8008d9c:	f045 0510 	orr.w	r5, r5, #16
 8008da0:	e032      	b.n	8008e08 <__gethex+0x38c>
 8008da2:	f04f 0901 	mov.w	r9, #1
 8008da6:	e7d1      	b.n	8008d4c <__gethex+0x2d0>
 8008da8:	2501      	movs	r5, #1
 8008daa:	e7e2      	b.n	8008d72 <__gethex+0x2f6>
 8008dac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008dae:	f1c3 0301 	rsb	r3, r3, #1
 8008db2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008db4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d0f0      	beq.n	8008d9c <__gethex+0x320>
 8008dba:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008dbe:	f104 0314 	add.w	r3, r4, #20
 8008dc2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008dc6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008dca:	f04f 0c00 	mov.w	ip, #0
 8008dce:	4618      	mov	r0, r3
 8008dd0:	f853 2b04 	ldr.w	r2, [r3], #4
 8008dd4:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8008dd8:	d01b      	beq.n	8008e12 <__gethex+0x396>
 8008dda:	3201      	adds	r2, #1
 8008ddc:	6002      	str	r2, [r0, #0]
 8008dde:	2d02      	cmp	r5, #2
 8008de0:	f104 0314 	add.w	r3, r4, #20
 8008de4:	d13c      	bne.n	8008e60 <__gethex+0x3e4>
 8008de6:	f8d8 2000 	ldr.w	r2, [r8]
 8008dea:	3a01      	subs	r2, #1
 8008dec:	42b2      	cmp	r2, r6
 8008dee:	d109      	bne.n	8008e04 <__gethex+0x388>
 8008df0:	1171      	asrs	r1, r6, #5
 8008df2:	2201      	movs	r2, #1
 8008df4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008df8:	f006 061f 	and.w	r6, r6, #31
 8008dfc:	fa02 f606 	lsl.w	r6, r2, r6
 8008e00:	421e      	tst	r6, r3
 8008e02:	d13a      	bne.n	8008e7a <__gethex+0x3fe>
 8008e04:	f045 0520 	orr.w	r5, r5, #32
 8008e08:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e0a:	601c      	str	r4, [r3, #0]
 8008e0c:	9b02      	ldr	r3, [sp, #8]
 8008e0e:	601f      	str	r7, [r3, #0]
 8008e10:	e6b0      	b.n	8008b74 <__gethex+0xf8>
 8008e12:	4299      	cmp	r1, r3
 8008e14:	f843 cc04 	str.w	ip, [r3, #-4]
 8008e18:	d8d9      	bhi.n	8008dce <__gethex+0x352>
 8008e1a:	68a3      	ldr	r3, [r4, #8]
 8008e1c:	459b      	cmp	fp, r3
 8008e1e:	db17      	blt.n	8008e50 <__gethex+0x3d4>
 8008e20:	6861      	ldr	r1, [r4, #4]
 8008e22:	9801      	ldr	r0, [sp, #4]
 8008e24:	3101      	adds	r1, #1
 8008e26:	f7fd fc77 	bl	8006718 <_Balloc>
 8008e2a:	4681      	mov	r9, r0
 8008e2c:	b918      	cbnz	r0, 8008e36 <__gethex+0x3ba>
 8008e2e:	4b1a      	ldr	r3, [pc, #104]	@ (8008e98 <__gethex+0x41c>)
 8008e30:	4602      	mov	r2, r0
 8008e32:	2184      	movs	r1, #132	@ 0x84
 8008e34:	e6c5      	b.n	8008bc2 <__gethex+0x146>
 8008e36:	6922      	ldr	r2, [r4, #16]
 8008e38:	3202      	adds	r2, #2
 8008e3a:	f104 010c 	add.w	r1, r4, #12
 8008e3e:	0092      	lsls	r2, r2, #2
 8008e40:	300c      	adds	r0, #12
 8008e42:	f7ff fd69 	bl	8008918 <memcpy>
 8008e46:	4621      	mov	r1, r4
 8008e48:	9801      	ldr	r0, [sp, #4]
 8008e4a:	f7fd fca5 	bl	8006798 <_Bfree>
 8008e4e:	464c      	mov	r4, r9
 8008e50:	6923      	ldr	r3, [r4, #16]
 8008e52:	1c5a      	adds	r2, r3, #1
 8008e54:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008e58:	6122      	str	r2, [r4, #16]
 8008e5a:	2201      	movs	r2, #1
 8008e5c:	615a      	str	r2, [r3, #20]
 8008e5e:	e7be      	b.n	8008dde <__gethex+0x362>
 8008e60:	6922      	ldr	r2, [r4, #16]
 8008e62:	455a      	cmp	r2, fp
 8008e64:	dd0b      	ble.n	8008e7e <__gethex+0x402>
 8008e66:	2101      	movs	r1, #1
 8008e68:	4620      	mov	r0, r4
 8008e6a:	f7ff fd9f 	bl	80089ac <rshift>
 8008e6e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008e72:	3701      	adds	r7, #1
 8008e74:	42bb      	cmp	r3, r7
 8008e76:	f6ff aee0 	blt.w	8008c3a <__gethex+0x1be>
 8008e7a:	2501      	movs	r5, #1
 8008e7c:	e7c2      	b.n	8008e04 <__gethex+0x388>
 8008e7e:	f016 061f 	ands.w	r6, r6, #31
 8008e82:	d0fa      	beq.n	8008e7a <__gethex+0x3fe>
 8008e84:	4453      	add	r3, sl
 8008e86:	f1c6 0620 	rsb	r6, r6, #32
 8008e8a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008e8e:	f7fd fd35 	bl	80068fc <__hi0bits>
 8008e92:	42b0      	cmp	r0, r6
 8008e94:	dbe7      	blt.n	8008e66 <__gethex+0x3ea>
 8008e96:	e7f0      	b.n	8008e7a <__gethex+0x3fe>
 8008e98:	0800ae97 	.word	0x0800ae97

08008e9c <L_shift>:
 8008e9c:	f1c2 0208 	rsb	r2, r2, #8
 8008ea0:	0092      	lsls	r2, r2, #2
 8008ea2:	b570      	push	{r4, r5, r6, lr}
 8008ea4:	f1c2 0620 	rsb	r6, r2, #32
 8008ea8:	6843      	ldr	r3, [r0, #4]
 8008eaa:	6804      	ldr	r4, [r0, #0]
 8008eac:	fa03 f506 	lsl.w	r5, r3, r6
 8008eb0:	432c      	orrs	r4, r5
 8008eb2:	40d3      	lsrs	r3, r2
 8008eb4:	6004      	str	r4, [r0, #0]
 8008eb6:	f840 3f04 	str.w	r3, [r0, #4]!
 8008eba:	4288      	cmp	r0, r1
 8008ebc:	d3f4      	bcc.n	8008ea8 <L_shift+0xc>
 8008ebe:	bd70      	pop	{r4, r5, r6, pc}

08008ec0 <__match>:
 8008ec0:	b530      	push	{r4, r5, lr}
 8008ec2:	6803      	ldr	r3, [r0, #0]
 8008ec4:	3301      	adds	r3, #1
 8008ec6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008eca:	b914      	cbnz	r4, 8008ed2 <__match+0x12>
 8008ecc:	6003      	str	r3, [r0, #0]
 8008ece:	2001      	movs	r0, #1
 8008ed0:	bd30      	pop	{r4, r5, pc}
 8008ed2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ed6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008eda:	2d19      	cmp	r5, #25
 8008edc:	bf98      	it	ls
 8008ede:	3220      	addls	r2, #32
 8008ee0:	42a2      	cmp	r2, r4
 8008ee2:	d0f0      	beq.n	8008ec6 <__match+0x6>
 8008ee4:	2000      	movs	r0, #0
 8008ee6:	e7f3      	b.n	8008ed0 <__match+0x10>

08008ee8 <__hexnan>:
 8008ee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008eec:	680b      	ldr	r3, [r1, #0]
 8008eee:	6801      	ldr	r1, [r0, #0]
 8008ef0:	115e      	asrs	r6, r3, #5
 8008ef2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008ef6:	f013 031f 	ands.w	r3, r3, #31
 8008efa:	b087      	sub	sp, #28
 8008efc:	bf18      	it	ne
 8008efe:	3604      	addne	r6, #4
 8008f00:	2500      	movs	r5, #0
 8008f02:	1f37      	subs	r7, r6, #4
 8008f04:	4682      	mov	sl, r0
 8008f06:	4690      	mov	r8, r2
 8008f08:	9301      	str	r3, [sp, #4]
 8008f0a:	f846 5c04 	str.w	r5, [r6, #-4]
 8008f0e:	46b9      	mov	r9, r7
 8008f10:	463c      	mov	r4, r7
 8008f12:	9502      	str	r5, [sp, #8]
 8008f14:	46ab      	mov	fp, r5
 8008f16:	784a      	ldrb	r2, [r1, #1]
 8008f18:	1c4b      	adds	r3, r1, #1
 8008f1a:	9303      	str	r3, [sp, #12]
 8008f1c:	b342      	cbz	r2, 8008f70 <__hexnan+0x88>
 8008f1e:	4610      	mov	r0, r2
 8008f20:	9105      	str	r1, [sp, #20]
 8008f22:	9204      	str	r2, [sp, #16]
 8008f24:	f7ff fd94 	bl	8008a50 <__hexdig_fun>
 8008f28:	2800      	cmp	r0, #0
 8008f2a:	d151      	bne.n	8008fd0 <__hexnan+0xe8>
 8008f2c:	9a04      	ldr	r2, [sp, #16]
 8008f2e:	9905      	ldr	r1, [sp, #20]
 8008f30:	2a20      	cmp	r2, #32
 8008f32:	d818      	bhi.n	8008f66 <__hexnan+0x7e>
 8008f34:	9b02      	ldr	r3, [sp, #8]
 8008f36:	459b      	cmp	fp, r3
 8008f38:	dd13      	ble.n	8008f62 <__hexnan+0x7a>
 8008f3a:	454c      	cmp	r4, r9
 8008f3c:	d206      	bcs.n	8008f4c <__hexnan+0x64>
 8008f3e:	2d07      	cmp	r5, #7
 8008f40:	dc04      	bgt.n	8008f4c <__hexnan+0x64>
 8008f42:	462a      	mov	r2, r5
 8008f44:	4649      	mov	r1, r9
 8008f46:	4620      	mov	r0, r4
 8008f48:	f7ff ffa8 	bl	8008e9c <L_shift>
 8008f4c:	4544      	cmp	r4, r8
 8008f4e:	d952      	bls.n	8008ff6 <__hexnan+0x10e>
 8008f50:	2300      	movs	r3, #0
 8008f52:	f1a4 0904 	sub.w	r9, r4, #4
 8008f56:	f844 3c04 	str.w	r3, [r4, #-4]
 8008f5a:	f8cd b008 	str.w	fp, [sp, #8]
 8008f5e:	464c      	mov	r4, r9
 8008f60:	461d      	mov	r5, r3
 8008f62:	9903      	ldr	r1, [sp, #12]
 8008f64:	e7d7      	b.n	8008f16 <__hexnan+0x2e>
 8008f66:	2a29      	cmp	r2, #41	@ 0x29
 8008f68:	d157      	bne.n	800901a <__hexnan+0x132>
 8008f6a:	3102      	adds	r1, #2
 8008f6c:	f8ca 1000 	str.w	r1, [sl]
 8008f70:	f1bb 0f00 	cmp.w	fp, #0
 8008f74:	d051      	beq.n	800901a <__hexnan+0x132>
 8008f76:	454c      	cmp	r4, r9
 8008f78:	d206      	bcs.n	8008f88 <__hexnan+0xa0>
 8008f7a:	2d07      	cmp	r5, #7
 8008f7c:	dc04      	bgt.n	8008f88 <__hexnan+0xa0>
 8008f7e:	462a      	mov	r2, r5
 8008f80:	4649      	mov	r1, r9
 8008f82:	4620      	mov	r0, r4
 8008f84:	f7ff ff8a 	bl	8008e9c <L_shift>
 8008f88:	4544      	cmp	r4, r8
 8008f8a:	d936      	bls.n	8008ffa <__hexnan+0x112>
 8008f8c:	f1a8 0204 	sub.w	r2, r8, #4
 8008f90:	4623      	mov	r3, r4
 8008f92:	f853 1b04 	ldr.w	r1, [r3], #4
 8008f96:	f842 1f04 	str.w	r1, [r2, #4]!
 8008f9a:	429f      	cmp	r7, r3
 8008f9c:	d2f9      	bcs.n	8008f92 <__hexnan+0xaa>
 8008f9e:	1b3b      	subs	r3, r7, r4
 8008fa0:	f023 0303 	bic.w	r3, r3, #3
 8008fa4:	3304      	adds	r3, #4
 8008fa6:	3401      	adds	r4, #1
 8008fa8:	3e03      	subs	r6, #3
 8008faa:	42b4      	cmp	r4, r6
 8008fac:	bf88      	it	hi
 8008fae:	2304      	movhi	r3, #4
 8008fb0:	4443      	add	r3, r8
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	f843 2b04 	str.w	r2, [r3], #4
 8008fb8:	429f      	cmp	r7, r3
 8008fba:	d2fb      	bcs.n	8008fb4 <__hexnan+0xcc>
 8008fbc:	683b      	ldr	r3, [r7, #0]
 8008fbe:	b91b      	cbnz	r3, 8008fc8 <__hexnan+0xe0>
 8008fc0:	4547      	cmp	r7, r8
 8008fc2:	d128      	bne.n	8009016 <__hexnan+0x12e>
 8008fc4:	2301      	movs	r3, #1
 8008fc6:	603b      	str	r3, [r7, #0]
 8008fc8:	2005      	movs	r0, #5
 8008fca:	b007      	add	sp, #28
 8008fcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fd0:	3501      	adds	r5, #1
 8008fd2:	2d08      	cmp	r5, #8
 8008fd4:	f10b 0b01 	add.w	fp, fp, #1
 8008fd8:	dd06      	ble.n	8008fe8 <__hexnan+0x100>
 8008fda:	4544      	cmp	r4, r8
 8008fdc:	d9c1      	bls.n	8008f62 <__hexnan+0x7a>
 8008fde:	2300      	movs	r3, #0
 8008fe0:	f844 3c04 	str.w	r3, [r4, #-4]
 8008fe4:	2501      	movs	r5, #1
 8008fe6:	3c04      	subs	r4, #4
 8008fe8:	6822      	ldr	r2, [r4, #0]
 8008fea:	f000 000f 	and.w	r0, r0, #15
 8008fee:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008ff2:	6020      	str	r0, [r4, #0]
 8008ff4:	e7b5      	b.n	8008f62 <__hexnan+0x7a>
 8008ff6:	2508      	movs	r5, #8
 8008ff8:	e7b3      	b.n	8008f62 <__hexnan+0x7a>
 8008ffa:	9b01      	ldr	r3, [sp, #4]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d0dd      	beq.n	8008fbc <__hexnan+0xd4>
 8009000:	f1c3 0320 	rsb	r3, r3, #32
 8009004:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009008:	40da      	lsrs	r2, r3
 800900a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800900e:	4013      	ands	r3, r2
 8009010:	f846 3c04 	str.w	r3, [r6, #-4]
 8009014:	e7d2      	b.n	8008fbc <__hexnan+0xd4>
 8009016:	3f04      	subs	r7, #4
 8009018:	e7d0      	b.n	8008fbc <__hexnan+0xd4>
 800901a:	2004      	movs	r0, #4
 800901c:	e7d5      	b.n	8008fca <__hexnan+0xe2>

0800901e <__ascii_mbtowc>:
 800901e:	b082      	sub	sp, #8
 8009020:	b901      	cbnz	r1, 8009024 <__ascii_mbtowc+0x6>
 8009022:	a901      	add	r1, sp, #4
 8009024:	b142      	cbz	r2, 8009038 <__ascii_mbtowc+0x1a>
 8009026:	b14b      	cbz	r3, 800903c <__ascii_mbtowc+0x1e>
 8009028:	7813      	ldrb	r3, [r2, #0]
 800902a:	600b      	str	r3, [r1, #0]
 800902c:	7812      	ldrb	r2, [r2, #0]
 800902e:	1e10      	subs	r0, r2, #0
 8009030:	bf18      	it	ne
 8009032:	2001      	movne	r0, #1
 8009034:	b002      	add	sp, #8
 8009036:	4770      	bx	lr
 8009038:	4610      	mov	r0, r2
 800903a:	e7fb      	b.n	8009034 <__ascii_mbtowc+0x16>
 800903c:	f06f 0001 	mvn.w	r0, #1
 8009040:	e7f8      	b.n	8009034 <__ascii_mbtowc+0x16>

08009042 <_realloc_r>:
 8009042:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009046:	4607      	mov	r7, r0
 8009048:	4614      	mov	r4, r2
 800904a:	460d      	mov	r5, r1
 800904c:	b921      	cbnz	r1, 8009058 <_realloc_r+0x16>
 800904e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009052:	4611      	mov	r1, r2
 8009054:	f7fd bad4 	b.w	8006600 <_malloc_r>
 8009058:	b92a      	cbnz	r2, 8009066 <_realloc_r+0x24>
 800905a:	f7fd fa5d 	bl	8006518 <_free_r>
 800905e:	4625      	mov	r5, r4
 8009060:	4628      	mov	r0, r5
 8009062:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009066:	f000 f8b2 	bl	80091ce <_malloc_usable_size_r>
 800906a:	4284      	cmp	r4, r0
 800906c:	4606      	mov	r6, r0
 800906e:	d802      	bhi.n	8009076 <_realloc_r+0x34>
 8009070:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009074:	d8f4      	bhi.n	8009060 <_realloc_r+0x1e>
 8009076:	4621      	mov	r1, r4
 8009078:	4638      	mov	r0, r7
 800907a:	f7fd fac1 	bl	8006600 <_malloc_r>
 800907e:	4680      	mov	r8, r0
 8009080:	b908      	cbnz	r0, 8009086 <_realloc_r+0x44>
 8009082:	4645      	mov	r5, r8
 8009084:	e7ec      	b.n	8009060 <_realloc_r+0x1e>
 8009086:	42b4      	cmp	r4, r6
 8009088:	4622      	mov	r2, r4
 800908a:	4629      	mov	r1, r5
 800908c:	bf28      	it	cs
 800908e:	4632      	movcs	r2, r6
 8009090:	f7ff fc42 	bl	8008918 <memcpy>
 8009094:	4629      	mov	r1, r5
 8009096:	4638      	mov	r0, r7
 8009098:	f7fd fa3e 	bl	8006518 <_free_r>
 800909c:	e7f1      	b.n	8009082 <_realloc_r+0x40>
	...

080090a0 <_strtoul_l.isra.0>:
 80090a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80090a4:	4e34      	ldr	r6, [pc, #208]	@ (8009178 <_strtoul_l.isra.0+0xd8>)
 80090a6:	4686      	mov	lr, r0
 80090a8:	460d      	mov	r5, r1
 80090aa:	4628      	mov	r0, r5
 80090ac:	f815 4b01 	ldrb.w	r4, [r5], #1
 80090b0:	5d37      	ldrb	r7, [r6, r4]
 80090b2:	f017 0708 	ands.w	r7, r7, #8
 80090b6:	d1f8      	bne.n	80090aa <_strtoul_l.isra.0+0xa>
 80090b8:	2c2d      	cmp	r4, #45	@ 0x2d
 80090ba:	d110      	bne.n	80090de <_strtoul_l.isra.0+0x3e>
 80090bc:	782c      	ldrb	r4, [r5, #0]
 80090be:	2701      	movs	r7, #1
 80090c0:	1c85      	adds	r5, r0, #2
 80090c2:	f033 0010 	bics.w	r0, r3, #16
 80090c6:	d115      	bne.n	80090f4 <_strtoul_l.isra.0+0x54>
 80090c8:	2c30      	cmp	r4, #48	@ 0x30
 80090ca:	d10d      	bne.n	80090e8 <_strtoul_l.isra.0+0x48>
 80090cc:	7828      	ldrb	r0, [r5, #0]
 80090ce:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80090d2:	2858      	cmp	r0, #88	@ 0x58
 80090d4:	d108      	bne.n	80090e8 <_strtoul_l.isra.0+0x48>
 80090d6:	786c      	ldrb	r4, [r5, #1]
 80090d8:	3502      	adds	r5, #2
 80090da:	2310      	movs	r3, #16
 80090dc:	e00a      	b.n	80090f4 <_strtoul_l.isra.0+0x54>
 80090de:	2c2b      	cmp	r4, #43	@ 0x2b
 80090e0:	bf04      	itt	eq
 80090e2:	782c      	ldrbeq	r4, [r5, #0]
 80090e4:	1c85      	addeq	r5, r0, #2
 80090e6:	e7ec      	b.n	80090c2 <_strtoul_l.isra.0+0x22>
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d1f6      	bne.n	80090da <_strtoul_l.isra.0+0x3a>
 80090ec:	2c30      	cmp	r4, #48	@ 0x30
 80090ee:	bf14      	ite	ne
 80090f0:	230a      	movne	r3, #10
 80090f2:	2308      	moveq	r3, #8
 80090f4:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 80090f8:	2600      	movs	r6, #0
 80090fa:	fbb8 f8f3 	udiv	r8, r8, r3
 80090fe:	fb03 f908 	mul.w	r9, r3, r8
 8009102:	ea6f 0909 	mvn.w	r9, r9
 8009106:	4630      	mov	r0, r6
 8009108:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800910c:	f1bc 0f09 	cmp.w	ip, #9
 8009110:	d810      	bhi.n	8009134 <_strtoul_l.isra.0+0x94>
 8009112:	4664      	mov	r4, ip
 8009114:	42a3      	cmp	r3, r4
 8009116:	dd1e      	ble.n	8009156 <_strtoul_l.isra.0+0xb6>
 8009118:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 800911c:	d007      	beq.n	800912e <_strtoul_l.isra.0+0x8e>
 800911e:	4580      	cmp	r8, r0
 8009120:	d316      	bcc.n	8009150 <_strtoul_l.isra.0+0xb0>
 8009122:	d101      	bne.n	8009128 <_strtoul_l.isra.0+0x88>
 8009124:	45a1      	cmp	r9, r4
 8009126:	db13      	blt.n	8009150 <_strtoul_l.isra.0+0xb0>
 8009128:	fb00 4003 	mla	r0, r0, r3, r4
 800912c:	2601      	movs	r6, #1
 800912e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009132:	e7e9      	b.n	8009108 <_strtoul_l.isra.0+0x68>
 8009134:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8009138:	f1bc 0f19 	cmp.w	ip, #25
 800913c:	d801      	bhi.n	8009142 <_strtoul_l.isra.0+0xa2>
 800913e:	3c37      	subs	r4, #55	@ 0x37
 8009140:	e7e8      	b.n	8009114 <_strtoul_l.isra.0+0x74>
 8009142:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8009146:	f1bc 0f19 	cmp.w	ip, #25
 800914a:	d804      	bhi.n	8009156 <_strtoul_l.isra.0+0xb6>
 800914c:	3c57      	subs	r4, #87	@ 0x57
 800914e:	e7e1      	b.n	8009114 <_strtoul_l.isra.0+0x74>
 8009150:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 8009154:	e7eb      	b.n	800912e <_strtoul_l.isra.0+0x8e>
 8009156:	1c73      	adds	r3, r6, #1
 8009158:	d106      	bne.n	8009168 <_strtoul_l.isra.0+0xc8>
 800915a:	2322      	movs	r3, #34	@ 0x22
 800915c:	f8ce 3000 	str.w	r3, [lr]
 8009160:	4630      	mov	r0, r6
 8009162:	b932      	cbnz	r2, 8009172 <_strtoul_l.isra.0+0xd2>
 8009164:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009168:	b107      	cbz	r7, 800916c <_strtoul_l.isra.0+0xcc>
 800916a:	4240      	negs	r0, r0
 800916c:	2a00      	cmp	r2, #0
 800916e:	d0f9      	beq.n	8009164 <_strtoul_l.isra.0+0xc4>
 8009170:	b106      	cbz	r6, 8009174 <_strtoul_l.isra.0+0xd4>
 8009172:	1e69      	subs	r1, r5, #1
 8009174:	6011      	str	r1, [r2, #0]
 8009176:	e7f5      	b.n	8009164 <_strtoul_l.isra.0+0xc4>
 8009178:	0800b121 	.word	0x0800b121

0800917c <_strtoul_r>:
 800917c:	f7ff bf90 	b.w	80090a0 <_strtoul_l.isra.0>

08009180 <__ascii_wctomb>:
 8009180:	4603      	mov	r3, r0
 8009182:	4608      	mov	r0, r1
 8009184:	b141      	cbz	r1, 8009198 <__ascii_wctomb+0x18>
 8009186:	2aff      	cmp	r2, #255	@ 0xff
 8009188:	d904      	bls.n	8009194 <__ascii_wctomb+0x14>
 800918a:	228a      	movs	r2, #138	@ 0x8a
 800918c:	601a      	str	r2, [r3, #0]
 800918e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009192:	4770      	bx	lr
 8009194:	700a      	strb	r2, [r1, #0]
 8009196:	2001      	movs	r0, #1
 8009198:	4770      	bx	lr
	...

0800919c <fiprintf>:
 800919c:	b40e      	push	{r1, r2, r3}
 800919e:	b503      	push	{r0, r1, lr}
 80091a0:	4601      	mov	r1, r0
 80091a2:	ab03      	add	r3, sp, #12
 80091a4:	4805      	ldr	r0, [pc, #20]	@ (80091bc <fiprintf+0x20>)
 80091a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80091aa:	6800      	ldr	r0, [r0, #0]
 80091ac:	9301      	str	r3, [sp, #4]
 80091ae:	f000 f83f 	bl	8009230 <_vfiprintf_r>
 80091b2:	b002      	add	sp, #8
 80091b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80091b8:	b003      	add	sp, #12
 80091ba:	4770      	bx	lr
 80091bc:	20000018 	.word	0x20000018

080091c0 <abort>:
 80091c0:	b508      	push	{r3, lr}
 80091c2:	2006      	movs	r0, #6
 80091c4:	f000 fa08 	bl	80095d8 <raise>
 80091c8:	2001      	movs	r0, #1
 80091ca:	f7f9 f91b 	bl	8002404 <_exit>

080091ce <_malloc_usable_size_r>:
 80091ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80091d2:	1f18      	subs	r0, r3, #4
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	bfbc      	itt	lt
 80091d8:	580b      	ldrlt	r3, [r1, r0]
 80091da:	18c0      	addlt	r0, r0, r3
 80091dc:	4770      	bx	lr

080091de <__sfputc_r>:
 80091de:	6893      	ldr	r3, [r2, #8]
 80091e0:	3b01      	subs	r3, #1
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	b410      	push	{r4}
 80091e6:	6093      	str	r3, [r2, #8]
 80091e8:	da08      	bge.n	80091fc <__sfputc_r+0x1e>
 80091ea:	6994      	ldr	r4, [r2, #24]
 80091ec:	42a3      	cmp	r3, r4
 80091ee:	db01      	blt.n	80091f4 <__sfputc_r+0x16>
 80091f0:	290a      	cmp	r1, #10
 80091f2:	d103      	bne.n	80091fc <__sfputc_r+0x1e>
 80091f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80091f8:	f000 b932 	b.w	8009460 <__swbuf_r>
 80091fc:	6813      	ldr	r3, [r2, #0]
 80091fe:	1c58      	adds	r0, r3, #1
 8009200:	6010      	str	r0, [r2, #0]
 8009202:	7019      	strb	r1, [r3, #0]
 8009204:	4608      	mov	r0, r1
 8009206:	f85d 4b04 	ldr.w	r4, [sp], #4
 800920a:	4770      	bx	lr

0800920c <__sfputs_r>:
 800920c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800920e:	4606      	mov	r6, r0
 8009210:	460f      	mov	r7, r1
 8009212:	4614      	mov	r4, r2
 8009214:	18d5      	adds	r5, r2, r3
 8009216:	42ac      	cmp	r4, r5
 8009218:	d101      	bne.n	800921e <__sfputs_r+0x12>
 800921a:	2000      	movs	r0, #0
 800921c:	e007      	b.n	800922e <__sfputs_r+0x22>
 800921e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009222:	463a      	mov	r2, r7
 8009224:	4630      	mov	r0, r6
 8009226:	f7ff ffda 	bl	80091de <__sfputc_r>
 800922a:	1c43      	adds	r3, r0, #1
 800922c:	d1f3      	bne.n	8009216 <__sfputs_r+0xa>
 800922e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009230 <_vfiprintf_r>:
 8009230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009234:	460d      	mov	r5, r1
 8009236:	b09d      	sub	sp, #116	@ 0x74
 8009238:	4614      	mov	r4, r2
 800923a:	4698      	mov	r8, r3
 800923c:	4606      	mov	r6, r0
 800923e:	b118      	cbz	r0, 8009248 <_vfiprintf_r+0x18>
 8009240:	6a03      	ldr	r3, [r0, #32]
 8009242:	b90b      	cbnz	r3, 8009248 <_vfiprintf_r+0x18>
 8009244:	f7fc f98a 	bl	800555c <__sinit>
 8009248:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800924a:	07d9      	lsls	r1, r3, #31
 800924c:	d405      	bmi.n	800925a <_vfiprintf_r+0x2a>
 800924e:	89ab      	ldrh	r3, [r5, #12]
 8009250:	059a      	lsls	r2, r3, #22
 8009252:	d402      	bmi.n	800925a <_vfiprintf_r+0x2a>
 8009254:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009256:	f7fc fafe 	bl	8005856 <__retarget_lock_acquire_recursive>
 800925a:	89ab      	ldrh	r3, [r5, #12]
 800925c:	071b      	lsls	r3, r3, #28
 800925e:	d501      	bpl.n	8009264 <_vfiprintf_r+0x34>
 8009260:	692b      	ldr	r3, [r5, #16]
 8009262:	b99b      	cbnz	r3, 800928c <_vfiprintf_r+0x5c>
 8009264:	4629      	mov	r1, r5
 8009266:	4630      	mov	r0, r6
 8009268:	f000 f938 	bl	80094dc <__swsetup_r>
 800926c:	b170      	cbz	r0, 800928c <_vfiprintf_r+0x5c>
 800926e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009270:	07dc      	lsls	r4, r3, #31
 8009272:	d504      	bpl.n	800927e <_vfiprintf_r+0x4e>
 8009274:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009278:	b01d      	add	sp, #116	@ 0x74
 800927a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800927e:	89ab      	ldrh	r3, [r5, #12]
 8009280:	0598      	lsls	r0, r3, #22
 8009282:	d4f7      	bmi.n	8009274 <_vfiprintf_r+0x44>
 8009284:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009286:	f7fc fae7 	bl	8005858 <__retarget_lock_release_recursive>
 800928a:	e7f3      	b.n	8009274 <_vfiprintf_r+0x44>
 800928c:	2300      	movs	r3, #0
 800928e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009290:	2320      	movs	r3, #32
 8009292:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009296:	f8cd 800c 	str.w	r8, [sp, #12]
 800929a:	2330      	movs	r3, #48	@ 0x30
 800929c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800944c <_vfiprintf_r+0x21c>
 80092a0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80092a4:	f04f 0901 	mov.w	r9, #1
 80092a8:	4623      	mov	r3, r4
 80092aa:	469a      	mov	sl, r3
 80092ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80092b0:	b10a      	cbz	r2, 80092b6 <_vfiprintf_r+0x86>
 80092b2:	2a25      	cmp	r2, #37	@ 0x25
 80092b4:	d1f9      	bne.n	80092aa <_vfiprintf_r+0x7a>
 80092b6:	ebba 0b04 	subs.w	fp, sl, r4
 80092ba:	d00b      	beq.n	80092d4 <_vfiprintf_r+0xa4>
 80092bc:	465b      	mov	r3, fp
 80092be:	4622      	mov	r2, r4
 80092c0:	4629      	mov	r1, r5
 80092c2:	4630      	mov	r0, r6
 80092c4:	f7ff ffa2 	bl	800920c <__sfputs_r>
 80092c8:	3001      	adds	r0, #1
 80092ca:	f000 80a7 	beq.w	800941c <_vfiprintf_r+0x1ec>
 80092ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80092d0:	445a      	add	r2, fp
 80092d2:	9209      	str	r2, [sp, #36]	@ 0x24
 80092d4:	f89a 3000 	ldrb.w	r3, [sl]
 80092d8:	2b00      	cmp	r3, #0
 80092da:	f000 809f 	beq.w	800941c <_vfiprintf_r+0x1ec>
 80092de:	2300      	movs	r3, #0
 80092e0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80092e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80092e8:	f10a 0a01 	add.w	sl, sl, #1
 80092ec:	9304      	str	r3, [sp, #16]
 80092ee:	9307      	str	r3, [sp, #28]
 80092f0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80092f4:	931a      	str	r3, [sp, #104]	@ 0x68
 80092f6:	4654      	mov	r4, sl
 80092f8:	2205      	movs	r2, #5
 80092fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092fe:	4853      	ldr	r0, [pc, #332]	@ (800944c <_vfiprintf_r+0x21c>)
 8009300:	f7f6 ff6e 	bl	80001e0 <memchr>
 8009304:	9a04      	ldr	r2, [sp, #16]
 8009306:	b9d8      	cbnz	r0, 8009340 <_vfiprintf_r+0x110>
 8009308:	06d1      	lsls	r1, r2, #27
 800930a:	bf44      	itt	mi
 800930c:	2320      	movmi	r3, #32
 800930e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009312:	0713      	lsls	r3, r2, #28
 8009314:	bf44      	itt	mi
 8009316:	232b      	movmi	r3, #43	@ 0x2b
 8009318:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800931c:	f89a 3000 	ldrb.w	r3, [sl]
 8009320:	2b2a      	cmp	r3, #42	@ 0x2a
 8009322:	d015      	beq.n	8009350 <_vfiprintf_r+0x120>
 8009324:	9a07      	ldr	r2, [sp, #28]
 8009326:	4654      	mov	r4, sl
 8009328:	2000      	movs	r0, #0
 800932a:	f04f 0c0a 	mov.w	ip, #10
 800932e:	4621      	mov	r1, r4
 8009330:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009334:	3b30      	subs	r3, #48	@ 0x30
 8009336:	2b09      	cmp	r3, #9
 8009338:	d94b      	bls.n	80093d2 <_vfiprintf_r+0x1a2>
 800933a:	b1b0      	cbz	r0, 800936a <_vfiprintf_r+0x13a>
 800933c:	9207      	str	r2, [sp, #28]
 800933e:	e014      	b.n	800936a <_vfiprintf_r+0x13a>
 8009340:	eba0 0308 	sub.w	r3, r0, r8
 8009344:	fa09 f303 	lsl.w	r3, r9, r3
 8009348:	4313      	orrs	r3, r2
 800934a:	9304      	str	r3, [sp, #16]
 800934c:	46a2      	mov	sl, r4
 800934e:	e7d2      	b.n	80092f6 <_vfiprintf_r+0xc6>
 8009350:	9b03      	ldr	r3, [sp, #12]
 8009352:	1d19      	adds	r1, r3, #4
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	9103      	str	r1, [sp, #12]
 8009358:	2b00      	cmp	r3, #0
 800935a:	bfbb      	ittet	lt
 800935c:	425b      	neglt	r3, r3
 800935e:	f042 0202 	orrlt.w	r2, r2, #2
 8009362:	9307      	strge	r3, [sp, #28]
 8009364:	9307      	strlt	r3, [sp, #28]
 8009366:	bfb8      	it	lt
 8009368:	9204      	strlt	r2, [sp, #16]
 800936a:	7823      	ldrb	r3, [r4, #0]
 800936c:	2b2e      	cmp	r3, #46	@ 0x2e
 800936e:	d10a      	bne.n	8009386 <_vfiprintf_r+0x156>
 8009370:	7863      	ldrb	r3, [r4, #1]
 8009372:	2b2a      	cmp	r3, #42	@ 0x2a
 8009374:	d132      	bne.n	80093dc <_vfiprintf_r+0x1ac>
 8009376:	9b03      	ldr	r3, [sp, #12]
 8009378:	1d1a      	adds	r2, r3, #4
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	9203      	str	r2, [sp, #12]
 800937e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009382:	3402      	adds	r4, #2
 8009384:	9305      	str	r3, [sp, #20]
 8009386:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800945c <_vfiprintf_r+0x22c>
 800938a:	7821      	ldrb	r1, [r4, #0]
 800938c:	2203      	movs	r2, #3
 800938e:	4650      	mov	r0, sl
 8009390:	f7f6 ff26 	bl	80001e0 <memchr>
 8009394:	b138      	cbz	r0, 80093a6 <_vfiprintf_r+0x176>
 8009396:	9b04      	ldr	r3, [sp, #16]
 8009398:	eba0 000a 	sub.w	r0, r0, sl
 800939c:	2240      	movs	r2, #64	@ 0x40
 800939e:	4082      	lsls	r2, r0
 80093a0:	4313      	orrs	r3, r2
 80093a2:	3401      	adds	r4, #1
 80093a4:	9304      	str	r3, [sp, #16]
 80093a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093aa:	4829      	ldr	r0, [pc, #164]	@ (8009450 <_vfiprintf_r+0x220>)
 80093ac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80093b0:	2206      	movs	r2, #6
 80093b2:	f7f6 ff15 	bl	80001e0 <memchr>
 80093b6:	2800      	cmp	r0, #0
 80093b8:	d03f      	beq.n	800943a <_vfiprintf_r+0x20a>
 80093ba:	4b26      	ldr	r3, [pc, #152]	@ (8009454 <_vfiprintf_r+0x224>)
 80093bc:	bb1b      	cbnz	r3, 8009406 <_vfiprintf_r+0x1d6>
 80093be:	9b03      	ldr	r3, [sp, #12]
 80093c0:	3307      	adds	r3, #7
 80093c2:	f023 0307 	bic.w	r3, r3, #7
 80093c6:	3308      	adds	r3, #8
 80093c8:	9303      	str	r3, [sp, #12]
 80093ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093cc:	443b      	add	r3, r7
 80093ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80093d0:	e76a      	b.n	80092a8 <_vfiprintf_r+0x78>
 80093d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80093d6:	460c      	mov	r4, r1
 80093d8:	2001      	movs	r0, #1
 80093da:	e7a8      	b.n	800932e <_vfiprintf_r+0xfe>
 80093dc:	2300      	movs	r3, #0
 80093de:	3401      	adds	r4, #1
 80093e0:	9305      	str	r3, [sp, #20]
 80093e2:	4619      	mov	r1, r3
 80093e4:	f04f 0c0a 	mov.w	ip, #10
 80093e8:	4620      	mov	r0, r4
 80093ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80093ee:	3a30      	subs	r2, #48	@ 0x30
 80093f0:	2a09      	cmp	r2, #9
 80093f2:	d903      	bls.n	80093fc <_vfiprintf_r+0x1cc>
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d0c6      	beq.n	8009386 <_vfiprintf_r+0x156>
 80093f8:	9105      	str	r1, [sp, #20]
 80093fa:	e7c4      	b.n	8009386 <_vfiprintf_r+0x156>
 80093fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8009400:	4604      	mov	r4, r0
 8009402:	2301      	movs	r3, #1
 8009404:	e7f0      	b.n	80093e8 <_vfiprintf_r+0x1b8>
 8009406:	ab03      	add	r3, sp, #12
 8009408:	9300      	str	r3, [sp, #0]
 800940a:	462a      	mov	r2, r5
 800940c:	4b12      	ldr	r3, [pc, #72]	@ (8009458 <_vfiprintf_r+0x228>)
 800940e:	a904      	add	r1, sp, #16
 8009410:	4630      	mov	r0, r6
 8009412:	f7fb fa53 	bl	80048bc <_printf_float>
 8009416:	4607      	mov	r7, r0
 8009418:	1c78      	adds	r0, r7, #1
 800941a:	d1d6      	bne.n	80093ca <_vfiprintf_r+0x19a>
 800941c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800941e:	07d9      	lsls	r1, r3, #31
 8009420:	d405      	bmi.n	800942e <_vfiprintf_r+0x1fe>
 8009422:	89ab      	ldrh	r3, [r5, #12]
 8009424:	059a      	lsls	r2, r3, #22
 8009426:	d402      	bmi.n	800942e <_vfiprintf_r+0x1fe>
 8009428:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800942a:	f7fc fa15 	bl	8005858 <__retarget_lock_release_recursive>
 800942e:	89ab      	ldrh	r3, [r5, #12]
 8009430:	065b      	lsls	r3, r3, #25
 8009432:	f53f af1f 	bmi.w	8009274 <_vfiprintf_r+0x44>
 8009436:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009438:	e71e      	b.n	8009278 <_vfiprintf_r+0x48>
 800943a:	ab03      	add	r3, sp, #12
 800943c:	9300      	str	r3, [sp, #0]
 800943e:	462a      	mov	r2, r5
 8009440:	4b05      	ldr	r3, [pc, #20]	@ (8009458 <_vfiprintf_r+0x228>)
 8009442:	a904      	add	r1, sp, #16
 8009444:	4630      	mov	r0, r6
 8009446:	f7fb fcd1 	bl	8004dec <_printf_i>
 800944a:	e7e4      	b.n	8009416 <_vfiprintf_r+0x1e6>
 800944c:	0800af03 	.word	0x0800af03
 8009450:	0800af0d 	.word	0x0800af0d
 8009454:	080048bd 	.word	0x080048bd
 8009458:	0800920d 	.word	0x0800920d
 800945c:	0800af09 	.word	0x0800af09

08009460 <__swbuf_r>:
 8009460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009462:	460e      	mov	r6, r1
 8009464:	4614      	mov	r4, r2
 8009466:	4605      	mov	r5, r0
 8009468:	b118      	cbz	r0, 8009472 <__swbuf_r+0x12>
 800946a:	6a03      	ldr	r3, [r0, #32]
 800946c:	b90b      	cbnz	r3, 8009472 <__swbuf_r+0x12>
 800946e:	f7fc f875 	bl	800555c <__sinit>
 8009472:	69a3      	ldr	r3, [r4, #24]
 8009474:	60a3      	str	r3, [r4, #8]
 8009476:	89a3      	ldrh	r3, [r4, #12]
 8009478:	071a      	lsls	r2, r3, #28
 800947a:	d501      	bpl.n	8009480 <__swbuf_r+0x20>
 800947c:	6923      	ldr	r3, [r4, #16]
 800947e:	b943      	cbnz	r3, 8009492 <__swbuf_r+0x32>
 8009480:	4621      	mov	r1, r4
 8009482:	4628      	mov	r0, r5
 8009484:	f000 f82a 	bl	80094dc <__swsetup_r>
 8009488:	b118      	cbz	r0, 8009492 <__swbuf_r+0x32>
 800948a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800948e:	4638      	mov	r0, r7
 8009490:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009492:	6823      	ldr	r3, [r4, #0]
 8009494:	6922      	ldr	r2, [r4, #16]
 8009496:	1a98      	subs	r0, r3, r2
 8009498:	6963      	ldr	r3, [r4, #20]
 800949a:	b2f6      	uxtb	r6, r6
 800949c:	4283      	cmp	r3, r0
 800949e:	4637      	mov	r7, r6
 80094a0:	dc05      	bgt.n	80094ae <__swbuf_r+0x4e>
 80094a2:	4621      	mov	r1, r4
 80094a4:	4628      	mov	r0, r5
 80094a6:	f7ff f95f 	bl	8008768 <_fflush_r>
 80094aa:	2800      	cmp	r0, #0
 80094ac:	d1ed      	bne.n	800948a <__swbuf_r+0x2a>
 80094ae:	68a3      	ldr	r3, [r4, #8]
 80094b0:	3b01      	subs	r3, #1
 80094b2:	60a3      	str	r3, [r4, #8]
 80094b4:	6823      	ldr	r3, [r4, #0]
 80094b6:	1c5a      	adds	r2, r3, #1
 80094b8:	6022      	str	r2, [r4, #0]
 80094ba:	701e      	strb	r6, [r3, #0]
 80094bc:	6962      	ldr	r2, [r4, #20]
 80094be:	1c43      	adds	r3, r0, #1
 80094c0:	429a      	cmp	r2, r3
 80094c2:	d004      	beq.n	80094ce <__swbuf_r+0x6e>
 80094c4:	89a3      	ldrh	r3, [r4, #12]
 80094c6:	07db      	lsls	r3, r3, #31
 80094c8:	d5e1      	bpl.n	800948e <__swbuf_r+0x2e>
 80094ca:	2e0a      	cmp	r6, #10
 80094cc:	d1df      	bne.n	800948e <__swbuf_r+0x2e>
 80094ce:	4621      	mov	r1, r4
 80094d0:	4628      	mov	r0, r5
 80094d2:	f7ff f949 	bl	8008768 <_fflush_r>
 80094d6:	2800      	cmp	r0, #0
 80094d8:	d0d9      	beq.n	800948e <__swbuf_r+0x2e>
 80094da:	e7d6      	b.n	800948a <__swbuf_r+0x2a>

080094dc <__swsetup_r>:
 80094dc:	b538      	push	{r3, r4, r5, lr}
 80094de:	4b29      	ldr	r3, [pc, #164]	@ (8009584 <__swsetup_r+0xa8>)
 80094e0:	4605      	mov	r5, r0
 80094e2:	6818      	ldr	r0, [r3, #0]
 80094e4:	460c      	mov	r4, r1
 80094e6:	b118      	cbz	r0, 80094f0 <__swsetup_r+0x14>
 80094e8:	6a03      	ldr	r3, [r0, #32]
 80094ea:	b90b      	cbnz	r3, 80094f0 <__swsetup_r+0x14>
 80094ec:	f7fc f836 	bl	800555c <__sinit>
 80094f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094f4:	0719      	lsls	r1, r3, #28
 80094f6:	d422      	bmi.n	800953e <__swsetup_r+0x62>
 80094f8:	06da      	lsls	r2, r3, #27
 80094fa:	d407      	bmi.n	800950c <__swsetup_r+0x30>
 80094fc:	2209      	movs	r2, #9
 80094fe:	602a      	str	r2, [r5, #0]
 8009500:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009504:	81a3      	strh	r3, [r4, #12]
 8009506:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800950a:	e033      	b.n	8009574 <__swsetup_r+0x98>
 800950c:	0758      	lsls	r0, r3, #29
 800950e:	d512      	bpl.n	8009536 <__swsetup_r+0x5a>
 8009510:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009512:	b141      	cbz	r1, 8009526 <__swsetup_r+0x4a>
 8009514:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009518:	4299      	cmp	r1, r3
 800951a:	d002      	beq.n	8009522 <__swsetup_r+0x46>
 800951c:	4628      	mov	r0, r5
 800951e:	f7fc fffb 	bl	8006518 <_free_r>
 8009522:	2300      	movs	r3, #0
 8009524:	6363      	str	r3, [r4, #52]	@ 0x34
 8009526:	89a3      	ldrh	r3, [r4, #12]
 8009528:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800952c:	81a3      	strh	r3, [r4, #12]
 800952e:	2300      	movs	r3, #0
 8009530:	6063      	str	r3, [r4, #4]
 8009532:	6923      	ldr	r3, [r4, #16]
 8009534:	6023      	str	r3, [r4, #0]
 8009536:	89a3      	ldrh	r3, [r4, #12]
 8009538:	f043 0308 	orr.w	r3, r3, #8
 800953c:	81a3      	strh	r3, [r4, #12]
 800953e:	6923      	ldr	r3, [r4, #16]
 8009540:	b94b      	cbnz	r3, 8009556 <__swsetup_r+0x7a>
 8009542:	89a3      	ldrh	r3, [r4, #12]
 8009544:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009548:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800954c:	d003      	beq.n	8009556 <__swsetup_r+0x7a>
 800954e:	4621      	mov	r1, r4
 8009550:	4628      	mov	r0, r5
 8009552:	f000 f883 	bl	800965c <__smakebuf_r>
 8009556:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800955a:	f013 0201 	ands.w	r2, r3, #1
 800955e:	d00a      	beq.n	8009576 <__swsetup_r+0x9a>
 8009560:	2200      	movs	r2, #0
 8009562:	60a2      	str	r2, [r4, #8]
 8009564:	6962      	ldr	r2, [r4, #20]
 8009566:	4252      	negs	r2, r2
 8009568:	61a2      	str	r2, [r4, #24]
 800956a:	6922      	ldr	r2, [r4, #16]
 800956c:	b942      	cbnz	r2, 8009580 <__swsetup_r+0xa4>
 800956e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009572:	d1c5      	bne.n	8009500 <__swsetup_r+0x24>
 8009574:	bd38      	pop	{r3, r4, r5, pc}
 8009576:	0799      	lsls	r1, r3, #30
 8009578:	bf58      	it	pl
 800957a:	6962      	ldrpl	r2, [r4, #20]
 800957c:	60a2      	str	r2, [r4, #8]
 800957e:	e7f4      	b.n	800956a <__swsetup_r+0x8e>
 8009580:	2000      	movs	r0, #0
 8009582:	e7f7      	b.n	8009574 <__swsetup_r+0x98>
 8009584:	20000018 	.word	0x20000018

08009588 <_raise_r>:
 8009588:	291f      	cmp	r1, #31
 800958a:	b538      	push	{r3, r4, r5, lr}
 800958c:	4605      	mov	r5, r0
 800958e:	460c      	mov	r4, r1
 8009590:	d904      	bls.n	800959c <_raise_r+0x14>
 8009592:	2316      	movs	r3, #22
 8009594:	6003      	str	r3, [r0, #0]
 8009596:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800959a:	bd38      	pop	{r3, r4, r5, pc}
 800959c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800959e:	b112      	cbz	r2, 80095a6 <_raise_r+0x1e>
 80095a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80095a4:	b94b      	cbnz	r3, 80095ba <_raise_r+0x32>
 80095a6:	4628      	mov	r0, r5
 80095a8:	f000 f830 	bl	800960c <_getpid_r>
 80095ac:	4622      	mov	r2, r4
 80095ae:	4601      	mov	r1, r0
 80095b0:	4628      	mov	r0, r5
 80095b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80095b6:	f000 b817 	b.w	80095e8 <_kill_r>
 80095ba:	2b01      	cmp	r3, #1
 80095bc:	d00a      	beq.n	80095d4 <_raise_r+0x4c>
 80095be:	1c59      	adds	r1, r3, #1
 80095c0:	d103      	bne.n	80095ca <_raise_r+0x42>
 80095c2:	2316      	movs	r3, #22
 80095c4:	6003      	str	r3, [r0, #0]
 80095c6:	2001      	movs	r0, #1
 80095c8:	e7e7      	b.n	800959a <_raise_r+0x12>
 80095ca:	2100      	movs	r1, #0
 80095cc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80095d0:	4620      	mov	r0, r4
 80095d2:	4798      	blx	r3
 80095d4:	2000      	movs	r0, #0
 80095d6:	e7e0      	b.n	800959a <_raise_r+0x12>

080095d8 <raise>:
 80095d8:	4b02      	ldr	r3, [pc, #8]	@ (80095e4 <raise+0xc>)
 80095da:	4601      	mov	r1, r0
 80095dc:	6818      	ldr	r0, [r3, #0]
 80095de:	f7ff bfd3 	b.w	8009588 <_raise_r>
 80095e2:	bf00      	nop
 80095e4:	20000018 	.word	0x20000018

080095e8 <_kill_r>:
 80095e8:	b538      	push	{r3, r4, r5, lr}
 80095ea:	4d07      	ldr	r5, [pc, #28]	@ (8009608 <_kill_r+0x20>)
 80095ec:	2300      	movs	r3, #0
 80095ee:	4604      	mov	r4, r0
 80095f0:	4608      	mov	r0, r1
 80095f2:	4611      	mov	r1, r2
 80095f4:	602b      	str	r3, [r5, #0]
 80095f6:	f7f8 fef5 	bl	80023e4 <_kill>
 80095fa:	1c43      	adds	r3, r0, #1
 80095fc:	d102      	bne.n	8009604 <_kill_r+0x1c>
 80095fe:	682b      	ldr	r3, [r5, #0]
 8009600:	b103      	cbz	r3, 8009604 <_kill_r+0x1c>
 8009602:	6023      	str	r3, [r4, #0]
 8009604:	bd38      	pop	{r3, r4, r5, pc}
 8009606:	bf00      	nop
 8009608:	20000548 	.word	0x20000548

0800960c <_getpid_r>:
 800960c:	f7f8 bee2 	b.w	80023d4 <_getpid>

08009610 <__swhatbuf_r>:
 8009610:	b570      	push	{r4, r5, r6, lr}
 8009612:	460c      	mov	r4, r1
 8009614:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009618:	2900      	cmp	r1, #0
 800961a:	b096      	sub	sp, #88	@ 0x58
 800961c:	4615      	mov	r5, r2
 800961e:	461e      	mov	r6, r3
 8009620:	da0d      	bge.n	800963e <__swhatbuf_r+0x2e>
 8009622:	89a3      	ldrh	r3, [r4, #12]
 8009624:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009628:	f04f 0100 	mov.w	r1, #0
 800962c:	bf14      	ite	ne
 800962e:	2340      	movne	r3, #64	@ 0x40
 8009630:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009634:	2000      	movs	r0, #0
 8009636:	6031      	str	r1, [r6, #0]
 8009638:	602b      	str	r3, [r5, #0]
 800963a:	b016      	add	sp, #88	@ 0x58
 800963c:	bd70      	pop	{r4, r5, r6, pc}
 800963e:	466a      	mov	r2, sp
 8009640:	f000 f848 	bl	80096d4 <_fstat_r>
 8009644:	2800      	cmp	r0, #0
 8009646:	dbec      	blt.n	8009622 <__swhatbuf_r+0x12>
 8009648:	9901      	ldr	r1, [sp, #4]
 800964a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800964e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009652:	4259      	negs	r1, r3
 8009654:	4159      	adcs	r1, r3
 8009656:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800965a:	e7eb      	b.n	8009634 <__swhatbuf_r+0x24>

0800965c <__smakebuf_r>:
 800965c:	898b      	ldrh	r3, [r1, #12]
 800965e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009660:	079d      	lsls	r5, r3, #30
 8009662:	4606      	mov	r6, r0
 8009664:	460c      	mov	r4, r1
 8009666:	d507      	bpl.n	8009678 <__smakebuf_r+0x1c>
 8009668:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800966c:	6023      	str	r3, [r4, #0]
 800966e:	6123      	str	r3, [r4, #16]
 8009670:	2301      	movs	r3, #1
 8009672:	6163      	str	r3, [r4, #20]
 8009674:	b003      	add	sp, #12
 8009676:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009678:	ab01      	add	r3, sp, #4
 800967a:	466a      	mov	r2, sp
 800967c:	f7ff ffc8 	bl	8009610 <__swhatbuf_r>
 8009680:	9f00      	ldr	r7, [sp, #0]
 8009682:	4605      	mov	r5, r0
 8009684:	4639      	mov	r1, r7
 8009686:	4630      	mov	r0, r6
 8009688:	f7fc ffba 	bl	8006600 <_malloc_r>
 800968c:	b948      	cbnz	r0, 80096a2 <__smakebuf_r+0x46>
 800968e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009692:	059a      	lsls	r2, r3, #22
 8009694:	d4ee      	bmi.n	8009674 <__smakebuf_r+0x18>
 8009696:	f023 0303 	bic.w	r3, r3, #3
 800969a:	f043 0302 	orr.w	r3, r3, #2
 800969e:	81a3      	strh	r3, [r4, #12]
 80096a0:	e7e2      	b.n	8009668 <__smakebuf_r+0xc>
 80096a2:	89a3      	ldrh	r3, [r4, #12]
 80096a4:	6020      	str	r0, [r4, #0]
 80096a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80096aa:	81a3      	strh	r3, [r4, #12]
 80096ac:	9b01      	ldr	r3, [sp, #4]
 80096ae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80096b2:	b15b      	cbz	r3, 80096cc <__smakebuf_r+0x70>
 80096b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80096b8:	4630      	mov	r0, r6
 80096ba:	f000 f81d 	bl	80096f8 <_isatty_r>
 80096be:	b128      	cbz	r0, 80096cc <__smakebuf_r+0x70>
 80096c0:	89a3      	ldrh	r3, [r4, #12]
 80096c2:	f023 0303 	bic.w	r3, r3, #3
 80096c6:	f043 0301 	orr.w	r3, r3, #1
 80096ca:	81a3      	strh	r3, [r4, #12]
 80096cc:	89a3      	ldrh	r3, [r4, #12]
 80096ce:	431d      	orrs	r5, r3
 80096d0:	81a5      	strh	r5, [r4, #12]
 80096d2:	e7cf      	b.n	8009674 <__smakebuf_r+0x18>

080096d4 <_fstat_r>:
 80096d4:	b538      	push	{r3, r4, r5, lr}
 80096d6:	4d07      	ldr	r5, [pc, #28]	@ (80096f4 <_fstat_r+0x20>)
 80096d8:	2300      	movs	r3, #0
 80096da:	4604      	mov	r4, r0
 80096dc:	4608      	mov	r0, r1
 80096de:	4611      	mov	r1, r2
 80096e0:	602b      	str	r3, [r5, #0]
 80096e2:	f7f8 fedf 	bl	80024a4 <_fstat>
 80096e6:	1c43      	adds	r3, r0, #1
 80096e8:	d102      	bne.n	80096f0 <_fstat_r+0x1c>
 80096ea:	682b      	ldr	r3, [r5, #0]
 80096ec:	b103      	cbz	r3, 80096f0 <_fstat_r+0x1c>
 80096ee:	6023      	str	r3, [r4, #0]
 80096f0:	bd38      	pop	{r3, r4, r5, pc}
 80096f2:	bf00      	nop
 80096f4:	20000548 	.word	0x20000548

080096f8 <_isatty_r>:
 80096f8:	b538      	push	{r3, r4, r5, lr}
 80096fa:	4d06      	ldr	r5, [pc, #24]	@ (8009714 <_isatty_r+0x1c>)
 80096fc:	2300      	movs	r3, #0
 80096fe:	4604      	mov	r4, r0
 8009700:	4608      	mov	r0, r1
 8009702:	602b      	str	r3, [r5, #0]
 8009704:	f7f8 fede 	bl	80024c4 <_isatty>
 8009708:	1c43      	adds	r3, r0, #1
 800970a:	d102      	bne.n	8009712 <_isatty_r+0x1a>
 800970c:	682b      	ldr	r3, [r5, #0]
 800970e:	b103      	cbz	r3, 8009712 <_isatty_r+0x1a>
 8009710:	6023      	str	r3, [r4, #0]
 8009712:	bd38      	pop	{r3, r4, r5, pc}
 8009714:	20000548 	.word	0x20000548

08009718 <cos>:
 8009718:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800971a:	ec53 2b10 	vmov	r2, r3, d0
 800971e:	4826      	ldr	r0, [pc, #152]	@ (80097b8 <cos+0xa0>)
 8009720:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009724:	4281      	cmp	r1, r0
 8009726:	d806      	bhi.n	8009736 <cos+0x1e>
 8009728:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 80097b0 <cos+0x98>
 800972c:	b005      	add	sp, #20
 800972e:	f85d eb04 	ldr.w	lr, [sp], #4
 8009732:	f000 b8f1 	b.w	8009918 <__kernel_cos>
 8009736:	4821      	ldr	r0, [pc, #132]	@ (80097bc <cos+0xa4>)
 8009738:	4281      	cmp	r1, r0
 800973a:	d908      	bls.n	800974e <cos+0x36>
 800973c:	4610      	mov	r0, r2
 800973e:	4619      	mov	r1, r3
 8009740:	f7f6 fdaa 	bl	8000298 <__aeabi_dsub>
 8009744:	ec41 0b10 	vmov	d0, r0, r1
 8009748:	b005      	add	sp, #20
 800974a:	f85d fb04 	ldr.w	pc, [sp], #4
 800974e:	4668      	mov	r0, sp
 8009750:	f000 fa66 	bl	8009c20 <__ieee754_rem_pio2>
 8009754:	f000 0003 	and.w	r0, r0, #3
 8009758:	2801      	cmp	r0, #1
 800975a:	d00b      	beq.n	8009774 <cos+0x5c>
 800975c:	2802      	cmp	r0, #2
 800975e:	d015      	beq.n	800978c <cos+0x74>
 8009760:	b9d8      	cbnz	r0, 800979a <cos+0x82>
 8009762:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009766:	ed9d 0b00 	vldr	d0, [sp]
 800976a:	f000 f8d5 	bl	8009918 <__kernel_cos>
 800976e:	ec51 0b10 	vmov	r0, r1, d0
 8009772:	e7e7      	b.n	8009744 <cos+0x2c>
 8009774:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009778:	ed9d 0b00 	vldr	d0, [sp]
 800977c:	f000 f994 	bl	8009aa8 <__kernel_sin>
 8009780:	ec53 2b10 	vmov	r2, r3, d0
 8009784:	4610      	mov	r0, r2
 8009786:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800978a:	e7db      	b.n	8009744 <cos+0x2c>
 800978c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009790:	ed9d 0b00 	vldr	d0, [sp]
 8009794:	f000 f8c0 	bl	8009918 <__kernel_cos>
 8009798:	e7f2      	b.n	8009780 <cos+0x68>
 800979a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800979e:	ed9d 0b00 	vldr	d0, [sp]
 80097a2:	2001      	movs	r0, #1
 80097a4:	f000 f980 	bl	8009aa8 <__kernel_sin>
 80097a8:	e7e1      	b.n	800976e <cos+0x56>
 80097aa:	bf00      	nop
 80097ac:	f3af 8000 	nop.w
	...
 80097b8:	3fe921fb 	.word	0x3fe921fb
 80097bc:	7fefffff 	.word	0x7fefffff

080097c0 <sin>:
 80097c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80097c2:	ec53 2b10 	vmov	r2, r3, d0
 80097c6:	4826      	ldr	r0, [pc, #152]	@ (8009860 <sin+0xa0>)
 80097c8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80097cc:	4281      	cmp	r1, r0
 80097ce:	d807      	bhi.n	80097e0 <sin+0x20>
 80097d0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8009858 <sin+0x98>
 80097d4:	2000      	movs	r0, #0
 80097d6:	b005      	add	sp, #20
 80097d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80097dc:	f000 b964 	b.w	8009aa8 <__kernel_sin>
 80097e0:	4820      	ldr	r0, [pc, #128]	@ (8009864 <sin+0xa4>)
 80097e2:	4281      	cmp	r1, r0
 80097e4:	d908      	bls.n	80097f8 <sin+0x38>
 80097e6:	4610      	mov	r0, r2
 80097e8:	4619      	mov	r1, r3
 80097ea:	f7f6 fd55 	bl	8000298 <__aeabi_dsub>
 80097ee:	ec41 0b10 	vmov	d0, r0, r1
 80097f2:	b005      	add	sp, #20
 80097f4:	f85d fb04 	ldr.w	pc, [sp], #4
 80097f8:	4668      	mov	r0, sp
 80097fa:	f000 fa11 	bl	8009c20 <__ieee754_rem_pio2>
 80097fe:	f000 0003 	and.w	r0, r0, #3
 8009802:	2801      	cmp	r0, #1
 8009804:	d00c      	beq.n	8009820 <sin+0x60>
 8009806:	2802      	cmp	r0, #2
 8009808:	d011      	beq.n	800982e <sin+0x6e>
 800980a:	b9e8      	cbnz	r0, 8009848 <sin+0x88>
 800980c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009810:	ed9d 0b00 	vldr	d0, [sp]
 8009814:	2001      	movs	r0, #1
 8009816:	f000 f947 	bl	8009aa8 <__kernel_sin>
 800981a:	ec51 0b10 	vmov	r0, r1, d0
 800981e:	e7e6      	b.n	80097ee <sin+0x2e>
 8009820:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009824:	ed9d 0b00 	vldr	d0, [sp]
 8009828:	f000 f876 	bl	8009918 <__kernel_cos>
 800982c:	e7f5      	b.n	800981a <sin+0x5a>
 800982e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009832:	ed9d 0b00 	vldr	d0, [sp]
 8009836:	2001      	movs	r0, #1
 8009838:	f000 f936 	bl	8009aa8 <__kernel_sin>
 800983c:	ec53 2b10 	vmov	r2, r3, d0
 8009840:	4610      	mov	r0, r2
 8009842:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8009846:	e7d2      	b.n	80097ee <sin+0x2e>
 8009848:	ed9d 1b02 	vldr	d1, [sp, #8]
 800984c:	ed9d 0b00 	vldr	d0, [sp]
 8009850:	f000 f862 	bl	8009918 <__kernel_cos>
 8009854:	e7f2      	b.n	800983c <sin+0x7c>
 8009856:	bf00      	nop
	...
 8009860:	3fe921fb 	.word	0x3fe921fb
 8009864:	7fefffff 	.word	0x7fefffff

08009868 <asinf>:
 8009868:	b508      	push	{r3, lr}
 800986a:	ed2d 8b02 	vpush	{d8}
 800986e:	eeb0 8a40 	vmov.f32	s16, s0
 8009872:	f000 fbd9 	bl	800a028 <__ieee754_asinf>
 8009876:	eeb4 8a48 	vcmp.f32	s16, s16
 800987a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800987e:	eef0 8a40 	vmov.f32	s17, s0
 8009882:	d615      	bvs.n	80098b0 <asinf+0x48>
 8009884:	eeb0 0a48 	vmov.f32	s0, s16
 8009888:	f000 f83a 	bl	8009900 <fabsf>
 800988c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8009890:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8009894:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009898:	dd0a      	ble.n	80098b0 <asinf+0x48>
 800989a:	f7fb ffb1 	bl	8005800 <__errno>
 800989e:	ecbd 8b02 	vpop	{d8}
 80098a2:	2321      	movs	r3, #33	@ 0x21
 80098a4:	6003      	str	r3, [r0, #0]
 80098a6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80098aa:	4804      	ldr	r0, [pc, #16]	@ (80098bc <asinf+0x54>)
 80098ac:	f7fb bfd6 	b.w	800585c <nanf>
 80098b0:	eeb0 0a68 	vmov.f32	s0, s17
 80098b4:	ecbd 8b02 	vpop	{d8}
 80098b8:	bd08      	pop	{r3, pc}
 80098ba:	bf00      	nop
 80098bc:	0800af72 	.word	0x0800af72

080098c0 <atan2f>:
 80098c0:	f000 bc96 	b.w	800a1f0 <__ieee754_atan2f>

080098c4 <sqrtf>:
 80098c4:	b508      	push	{r3, lr}
 80098c6:	ed2d 8b02 	vpush	{d8}
 80098ca:	eeb0 8a40 	vmov.f32	s16, s0
 80098ce:	f000 f81e 	bl	800990e <__ieee754_sqrtf>
 80098d2:	eeb4 8a48 	vcmp.f32	s16, s16
 80098d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098da:	d60c      	bvs.n	80098f6 <sqrtf+0x32>
 80098dc:	eddf 8a07 	vldr	s17, [pc, #28]	@ 80098fc <sqrtf+0x38>
 80098e0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80098e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098e8:	d505      	bpl.n	80098f6 <sqrtf+0x32>
 80098ea:	f7fb ff89 	bl	8005800 <__errno>
 80098ee:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80098f2:	2321      	movs	r3, #33	@ 0x21
 80098f4:	6003      	str	r3, [r0, #0]
 80098f6:	ecbd 8b02 	vpop	{d8}
 80098fa:	bd08      	pop	{r3, pc}
 80098fc:	00000000 	.word	0x00000000

08009900 <fabsf>:
 8009900:	ee10 3a10 	vmov	r3, s0
 8009904:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009908:	ee00 3a10 	vmov	s0, r3
 800990c:	4770      	bx	lr

0800990e <__ieee754_sqrtf>:
 800990e:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8009912:	4770      	bx	lr
 8009914:	0000      	movs	r0, r0
	...

08009918 <__kernel_cos>:
 8009918:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800991c:	ec57 6b10 	vmov	r6, r7, d0
 8009920:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8009924:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8009928:	ed8d 1b00 	vstr	d1, [sp]
 800992c:	d206      	bcs.n	800993c <__kernel_cos+0x24>
 800992e:	4630      	mov	r0, r6
 8009930:	4639      	mov	r1, r7
 8009932:	f7f7 f919 	bl	8000b68 <__aeabi_d2iz>
 8009936:	2800      	cmp	r0, #0
 8009938:	f000 8088 	beq.w	8009a4c <__kernel_cos+0x134>
 800993c:	4632      	mov	r2, r6
 800993e:	463b      	mov	r3, r7
 8009940:	4630      	mov	r0, r6
 8009942:	4639      	mov	r1, r7
 8009944:	f7f6 fe60 	bl	8000608 <__aeabi_dmul>
 8009948:	4b51      	ldr	r3, [pc, #324]	@ (8009a90 <__kernel_cos+0x178>)
 800994a:	2200      	movs	r2, #0
 800994c:	4604      	mov	r4, r0
 800994e:	460d      	mov	r5, r1
 8009950:	f7f6 fe5a 	bl	8000608 <__aeabi_dmul>
 8009954:	a340      	add	r3, pc, #256	@ (adr r3, 8009a58 <__kernel_cos+0x140>)
 8009956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800995a:	4682      	mov	sl, r0
 800995c:	468b      	mov	fp, r1
 800995e:	4620      	mov	r0, r4
 8009960:	4629      	mov	r1, r5
 8009962:	f7f6 fe51 	bl	8000608 <__aeabi_dmul>
 8009966:	a33e      	add	r3, pc, #248	@ (adr r3, 8009a60 <__kernel_cos+0x148>)
 8009968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800996c:	f7f6 fc96 	bl	800029c <__adddf3>
 8009970:	4622      	mov	r2, r4
 8009972:	462b      	mov	r3, r5
 8009974:	f7f6 fe48 	bl	8000608 <__aeabi_dmul>
 8009978:	a33b      	add	r3, pc, #236	@ (adr r3, 8009a68 <__kernel_cos+0x150>)
 800997a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800997e:	f7f6 fc8b 	bl	8000298 <__aeabi_dsub>
 8009982:	4622      	mov	r2, r4
 8009984:	462b      	mov	r3, r5
 8009986:	f7f6 fe3f 	bl	8000608 <__aeabi_dmul>
 800998a:	a339      	add	r3, pc, #228	@ (adr r3, 8009a70 <__kernel_cos+0x158>)
 800998c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009990:	f7f6 fc84 	bl	800029c <__adddf3>
 8009994:	4622      	mov	r2, r4
 8009996:	462b      	mov	r3, r5
 8009998:	f7f6 fe36 	bl	8000608 <__aeabi_dmul>
 800999c:	a336      	add	r3, pc, #216	@ (adr r3, 8009a78 <__kernel_cos+0x160>)
 800999e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099a2:	f7f6 fc79 	bl	8000298 <__aeabi_dsub>
 80099a6:	4622      	mov	r2, r4
 80099a8:	462b      	mov	r3, r5
 80099aa:	f7f6 fe2d 	bl	8000608 <__aeabi_dmul>
 80099ae:	a334      	add	r3, pc, #208	@ (adr r3, 8009a80 <__kernel_cos+0x168>)
 80099b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099b4:	f7f6 fc72 	bl	800029c <__adddf3>
 80099b8:	4622      	mov	r2, r4
 80099ba:	462b      	mov	r3, r5
 80099bc:	f7f6 fe24 	bl	8000608 <__aeabi_dmul>
 80099c0:	4622      	mov	r2, r4
 80099c2:	462b      	mov	r3, r5
 80099c4:	f7f6 fe20 	bl	8000608 <__aeabi_dmul>
 80099c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80099cc:	4604      	mov	r4, r0
 80099ce:	460d      	mov	r5, r1
 80099d0:	4630      	mov	r0, r6
 80099d2:	4639      	mov	r1, r7
 80099d4:	f7f6 fe18 	bl	8000608 <__aeabi_dmul>
 80099d8:	460b      	mov	r3, r1
 80099da:	4602      	mov	r2, r0
 80099dc:	4629      	mov	r1, r5
 80099de:	4620      	mov	r0, r4
 80099e0:	f7f6 fc5a 	bl	8000298 <__aeabi_dsub>
 80099e4:	4b2b      	ldr	r3, [pc, #172]	@ (8009a94 <__kernel_cos+0x17c>)
 80099e6:	4598      	cmp	r8, r3
 80099e8:	4606      	mov	r6, r0
 80099ea:	460f      	mov	r7, r1
 80099ec:	d810      	bhi.n	8009a10 <__kernel_cos+0xf8>
 80099ee:	4602      	mov	r2, r0
 80099f0:	460b      	mov	r3, r1
 80099f2:	4650      	mov	r0, sl
 80099f4:	4659      	mov	r1, fp
 80099f6:	f7f6 fc4f 	bl	8000298 <__aeabi_dsub>
 80099fa:	460b      	mov	r3, r1
 80099fc:	4926      	ldr	r1, [pc, #152]	@ (8009a98 <__kernel_cos+0x180>)
 80099fe:	4602      	mov	r2, r0
 8009a00:	2000      	movs	r0, #0
 8009a02:	f7f6 fc49 	bl	8000298 <__aeabi_dsub>
 8009a06:	ec41 0b10 	vmov	d0, r0, r1
 8009a0a:	b003      	add	sp, #12
 8009a0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a10:	4b22      	ldr	r3, [pc, #136]	@ (8009a9c <__kernel_cos+0x184>)
 8009a12:	4921      	ldr	r1, [pc, #132]	@ (8009a98 <__kernel_cos+0x180>)
 8009a14:	4598      	cmp	r8, r3
 8009a16:	bf8c      	ite	hi
 8009a18:	4d21      	ldrhi	r5, [pc, #132]	@ (8009aa0 <__kernel_cos+0x188>)
 8009a1a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8009a1e:	2400      	movs	r4, #0
 8009a20:	4622      	mov	r2, r4
 8009a22:	462b      	mov	r3, r5
 8009a24:	2000      	movs	r0, #0
 8009a26:	f7f6 fc37 	bl	8000298 <__aeabi_dsub>
 8009a2a:	4622      	mov	r2, r4
 8009a2c:	4680      	mov	r8, r0
 8009a2e:	4689      	mov	r9, r1
 8009a30:	462b      	mov	r3, r5
 8009a32:	4650      	mov	r0, sl
 8009a34:	4659      	mov	r1, fp
 8009a36:	f7f6 fc2f 	bl	8000298 <__aeabi_dsub>
 8009a3a:	4632      	mov	r2, r6
 8009a3c:	463b      	mov	r3, r7
 8009a3e:	f7f6 fc2b 	bl	8000298 <__aeabi_dsub>
 8009a42:	4602      	mov	r2, r0
 8009a44:	460b      	mov	r3, r1
 8009a46:	4640      	mov	r0, r8
 8009a48:	4649      	mov	r1, r9
 8009a4a:	e7da      	b.n	8009a02 <__kernel_cos+0xea>
 8009a4c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8009a88 <__kernel_cos+0x170>
 8009a50:	e7db      	b.n	8009a0a <__kernel_cos+0xf2>
 8009a52:	bf00      	nop
 8009a54:	f3af 8000 	nop.w
 8009a58:	be8838d4 	.word	0xbe8838d4
 8009a5c:	bda8fae9 	.word	0xbda8fae9
 8009a60:	bdb4b1c4 	.word	0xbdb4b1c4
 8009a64:	3e21ee9e 	.word	0x3e21ee9e
 8009a68:	809c52ad 	.word	0x809c52ad
 8009a6c:	3e927e4f 	.word	0x3e927e4f
 8009a70:	19cb1590 	.word	0x19cb1590
 8009a74:	3efa01a0 	.word	0x3efa01a0
 8009a78:	16c15177 	.word	0x16c15177
 8009a7c:	3f56c16c 	.word	0x3f56c16c
 8009a80:	5555554c 	.word	0x5555554c
 8009a84:	3fa55555 	.word	0x3fa55555
 8009a88:	00000000 	.word	0x00000000
 8009a8c:	3ff00000 	.word	0x3ff00000
 8009a90:	3fe00000 	.word	0x3fe00000
 8009a94:	3fd33332 	.word	0x3fd33332
 8009a98:	3ff00000 	.word	0x3ff00000
 8009a9c:	3fe90000 	.word	0x3fe90000
 8009aa0:	3fd20000 	.word	0x3fd20000
 8009aa4:	00000000 	.word	0x00000000

08009aa8 <__kernel_sin>:
 8009aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009aac:	ec55 4b10 	vmov	r4, r5, d0
 8009ab0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8009ab4:	b085      	sub	sp, #20
 8009ab6:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8009aba:	ed8d 1b02 	vstr	d1, [sp, #8]
 8009abe:	4680      	mov	r8, r0
 8009ac0:	d205      	bcs.n	8009ace <__kernel_sin+0x26>
 8009ac2:	4620      	mov	r0, r4
 8009ac4:	4629      	mov	r1, r5
 8009ac6:	f7f7 f84f 	bl	8000b68 <__aeabi_d2iz>
 8009aca:	2800      	cmp	r0, #0
 8009acc:	d052      	beq.n	8009b74 <__kernel_sin+0xcc>
 8009ace:	4622      	mov	r2, r4
 8009ad0:	462b      	mov	r3, r5
 8009ad2:	4620      	mov	r0, r4
 8009ad4:	4629      	mov	r1, r5
 8009ad6:	f7f6 fd97 	bl	8000608 <__aeabi_dmul>
 8009ada:	4682      	mov	sl, r0
 8009adc:	468b      	mov	fp, r1
 8009ade:	4602      	mov	r2, r0
 8009ae0:	460b      	mov	r3, r1
 8009ae2:	4620      	mov	r0, r4
 8009ae4:	4629      	mov	r1, r5
 8009ae6:	f7f6 fd8f 	bl	8000608 <__aeabi_dmul>
 8009aea:	a342      	add	r3, pc, #264	@ (adr r3, 8009bf4 <__kernel_sin+0x14c>)
 8009aec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009af0:	e9cd 0100 	strd	r0, r1, [sp]
 8009af4:	4650      	mov	r0, sl
 8009af6:	4659      	mov	r1, fp
 8009af8:	f7f6 fd86 	bl	8000608 <__aeabi_dmul>
 8009afc:	a33f      	add	r3, pc, #252	@ (adr r3, 8009bfc <__kernel_sin+0x154>)
 8009afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b02:	f7f6 fbc9 	bl	8000298 <__aeabi_dsub>
 8009b06:	4652      	mov	r2, sl
 8009b08:	465b      	mov	r3, fp
 8009b0a:	f7f6 fd7d 	bl	8000608 <__aeabi_dmul>
 8009b0e:	a33d      	add	r3, pc, #244	@ (adr r3, 8009c04 <__kernel_sin+0x15c>)
 8009b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b14:	f7f6 fbc2 	bl	800029c <__adddf3>
 8009b18:	4652      	mov	r2, sl
 8009b1a:	465b      	mov	r3, fp
 8009b1c:	f7f6 fd74 	bl	8000608 <__aeabi_dmul>
 8009b20:	a33a      	add	r3, pc, #232	@ (adr r3, 8009c0c <__kernel_sin+0x164>)
 8009b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b26:	f7f6 fbb7 	bl	8000298 <__aeabi_dsub>
 8009b2a:	4652      	mov	r2, sl
 8009b2c:	465b      	mov	r3, fp
 8009b2e:	f7f6 fd6b 	bl	8000608 <__aeabi_dmul>
 8009b32:	a338      	add	r3, pc, #224	@ (adr r3, 8009c14 <__kernel_sin+0x16c>)
 8009b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b38:	f7f6 fbb0 	bl	800029c <__adddf3>
 8009b3c:	4606      	mov	r6, r0
 8009b3e:	460f      	mov	r7, r1
 8009b40:	f1b8 0f00 	cmp.w	r8, #0
 8009b44:	d11b      	bne.n	8009b7e <__kernel_sin+0xd6>
 8009b46:	4602      	mov	r2, r0
 8009b48:	460b      	mov	r3, r1
 8009b4a:	4650      	mov	r0, sl
 8009b4c:	4659      	mov	r1, fp
 8009b4e:	f7f6 fd5b 	bl	8000608 <__aeabi_dmul>
 8009b52:	a325      	add	r3, pc, #148	@ (adr r3, 8009be8 <__kernel_sin+0x140>)
 8009b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b58:	f7f6 fb9e 	bl	8000298 <__aeabi_dsub>
 8009b5c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009b60:	f7f6 fd52 	bl	8000608 <__aeabi_dmul>
 8009b64:	4602      	mov	r2, r0
 8009b66:	460b      	mov	r3, r1
 8009b68:	4620      	mov	r0, r4
 8009b6a:	4629      	mov	r1, r5
 8009b6c:	f7f6 fb96 	bl	800029c <__adddf3>
 8009b70:	4604      	mov	r4, r0
 8009b72:	460d      	mov	r5, r1
 8009b74:	ec45 4b10 	vmov	d0, r4, r5
 8009b78:	b005      	add	sp, #20
 8009b7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b82:	4b1b      	ldr	r3, [pc, #108]	@ (8009bf0 <__kernel_sin+0x148>)
 8009b84:	2200      	movs	r2, #0
 8009b86:	f7f6 fd3f 	bl	8000608 <__aeabi_dmul>
 8009b8a:	4632      	mov	r2, r6
 8009b8c:	4680      	mov	r8, r0
 8009b8e:	4689      	mov	r9, r1
 8009b90:	463b      	mov	r3, r7
 8009b92:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009b96:	f7f6 fd37 	bl	8000608 <__aeabi_dmul>
 8009b9a:	4602      	mov	r2, r0
 8009b9c:	460b      	mov	r3, r1
 8009b9e:	4640      	mov	r0, r8
 8009ba0:	4649      	mov	r1, r9
 8009ba2:	f7f6 fb79 	bl	8000298 <__aeabi_dsub>
 8009ba6:	4652      	mov	r2, sl
 8009ba8:	465b      	mov	r3, fp
 8009baa:	f7f6 fd2d 	bl	8000608 <__aeabi_dmul>
 8009bae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009bb2:	f7f6 fb71 	bl	8000298 <__aeabi_dsub>
 8009bb6:	a30c      	add	r3, pc, #48	@ (adr r3, 8009be8 <__kernel_sin+0x140>)
 8009bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bbc:	4606      	mov	r6, r0
 8009bbe:	460f      	mov	r7, r1
 8009bc0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009bc4:	f7f6 fd20 	bl	8000608 <__aeabi_dmul>
 8009bc8:	4602      	mov	r2, r0
 8009bca:	460b      	mov	r3, r1
 8009bcc:	4630      	mov	r0, r6
 8009bce:	4639      	mov	r1, r7
 8009bd0:	f7f6 fb64 	bl	800029c <__adddf3>
 8009bd4:	4602      	mov	r2, r0
 8009bd6:	460b      	mov	r3, r1
 8009bd8:	4620      	mov	r0, r4
 8009bda:	4629      	mov	r1, r5
 8009bdc:	f7f6 fb5c 	bl	8000298 <__aeabi_dsub>
 8009be0:	e7c6      	b.n	8009b70 <__kernel_sin+0xc8>
 8009be2:	bf00      	nop
 8009be4:	f3af 8000 	nop.w
 8009be8:	55555549 	.word	0x55555549
 8009bec:	3fc55555 	.word	0x3fc55555
 8009bf0:	3fe00000 	.word	0x3fe00000
 8009bf4:	5acfd57c 	.word	0x5acfd57c
 8009bf8:	3de5d93a 	.word	0x3de5d93a
 8009bfc:	8a2b9ceb 	.word	0x8a2b9ceb
 8009c00:	3e5ae5e6 	.word	0x3e5ae5e6
 8009c04:	57b1fe7d 	.word	0x57b1fe7d
 8009c08:	3ec71de3 	.word	0x3ec71de3
 8009c0c:	19c161d5 	.word	0x19c161d5
 8009c10:	3f2a01a0 	.word	0x3f2a01a0
 8009c14:	1110f8a6 	.word	0x1110f8a6
 8009c18:	3f811111 	.word	0x3f811111
 8009c1c:	00000000 	.word	0x00000000

08009c20 <__ieee754_rem_pio2>:
 8009c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c24:	ec57 6b10 	vmov	r6, r7, d0
 8009c28:	4bc5      	ldr	r3, [pc, #788]	@ (8009f40 <__ieee754_rem_pio2+0x320>)
 8009c2a:	b08d      	sub	sp, #52	@ 0x34
 8009c2c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8009c30:	4598      	cmp	r8, r3
 8009c32:	4604      	mov	r4, r0
 8009c34:	9704      	str	r7, [sp, #16]
 8009c36:	d807      	bhi.n	8009c48 <__ieee754_rem_pio2+0x28>
 8009c38:	2200      	movs	r2, #0
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	ed80 0b00 	vstr	d0, [r0]
 8009c40:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8009c44:	2500      	movs	r5, #0
 8009c46:	e028      	b.n	8009c9a <__ieee754_rem_pio2+0x7a>
 8009c48:	4bbe      	ldr	r3, [pc, #760]	@ (8009f44 <__ieee754_rem_pio2+0x324>)
 8009c4a:	4598      	cmp	r8, r3
 8009c4c:	d878      	bhi.n	8009d40 <__ieee754_rem_pio2+0x120>
 8009c4e:	9b04      	ldr	r3, [sp, #16]
 8009c50:	4dbd      	ldr	r5, [pc, #756]	@ (8009f48 <__ieee754_rem_pio2+0x328>)
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	4630      	mov	r0, r6
 8009c56:	a3ac      	add	r3, pc, #688	@ (adr r3, 8009f08 <__ieee754_rem_pio2+0x2e8>)
 8009c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c5c:	4639      	mov	r1, r7
 8009c5e:	dd38      	ble.n	8009cd2 <__ieee754_rem_pio2+0xb2>
 8009c60:	f7f6 fb1a 	bl	8000298 <__aeabi_dsub>
 8009c64:	45a8      	cmp	r8, r5
 8009c66:	4606      	mov	r6, r0
 8009c68:	460f      	mov	r7, r1
 8009c6a:	d01a      	beq.n	8009ca2 <__ieee754_rem_pio2+0x82>
 8009c6c:	a3a8      	add	r3, pc, #672	@ (adr r3, 8009f10 <__ieee754_rem_pio2+0x2f0>)
 8009c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c72:	f7f6 fb11 	bl	8000298 <__aeabi_dsub>
 8009c76:	4602      	mov	r2, r0
 8009c78:	460b      	mov	r3, r1
 8009c7a:	4680      	mov	r8, r0
 8009c7c:	4689      	mov	r9, r1
 8009c7e:	4630      	mov	r0, r6
 8009c80:	4639      	mov	r1, r7
 8009c82:	f7f6 fb09 	bl	8000298 <__aeabi_dsub>
 8009c86:	a3a2      	add	r3, pc, #648	@ (adr r3, 8009f10 <__ieee754_rem_pio2+0x2f0>)
 8009c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c8c:	f7f6 fb04 	bl	8000298 <__aeabi_dsub>
 8009c90:	e9c4 8900 	strd	r8, r9, [r4]
 8009c94:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009c98:	2501      	movs	r5, #1
 8009c9a:	4628      	mov	r0, r5
 8009c9c:	b00d      	add	sp, #52	@ 0x34
 8009c9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ca2:	a39d      	add	r3, pc, #628	@ (adr r3, 8009f18 <__ieee754_rem_pio2+0x2f8>)
 8009ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ca8:	f7f6 faf6 	bl	8000298 <__aeabi_dsub>
 8009cac:	a39c      	add	r3, pc, #624	@ (adr r3, 8009f20 <__ieee754_rem_pio2+0x300>)
 8009cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cb2:	4606      	mov	r6, r0
 8009cb4:	460f      	mov	r7, r1
 8009cb6:	f7f6 faef 	bl	8000298 <__aeabi_dsub>
 8009cba:	4602      	mov	r2, r0
 8009cbc:	460b      	mov	r3, r1
 8009cbe:	4680      	mov	r8, r0
 8009cc0:	4689      	mov	r9, r1
 8009cc2:	4630      	mov	r0, r6
 8009cc4:	4639      	mov	r1, r7
 8009cc6:	f7f6 fae7 	bl	8000298 <__aeabi_dsub>
 8009cca:	a395      	add	r3, pc, #596	@ (adr r3, 8009f20 <__ieee754_rem_pio2+0x300>)
 8009ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cd0:	e7dc      	b.n	8009c8c <__ieee754_rem_pio2+0x6c>
 8009cd2:	f7f6 fae3 	bl	800029c <__adddf3>
 8009cd6:	45a8      	cmp	r8, r5
 8009cd8:	4606      	mov	r6, r0
 8009cda:	460f      	mov	r7, r1
 8009cdc:	d018      	beq.n	8009d10 <__ieee754_rem_pio2+0xf0>
 8009cde:	a38c      	add	r3, pc, #560	@ (adr r3, 8009f10 <__ieee754_rem_pio2+0x2f0>)
 8009ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ce4:	f7f6 fada 	bl	800029c <__adddf3>
 8009ce8:	4602      	mov	r2, r0
 8009cea:	460b      	mov	r3, r1
 8009cec:	4680      	mov	r8, r0
 8009cee:	4689      	mov	r9, r1
 8009cf0:	4630      	mov	r0, r6
 8009cf2:	4639      	mov	r1, r7
 8009cf4:	f7f6 fad0 	bl	8000298 <__aeabi_dsub>
 8009cf8:	a385      	add	r3, pc, #532	@ (adr r3, 8009f10 <__ieee754_rem_pio2+0x2f0>)
 8009cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cfe:	f7f6 facd 	bl	800029c <__adddf3>
 8009d02:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8009d06:	e9c4 8900 	strd	r8, r9, [r4]
 8009d0a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009d0e:	e7c4      	b.n	8009c9a <__ieee754_rem_pio2+0x7a>
 8009d10:	a381      	add	r3, pc, #516	@ (adr r3, 8009f18 <__ieee754_rem_pio2+0x2f8>)
 8009d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d16:	f7f6 fac1 	bl	800029c <__adddf3>
 8009d1a:	a381      	add	r3, pc, #516	@ (adr r3, 8009f20 <__ieee754_rem_pio2+0x300>)
 8009d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d20:	4606      	mov	r6, r0
 8009d22:	460f      	mov	r7, r1
 8009d24:	f7f6 faba 	bl	800029c <__adddf3>
 8009d28:	4602      	mov	r2, r0
 8009d2a:	460b      	mov	r3, r1
 8009d2c:	4680      	mov	r8, r0
 8009d2e:	4689      	mov	r9, r1
 8009d30:	4630      	mov	r0, r6
 8009d32:	4639      	mov	r1, r7
 8009d34:	f7f6 fab0 	bl	8000298 <__aeabi_dsub>
 8009d38:	a379      	add	r3, pc, #484	@ (adr r3, 8009f20 <__ieee754_rem_pio2+0x300>)
 8009d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d3e:	e7de      	b.n	8009cfe <__ieee754_rem_pio2+0xde>
 8009d40:	4b82      	ldr	r3, [pc, #520]	@ (8009f4c <__ieee754_rem_pio2+0x32c>)
 8009d42:	4598      	cmp	r8, r3
 8009d44:	f200 80d1 	bhi.w	8009eea <__ieee754_rem_pio2+0x2ca>
 8009d48:	f000 f966 	bl	800a018 <fabs>
 8009d4c:	ec57 6b10 	vmov	r6, r7, d0
 8009d50:	a375      	add	r3, pc, #468	@ (adr r3, 8009f28 <__ieee754_rem_pio2+0x308>)
 8009d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d56:	4630      	mov	r0, r6
 8009d58:	4639      	mov	r1, r7
 8009d5a:	f7f6 fc55 	bl	8000608 <__aeabi_dmul>
 8009d5e:	4b7c      	ldr	r3, [pc, #496]	@ (8009f50 <__ieee754_rem_pio2+0x330>)
 8009d60:	2200      	movs	r2, #0
 8009d62:	f7f6 fa9b 	bl	800029c <__adddf3>
 8009d66:	f7f6 feff 	bl	8000b68 <__aeabi_d2iz>
 8009d6a:	4605      	mov	r5, r0
 8009d6c:	f7f6 fbe2 	bl	8000534 <__aeabi_i2d>
 8009d70:	4602      	mov	r2, r0
 8009d72:	460b      	mov	r3, r1
 8009d74:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009d78:	a363      	add	r3, pc, #396	@ (adr r3, 8009f08 <__ieee754_rem_pio2+0x2e8>)
 8009d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d7e:	f7f6 fc43 	bl	8000608 <__aeabi_dmul>
 8009d82:	4602      	mov	r2, r0
 8009d84:	460b      	mov	r3, r1
 8009d86:	4630      	mov	r0, r6
 8009d88:	4639      	mov	r1, r7
 8009d8a:	f7f6 fa85 	bl	8000298 <__aeabi_dsub>
 8009d8e:	a360      	add	r3, pc, #384	@ (adr r3, 8009f10 <__ieee754_rem_pio2+0x2f0>)
 8009d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d94:	4682      	mov	sl, r0
 8009d96:	468b      	mov	fp, r1
 8009d98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d9c:	f7f6 fc34 	bl	8000608 <__aeabi_dmul>
 8009da0:	2d1f      	cmp	r5, #31
 8009da2:	4606      	mov	r6, r0
 8009da4:	460f      	mov	r7, r1
 8009da6:	dc0c      	bgt.n	8009dc2 <__ieee754_rem_pio2+0x1a2>
 8009da8:	4b6a      	ldr	r3, [pc, #424]	@ (8009f54 <__ieee754_rem_pio2+0x334>)
 8009daa:	1e6a      	subs	r2, r5, #1
 8009dac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009db0:	4543      	cmp	r3, r8
 8009db2:	d006      	beq.n	8009dc2 <__ieee754_rem_pio2+0x1a2>
 8009db4:	4632      	mov	r2, r6
 8009db6:	463b      	mov	r3, r7
 8009db8:	4650      	mov	r0, sl
 8009dba:	4659      	mov	r1, fp
 8009dbc:	f7f6 fa6c 	bl	8000298 <__aeabi_dsub>
 8009dc0:	e00e      	b.n	8009de0 <__ieee754_rem_pio2+0x1c0>
 8009dc2:	463b      	mov	r3, r7
 8009dc4:	4632      	mov	r2, r6
 8009dc6:	4650      	mov	r0, sl
 8009dc8:	4659      	mov	r1, fp
 8009dca:	f7f6 fa65 	bl	8000298 <__aeabi_dsub>
 8009dce:	ea4f 5328 	mov.w	r3, r8, asr #20
 8009dd2:	9305      	str	r3, [sp, #20]
 8009dd4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009dd8:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8009ddc:	2b10      	cmp	r3, #16
 8009dde:	dc02      	bgt.n	8009de6 <__ieee754_rem_pio2+0x1c6>
 8009de0:	e9c4 0100 	strd	r0, r1, [r4]
 8009de4:	e039      	b.n	8009e5a <__ieee754_rem_pio2+0x23a>
 8009de6:	a34c      	add	r3, pc, #304	@ (adr r3, 8009f18 <__ieee754_rem_pio2+0x2f8>)
 8009de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009df0:	f7f6 fc0a 	bl	8000608 <__aeabi_dmul>
 8009df4:	4606      	mov	r6, r0
 8009df6:	460f      	mov	r7, r1
 8009df8:	4602      	mov	r2, r0
 8009dfa:	460b      	mov	r3, r1
 8009dfc:	4650      	mov	r0, sl
 8009dfe:	4659      	mov	r1, fp
 8009e00:	f7f6 fa4a 	bl	8000298 <__aeabi_dsub>
 8009e04:	4602      	mov	r2, r0
 8009e06:	460b      	mov	r3, r1
 8009e08:	4680      	mov	r8, r0
 8009e0a:	4689      	mov	r9, r1
 8009e0c:	4650      	mov	r0, sl
 8009e0e:	4659      	mov	r1, fp
 8009e10:	f7f6 fa42 	bl	8000298 <__aeabi_dsub>
 8009e14:	4632      	mov	r2, r6
 8009e16:	463b      	mov	r3, r7
 8009e18:	f7f6 fa3e 	bl	8000298 <__aeabi_dsub>
 8009e1c:	a340      	add	r3, pc, #256	@ (adr r3, 8009f20 <__ieee754_rem_pio2+0x300>)
 8009e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e22:	4606      	mov	r6, r0
 8009e24:	460f      	mov	r7, r1
 8009e26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009e2a:	f7f6 fbed 	bl	8000608 <__aeabi_dmul>
 8009e2e:	4632      	mov	r2, r6
 8009e30:	463b      	mov	r3, r7
 8009e32:	f7f6 fa31 	bl	8000298 <__aeabi_dsub>
 8009e36:	4602      	mov	r2, r0
 8009e38:	460b      	mov	r3, r1
 8009e3a:	4606      	mov	r6, r0
 8009e3c:	460f      	mov	r7, r1
 8009e3e:	4640      	mov	r0, r8
 8009e40:	4649      	mov	r1, r9
 8009e42:	f7f6 fa29 	bl	8000298 <__aeabi_dsub>
 8009e46:	9a05      	ldr	r2, [sp, #20]
 8009e48:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009e4c:	1ad3      	subs	r3, r2, r3
 8009e4e:	2b31      	cmp	r3, #49	@ 0x31
 8009e50:	dc20      	bgt.n	8009e94 <__ieee754_rem_pio2+0x274>
 8009e52:	e9c4 0100 	strd	r0, r1, [r4]
 8009e56:	46c2      	mov	sl, r8
 8009e58:	46cb      	mov	fp, r9
 8009e5a:	e9d4 8900 	ldrd	r8, r9, [r4]
 8009e5e:	4650      	mov	r0, sl
 8009e60:	4642      	mov	r2, r8
 8009e62:	464b      	mov	r3, r9
 8009e64:	4659      	mov	r1, fp
 8009e66:	f7f6 fa17 	bl	8000298 <__aeabi_dsub>
 8009e6a:	463b      	mov	r3, r7
 8009e6c:	4632      	mov	r2, r6
 8009e6e:	f7f6 fa13 	bl	8000298 <__aeabi_dsub>
 8009e72:	9b04      	ldr	r3, [sp, #16]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009e7a:	f6bf af0e 	bge.w	8009c9a <__ieee754_rem_pio2+0x7a>
 8009e7e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8009e82:	6063      	str	r3, [r4, #4]
 8009e84:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009e88:	f8c4 8000 	str.w	r8, [r4]
 8009e8c:	60a0      	str	r0, [r4, #8]
 8009e8e:	60e3      	str	r3, [r4, #12]
 8009e90:	426d      	negs	r5, r5
 8009e92:	e702      	b.n	8009c9a <__ieee754_rem_pio2+0x7a>
 8009e94:	a326      	add	r3, pc, #152	@ (adr r3, 8009f30 <__ieee754_rem_pio2+0x310>)
 8009e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e9a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009e9e:	f7f6 fbb3 	bl	8000608 <__aeabi_dmul>
 8009ea2:	4606      	mov	r6, r0
 8009ea4:	460f      	mov	r7, r1
 8009ea6:	4602      	mov	r2, r0
 8009ea8:	460b      	mov	r3, r1
 8009eaa:	4640      	mov	r0, r8
 8009eac:	4649      	mov	r1, r9
 8009eae:	f7f6 f9f3 	bl	8000298 <__aeabi_dsub>
 8009eb2:	4602      	mov	r2, r0
 8009eb4:	460b      	mov	r3, r1
 8009eb6:	4682      	mov	sl, r0
 8009eb8:	468b      	mov	fp, r1
 8009eba:	4640      	mov	r0, r8
 8009ebc:	4649      	mov	r1, r9
 8009ebe:	f7f6 f9eb 	bl	8000298 <__aeabi_dsub>
 8009ec2:	4632      	mov	r2, r6
 8009ec4:	463b      	mov	r3, r7
 8009ec6:	f7f6 f9e7 	bl	8000298 <__aeabi_dsub>
 8009eca:	a31b      	add	r3, pc, #108	@ (adr r3, 8009f38 <__ieee754_rem_pio2+0x318>)
 8009ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ed0:	4606      	mov	r6, r0
 8009ed2:	460f      	mov	r7, r1
 8009ed4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ed8:	f7f6 fb96 	bl	8000608 <__aeabi_dmul>
 8009edc:	4632      	mov	r2, r6
 8009ede:	463b      	mov	r3, r7
 8009ee0:	f7f6 f9da 	bl	8000298 <__aeabi_dsub>
 8009ee4:	4606      	mov	r6, r0
 8009ee6:	460f      	mov	r7, r1
 8009ee8:	e764      	b.n	8009db4 <__ieee754_rem_pio2+0x194>
 8009eea:	4b1b      	ldr	r3, [pc, #108]	@ (8009f58 <__ieee754_rem_pio2+0x338>)
 8009eec:	4598      	cmp	r8, r3
 8009eee:	d935      	bls.n	8009f5c <__ieee754_rem_pio2+0x33c>
 8009ef0:	4632      	mov	r2, r6
 8009ef2:	463b      	mov	r3, r7
 8009ef4:	4630      	mov	r0, r6
 8009ef6:	4639      	mov	r1, r7
 8009ef8:	f7f6 f9ce 	bl	8000298 <__aeabi_dsub>
 8009efc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009f00:	e9c4 0100 	strd	r0, r1, [r4]
 8009f04:	e69e      	b.n	8009c44 <__ieee754_rem_pio2+0x24>
 8009f06:	bf00      	nop
 8009f08:	54400000 	.word	0x54400000
 8009f0c:	3ff921fb 	.word	0x3ff921fb
 8009f10:	1a626331 	.word	0x1a626331
 8009f14:	3dd0b461 	.word	0x3dd0b461
 8009f18:	1a600000 	.word	0x1a600000
 8009f1c:	3dd0b461 	.word	0x3dd0b461
 8009f20:	2e037073 	.word	0x2e037073
 8009f24:	3ba3198a 	.word	0x3ba3198a
 8009f28:	6dc9c883 	.word	0x6dc9c883
 8009f2c:	3fe45f30 	.word	0x3fe45f30
 8009f30:	2e000000 	.word	0x2e000000
 8009f34:	3ba3198a 	.word	0x3ba3198a
 8009f38:	252049c1 	.word	0x252049c1
 8009f3c:	397b839a 	.word	0x397b839a
 8009f40:	3fe921fb 	.word	0x3fe921fb
 8009f44:	4002d97b 	.word	0x4002d97b
 8009f48:	3ff921fb 	.word	0x3ff921fb
 8009f4c:	413921fb 	.word	0x413921fb
 8009f50:	3fe00000 	.word	0x3fe00000
 8009f54:	0800b224 	.word	0x0800b224
 8009f58:	7fefffff 	.word	0x7fefffff
 8009f5c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8009f60:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8009f64:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8009f68:	4630      	mov	r0, r6
 8009f6a:	460f      	mov	r7, r1
 8009f6c:	f7f6 fdfc 	bl	8000b68 <__aeabi_d2iz>
 8009f70:	f7f6 fae0 	bl	8000534 <__aeabi_i2d>
 8009f74:	4602      	mov	r2, r0
 8009f76:	460b      	mov	r3, r1
 8009f78:	4630      	mov	r0, r6
 8009f7a:	4639      	mov	r1, r7
 8009f7c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009f80:	f7f6 f98a 	bl	8000298 <__aeabi_dsub>
 8009f84:	4b22      	ldr	r3, [pc, #136]	@ (800a010 <__ieee754_rem_pio2+0x3f0>)
 8009f86:	2200      	movs	r2, #0
 8009f88:	f7f6 fb3e 	bl	8000608 <__aeabi_dmul>
 8009f8c:	460f      	mov	r7, r1
 8009f8e:	4606      	mov	r6, r0
 8009f90:	f7f6 fdea 	bl	8000b68 <__aeabi_d2iz>
 8009f94:	f7f6 face 	bl	8000534 <__aeabi_i2d>
 8009f98:	4602      	mov	r2, r0
 8009f9a:	460b      	mov	r3, r1
 8009f9c:	4630      	mov	r0, r6
 8009f9e:	4639      	mov	r1, r7
 8009fa0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009fa4:	f7f6 f978 	bl	8000298 <__aeabi_dsub>
 8009fa8:	4b19      	ldr	r3, [pc, #100]	@ (800a010 <__ieee754_rem_pio2+0x3f0>)
 8009faa:	2200      	movs	r2, #0
 8009fac:	f7f6 fb2c 	bl	8000608 <__aeabi_dmul>
 8009fb0:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8009fb4:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8009fb8:	f04f 0803 	mov.w	r8, #3
 8009fbc:	2600      	movs	r6, #0
 8009fbe:	2700      	movs	r7, #0
 8009fc0:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8009fc4:	4632      	mov	r2, r6
 8009fc6:	463b      	mov	r3, r7
 8009fc8:	46c2      	mov	sl, r8
 8009fca:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8009fce:	f7f6 fd83 	bl	8000ad8 <__aeabi_dcmpeq>
 8009fd2:	2800      	cmp	r0, #0
 8009fd4:	d1f4      	bne.n	8009fc0 <__ieee754_rem_pio2+0x3a0>
 8009fd6:	4b0f      	ldr	r3, [pc, #60]	@ (800a014 <__ieee754_rem_pio2+0x3f4>)
 8009fd8:	9301      	str	r3, [sp, #4]
 8009fda:	2302      	movs	r3, #2
 8009fdc:	9300      	str	r3, [sp, #0]
 8009fde:	462a      	mov	r2, r5
 8009fe0:	4653      	mov	r3, sl
 8009fe2:	4621      	mov	r1, r4
 8009fe4:	a806      	add	r0, sp, #24
 8009fe6:	f000 fa77 	bl	800a4d8 <__kernel_rem_pio2>
 8009fea:	9b04      	ldr	r3, [sp, #16]
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	4605      	mov	r5, r0
 8009ff0:	f6bf ae53 	bge.w	8009c9a <__ieee754_rem_pio2+0x7a>
 8009ff4:	e9d4 2100 	ldrd	r2, r1, [r4]
 8009ff8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009ffc:	e9c4 2300 	strd	r2, r3, [r4]
 800a000:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800a004:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a008:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800a00c:	e740      	b.n	8009e90 <__ieee754_rem_pio2+0x270>
 800a00e:	bf00      	nop
 800a010:	41700000 	.word	0x41700000
 800a014:	0800b2a4 	.word	0x0800b2a4

0800a018 <fabs>:
 800a018:	ec51 0b10 	vmov	r0, r1, d0
 800a01c:	4602      	mov	r2, r0
 800a01e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a022:	ec43 2b10 	vmov	d0, r2, r3
 800a026:	4770      	bx	lr

0800a028 <__ieee754_asinf>:
 800a028:	b538      	push	{r3, r4, r5, lr}
 800a02a:	ee10 5a10 	vmov	r5, s0
 800a02e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800a032:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 800a036:	ed2d 8b04 	vpush	{d8-d9}
 800a03a:	d10c      	bne.n	800a056 <__ieee754_asinf+0x2e>
 800a03c:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800a1b0 <__ieee754_asinf+0x188>
 800a040:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 800a1b4 <__ieee754_asinf+0x18c>
 800a044:	ee60 7a27 	vmul.f32	s15, s0, s15
 800a048:	eee0 7a07 	vfma.f32	s15, s0, s14
 800a04c:	eeb0 0a67 	vmov.f32	s0, s15
 800a050:	ecbd 8b04 	vpop	{d8-d9}
 800a054:	bd38      	pop	{r3, r4, r5, pc}
 800a056:	d904      	bls.n	800a062 <__ieee754_asinf+0x3a>
 800a058:	ee70 7a40 	vsub.f32	s15, s0, s0
 800a05c:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800a060:	e7f6      	b.n	800a050 <__ieee754_asinf+0x28>
 800a062:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800a066:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800a06a:	d20b      	bcs.n	800a084 <__ieee754_asinf+0x5c>
 800a06c:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 800a070:	d252      	bcs.n	800a118 <__ieee754_asinf+0xf0>
 800a072:	eddf 7a51 	vldr	s15, [pc, #324]	@ 800a1b8 <__ieee754_asinf+0x190>
 800a076:	ee70 7a27 	vadd.f32	s15, s0, s15
 800a07a:	eef4 7ae8 	vcmpe.f32	s15, s17
 800a07e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a082:	dce5      	bgt.n	800a050 <__ieee754_asinf+0x28>
 800a084:	f7ff fc3c 	bl	8009900 <fabsf>
 800a088:	ee38 8ac0 	vsub.f32	s16, s17, s0
 800a08c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800a090:	ee28 8a27 	vmul.f32	s16, s16, s15
 800a094:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800a1bc <__ieee754_asinf+0x194>
 800a098:	eddf 7a49 	vldr	s15, [pc, #292]	@ 800a1c0 <__ieee754_asinf+0x198>
 800a09c:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 800a1c4 <__ieee754_asinf+0x19c>
 800a0a0:	eea8 7a27 	vfma.f32	s14, s16, s15
 800a0a4:	eddf 7a48 	vldr	s15, [pc, #288]	@ 800a1c8 <__ieee754_asinf+0x1a0>
 800a0a8:	eee7 7a08 	vfma.f32	s15, s14, s16
 800a0ac:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 800a1cc <__ieee754_asinf+0x1a4>
 800a0b0:	eea7 7a88 	vfma.f32	s14, s15, s16
 800a0b4:	eddf 7a46 	vldr	s15, [pc, #280]	@ 800a1d0 <__ieee754_asinf+0x1a8>
 800a0b8:	eee7 7a08 	vfma.f32	s15, s14, s16
 800a0bc:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800a1d4 <__ieee754_asinf+0x1ac>
 800a0c0:	eea7 9a88 	vfma.f32	s18, s15, s16
 800a0c4:	eddf 7a44 	vldr	s15, [pc, #272]	@ 800a1d8 <__ieee754_asinf+0x1b0>
 800a0c8:	eee8 7a07 	vfma.f32	s15, s16, s14
 800a0cc:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 800a1dc <__ieee754_asinf+0x1b4>
 800a0d0:	eea7 7a88 	vfma.f32	s14, s15, s16
 800a0d4:	eddf 7a42 	vldr	s15, [pc, #264]	@ 800a1e0 <__ieee754_asinf+0x1b8>
 800a0d8:	eee7 7a08 	vfma.f32	s15, s14, s16
 800a0dc:	eeb0 0a48 	vmov.f32	s0, s16
 800a0e0:	eee7 8a88 	vfma.f32	s17, s15, s16
 800a0e4:	f7ff fc13 	bl	800990e <__ieee754_sqrtf>
 800a0e8:	4b3e      	ldr	r3, [pc, #248]	@ (800a1e4 <__ieee754_asinf+0x1bc>)
 800a0ea:	ee29 9a08 	vmul.f32	s18, s18, s16
 800a0ee:	429c      	cmp	r4, r3
 800a0f0:	ee89 6a28 	vdiv.f32	s12, s18, s17
 800a0f4:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800a0f8:	d93d      	bls.n	800a176 <__ieee754_asinf+0x14e>
 800a0fa:	eea0 0a06 	vfma.f32	s0, s0, s12
 800a0fe:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 800a1e8 <__ieee754_asinf+0x1c0>
 800a102:	eee0 7a26 	vfma.f32	s15, s0, s13
 800a106:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 800a1b4 <__ieee754_asinf+0x18c>
 800a10a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a10e:	2d00      	cmp	r5, #0
 800a110:	bfd8      	it	le
 800a112:	eeb1 0a40 	vnegle.f32	s0, s0
 800a116:	e79b      	b.n	800a050 <__ieee754_asinf+0x28>
 800a118:	ee60 7a00 	vmul.f32	s15, s0, s0
 800a11c:	eddf 6a28 	vldr	s13, [pc, #160]	@ 800a1c0 <__ieee754_asinf+0x198>
 800a120:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 800a1bc <__ieee754_asinf+0x194>
 800a124:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 800a1d4 <__ieee754_asinf+0x1ac>
 800a128:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800a12c:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800a1c8 <__ieee754_asinf+0x1a0>
 800a130:	eee7 6a27 	vfma.f32	s13, s14, s15
 800a134:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 800a1cc <__ieee754_asinf+0x1a4>
 800a138:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a13c:	eddf 6a24 	vldr	s13, [pc, #144]	@ 800a1d0 <__ieee754_asinf+0x1a8>
 800a140:	eee7 6a27 	vfma.f32	s13, s14, s15
 800a144:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 800a1c4 <__ieee754_asinf+0x19c>
 800a148:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a14c:	eddf 6a22 	vldr	s13, [pc, #136]	@ 800a1d8 <__ieee754_asinf+0x1b0>
 800a150:	eee7 6a86 	vfma.f32	s13, s15, s12
 800a154:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 800a1dc <__ieee754_asinf+0x1b4>
 800a158:	eea6 6aa7 	vfma.f32	s12, s13, s15
 800a15c:	eddf 6a20 	vldr	s13, [pc, #128]	@ 800a1e0 <__ieee754_asinf+0x1b8>
 800a160:	eee6 6a27 	vfma.f32	s13, s12, s15
 800a164:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a168:	eee6 8aa7 	vfma.f32	s17, s13, s15
 800a16c:	eec7 7a28 	vdiv.f32	s15, s14, s17
 800a170:	eea0 0a27 	vfma.f32	s0, s0, s15
 800a174:	e76c      	b.n	800a050 <__ieee754_asinf+0x28>
 800a176:	ee10 3a10 	vmov	r3, s0
 800a17a:	f36f 030b 	bfc	r3, #0, #12
 800a17e:	ee07 3a10 	vmov	s14, r3
 800a182:	eea7 8a47 	vfms.f32	s16, s14, s14
 800a186:	ee70 5a00 	vadd.f32	s11, s0, s0
 800a18a:	ee30 0a07 	vadd.f32	s0, s0, s14
 800a18e:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800a1b0 <__ieee754_asinf+0x188>
 800a192:	ee88 5a00 	vdiv.f32	s10, s16, s0
 800a196:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 800a1ec <__ieee754_asinf+0x1c4>
 800a19a:	eee5 7a66 	vfms.f32	s15, s10, s13
 800a19e:	eed5 7a86 	vfnms.f32	s15, s11, s12
 800a1a2:	eeb0 6a40 	vmov.f32	s12, s0
 800a1a6:	eea7 6a66 	vfms.f32	s12, s14, s13
 800a1aa:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800a1ae:	e7ac      	b.n	800a10a <__ieee754_asinf+0xe2>
 800a1b0:	b33bbd2e 	.word	0xb33bbd2e
 800a1b4:	3fc90fdb 	.word	0x3fc90fdb
 800a1b8:	7149f2ca 	.word	0x7149f2ca
 800a1bc:	3a4f7f04 	.word	0x3a4f7f04
 800a1c0:	3811ef08 	.word	0x3811ef08
 800a1c4:	3e2aaaab 	.word	0x3e2aaaab
 800a1c8:	bd241146 	.word	0xbd241146
 800a1cc:	3e4e0aa8 	.word	0x3e4e0aa8
 800a1d0:	bea6b090 	.word	0xbea6b090
 800a1d4:	3d9dc62e 	.word	0x3d9dc62e
 800a1d8:	bf303361 	.word	0xbf303361
 800a1dc:	4001572d 	.word	0x4001572d
 800a1e0:	c019d139 	.word	0xc019d139
 800a1e4:	3f799999 	.word	0x3f799999
 800a1e8:	333bbd2e 	.word	0x333bbd2e
 800a1ec:	3f490fdb 	.word	0x3f490fdb

0800a1f0 <__ieee754_atan2f>:
 800a1f0:	ee10 2a90 	vmov	r2, s1
 800a1f4:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800a1f8:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800a1fc:	b510      	push	{r4, lr}
 800a1fe:	eef0 7a40 	vmov.f32	s15, s0
 800a202:	d806      	bhi.n	800a212 <__ieee754_atan2f+0x22>
 800a204:	ee10 0a10 	vmov	r0, s0
 800a208:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800a20c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800a210:	d904      	bls.n	800a21c <__ieee754_atan2f+0x2c>
 800a212:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800a216:	eeb0 0a67 	vmov.f32	s0, s15
 800a21a:	bd10      	pop	{r4, pc}
 800a21c:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800a220:	d103      	bne.n	800a22a <__ieee754_atan2f+0x3a>
 800a222:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a226:	f000 b883 	b.w	800a330 <atanf>
 800a22a:	1794      	asrs	r4, r2, #30
 800a22c:	f004 0402 	and.w	r4, r4, #2
 800a230:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800a234:	b943      	cbnz	r3, 800a248 <__ieee754_atan2f+0x58>
 800a236:	2c02      	cmp	r4, #2
 800a238:	d05e      	beq.n	800a2f8 <__ieee754_atan2f+0x108>
 800a23a:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800a30c <__ieee754_atan2f+0x11c>
 800a23e:	2c03      	cmp	r4, #3
 800a240:	bf08      	it	eq
 800a242:	eef0 7a47 	vmoveq.f32	s15, s14
 800a246:	e7e6      	b.n	800a216 <__ieee754_atan2f+0x26>
 800a248:	b941      	cbnz	r1, 800a25c <__ieee754_atan2f+0x6c>
 800a24a:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800a310 <__ieee754_atan2f+0x120>
 800a24e:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800a314 <__ieee754_atan2f+0x124>
 800a252:	2800      	cmp	r0, #0
 800a254:	bfa8      	it	ge
 800a256:	eef0 7a47 	vmovge.f32	s15, s14
 800a25a:	e7dc      	b.n	800a216 <__ieee754_atan2f+0x26>
 800a25c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800a260:	d110      	bne.n	800a284 <__ieee754_atan2f+0x94>
 800a262:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800a266:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 800a26a:	d107      	bne.n	800a27c <__ieee754_atan2f+0x8c>
 800a26c:	2c02      	cmp	r4, #2
 800a26e:	d846      	bhi.n	800a2fe <__ieee754_atan2f+0x10e>
 800a270:	4b29      	ldr	r3, [pc, #164]	@ (800a318 <__ieee754_atan2f+0x128>)
 800a272:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a276:	edd3 7a00 	vldr	s15, [r3]
 800a27a:	e7cc      	b.n	800a216 <__ieee754_atan2f+0x26>
 800a27c:	2c02      	cmp	r4, #2
 800a27e:	d841      	bhi.n	800a304 <__ieee754_atan2f+0x114>
 800a280:	4b26      	ldr	r3, [pc, #152]	@ (800a31c <__ieee754_atan2f+0x12c>)
 800a282:	e7f6      	b.n	800a272 <__ieee754_atan2f+0x82>
 800a284:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800a288:	d0df      	beq.n	800a24a <__ieee754_atan2f+0x5a>
 800a28a:	1a5b      	subs	r3, r3, r1
 800a28c:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800a290:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800a294:	da1a      	bge.n	800a2cc <__ieee754_atan2f+0xdc>
 800a296:	2a00      	cmp	r2, #0
 800a298:	da01      	bge.n	800a29e <__ieee754_atan2f+0xae>
 800a29a:	313c      	adds	r1, #60	@ 0x3c
 800a29c:	db19      	blt.n	800a2d2 <__ieee754_atan2f+0xe2>
 800a29e:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800a2a2:	f7ff fb2d 	bl	8009900 <fabsf>
 800a2a6:	f000 f843 	bl	800a330 <atanf>
 800a2aa:	eef0 7a40 	vmov.f32	s15, s0
 800a2ae:	2c01      	cmp	r4, #1
 800a2b0:	d012      	beq.n	800a2d8 <__ieee754_atan2f+0xe8>
 800a2b2:	2c02      	cmp	r4, #2
 800a2b4:	d017      	beq.n	800a2e6 <__ieee754_atan2f+0xf6>
 800a2b6:	2c00      	cmp	r4, #0
 800a2b8:	d0ad      	beq.n	800a216 <__ieee754_atan2f+0x26>
 800a2ba:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800a320 <__ieee754_atan2f+0x130>
 800a2be:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a2c2:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800a324 <__ieee754_atan2f+0x134>
 800a2c6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a2ca:	e7a4      	b.n	800a216 <__ieee754_atan2f+0x26>
 800a2cc:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800a314 <__ieee754_atan2f+0x124>
 800a2d0:	e7ed      	b.n	800a2ae <__ieee754_atan2f+0xbe>
 800a2d2:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800a328 <__ieee754_atan2f+0x138>
 800a2d6:	e7ea      	b.n	800a2ae <__ieee754_atan2f+0xbe>
 800a2d8:	ee17 3a90 	vmov	r3, s15
 800a2dc:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800a2e0:	ee07 3a90 	vmov	s15, r3
 800a2e4:	e797      	b.n	800a216 <__ieee754_atan2f+0x26>
 800a2e6:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800a320 <__ieee754_atan2f+0x130>
 800a2ea:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a2ee:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800a324 <__ieee754_atan2f+0x134>
 800a2f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a2f6:	e78e      	b.n	800a216 <__ieee754_atan2f+0x26>
 800a2f8:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800a324 <__ieee754_atan2f+0x134>
 800a2fc:	e78b      	b.n	800a216 <__ieee754_atan2f+0x26>
 800a2fe:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800a32c <__ieee754_atan2f+0x13c>
 800a302:	e788      	b.n	800a216 <__ieee754_atan2f+0x26>
 800a304:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800a328 <__ieee754_atan2f+0x138>
 800a308:	e785      	b.n	800a216 <__ieee754_atan2f+0x26>
 800a30a:	bf00      	nop
 800a30c:	c0490fdb 	.word	0xc0490fdb
 800a310:	bfc90fdb 	.word	0xbfc90fdb
 800a314:	3fc90fdb 	.word	0x3fc90fdb
 800a318:	0800b3b8 	.word	0x0800b3b8
 800a31c:	0800b3ac 	.word	0x0800b3ac
 800a320:	33bbbd2e 	.word	0x33bbbd2e
 800a324:	40490fdb 	.word	0x40490fdb
 800a328:	00000000 	.word	0x00000000
 800a32c:	3f490fdb 	.word	0x3f490fdb

0800a330 <atanf>:
 800a330:	b538      	push	{r3, r4, r5, lr}
 800a332:	ee10 5a10 	vmov	r5, s0
 800a336:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800a33a:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800a33e:	eef0 7a40 	vmov.f32	s15, s0
 800a342:	d310      	bcc.n	800a366 <atanf+0x36>
 800a344:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800a348:	d904      	bls.n	800a354 <atanf+0x24>
 800a34a:	ee70 7a00 	vadd.f32	s15, s0, s0
 800a34e:	eeb0 0a67 	vmov.f32	s0, s15
 800a352:	bd38      	pop	{r3, r4, r5, pc}
 800a354:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800a48c <atanf+0x15c>
 800a358:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800a490 <atanf+0x160>
 800a35c:	2d00      	cmp	r5, #0
 800a35e:	bfc8      	it	gt
 800a360:	eef0 7a47 	vmovgt.f32	s15, s14
 800a364:	e7f3      	b.n	800a34e <atanf+0x1e>
 800a366:	4b4b      	ldr	r3, [pc, #300]	@ (800a494 <atanf+0x164>)
 800a368:	429c      	cmp	r4, r3
 800a36a:	d810      	bhi.n	800a38e <atanf+0x5e>
 800a36c:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800a370:	d20a      	bcs.n	800a388 <atanf+0x58>
 800a372:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800a498 <atanf+0x168>
 800a376:	ee30 7a07 	vadd.f32	s14, s0, s14
 800a37a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a37e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800a382:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a386:	dce2      	bgt.n	800a34e <atanf+0x1e>
 800a388:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a38c:	e013      	b.n	800a3b6 <atanf+0x86>
 800a38e:	f7ff fab7 	bl	8009900 <fabsf>
 800a392:	4b42      	ldr	r3, [pc, #264]	@ (800a49c <atanf+0x16c>)
 800a394:	429c      	cmp	r4, r3
 800a396:	d84f      	bhi.n	800a438 <atanf+0x108>
 800a398:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800a39c:	429c      	cmp	r4, r3
 800a39e:	d841      	bhi.n	800a424 <atanf+0xf4>
 800a3a0:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800a3a4:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800a3a8:	eea0 7a27 	vfma.f32	s14, s0, s15
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a3b2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800a3b6:	1c5a      	adds	r2, r3, #1
 800a3b8:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800a3bc:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800a4a0 <atanf+0x170>
 800a3c0:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800a4a4 <atanf+0x174>
 800a3c4:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800a4a8 <atanf+0x178>
 800a3c8:	ee66 6a06 	vmul.f32	s13, s12, s12
 800a3cc:	eee6 5a87 	vfma.f32	s11, s13, s14
 800a3d0:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800a4ac <atanf+0x17c>
 800a3d4:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800a3d8:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800a4b0 <atanf+0x180>
 800a3dc:	eee7 5a26 	vfma.f32	s11, s14, s13
 800a3e0:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800a4b4 <atanf+0x184>
 800a3e4:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800a3e8:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800a4b8 <atanf+0x188>
 800a3ec:	eee7 5a26 	vfma.f32	s11, s14, s13
 800a3f0:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800a4bc <atanf+0x18c>
 800a3f4:	eea6 5a87 	vfma.f32	s10, s13, s14
 800a3f8:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800a4c0 <atanf+0x190>
 800a3fc:	eea5 7a26 	vfma.f32	s14, s10, s13
 800a400:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800a4c4 <atanf+0x194>
 800a404:	eea7 5a26 	vfma.f32	s10, s14, s13
 800a408:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800a4c8 <atanf+0x198>
 800a40c:	eea5 7a26 	vfma.f32	s14, s10, s13
 800a410:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a414:	eea5 7a86 	vfma.f32	s14, s11, s12
 800a418:	ee27 7a87 	vmul.f32	s14, s15, s14
 800a41c:	d121      	bne.n	800a462 <atanf+0x132>
 800a41e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a422:	e794      	b.n	800a34e <atanf+0x1e>
 800a424:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800a428:	ee30 7a67 	vsub.f32	s14, s0, s15
 800a42c:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a430:	2301      	movs	r3, #1
 800a432:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800a436:	e7be      	b.n	800a3b6 <atanf+0x86>
 800a438:	4b24      	ldr	r3, [pc, #144]	@ (800a4cc <atanf+0x19c>)
 800a43a:	429c      	cmp	r4, r3
 800a43c:	d80b      	bhi.n	800a456 <atanf+0x126>
 800a43e:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800a442:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a446:	eea0 7a27 	vfma.f32	s14, s0, s15
 800a44a:	2302      	movs	r3, #2
 800a44c:	ee70 6a67 	vsub.f32	s13, s0, s15
 800a450:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a454:	e7af      	b.n	800a3b6 <atanf+0x86>
 800a456:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800a45a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800a45e:	2303      	movs	r3, #3
 800a460:	e7a9      	b.n	800a3b6 <atanf+0x86>
 800a462:	4a1b      	ldr	r2, [pc, #108]	@ (800a4d0 <atanf+0x1a0>)
 800a464:	491b      	ldr	r1, [pc, #108]	@ (800a4d4 <atanf+0x1a4>)
 800a466:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800a46a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800a46e:	edd3 6a00 	vldr	s13, [r3]
 800a472:	ee37 7a66 	vsub.f32	s14, s14, s13
 800a476:	2d00      	cmp	r5, #0
 800a478:	ee37 7a67 	vsub.f32	s14, s14, s15
 800a47c:	edd2 7a00 	vldr	s15, [r2]
 800a480:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a484:	bfb8      	it	lt
 800a486:	eef1 7a67 	vneglt.f32	s15, s15
 800a48a:	e760      	b.n	800a34e <atanf+0x1e>
 800a48c:	bfc90fdb 	.word	0xbfc90fdb
 800a490:	3fc90fdb 	.word	0x3fc90fdb
 800a494:	3edfffff 	.word	0x3edfffff
 800a498:	7149f2ca 	.word	0x7149f2ca
 800a49c:	3f97ffff 	.word	0x3f97ffff
 800a4a0:	3c8569d7 	.word	0x3c8569d7
 800a4a4:	3d4bda59 	.word	0x3d4bda59
 800a4a8:	bd6ef16b 	.word	0xbd6ef16b
 800a4ac:	3d886b35 	.word	0x3d886b35
 800a4b0:	3dba2e6e 	.word	0x3dba2e6e
 800a4b4:	3e124925 	.word	0x3e124925
 800a4b8:	3eaaaaab 	.word	0x3eaaaaab
 800a4bc:	bd15a221 	.word	0xbd15a221
 800a4c0:	bd9d8795 	.word	0xbd9d8795
 800a4c4:	bde38e38 	.word	0xbde38e38
 800a4c8:	be4ccccd 	.word	0xbe4ccccd
 800a4cc:	401bffff 	.word	0x401bffff
 800a4d0:	0800b3d4 	.word	0x0800b3d4
 800a4d4:	0800b3c4 	.word	0x0800b3c4

0800a4d8 <__kernel_rem_pio2>:
 800a4d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4dc:	ed2d 8b02 	vpush	{d8}
 800a4e0:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800a4e4:	f112 0f14 	cmn.w	r2, #20
 800a4e8:	9306      	str	r3, [sp, #24]
 800a4ea:	9104      	str	r1, [sp, #16]
 800a4ec:	4bc2      	ldr	r3, [pc, #776]	@ (800a7f8 <__kernel_rem_pio2+0x320>)
 800a4ee:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800a4f0:	9008      	str	r0, [sp, #32]
 800a4f2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a4f6:	9300      	str	r3, [sp, #0]
 800a4f8:	9b06      	ldr	r3, [sp, #24]
 800a4fa:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800a4fe:	bfa8      	it	ge
 800a500:	1ed4      	subge	r4, r2, #3
 800a502:	9305      	str	r3, [sp, #20]
 800a504:	bfb2      	itee	lt
 800a506:	2400      	movlt	r4, #0
 800a508:	2318      	movge	r3, #24
 800a50a:	fb94 f4f3 	sdivge	r4, r4, r3
 800a50e:	f06f 0317 	mvn.w	r3, #23
 800a512:	fb04 3303 	mla	r3, r4, r3, r3
 800a516:	eb03 0b02 	add.w	fp, r3, r2
 800a51a:	9b00      	ldr	r3, [sp, #0]
 800a51c:	9a05      	ldr	r2, [sp, #20]
 800a51e:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 800a7e8 <__kernel_rem_pio2+0x310>
 800a522:	eb03 0802 	add.w	r8, r3, r2
 800a526:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800a528:	1aa7      	subs	r7, r4, r2
 800a52a:	ae20      	add	r6, sp, #128	@ 0x80
 800a52c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800a530:	2500      	movs	r5, #0
 800a532:	4545      	cmp	r5, r8
 800a534:	dd12      	ble.n	800a55c <__kernel_rem_pio2+0x84>
 800a536:	9b06      	ldr	r3, [sp, #24]
 800a538:	aa20      	add	r2, sp, #128	@ 0x80
 800a53a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800a53e:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800a542:	2700      	movs	r7, #0
 800a544:	9b00      	ldr	r3, [sp, #0]
 800a546:	429f      	cmp	r7, r3
 800a548:	dc2e      	bgt.n	800a5a8 <__kernel_rem_pio2+0xd0>
 800a54a:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 800a7e8 <__kernel_rem_pio2+0x310>
 800a54e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a552:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a556:	46a8      	mov	r8, r5
 800a558:	2600      	movs	r6, #0
 800a55a:	e01b      	b.n	800a594 <__kernel_rem_pio2+0xbc>
 800a55c:	42ef      	cmn	r7, r5
 800a55e:	d407      	bmi.n	800a570 <__kernel_rem_pio2+0x98>
 800a560:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800a564:	f7f5 ffe6 	bl	8000534 <__aeabi_i2d>
 800a568:	e8e6 0102 	strd	r0, r1, [r6], #8
 800a56c:	3501      	adds	r5, #1
 800a56e:	e7e0      	b.n	800a532 <__kernel_rem_pio2+0x5a>
 800a570:	ec51 0b18 	vmov	r0, r1, d8
 800a574:	e7f8      	b.n	800a568 <__kernel_rem_pio2+0x90>
 800a576:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800a57a:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800a57e:	f7f6 f843 	bl	8000608 <__aeabi_dmul>
 800a582:	4602      	mov	r2, r0
 800a584:	460b      	mov	r3, r1
 800a586:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a58a:	f7f5 fe87 	bl	800029c <__adddf3>
 800a58e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a592:	3601      	adds	r6, #1
 800a594:	9b05      	ldr	r3, [sp, #20]
 800a596:	429e      	cmp	r6, r3
 800a598:	dded      	ble.n	800a576 <__kernel_rem_pio2+0x9e>
 800a59a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a59e:	3701      	adds	r7, #1
 800a5a0:	ecaa 7b02 	vstmia	sl!, {d7}
 800a5a4:	3508      	adds	r5, #8
 800a5a6:	e7cd      	b.n	800a544 <__kernel_rem_pio2+0x6c>
 800a5a8:	9b00      	ldr	r3, [sp, #0]
 800a5aa:	f8dd 8000 	ldr.w	r8, [sp]
 800a5ae:	aa0c      	add	r2, sp, #48	@ 0x30
 800a5b0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a5b4:	930a      	str	r3, [sp, #40]	@ 0x28
 800a5b6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800a5b8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a5bc:	9309      	str	r3, [sp, #36]	@ 0x24
 800a5be:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800a5c2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a5c4:	ab98      	add	r3, sp, #608	@ 0x260
 800a5c6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800a5ca:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800a5ce:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a5d2:	ac0c      	add	r4, sp, #48	@ 0x30
 800a5d4:	ab70      	add	r3, sp, #448	@ 0x1c0
 800a5d6:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800a5da:	46a1      	mov	r9, r4
 800a5dc:	46c2      	mov	sl, r8
 800a5de:	f1ba 0f00 	cmp.w	sl, #0
 800a5e2:	dc77      	bgt.n	800a6d4 <__kernel_rem_pio2+0x1fc>
 800a5e4:	4658      	mov	r0, fp
 800a5e6:	ed9d 0b02 	vldr	d0, [sp, #8]
 800a5ea:	f000 fac5 	bl	800ab78 <scalbn>
 800a5ee:	ec57 6b10 	vmov	r6, r7, d0
 800a5f2:	2200      	movs	r2, #0
 800a5f4:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800a5f8:	4630      	mov	r0, r6
 800a5fa:	4639      	mov	r1, r7
 800a5fc:	f7f6 f804 	bl	8000608 <__aeabi_dmul>
 800a600:	ec41 0b10 	vmov	d0, r0, r1
 800a604:	f000 fb34 	bl	800ac70 <floor>
 800a608:	4b7c      	ldr	r3, [pc, #496]	@ (800a7fc <__kernel_rem_pio2+0x324>)
 800a60a:	ec51 0b10 	vmov	r0, r1, d0
 800a60e:	2200      	movs	r2, #0
 800a610:	f7f5 fffa 	bl	8000608 <__aeabi_dmul>
 800a614:	4602      	mov	r2, r0
 800a616:	460b      	mov	r3, r1
 800a618:	4630      	mov	r0, r6
 800a61a:	4639      	mov	r1, r7
 800a61c:	f7f5 fe3c 	bl	8000298 <__aeabi_dsub>
 800a620:	460f      	mov	r7, r1
 800a622:	4606      	mov	r6, r0
 800a624:	f7f6 faa0 	bl	8000b68 <__aeabi_d2iz>
 800a628:	9002      	str	r0, [sp, #8]
 800a62a:	f7f5 ff83 	bl	8000534 <__aeabi_i2d>
 800a62e:	4602      	mov	r2, r0
 800a630:	460b      	mov	r3, r1
 800a632:	4630      	mov	r0, r6
 800a634:	4639      	mov	r1, r7
 800a636:	f7f5 fe2f 	bl	8000298 <__aeabi_dsub>
 800a63a:	f1bb 0f00 	cmp.w	fp, #0
 800a63e:	4606      	mov	r6, r0
 800a640:	460f      	mov	r7, r1
 800a642:	dd6c      	ble.n	800a71e <__kernel_rem_pio2+0x246>
 800a644:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 800a648:	ab0c      	add	r3, sp, #48	@ 0x30
 800a64a:	9d02      	ldr	r5, [sp, #8]
 800a64c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a650:	f1cb 0018 	rsb	r0, fp, #24
 800a654:	fa43 f200 	asr.w	r2, r3, r0
 800a658:	4415      	add	r5, r2
 800a65a:	4082      	lsls	r2, r0
 800a65c:	1a9b      	subs	r3, r3, r2
 800a65e:	aa0c      	add	r2, sp, #48	@ 0x30
 800a660:	9502      	str	r5, [sp, #8]
 800a662:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800a666:	f1cb 0217 	rsb	r2, fp, #23
 800a66a:	fa43 f902 	asr.w	r9, r3, r2
 800a66e:	f1b9 0f00 	cmp.w	r9, #0
 800a672:	dd64      	ble.n	800a73e <__kernel_rem_pio2+0x266>
 800a674:	9b02      	ldr	r3, [sp, #8]
 800a676:	2200      	movs	r2, #0
 800a678:	3301      	adds	r3, #1
 800a67a:	9302      	str	r3, [sp, #8]
 800a67c:	4615      	mov	r5, r2
 800a67e:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800a682:	4590      	cmp	r8, r2
 800a684:	f300 80a1 	bgt.w	800a7ca <__kernel_rem_pio2+0x2f2>
 800a688:	f1bb 0f00 	cmp.w	fp, #0
 800a68c:	dd07      	ble.n	800a69e <__kernel_rem_pio2+0x1c6>
 800a68e:	f1bb 0f01 	cmp.w	fp, #1
 800a692:	f000 80c1 	beq.w	800a818 <__kernel_rem_pio2+0x340>
 800a696:	f1bb 0f02 	cmp.w	fp, #2
 800a69a:	f000 80c8 	beq.w	800a82e <__kernel_rem_pio2+0x356>
 800a69e:	f1b9 0f02 	cmp.w	r9, #2
 800a6a2:	d14c      	bne.n	800a73e <__kernel_rem_pio2+0x266>
 800a6a4:	4632      	mov	r2, r6
 800a6a6:	463b      	mov	r3, r7
 800a6a8:	4955      	ldr	r1, [pc, #340]	@ (800a800 <__kernel_rem_pio2+0x328>)
 800a6aa:	2000      	movs	r0, #0
 800a6ac:	f7f5 fdf4 	bl	8000298 <__aeabi_dsub>
 800a6b0:	4606      	mov	r6, r0
 800a6b2:	460f      	mov	r7, r1
 800a6b4:	2d00      	cmp	r5, #0
 800a6b6:	d042      	beq.n	800a73e <__kernel_rem_pio2+0x266>
 800a6b8:	4658      	mov	r0, fp
 800a6ba:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 800a7f0 <__kernel_rem_pio2+0x318>
 800a6be:	f000 fa5b 	bl	800ab78 <scalbn>
 800a6c2:	4630      	mov	r0, r6
 800a6c4:	4639      	mov	r1, r7
 800a6c6:	ec53 2b10 	vmov	r2, r3, d0
 800a6ca:	f7f5 fde5 	bl	8000298 <__aeabi_dsub>
 800a6ce:	4606      	mov	r6, r0
 800a6d0:	460f      	mov	r7, r1
 800a6d2:	e034      	b.n	800a73e <__kernel_rem_pio2+0x266>
 800a6d4:	4b4b      	ldr	r3, [pc, #300]	@ (800a804 <__kernel_rem_pio2+0x32c>)
 800a6d6:	2200      	movs	r2, #0
 800a6d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a6dc:	f7f5 ff94 	bl	8000608 <__aeabi_dmul>
 800a6e0:	f7f6 fa42 	bl	8000b68 <__aeabi_d2iz>
 800a6e4:	f7f5 ff26 	bl	8000534 <__aeabi_i2d>
 800a6e8:	4b47      	ldr	r3, [pc, #284]	@ (800a808 <__kernel_rem_pio2+0x330>)
 800a6ea:	2200      	movs	r2, #0
 800a6ec:	4606      	mov	r6, r0
 800a6ee:	460f      	mov	r7, r1
 800a6f0:	f7f5 ff8a 	bl	8000608 <__aeabi_dmul>
 800a6f4:	4602      	mov	r2, r0
 800a6f6:	460b      	mov	r3, r1
 800a6f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a6fc:	f7f5 fdcc 	bl	8000298 <__aeabi_dsub>
 800a700:	f7f6 fa32 	bl	8000b68 <__aeabi_d2iz>
 800a704:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800a708:	f849 0b04 	str.w	r0, [r9], #4
 800a70c:	4639      	mov	r1, r7
 800a70e:	4630      	mov	r0, r6
 800a710:	f7f5 fdc4 	bl	800029c <__adddf3>
 800a714:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800a718:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a71c:	e75f      	b.n	800a5de <__kernel_rem_pio2+0x106>
 800a71e:	d107      	bne.n	800a730 <__kernel_rem_pio2+0x258>
 800a720:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 800a724:	aa0c      	add	r2, sp, #48	@ 0x30
 800a726:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a72a:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800a72e:	e79e      	b.n	800a66e <__kernel_rem_pio2+0x196>
 800a730:	4b36      	ldr	r3, [pc, #216]	@ (800a80c <__kernel_rem_pio2+0x334>)
 800a732:	2200      	movs	r2, #0
 800a734:	f7f6 f9ee 	bl	8000b14 <__aeabi_dcmpge>
 800a738:	2800      	cmp	r0, #0
 800a73a:	d143      	bne.n	800a7c4 <__kernel_rem_pio2+0x2ec>
 800a73c:	4681      	mov	r9, r0
 800a73e:	2200      	movs	r2, #0
 800a740:	2300      	movs	r3, #0
 800a742:	4630      	mov	r0, r6
 800a744:	4639      	mov	r1, r7
 800a746:	f7f6 f9c7 	bl	8000ad8 <__aeabi_dcmpeq>
 800a74a:	2800      	cmp	r0, #0
 800a74c:	f000 80c1 	beq.w	800a8d2 <__kernel_rem_pio2+0x3fa>
 800a750:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 800a754:	2200      	movs	r2, #0
 800a756:	9900      	ldr	r1, [sp, #0]
 800a758:	428b      	cmp	r3, r1
 800a75a:	da70      	bge.n	800a83e <__kernel_rem_pio2+0x366>
 800a75c:	2a00      	cmp	r2, #0
 800a75e:	f000 808b 	beq.w	800a878 <__kernel_rem_pio2+0x3a0>
 800a762:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800a766:	ab0c      	add	r3, sp, #48	@ 0x30
 800a768:	f1ab 0b18 	sub.w	fp, fp, #24
 800a76c:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800a770:	2b00      	cmp	r3, #0
 800a772:	d0f6      	beq.n	800a762 <__kernel_rem_pio2+0x28a>
 800a774:	4658      	mov	r0, fp
 800a776:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 800a7f0 <__kernel_rem_pio2+0x318>
 800a77a:	f000 f9fd 	bl	800ab78 <scalbn>
 800a77e:	f108 0301 	add.w	r3, r8, #1
 800a782:	00da      	lsls	r2, r3, #3
 800a784:	9205      	str	r2, [sp, #20]
 800a786:	ec55 4b10 	vmov	r4, r5, d0
 800a78a:	aa70      	add	r2, sp, #448	@ 0x1c0
 800a78c:	f8df b074 	ldr.w	fp, [pc, #116]	@ 800a804 <__kernel_rem_pio2+0x32c>
 800a790:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800a794:	4646      	mov	r6, r8
 800a796:	f04f 0a00 	mov.w	sl, #0
 800a79a:	2e00      	cmp	r6, #0
 800a79c:	f280 80d1 	bge.w	800a942 <__kernel_rem_pio2+0x46a>
 800a7a0:	4644      	mov	r4, r8
 800a7a2:	2c00      	cmp	r4, #0
 800a7a4:	f2c0 80ff 	blt.w	800a9a6 <__kernel_rem_pio2+0x4ce>
 800a7a8:	4b19      	ldr	r3, [pc, #100]	@ (800a810 <__kernel_rem_pio2+0x338>)
 800a7aa:	461f      	mov	r7, r3
 800a7ac:	ab70      	add	r3, sp, #448	@ 0x1c0
 800a7ae:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a7b2:	9306      	str	r3, [sp, #24]
 800a7b4:	f04f 0a00 	mov.w	sl, #0
 800a7b8:	f04f 0b00 	mov.w	fp, #0
 800a7bc:	2600      	movs	r6, #0
 800a7be:	eba8 0504 	sub.w	r5, r8, r4
 800a7c2:	e0e4      	b.n	800a98e <__kernel_rem_pio2+0x4b6>
 800a7c4:	f04f 0902 	mov.w	r9, #2
 800a7c8:	e754      	b.n	800a674 <__kernel_rem_pio2+0x19c>
 800a7ca:	f854 3b04 	ldr.w	r3, [r4], #4
 800a7ce:	bb0d      	cbnz	r5, 800a814 <__kernel_rem_pio2+0x33c>
 800a7d0:	b123      	cbz	r3, 800a7dc <__kernel_rem_pio2+0x304>
 800a7d2:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800a7d6:	f844 3c04 	str.w	r3, [r4, #-4]
 800a7da:	2301      	movs	r3, #1
 800a7dc:	3201      	adds	r2, #1
 800a7de:	461d      	mov	r5, r3
 800a7e0:	e74f      	b.n	800a682 <__kernel_rem_pio2+0x1aa>
 800a7e2:	bf00      	nop
 800a7e4:	f3af 8000 	nop.w
	...
 800a7f4:	3ff00000 	.word	0x3ff00000
 800a7f8:	0800b428 	.word	0x0800b428
 800a7fc:	40200000 	.word	0x40200000
 800a800:	3ff00000 	.word	0x3ff00000
 800a804:	3e700000 	.word	0x3e700000
 800a808:	41700000 	.word	0x41700000
 800a80c:	3fe00000 	.word	0x3fe00000
 800a810:	0800b3e8 	.word	0x0800b3e8
 800a814:	1acb      	subs	r3, r1, r3
 800a816:	e7de      	b.n	800a7d6 <__kernel_rem_pio2+0x2fe>
 800a818:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 800a81c:	ab0c      	add	r3, sp, #48	@ 0x30
 800a81e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a822:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800a826:	a90c      	add	r1, sp, #48	@ 0x30
 800a828:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800a82c:	e737      	b.n	800a69e <__kernel_rem_pio2+0x1c6>
 800a82e:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 800a832:	ab0c      	add	r3, sp, #48	@ 0x30
 800a834:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a838:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a83c:	e7f3      	b.n	800a826 <__kernel_rem_pio2+0x34e>
 800a83e:	a90c      	add	r1, sp, #48	@ 0x30
 800a840:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800a844:	3b01      	subs	r3, #1
 800a846:	430a      	orrs	r2, r1
 800a848:	e785      	b.n	800a756 <__kernel_rem_pio2+0x27e>
 800a84a:	3401      	adds	r4, #1
 800a84c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800a850:	2a00      	cmp	r2, #0
 800a852:	d0fa      	beq.n	800a84a <__kernel_rem_pio2+0x372>
 800a854:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a856:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a85a:	eb0d 0503 	add.w	r5, sp, r3
 800a85e:	9b06      	ldr	r3, [sp, #24]
 800a860:	aa20      	add	r2, sp, #128	@ 0x80
 800a862:	4443      	add	r3, r8
 800a864:	f108 0701 	add.w	r7, r8, #1
 800a868:	3d98      	subs	r5, #152	@ 0x98
 800a86a:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800a86e:	4444      	add	r4, r8
 800a870:	42bc      	cmp	r4, r7
 800a872:	da04      	bge.n	800a87e <__kernel_rem_pio2+0x3a6>
 800a874:	46a0      	mov	r8, r4
 800a876:	e6a2      	b.n	800a5be <__kernel_rem_pio2+0xe6>
 800a878:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a87a:	2401      	movs	r4, #1
 800a87c:	e7e6      	b.n	800a84c <__kernel_rem_pio2+0x374>
 800a87e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a880:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800a884:	f7f5 fe56 	bl	8000534 <__aeabi_i2d>
 800a888:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 800ab48 <__kernel_rem_pio2+0x670>
 800a88c:	e8e6 0102 	strd	r0, r1, [r6], #8
 800a890:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a894:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a898:	46b2      	mov	sl, r6
 800a89a:	f04f 0800 	mov.w	r8, #0
 800a89e:	9b05      	ldr	r3, [sp, #20]
 800a8a0:	4598      	cmp	r8, r3
 800a8a2:	dd05      	ble.n	800a8b0 <__kernel_rem_pio2+0x3d8>
 800a8a4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a8a8:	3701      	adds	r7, #1
 800a8aa:	eca5 7b02 	vstmia	r5!, {d7}
 800a8ae:	e7df      	b.n	800a870 <__kernel_rem_pio2+0x398>
 800a8b0:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800a8b4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800a8b8:	f7f5 fea6 	bl	8000608 <__aeabi_dmul>
 800a8bc:	4602      	mov	r2, r0
 800a8be:	460b      	mov	r3, r1
 800a8c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a8c4:	f7f5 fcea 	bl	800029c <__adddf3>
 800a8c8:	f108 0801 	add.w	r8, r8, #1
 800a8cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a8d0:	e7e5      	b.n	800a89e <__kernel_rem_pio2+0x3c6>
 800a8d2:	f1cb 0000 	rsb	r0, fp, #0
 800a8d6:	ec47 6b10 	vmov	d0, r6, r7
 800a8da:	f000 f94d 	bl	800ab78 <scalbn>
 800a8de:	ec55 4b10 	vmov	r4, r5, d0
 800a8e2:	4b9b      	ldr	r3, [pc, #620]	@ (800ab50 <__kernel_rem_pio2+0x678>)
 800a8e4:	2200      	movs	r2, #0
 800a8e6:	4620      	mov	r0, r4
 800a8e8:	4629      	mov	r1, r5
 800a8ea:	f7f6 f913 	bl	8000b14 <__aeabi_dcmpge>
 800a8ee:	b300      	cbz	r0, 800a932 <__kernel_rem_pio2+0x45a>
 800a8f0:	4b98      	ldr	r3, [pc, #608]	@ (800ab54 <__kernel_rem_pio2+0x67c>)
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	4620      	mov	r0, r4
 800a8f6:	4629      	mov	r1, r5
 800a8f8:	f7f5 fe86 	bl	8000608 <__aeabi_dmul>
 800a8fc:	f7f6 f934 	bl	8000b68 <__aeabi_d2iz>
 800a900:	4606      	mov	r6, r0
 800a902:	f7f5 fe17 	bl	8000534 <__aeabi_i2d>
 800a906:	4b92      	ldr	r3, [pc, #584]	@ (800ab50 <__kernel_rem_pio2+0x678>)
 800a908:	2200      	movs	r2, #0
 800a90a:	f7f5 fe7d 	bl	8000608 <__aeabi_dmul>
 800a90e:	460b      	mov	r3, r1
 800a910:	4602      	mov	r2, r0
 800a912:	4629      	mov	r1, r5
 800a914:	4620      	mov	r0, r4
 800a916:	f7f5 fcbf 	bl	8000298 <__aeabi_dsub>
 800a91a:	f7f6 f925 	bl	8000b68 <__aeabi_d2iz>
 800a91e:	ab0c      	add	r3, sp, #48	@ 0x30
 800a920:	f10b 0b18 	add.w	fp, fp, #24
 800a924:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800a928:	f108 0801 	add.w	r8, r8, #1
 800a92c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800a930:	e720      	b.n	800a774 <__kernel_rem_pio2+0x29c>
 800a932:	4620      	mov	r0, r4
 800a934:	4629      	mov	r1, r5
 800a936:	f7f6 f917 	bl	8000b68 <__aeabi_d2iz>
 800a93a:	ab0c      	add	r3, sp, #48	@ 0x30
 800a93c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800a940:	e718      	b.n	800a774 <__kernel_rem_pio2+0x29c>
 800a942:	ab0c      	add	r3, sp, #48	@ 0x30
 800a944:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a948:	f7f5 fdf4 	bl	8000534 <__aeabi_i2d>
 800a94c:	4622      	mov	r2, r4
 800a94e:	462b      	mov	r3, r5
 800a950:	f7f5 fe5a 	bl	8000608 <__aeabi_dmul>
 800a954:	4652      	mov	r2, sl
 800a956:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800a95a:	465b      	mov	r3, fp
 800a95c:	4620      	mov	r0, r4
 800a95e:	4629      	mov	r1, r5
 800a960:	f7f5 fe52 	bl	8000608 <__aeabi_dmul>
 800a964:	3e01      	subs	r6, #1
 800a966:	4604      	mov	r4, r0
 800a968:	460d      	mov	r5, r1
 800a96a:	e716      	b.n	800a79a <__kernel_rem_pio2+0x2c2>
 800a96c:	9906      	ldr	r1, [sp, #24]
 800a96e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800a972:	9106      	str	r1, [sp, #24]
 800a974:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800a978:	f7f5 fe46 	bl	8000608 <__aeabi_dmul>
 800a97c:	4602      	mov	r2, r0
 800a97e:	460b      	mov	r3, r1
 800a980:	4650      	mov	r0, sl
 800a982:	4659      	mov	r1, fp
 800a984:	f7f5 fc8a 	bl	800029c <__adddf3>
 800a988:	3601      	adds	r6, #1
 800a98a:	4682      	mov	sl, r0
 800a98c:	468b      	mov	fp, r1
 800a98e:	9b00      	ldr	r3, [sp, #0]
 800a990:	429e      	cmp	r6, r3
 800a992:	dc01      	bgt.n	800a998 <__kernel_rem_pio2+0x4c0>
 800a994:	42ae      	cmp	r6, r5
 800a996:	dde9      	ble.n	800a96c <__kernel_rem_pio2+0x494>
 800a998:	ab48      	add	r3, sp, #288	@ 0x120
 800a99a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800a99e:	e9c5 ab00 	strd	sl, fp, [r5]
 800a9a2:	3c01      	subs	r4, #1
 800a9a4:	e6fd      	b.n	800a7a2 <__kernel_rem_pio2+0x2ca>
 800a9a6:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800a9a8:	2b02      	cmp	r3, #2
 800a9aa:	dc0b      	bgt.n	800a9c4 <__kernel_rem_pio2+0x4ec>
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	dc35      	bgt.n	800aa1c <__kernel_rem_pio2+0x544>
 800a9b0:	d059      	beq.n	800aa66 <__kernel_rem_pio2+0x58e>
 800a9b2:	9b02      	ldr	r3, [sp, #8]
 800a9b4:	f003 0007 	and.w	r0, r3, #7
 800a9b8:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800a9bc:	ecbd 8b02 	vpop	{d8}
 800a9c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9c4:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800a9c6:	2b03      	cmp	r3, #3
 800a9c8:	d1f3      	bne.n	800a9b2 <__kernel_rem_pio2+0x4da>
 800a9ca:	9b05      	ldr	r3, [sp, #20]
 800a9cc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a9d0:	eb0d 0403 	add.w	r4, sp, r3
 800a9d4:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800a9d8:	4625      	mov	r5, r4
 800a9da:	46c2      	mov	sl, r8
 800a9dc:	f1ba 0f00 	cmp.w	sl, #0
 800a9e0:	dc69      	bgt.n	800aab6 <__kernel_rem_pio2+0x5de>
 800a9e2:	4645      	mov	r5, r8
 800a9e4:	2d01      	cmp	r5, #1
 800a9e6:	f300 8087 	bgt.w	800aaf8 <__kernel_rem_pio2+0x620>
 800a9ea:	9c05      	ldr	r4, [sp, #20]
 800a9ec:	ab48      	add	r3, sp, #288	@ 0x120
 800a9ee:	441c      	add	r4, r3
 800a9f0:	2000      	movs	r0, #0
 800a9f2:	2100      	movs	r1, #0
 800a9f4:	f1b8 0f01 	cmp.w	r8, #1
 800a9f8:	f300 809c 	bgt.w	800ab34 <__kernel_rem_pio2+0x65c>
 800a9fc:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 800aa00:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 800aa04:	f1b9 0f00 	cmp.w	r9, #0
 800aa08:	f040 80a6 	bne.w	800ab58 <__kernel_rem_pio2+0x680>
 800aa0c:	9b04      	ldr	r3, [sp, #16]
 800aa0e:	e9c3 5600 	strd	r5, r6, [r3]
 800aa12:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800aa16:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800aa1a:	e7ca      	b.n	800a9b2 <__kernel_rem_pio2+0x4da>
 800aa1c:	9d05      	ldr	r5, [sp, #20]
 800aa1e:	ab48      	add	r3, sp, #288	@ 0x120
 800aa20:	441d      	add	r5, r3
 800aa22:	4644      	mov	r4, r8
 800aa24:	2000      	movs	r0, #0
 800aa26:	2100      	movs	r1, #0
 800aa28:	2c00      	cmp	r4, #0
 800aa2a:	da35      	bge.n	800aa98 <__kernel_rem_pio2+0x5c0>
 800aa2c:	f1b9 0f00 	cmp.w	r9, #0
 800aa30:	d038      	beq.n	800aaa4 <__kernel_rem_pio2+0x5cc>
 800aa32:	4602      	mov	r2, r0
 800aa34:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800aa38:	9c04      	ldr	r4, [sp, #16]
 800aa3a:	e9c4 2300 	strd	r2, r3, [r4]
 800aa3e:	4602      	mov	r2, r0
 800aa40:	460b      	mov	r3, r1
 800aa42:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800aa46:	f7f5 fc27 	bl	8000298 <__aeabi_dsub>
 800aa4a:	ad4a      	add	r5, sp, #296	@ 0x128
 800aa4c:	2401      	movs	r4, #1
 800aa4e:	45a0      	cmp	r8, r4
 800aa50:	da2b      	bge.n	800aaaa <__kernel_rem_pio2+0x5d2>
 800aa52:	f1b9 0f00 	cmp.w	r9, #0
 800aa56:	d002      	beq.n	800aa5e <__kernel_rem_pio2+0x586>
 800aa58:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800aa5c:	4619      	mov	r1, r3
 800aa5e:	9b04      	ldr	r3, [sp, #16]
 800aa60:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800aa64:	e7a5      	b.n	800a9b2 <__kernel_rem_pio2+0x4da>
 800aa66:	9c05      	ldr	r4, [sp, #20]
 800aa68:	ab48      	add	r3, sp, #288	@ 0x120
 800aa6a:	441c      	add	r4, r3
 800aa6c:	2000      	movs	r0, #0
 800aa6e:	2100      	movs	r1, #0
 800aa70:	f1b8 0f00 	cmp.w	r8, #0
 800aa74:	da09      	bge.n	800aa8a <__kernel_rem_pio2+0x5b2>
 800aa76:	f1b9 0f00 	cmp.w	r9, #0
 800aa7a:	d002      	beq.n	800aa82 <__kernel_rem_pio2+0x5aa>
 800aa7c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800aa80:	4619      	mov	r1, r3
 800aa82:	9b04      	ldr	r3, [sp, #16]
 800aa84:	e9c3 0100 	strd	r0, r1, [r3]
 800aa88:	e793      	b.n	800a9b2 <__kernel_rem_pio2+0x4da>
 800aa8a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800aa8e:	f7f5 fc05 	bl	800029c <__adddf3>
 800aa92:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800aa96:	e7eb      	b.n	800aa70 <__kernel_rem_pio2+0x598>
 800aa98:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800aa9c:	f7f5 fbfe 	bl	800029c <__adddf3>
 800aaa0:	3c01      	subs	r4, #1
 800aaa2:	e7c1      	b.n	800aa28 <__kernel_rem_pio2+0x550>
 800aaa4:	4602      	mov	r2, r0
 800aaa6:	460b      	mov	r3, r1
 800aaa8:	e7c6      	b.n	800aa38 <__kernel_rem_pio2+0x560>
 800aaaa:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800aaae:	f7f5 fbf5 	bl	800029c <__adddf3>
 800aab2:	3401      	adds	r4, #1
 800aab4:	e7cb      	b.n	800aa4e <__kernel_rem_pio2+0x576>
 800aab6:	ed35 7b02 	vldmdb	r5!, {d7}
 800aaba:	ed8d 7b00 	vstr	d7, [sp]
 800aabe:	ed95 7b02 	vldr	d7, [r5, #8]
 800aac2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aac6:	ec53 2b17 	vmov	r2, r3, d7
 800aaca:	ed8d 7b06 	vstr	d7, [sp, #24]
 800aace:	f7f5 fbe5 	bl	800029c <__adddf3>
 800aad2:	4602      	mov	r2, r0
 800aad4:	460b      	mov	r3, r1
 800aad6:	4606      	mov	r6, r0
 800aad8:	460f      	mov	r7, r1
 800aada:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aade:	f7f5 fbdb 	bl	8000298 <__aeabi_dsub>
 800aae2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800aae6:	f7f5 fbd9 	bl	800029c <__adddf3>
 800aaea:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800aaee:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800aaf2:	e9c5 6700 	strd	r6, r7, [r5]
 800aaf6:	e771      	b.n	800a9dc <__kernel_rem_pio2+0x504>
 800aaf8:	ed34 7b02 	vldmdb	r4!, {d7}
 800aafc:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800ab00:	ec51 0b17 	vmov	r0, r1, d7
 800ab04:	4652      	mov	r2, sl
 800ab06:	465b      	mov	r3, fp
 800ab08:	ed8d 7b00 	vstr	d7, [sp]
 800ab0c:	f7f5 fbc6 	bl	800029c <__adddf3>
 800ab10:	4602      	mov	r2, r0
 800ab12:	460b      	mov	r3, r1
 800ab14:	4606      	mov	r6, r0
 800ab16:	460f      	mov	r7, r1
 800ab18:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ab1c:	f7f5 fbbc 	bl	8000298 <__aeabi_dsub>
 800ab20:	4652      	mov	r2, sl
 800ab22:	465b      	mov	r3, fp
 800ab24:	f7f5 fbba 	bl	800029c <__adddf3>
 800ab28:	3d01      	subs	r5, #1
 800ab2a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ab2e:	e9c4 6700 	strd	r6, r7, [r4]
 800ab32:	e757      	b.n	800a9e4 <__kernel_rem_pio2+0x50c>
 800ab34:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ab38:	f7f5 fbb0 	bl	800029c <__adddf3>
 800ab3c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800ab40:	e758      	b.n	800a9f4 <__kernel_rem_pio2+0x51c>
 800ab42:	bf00      	nop
 800ab44:	f3af 8000 	nop.w
	...
 800ab50:	41700000 	.word	0x41700000
 800ab54:	3e700000 	.word	0x3e700000
 800ab58:	9b04      	ldr	r3, [sp, #16]
 800ab5a:	9a04      	ldr	r2, [sp, #16]
 800ab5c:	601d      	str	r5, [r3, #0]
 800ab5e:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800ab62:	605c      	str	r4, [r3, #4]
 800ab64:	609f      	str	r7, [r3, #8]
 800ab66:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800ab6a:	60d3      	str	r3, [r2, #12]
 800ab6c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ab70:	6110      	str	r0, [r2, #16]
 800ab72:	6153      	str	r3, [r2, #20]
 800ab74:	e71d      	b.n	800a9b2 <__kernel_rem_pio2+0x4da>
 800ab76:	bf00      	nop

0800ab78 <scalbn>:
 800ab78:	b570      	push	{r4, r5, r6, lr}
 800ab7a:	ec55 4b10 	vmov	r4, r5, d0
 800ab7e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800ab82:	4606      	mov	r6, r0
 800ab84:	462b      	mov	r3, r5
 800ab86:	b991      	cbnz	r1, 800abae <scalbn+0x36>
 800ab88:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800ab8c:	4323      	orrs	r3, r4
 800ab8e:	d03b      	beq.n	800ac08 <scalbn+0x90>
 800ab90:	4b33      	ldr	r3, [pc, #204]	@ (800ac60 <scalbn+0xe8>)
 800ab92:	4620      	mov	r0, r4
 800ab94:	4629      	mov	r1, r5
 800ab96:	2200      	movs	r2, #0
 800ab98:	f7f5 fd36 	bl	8000608 <__aeabi_dmul>
 800ab9c:	4b31      	ldr	r3, [pc, #196]	@ (800ac64 <scalbn+0xec>)
 800ab9e:	429e      	cmp	r6, r3
 800aba0:	4604      	mov	r4, r0
 800aba2:	460d      	mov	r5, r1
 800aba4:	da0f      	bge.n	800abc6 <scalbn+0x4e>
 800aba6:	a326      	add	r3, pc, #152	@ (adr r3, 800ac40 <scalbn+0xc8>)
 800aba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abac:	e01e      	b.n	800abec <scalbn+0x74>
 800abae:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800abb2:	4291      	cmp	r1, r2
 800abb4:	d10b      	bne.n	800abce <scalbn+0x56>
 800abb6:	4622      	mov	r2, r4
 800abb8:	4620      	mov	r0, r4
 800abba:	4629      	mov	r1, r5
 800abbc:	f7f5 fb6e 	bl	800029c <__adddf3>
 800abc0:	4604      	mov	r4, r0
 800abc2:	460d      	mov	r5, r1
 800abc4:	e020      	b.n	800ac08 <scalbn+0x90>
 800abc6:	460b      	mov	r3, r1
 800abc8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800abcc:	3936      	subs	r1, #54	@ 0x36
 800abce:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800abd2:	4296      	cmp	r6, r2
 800abd4:	dd0d      	ble.n	800abf2 <scalbn+0x7a>
 800abd6:	2d00      	cmp	r5, #0
 800abd8:	a11b      	add	r1, pc, #108	@ (adr r1, 800ac48 <scalbn+0xd0>)
 800abda:	e9d1 0100 	ldrd	r0, r1, [r1]
 800abde:	da02      	bge.n	800abe6 <scalbn+0x6e>
 800abe0:	a11b      	add	r1, pc, #108	@ (adr r1, 800ac50 <scalbn+0xd8>)
 800abe2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800abe6:	a318      	add	r3, pc, #96	@ (adr r3, 800ac48 <scalbn+0xd0>)
 800abe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abec:	f7f5 fd0c 	bl	8000608 <__aeabi_dmul>
 800abf0:	e7e6      	b.n	800abc0 <scalbn+0x48>
 800abf2:	1872      	adds	r2, r6, r1
 800abf4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800abf8:	428a      	cmp	r2, r1
 800abfa:	dcec      	bgt.n	800abd6 <scalbn+0x5e>
 800abfc:	2a00      	cmp	r2, #0
 800abfe:	dd06      	ble.n	800ac0e <scalbn+0x96>
 800ac00:	f36f 531e 	bfc	r3, #20, #11
 800ac04:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ac08:	ec45 4b10 	vmov	d0, r4, r5
 800ac0c:	bd70      	pop	{r4, r5, r6, pc}
 800ac0e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800ac12:	da08      	bge.n	800ac26 <scalbn+0xae>
 800ac14:	2d00      	cmp	r5, #0
 800ac16:	a10a      	add	r1, pc, #40	@ (adr r1, 800ac40 <scalbn+0xc8>)
 800ac18:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac1c:	dac3      	bge.n	800aba6 <scalbn+0x2e>
 800ac1e:	a10e      	add	r1, pc, #56	@ (adr r1, 800ac58 <scalbn+0xe0>)
 800ac20:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac24:	e7bf      	b.n	800aba6 <scalbn+0x2e>
 800ac26:	3236      	adds	r2, #54	@ 0x36
 800ac28:	f36f 531e 	bfc	r3, #20, #11
 800ac2c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ac30:	4620      	mov	r0, r4
 800ac32:	4b0d      	ldr	r3, [pc, #52]	@ (800ac68 <scalbn+0xf0>)
 800ac34:	4629      	mov	r1, r5
 800ac36:	2200      	movs	r2, #0
 800ac38:	e7d8      	b.n	800abec <scalbn+0x74>
 800ac3a:	bf00      	nop
 800ac3c:	f3af 8000 	nop.w
 800ac40:	c2f8f359 	.word	0xc2f8f359
 800ac44:	01a56e1f 	.word	0x01a56e1f
 800ac48:	8800759c 	.word	0x8800759c
 800ac4c:	7e37e43c 	.word	0x7e37e43c
 800ac50:	8800759c 	.word	0x8800759c
 800ac54:	fe37e43c 	.word	0xfe37e43c
 800ac58:	c2f8f359 	.word	0xc2f8f359
 800ac5c:	81a56e1f 	.word	0x81a56e1f
 800ac60:	43500000 	.word	0x43500000
 800ac64:	ffff3cb0 	.word	0xffff3cb0
 800ac68:	3c900000 	.word	0x3c900000
 800ac6c:	00000000 	.word	0x00000000

0800ac70 <floor>:
 800ac70:	ec51 0b10 	vmov	r0, r1, d0
 800ac74:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ac78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac7c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800ac80:	2e13      	cmp	r6, #19
 800ac82:	460c      	mov	r4, r1
 800ac84:	4605      	mov	r5, r0
 800ac86:	4680      	mov	r8, r0
 800ac88:	dc34      	bgt.n	800acf4 <floor+0x84>
 800ac8a:	2e00      	cmp	r6, #0
 800ac8c:	da17      	bge.n	800acbe <floor+0x4e>
 800ac8e:	a332      	add	r3, pc, #200	@ (adr r3, 800ad58 <floor+0xe8>)
 800ac90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac94:	f7f5 fb02 	bl	800029c <__adddf3>
 800ac98:	2200      	movs	r2, #0
 800ac9a:	2300      	movs	r3, #0
 800ac9c:	f7f5 ff44 	bl	8000b28 <__aeabi_dcmpgt>
 800aca0:	b150      	cbz	r0, 800acb8 <floor+0x48>
 800aca2:	2c00      	cmp	r4, #0
 800aca4:	da55      	bge.n	800ad52 <floor+0xe2>
 800aca6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800acaa:	432c      	orrs	r4, r5
 800acac:	2500      	movs	r5, #0
 800acae:	42ac      	cmp	r4, r5
 800acb0:	4c2b      	ldr	r4, [pc, #172]	@ (800ad60 <floor+0xf0>)
 800acb2:	bf08      	it	eq
 800acb4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800acb8:	4621      	mov	r1, r4
 800acba:	4628      	mov	r0, r5
 800acbc:	e023      	b.n	800ad06 <floor+0x96>
 800acbe:	4f29      	ldr	r7, [pc, #164]	@ (800ad64 <floor+0xf4>)
 800acc0:	4137      	asrs	r7, r6
 800acc2:	ea01 0307 	and.w	r3, r1, r7
 800acc6:	4303      	orrs	r3, r0
 800acc8:	d01d      	beq.n	800ad06 <floor+0x96>
 800acca:	a323      	add	r3, pc, #140	@ (adr r3, 800ad58 <floor+0xe8>)
 800accc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acd0:	f7f5 fae4 	bl	800029c <__adddf3>
 800acd4:	2200      	movs	r2, #0
 800acd6:	2300      	movs	r3, #0
 800acd8:	f7f5 ff26 	bl	8000b28 <__aeabi_dcmpgt>
 800acdc:	2800      	cmp	r0, #0
 800acde:	d0eb      	beq.n	800acb8 <floor+0x48>
 800ace0:	2c00      	cmp	r4, #0
 800ace2:	bfbe      	ittt	lt
 800ace4:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800ace8:	4133      	asrlt	r3, r6
 800acea:	18e4      	addlt	r4, r4, r3
 800acec:	ea24 0407 	bic.w	r4, r4, r7
 800acf0:	2500      	movs	r5, #0
 800acf2:	e7e1      	b.n	800acb8 <floor+0x48>
 800acf4:	2e33      	cmp	r6, #51	@ 0x33
 800acf6:	dd0a      	ble.n	800ad0e <floor+0x9e>
 800acf8:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800acfc:	d103      	bne.n	800ad06 <floor+0x96>
 800acfe:	4602      	mov	r2, r0
 800ad00:	460b      	mov	r3, r1
 800ad02:	f7f5 facb 	bl	800029c <__adddf3>
 800ad06:	ec41 0b10 	vmov	d0, r0, r1
 800ad0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad0e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800ad12:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800ad16:	40df      	lsrs	r7, r3
 800ad18:	4207      	tst	r7, r0
 800ad1a:	d0f4      	beq.n	800ad06 <floor+0x96>
 800ad1c:	a30e      	add	r3, pc, #56	@ (adr r3, 800ad58 <floor+0xe8>)
 800ad1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad22:	f7f5 fabb 	bl	800029c <__adddf3>
 800ad26:	2200      	movs	r2, #0
 800ad28:	2300      	movs	r3, #0
 800ad2a:	f7f5 fefd 	bl	8000b28 <__aeabi_dcmpgt>
 800ad2e:	2800      	cmp	r0, #0
 800ad30:	d0c2      	beq.n	800acb8 <floor+0x48>
 800ad32:	2c00      	cmp	r4, #0
 800ad34:	da0a      	bge.n	800ad4c <floor+0xdc>
 800ad36:	2e14      	cmp	r6, #20
 800ad38:	d101      	bne.n	800ad3e <floor+0xce>
 800ad3a:	3401      	adds	r4, #1
 800ad3c:	e006      	b.n	800ad4c <floor+0xdc>
 800ad3e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800ad42:	2301      	movs	r3, #1
 800ad44:	40b3      	lsls	r3, r6
 800ad46:	441d      	add	r5, r3
 800ad48:	4545      	cmp	r5, r8
 800ad4a:	d3f6      	bcc.n	800ad3a <floor+0xca>
 800ad4c:	ea25 0507 	bic.w	r5, r5, r7
 800ad50:	e7b2      	b.n	800acb8 <floor+0x48>
 800ad52:	2500      	movs	r5, #0
 800ad54:	462c      	mov	r4, r5
 800ad56:	e7af      	b.n	800acb8 <floor+0x48>
 800ad58:	8800759c 	.word	0x8800759c
 800ad5c:	7e37e43c 	.word	0x7e37e43c
 800ad60:	bff00000 	.word	0xbff00000
 800ad64:	000fffff 	.word	0x000fffff

0800ad68 <_init>:
 800ad68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad6a:	bf00      	nop
 800ad6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad6e:	bc08      	pop	{r3}
 800ad70:	469e      	mov	lr, r3
 800ad72:	4770      	bx	lr

0800ad74 <_fini>:
 800ad74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad76:	bf00      	nop
 800ad78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad7a:	bc08      	pop	{r3}
 800ad7c:	469e      	mov	lr, r3
 800ad7e:	4770      	bx	lr
