# compile vhdl design source files
vhdl xpm  "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd"
vhdl xil_defaultlib  "../../../Lab5.srcs/sources_1/imports/Lab4/ALU_components.vhd"
vhdl xil_defaultlib  "../../../Lab5.srcs/sources_1/imports/Lab4/binary2BCD.vhd"
vhdl xil_defaultlib  "//stu.net.lth.se/fu6315ma-s/Documents/Lab3/Lab3.srcs/sim_2/new/tb_binary2BCD.vhd"

# Do not sort compile order
nosort
