{
    "version": "0.0-4023-gc1271a00",
    "description": "A suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server.",
    "homepage": "https://github.com/chipsalliance/verible",
    "license": "Apache-2.0",
    "architecture": {
        "64bit": {
            "url": "https://github.com/chipsalliance/verible/releases/download/v0.0-4023-gc1271a00/verible-v0.0-4023-gc1271a00-win64.zip",
            "extract_dir": "verible-v0.0-4023-gc1271a00-win64",
            "hash": "8984e84a218eb7f9f6e92493967ff22ea7dde86aabd2fe8beeed55aa24ad3a20"
        }
    },
    "bin": [
        "verible-patch-tool.exe",
        "verible-verilog-diff.exe",
        "verible-verilog-format.exe",
        "verible-verilog-kythe-extractor.exe",
        "verible-verilog-kythe-kzip-writer.exe",
        "verible-verilog-lint.exe",
        "verible-verilog-ls.exe",
        "verible-verilog-obfuscate.exe",
        "verible-verilog-preprocessor.exe",
        "verible-verilog-project.exe",
        "verible-verilog-syntax.exe"
    ],
    "checkver": {
        "url": "https://github.com/chipsalliance/verible/releases.atom",
        "regex": "Repository/\\d+/[vV]?(.+?)<"
    },
    "autoupdate": {
        "architecture": {
            "64bit": {
                "url": "https://github.com/chipsalliance/verible/releases/download/v$version/verible-v$version-win64.zip",
                "extract_dir": "verible-v$version-win64"
            }
        }
    }
}
