.nf
.P Product Version     22.14    Cadence Design Systems, Inc. 
.fi
.TH set_power_pads  22.14 "Fri Oct 06 02:12:27 2023" 
.SH Name \fBset_power_pads\fR \-  Specifies power pad information
.SH Syntax \fBset_power_pads\fR  -reset |{  [-auto_voltage_source_creation {true|false}]  [-def_shape_only {true | false}]  [-die_instance_name <dieinstname>]  [-enable_switchnet_ploc_generation {true | false}]  [-format {defpin | padcell | xy | boundary | xyiv}]  [-layer <vialayername>]  -net <net_name>[-number_of_voltage_source <value>]   [-file <file>]  [-region {<x1> <y1> <x2> <y2>}]  [-short_pin_nodes {true | false}]  [-tile {<x> <y>}]  } 
.P Specifies power pad information.
.P You can specify multiple power pad formats (xy coordinates, pad cell, or power pin) for the same power net, in both, net-based and domain-based rail analysis.
.P Note: All voltage source names in the power pad location file must be unique for all nets in the domain, e.g. if voltage source name vsrc1 is used in pad location file of net VDD as well as VSS in domain based analysis, program will issue error and exit. In addition, the names of voltage sources in the power pad location file must be different from the names in the DEF pin section. 
.SH Parameters   "\fB-auto_voltage_source_creation {true|false}\fR" Specifies to automatically create voltage sources either for all nets (-net ALL) or for a specific net (-net net_name). The voltage sources are created on the top metal of all via cuts located either on the user-specified via layer or the design top via layer (default).   Default: false.  "\fB-def_shape_only {true | false}\fR" Specifies to generate voltage sources only on the DEF routing shapes.  This parameter controls the generation of voltage sources on the cell instance shapes. When this parameter is set to false, voltage sources are created for both the DEF routing shapes and shapes inside cell instances.  This parameter is specified with the -auto_voltage_source_creation parameter.  Default: true  "\fB-die_instance_name <dieinstname>\fR" Specifies the die instance name for multi-die analysis. This option is only available in multi-die analysis (set_rail_analysis_mode -die_mode multi-die).  "\fB-enable_switchnet_ploc_generation {true | false}\fR" Specifies to generate voltage sources on all switched nets. This parameter is specified with the -auto_voltage_source_creation parameter.  Default: false  "\fB-file <file>\fR" Specifies the name of the file containing the voltage source information. Not required for -format defpin option.  "\fB-format {defpin | padcell | xy | boundary | xyiv}\fR" Specifies how the voltage source is determined.  Required for xy, padcell, or boundary. defpin - Specifies that voltage sources will be determined by power pins. padcell - Specifies that voltage sources will be determined by pad cells. xy - Specifies that voltage sources will be specified by x y coordinates. boundary - Specifies that voltage source locations will be used for instances in the design. xyiv -    "\fB-layer <vialayername>\fR" Specifies the via layer on which the voltage sources are to be generated. If this parameter is not specified, the voltage sources will be generated on the top via layer of the design.  This parameter is specified with the -auto_voltage_source_creation parameter.  "\fB-net <net_name>\fR" Specifies the name of the power net.  "\fB-number_of_voltage_source <value>\fR" Specifies the number of voltage sources to be generated.  You can adjust either -tile or -number_of_voltage_source to reduce the number of voltage sources created.  This parameter is specified with the -auto_voltage_source_creation parameter.  Default: 1 million.  "\fB-region {<x1> <y1> <x2> <y2>}\fR" Generates the voltage sources in the specified region. If this parameter is not specified, the software uses the entire design/layout size as the region.  This parameter is specified with the -auto_voltage_source_creation parameter.  "\fB-reset \fR" Resets all the previous set_power_pads commands  "\fB-short_pin_nodes {true | false}\fR" Specifies to short all interface nodes on a pad cell pin to a single node and create voltage source for that node.  Default: false  Example:  set_power_pads -net vdd -format padcell -short_pin_nodes -file pad_cell.file  "\fB-tile {<x> <y>}\fR" Defines the number of tiles in the X and Y direction for automatic creation of voltage sources. When -tile is specified, the area (-region or  default design area) will be tiled vertically and horizontally per the given tile size (x*y). For each tile, one voltage source will be created on the top metal of the biggest via array. If -tile is not specified, the software creates voltage sources on the top metal of all via cuts located either on the user-specified via layer or the top via layer of the design.   You can adjust either -tile or -number_of_voltage_source to reduce the number of voltage sources created.   The -tile parameter is specified with the -auto_voltage_source_creation parameter. 
.SH Examples
.RS  "*" 2 The following command specifies the power pad information for the VDD_TDSPCore_R net in the file dtmf_chip.VDD_TDSPCore_R.vsrc. The voltages sources are specified by x y coordinates.   set_power_pads -net VDD_TDSPCore_R -format xy -file dtmf_chip.VDD_TDSPCore_R.vsrc
.RE
.RS  "*" 2 The following command specifies xy, padcell, and defpin formats for a single net (VDD) as follows:   set_power_pads -net VDD -format xy -file VDD.pp   set_power_pads -net VDD -format padcell -file VDD.padcell   set_power_pads -net VDD -format defpin   "*" 2 The following command specifies power pad information using a combination of user-specified and automatic voltage source creation methods:  # Specific setting for net VSS using automatic voltage source creation  set_power_pads -net VSS -auto_voltage_source_creation true -layer VIA_6  # Global setting for all nets using automatic voltage source creation  set_power_pads -auto_voltage_source_creation true -net ALL -layer VIA_5  # User-specified power pad file for net VDD_AO, therefore automatic voltage source creation feature will not be enabled for this net  set_power_pads -net VDD_AO -format padcell -file padcell.file -short_pin_nodes true
.RE 
.SH Example of power pad location file with XY coordinates for net VDD
.P *-----------------------------------------------------------------------------------------------------------------------------------------------
.P * XY power pad location file
.P * vsrc name X(um) Y(um) LEF/Tech Layer <R=value ohm> <C=value F> <L=value H>
.P * Package R,L and C parameters are optional
.P *------------------------------------------------------------------------------------------------------------------------------------------------
.P VDD100 5.000 793.500 M7
.P VDD101 1187.835 293.500 M7
.P VDD102 695.000 5.000 M6
.P VDD103 1187.835 493.500 M7
.P VDD104 595.000 1293.800 M6
.P VDD105 595.000 5.000 M6 
.SH Example of pad cell file for VDD net,
.P *-----------------------------------------------------------------------------------------------------------------------------------------------
.P * Pad cell file for Voltus
.P * cellname <r=value> <l=value> <c=value>
.P * Package parameters are optional
.P *------------------------------------------------------------------------------------------------------------------------------------------------
.P PVDD1 r=2.5e-3 l=2.5e-11 c=120e-12
.P PVDD2 r=2.5e-3 l=2.5e-11 c=120e-12 
.SH Related Information
.RS  "*" 2 set_rail_analysis_mode  "*" 2 set_net_group  "*" 2 "Static Power, IRdrop and EM Analysis" in the Voltus IC Power Integrity Solution User Guide  "*" 2 "Dynamic Power and IRDrop Analysis" in the Voltus IC Power Integrity Solution User Guide
.RE
.P
