Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Fri Jan 17 19:01:59 2020
| Host         : caplab10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mfp_nexys4_ddr_timing_summary_routed.rpt -pb mfp_nexys4_ddr_timing_summary_routed.pb -rpx mfp_nexys4_ddr_timing_summary_routed.rpx -warn_on_violation
| Design       : mfp_nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 475 register/latch pins with no clock driven by root clock pin: JB[4] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1037 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8364 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.148        0.000                      0                18614        0.047        0.000                      0                18614        3.000        0.000                       0                  8370  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
clk_virt                {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
tck                     {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.148        0.000                      0                18451        0.131        0.000                      0                18451        8.750        0.000                       0                  8366  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.150        0.000                      0                18451        0.131        0.000                      0                18451        8.750        0.000                       0                  8366  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.148        0.000                      0                18451        0.047        0.000                      0                18451  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.148        0.000                      0                18451        0.047        0.000                      0                18451  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         14.002        0.000                      0                  163        1.071        0.000                      0                  163  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         14.002        0.000                      0                  163        0.987        0.000                      0                  163  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       14.002        0.000                      0                  163        0.987        0.000                      0                  163  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       14.004        0.000                      0                  163        1.071        0.000                      0                  163  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.260ns  (logic 4.715ns (24.481%)  route 14.545ns (75.519%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.806    17.293    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X57Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.417 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           1.085    18.502    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.084    19.182    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.650    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.650    
                         arrival time                         -18.502    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.253ns  (logic 4.715ns (24.489%)  route 14.538ns (75.511%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.806    17.293    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X57Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.417 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           1.079    18.496    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.084    19.182    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.650    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.650    
                         arrival time                         -18.496    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.128ns  (logic 4.715ns (24.650%)  route 14.413ns (75.350%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.759    17.246    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.370 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           1.001    18.370    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.084    19.182    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.650    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.650    
                         arrival time                         -18.370    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.124ns  (logic 4.715ns (24.655%)  route 14.409ns (75.345%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.759    17.246    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.370 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.997    18.367    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.084    19.182    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.650    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.650    
                         arrival time                         -18.367    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.715ns (24.687%)  route 14.384ns (75.313%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.849    17.336    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X58Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.460 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.881    18.342    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/WEA[0]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.084    19.172    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.640    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.640    
                         arrival time                         -18.342    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.074ns  (logic 4.715ns (24.720%)  route 14.359ns (75.280%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.964    17.450    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X59Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.574 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.742    18.316    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.084    19.172    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.640    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.640    
                         arrival time                         -18.316    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.074ns  (logic 4.715ns (24.720%)  route 14.359ns (75.280%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.964    17.450    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X59Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.574 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.742    18.316    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.084    19.172    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.640    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.640    
                         arrival time                         -18.316    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.010ns  (logic 4.715ns (24.803%)  route 14.295ns (75.197%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.849    17.336    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X58Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.460 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.792    18.252    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/WEA[0]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.084    19.172    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.640    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.640    
                         arrival time                         -18.252    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.013ns  (logic 4.715ns (24.798%)  route 14.298ns (75.202%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.769    17.256    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.380 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.876    18.256    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.265    
                         clock uncertainty           -0.084    19.181    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.649    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.649    
                         arrival time                         -18.256    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.999ns  (logic 4.715ns (24.817%)  route 14.284ns (75.183%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.769    17.256    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.380 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.862    18.242    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.265    
                         clock uncertainty           -0.084    19.181    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.649    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.649    
                         arrival time                         -18.242    
  -------------------------------------------------------------------
                         slack                                  0.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.642    -0.522    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/clk_out1
    SLICE_X81Y24         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q_reg[2]/Q
                         net (fo=5, routed)           0.078    -0.303    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q_reg_n_0_[2]
    SLICE_X80Y24         LUT6 (Prop_lut6_I4_O)        0.045    -0.258 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q[3]_i_1__116/O
                         net (fo=1, routed)           0.000    -0.258    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q[3]_i_1__116_n_0
    SLICE_X80Y24         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.915    -0.758    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/clk_out1
    SLICE_X80Y24         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q_reg[3]/C
                         clock pessimism              0.250    -0.509    
    SLICE_X80Y24         FDRE (Hold_fdre_C_D)         0.120    -0.389    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.629    -0.535    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/clk_out1
    SLICE_X29Y20         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/Q
                         net (fo=2, routed)           0.068    -0.326    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/mpc_pm_complete
    SLICE_X29Y20         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.902    -0.771    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X29Y20         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/C
                         clock pessimism              0.237    -0.535    
    SLICE_X29Y20         FDRE (Hold_fdre_C_D)         0.075    -0.460    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debouncer/shift_pb0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debouncer/pbtn_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.567    -0.597    debouncer/clk_out1
    SLICE_X68Y57         FDRE                                         r  debouncer/shift_pb0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  debouncer/shift_pb0_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.402    debouncer/p_0_out[0]
    SLICE_X69Y57         LUT5 (Prop_lut5_I0_O)        0.045    -0.357 r  debouncer/pbtn_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    debouncer/pbtn_db[0]_i_1_n_0
    SLICE_X69Y57         FDRE                                         r  debouncer/pbtn_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.839    -0.834    debouncer/clk_out1
    SLICE_X69Y57         FDRE                                         r  debouncer/pbtn_db_reg[0]/C
                         clock pessimism              0.250    -0.584    
    SLICE_X69Y57         FDRE (Hold_fdre_C_D)         0.091    -0.493    debouncer/pbtn_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debouncer/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debouncer/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.567    -0.597    debouncer/clk_out1
    SLICE_X68Y58         FDRE                                         r  debouncer/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  debouncer/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.402    debouncer/shift_pb1[3]
    SLICE_X69Y58         LUT5 (Prop_lut5_I0_O)        0.045    -0.357 r  debouncer/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    debouncer/pbtn_db[1]_i_1_n_0
    SLICE_X69Y58         FDRE                                         r  debouncer/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.839    -0.834    debouncer/clk_out1
    SLICE_X69Y58         FDRE                                         r  debouncer/pbtn_db_reg[1]/C
                         clock pessimism              0.250    -0.584    
    SLICE_X69Y58         FDRE (Hold_fdre_C_D)         0.091    -0.493    debouncer/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.639    -0.525    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/clk_out1
    SLICE_X16Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.330    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_3[2]
    SLICE_X17Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.285 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[10]_i_1__73/O
                         net (fo=1, routed)           0.000    -0.285    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[10]
    SLICE_X17Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.915    -0.758    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X17Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[10]/C
                         clock pessimism              0.247    -0.512    
    SLICE_X17Y7          FDRE (Hold_fdre_C_D)         0.091    -0.421    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.325%)  route 0.054ns (27.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.635    -0.529    mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/clk_out1
    SLICE_X28Y37         FDRE                                         r  mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[23]/Q
                         net (fo=1, routed)           0.054    -0.334    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/D[7]
    SLICE_X29Y37         FDRE                                         r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.909    -0.764    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/clk_out1
    SLICE_X29Y37         FDRE                                         r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[7]/C
                         clock pessimism              0.249    -0.516    
    SLICE_X29Y37         FDRE (Hold_fdre_C_D)         0.046    -0.470    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.632    -0.532    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/clk_out1
    SLICE_X17Y19         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.057    -0.333    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_5[2]
    SLICE_X16Y19         LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[18]_i_1__57/O
                         net (fo=1, routed)           0.000    -0.288    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[18]
    SLICE_X16Y19         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.906    -0.767    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y19         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[18]/C
                         clock pessimism              0.249    -0.519    
    SLICE_X16Y19         FDRE (Hold_fdre_C_D)         0.092    -0.427    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.636    -0.528    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/clk_out1
    SLICE_X15Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.300    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_7[0]
    SLICE_X14Y16         LUT6 (Prop_lut6_I2_O)        0.045    -0.255 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[24]_i_1__54/O
                         net (fo=1, routed)           0.000    -0.255    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[24]
    SLICE_X14Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.909    -0.764    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X14Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[24]/C
                         clock pessimism              0.250    -0.515    
    SLICE_X14Y16         FDRE (Hold_fdre_C_D)         0.120    -0.395    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.636    -0.528    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/clk_out1
    SLICE_X21Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[4]/Q
                         net (fo=1, routed)           0.058    -0.328    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_5[4]
    SLICE_X20Y15         LUT6 (Prop_lut6_I2_O)        0.045    -0.283 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[4]_i_1__96/O
                         net (fo=1, routed)           0.000    -0.283    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[4]
    SLICE_X20Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.910    -0.763    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X20Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[4]/C
                         clock pessimism              0.249    -0.515    
    SLICE_X20Y15         FDRE (Hold_fdre_C_D)         0.091    -0.424    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 debouncer/shift_swtch5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debouncer/swtch_db_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.444%)  route 0.064ns (25.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.653    -0.511    debouncer/clk_out1
    SLICE_X72Y9          FDRE                                         r  debouncer/shift_swtch5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  debouncer/shift_swtch5_reg[2]/Q
                         net (fo=2, routed)           0.064    -0.306    debouncer/shift_swtch5[2]
    SLICE_X73Y9          LUT5 (Prop_lut5_I1_O)        0.045    -0.261 r  debouncer/swtch_db[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    debouncer/swtch_db[5]_i_1_n_0
    SLICE_X73Y9          FDRE                                         r  debouncer/swtch_db_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.929    -0.744    debouncer/clk_out1
    SLICE_X73Y9          FDRE                                         r  debouncer/swtch_db_reg[5]/C
                         clock pessimism              0.247    -0.498    
    SLICE_X73Y9          FDRE (Hold_fdre_C_D)         0.092    -0.406    debouncer/swtch_db_reg[5]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y14     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y14     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y9      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y10     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y23     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y24     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y14     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_7/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.260ns  (logic 4.715ns (24.481%)  route 14.545ns (75.519%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.806    17.293    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X57Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.417 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           1.085    18.502    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.082    19.184    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.652    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.652    
                         arrival time                         -18.502    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.253ns  (logic 4.715ns (24.489%)  route 14.538ns (75.511%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.806    17.293    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X57Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.417 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           1.079    18.496    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.082    19.184    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.652    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.652    
                         arrival time                         -18.496    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.128ns  (logic 4.715ns (24.650%)  route 14.413ns (75.350%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.759    17.246    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.370 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           1.001    18.370    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.082    19.184    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.652    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.652    
                         arrival time                         -18.370    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.124ns  (logic 4.715ns (24.655%)  route 14.409ns (75.345%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.759    17.246    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.370 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.997    18.367    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.082    19.184    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.652    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.652    
                         arrival time                         -18.367    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.715ns (24.687%)  route 14.384ns (75.313%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.849    17.336    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X58Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.460 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.881    18.342    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/WEA[0]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.082    19.174    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.642    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                         -18.342    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.074ns  (logic 4.715ns (24.720%)  route 14.359ns (75.280%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.964    17.450    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X59Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.574 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.742    18.316    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.082    19.174    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.642    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                         -18.316    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.074ns  (logic 4.715ns (24.720%)  route 14.359ns (75.280%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.964    17.450    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X59Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.574 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.742    18.316    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.082    19.174    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.642    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                         -18.316    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.010ns  (logic 4.715ns (24.803%)  route 14.295ns (75.197%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.849    17.336    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X58Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.460 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.792    18.252    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/WEA[0]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.082    19.174    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.642    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                         -18.252    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.013ns  (logic 4.715ns (24.798%)  route 14.298ns (75.202%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.769    17.256    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.380 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.876    18.256    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.265    
                         clock uncertainty           -0.082    19.183    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.651    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.651    
                         arrival time                         -18.256    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.999ns  (logic 4.715ns (24.817%)  route 14.284ns (75.183%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.769    17.256    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.380 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.862    18.242    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.265    
                         clock uncertainty           -0.082    19.183    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.651    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.651    
                         arrival time                         -18.242    
  -------------------------------------------------------------------
                         slack                                  0.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.642    -0.522    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/clk_out1
    SLICE_X81Y24         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q_reg[2]/Q
                         net (fo=5, routed)           0.078    -0.303    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q_reg_n_0_[2]
    SLICE_X80Y24         LUT6 (Prop_lut6_I4_O)        0.045    -0.258 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q[3]_i_1__116/O
                         net (fo=1, routed)           0.000    -0.258    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q[3]_i_1__116_n_0
    SLICE_X80Y24         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.915    -0.758    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/clk_out1
    SLICE_X80Y24         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q_reg[3]/C
                         clock pessimism              0.250    -0.509    
    SLICE_X80Y24         FDRE (Hold_fdre_C_D)         0.120    -0.389    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.629    -0.535    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/clk_out1
    SLICE_X29Y20         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/Q
                         net (fo=2, routed)           0.068    -0.326    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/mpc_pm_complete
    SLICE_X29Y20         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.902    -0.771    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X29Y20         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/C
                         clock pessimism              0.237    -0.535    
    SLICE_X29Y20         FDRE (Hold_fdre_C_D)         0.075    -0.460    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debouncer/shift_pb0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debouncer/pbtn_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.567    -0.597    debouncer/clk_out1
    SLICE_X68Y57         FDRE                                         r  debouncer/shift_pb0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  debouncer/shift_pb0_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.402    debouncer/p_0_out[0]
    SLICE_X69Y57         LUT5 (Prop_lut5_I0_O)        0.045    -0.357 r  debouncer/pbtn_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    debouncer/pbtn_db[0]_i_1_n_0
    SLICE_X69Y57         FDRE                                         r  debouncer/pbtn_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.839    -0.834    debouncer/clk_out1
    SLICE_X69Y57         FDRE                                         r  debouncer/pbtn_db_reg[0]/C
                         clock pessimism              0.250    -0.584    
    SLICE_X69Y57         FDRE (Hold_fdre_C_D)         0.091    -0.493    debouncer/pbtn_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debouncer/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debouncer/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.567    -0.597    debouncer/clk_out1
    SLICE_X68Y58         FDRE                                         r  debouncer/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  debouncer/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.402    debouncer/shift_pb1[3]
    SLICE_X69Y58         LUT5 (Prop_lut5_I0_O)        0.045    -0.357 r  debouncer/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    debouncer/pbtn_db[1]_i_1_n_0
    SLICE_X69Y58         FDRE                                         r  debouncer/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.839    -0.834    debouncer/clk_out1
    SLICE_X69Y58         FDRE                                         r  debouncer/pbtn_db_reg[1]/C
                         clock pessimism              0.250    -0.584    
    SLICE_X69Y58         FDRE (Hold_fdre_C_D)         0.091    -0.493    debouncer/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.639    -0.525    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/clk_out1
    SLICE_X16Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.330    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_3[2]
    SLICE_X17Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.285 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[10]_i_1__73/O
                         net (fo=1, routed)           0.000    -0.285    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[10]
    SLICE_X17Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.915    -0.758    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X17Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[10]/C
                         clock pessimism              0.247    -0.512    
    SLICE_X17Y7          FDRE (Hold_fdre_C_D)         0.091    -0.421    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.325%)  route 0.054ns (27.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.635    -0.529    mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/clk_out1
    SLICE_X28Y37         FDRE                                         r  mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[23]/Q
                         net (fo=1, routed)           0.054    -0.334    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/D[7]
    SLICE_X29Y37         FDRE                                         r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.909    -0.764    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/clk_out1
    SLICE_X29Y37         FDRE                                         r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[7]/C
                         clock pessimism              0.249    -0.516    
    SLICE_X29Y37         FDRE (Hold_fdre_C_D)         0.046    -0.470    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.632    -0.532    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/clk_out1
    SLICE_X17Y19         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.057    -0.333    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_5[2]
    SLICE_X16Y19         LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[18]_i_1__57/O
                         net (fo=1, routed)           0.000    -0.288    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[18]
    SLICE_X16Y19         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.906    -0.767    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y19         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[18]/C
                         clock pessimism              0.249    -0.519    
    SLICE_X16Y19         FDRE (Hold_fdre_C_D)         0.092    -0.427    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.636    -0.528    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/clk_out1
    SLICE_X15Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.300    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_7[0]
    SLICE_X14Y16         LUT6 (Prop_lut6_I2_O)        0.045    -0.255 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[24]_i_1__54/O
                         net (fo=1, routed)           0.000    -0.255    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[24]
    SLICE_X14Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.909    -0.764    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X14Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[24]/C
                         clock pessimism              0.250    -0.515    
    SLICE_X14Y16         FDRE (Hold_fdre_C_D)         0.120    -0.395    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.636    -0.528    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/clk_out1
    SLICE_X21Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[4]/Q
                         net (fo=1, routed)           0.058    -0.328    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_5[4]
    SLICE_X20Y15         LUT6 (Prop_lut6_I2_O)        0.045    -0.283 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[4]_i_1__96/O
                         net (fo=1, routed)           0.000    -0.283    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[4]
    SLICE_X20Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.910    -0.763    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X20Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[4]/C
                         clock pessimism              0.249    -0.515    
    SLICE_X20Y15         FDRE (Hold_fdre_C_D)         0.091    -0.424    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 debouncer/shift_swtch5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debouncer/swtch_db_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.444%)  route 0.064ns (25.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.653    -0.511    debouncer/clk_out1
    SLICE_X72Y9          FDRE                                         r  debouncer/shift_swtch5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  debouncer/shift_swtch5_reg[2]/Q
                         net (fo=2, routed)           0.064    -0.306    debouncer/shift_swtch5[2]
    SLICE_X73Y9          LUT5 (Prop_lut5_I1_O)        0.045    -0.261 r  debouncer/swtch_db[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    debouncer/swtch_db[5]_i_1_n_0
    SLICE_X73Y9          FDRE                                         r  debouncer/swtch_db_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.929    -0.744    debouncer/clk_out1
    SLICE_X73Y9          FDRE                                         r  debouncer/swtch_db_reg[5]/C
                         clock pessimism              0.247    -0.498    
    SLICE_X73Y9          FDRE (Hold_fdre_C_D)         0.092    -0.406    debouncer/swtch_db_reg[5]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y14     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y14     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y9      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y10     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y23     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y24     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y14     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_7/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.260ns  (logic 4.715ns (24.481%)  route 14.545ns (75.519%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.806    17.293    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X57Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.417 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           1.085    18.502    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.084    19.182    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.650    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.650    
                         arrival time                         -18.502    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.253ns  (logic 4.715ns (24.489%)  route 14.538ns (75.511%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.806    17.293    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X57Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.417 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           1.079    18.496    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.084    19.182    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.650    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.650    
                         arrival time                         -18.496    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.128ns  (logic 4.715ns (24.650%)  route 14.413ns (75.350%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.759    17.246    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.370 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           1.001    18.370    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.084    19.182    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.650    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.650    
                         arrival time                         -18.370    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.124ns  (logic 4.715ns (24.655%)  route 14.409ns (75.345%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.759    17.246    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.370 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.997    18.367    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.084    19.182    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.650    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.650    
                         arrival time                         -18.367    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.715ns (24.687%)  route 14.384ns (75.313%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.849    17.336    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X58Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.460 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.881    18.342    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/WEA[0]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.084    19.172    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.640    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.640    
                         arrival time                         -18.342    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.074ns  (logic 4.715ns (24.720%)  route 14.359ns (75.280%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.964    17.450    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X59Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.574 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.742    18.316    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.084    19.172    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.640    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.640    
                         arrival time                         -18.316    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.074ns  (logic 4.715ns (24.720%)  route 14.359ns (75.280%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.964    17.450    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X59Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.574 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.742    18.316    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.084    19.172    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.640    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.640    
                         arrival time                         -18.316    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.010ns  (logic 4.715ns (24.803%)  route 14.295ns (75.197%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.849    17.336    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X58Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.460 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.792    18.252    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/WEA[0]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.084    19.172    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.640    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.640    
                         arrival time                         -18.252    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.013ns  (logic 4.715ns (24.798%)  route 14.298ns (75.202%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.769    17.256    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.380 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.876    18.256    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.265    
                         clock uncertainty           -0.084    19.181    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.649    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.649    
                         arrival time                         -18.256    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.999ns  (logic 4.715ns (24.817%)  route 14.284ns (75.183%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.769    17.256    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.380 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.862    18.242    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.265    
                         clock uncertainty           -0.084    19.181    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.649    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.649    
                         arrival time                         -18.242    
  -------------------------------------------------------------------
                         slack                                  0.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.642    -0.522    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/clk_out1
    SLICE_X81Y24         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q_reg[2]/Q
                         net (fo=5, routed)           0.078    -0.303    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q_reg_n_0_[2]
    SLICE_X80Y24         LUT6 (Prop_lut6_I4_O)        0.045    -0.258 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q[3]_i_1__116/O
                         net (fo=1, routed)           0.000    -0.258    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q[3]_i_1__116_n_0
    SLICE_X80Y24         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.915    -0.758    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/clk_out1
    SLICE_X80Y24         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q_reg[3]/C
                         clock pessimism              0.250    -0.509    
                         clock uncertainty            0.084    -0.425    
    SLICE_X80Y24         FDRE (Hold_fdre_C_D)         0.120    -0.305    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.629    -0.535    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/clk_out1
    SLICE_X29Y20         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/Q
                         net (fo=2, routed)           0.068    -0.326    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/mpc_pm_complete
    SLICE_X29Y20         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.902    -0.771    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X29Y20         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/C
                         clock pessimism              0.237    -0.535    
                         clock uncertainty            0.084    -0.451    
    SLICE_X29Y20         FDRE (Hold_fdre_C_D)         0.075    -0.376    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 debouncer/shift_pb0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debouncer/pbtn_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.567    -0.597    debouncer/clk_out1
    SLICE_X68Y57         FDRE                                         r  debouncer/shift_pb0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  debouncer/shift_pb0_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.402    debouncer/p_0_out[0]
    SLICE_X69Y57         LUT5 (Prop_lut5_I0_O)        0.045    -0.357 r  debouncer/pbtn_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    debouncer/pbtn_db[0]_i_1_n_0
    SLICE_X69Y57         FDRE                                         r  debouncer/pbtn_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.839    -0.834    debouncer/clk_out1
    SLICE_X69Y57         FDRE                                         r  debouncer/pbtn_db_reg[0]/C
                         clock pessimism              0.250    -0.584    
                         clock uncertainty            0.084    -0.501    
    SLICE_X69Y57         FDRE (Hold_fdre_C_D)         0.091    -0.410    debouncer/pbtn_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 debouncer/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debouncer/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.567    -0.597    debouncer/clk_out1
    SLICE_X68Y58         FDRE                                         r  debouncer/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  debouncer/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.402    debouncer/shift_pb1[3]
    SLICE_X69Y58         LUT5 (Prop_lut5_I0_O)        0.045    -0.357 r  debouncer/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    debouncer/pbtn_db[1]_i_1_n_0
    SLICE_X69Y58         FDRE                                         r  debouncer/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.839    -0.834    debouncer/clk_out1
    SLICE_X69Y58         FDRE                                         r  debouncer/pbtn_db_reg[1]/C
                         clock pessimism              0.250    -0.584    
                         clock uncertainty            0.084    -0.501    
    SLICE_X69Y58         FDRE (Hold_fdre_C_D)         0.091    -0.410    debouncer/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.639    -0.525    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/clk_out1
    SLICE_X16Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.330    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_3[2]
    SLICE_X17Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.285 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[10]_i_1__73/O
                         net (fo=1, routed)           0.000    -0.285    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[10]
    SLICE_X17Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.915    -0.758    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X17Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[10]/C
                         clock pessimism              0.247    -0.512    
                         clock uncertainty            0.084    -0.428    
    SLICE_X17Y7          FDRE (Hold_fdre_C_D)         0.091    -0.337    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.325%)  route 0.054ns (27.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.635    -0.529    mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/clk_out1
    SLICE_X28Y37         FDRE                                         r  mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[23]/Q
                         net (fo=1, routed)           0.054    -0.334    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/D[7]
    SLICE_X29Y37         FDRE                                         r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.909    -0.764    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/clk_out1
    SLICE_X29Y37         FDRE                                         r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[7]/C
                         clock pessimism              0.249    -0.516    
                         clock uncertainty            0.084    -0.432    
    SLICE_X29Y37         FDRE (Hold_fdre_C_D)         0.046    -0.386    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.632    -0.532    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/clk_out1
    SLICE_X17Y19         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.057    -0.333    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_5[2]
    SLICE_X16Y19         LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[18]_i_1__57/O
                         net (fo=1, routed)           0.000    -0.288    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[18]
    SLICE_X16Y19         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.906    -0.767    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y19         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[18]/C
                         clock pessimism              0.249    -0.519    
                         clock uncertainty            0.084    -0.435    
    SLICE_X16Y19         FDRE (Hold_fdre_C_D)         0.092    -0.343    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.636    -0.528    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/clk_out1
    SLICE_X15Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.300    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_7[0]
    SLICE_X14Y16         LUT6 (Prop_lut6_I2_O)        0.045    -0.255 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[24]_i_1__54/O
                         net (fo=1, routed)           0.000    -0.255    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[24]
    SLICE_X14Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.909    -0.764    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X14Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[24]/C
                         clock pessimism              0.250    -0.515    
                         clock uncertainty            0.084    -0.431    
    SLICE_X14Y16         FDRE (Hold_fdre_C_D)         0.120    -0.311    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.636    -0.528    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/clk_out1
    SLICE_X21Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[4]/Q
                         net (fo=1, routed)           0.058    -0.328    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_5[4]
    SLICE_X20Y15         LUT6 (Prop_lut6_I2_O)        0.045    -0.283 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[4]_i_1__96/O
                         net (fo=1, routed)           0.000    -0.283    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[4]
    SLICE_X20Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.910    -0.763    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X20Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[4]/C
                         clock pessimism              0.249    -0.515    
                         clock uncertainty            0.084    -0.431    
    SLICE_X20Y15         FDRE (Hold_fdre_C_D)         0.091    -0.340    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 debouncer/shift_swtch5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debouncer/swtch_db_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.444%)  route 0.064ns (25.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.653    -0.511    debouncer/clk_out1
    SLICE_X72Y9          FDRE                                         r  debouncer/shift_swtch5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  debouncer/shift_swtch5_reg[2]/Q
                         net (fo=2, routed)           0.064    -0.306    debouncer/shift_swtch5[2]
    SLICE_X73Y9          LUT5 (Prop_lut5_I1_O)        0.045    -0.261 r  debouncer/swtch_db[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    debouncer/swtch_db[5]_i_1_n_0
    SLICE_X73Y9          FDRE                                         r  debouncer/swtch_db_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.929    -0.744    debouncer/clk_out1
    SLICE_X73Y9          FDRE                                         r  debouncer/swtch_db_reg[5]/C
                         clock pessimism              0.247    -0.498    
                         clock uncertainty            0.084    -0.414    
    SLICE_X73Y9          FDRE (Hold_fdre_C_D)         0.092    -0.322    debouncer/swtch_db_reg[5]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.061    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.260ns  (logic 4.715ns (24.481%)  route 14.545ns (75.519%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.806    17.293    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X57Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.417 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           1.085    18.502    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.084    19.182    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.650    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.650    
                         arrival time                         -18.502    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.253ns  (logic 4.715ns (24.489%)  route 14.538ns (75.511%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.806    17.293    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X57Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.417 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           1.079    18.496    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.084    19.182    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.650    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.650    
                         arrival time                         -18.496    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.128ns  (logic 4.715ns (24.650%)  route 14.413ns (75.350%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.759    17.246    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.370 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           1.001    18.370    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.084    19.182    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.650    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.650    
                         arrival time                         -18.370    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.124ns  (logic 4.715ns (24.655%)  route 14.409ns (75.345%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.759    17.246    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.370 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.997    18.367    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.266    
                         clock uncertainty           -0.084    19.182    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.650    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.650    
                         arrival time                         -18.367    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.715ns (24.687%)  route 14.384ns (75.313%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.849    17.336    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X58Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.460 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.881    18.342    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/WEA[0]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.084    19.172    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.640    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.640    
                         arrival time                         -18.342    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.074ns  (logic 4.715ns (24.720%)  route 14.359ns (75.280%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.964    17.450    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X59Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.574 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.742    18.316    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.084    19.172    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.640    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.640    
                         arrival time                         -18.316    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.074ns  (logic 4.715ns (24.720%)  route 14.359ns (75.280%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.964    17.450    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X59Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.574 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.742    18.316    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.084    19.172    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.640    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.640    
                         arrival time                         -18.316    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.010ns  (logic 4.715ns (24.803%)  route 14.295ns (75.197%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.849    17.336    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X58Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.460 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.792    18.252    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/WEA[0]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.256    
                         clock uncertainty           -0.084    19.172    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.640    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.640    
                         arrival time                         -18.252    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.013ns  (logic 4.715ns (24.798%)  route 14.298ns (75.202%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.769    17.256    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.380 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.876    18.256    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.265    
                         clock uncertainty           -0.084    19.181    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.649    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.649    
                         arrival time                         -18.256    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.999ns  (logic 4.715ns (24.817%)  route 14.284ns (75.183%))
  Logic Levels:           24  (CARRY4=4 LUT3=3 LUT4=6 LUT5=3 LUT6=8)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.782    -0.758    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X57Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.302 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.308     1.006    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     1.130 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.493     1.624    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.748 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.748    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.280 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.394 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           1.048     3.442    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.566 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.136     4.702    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.402     5.228    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.352 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          0.786     6.138    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.262    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.775 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.775    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.932 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.492     7.423    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.332     7.755 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.620     8.376    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.500 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.469     8.969    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.093 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.680     9.773    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.897 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.403    10.300    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.807    11.231    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.355 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.445    11.800    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X35Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.924 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.684    12.607    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.731 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.433    13.165    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.124    13.289 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.488    13.777    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.901 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.463    14.364    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.488 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.692    15.180    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_1
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.150    15.330 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__317/O
                         net (fo=2, routed)           0.804    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/d0213_out
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.353    16.487 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.769    17.256    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.380 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.862    18.242    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.265    
                         clock uncertainty           -0.084    19.181    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.649    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.649    
                         arrival time                         -18.242    
  -------------------------------------------------------------------
                         slack                                  0.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.642    -0.522    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/clk_out1
    SLICE_X81Y24         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q_reg[2]/Q
                         net (fo=5, routed)           0.078    -0.303    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q_reg_n_0_[2]
    SLICE_X80Y24         LUT6 (Prop_lut6_I4_O)        0.045    -0.258 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q[3]_i_1__116/O
                         net (fo=1, routed)           0.000    -0.258    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q[3]_i_1__116_n_0
    SLICE_X80Y24         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.915    -0.758    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/clk_out1
    SLICE_X80Y24         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q_reg[3]/C
                         clock pessimism              0.250    -0.509    
                         clock uncertainty            0.084    -0.425    
    SLICE_X80Y24         FDRE (Hold_fdre_C_D)         0.120    -0.305    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/_sync_sample_st_3_0_/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.629    -0.535    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/clk_out1
    SLICE_X29Y20         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_pm_complete/q_reg[0]/Q
                         net (fo=2, routed)           0.068    -0.326    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/mpc_pm_complete
    SLICE_X29Y20         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.902    -0.771    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X29Y20         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]/C
                         clock pessimism              0.237    -0.535    
                         clock uncertainty            0.084    -0.451    
    SLICE_X29Y20         FDRE (Hold_fdre_C_D)         0.075    -0.376    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 debouncer/shift_pb0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debouncer/pbtn_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.567    -0.597    debouncer/clk_out1
    SLICE_X68Y57         FDRE                                         r  debouncer/shift_pb0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  debouncer/shift_pb0_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.402    debouncer/p_0_out[0]
    SLICE_X69Y57         LUT5 (Prop_lut5_I0_O)        0.045    -0.357 r  debouncer/pbtn_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    debouncer/pbtn_db[0]_i_1_n_0
    SLICE_X69Y57         FDRE                                         r  debouncer/pbtn_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.839    -0.834    debouncer/clk_out1
    SLICE_X69Y57         FDRE                                         r  debouncer/pbtn_db_reg[0]/C
                         clock pessimism              0.250    -0.584    
                         clock uncertainty            0.084    -0.501    
    SLICE_X69Y57         FDRE (Hold_fdre_C_D)         0.091    -0.410    debouncer/pbtn_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 debouncer/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debouncer/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.567    -0.597    debouncer/clk_out1
    SLICE_X68Y58         FDRE                                         r  debouncer/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  debouncer/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.402    debouncer/shift_pb1[3]
    SLICE_X69Y58         LUT5 (Prop_lut5_I0_O)        0.045    -0.357 r  debouncer/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    debouncer/pbtn_db[1]_i_1_n_0
    SLICE_X69Y58         FDRE                                         r  debouncer/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.839    -0.834    debouncer/clk_out1
    SLICE_X69Y58         FDRE                                         r  debouncer/pbtn_db_reg[1]/C
                         clock pessimism              0.250    -0.584    
                         clock uncertainty            0.084    -0.501    
    SLICE_X69Y58         FDRE (Hold_fdre_C_D)         0.091    -0.410    debouncer/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.639    -0.525    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/clk_out1
    SLICE_X16Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.330    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_3[2]
    SLICE_X17Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.285 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[10]_i_1__73/O
                         net (fo=1, routed)           0.000    -0.285    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[10]
    SLICE_X17Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.915    -0.758    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X17Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[10]/C
                         clock pessimism              0.247    -0.512    
                         clock uncertainty            0.084    -0.428    
    SLICE_X17Y7          FDRE (Hold_fdre_C_D)         0.091    -0.337    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.325%)  route 0.054ns (27.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.635    -0.529    mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/clk_out1
    SLICE_X28Y37         FDRE                                         r  mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[23]/Q
                         net (fo=1, routed)           0.054    -0.334    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/D[7]
    SLICE_X29Y37         FDRE                                         r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.909    -0.764    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/clk_out1
    SLICE_X29Y37         FDRE                                         r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[7]/C
                         clock pessimism              0.249    -0.516    
                         clock uncertainty            0.084    -0.432    
    SLICE_X29Y37         FDRE (Hold_fdre_C_D)         0.046    -0.386    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.632    -0.532    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/clk_out1
    SLICE_X17Y19         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.057    -0.333    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_5[2]
    SLICE_X16Y19         LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[18]_i_1__57/O
                         net (fo=1, routed)           0.000    -0.288    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[18]
    SLICE_X16Y19         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.906    -0.767    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y19         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[18]/C
                         clock pessimism              0.249    -0.519    
                         clock uncertainty            0.084    -0.435    
    SLICE_X16Y19         FDRE (Hold_fdre_C_D)         0.092    -0.343    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.636    -0.528    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/clk_out1
    SLICE_X15Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.300    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_7[0]
    SLICE_X14Y16         LUT6 (Prop_lut6_I2_O)        0.045    -0.255 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[24]_i_1__54/O
                         net (fo=1, routed)           0.000    -0.255    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[24]
    SLICE_X14Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.909    -0.764    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X14Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[24]/C
                         clock pessimism              0.250    -0.515    
                         clock uncertainty            0.084    -0.431    
    SLICE_X14Y16         FDRE (Hold_fdre_C_D)         0.120    -0.311    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.636    -0.528    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/clk_out1
    SLICE_X21Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[4]/Q
                         net (fo=1, routed)           0.058    -0.328    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_5[4]
    SLICE_X20Y15         LUT6 (Prop_lut6_I2_O)        0.045    -0.283 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[4]_i_1__96/O
                         net (fo=1, routed)           0.000    -0.283    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[4]
    SLICE_X20Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.910    -0.763    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X20Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[4]/C
                         clock pessimism              0.249    -0.515    
                         clock uncertainty            0.084    -0.431    
    SLICE_X20Y15         FDRE (Hold_fdre_C_D)         0.091    -0.340    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 debouncer/shift_swtch5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debouncer/swtch_db_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.444%)  route 0.064ns (25.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.653    -0.511    debouncer/clk_out1
    SLICE_X72Y9          FDRE                                         r  debouncer/shift_swtch5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  debouncer/shift_swtch5_reg[2]/Q
                         net (fo=2, routed)           0.064    -0.306    debouncer/shift_swtch5[2]
    SLICE_X73Y9          LUT5 (Prop_lut5_I1_O)        0.045    -0.261 r  debouncer/swtch_db[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    debouncer/swtch_db[5]_i_1_n_0
    SLICE_X73Y9          FDRE                                         r  debouncer/swtch_db_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.929    -0.744    debouncer/clk_out1
    SLICE_X73Y9          FDRE                                         r  debouncer/swtch_db_reg[5]/C
                         clock pessimism              0.247    -0.498    
                         clock uncertainty            0.084    -0.414    
    SLICE_X73Y9          FDRE (Hold_fdre_C_D)         0.092    -0.322    debouncer/swtch_db_reg[5]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.061    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.002ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 0.574ns (11.432%)  route 4.447ns (88.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.144     4.286    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X69Y56         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.512    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X69Y56         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.487    18.979    
                         clock uncertainty           -0.084    18.896    
    SLICE_X69Y56         FDCE (Recov_fdce_C_CLR)     -0.607    18.289    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.289    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 14.002    

Slack (MET) :             14.002ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 0.574ns (11.432%)  route 4.447ns (88.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.144     4.286    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X69Y56         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.512    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X69Y56         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.487    18.979    
                         clock uncertainty           -0.084    18.896    
    SLICE_X69Y56         FDCE (Recov_fdce_C_CLR)     -0.607    18.289    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         18.289    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 14.002    

Slack (MET) :             14.002ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 0.574ns (11.432%)  route 4.447ns (88.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.144     4.286    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X69Y56         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.512    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X69Y56         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.487    18.979    
                         clock uncertainty           -0.084    18.896    
    SLICE_X69Y56         FDCE (Recov_fdce_C_CLR)     -0.607    18.289    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         18.289    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 14.002    

Slack (MET) :             14.037ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 0.574ns (11.512%)  route 4.412ns (88.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.109     4.252    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X67Y56         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.512    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y56         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.487    18.979    
                         clock uncertainty           -0.084    18.896    
    SLICE_X67Y56         FDCE (Recov_fdce_C_CLR)     -0.607    18.289    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         18.289    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                 14.037    

Slack (MET) :             14.037ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 0.574ns (11.512%)  route 4.412ns (88.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.109     4.252    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X67Y56         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.512    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y56         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.487    18.979    
                         clock uncertainty           -0.084    18.896    
    SLICE_X67Y56         FDCE (Recov_fdce_C_CLR)     -0.607    18.289    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         18.289    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                 14.037    

Slack (MET) :             14.464ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.574ns (11.744%)  route 4.314ns (88.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.011     4.153    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/pbtn_db_reg[5]
    SLICE_X60Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/clk_out1
    SLICE_X60Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[10]/C
                         clock pessimism              0.568    19.221    
                         clock uncertainty           -0.084    19.138    
    SLICE_X60Y6          FDCE (Recov_fdce_C_CLR)     -0.521    18.617    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.617    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                 14.464    

Slack (MET) :             14.464ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.574ns (11.744%)  route 4.314ns (88.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.011     4.153    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/pbtn_db_reg[5]
    SLICE_X60Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/clk_out1
    SLICE_X60Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[11]/C
                         clock pessimism              0.568    19.221    
                         clock uncertainty           -0.084    19.138    
    SLICE_X60Y6          FDCE (Recov_fdce_C_CLR)     -0.521    18.617    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         18.617    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                 14.464    

Slack (MET) :             14.464ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.574ns (11.744%)  route 4.314ns (88.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.011     4.153    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/pbtn_db_reg[5]
    SLICE_X60Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/clk_out1
    SLICE_X60Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[8]/C
                         clock pessimism              0.568    19.221    
                         clock uncertainty           -0.084    19.138    
    SLICE_X60Y6          FDCE (Recov_fdce_C_CLR)     -0.521    18.617    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         18.617    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                 14.464    

Slack (MET) :             14.464ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.574ns (11.744%)  route 4.314ns (88.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.011     4.153    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/pbtn_db_reg[5]
    SLICE_X60Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/clk_out1
    SLICE_X60Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[9]/C
                         clock pessimism              0.568    19.221    
                         clock uncertainty           -0.084    19.138    
    SLICE_X60Y6          FDCE (Recov_fdce_C_CLR)     -0.521    18.617    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         18.617    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                 14.464    

Slack (MET) :             14.597ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 0.574ns (12.299%)  route 4.093ns (87.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         2.790     3.932    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X59Y8          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.673    18.652    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X59Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[0]/C
                         clock pessimism              0.568    19.220    
                         clock uncertainty           -0.084    19.137    
    SLICE_X59Y8          FDCE (Recov_fdce_C_CLR)     -0.607    18.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[0]
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                          -3.932    
  -------------------------------------------------------------------
                         slack                                 14.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.189ns (19.820%)  route 0.765ns (80.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.250     0.423    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X66Y9          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X66Y9          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[0]/C
                         clock pessimism              0.250    -0.515    
    SLICE_X66Y9          FDPE (Remov_fdpe_C_PRE)     -0.133    -0.648    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[0]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.189ns (19.820%)  route 0.765ns (80.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.250     0.423    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X66Y9          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X66Y9          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[1]/C
                         clock pessimism              0.250    -0.515    
    SLICE_X66Y9          FDPE (Remov_fdpe_C_PRE)     -0.133    -0.648    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.189ns (19.820%)  route 0.765ns (80.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.250     0.423    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X66Y9          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X66Y9          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[2]/C
                         clock pessimism              0.250    -0.515    
    SLICE_X66Y9          FDPE (Remov_fdpe_C_PRE)     -0.133    -0.648    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[2]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[5]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.189ns (19.820%)  route 0.765ns (80.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.250     0.423    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X66Y9          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X66Y9          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[5]/C
                         clock pessimism              0.250    -0.515    
    SLICE_X66Y9          FDPE (Remov_fdpe_C_PRE)     -0.133    -0.648    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[5]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[5]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.189ns (19.841%)  route 0.764ns (80.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.249     0.422    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X69Y8          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X69Y8          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[5]/C
                         clock pessimism              0.272    -0.493    
    SLICE_X69Y8          FDPE (Remov_fdpe_C_PRE)     -0.157    -0.650    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[5]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[6]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.189ns (19.841%)  route 0.764ns (80.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.249     0.422    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X69Y8          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X69Y8          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[6]/C
                         clock pessimism              0.272    -0.493    
    SLICE_X69Y8          FDPE (Remov_fdpe_C_PRE)     -0.157    -0.650    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[6]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.189ns (19.474%)  route 0.782ns (80.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.267     0.440    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X69Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X69Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[12]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X69Y6          FDCE (Remov_fdce_C_CLR)     -0.154    -0.646    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[12]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.189ns (19.474%)  route 0.782ns (80.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.267     0.440    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X69Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X69Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[20]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X69Y6          FDCE (Remov_fdce_C_CLR)     -0.154    -0.646    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[20]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.189ns (19.474%)  route 0.782ns (80.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.267     0.440    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X69Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X69Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[28]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X69Y6          FDCE (Remov_fdce_C_CLR)     -0.154    -0.646    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[28]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.189ns (19.474%)  route 0.782ns (80.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.267     0.440    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X69Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X69Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[4]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X69Y6          FDCE (Remov_fdce_C_CLR)     -0.154    -0.646    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[4]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  1.086    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.987ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.002ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 0.574ns (11.432%)  route 4.447ns (88.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.144     4.286    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X69Y56         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.512    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X69Y56         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.487    18.979    
                         clock uncertainty           -0.084    18.896    
    SLICE_X69Y56         FDCE (Recov_fdce_C_CLR)     -0.607    18.289    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.289    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 14.002    

Slack (MET) :             14.002ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 0.574ns (11.432%)  route 4.447ns (88.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.144     4.286    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X69Y56         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.512    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X69Y56         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.487    18.979    
                         clock uncertainty           -0.084    18.896    
    SLICE_X69Y56         FDCE (Recov_fdce_C_CLR)     -0.607    18.289    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         18.289    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 14.002    

Slack (MET) :             14.002ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 0.574ns (11.432%)  route 4.447ns (88.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.144     4.286    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X69Y56         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.512    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X69Y56         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.487    18.979    
                         clock uncertainty           -0.084    18.896    
    SLICE_X69Y56         FDCE (Recov_fdce_C_CLR)     -0.607    18.289    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         18.289    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 14.002    

Slack (MET) :             14.037ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 0.574ns (11.512%)  route 4.412ns (88.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.109     4.252    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X67Y56         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.512    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y56         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.487    18.979    
                         clock uncertainty           -0.084    18.896    
    SLICE_X67Y56         FDCE (Recov_fdce_C_CLR)     -0.607    18.289    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         18.289    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                 14.037    

Slack (MET) :             14.037ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 0.574ns (11.512%)  route 4.412ns (88.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.109     4.252    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X67Y56         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.512    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y56         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.487    18.979    
                         clock uncertainty           -0.084    18.896    
    SLICE_X67Y56         FDCE (Recov_fdce_C_CLR)     -0.607    18.289    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         18.289    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                 14.037    

Slack (MET) :             14.464ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.574ns (11.744%)  route 4.314ns (88.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.011     4.153    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/pbtn_db_reg[5]
    SLICE_X60Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/clk_out1
    SLICE_X60Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[10]/C
                         clock pessimism              0.568    19.221    
                         clock uncertainty           -0.084    19.138    
    SLICE_X60Y6          FDCE (Recov_fdce_C_CLR)     -0.521    18.617    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.617    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                 14.464    

Slack (MET) :             14.464ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.574ns (11.744%)  route 4.314ns (88.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.011     4.153    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/pbtn_db_reg[5]
    SLICE_X60Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/clk_out1
    SLICE_X60Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[11]/C
                         clock pessimism              0.568    19.221    
                         clock uncertainty           -0.084    19.138    
    SLICE_X60Y6          FDCE (Recov_fdce_C_CLR)     -0.521    18.617    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         18.617    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                 14.464    

Slack (MET) :             14.464ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.574ns (11.744%)  route 4.314ns (88.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.011     4.153    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/pbtn_db_reg[5]
    SLICE_X60Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/clk_out1
    SLICE_X60Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[8]/C
                         clock pessimism              0.568    19.221    
                         clock uncertainty           -0.084    19.138    
    SLICE_X60Y6          FDCE (Recov_fdce_C_CLR)     -0.521    18.617    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         18.617    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                 14.464    

Slack (MET) :             14.464ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.574ns (11.744%)  route 4.314ns (88.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.011     4.153    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/pbtn_db_reg[5]
    SLICE_X60Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/clk_out1
    SLICE_X60Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[9]/C
                         clock pessimism              0.568    19.221    
                         clock uncertainty           -0.084    19.138    
    SLICE_X60Y6          FDCE (Recov_fdce_C_CLR)     -0.521    18.617    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         18.617    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                 14.464    

Slack (MET) :             14.597ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 0.574ns (12.299%)  route 4.093ns (87.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         2.790     3.932    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X59Y8          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.673    18.652    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X59Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[0]/C
                         clock pessimism              0.568    19.220    
                         clock uncertainty           -0.084    19.137    
    SLICE_X59Y8          FDCE (Recov_fdce_C_CLR)     -0.607    18.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[0]
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                          -3.932    
  -------------------------------------------------------------------
                         slack                                 14.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.189ns (19.820%)  route 0.765ns (80.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.250     0.423    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X66Y9          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X66Y9          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[0]/C
                         clock pessimism              0.250    -0.515    
                         clock uncertainty            0.084    -0.431    
    SLICE_X66Y9          FDPE (Remov_fdpe_C_PRE)     -0.133    -0.564    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[0]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.189ns (19.820%)  route 0.765ns (80.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.250     0.423    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X66Y9          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X66Y9          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[1]/C
                         clock pessimism              0.250    -0.515    
                         clock uncertainty            0.084    -0.431    
    SLICE_X66Y9          FDPE (Remov_fdpe_C_PRE)     -0.133    -0.564    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.189ns (19.820%)  route 0.765ns (80.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.250     0.423    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X66Y9          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X66Y9          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[2]/C
                         clock pessimism              0.250    -0.515    
                         clock uncertainty            0.084    -0.431    
    SLICE_X66Y9          FDPE (Remov_fdpe_C_PRE)     -0.133    -0.564    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[2]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[5]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.189ns (19.820%)  route 0.765ns (80.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.250     0.423    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X66Y9          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X66Y9          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[5]/C
                         clock pessimism              0.250    -0.515    
                         clock uncertainty            0.084    -0.431    
    SLICE_X66Y9          FDPE (Remov_fdpe_C_PRE)     -0.133    -0.564    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[5]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[5]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.189ns (19.841%)  route 0.764ns (80.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.249     0.422    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X69Y8          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X69Y8          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[5]/C
                         clock pessimism              0.272    -0.493    
                         clock uncertainty            0.084    -0.409    
    SLICE_X69Y8          FDPE (Remov_fdpe_C_PRE)     -0.157    -0.566    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[5]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[6]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.189ns (19.841%)  route 0.764ns (80.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.249     0.422    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X69Y8          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X69Y8          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[6]/C
                         clock pessimism              0.272    -0.493    
                         clock uncertainty            0.084    -0.409    
    SLICE_X69Y8          FDPE (Remov_fdpe_C_PRE)     -0.157    -0.566    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[6]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.002ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.189ns (19.474%)  route 0.782ns (80.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.267     0.440    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X69Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X69Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[12]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.084    -0.408    
    SLICE_X69Y6          FDCE (Remov_fdce_C_CLR)     -0.154    -0.562    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[12]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.002ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.189ns (19.474%)  route 0.782ns (80.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.267     0.440    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X69Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X69Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[20]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.084    -0.408    
    SLICE_X69Y6          FDCE (Remov_fdce_C_CLR)     -0.154    -0.562    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[20]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.002ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.189ns (19.474%)  route 0.782ns (80.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.267     0.440    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X69Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X69Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[28]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.084    -0.408    
    SLICE_X69Y6          FDCE (Remov_fdce_C_CLR)     -0.154    -0.562    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[28]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.002ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.189ns (19.474%)  route 0.782ns (80.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.267     0.440    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X69Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X69Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[4]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.084    -0.408    
    SLICE_X69Y6          FDCE (Remov_fdce_C_CLR)     -0.154    -0.562    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[4]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  1.002    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.987ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.002ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 0.574ns (11.432%)  route 4.447ns (88.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.144     4.286    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X69Y56         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.512    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X69Y56         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.487    18.979    
                         clock uncertainty           -0.084    18.896    
    SLICE_X69Y56         FDCE (Recov_fdce_C_CLR)     -0.607    18.289    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.289    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 14.002    

Slack (MET) :             14.002ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 0.574ns (11.432%)  route 4.447ns (88.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.144     4.286    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X69Y56         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.512    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X69Y56         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.487    18.979    
                         clock uncertainty           -0.084    18.896    
    SLICE_X69Y56         FDCE (Recov_fdce_C_CLR)     -0.607    18.289    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         18.289    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 14.002    

Slack (MET) :             14.002ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 0.574ns (11.432%)  route 4.447ns (88.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.144     4.286    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X69Y56         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.512    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X69Y56         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.487    18.979    
                         clock uncertainty           -0.084    18.896    
    SLICE_X69Y56         FDCE (Recov_fdce_C_CLR)     -0.607    18.289    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         18.289    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 14.002    

Slack (MET) :             14.037ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 0.574ns (11.512%)  route 4.412ns (88.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.109     4.252    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X67Y56         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.512    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y56         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.487    18.979    
                         clock uncertainty           -0.084    18.896    
    SLICE_X67Y56         FDCE (Recov_fdce_C_CLR)     -0.607    18.289    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         18.289    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                 14.037    

Slack (MET) :             14.037ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 0.574ns (11.512%)  route 4.412ns (88.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.109     4.252    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X67Y56         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.512    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y56         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.487    18.979    
                         clock uncertainty           -0.084    18.896    
    SLICE_X67Y56         FDCE (Recov_fdce_C_CLR)     -0.607    18.289    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         18.289    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                 14.037    

Slack (MET) :             14.464ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.574ns (11.744%)  route 4.314ns (88.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.011     4.153    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/pbtn_db_reg[5]
    SLICE_X60Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/clk_out1
    SLICE_X60Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[10]/C
                         clock pessimism              0.568    19.221    
                         clock uncertainty           -0.084    19.138    
    SLICE_X60Y6          FDCE (Recov_fdce_C_CLR)     -0.521    18.617    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.617    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                 14.464    

Slack (MET) :             14.464ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.574ns (11.744%)  route 4.314ns (88.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.011     4.153    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/pbtn_db_reg[5]
    SLICE_X60Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/clk_out1
    SLICE_X60Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[11]/C
                         clock pessimism              0.568    19.221    
                         clock uncertainty           -0.084    19.138    
    SLICE_X60Y6          FDCE (Recov_fdce_C_CLR)     -0.521    18.617    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         18.617    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                 14.464    

Slack (MET) :             14.464ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.574ns (11.744%)  route 4.314ns (88.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.011     4.153    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/pbtn_db_reg[5]
    SLICE_X60Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/clk_out1
    SLICE_X60Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[8]/C
                         clock pessimism              0.568    19.221    
                         clock uncertainty           -0.084    19.138    
    SLICE_X60Y6          FDCE (Recov_fdce_C_CLR)     -0.521    18.617    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         18.617    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                 14.464    

Slack (MET) :             14.464ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.574ns (11.744%)  route 4.314ns (88.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.011     4.153    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/pbtn_db_reg[5]
    SLICE_X60Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/clk_out1
    SLICE_X60Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[9]/C
                         clock pessimism              0.568    19.221    
                         clock uncertainty           -0.084    19.138    
    SLICE_X60Y6          FDCE (Recov_fdce_C_CLR)     -0.521    18.617    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         18.617    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                 14.464    

Slack (MET) :             14.597ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 0.574ns (12.299%)  route 4.093ns (87.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         2.790     3.932    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X59Y8          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.673    18.652    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X59Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[0]/C
                         clock pessimism              0.568    19.220    
                         clock uncertainty           -0.084    19.137    
    SLICE_X59Y8          FDCE (Recov_fdce_C_CLR)     -0.607    18.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[0]
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                          -3.932    
  -------------------------------------------------------------------
                         slack                                 14.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.189ns (19.820%)  route 0.765ns (80.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.250     0.423    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X66Y9          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X66Y9          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[0]/C
                         clock pessimism              0.250    -0.515    
                         clock uncertainty            0.084    -0.431    
    SLICE_X66Y9          FDPE (Remov_fdpe_C_PRE)     -0.133    -0.564    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[0]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.189ns (19.820%)  route 0.765ns (80.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.250     0.423    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X66Y9          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X66Y9          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[1]/C
                         clock pessimism              0.250    -0.515    
                         clock uncertainty            0.084    -0.431    
    SLICE_X66Y9          FDPE (Remov_fdpe_C_PRE)     -0.133    -0.564    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.189ns (19.820%)  route 0.765ns (80.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.250     0.423    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X66Y9          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X66Y9          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[2]/C
                         clock pessimism              0.250    -0.515    
                         clock uncertainty            0.084    -0.431    
    SLICE_X66Y9          FDPE (Remov_fdpe_C_PRE)     -0.133    -0.564    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[2]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[5]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.189ns (19.820%)  route 0.765ns (80.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.250     0.423    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X66Y9          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X66Y9          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[5]/C
                         clock pessimism              0.250    -0.515    
                         clock uncertainty            0.084    -0.431    
    SLICE_X66Y9          FDPE (Remov_fdpe_C_PRE)     -0.133    -0.564    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[5]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[5]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.189ns (19.841%)  route 0.764ns (80.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.249     0.422    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X69Y8          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X69Y8          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[5]/C
                         clock pessimism              0.272    -0.493    
                         clock uncertainty            0.084    -0.409    
    SLICE_X69Y8          FDPE (Remov_fdpe_C_PRE)     -0.157    -0.566    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[5]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[6]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.189ns (19.841%)  route 0.764ns (80.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.249     0.422    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X69Y8          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X69Y8          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[6]/C
                         clock pessimism              0.272    -0.493    
                         clock uncertainty            0.084    -0.409    
    SLICE_X69Y8          FDPE (Remov_fdpe_C_PRE)     -0.157    -0.566    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[6]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.002ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.189ns (19.474%)  route 0.782ns (80.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.267     0.440    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X69Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X69Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[12]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.084    -0.408    
    SLICE_X69Y6          FDCE (Remov_fdce_C_CLR)     -0.154    -0.562    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[12]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.002ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.189ns (19.474%)  route 0.782ns (80.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.267     0.440    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X69Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X69Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[20]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.084    -0.408    
    SLICE_X69Y6          FDCE (Remov_fdce_C_CLR)     -0.154    -0.562    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[20]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.002ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.189ns (19.474%)  route 0.782ns (80.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.267     0.440    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X69Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X69Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[28]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.084    -0.408    
    SLICE_X69Y6          FDCE (Remov_fdce_C_CLR)     -0.154    -0.562    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[28]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.002ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.189ns (19.474%)  route 0.782ns (80.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.267     0.440    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X69Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X69Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[4]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.084    -0.408    
    SLICE_X69Y6          FDCE (Remov_fdce_C_CLR)     -0.154    -0.562    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[4]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  1.002    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.004ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 0.574ns (11.432%)  route 4.447ns (88.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.144     4.286    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X69Y56         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.512    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X69Y56         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.487    18.979    
                         clock uncertainty           -0.082    18.898    
    SLICE_X69Y56         FDCE (Recov_fdce_C_CLR)     -0.607    18.291    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.291    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 14.004    

Slack (MET) :             14.004ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 0.574ns (11.432%)  route 4.447ns (88.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.144     4.286    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X69Y56         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.512    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X69Y56         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.487    18.979    
                         clock uncertainty           -0.082    18.898    
    SLICE_X69Y56         FDCE (Recov_fdce_C_CLR)     -0.607    18.291    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         18.291    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 14.004    

Slack (MET) :             14.004ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 0.574ns (11.432%)  route 4.447ns (88.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.144     4.286    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X69Y56         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.512    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X69Y56         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.487    18.979    
                         clock uncertainty           -0.082    18.898    
    SLICE_X69Y56         FDCE (Recov_fdce_C_CLR)     -0.607    18.291    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         18.291    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 14.004    

Slack (MET) :             14.039ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 0.574ns (11.512%)  route 4.412ns (88.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.109     4.252    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X67Y56         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.512    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y56         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.487    18.979    
                         clock uncertainty           -0.082    18.898    
    SLICE_X67Y56         FDCE (Recov_fdce_C_CLR)     -0.607    18.291    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         18.291    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                 14.039    

Slack (MET) :             14.039ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 0.574ns (11.512%)  route 4.412ns (88.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.109     4.252    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X67Y56         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.512    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X67Y56         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.487    18.979    
                         clock uncertainty           -0.082    18.898    
    SLICE_X67Y56         FDCE (Recov_fdce_C_CLR)     -0.607    18.291    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         18.291    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                 14.039    

Slack (MET) :             14.466ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.574ns (11.744%)  route 4.314ns (88.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.011     4.153    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/pbtn_db_reg[5]
    SLICE_X60Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/clk_out1
    SLICE_X60Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[10]/C
                         clock pessimism              0.568    19.221    
                         clock uncertainty           -0.082    19.140    
    SLICE_X60Y6          FDCE (Recov_fdce_C_CLR)     -0.521    18.619    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.619    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                 14.466    

Slack (MET) :             14.466ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.574ns (11.744%)  route 4.314ns (88.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.011     4.153    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/pbtn_db_reg[5]
    SLICE_X60Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/clk_out1
    SLICE_X60Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[11]/C
                         clock pessimism              0.568    19.221    
                         clock uncertainty           -0.082    19.140    
    SLICE_X60Y6          FDCE (Recov_fdce_C_CLR)     -0.521    18.619    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         18.619    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                 14.466    

Slack (MET) :             14.466ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.574ns (11.744%)  route 4.314ns (88.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.011     4.153    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/pbtn_db_reg[5]
    SLICE_X60Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/clk_out1
    SLICE_X60Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[8]/C
                         clock pessimism              0.568    19.221    
                         clock uncertainty           -0.082    19.140    
    SLICE_X60Y6          FDCE (Recov_fdce_C_CLR)     -0.521    18.619    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         18.619    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                 14.466    

Slack (MET) :             14.466ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.574ns (11.744%)  route 4.314ns (88.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         3.011     4.153    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/pbtn_db_reg[5]
    SLICE_X60Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/clk_out1
    SLICE_X60Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[9]/C
                         clock pessimism              0.568    19.221    
                         clock uncertainty           -0.082    19.140    
    SLICE_X60Y6          FDCE (Recov_fdce_C_CLR)     -0.521    18.619    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/display_timer/counter16/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         18.619    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                 14.466    

Slack (MET) :             14.599ns  (required time - arrival time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 0.574ns (12.299%)  route 4.093ns (87.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.805    -0.735    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.279 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.303     1.024    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.118     1.142 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         2.790     3.932    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X59Y8          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        1.673    18.652    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X59Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[0]/C
                         clock pessimism              0.568    19.220    
                         clock uncertainty           -0.082    19.139    
    SLICE_X59Y8          FDCE (Recov_fdce_C_CLR)     -0.607    18.532    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[0]
  -------------------------------------------------------------------
                         required time                         18.532    
                         arrival time                          -3.932    
  -------------------------------------------------------------------
                         slack                                 14.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.189ns (19.820%)  route 0.765ns (80.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.250     0.423    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X66Y9          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X66Y9          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[0]/C
                         clock pessimism              0.250    -0.515    
    SLICE_X66Y9          FDPE (Remov_fdpe_C_PRE)     -0.133    -0.648    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[0]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.189ns (19.820%)  route 0.765ns (80.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.250     0.423    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X66Y9          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X66Y9          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[1]/C
                         clock pessimism              0.250    -0.515    
    SLICE_X66Y9          FDPE (Remov_fdpe_C_PRE)     -0.133    -0.648    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.189ns (19.820%)  route 0.765ns (80.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.250     0.423    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X66Y9          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X66Y9          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[2]/C
                         clock pessimism              0.250    -0.515    
    SLICE_X66Y9          FDPE (Remov_fdpe_C_PRE)     -0.133    -0.648    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[2]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[5]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.189ns (19.820%)  route 0.765ns (80.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.250     0.423    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X66Y9          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X66Y9          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[5]/C
                         clock pessimism              0.250    -0.515    
    SLICE_X66Y9          FDPE (Remov_fdpe_C_PRE)     -0.133    -0.648    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DEC_POINTS_reg[5]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[5]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.189ns (19.841%)  route 0.764ns (80.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.249     0.422    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X69Y8          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X69Y8          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[5]/C
                         clock pessimism              0.272    -0.493    
    SLICE_X69Y8          FDPE (Remov_fdpe_C_PRE)     -0.157    -0.650    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[5]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[6]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.189ns (19.841%)  route 0.764ns (80.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.249     0.422    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X69Y8          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X69Y8          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[6]/C
                         clock pessimism              0.272    -0.493    
    SLICE_X69Y8          FDPE (Remov_fdpe_C_PRE)     -0.157    -0.650    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_ENS_reg[6]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.189ns (19.474%)  route 0.782ns (80.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.267     0.440    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X69Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X69Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[12]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X69Y6          FDCE (Remov_fdce_C_CLR)     -0.154    -0.646    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[12]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.189ns (19.474%)  route 0.782ns (80.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.267     0.440    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X69Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X69Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[20]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X69Y6          FDCE (Remov_fdce_C_CLR)     -0.154    -0.646    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[20]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.189ns (19.474%)  route 0.782ns (80.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.267     0.440    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X69Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X69Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[28]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X69Y6          FDCE (Remov_fdce_C_CLR)     -0.154    -0.646    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[28]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 debouncer/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.189ns (19.474%)  route 0.782ns (80.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.633    -0.531    debouncer/clk_out1
    SLICE_X67Y8          FDRE                                         r  debouncer/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debouncer/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.515     0.125    debouncer/debounced_PB[5]
    SLICE_X68Y8          LUT1 (Prop_lut1_I0_O)        0.048     0.173 f  debouncer/rx_sync1_i_1/O
                         net (fo=166, routed)         0.267     0.440    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/pbtn_db_reg[5]
    SLICE_X69Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8364, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/clk_out1
    SLICE_X69Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[4]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X69Y6          FDCE (Remov_fdce_C_CLR)     -0.154    -0.646    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sevenseg/H_DIGIT_REGS_reg[4]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  1.086    





