<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p40" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_40{left:646px;bottom:1140px;letter-spacing:-0.12px;}
#t2_40{left:672px;bottom:1140px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t3_40{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t4_40{left:837px;bottom:81px;letter-spacing:-0.16px;}
#t5_40{left:165px;bottom:1083px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t6_40{left:302px;bottom:1083px;letter-spacing:0.14px;}
#t7_40{left:331px;bottom:1083px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t8_40{left:165px;bottom:1065px;letter-spacing:0.1px;}
#t9_40{left:165px;bottom:1028px;}
#ta_40{left:193px;bottom:1028px;letter-spacing:0.13px;word-spacing:0.04px;}
#tb_40{left:192px;bottom:991px;letter-spacing:0.09px;}
#tc_40{left:165px;bottom:955px;}
#td_40{left:192px;bottom:955px;letter-spacing:0.11px;word-spacing:0.01px;}
#te_40{left:192px;bottom:918px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tf_40{left:192px;bottom:881px;letter-spacing:0.12px;}
#tg_40{left:165px;bottom:845px;}
#th_40{left:193px;bottom:845px;letter-spacing:0.08px;word-spacing:0.04px;}
#ti_40{left:192px;bottom:808px;letter-spacing:0.12px;word-spacing:-0.04px;}
#tj_40{left:192px;bottom:771px;letter-spacing:0.1px;}
#tk_40{left:192px;bottom:753px;letter-spacing:0.1px;}
#tl_40{left:192px;bottom:716px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tm_40{left:192px;bottom:698px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tn_40{left:192px;bottom:661px;letter-spacing:0.1px;}
#to_40{left:192px;bottom:643px;letter-spacing:0.12px;word-spacing:-0.02px;}
#tp_40{left:165px;bottom:606px;}
#tq_40{left:192px;bottom:606px;letter-spacing:0.09px;word-spacing:0.02px;}
#tr_40{left:192px;bottom:570px;letter-spacing:0.12px;word-spacing:0.02px;}
#ts_40{left:192px;bottom:533px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tt_40{left:165px;bottom:496px;}
#tu_40{left:192px;bottom:496px;letter-spacing:0.11px;word-spacing:-0.16px;}
#tv_40{left:192px;bottom:478px;letter-spacing:0.1px;word-spacing:0.01px;}
#tw_40{left:192px;bottom:460px;letter-spacing:0.11px;}
#tx_40{left:137px;bottom:423px;}
#ty_40{left:165px;bottom:423px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tz_40{left:165px;bottom:405px;letter-spacing:0.1px;word-spacing:-0.24px;}
#t10_40{left:395px;bottom:405px;letter-spacing:0.12px;}
#t11_40{left:451px;bottom:405px;letter-spacing:0.09px;word-spacing:-0.21px;}
#t12_40{left:165px;bottom:386px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t13_40{left:165px;bottom:368px;letter-spacing:0.11px;word-spacing:0.03px;}
#t14_40{left:138px;bottom:331px;}
#t15_40{left:165px;bottom:331px;letter-spacing:0.11px;word-spacing:-0.41px;}
#t16_40{left:343px;bottom:331px;letter-spacing:0.12px;}
#t17_40{left:395px;bottom:329px;letter-spacing:0.08px;}
#t18_40{left:414px;bottom:331px;letter-spacing:0.11px;}
#t19_40{left:440px;bottom:331px;letter-spacing:0.14px;}
#t1a_40{left:492px;bottom:329px;letter-spacing:0.13px;}
#t1b_40{left:507px;bottom:331px;letter-spacing:0.08px;word-spacing:-0.4px;}
#t1c_40{left:165px;bottom:310px;letter-spacing:0.11px;}
#t1d_40{left:138px;bottom:273px;}
#t1e_40{left:165px;bottom:273px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1f_40{left:165px;bottom:255px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1g_40{left:165px;bottom:237px;letter-spacing:0.1px;}
#t1h_40{left:138px;bottom:200px;}
#t1i_40{left:165px;bottom:200px;letter-spacing:0.11px;word-spacing:-0.3px;}
#t1j_40{left:165px;bottom:182px;letter-spacing:0.11px;word-spacing:-0.11px;}
#t1k_40{left:620px;bottom:182px;letter-spacing:0.14px;}
#t1l_40{left:677px;bottom:182px;letter-spacing:0.09px;}
#t1m_40{left:693px;bottom:182px;letter-spacing:0.12px;}
#t1n_40{left:749px;bottom:182px;letter-spacing:0.09px;}
#t1o_40{left:766px;bottom:182px;letter-spacing:0.12px;}
#t1p_40{left:823px;bottom:182px;letter-spacing:0.12px;}
#t1q_40{left:165px;bottom:163px;letter-spacing:0.1px;word-spacing:-0.41px;}
#t1r_40{left:165px;bottom:145px;letter-spacing:0.1px;word-spacing:0.01px;}

.s1_40{font-size:14px;font-family:Helvetica-Bold_t12;color:#000;}
.s2_40{font-size:14px;font-family:Helvetica_10b;color:#000;}
.s3_40{font-size:15px;font-family:sub_Times-Roman_lfr;color:#000;}
.s4_40{font-size:15px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s5_40{font-size:12px;font-family:sub_Times-Roman_lfr;color:#030;}
.s6_40{font-size:15px;font-family:sub_Times-Roman_lfr;color:#030;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts40" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_t12;
	src: url("fonts/Helvetica-Bold_t12.woff") format("woff");
}

@font-face {
	font-family: Helvetica_10b;
	src: url("fonts/Helvetica_10b.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_Times-Roman_lfr;
	src: url("fonts/sub_Times-Roman_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg40Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg40" style="-webkit-user-select: none;"><object width="935" height="1210" data="40/40.svg" type="image/svg+xml" id="pdf40" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_40" class="t s1_40">3.1 </span><span id="t2_40" class="t s1_40">Compliance and Subsetting </span>
<span id="t3_40" class="t s2_40">The MIPS32® Instruction Set Manual, Revision 6.06 </span><span id="t4_40" class="t s2_40">30 </span>
<span id="t5_40" class="t s3_40">appropriate bits in the </span><span id="t6_40" class="t s4_40">FIR </span><span id="t7_40" class="t s3_40">CP1 register. The following allowable FPU subsets are compliant with the MIPS32 </span>
<span id="t8_40" class="t s3_40">architecture: </span>
<span id="t9_40" class="t s3_40">• </span><span id="ta_40" class="t s3_40">No FPU </span>
<span id="tb_40" class="t s3_40">Config1.FP=0 </span>
<span id="tc_40" class="t s3_40">• </span><span id="td_40" class="t s3_40">FPU with S, and W formats and all supporting instructions. </span>
<span id="te_40" class="t s3_40">This 32-bit subset is permitted by Release 6, but prohibited by pre-Release 6 releases. </span>
<span id="tf_40" class="t s3_40">Config1.FP=1, Status.FR=0, FIR.S=FIR.L=1, FIR.D=FIR.L=FIR.PS=0. </span>
<span id="tg_40" class="t s3_40">• </span><span id="th_40" class="t s3_40">FPU with S, D, W, and L formats and all supporting instructions </span>
<span id="ti_40" class="t s3_40">Config1.FP=1, Status.FR=(see below), FIR.S=FIR.L=FIR.D=FIR.L=1, FIR.PS=0. </span>
<span id="tj_40" class="t s3_40">pre-MIPSr5 permits this 64-bit configuration, and allows both FPU register modes. Status.FR=0 support is </span>
<span id="tk_40" class="t s3_40">required but Status.FR=1 support is optional. </span>
<span id="tl_40" class="t s3_40">MIPSr5 permits this 64-bit configuration, and requires both FPU register modes, i.e. both Status.FR=0 and </span>
<span id="tm_40" class="t s3_40">Status.FR=1 support are required. </span>
<span id="tn_40" class="t s3_40">Release 6 permits this 64-bit configuration, but requires Status.FR=1 and FIR.F64=1. Release 6 prohibits </span>
<span id="to_40" class="t s3_40">Status.FR=0 if FIR.D=1 or FIR.L=1. </span>
<span id="tp_40" class="t s3_40">• </span><span id="tq_40" class="t s3_40">FPU with S, D, PS, W, and L formats and all supporting instructions </span>
<span id="tr_40" class="t s3_40">Config1.FP=1, Status.FR=0/1, FIR.S=FIR.L=FIR.D=FIR.L=FIR.PS=1. </span>
<span id="ts_40" class="t s3_40">Release 6 prohibits this mode, and any mode with FIR.PS=1 paired single support. </span>
<span id="tt_40" class="t s3_40">• </span><span id="tu_40" class="t s3_40">In Release 5 of the Architecture, if floating point is implemented then FR=1 is required. I.e. the 64-bit FPU, </span>
<span id="tv_40" class="t s3_40">with the FR=1 64-bit FPU register model, is required. The FR=0 32-bit FPU register model continues to be </span>
<span id="tw_40" class="t s3_40">required. </span>
<span id="tx_40" class="t s3_40">• </span><span id="ty_40" class="t s3_40">Coprocessor 2 is optional and may be omitted. Software may determine if Coprocessor 2 is implemented by </span>
<span id="tz_40" class="t s3_40">checking the state of the C2 bit in the </span><span id="t10_40" class="t s4_40">Config1 </span><span id="t11_40" class="t s3_40">CP0 register. If Coprocessor 2 is implemented, the Coprocessor 2 </span>
<span id="t12_40" class="t s3_40">interface instructions (BC2, CFC2, COP2, CTC2, LDC2, LWC2, MFC2, MTC2, SDC2, and SWC2) may be </span>
<span id="t13_40" class="t s3_40">omitted on an instruction-by-instruction basis. </span>
<span id="t14_40" class="t s3_40">• </span><span id="t15_40" class="t s3_40">The caches are optional. The </span><span id="t16_40" class="t s4_40">Config1 </span>
<span id="t17_40" class="t s5_40">DL </span>
<span id="t18_40" class="t s3_40">and </span><span id="t19_40" class="t s4_40">Config1 </span>
<span id="t1a_40" class="t s5_40">IL </span>
<span id="t1b_40" class="t s6_40">fields denote whether the first level caches are present or </span>
<span id="t1c_40" class="t s6_40">not. </span>
<span id="t1d_40" class="t s3_40">• </span><span id="t1e_40" class="t s3_40">Instruction, CP0 Register, and CP1 Control Register fields that are marked “Reserved” or shown as “0” in the </span>
<span id="t1f_40" class="t s3_40">description of that field are reserved for future use by the architecture and are not available to implementations. </span>
<span id="t1g_40" class="t s3_40">Implementations may only use those fields that are explicitly reserved for implementation dependent use. </span>
<span id="t1h_40" class="t s3_40">• </span><span id="t1i_40" class="t s3_40">Supported Modules/ASEs are optional and may be subsetted out. In most cases, software may determine if a sup- </span>
<span id="t1j_40" class="t s3_40">ported Module/ASE is implemented by checking the appropriate bit in the </span><span id="t1k_40" class="t s4_40">Config1 </span><span id="t1l_40" class="t s3_40">or </span><span id="t1m_40" class="t s4_40">Config3 </span><span id="t1n_40" class="t s3_40">or </span><span id="t1o_40" class="t s4_40">Config4 </span><span id="t1p_40" class="t s3_40">CP0 </span>
<span id="t1q_40" class="t s3_40">register. If they are implemented, they must implement the entire ISA applicable to the component, or implement </span>
<span id="t1r_40" class="t s3_40">subsets that are approved by the Module/ASE specifications. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
