// Seed: 2499827246
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = 1;
  assign id_1 = id_7;
  assign id_6 = id_2;
endmodule
module module_1 (
    output wand id_0,
    input wand id_1,
    output supply1 id_2,
    output tri0 id_3,
    input uwire id_4,
    output wand id_5,
    input wand id_6,
    inout supply0 id_7,
    input tri1 id_8,
    output wire id_9,
    input wor id_10,
    output wire id_11,
    input tri0 id_12,
    output wire void id_13,
    output tri0 id_14,
    output tri1 id_15
);
  wire id_17;
  module_0(
      id_17, id_17, id_17, id_17, id_17, id_17, id_17
  );
  wire id_18;
  id_19(
      1 - id_0, id_15, id_10, id_12, id_12
  );
endmodule
