IMAGE_VERSION 2

BOOT_FROM      sd

DATA 4 0x020c4068 0xffffffff	
DATA 4 0x020c406c 0xffffffff	
DATA 4 0x020c4070 0xffffffff	
DATA 4 0x020c4074 0xffffffff	
DATA 4 0x020c4078 0xffffffff	
DATA 4 0x020c407c 0xffffffff	
DATA 4 0x020c4080 0xffffffff	
DATA 4 0x020c4084 0xffffffff	

//DATA 4 0x020c4000 0x040110fe
DATA 4 0x020c4018 0x00060324    //DDR clk to 400MHz
//DATA 4 0x020c4014 0x02018d00

DATA 4 0x020e0798 0x00080000	// IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE 
DATA 4 0x020e0758 0x00000000	// IOMUXC_SW_PAD_CTL_GRP_DDRPKE
DATA 4 0x020e0588 0x00020030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0
DATA 4 0x020e0594 0x00020030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1

DATA 4 0x020e056c 0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS
DATA 4 0x020e0578 0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS
DATA 4 0x020e074c 0x00000030	// IOMUXC_SW_PAD_CTL_GRP_ADDDS

DATA 4 0x020e057c 0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET
DATA 4 0x020e058c 0x00000300    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2
DATA 4 0x020e059c 0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0
DATA 4 0x020e05a0 0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1
DATA 4 0x020e078c 0x00000030	// IOMUXC_SW_PAD_CTL_GRP_CTLDS

DATA 4 0x020e0770 0x00010000    // HYS mode
DATA 4 0x020e0750 0x00020000	// IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL 
DATA 4 0x020e05a8 0x00003030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0 
DATA 4 0x020e05b0 0x00003030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1 
DATA 4 0x020e0524 0x00003030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2 
DATA 4 0x020e051c 0x00003030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3 

DATA 4 0x020e0774 0x00020000	// IOMUXC_SW_PAD_CTL_GRP_DDRMODE
DATA 4 0x020e0784 0x00000030	// IOMUXC_SW_PAD_CTL_GRP_B0DS 
DATA 4 0x020e0788 0x00000030	// IOMUXC_SW_PAD_CTL_GRP_B1DS 
DATA 4 0x020e0794 0x00000030	// IOMUXC_SW_PAD_CTL_GRP_B2DS 
DATA 4 0x020e079c 0x00000030	// IOMUXC_SW_PAD_CTL_GRP_B3DS 

DATA 4 0x020e05ac 0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0
DATA 4 0x020e05b4 0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1
DATA 4 0x020e0528 0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2
DATA 4 0x020e0520 0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3

DATA 4 0x021b001c 0x00008000	// MMDC0_MDSCR, set the Configuration request bit during MMDC set up
DATA 4 0x021b085c 0x1b5f0107	//LPDDR2 ZQ params

DATA 4 0x021b0800 0xa1390000    // DDR_PHY_P0_MPZQHWCTRL, enable one time ZQ calibration

DATA 4 0x021b0890 0x00400000    //ca bus abs delay 
DATA 4 0x021b0848 0x24282826    //Read calibration 
DATA 4 0x021b0850 0x383a443e    //Write calibration 
DATA 4 0x021b083c 0x20000000	//dqs gating dis
DATA 4 0x021b0840 0x0

DATA 4 0x021b081c 0x00000000	// DDR_PHY_P0_MPREDQBY0DL3
DATA 4 0x021b0820 0x44444444    // DDR_PHY_P0_MPREDQBY1DL3
DATA 4 0x021b0824 0x66666666	// DDR_PHY_P0_MPREDQBY2DL3
DATA 4 0x021b0828 0x00000000	// DDR_PHY_P0_MPREDQBY3DL3

DATA 4 0x021b082c 0xf3333333    //all byte 0 data & dm delayed by 3
DATA 4 0x021b0830 0xe2222222    //all byte 1 data & dm delayed by 3
DATA 4 0x021b0834 0xf3333333    //all byte 2 data & dm delayed by 3
DATA 4 0x021b0838 0xf3333333    //all byte 3 data & dm delayed by 3
	
DATA 4 0x021b08b8 0x00000800	//frc_msr

DATA 4 0x021b0004 0x00020036	// MMDC0_MDPDC
DATA 4 0x021b0008 0x00000000	// MMDC0_MDOTC
DATA 4 0x021b000c 0x444961a5	// MMDC0_MDCFG0
DATA 4 0x021b0010 0x00160e83	// MMDC0_MDCFG1
DATA 4 0x021b0014 0x000000dd	// MMDC0_MDCFG2

DATA 4 0x021b0018 0x00001748	// MMDC0_MDMISC
DATA 4 0x021b001c 0x00008000    // MMDC0_MDSCR
DATA 4 0x021b002c 0x149F26D2	// MMDC0_MDRWD;
DATA 4 0x021b0030 0x00000010	// MMDC0_MDOR
DATA 4 0x021b0038 0x0021099B    // MMDC0_MDCFG3LP
DATA 4 0x021b0040 0x0000000b	// CS0_END 
DATA 4 0x021b0400 0x11420000    // MMDC0_MAARCR ADOPT optimized priorities
DATA 4 0x021b0000 0x83010000	// MMDC0_MDCTL

DATA 4 0x021b001c 0x003f8030	// MRW: BA=0 CS=0 MR_ADDR=63 MR_OP=0
DATA 4 0x021b001c 0xff0a8030	// MRW: BA=0 CS=0 MR_ADDR=10 MR_OP=ff
DATA 4 0x021b001c 0xc2018030	// MRW: BA=0 CS=0 MR_ADDR=1  MR_OP=c2
DATA 4 0x021b001c 0x05028030	// MRW: BA=0 CS=0 MR_ADDR=2  MR_OP=6. tcl=8, tcwl=4
DATA 4 0x021b001c 0x02038030	// MRW: BA=0 CS=0 MR_ADDR=3  MR_OP=2.drive=240/6

DATA 4 0x021b0800 0xa1390003 	// DDR_PHY_P0_MPZQHWCTRL, enable automatic ZQ calibration
DATA 4 0x021b0020 0x00001800	// MMDC0_MDREF
DATA 4 0x021b0818 0x0 		// DDR_PHY_P0_MPODTCTRL
DATA 4 0x021b0004 0x00025576
DATA 4 0x021b0404 0x00011006 
DATA 4 0x021b001c 0x00000000

