{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700621175949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700621175950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 09:46:15 2023 " "Processing started: Wed Nov 22 09:46:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700621175950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700621175950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrap -c wrap " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrap -c wrap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700621175950 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700621176466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700621176466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROMIN1.v 1 1 " "Found 1 design units, including 1 entities, in source file ROMIN1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROMIN1 " "Found entity 1: ROMIN1" {  } { { "ROMIN1.v" "" { Text "/home/doe/Downloads/WrapKyber/ROMIN1.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700621186658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700621186658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.v 1 1 " "Found 1 design units, including 1 entities, in source file ROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "/home/doe/Downloads/WrapKyber/ROM.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700621186659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700621186659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "/home/doe/Downloads/WrapKyber/RAM.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700621186660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700621186660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_xx2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_xx2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_xx2 " "Found entity 1: mux_xx2" {  } { { "mux_xx2.v" "" { Text "/home/doe/Downloads/WrapKyber/mux_xx2.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700621186661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700621186661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GrayCell.v 1 1 " "Found 1 design units, including 1 entities, in source file GrayCell.v" { { "Info" "ISGN_ENTITY_NAME" "1 GrayCell " "Found entity 1: GrayCell" {  } { { "GrayCell.v" "" { Text "/home/doe/Downloads/WrapKyber/GrayCell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700621186662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700621186662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "/home/doe/Downloads/WrapKyber/control.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700621186663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700621186663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butterfly.v 1 1 " "Found 1 design units, including 1 entities, in source file butterfly.v" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly " "Found entity 1: butterfly" {  } { { "butterfly.v" "" { Text "/home/doe/Downloads/WrapKyber/butterfly.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700621186664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700621186664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BlackCell.v 1 1 " "Found 1 design units, including 1 entities, in source file BlackCell.v" { { "Info" "ISGN_ENTITY_NAME" "1 BlackCell " "Found entity 1: BlackCell" {  } { { "BlackCell.v" "" { Text "/home/doe/Downloads/WrapKyber/BlackCell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700621186664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700621186664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BKmodSUB.v 3 3 " "Found 3 design units, including 3 entities, in source file BKmodSUB.v" { { "Info" "ISGN_ENTITY_NAME" "1 BKmodSUB " "Found entity 1: BKmodSUB" {  } { { "BKmodSUB.v" "" { Text "/home/doe/Downloads/WrapKyber/BKmodSUB.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700621186666 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor16SUB " "Found entity 2: xor16SUB" {  } { { "BKmodSUB.v" "" { Text "/home/doe/Downloads/WrapKyber/BKmodSUB.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700621186666 ""} { "Info" "ISGN_ENTITY_NAME" "3 pg16SUB " "Found entity 3: pg16SUB" {  } { { "BKmodSUB.v" "" { Text "/home/doe/Downloads/WrapKyber/BKmodSUB.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700621186666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700621186666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BKmodADD.v 3 3 " "Found 3 design units, including 3 entities, in source file BKmodADD.v" { { "Info" "ISGN_ENTITY_NAME" "1 BKmodADD " "Found entity 1: BKmodADD" {  } { { "BKmodADD.v" "" { Text "/home/doe/Downloads/WrapKyber/BKmodADD.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700621186667 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor16SUM " "Found entity 2: xor16SUM" {  } { { "BKmodADD.v" "" { Text "/home/doe/Downloads/WrapKyber/BKmodADD.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700621186667 ""} { "Info" "ISGN_ENTITY_NAME" "3 pg16SUM " "Found entity 3: pg16SUM" {  } { { "BKmodADD.v" "" { Text "/home/doe/Downloads/WrapKyber/BKmodADD.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700621186667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700621186667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrett.v 1 1 " "Found 1 design units, including 1 entities, in source file barrett.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrett " "Found entity 1: barrett" {  } { { "barrett.v" "" { Text "/home/doe/Downloads/WrapKyber/barrett.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700621186668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700621186668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Address_Gen.v 1 1 " "Found 1 design units, including 1 entities, in source file Address_Gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Address_Gen " "Found entity 1: Address_Gen" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700621186669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700621186669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrap " "Found entity 1: wrap" {  } { { "wrap.v" "" { Text "/home/doe/Downloads/WrapKyber/wrap.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700621186671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700621186671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MULT3.v 1 1 " "Found 1 design units, including 1 entities, in source file MULT3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT3 " "Found entity 1: MULT3" {  } { { "MULT3.v" "" { Text "/home/doe/Downloads/WrapKyber/MULT3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700621186672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700621186672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MULT6.v 1 1 " "Found 1 design units, including 1 entities, in source file MULT6.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT6 " "Found entity 1: MULT6" {  } { { "MULT6.v" "" { Text "/home/doe/Downloads/WrapKyber/MULT6.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700621186672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700621186672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Wrap_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file Wrap_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wrap_tb " "Found entity 1: Wrap_tb" {  } { { "Wrap_tb.v" "" { Text "/home/doe/Downloads/WrapKyber/Wrap_tb.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700621186674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700621186674 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrap " "Elaborating entity \"wrap\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700621186750 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 wrap.v(174) " "Verilog HDL assignment warning at wrap.v(174): truncated value with size 32 to match size of target (16)" {  } { { "wrap.v" "" { Text "/home/doe/Downloads/WrapKyber/wrap.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186753 "|wrap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 wrap.v(175) " "Verilog HDL assignment warning at wrap.v(175): truncated value with size 32 to match size of target (16)" {  } { { "wrap.v" "" { Text "/home/doe/Downloads/WrapKyber/wrap.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186753 "|wrap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 wrap.v(176) " "Verilog HDL assignment warning at wrap.v(176): truncated value with size 32 to match size of target (16)" {  } { { "wrap.v" "" { Text "/home/doe/Downloads/WrapKyber/wrap.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186753 "|wrap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 wrap.v(177) " "Verilog HDL assignment warning at wrap.v(177): truncated value with size 32 to match size of target (16)" {  } { { "wrap.v" "" { Text "/home/doe/Downloads/WrapKyber/wrap.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186754 "|wrap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMIN1 ROMIN1:iROMIN11 " "Elaborating entity \"ROMIN1\" for hierarchy \"ROMIN1:iROMIN11\"" {  } { { "wrap.v" "iROMIN11" { Text "/home/doe/Downloads/WrapKyber/wrap.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700621186755 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.data_a 0 ROMIN1.v(28) " "Net \"mem_ROMWRAP.data_a\" at ROMIN1.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "ROMIN1.v" "" { Text "/home/doe/Downloads/WrapKyber/ROMIN1.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700621186756 "|wrap|ROMIN1:iROMIN11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.waddr_a 0 ROMIN1.v(28) " "Net \"mem_ROMWRAP.waddr_a\" at ROMIN1.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "ROMIN1.v" "" { Text "/home/doe/Downloads/WrapKyber/ROMIN1.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700621186756 "|wrap|ROMIN1:iROMIN11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.we_a 0 ROMIN1.v(28) " "Net \"mem_ROMWRAP.we_a\" at ROMIN1.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "ROMIN1.v" "" { Text "/home/doe/Downloads/WrapKyber/ROMIN1.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700621186756 "|wrap|ROMIN1:iROMIN11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Address_Gen Address_Gen:iAddress_Gen1 " "Elaborating entity \"Address_Gen\" for hierarchy \"Address_Gen:iAddress_Gen1\"" {  } { { "wrap.v" "iAddress_Gen1" { Text "/home/doe/Downloads/WrapKyber/wrap.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700621186758 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(95) " "Verilog HDL assignment warning at Address_Gen.v(95): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186765 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(99) " "Verilog HDL assignment warning at Address_Gen.v(99): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186765 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(102) " "Verilog HDL assignment warning at Address_Gen.v(102): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186765 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(131) " "Verilog HDL assignment warning at Address_Gen.v(131): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186765 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(132) " "Verilog HDL assignment warning at Address_Gen.v(132): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186765 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(145) " "Verilog HDL assignment warning at Address_Gen.v(145): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186765 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(146) " "Verilog HDL assignment warning at Address_Gen.v(146): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186765 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(153) " "Verilog HDL assignment warning at Address_Gen.v(153): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186765 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(157) " "Verilog HDL assignment warning at Address_Gen.v(157): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186766 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(163) " "Verilog HDL assignment warning at Address_Gen.v(163): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186766 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(164) " "Verilog HDL assignment warning at Address_Gen.v(164): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186766 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(165) " "Verilog HDL assignment warning at Address_Gen.v(165): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186766 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(166) " "Verilog HDL assignment warning at Address_Gen.v(166): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186766 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(175) " "Verilog HDL assignment warning at Address_Gen.v(175): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186766 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(176) " "Verilog HDL assignment warning at Address_Gen.v(176): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186766 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(177) " "Verilog HDL assignment warning at Address_Gen.v(177): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186766 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(178) " "Verilog HDL assignment warning at Address_Gen.v(178): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186766 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(182) " "Verilog HDL assignment warning at Address_Gen.v(182): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186766 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(193) " "Verilog HDL assignment warning at Address_Gen.v(193): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186766 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(194) " "Verilog HDL assignment warning at Address_Gen.v(194): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186766 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(196) " "Verilog HDL assignment warning at Address_Gen.v(196): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186766 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(201) " "Verilog HDL assignment warning at Address_Gen.v(201): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186766 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(202) " "Verilog HDL assignment warning at Address_Gen.v(202): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186766 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(203) " "Verilog HDL assignment warning at Address_Gen.v(203): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186766 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(204) " "Verilog HDL assignment warning at Address_Gen.v(204): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186766 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(208) " "Verilog HDL assignment warning at Address_Gen.v(208): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186766 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(215) " "Verilog HDL assignment warning at Address_Gen.v(215): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186766 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(220) " "Verilog HDL assignment warning at Address_Gen.v(220): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186766 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(221) " "Verilog HDL assignment warning at Address_Gen.v(221): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186766 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(227) " "Verilog HDL assignment warning at Address_Gen.v(227): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186766 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(228) " "Verilog HDL assignment warning at Address_Gen.v(228): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186766 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(229) " "Verilog HDL assignment warning at Address_Gen.v(229): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186766 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(230) " "Verilog HDL assignment warning at Address_Gen.v(230): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186766 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(234) " "Verilog HDL assignment warning at Address_Gen.v(234): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186766 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(245) " "Verilog HDL assignment warning at Address_Gen.v(245): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186766 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(246) " "Verilog HDL assignment warning at Address_Gen.v(246): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186766 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(248) " "Verilog HDL assignment warning at Address_Gen.v(248): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186766 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(253) " "Verilog HDL assignment warning at Address_Gen.v(253): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186766 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(254) " "Verilog HDL assignment warning at Address_Gen.v(254): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186766 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(255) " "Verilog HDL assignment warning at Address_Gen.v(255): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186766 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(256) " "Verilog HDL assignment warning at Address_Gen.v(256): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(261) " "Verilog HDL assignment warning at Address_Gen.v(261): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(272) " "Verilog HDL assignment warning at Address_Gen.v(272): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(273) " "Verilog HDL assignment warning at Address_Gen.v(273): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(275) " "Verilog HDL assignment warning at Address_Gen.v(275): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(280) " "Verilog HDL assignment warning at Address_Gen.v(280): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(281) " "Verilog HDL assignment warning at Address_Gen.v(281): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(282) " "Verilog HDL assignment warning at Address_Gen.v(282): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(283) " "Verilog HDL assignment warning at Address_Gen.v(283): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(287) " "Verilog HDL assignment warning at Address_Gen.v(287): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(298) " "Verilog HDL assignment warning at Address_Gen.v(298): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(299) " "Verilog HDL assignment warning at Address_Gen.v(299): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(301) " "Verilog HDL assignment warning at Address_Gen.v(301): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(306) " "Verilog HDL assignment warning at Address_Gen.v(306): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(307) " "Verilog HDL assignment warning at Address_Gen.v(307): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(308) " "Verilog HDL assignment warning at Address_Gen.v(308): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(309) " "Verilog HDL assignment warning at Address_Gen.v(309): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(311) " "Verilog HDL assignment warning at Address_Gen.v(311): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(314) " "Verilog HDL assignment warning at Address_Gen.v(314): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(315) " "Verilog HDL assignment warning at Address_Gen.v(315): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(316) " "Verilog HDL assignment warning at Address_Gen.v(316): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(324) " "Verilog HDL assignment warning at Address_Gen.v(324): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(325) " "Verilog HDL assignment warning at Address_Gen.v(325): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(326) " "Verilog HDL assignment warning at Address_Gen.v(326): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(327) " "Verilog HDL assignment warning at Address_Gen.v(327): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(331) " "Verilog HDL assignment warning at Address_Gen.v(331): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(336) " "Verilog HDL assignment warning at Address_Gen.v(336): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(340) " "Verilog HDL assignment warning at Address_Gen.v(340): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(343) " "Verilog HDL assignment warning at Address_Gen.v(343): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(344) " "Verilog HDL assignment warning at Address_Gen.v(344): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(345) " "Verilog HDL assignment warning at Address_Gen.v(345): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(349) " "Verilog HDL assignment warning at Address_Gen.v(349): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(350) " "Verilog HDL assignment warning at Address_Gen.v(350): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(351) " "Verilog HDL assignment warning at Address_Gen.v(351): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186767 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(352) " "Verilog HDL assignment warning at Address_Gen.v(352): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(357) " "Verilog HDL assignment warning at Address_Gen.v(357): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(368) " "Verilog HDL assignment warning at Address_Gen.v(368): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(369) " "Verilog HDL assignment warning at Address_Gen.v(369): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(371) " "Verilog HDL assignment warning at Address_Gen.v(371): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(375) " "Verilog HDL assignment warning at Address_Gen.v(375): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(376) " "Verilog HDL assignment warning at Address_Gen.v(376): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(377) " "Verilog HDL assignment warning at Address_Gen.v(377): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(378) " "Verilog HDL assignment warning at Address_Gen.v(378): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(383) " "Verilog HDL assignment warning at Address_Gen.v(383): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(394) " "Verilog HDL assignment warning at Address_Gen.v(394): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(395) " "Verilog HDL assignment warning at Address_Gen.v(395): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(397) " "Verilog HDL assignment warning at Address_Gen.v(397): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(401) " "Verilog HDL assignment warning at Address_Gen.v(401): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(402) " "Verilog HDL assignment warning at Address_Gen.v(402): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(403) " "Verilog HDL assignment warning at Address_Gen.v(403): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(404) " "Verilog HDL assignment warning at Address_Gen.v(404): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(409) " "Verilog HDL assignment warning at Address_Gen.v(409): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(420) " "Verilog HDL assignment warning at Address_Gen.v(420): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(421) " "Verilog HDL assignment warning at Address_Gen.v(421): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(423) " "Verilog HDL assignment warning at Address_Gen.v(423): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(427) " "Verilog HDL assignment warning at Address_Gen.v(427): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(428) " "Verilog HDL assignment warning at Address_Gen.v(428): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(429) " "Verilog HDL assignment warning at Address_Gen.v(429): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(430) " "Verilog HDL assignment warning at Address_Gen.v(430): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(435) " "Verilog HDL assignment warning at Address_Gen.v(435): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(442) " "Verilog HDL assignment warning at Address_Gen.v(442): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(447) " "Verilog HDL assignment warning at Address_Gen.v(447): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(448) " "Verilog HDL assignment warning at Address_Gen.v(448): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(453) " "Verilog HDL assignment warning at Address_Gen.v(453): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(454) " "Verilog HDL assignment warning at Address_Gen.v(454): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(455) " "Verilog HDL assignment warning at Address_Gen.v(455): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(456) " "Verilog HDL assignment warning at Address_Gen.v(456): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186768 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(461) " "Verilog HDL assignment warning at Address_Gen.v(461): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186769 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(472) " "Verilog HDL assignment warning at Address_Gen.v(472): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186769 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(473) " "Verilog HDL assignment warning at Address_Gen.v(473): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186769 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(475) " "Verilog HDL assignment warning at Address_Gen.v(475): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186769 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(479) " "Verilog HDL assignment warning at Address_Gen.v(479): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186769 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(480) " "Verilog HDL assignment warning at Address_Gen.v(480): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186769 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(481) " "Verilog HDL assignment warning at Address_Gen.v(481): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186769 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(482) " "Verilog HDL assignment warning at Address_Gen.v(482): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186769 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(496) " "Verilog HDL assignment warning at Address_Gen.v(496): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186769 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(500) " "Verilog HDL assignment warning at Address_Gen.v(500): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186769 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(501) " "Verilog HDL assignment warning at Address_Gen.v(501): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186769 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(502) " "Verilog HDL assignment warning at Address_Gen.v(502): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186769 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(503) " "Verilog HDL assignment warning at Address_Gen.v(503): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186769 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(507) " "Verilog HDL assignment warning at Address_Gen.v(507): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186769 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(510) " "Verilog HDL assignment warning at Address_Gen.v(510): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186769 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(514) " "Verilog HDL assignment warning at Address_Gen.v(514): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186769 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(517) " "Verilog HDL assignment warning at Address_Gen.v(517): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/doe/Downloads/WrapKyber/Address_Gen.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186769 "|wrap|Address_Gen:iAddress_Gen1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:iRAM1 " "Elaborating entity \"RAM\" for hierarchy \"RAM:iRAM1\"" {  } { { "wrap.v" "iRAM1" { Text "/home/doe/Downloads/WrapKyber/wrap.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700621186770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:icontrol " "Elaborating entity \"control\" for hierarchy \"control:icontrol\"" {  } { { "wrap.v" "icontrol" { Text "/home/doe/Downloads/WrapKyber/wrap.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700621186816 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 control.v(88) " "Verilog HDL assignment warning at control.v(88): truncated value with size 32 to match size of target (8)" {  } { { "control.v" "" { Text "/home/doe/Downloads/WrapKyber/control.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186819 "|wrap|control:icontrol"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 control.v(106) " "Verilog HDL assignment warning at control.v(106): truncated value with size 32 to match size of target (8)" {  } { { "control.v" "" { Text "/home/doe/Downloads/WrapKyber/control.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186819 "|wrap|control:icontrol"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 control.v(146) " "Verilog HDL assignment warning at control.v(146): truncated value with size 32 to match size of target (8)" {  } { { "control.v" "" { Text "/home/doe/Downloads/WrapKyber/control.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186819 "|wrap|control:icontrol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:iROM " "Elaborating entity \"ROM\" for hierarchy \"ROM:iROM\"" {  } { { "wrap.v" "iROM" { Text "/home/doe/Downloads/WrapKyber/wrap.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700621186820 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROM.data_a 0 ROM.v(28) " "Net \"mem_ROM.data_a\" at ROM.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "/home/doe/Downloads/WrapKyber/ROM.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700621186827 "|wrap|ROM:iROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROM.waddr_a 0 ROM.v(28) " "Net \"mem_ROM.waddr_a\" at ROM.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "/home/doe/Downloads/WrapKyber/ROM.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700621186827 "|wrap|ROM:iROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROM.we_a 0 ROM.v(28) " "Net \"mem_ROM.we_a\" at ROM.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "/home/doe/Downloads/WrapKyber/ROM.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700621186827 "|wrap|ROM:iROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterfly butterfly:ibutterfly1 " "Elaborating entity \"butterfly\" for hierarchy \"butterfly:ibutterfly1\"" {  } { { "wrap.v" "ibutterfly1" { Text "/home/doe/Downloads/WrapKyber/wrap.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700621186837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT3 butterfly:ibutterfly1\|MULT3:iMULT31 " "Elaborating entity \"MULT3\" for hierarchy \"butterfly:ibutterfly1\|MULT3:iMULT31\"" {  } { { "butterfly.v" "iMULT31" { Text "/home/doe/Downloads/WrapKyber/butterfly.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700621186846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult butterfly:ibutterfly1\|MULT3:iMULT31\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"butterfly:ibutterfly1\|MULT3:iMULT31\|lpm_mult:lpm_mult_component\"" {  } { { "MULT3.v" "lpm_mult_component" { Text "/home/doe/Downloads/WrapKyber/MULT3.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700621186883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "butterfly:ibutterfly1\|MULT3:iMULT31\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"butterfly:ibutterfly1\|MULT3:iMULT31\|lpm_mult:lpm_mult_component\"" {  } { { "MULT3.v" "" { Text "/home/doe/Downloads/WrapKyber/MULT3.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700621186884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "butterfly:ibutterfly1\|MULT3:iMULT31\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"butterfly:ibutterfly1\|MULT3:iMULT31\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700621186884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700621186884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700621186884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700621186884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700621186884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700621186884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700621186884 ""}  } { { "MULT3.v" "" { Text "/home/doe/Downloads/WrapKyber/MULT3.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700621186884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5vo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5vo.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5vo " "Found entity 1: mult_5vo" {  } { { "db/mult_5vo.v" "" { Text "/home/doe/Downloads/WrapKyber/db/mult_5vo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700621186925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700621186925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_5vo butterfly:ibutterfly1\|MULT3:iMULT31\|lpm_mult:lpm_mult_component\|mult_5vo:auto_generated " "Elaborating entity \"mult_5vo\" for hierarchy \"butterfly:ibutterfly1\|MULT3:iMULT31\|lpm_mult:lpm_mult_component\|mult_5vo:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/doe/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700621186926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrett butterfly:ibutterfly1\|barrett:ibarrett " "Elaborating entity \"barrett\" for hierarchy \"butterfly:ibutterfly1\|barrett:ibarrett\"" {  } { { "butterfly.v" "ibarrett" { Text "/home/doe/Downloads/WrapKyber/butterfly.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700621186929 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 barrett.v(74) " "Verilog HDL assignment warning at barrett.v(74): truncated value with size 64 to match size of target (32)" {  } { { "barrett.v" "" { Text "/home/doe/Downloads/WrapKyber/barrett.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186929 "|wrap|butterfly:ibutterfly1|barrett:ibarrett"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 barrett.v(77) " "Verilog HDL assignment warning at barrett.v(77): truncated value with size 64 to match size of target (16)" {  } { { "barrett.v" "" { Text "/home/doe/Downloads/WrapKyber/barrett.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700621186929 "|wrap|butterfly:ibutterfly1|barrett:ibarrett"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT6 butterfly:ibutterfly1\|barrett:ibarrett\|MULT6:iMULT62 " "Elaborating entity \"MULT6\" for hierarchy \"butterfly:ibutterfly1\|barrett:ibarrett\|MULT6:iMULT62\"" {  } { { "barrett.v" "iMULT62" { Text "/home/doe/Downloads/WrapKyber/barrett.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700621186937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult butterfly:ibutterfly1\|barrett:ibarrett\|MULT6:iMULT62\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"butterfly:ibutterfly1\|barrett:ibarrett\|MULT6:iMULT62\|lpm_mult:lpm_mult_component\"" {  } { { "MULT6.v" "lpm_mult_component" { Text "/home/doe/Downloads/WrapKyber/MULT6.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700621186940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "butterfly:ibutterfly1\|barrett:ibarrett\|MULT6:iMULT62\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"butterfly:ibutterfly1\|barrett:ibarrett\|MULT6:iMULT62\|lpm_mult:lpm_mult_component\"" {  } { { "MULT6.v" "" { Text "/home/doe/Downloads/WrapKyber/MULT6.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700621186941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "butterfly:ibutterfly1\|barrett:ibarrett\|MULT6:iMULT62\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"butterfly:ibutterfly1\|barrett:ibarrett\|MULT6:iMULT62\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700621186941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700621186941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700621186941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700621186941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 32 " "Parameter \"lpm_widtha\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700621186941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 32 " "Parameter \"lpm_widthb\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700621186941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 64 " "Parameter \"lpm_widthp\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700621186941 ""}  } { { "MULT6.v" "" { Text "/home/doe/Downloads/WrapKyber/MULT6.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700621186941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6vo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6vo.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6vo " "Found entity 1: mult_6vo" {  } { { "db/mult_6vo.v" "" { Text "/home/doe/Downloads/WrapKyber/db/mult_6vo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700621186977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700621186977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_6vo butterfly:ibutterfly1\|barrett:ibarrett\|MULT6:iMULT62\|lpm_mult:lpm_mult_component\|mult_6vo:auto_generated " "Elaborating entity \"mult_6vo\" for hierarchy \"butterfly:ibutterfly1\|barrett:ibarrett\|MULT6:iMULT62\|lpm_mult:lpm_mult_component\|mult_6vo:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/doe/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700621186977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BKmodADD butterfly:ibutterfly1\|BKmodADD:iBKmodADD " "Elaborating entity \"BKmodADD\" for hierarchy \"butterfly:ibutterfly1\|BKmodADD:iBKmodADD\"" {  } { { "butterfly.v" "iBKmodADD" { Text "/home/doe/Downloads/WrapKyber/butterfly.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700621186990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pg16SUM butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|pg16SUM:ipg16SUM1 " "Elaborating entity \"pg16SUM\" for hierarchy \"butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|pg16SUM:ipg16SUM1\"" {  } { { "BKmodADD.v" "ipg16SUM1" { Text "/home/doe/Downloads/WrapKyber/BKmodADD.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700621186991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GrayCell butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|GrayCell:blockr1c1 " "Elaborating entity \"GrayCell\" for hierarchy \"butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|GrayCell:blockr1c1\"" {  } { { "BKmodADD.v" "blockr1c1" { Text "/home/doe/Downloads/WrapKyber/BKmodADD.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700621186992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlackCell butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|BlackCell:blockr1c3 " "Elaborating entity \"BlackCell\" for hierarchy \"butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|BlackCell:blockr1c3\"" {  } { { "BKmodADD.v" "blockr1c3" { Text "/home/doe/Downloads/WrapKyber/BKmodADD.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700621186993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor16SUM butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|xor16SUM:ixor16SUM_1 " "Elaborating entity \"xor16SUM\" for hierarchy \"butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|xor16SUM:ixor16SUM_1\"" {  } { { "BKmodADD.v" "ixor16SUM_1" { Text "/home/doe/Downloads/WrapKyber/BKmodADD.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700621187003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BKmodSUB butterfly:ibutterfly1\|BKmodSUB:iBKmodSUB " "Elaborating entity \"BKmodSUB\" for hierarchy \"butterfly:ibutterfly1\|BKmodSUB:iBKmodSUB\"" {  } { { "butterfly.v" "iBKmodSUB" { Text "/home/doe/Downloads/WrapKyber/butterfly.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700621187004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pg16SUB butterfly:ibutterfly1\|BKmodSUB:iBKmodSUB\|pg16SUB:ipg16SUB1 " "Elaborating entity \"pg16SUB\" for hierarchy \"butterfly:ibutterfly1\|BKmodSUB:iBKmodSUB\|pg16SUB:ipg16SUB1\"" {  } { { "BKmodSUB.v" "ipg16SUB1" { Text "/home/doe/Downloads/WrapKyber/BKmodSUB.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700621187006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor16SUB butterfly:ibutterfly1\|BKmodSUB:iBKmodSUB\|xor16SUB:ixor16SUB_1 " "Elaborating entity \"xor16SUB\" for hierarchy \"butterfly:ibutterfly1\|BKmodSUB:iBKmodSUB\|xor16SUB:ixor16SUB_1\"" {  } { { "BKmodSUB.v" "ixor16SUB_1" { Text "/home/doe/Downloads/WrapKyber/BKmodSUB.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700621187016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_xx2 butterfly:ibutterfly1\|mux_xx2:imux_xx21 " "Elaborating entity \"mux_xx2\" for hierarchy \"butterfly:ibutterfly1\|mux_xx2:imux_xx21\"" {  } { { "butterfly.v" "imux_xx21" { Text "/home/doe/Downloads/WrapKyber/butterfly.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700621187017 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROM:iROM\|mem_ROM " "RAM logic \"ROM:iROM\|mem_ROM\" is uninferred due to inappropriate RAM size" {  } { { "ROM.v" "mem_ROM" { Text "/home/doe/Downloads/WrapKyber/ROM.v" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1700621189155 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1700621189155 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ROMIN1:iROMIN12\|mem_ROMWRAP_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ROMIN1:iROMIN12\|mem_ROMWRAP_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/wrap.ram0_ROMIN1_b6a3edc1.hdl.mif " "Parameter INIT_FILE set to db/wrap.ram0_ROMIN1_b6a3edc1.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ROMIN1:iROMIN11\|mem_ROMWRAP_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ROMIN1:iROMIN11\|mem_ROMWRAP_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/wrap.ram0_ROMIN1_b6a3edc1.hdl.mif " "Parameter INIT_FILE set to db/wrap.ram0_ROMIN1_b6a3edc1.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1700621194152 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1700621194152 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1700621194152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROMIN1:iROMIN12\|altsyncram:mem_ROMWRAP_rtl_0 " "Elaborated megafunction instantiation \"ROMIN1:iROMIN12\|altsyncram:mem_ROMWRAP_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700621194215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROMIN1:iROMIN12\|altsyncram:mem_ROMWRAP_rtl_0 " "Instantiated megafunction \"ROMIN1:iROMIN12\|altsyncram:mem_ROMWRAP_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700621194215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700621194215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700621194215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700621194215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700621194215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700621194215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700621194215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700621194215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700621194215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700621194215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700621194215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700621194215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700621194215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700621194215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700621194215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700621194215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700621194215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/wrap.ram0_ROMIN1_b6a3edc1.hdl.mif " "Parameter \"INIT_FILE\" = \"db/wrap.ram0_ROMIN1_b6a3edc1.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700621194215 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700621194215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iku1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iku1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iku1 " "Found entity 1: altsyncram_iku1" {  } { { "db/altsyncram_iku1.tdf" "" { Text "/home/doe/Downloads/WrapKyber/db/altsyncram_iku1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700621194258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700621194258 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700621199615 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2938 " "2938 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700621205141 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700621206321 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700621206321 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13014 " "Implemented 13014 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700621207317 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700621207317 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12903 " "Implemented 12903 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700621207317 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1700621207317 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1700621207317 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700621207317 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 140 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1180 " "Peak virtual memory: 1180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700621207359 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 09:46:47 2023 " "Processing ended: Wed Nov 22 09:46:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700621207359 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700621207359 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700621207359 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700621207359 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1700621208492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700621208493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 09:46:48 2023 " "Processing started: Wed Nov 22 09:46:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700621208493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1700621208493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off wrap -c wrap " "Command: quartus_fit --read_settings_files=off --write_settings_files=off wrap -c wrap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1700621208493 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1700621208566 ""}
{ "Info" "0" "" "Project  = wrap" {  } {  } 0 0 "Project  = wrap" 0 0 "Fitter" 0 0 1700621208567 ""}
{ "Info" "0" "" "Revision = wrap" {  } {  } 0 0 "Revision = wrap" 0 0 "Fitter" 0 0 1700621208567 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1700621208933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1700621208933 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "wrap 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"wrap\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1700621209003 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700621209059 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700621209060 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ROMIN1:iROMIN11\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_iku1:auto_generated\|ram_block1a0 " "Atom \"ROMIN1:iROMIN11\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_iku1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1700621209172 "|wrap|ROMIN1:iROMIN11|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_iku1:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1700621209172 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1700621209731 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1700621209758 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1700621210142 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1700621210355 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "71 71 " "No exact pin location assignment(s) for 71 pins of 71 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1700621210525 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1700621223692 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 4809 global CLKCTRL_G8 " "clk~inputCLKENA0 with 4809 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1700621224267 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1700621224267 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700621224267 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1700621224363 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700621224390 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700621224437 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1700621224488 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wrap.sdc " "Synopsys Design Constraints File file not found: 'wrap.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1700621226168 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1700621226168 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1700621226420 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1700621226421 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1700621226425 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1700621226801 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1700621226835 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1700621228275 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "240 DSP block " "Packed 240 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1700621228311 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "36 " "Created 36 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1700621228311 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1700621228311 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:19 " "Fitter preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700621228856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1700621235282 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1700621237333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:49 " "Fitter placement preparation operations ending: elapsed time is 00:00:49" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700621284184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1700621311366 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1700621343353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:32 " "Fitter placement operations ending: elapsed time is 00:00:32" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700621343354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1700621346965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "15 " "Router estimated average interconnect usage is 15% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "54 X56_Y11 X66_Y22 " "Router estimated peak interconnect usage is 54% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22" {  } { { "loc" "" { Generic "/home/doe/Downloads/WrapKyber/" { { 1 { 0 "Router estimated peak interconnect usage is 54% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22"} { { 12 { 0 ""} 56 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1700621369162 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1700621369162 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1700621498372 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1700621498372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:27 " "Fitter routing operations ending: elapsed time is 00:02:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700621498386 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 23.13 " "Total time spent on timing analysis during the Fitter is 23.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1700621523407 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700621523668 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700621530107 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700621530120 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700621536068 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:33 " "Fitter post-fit operations ending: elapsed time is 00:00:33" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700621556992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3127 " "Peak virtual memory: 3127 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700621562660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 09:52:42 2023 " "Processing ended: Wed Nov 22 09:52:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700621562660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:54 " "Elapsed time: 00:05:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700621562660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:17:10 " "Total CPU time (on all processors): 00:17:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700621562660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700621562660 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1700621564429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700621564430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 09:52:44 2023 " "Processing started: Wed Nov 22 09:52:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700621564430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1700621564430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off wrap -c wrap " "Command: quartus_asm --read_settings_files=off --write_settings_files=off wrap -c wrap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1700621564431 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1700621566158 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1700621576091 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1072 " "Peak virtual memory: 1072 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700621576728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 09:52:56 2023 " "Processing ended: Wed Nov 22 09:52:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700621576728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700621576728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700621576728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1700621576728 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1700621577006 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1700621577796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700621577796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 09:52:57 2023 " "Processing started: Wed Nov 22 09:52:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700621577796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1700621577796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta wrap -c wrap " "Command: quartus_sta wrap -c wrap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1700621577797 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1700621577863 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1700621579323 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1700621579323 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700621579368 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700621579368 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wrap.sdc " "Synopsys Design Constraints File file not found: 'wrap.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1700621581091 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1700621581092 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700621581141 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700621581141 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1700621581238 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700621581238 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1700621581242 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1700621581254 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700621582972 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700621582972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.551 " "Worst-case setup slack is -10.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621582973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621582973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.551          -43424.198 clk  " "  -10.551          -43424.198 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621582973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700621582973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.302 " "Worst-case hold slack is 0.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621583133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621583133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 clk  " "    0.302               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621583133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700621583133 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700621583135 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700621583137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621583141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621583141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225           -3263.065 clk  " "   -2.225           -3263.065 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621583141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700621583141 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700621583223 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1700621583307 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1700621590112 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700621590970 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700621591373 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700621591373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.262 " "Worst-case setup slack is -10.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621591374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621591374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.262          -42189.561 clk  " "  -10.262          -42189.561 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621591374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700621591374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.203 " "Worst-case hold slack is 0.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621591540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621591540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 clk  " "    0.203               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621591540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700621591540 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700621591541 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700621591542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621591547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621591547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225           -3468.450 clk  " "   -2.225           -3468.450 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621591547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700621591547 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1700621591628 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1700621591858 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1700621598617 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700621599470 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700621599636 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700621599636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.414 " "Worst-case setup slack is -6.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621599637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621599637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.414          -25311.556 clk  " "   -6.414          -25311.556 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621599637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700621599637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.168 " "Worst-case hold slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621599792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621599792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 clk  " "    0.168               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621599792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700621599792 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700621599794 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700621599795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621599800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621599800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -931.541 clk  " "   -2.174            -931.541 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621599800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700621599800 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700621599884 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700621600539 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700621600699 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700621600699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.507 " "Worst-case setup slack is -5.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621600700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621600700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.507          -22176.377 clk  " "   -5.507          -22176.377 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621600700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700621600700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.105 " "Worst-case hold slack is 0.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621600856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621600856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 clk  " "    0.105               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621600856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700621600856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700621600857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700621600859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621600863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621600863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -935.905 clk  " "   -2.174            -935.905 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700621600863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700621600863 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700621602984 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700621602986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1508 " "Peak virtual memory: 1508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700621603174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 09:53:23 2023 " "Processing ended: Wed Nov 22 09:53:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700621603174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700621603174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700621603174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1700621603174 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1700621604381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700621604382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 09:53:24 2023 " "Processing started: Wed Nov 22 09:53:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700621604382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1700621604382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off wrap -c wrap " "Command: quartus_eda --read_settings_files=off --write_settings_files=off wrap -c wrap" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1700621604382 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1700621606078 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1700621606345 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wrap.vo /home/doe/Downloads/WrapKyber/simulation/modelsim/ simulation " "Generated file wrap.vo in folder \"/home/doe/Downloads/WrapKyber/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1700621611642 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1332 " "Peak virtual memory: 1332 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700621611995 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 09:53:31 2023 " "Processing ended: Wed Nov 22 09:53:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700621611995 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700621611995 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700621611995 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1700621611995 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1700621612803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700621612803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 09:53:32 2023 " "Processing started: Wed Nov 22 09:53:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700621612803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1700621612803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t /home/doe/intelFPGA_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui wrap wrap " "Command: quartus_sh -t /home/doe/intelFPGA_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui wrap wrap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1700621612803 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui wrap wrap " "Quartus(args): --block_on_gui wrap wrap" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1700621612803 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1700621612860 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1700621612985 ""}
{ "Warning" "0" "" "Warning: File wrap_run_msim_gate_verilog.do already exists - backing up current file as wrap_run_msim_gate_verilog.do.bak11" {  } {  } 0 0 "Warning: File wrap_run_msim_gate_verilog.do already exists - backing up current file as wrap_run_msim_gate_verilog.do.bak11" 0 0 "Shell" 0 0 1700621613057 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file /home/doe/Downloads/WrapKyber/simulation/modelsim/wrap_run_msim_gate_verilog.do" {  } { { "/home/doe/Downloads/WrapKyber/simulation/modelsim/wrap_run_msim_gate_verilog.do" "0" { Text "/home/doe/Downloads/WrapKyber/simulation/modelsim/wrap_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file /home/doe/Downloads/WrapKyber/simulation/modelsim/wrap_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1700621613062 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1700629488600 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do wrap_run_msim_gate_verilog.do" {  } {  } 0 0 "ModelSim-Altera Info: # do wrap_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1700629488601 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1700629488601 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1700629488601 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Shell" 0 0 1700629488601 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Shell" 0 0 1700629488601 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Shell" 0 0 1700629488602 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1700629488602 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work " {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work " 0 0 "Shell" 0 0 1700629488602 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying /home/doe/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying /home/doe/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1700629488602 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1700629488602 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1700629488602 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{wrap.vo\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{wrap.vo\}" 0 0 "Shell" 0 0 1700629488602 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1700629488602 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 09:53:36 on Nov 22,2023" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 09:53:36 on Nov 22,2023" 0 0 "Shell" 0 0 1700629488602 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" wrap.vo " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" wrap.vo " 0 0 "Shell" 0 0 1700629488602 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module wrap" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module wrap" 0 0 "Shell" 0 0 1700629488602 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1700629488602 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1700629488603 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     wrap" {  } {  } 0 0 "ModelSim-Altera Info: #     wrap" 0 0 "Shell" 0 0 1700629488603 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 09:53:40 on Nov 22,2023, Elapsed time: 0:00:04" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 09:53:40 on Nov 22,2023, Elapsed time: 0:00:04" 0 0 "Shell" 0 0 1700629488603 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1700629488603 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1700629488603 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+/home/doe/Downloads/WrapKyber \{/home/doe/Downloads/WrapKyber/Wrap_tb.v\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+/home/doe/Downloads/WrapKyber \{/home/doe/Downloads/WrapKyber/Wrap_tb.v\}" 0 0 "Shell" 0 0 1700629488603 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1700629488603 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 09:53:40 on Nov 22,2023" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 09:53:40 on Nov 22,2023" 0 0 "Shell" 0 0 1700629488603 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+/home/doe/Downloads/WrapKyber\" /home/doe/Downloads/WrapKyber/Wrap_tb.v " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+/home/doe/Downloads/WrapKyber\" /home/doe/Downloads/WrapKyber/Wrap_tb.v " 0 0 "Shell" 0 0 1700629488603 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module Wrap_tb" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module Wrap_tb" 0 0 "Shell" 0 0 1700629488603 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1700629488603 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1700629488603 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     Wrap_tb" {  } {  } 0 0 "ModelSim-Altera Info: #     Wrap_tb" 0 0 "Shell" 0 0 1700629488603 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 09:53:40 on Nov 22,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 09:53:40 on Nov 22,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1700629488603 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1700629488604 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1700629488604 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"+acc\"  Wrap_tb" {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"+acc\"  Wrap_tb" 0 0 "Shell" 0 0 1700629488604 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps \"+transport_int_delays\" \"+transport_path_delays\" -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"\"+acc\"\" Wrap_tb " {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps \"+transport_int_delays\" \"+transport_path_delays\" -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"\"+acc\"\" Wrap_tb " 0 0 "Shell" 0 0 1700629488604 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 09:53:40 on Nov 22,2023" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 09:53:40 on Nov 22,2023" 0 0 "Shell" 0 0 1700629488604 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.Wrap_tb" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.Wrap_tb" 0 0 "Shell" 0 0 1700629488604 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.wrap" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.wrap" 0 0 "Shell" 0 0 1700629488604 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_obuf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_obuf" 0 0 "Shell" 0 0 1700629488604 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_ibuf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_ibuf" 0 0 "Shell" 0 0 1700629488604 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_clkena" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_clkena" 0 0 "Shell" 0 0 1700629488604 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_lcell_comb" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_lcell_comb" 0 0 "Shell" 0 0 1700629488604 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_ver.dffeas" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_ver.dffeas" 0 0 "Shell" 0 0 1700629488604 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_ram_block" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_ram_block" 0 0 "Shell" 0 0 1700629488605 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading sv_std.std" {  } {  } 0 0 "ModelSim-Altera Info: # Loading sv_std.std" 0 0 "Shell" 0 0 1700629488605 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_lnsim_ver.generic_m10k" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_lnsim_ver.generic_m10k" 0 0 "Shell" 0 0 1700629488605 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_lnsim_ver.altera_lnsim_functions" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_lnsim_ver.altera_lnsim_functions" 0 0 "Shell" 0 0 1700629488605 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_lnsim_ver.common_28nm_ram_block" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_lnsim_ver.common_28nm_ram_block" 0 0 "Shell" 0 0 1700629488605 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_lnsim_ver.common_28nm_ram_register" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_lnsim_ver.common_28nm_ram_register" 0 0 "Shell" 0 0 1700629488605 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_lnsim_ver.common_28nm_ram_pulse_generator" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_lnsim_ver.common_28nm_ram_pulse_generator" 0 0 "Shell" 0 0 1700629488605 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_mac" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_mac" 0 0 "Shell" 0 0 1700629488605 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW" 0 0 "Shell" 0 0 1700629488605 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(46050): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(46050): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700629488605 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488606 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(46050): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(46050): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700629488606 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488606 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(46050): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(46050): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700629488606 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488606 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(46050): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(46050): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700629488606 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488606 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(46050): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(46050): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1700629488606 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488606 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(46050): \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(46050): \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1700629488606 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488606 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(46050): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(46050): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1700629488607 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488607 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(46050): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(46050): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1700629488607 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488607 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(46050): \[PCDPC\] - Port size (17) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(46050): \[PCDPC\] - Port size (17) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1700629488607 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488607 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(46050): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(46050): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1700629488607 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488607 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1700629488607 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8 /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8 /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1700629488607 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1700629488607 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8 /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8 /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1700629488607 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(47535): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(47535): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700629488607 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488608 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(47535): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(47535): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700629488608 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488608 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(47535): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(47535): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700629488608 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488608 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(47535): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(47535): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700629488608 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488608 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(47535): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(47535): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1700629488608 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488608 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(47535): \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(47535): \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1700629488608 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488608 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(47535): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(47535): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1700629488608 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488609 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(47535): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(47535): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1700629488609 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488609 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(47535): \[PCDPC\] - Port size (17) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(47535): \[PCDPC\] - Port size (17) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1700629488609 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488609 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(47535): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(47535): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1700629488609 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488609 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1700629488609 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8 /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8 /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1700629488609 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1700629488609 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8 /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8 /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1700629488609 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(52225): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(52225): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1700629488610 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488610 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(52225): \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(52225): \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1700629488610 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488610 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(52225): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(52225): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1700629488610 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488610 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(52225): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(52225): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1700629488610 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488610 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(52225): \[PCDPC\] - Port size (19) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(52225): \[PCDPC\] - Port size (19) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1700629488610 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488610 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(52225): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(52225): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1700629488611 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488611 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1700629488611 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1700629488611 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1700629488611 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1700629488611 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53295): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53295): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700629488611 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488611 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53295): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53295): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700629488611 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488611 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53295): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53295): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700629488611 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488611 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53295): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53295): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700629488612 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488612 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53295): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53295): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700629488612 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488612 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53295): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53295): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700629488612 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488612 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53295): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53295): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700629488612 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488612 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53295): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53295): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700629488612 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488612 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53295): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53295): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700629488612 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488612 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53295): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53295): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700629488613 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488613 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53295): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53295): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700629488613 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488613 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(53295): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(53295): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1700629488613 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488613 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(53295): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(53295): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1700629488613 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488613 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(53295): \[PCDPC\] - Port size (17) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(53295): \[PCDPC\] - Port size (17) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1700629488613 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488613 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(53295): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(53295): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1700629488614 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488614 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1700629488614 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36 /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36 /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1700629488614 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1700629488614 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36 /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36 /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1700629488614 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53385): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53385): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700629488614 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488614 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53385): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53385): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700629488614 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488614 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53385): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53385): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700629488614 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488614 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53385): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53385): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700629488615 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488615 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53385): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53385): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700629488615 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488615 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53385): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53385): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700629488615 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488615 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53385): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53385): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700629488615 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488615 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53385): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53385): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700629488615 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488615 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53385): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53385): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700629488615 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488615 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53385): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53385): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700629488615 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488616 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53385): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(53385): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700629488616 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488616 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(53385): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(53385): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1700629488616 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488616 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(53385): \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(53385): \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1700629488616 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488616 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(53385): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(53385): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1700629488616 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488616 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(53385): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(53385): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1700629488616 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488616 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(53385): \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(53385): \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1700629488617 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488617 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(53385): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(53385): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1700629488617 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488617 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1700629488617 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377 /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377 /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1700629488617 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1700629488617 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377 /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377 /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1700629488617 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(213811): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(213811): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1700629488617 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488617 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(213811): \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(213811): \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1700629488617 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488618 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(213811): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(213811): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1700629488618 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488618 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(213811): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(213811): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1700629488618 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488618 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(213811): \[PCDPC\] - Port size (19) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(213811): \[PCDPC\] - Port size (19) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1700629488618 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488618 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(213811): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(213811): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1700629488618 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488618 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1700629488618 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly2\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly2\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1700629488618 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1700629488619 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly2\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly2\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1700629488619 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313760): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313760): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700629488619 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488619 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313760): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313760): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700629488619 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488619 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313760): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313760): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700629488619 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488619 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313760): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313760): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700629488619 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488619 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313760): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313760): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700629488619 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488619 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313760): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313760): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700629488620 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488620 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313760): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313760): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700629488620 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488620 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313760): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313760): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700629488620 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488620 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313760): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313760): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700629488620 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488620 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313760): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313760): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700629488620 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488620 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313760): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313760): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1700629488620 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488620 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(313760): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(313760): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1700629488621 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488621 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(313760): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(313760): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1700629488621 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488621 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(313760): \[PCDPC\] - Port size (17) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(313760): \[PCDPC\] - Port size (17) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1700629488621 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488621 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(313760): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(313760): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1700629488621 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488621 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1700629488621 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36 /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36 /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1700629488621 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1700629488621 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36 /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36 /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1700629488621 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313850): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313850): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700629488622 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488622 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313850): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313850): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700629488622 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488622 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313850): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313850): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700629488622 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488622 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313850): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313850): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700629488622 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488622 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313850): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313850): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700629488622 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488622 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313850): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313850): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700629488622 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488622 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313850): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313850): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700629488623 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488623 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313850): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313850): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700629488623 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488623 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313850): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313850): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700629488623 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488623 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313850): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313850): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700629488623 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488623 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313850): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(313850): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1700629488623 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488623 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(313850): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(313850): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1700629488623 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488623 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(313850): \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(313850): \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1700629488623 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488624 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(313850): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(313850): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1700629488624 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488624 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(313850): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(313850): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1700629488624 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488624 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(313850): \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(313850): \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1700629488624 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488624 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(313850): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(313850): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1700629488624 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1700629488624 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1700629488624 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377 /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377 /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1700629488624 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1700629488624 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377 /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly2\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377 /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1700629488625 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: Design size of 117491 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: Design size of 117491 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity." 0 0 "Shell" 0 0 1700629488625 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Expect performance to be adversely affected." {  } {  } 0 0 "ModelSim-Altera Info: # Expect performance to be adversely affected." 0 0 "Shell" 0 0 1700629488625 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1700629488625 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # add wave *" {  } {  } 0 0 "ModelSim-Altera Info: # add wave *" 0 0 "Shell" 0 0 1700629488625 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view structure" {  } {  } 0 0 "ModelSim-Altera Info: # view structure" 0 0 "Shell" 0 0 1700629488625 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" 0 0 "Shell" 0 0 1700629488625 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view signals" {  } {  } 0 0 "ModelSim-Altera Info: # view signals" 0 0 "Shell" 0 0 1700629488625 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" 0 0 "Shell" 0 0 1700629488625 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # run -all" {  } {  } 0 0 "ModelSim-Altera Info: # run -all" 0 0 "Shell" 0 0 1700629488625 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file." 0 0 "Shell" 0 0 1700629488625 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address." 0 0 "Shell" 0 0 1700629488625 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address." 0 0 "Shell" 0 0 1700629488626 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address." 0 0 "Shell" 0 0 1700629488626 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address." 0 0 "Shell" 0 0 1700629488626 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address." 0 0 "Shell" 0 0 1700629488626 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address." 0 0 "Shell" 0 0 1700629488626 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ** Note: \$finish    : /home/doe/Downloads/WrapKyber/Wrap_tb.v(771)" {  } {  } 0 0 "ModelSim-Altera Info: # ** Note: \$finish    : /home/doe/Downloads/WrapKyber/Wrap_tb.v(771)" 0 0 "Shell" 0 0 1700629488626 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 113105 ns  Iteration: 0  Instance: /Wrap_tb" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 113105 ns  Iteration: 0  Instance: /Wrap_tb" 0 0 "Shell" 0 0 1700629488626 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # 1" {  } {  } 0 0 "ModelSim-Altera Info: # 1" 0 0 "Shell" 0 0 1700629488626 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Break in Module Wrap_tb at /home/doe/Downloads/WrapKyber/Wrap_tb.v line 771" {  } {  } 0 0 "ModelSim-Altera Info: # Break in Module Wrap_tb at /home/doe/Downloads/WrapKyber/Wrap_tb.v line 771" 0 0 "Shell" 0 0 1700629488626 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 12:04:46 on Nov 22,2023, Elapsed time: 2:11:06" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 12:04:46 on Nov 22,2023, Elapsed time: 2:11:06" 0 0 "Shell" 0 0 1700629488626 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 120" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 120" 0 0 "Shell" 0 0 1700629488626 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1700629488727 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file /home/doe/Downloads/WrapKyber/wrap_nativelink_simulation.rpt" {  } { { "/home/doe/Downloads/WrapKyber/wrap_nativelink_simulation.rpt" "0" { Text "/home/doe/Downloads/WrapKyber/wrap_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file /home/doe/Downloads/WrapKyber/wrap_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1700629488728 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/doe/intelFPGA_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script /home/doe/intelFPGA_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1700629488729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 121 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 121 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "770 " "Peak virtual memory: 770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700629488730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 12:04:48 2023 " "Processing ended: Wed Nov 22 12:04:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700629488730 ""} { "Info" "IQEXE_ELAPSED_TIME" "02:11:16 " "Elapsed time: 02:11:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700629488730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:41:33 " "Total CPU time (on all processors): 00:41:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700629488730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1700629488730 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 276 s " "Quartus Prime Full Compilation was successful. 0 errors, 276 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1700629488875 ""}
