############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_pipeline "buffer/buffer_label0"
set_directive_pipeline "buffer/FIFO"
set_directive_unroll "median/median_internal1"
set_directive_unroll "median/median_external1"
