<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3937" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3937{left:783px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_3937{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3937{left:712px;bottom:1076px;letter-spacing:0.26px;word-spacing:0.56px;}
#t4_3937{left:384px;bottom:1051px;letter-spacing:0.24px;word-spacing:0.63px;}
#t5_3937{left:69px;bottom:978px;letter-spacing:0.16px;}
#t6_3937{left:150px;bottom:978px;letter-spacing:0.23px;}
#t7_3937{left:69px;bottom:953px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#t8_3937{left:237px;bottom:953px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_3937{left:544px;bottom:953px;}
#ta_3937{left:550px;bottom:953px;letter-spacing:-0.21px;}
#tb_3937{left:602px;bottom:953px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tc_3937{left:69px;bottom:936px;letter-spacing:-0.15px;word-spacing:-1.3px;}
#td_3937{left:503px;bottom:936px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#te_3937{left:609px;bottom:936px;letter-spacing:-0.13px;word-spacing:-1.32px;}
#tf_3937{left:69px;bottom:920px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_3937{left:69px;bottom:903px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#th_3937{left:69px;bottom:878px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_3937{left:69px;bottom:862px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tj_3937{left:69px;bottom:837px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_3937{left:701px;bottom:837px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tl_3937{left:798px;bottom:837px;}
#tm_3937{left:803px;bottom:844px;}
#tn_3937{left:814px;bottom:837px;letter-spacing:-0.11px;}
#to_3937{left:69px;bottom:820px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#tp_3937{left:631px;bottom:820px;letter-spacing:-0.16px;word-spacing:-0.93px;}
#tq_3937{left:734px;bottom:820px;letter-spacing:-0.13px;word-spacing:-0.93px;}
#tr_3937{left:69px;bottom:804px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ts_3937{left:69px;bottom:787px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tt_3937{left:313px;bottom:793px;}
#tu_3937{left:69px;bottom:762px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#tv_3937{left:496px;bottom:762px;letter-spacing:-0.15px;}
#tw_3937{left:543px;bottom:762px;letter-spacing:-0.15px;word-spacing:-0.63px;}
#tx_3937{left:69px;bottom:745px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#ty_3937{left:69px;bottom:729px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tz_3937{left:252px;bottom:729px;letter-spacing:-0.16px;}
#t10_3937{left:313px;bottom:729px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_3937{left:69px;bottom:712px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t12_3937{left:69px;bottom:695px;letter-spacing:-0.19px;}
#t13_3937{left:69px;bottom:671px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t14_3937{left:69px;bottom:644px;}
#t15_3937{left:95px;bottom:648px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t16_3937{left:95px;bottom:631px;letter-spacing:-0.17px;word-spacing:-1.11px;}
#t17_3937{left:95px;bottom:614px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t18_3937{left:69px;bottom:588px;}
#t19_3937{left:95px;bottom:591px;letter-spacing:-0.14px;word-spacing:-1.26px;}
#t1a_3937{left:813px;bottom:591px;letter-spacing:-0.13px;}
#t1b_3937{left:95px;bottom:574px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1c_3937{left:95px;bottom:558px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1d_3937{left:95px;bottom:541px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1e_3937{left:69px;bottom:514px;}
#t1f_3937{left:95px;bottom:518px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1g_3937{left:95px;bottom:501px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1h_3937{left:95px;bottom:484px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t1i_3937{left:69px;bottom:460px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1j_3937{left:69px;bottom:443px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1k_3937{left:69px;bottom:419px;letter-spacing:-0.13px;}
#t1l_3937{left:99px;bottom:419px;letter-spacing:-0.16px;word-spacing:-0.37px;}
#t1m_3937{left:198px;bottom:419px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1n_3937{left:69px;bottom:402px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#t1o_3937{left:69px;bottom:385px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t1p_3937{left:69px;bottom:368px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1q_3937{left:69px;bottom:342px;}
#t1r_3937{left:95px;bottom:345px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1s_3937{left:95px;bottom:328px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t1t_3937{left:69px;bottom:302px;}
#t1u_3937{left:95px;bottom:305px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1v_3937{left:95px;bottom:289px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#t1w_3937{left:69px;bottom:262px;}
#t1x_3937{left:95px;bottom:266px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#t1y_3937{left:95px;bottom:249px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1z_3937{left:69px;bottom:192px;letter-spacing:-0.08px;}
#t20_3937{left:91px;bottom:192px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#t21_3937{left:91px;bottom:175px;letter-spacing:-0.12px;}
#t22_3937{left:69px;bottom:154px;letter-spacing:-0.08px;}
#t23_3937{left:91px;bottom:154px;letter-spacing:-0.12px;}
#t24_3937{left:91px;bottom:137px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t25_3937{left:69px;bottom:116px;letter-spacing:-0.09px;}
#t26_3937{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_3937{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3937{font-size:24px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s3_3937{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3937{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3937{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3937{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3937{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_3937{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3937" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3937Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3937" style="-webkit-user-select: none;"><object width="935" height="1210" data="3937/3937.svg" type="image/svg+xml" id="pdf3937" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3937" class="t s1_3937">Vol. 3C </span><span id="t2_3937" class="t s1_3937">25-1 </span>
<span id="t3_3937" class="t s2_3937">CHAPTER 25 </span>
<span id="t4_3937" class="t s2_3937">VIRTUAL MACHINE CONTROL STRUCTURES </span>
<span id="t5_3937" class="t s3_3937">25.1 </span><span id="t6_3937" class="t s3_3937">OVERVIEW </span>
<span id="t7_3937" class="t s4_3937">A logical processor uses </span><span id="t8_3937" class="t s5_3937">virtual-machine control data structures </span><span id="t9_3937" class="t s4_3937">(</span><span id="ta_3937" class="t s5_3937">VMCSs</span><span id="tb_3937" class="t s4_3937">) while it is in VMX operation. These </span>
<span id="tc_3937" class="t s4_3937">manage transitions into and out of VMX non-root operation (VM </span><span id="td_3937" class="t s4_3937">entries and VM </span><span id="te_3937" class="t s4_3937">exits) as well as processor behavior </span>
<span id="tf_3937" class="t s4_3937">in VMX non-root operation. This structure is manipulated by the new instructions VMCLEAR, VMPTRLD, VMREAD, </span>
<span id="tg_3937" class="t s4_3937">and VMWRITE. </span>
<span id="th_3937" class="t s4_3937">A VMM can use a different VMCS for each virtual machine that it supports. For a virtual machine with multiple </span>
<span id="ti_3937" class="t s4_3937">logical processors (virtual processors), the VMM can use a different VMCS for each virtual processor. </span>
<span id="tj_3937" class="t s4_3937">A logical processor associates a region in memory with each VMCS. This region is called the </span><span id="tk_3937" class="t s5_3937">VMCS region</span><span id="tl_3937" class="t s4_3937">. </span>
<span id="tm_3937" class="t s6_3937">1 </span>
<span id="tn_3937" class="t s4_3937">Soft- </span>
<span id="to_3937" class="t s4_3937">ware references a specific VMCS using the 64-bit physical address of the region (a </span><span id="tp_3937" class="t s5_3937">VMCS pointer</span><span id="tq_3937" class="t s4_3937">). VMCS pointers </span>
<span id="tr_3937" class="t s4_3937">must be aligned on a 4-KByte boundary (bits 11:0 must be zero). These pointers must not set bits beyond the </span>
<span id="ts_3937" class="t s4_3937">processor’s physical-address width. </span>
<span id="tt_3937" class="t s6_3937">2,3 </span>
<span id="tu_3937" class="t s4_3937">A logical processor may maintain a number of VMCSs that are </span><span id="tv_3937" class="t s5_3937">active</span><span id="tw_3937" class="t s4_3937">. The processor may optimize VMX operation </span>
<span id="tx_3937" class="t s4_3937">by maintaining the state of an active VMCS in memory, on the processor, or both. At any given time, at most one </span>
<span id="ty_3937" class="t s4_3937">of the active VMCSs is the </span><span id="tz_3937" class="t s5_3937">current </span><span id="t10_3937" class="t s4_3937">VMCS. (This document frequently uses the term “the VMCS” to refer to the </span>
<span id="t11_3937" class="t s4_3937">current VMCS.) The VMLAUNCH, VMREAD, VMRESUME, and VMWRITE instructions operate only on the current </span>
<span id="t12_3937" class="t s4_3937">VMCS. </span>
<span id="t13_3937" class="t s4_3937">The following items describe how a logical processor determines which VMCSs are active and which is current: </span>
<span id="t14_3937" class="t s7_3937">• </span><span id="t15_3937" class="t s4_3937">The memory operand of the VMPTRLD instruction is the address of a VMCS. After execution of the instruction, </span>
<span id="t16_3937" class="t s4_3937">that VMCS is both active and current on the logical processor. Any other VMCS that had been active remains so, </span>
<span id="t17_3937" class="t s4_3937">but no other VMCS is current. </span>
<span id="t18_3937" class="t s7_3937">• </span><span id="t19_3937" class="t s4_3937">The VMCS link pointer field in the current VMCS (see Section 25.4.2) is itself the address of a VMCS. If VM </span><span id="t1a_3937" class="t s4_3937">entry </span>
<span id="t1b_3937" class="t s4_3937">is performed successfully with the 1-setting of the “VMCS shadowing” VM-execution control, the VMCS </span>
<span id="t1c_3937" class="t s4_3937">referenced by the VMCS link pointer field becomes active on the logical processor. The identity of the current </span>
<span id="t1d_3937" class="t s4_3937">VMCS does not change. </span>
<span id="t1e_3937" class="t s7_3937">• </span><span id="t1f_3937" class="t s4_3937">The memory operand of the VMCLEAR instruction is also the address of a VMCS. After execution of the </span>
<span id="t1g_3937" class="t s4_3937">instruction, that VMCS is neither active nor current on the logical processor. If the VMCS had been current on </span>
<span id="t1h_3937" class="t s4_3937">the logical processor, the logical processor no longer has a current VMCS. </span>
<span id="t1i_3937" class="t s4_3937">The VMPTRST instruction stores the address of the logical processor’s current VMCS into a specified memory loca- </span>
<span id="t1j_3937" class="t s4_3937">tion (it stores the value FFFFFFFF_FFFFFFFFH if there is no current VMCS). </span>
<span id="t1k_3937" class="t s4_3937">The </span><span id="t1l_3937" class="t s5_3937">launch state </span><span id="t1m_3937" class="t s4_3937">of a VMCS determines which VM-entry instruction should be used with that VMCS: the </span>
<span id="t1n_3937" class="t s4_3937">VMLAUNCH instruction requires a VMCS whose launch state is “clear”; the VMRESUME instruction requires a VMCS </span>
<span id="t1o_3937" class="t s4_3937">whose launch state is “launched”. A logical processor maintains a VMCS’s launch state in the corresponding VMCS </span>
<span id="t1p_3937" class="t s4_3937">region. The following items describe how a logical processor manages the launch state of a VMCS: </span>
<span id="t1q_3937" class="t s7_3937">• </span><span id="t1r_3937" class="t s4_3937">If the launch state of the current VMCS is “clear”, successful execution of the VMLAUNCH instruction changes </span>
<span id="t1s_3937" class="t s4_3937">the launch state to “launched”. </span>
<span id="t1t_3937" class="t s7_3937">• </span><span id="t1u_3937" class="t s4_3937">The memory operand of the VMCLEAR instruction is the address of a VMCS. After execution of the instruction, </span>
<span id="t1v_3937" class="t s4_3937">the launch state of that VMCS is “clear”. </span>
<span id="t1w_3937" class="t s7_3937">• </span><span id="t1x_3937" class="t s4_3937">There are no other ways to modify the launch state of a VMCS (it cannot be modified using VMWRITE) and there </span>
<span id="t1y_3937" class="t s4_3937">is no direct way to discover it (it cannot be read using VMREAD). </span>
<span id="t1z_3937" class="t s8_3937">1. </span><span id="t20_3937" class="t s8_3937">The amount of memory required for a VMCS region is at most 4 KBytes. The exact size is implementation specific and can be deter- </span>
<span id="t21_3937" class="t s8_3937">mined by consulting the VMX capability MSR IA32_VMX_BASIC to determine the size of the VMCS region (see Appendix A.1). </span>
<span id="t22_3937" class="t s8_3937">2. </span><span id="t23_3937" class="t s8_3937">Software can determine a processor’s physical-address width by executing CPUID with 80000008H in EAX. The physical-address </span>
<span id="t24_3937" class="t s8_3937">width is returned in bits 7:0 of EAX. </span>
<span id="t25_3937" class="t s8_3937">3. </span><span id="t26_3937" class="t s8_3937">If IA32_VMX_BASIC[48] is read as 1, these pointers must not set any bits in the range 63:32; see Appendix A.1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
