--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf pines.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    7.630(R)|      SLOW  |   -0.681(R)|      FAST  |clk_BUFGP         |   0.000|
rx          |    3.159(R)|      SLOW  |    0.002(R)|      SLOW  |clk_BUFGP         |   0.000|
start       |    4.963(R)|      SLOW  |   -0.687(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
anodoSieteSeg<0>|         8.074(R)|      SLOW  |         4.208(R)|      FAST  |clk_BUFGP         |   0.000|
anodoSieteSeg<1>|         8.087(R)|      SLOW  |         4.222(R)|      FAST  |clk_BUFGP         |   0.000|
anodoSieteSeg<2>|         8.324(R)|      SLOW  |         4.274(R)|      FAST  |clk_BUFGP         |   0.000|
anodoSieteSeg<3>|         8.538(R)|      SLOW  |         4.419(R)|      FAST  |clk_BUFGP         |   0.000|
hsync           |         7.585(R)|      SLOW  |         3.995(R)|      FAST  |clk_BUFGP         |   0.000|
led             |        10.095(R)|      SLOW  |         5.593(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<0>          |         7.514(R)|      SLOW  |         3.929(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<1>          |         7.508(R)|      SLOW  |         3.929(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<2>          |         7.644(R)|      SLOW  |         3.982(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<3>          |         7.497(R)|      SLOW  |         3.907(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<4>          |         7.526(R)|      SLOW  |         3.933(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<5>          |         7.313(R)|      SLOW  |         3.814(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<6>          |         7.669(R)|      SLOW  |         4.015(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<7>          |         7.504(R)|      SLOW  |         3.911(R)|      FAST  |clk_BUFGP         |   0.000|
seg<0>          |        16.277(R)|      SLOW  |         4.418(R)|      FAST  |clk_BUFGP         |   0.000|
seg<1>          |        16.696(R)|      SLOW  |         4.156(R)|      FAST  |clk_BUFGP         |   0.000|
seg<2>          |        16.876(R)|      SLOW  |         4.480(R)|      FAST  |clk_BUFGP         |   0.000|
seg<3>          |        16.527(R)|      SLOW  |         4.549(R)|      FAST  |clk_BUFGP         |   0.000|
seg<4>          |        17.275(R)|      SLOW  |         4.276(R)|      FAST  |clk_BUFGP         |   0.000|
seg<5>          |        16.479(R)|      SLOW  |         4.638(R)|      FAST  |clk_BUFGP         |   0.000|
seg<6>          |        16.396(R)|      SLOW  |         4.629(R)|      FAST  |clk_BUFGP         |   0.000|
vsync           |         7.543(R)|      SLOW  |         3.968(R)|      FAST  |clk_BUFGP         |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.032|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Nov 07 19:59:31 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 233 MB



