[Running] flopoco FPPow wE=5 wF=10 name=top_module frequency=500 TestBench n=100000 outputFile=fppow16/fppow16.vhdl
wE=5 wF=10 d=0 k=10 g=3
[TESTBENCH] inputFile=test.input[1;37mInfo: [0m[0;34mTestBench.cpp[0m: Test bench for top_module
[1;37mInfo: [0m[0;34mTestBench.cpp[0m: 100000 test cases have been generated

*** Final report ***
Output file: fppow16/fppow16.vhdl
Pipeline constructed using approximate timings for target DummyFPGA @ 500 MHz
Entity InvA0Table_Freq500_uid15
   Y: (c0, 0.550000ns)
Entity LogTable0_Freq500_uid27
   Y: (c0, 0.550000ns)
Entity LogTable1_Freq500_uid30
   Y: (c0, 0.550000ns)
Entity FixRealKCM_Freq500_uid39_T0_Freq500_uid42
   Y: (c0, 0.550000ns)
Entity FixRealKCM_Freq500_uid72_T0_Freq500_uid75
   Y: (c0, 0.550000ns)
Entity FixRealKCM_Freq500_uid72_T1_Freq500_uid78
   Y: (c0, 0.550000ns)
Entity FixRealKCM_Freq500_uid84_T0_Freq500_uid87
   Y: (c0, 0.550000ns)
Entity FixFunctionByTable_Freq500_uid94
   Y: (c0, 0.550000ns)
Entity FixFunctionByTable_Freq500_uid97
   Y: (c0, 0.550000ns)
|---Entity IntAdder_16_Freq500_uid5
|      R: (c0, 1.150000ns)
|---Entity LZC_10_Freq500_uid7
|      O: (c1, 0.980000ns)
|   |---Entity LZOC_17_Freq500_uid11
|   |      O: (c3, 0.410000ns)
|   |---Entity LeftShifter10_by_max_10_Freq500_uid13
|   |      R: (c4, 1.344615ns)
|   |---Entity InvA0Table_Freq500_uid15
|   |      Y: (c0, 0.550000ns)
|   |---Entity IntAdder_21_Freq500_uid19
|   |      R: (c2, 0.520000ns)
|   |---Entity IntAdder_21_Freq500_uid22
|   |      R: (c3, 0.510000ns)
|   |---Entity IntAdder_21_Freq500_uid25
|   |      R: (c6, 0.044615ns)
|   |---Entity LogTable0_Freq500_uid27
|   |      Y: (c0, 0.550000ns)
|   |---Entity LogTable1_Freq500_uid30
|   |      Y: (c0, 0.550000ns)
|   |---Entity IntAdder_30_Freq500_uid34
|   |      R: (c2, 0.610000ns)
|   |---Entity IntAdder_30_Freq500_uid37
|   |      R: (c6, 1.334615ns)
|   |   |---Entity FixRealKCM_Freq500_uid39_T0_Freq500_uid42
|   |   |      Y: (c0, 0.550000ns)
|   |---Entity FixRealKCM_Freq500_uid39
|   |      R: (c1, 0.340000ns)
|   |---Entity IntAdder_35_Freq500_uid46
|   |      R: (c7, 0.874615ns)
|   |---Entity Normalizer_Z_35_30_13_Freq500_uid48
|   |      Count: (c9, 1.174615ns)   R: (c9, 1.724615ns)
|   |---Entity RightShifter14_by_max_13_Freq500_uid50
|   |      R: (c6, 0.102308ns)
|   |---Entity IntAdder_23_Freq500_uid52
|   |      R: (c6, 1.322308ns)
|   |---Entity IntAdder_22_Freq500_uid55
|   |      R: (c10, 1.134615ns)
|---Entity FPLogIterative_5_17_0_500_Freq500_uid9
|      R: (c10, 1.134615ns)
|   |---Entity IntMultiplier_18x11_21_Freq500_uid60
|   |      R: (c10, 1.134615ns)
|   |---Entity IntAdder_25_Freq500_uid64
|   |      R: (c12, 0.894615ns)
|---Entity FPMult_5_17_uid57_Freq500_uid58
|      R: (c12, 0.894615ns)
|   |---Entity LeftShifter19_by_max_16_Freq500_uid68
|   |      R: (c14, 0.316154ns)
|   |   |   |---Entity FixRealKCM_Freq500_uid72_T0_Freq500_uid75
|   |   |   |      Y: (c0, 0.550000ns)
|   |   |   |---Entity FixRealKCM_Freq500_uid72_T1_Freq500_uid78
|   |   |   |      Y: (c0, 0.550000ns)
|   |   |   |---Entity IntAdder_9_Freq500_uid82
|   |   |   |      R: (c15, 0.146154ns)
|   |   |---Entity FixRealKCM_Freq500_uid72
|   |   |      R: (c15, 0.146154ns)
|   |   |   |---Entity FixRealKCM_Freq500_uid84_T0_Freq500_uid87
|   |   |   |      Y: (c0, 0.550000ns)
|   |   |---Entity FixRealKCM_Freq500_uid84
|   |   |      R: (c15, 0.696154ns)
|   |   |---Entity IntAdder_13_Freq500_uid92
|   |   |      R: (c16, 0.016154ns)
|   |   |---Entity FixFunctionByTable_Freq500_uid94
|   |   |      Y: (c0, 0.550000ns)
|   |   |---Entity FixFunctionByTable_Freq500_uid97
|   |   |      Y: (c0, 0.550000ns)
|   |   |---Entity IntAdder_4_Freq500_uid102
|   |   |      R: (c16, 1.596154ns)
|   |   |---Entity IntMultiplier_3x4_5_Freq500_uid104
|   |   |      R: (c16, 1.596154ns)
|   |   |---Entity IntAdder_14_Freq500_uid108
|   |   |      R: (c17, 0.926154ns)
|   |---Entity Exp_5_10_Freq500_uid70
|   |      expY: (c17, 0.926154ns)   K: (c15, 1.196154ns)
|   |---Entity IntAdder_17_Freq500_uid111
|   |      R: (c18, 0.836154ns)
|---Entity FPExp_5_10_Freq500_uid66
|      R: (c18, 1.386154ns)
Entity top_module
   R: (c19, 1.236154ns)
Entity TestBench_top_module_Freq500_uid113

To run the simulation using ModelSim, type the following in 'vsim -c':
   vdel -all -lib work
   vlib work
   vcom fppow16/fppow16.vhdl
   vsim TestBench_top_module_Freq500_uid113
   add wave -r *
   run 1000312ns
To run the simulation using gHDL, type the following in a shell prompt:
ghdl -a --ieee=standard --ieee=synopsys -fexplicit fppow16/fppow16.vhdl
ghdl -e --ieee=standard --ieee=synopsys -fexplicit TestBench_top_module_Freq500_uid113
ghdl -r --ieee=standard --ieee=synopsys -fexplicit TestBench_top_module_Freq500_uid113 --vcd=TestBench_top_module_Freq500_uid113.vcd --stop-time=1000312ns
gtkwave TestBench_top_module_Freq500_uid113.vcd
To run the simulation using nvc, type the following in a shell prompt:
nvc -M 128m --stderr=error -a fppow16/fppow16.vhdl --relaxed --error-limit=0 -e TestBench_top_module_Freq500_uid113  -r --wave=TestBench_top_module_Freq500_uid113.fst --stop-time=1000312ns
gtkwave TestBench_top_module_Freq500_uid113.fst
