// Seed: 3847365565
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout uwire id_1;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd32,
    parameter id_6 = 32'd96
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5[-1 : ~-1'b0],
    _id_6
);
  inout wire _id_6;
  nor primCall (id_5, id_3, id_1, id_7);
  inout logic [7:0] id_5;
  input wire _id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  inout wire id_1;
  logic id_7;
  ;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  always id_7 <= id_3[id_6 : 1'b0];
  parameter id_8 = 1;
  wire id_9;
  ;
  assign id_7 = -1;
  parameter id_10 = id_8.id_8[1==id_4][1][1];
endmodule
