<h4><strong>Step 1:</strong></h4><div class="answer"> <p>Refer to Figure 8.41 in the text book.</p> <p>From the circuit shown in Figure 8.41. it is clear that the reference current is,</p> <p> <img src="images/3657-8-107P-i1.png" /> </p> <p>The reference current flowing through <img src="images/3657-8-107P-i2.png" /> is mirrored in <img src="images/3657-8-107P-i3.png" /> and <img src="images/3657-8-107P-i4.png" />. </p> <p>The bias current flowing in <img src="images/3657-8-107P-i5.png" /> is equal to the current flowing in <img src="images/3657-8-107P-i6.png" /> that is,</p> <p> <img src="images/3657-8-107P-i7.png" /> </p> <p>Hence the bias currents flowing in<img src="images/3657-8-107P-i8.png" />, <img src="images/3657-8-107P-i9.png" />, <img src="images/3657-8-107P-i10.png" />and<img src="images/3657-8-107P-i11.png" /> are equal that is</p> <p> <img src="images/3657-8-107P-i12.png" />.</p> </div><h4><strong>Step 2:</strong></h4><div class="answer"> <p>The bias current flowing through <img src="images/3657-8-107P-i13.png" /> is then divided equally in <img src="images/3657-8-107P-i14.png" />,<img src="images/3657-8-107P-i15.png" />,<img src="images/3657-8-107P-i16.png" /> and<img src="images/3657-8-107P-i17.png" />, that is </p> <p> <img src="images/3657-8-107P-i18.png" /> </p> <p>Substitute <img src="images/3657-8-107P-i19.png" /> in equation.</p> <p> <img src="images/3657-8-107P-i20.png" /> </p> <p>Hence the bias currents flowing in <img src="images/3657-8-107P-i21.png" />,<img src="images/3657-8-107P-i22.png" />,<img src="images/3657-8-107P-i23.png" /> and<img src="images/3657-8-107P-i24.png" /> is </p> <p> <img src="images/3657-8-107P-i25.png" />.</p> </div><h4><strong>Step 3:</strong></h4><div class="answer"> <p>Now for the Operational amplifier to not have a systemic offset voltage, we know that the ratio of <img src="images/3657-8-107P-i26.png" /> of the transistors must be related by the expression </p> <p> <img src="images/3657-8-107P-i27.png" /> </p> <p>Substitute <img src="images/3657-8-107P-i28.png" /> for <img src="images/3657-8-107P-i29.png" /> , <img src="images/3657-8-107P-i30.png" /> for <img src="images/3657-8-107P-i31.png" /> , <img src="images/3657-8-107P-i32.png" /> for <img src="images/3657-8-107P-i33.png" /> and <img src="images/3657-8-107P-i34.png" /> for <img src="images/3657-8-107P-i35.png" /> in equation.</p> <p>Substituting the values of the <img src="images/3657-8-107P-i36.png" />of various devices from the table above, we get</p> <p> <img src="images/3657-8-107P-i37.png" /> </p> <p>Hence the <img src="images/3657-8-107P-i38.png" /> of the transistor <img src="images/3657-8-107P-i39.png" /> is <img src="images/3657-8-107P-i40.png" /> .</p> <p> </p> <p>The bias current is related to the over drive voltage by the expression </p> <p> <img src="images/3657-8-107P-i41.png" /> </p> <p>Where, <img src="images/3657-8-107P-i42.png" /> is the over drive voltage of a transistor, which has a certain <img src="images/3657-8-107P-i43.png" /> according to the material used for preparing the device.</p> <p>Substitute <img src="images/3657-8-107P-i44.png" /> of <img src="images/3657-8-107P-i45.png" />, <img src="images/3657-8-107P-i46.png" /> for <img src="images/3657-8-107P-i47.png" /> in equation.</p> <p> <img src="images/3657-8-107P-i48.png" /> </p> <p>Hence, the over drive voltage for the device <img src="images/3657-8-107P-i49.png" /> is <img src="images/3657-8-107P-i50.png" />.</p> <p>Similarly, the values of <img src="images/3657-8-107P-i51.png" /><img src="images/3657-8-107P-i52.png" />.</p> <p>The over drive voltage <img src="images/3657-8-107P-i53.png" /> is related to the gate source voltage and the thermal voltage by the expression</p> <p> <img src="images/3657-8-107P-i54.png" />,</p> <p>where, <img src="images/3657-8-107P-i55.png" /> is the gate source voltage, and <img src="images/3657-8-107P-i56.png" /> is the thermal voltage of the device. </p> <p>For the <img src="images/3657-8-107P-i57.png" />, the gate source voltage is,</p> <p> <img src="images/3657-8-107P-i58.png" /> </p> <p>The gate source <img src="images/3657-8-107P-i59.png" /><img src="images/3657-8-107P-i60.png" />.</p> </div><h4><strong>Step 4:</strong></h4><div class="answer"> <p>As the overdrive voltages of all the devices are equal the gate source voltages will also be equal, that is,</p> <p> <img src="images/3657-8-107P-i61.png" />.</p> <p>The transconductance <img src="images/3657-8-107P-i62.png" /> of a device is given by the expression,</p> <p> <img src="images/3657-8-107P-i63.png" /> </p> <p> </div><h4><strong>Step 5:</strong></h4><div class="answer">The transconductance of <img src="images/3657-8-107P-i64.png" /> is,</p> <p> <img src="images/3657-8-107P-i65.png" /> </p> <p>Hence, the transconductance of the device <img src="images/3657-8-107P-i66.png" /> is <img src="images/3657-8-107P-i67.png" />.</p> <p>As the currents of <img src="images/3657-8-107P-i68.png" />,<img src="images/3657-8-107P-i69.png" />,<img src="images/3657-8-107P-i70.png" /> and<img src="images/3657-8-107P-i71.png" /> are equal, their transconductance will be the same,</p> <p> <img src="images/3657-8-107P-i72.png" />.</p> </div><h4><strong>Step 6:</strong></h4><div class="answer"> <p>The transconductance of <img src="images/3657-8-107P-i73.png" /> is,</p> <p> <img src="images/3657-8-107P-i74.png" /> </p> <p>Hence, the transconductance of the device <img src="images/3657-8-107P-i75.png" /> is <img src="images/3657-8-107P-i76.png" />.</p> <p>As the currents of <img src="images/3657-8-107P-i77.png" />,<img src="images/3657-8-107P-i78.png" />,<img src="images/3657-8-107P-i79.png" /> and<img src="images/3657-8-107P-i80.png" /> are equal, their transconductance will be the same,</p> <p> <img src="images/3657-8-107P-i81.png" />.</p> </div><h4><strong>Step 7:</strong></h4><div class="answer"> <p>The output resistance<img src="images/3657-8-107P-i82.png" /> of a device is given by the expression, </p> <p> <img src="images/3657-8-107P-i83.png" /> </p> <p>For the transistor <img src="images/3657-8-107P-i84.png" /> the output resistance is,</p> <p> <img src="images/3657-8-107P-i85.png" /> </p> <p>Hence the output resistance is <img src="images/3657-8-107P-i86.png" />.</p> <p>As the currents of <img src="images/3657-8-107P-i87.png" />,<img src="images/3657-8-107P-i88.png" />,<img src="images/3657-8-107P-i89.png" /> and<img src="images/3657-8-107P-i90.png" /> are equal, their output resistances will be equal, that is <img src="images/3657-8-107P-i91.png" />.</p> </div><h4><strong>Step 8:</strong></h4><div class="answer"> <p>For the transistor <img src="images/3657-8-107P-i92.png" /> the output resistance is,</p> <p> <img src="images/3657-8-107P-i93.png" /> </p> <p>Hence the output resistance is <img src="images/3657-8-107P-i94.png" />.</p> <p>As the currents of <img src="images/3657-8-107P-i95.png" />,<img src="images/3657-8-107P-i96.png" />,<img src="images/3657-8-107P-i97.png" /> and<img src="images/3657-8-107P-i98.png" /> are equal, their output resistances will be equal, that is <img src="images/3657-8-107P-i99.png" />.</p> </div><h4><strong>Step 9:</strong></h4><div class="answer"> <p>The gain of the first stage of the two stage operational amplifier is, </p> <p> <img src="images/3657-8-107P-i100.png" /> </p> <p>Similarly, the gain of the second stage of the two stage operational amplifier is,</p> <p> <img src="images/3657-8-107P-i101.png" /> </p> <p>The overall open loop DC gain is, </p> <p> <img src="images/3657-8-107P-i102.png" /> </p> <p>Hence the open loop DC gain of the device is <img src="images/3657-8-107P-i103.png" />.</p> <p> </div><h4><strong>Step 10:</strong></h4><div class="answer">The lower limit of the input common mode is the value of the input voltage at which the transistors <img src="images/3657-8-107P-i104.png" />and <img src="images/3657-8-107P-i105.png" /> leave the saturation region, this happens when the output at the drain falls by one volt below the <img src="images/3657-8-107P-i106.png" /> of the device.</p> <p>The drain voltage of the <img src="images/3657-8-107P-i107.png" /> is,</p> <p> <img src="images/3657-8-107P-i108.png" /> </p> <p>Hence the lower limit of the input common mode range is,</p> <p> <img src="images/3657-8-107P-i109.png" /> s</p> <p>The lower limit of the input common mode range is <img src="images/3657-8-107P-i110.png" />.</p> </div><h4><strong>Step 11:</strong></h4><div class="answer"> <p>The upper limit of the input common mode is the value of the input voltage at which the transistor <img src="images/3657-8-107P-i111.png" />leaves the saturation region. Since for <img src="images/3657-8-107P-i112.png" /> to operate in saturation, the voltage across it must at least be equal to the over drive voltage at which it is operating, that is,</p> <p> <img src="images/3657-8-107P-i113.png" /> </p> <p>Hence the input range of the operational amplifier is <img src="images/3657-8-107P-i114.png" />.</p> </div><h4><strong>Step 12:</strong></h4><div class="answer"> <p>The highest allowable output voltage is the value at which<img src="images/3657-8-107P-i115.png" />leaves saturation, that is </p> <p> <img src="images/3657-8-107P-i116.png" /> </p> <p>The lowest value of the output voltage is the value at which<img src="images/3657-8-107P-i117.png" /> leaves saturation, that is </p> <p> <img src="images/3657-8-107P-i118.png" /> </p> <p>Hence, the output voltage range is,</p> <p>Hence the output range of the operational amplifier is <img src="images/3657-8-107P-i119.png" />.</p></div>