{
  "module_name": "lan937x_reg.h",
  "hash_id": "246d03e27da716890983f02726df4fa5ee850edc5b9451105df4b42f9c2b4213",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/dsa/microchip/lan937x_reg.h",
  "human_readable_source": " \n \n#ifndef __LAN937X_REG_H\n#define __LAN937X_REG_H\n\n#define PORT_CTRL_ADDR(port, addr)\t((addr) | (((port) + 1)  << 12))\n\n \n#define REG_GLOBAL_CTRL_0\t\t0x0007\n\n#define SW_PHY_REG_BLOCK\t\tBIT(7)\n#define SW_FAST_MODE\t\t\tBIT(3)\n#define SW_FAST_MODE_OVERRIDE\t\tBIT(2)\n\n#define REG_SW_INT_STATUS__4\t\t0x0010\n#define REG_SW_INT_MASK__4\t\t0x0014\n\n#define LUE_INT\t\t\t\tBIT(31)\n#define TRIG_TS_INT\t\t\tBIT(30)\n#define APB_TIMEOUT_INT\t\t\tBIT(29)\n#define OVER_TEMP_INT\t\t\tBIT(28)\n#define HSR_INT\t\t\t\tBIT(27)\n#define PIO_INT\t\t\t\tBIT(26)\n#define POR_READY_INT\t\t\tBIT(25)\n\n#define SWITCH_INT_MASK\t\t\t\\\n\t(LUE_INT | TRIG_TS_INT | APB_TIMEOUT_INT | OVER_TEMP_INT | HSR_INT | \\\n\t PIO_INT | POR_READY_INT)\n\n#define REG_SW_PORT_INT_STATUS__4\t0x0018\n#define REG_SW_PORT_INT_MASK__4\t\t0x001C\n\n \n#define REG_SW_GLOBAL_OUTPUT_CTRL__1\t0x0103\n#define SW_CLK125_ENB\t\t\tBIT(1)\n#define SW_CLK25_ENB\t\t\tBIT(0)\n\n \n#define REG_SW_OPERATION\t\t0x0300\n\n#define SW_DOUBLE_TAG\t\t\tBIT(7)\n#define SW_OVER_TEMP_ENABLE\t\tBIT(2)\n#define SW_RESET\t\t\tBIT(1)\n\n#define REG_SW_LUE_CTRL_0\t\t0x0310\n\n#define SW_VLAN_ENABLE\t\t\tBIT(7)\n#define SW_DROP_INVALID_VID\t\tBIT(6)\n#define SW_AGE_CNT_M\t\t\t0x7\n#define SW_AGE_CNT_S\t\t\t3\n#define SW_RESV_MCAST_ENABLE\t\tBIT(2)\n\n#define REG_SW_LUE_CTRL_1\t\t0x0311\n\n#define UNICAST_LEARN_DISABLE\t\tBIT(7)\n#define SW_FLUSH_STP_TABLE\t\tBIT(5)\n#define SW_FLUSH_MSTP_TABLE\t\tBIT(4)\n#define SW_SRC_ADDR_FILTER\t\tBIT(3)\n#define SW_AGING_ENABLE\t\t\tBIT(2)\n#define SW_FAST_AGING\t\t\tBIT(1)\n#define SW_LINK_AUTO_AGING\t\tBIT(0)\n\n#define REG_SW_AGE_PERIOD__1\t\t0x0313\n#define SW_AGE_PERIOD_7_0_M\t\tGENMASK(7, 0)\n\n#define REG_SW_AGE_PERIOD__2\t\t0x0320\n#define SW_AGE_PERIOD_19_8_M\t\tGENMASK(19, 8)\n\n#define REG_SW_MAC_CTRL_0\t\t0x0330\n#define SW_NEW_BACKOFF\t\t\tBIT(7)\n#define SW_PAUSE_UNH_MODE\t\tBIT(1)\n#define SW_AGGR_BACKOFF\t\t\tBIT(0)\n\n#define REG_SW_MAC_CTRL_1\t\t0x0331\n#define SW_SHORT_IFG\t\t\tBIT(7)\n#define MULTICAST_STORM_DISABLE\t\tBIT(6)\n#define SW_BACK_PRESSURE\t\tBIT(5)\n#define FAIR_FLOW_CTRL\t\t\tBIT(4)\n#define NO_EXC_COLLISION_DROP\t\tBIT(3)\n#define SW_LEGAL_PACKET_DISABLE\t\tBIT(1)\n#define SW_PASS_SHORT_FRAME\t\tBIT(0)\n\n#define REG_SW_MAC_CTRL_6\t\t0x0336\n#define SW_MIB_COUNTER_FLUSH\t\tBIT(7)\n#define SW_MIB_COUNTER_FREEZE\t\tBIT(6)\n\n \n#define REG_SW_ALU_STAT_CTRL__4\t\t0x041C\n\n#define REG_SW_ALU_VAL_B\t\t0x0424\n#define ALU_V_OVERRIDE\t\t\tBIT(31)\n#define ALU_V_USE_FID\t\t\tBIT(30)\n#define ALU_V_PORT_MAP\t\t\t0xFF\n\n \n#define REG_VPHY_IND_ADDR__2\t\t0x075C\n#define REG_VPHY_IND_DATA__2\t\t0x0760\n\n#define REG_VPHY_IND_CTRL__2\t\t0x0768\n\n#define VPHY_IND_WRITE\t\t\tBIT(1)\n#define VPHY_IND_BUSY\t\t\tBIT(0)\n\n#define REG_VPHY_SPECIAL_CTRL__2\t0x077C\n#define VPHY_SMI_INDIRECT_ENABLE\tBIT(15)\n#define VPHY_SW_LOOPBACK\t\tBIT(14)\n#define VPHY_MDIO_INTERNAL_ENABLE\tBIT(13)\n#define VPHY_SPI_INDIRECT_ENABLE\tBIT(12)\n#define VPHY_PORT_MODE_M\t\t0x3\n#define VPHY_PORT_MODE_S\t\t8\n#define VPHY_MODE_RGMII\t\t\t0\n#define VPHY_MODE_MII_PHY\t\t1\n#define VPHY_MODE_SGMII\t\t\t2\n#define VPHY_MODE_RMII_PHY\t\t3\n#define VPHY_SW_COLLISION_TEST\t\tBIT(7)\n#define VPHY_SPEED_DUPLEX_STAT_M\t0x7\n#define VPHY_SPEED_DUPLEX_STAT_S\t2\n#define VPHY_SPEED_1000\t\t\tBIT(4)\n#define VPHY_SPEED_100\t\t\tBIT(3)\n#define VPHY_FULL_DUPLEX\t\tBIT(2)\n\n \n\n \n#define REG_PORT_INT_STATUS\t\t0x001B\n#define REG_PORT_INT_MASK\t\t0x001F\n\n#define PORT_TAS_INT\t\t\tBIT(5)\n#define PORT_QCI_INT\t\t\tBIT(4)\n#define PORT_SGMII_INT\t\t\tBIT(3)\n#define PORT_PTP_INT\t\t\tBIT(2)\n#define PORT_PHY_INT\t\t\tBIT(1)\n#define PORT_ACL_INT\t\t\tBIT(0)\n\n#define PORT_SRC_PHY_INT\t\t1\n\n#define REG_PORT_CTRL_0\t\t\t0x0020\n\n#define PORT_MAC_LOOPBACK\t\tBIT(7)\n#define PORT_MAC_REMOTE_LOOPBACK\tBIT(6)\n#define PORT_K2L_INSERT_ENABLE\t\tBIT(5)\n#define PORT_K2L_DEBUG_ENABLE\t\tBIT(4)\n#define PORT_TAIL_TAG_ENABLE\t\tBIT(2)\n#define PORT_QUEUE_SPLIT_ENABLE\t\t0x3\n\n \n#define REG_PORT_T1_PHY_CTRL_BASE\t0x0100\n\n \n#define PORT_SGMII_SEL\t\t\tBIT(7)\n#define PORT_GRXC_ENABLE\t\tBIT(0)\n\n#define PORT_MII_SEL_EDGE\t\tBIT(5)\n\n#define REG_PORT_XMII_CTRL_4\t\t0x0304\n#define REG_PORT_XMII_CTRL_5\t\t0x0306\n\n#define PORT_DLL_RESET\t\t\tBIT(15)\n#define PORT_TUNE_ADJ\t\t\tGENMASK(13, 7)\n\n \n#define REG_PORT_MAC_CTRL_0\t\t0x0400\n#define PORT_CHECK_LENGTH\t\tBIT(2)\n#define PORT_BROADCAST_STORM\t\tBIT(1)\n#define PORT_JUMBO_PACKET\t\tBIT(0)\n\n#define REG_PORT_MAC_CTRL_1\t\t0x0401\n#define PORT_BACK_PRESSURE\t\tBIT(3)\n#define PORT_PASS_ALL\t\t\tBIT(0)\n\n#define PORT_MAX_FR_SIZE\t\t0x404\n#define FR_MIN_SIZE\t\t1522\n\n \n#define REG_PORT_MRI_PRIO_CTRL\t\t0x0801\n#define PORT_HIGHEST_PRIO\t\tBIT(7)\n#define PORT_OR_PRIO\t\t\tBIT(6)\n#define PORT_MAC_PRIO_ENABLE\t\tBIT(4)\n#define PORT_VLAN_PRIO_ENABLE\t\tBIT(3)\n#define PORT_802_1P_PRIO_ENABLE\t\tBIT(2)\n#define PORT_DIFFSERV_PRIO_ENABLE\tBIT(1)\n#define PORT_ACL_PRIO_ENABLE\t\tBIT(0)\n\n#define P_PRIO_CTRL\t\t\tREG_PORT_MRI_PRIO_CTRL\n\n \n#define REG_PORT_MTI_CREDIT_INCREMENT\t0x091C\n\n \n#define RGMII_2_PORT_NUM\t\t5\n#define RGMII_1_PORT_NUM\t\t6\n\n#define LAN937X_RGMII_2_PORT\t\t(RGMII_2_PORT_NUM - 1)\n#define LAN937X_RGMII_1_PORT\t\t(RGMII_1_PORT_NUM - 1)\n\n#define RGMII_1_TX_DELAY_2NS\t\t2\n#define RGMII_2_TX_DELAY_2NS\t\t0\n#define RGMII_1_RX_DELAY_2NS\t\t0x1B\n#define RGMII_2_RX_DELAY_2NS\t\t0x14\n\n#define LAN937X_TAG_LEN\t\t\t2\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}