INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ECE 440/project5/project5/project5.srcs/sources_1/imports/new/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ECE 440/project5/project5/project5.srcs/sources_1/imports/new/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ECE 440/project5/project5/project5.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_3_5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_3_5_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ECE 440/project5/project5/project5.srcs/sources_1/imports/new/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ECE 440/project5/project5/project5.srcs/sources_1/new/spi_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ECE 440/project5/project5/project5.srcs/sources_1/new/core_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ECE 440/project5/project5/project5.srcs/sources_1/new/mem_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2458] undeclared symbol is_zero, assumed default net type wire [D:/ECE 440/project5/project5/project5.srcs/sources_1/new/mem_ctrl.sv:51]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ECE 440/project5/project5/project5.srcs/sources_1/new/Project5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project5
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [D:/ECE 440/project5/project5/project5.srcs/sources_1/new/Project5.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ECE 440/project5/project5/project5.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ECE 440/project5/project5/project5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [D:/ECE 440/project5/project5/project5.sim/sim_1/behav/glbl.v:6]
