Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\verilog\P6-2\control.v" into library work
Parsing module <control>.
Analyzing Verilog file "D:\verilog\P6-2\get_tuse.v" into library work
Parsing verilog file "wiredef.vh" included at line 21.
Parsing module <get_tuse>.
Analyzing Verilog file "D:\verilog\P6-2\get_tnew.v" into library work
Parsing verilog file "wiredef.vh" included at line 21.
Parsing module <get_tnew>.
Analyzing Verilog file "D:\verilog\P6-2\trans.v" into library work
Parsing verilog file "wiredef.vh" included at line 21.
Parsing module <trans>.
Analyzing Verilog file "D:\verilog\P6-2\stall_control.v" into library work
Parsing verilog file "wiredef.vh" included at line 21.
Parsing module <stall_control>.
Analyzing Verilog file "D:\verilog\P6-2\nPC.v" into library work
Parsing verilog file "wiredef.vh" included at line 21.
Parsing module <nPC>.
Analyzing Verilog file "D:\verilog\P6-2\mem_wb.v" into library work
Parsing verilog file "wiredef.vh" included at line 21.
Parsing module <mem_wb>.
Analyzing Verilog file "D:\verilog\P6-2\if_id.v" into library work
Parsing module <if_id>.
Analyzing Verilog file "D:\verilog\P6-2\IFU.v" into library work
Parsing module <IFU>.
Analyzing Verilog file "D:\verilog\P6-2\id_ex.v" into library work
Parsing verilog file "wiredef.vh" included at line 21.
Parsing module <id_ex>.
Analyzing Verilog file "D:\verilog\P6-2\GRF.v" into library work
Parsing module <GRF>.
Analyzing Verilog file "D:\verilog\P6-2\ex_mem.v" into library work
Parsing module <ex_mem>.
Analyzing Verilog file "D:\verilog\P6-2\DM.v" into library work
Parsing verilog file "wiredef.vh" included at line 21.
Parsing module <DM>.
Analyzing Verilog file "D:\verilog\P6-2\ALU.v" into library work
Parsing verilog file "wiredef.vh" included at line 21.
Parsing module <ALU>.
Analyzing Verilog file "D:\verilog\P6-2\mips.v" into library work
Parsing verilog file "wiredef.vh" included at line 21.
Parsing module <mips>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mips>.

Elaborating module <IFU>.
Reading initialization file \"code.txt\".
WARNING:HDLCompiler:1670 - "D:\verilog\P6-2\IFU.v" Line 37: Signal <IM> in initial block is partially initialized.

Elaborating module <if_id>.

Elaborating module <GRF>.
"D:\verilog\P6-2\GRF.v" Line 47. $display  32'b................................ 5'b..... 32'b................................

Elaborating module <nPC>.

Elaborating module <control>.
WARNING:HDLCompiler:189 - "D:\verilog\P6-2\nPC.v" Line 33: Size mismatch in connection of port <RT>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\nPC.v" Line 34: Assignment to lb ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\verilog\P6-2\nPC.v" Line 36: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:634 - "D:\verilog\P6-2\nPC.v" Line 33: Net <rt> does not have a driver.

Elaborating module <id_ex>.
WARNING:HDLCompiler:189 - "D:\verilog\P6-2\id_ex.v" Line 53: Size mismatch in connection of port <RT>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\id_ex.v" Line 54: Assignment to lb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\id_ex.v" Line 60: Assignment to rs ignored, since the identifier is never used

Elaborating module <ALU>.
WARNING:HDLCompiler:189 - "D:\verilog\P6-2\ALU.v" Line 38: Size mismatch in connection of port <RT>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\ALU.v" Line 39: Assignment to lb ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "D:\verilog\P6-2\ALU.v" Line 38: Net <rt> does not have a driver.
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\mips.v" Line 102: Assignment to zero ignored, since the identifier is never used

Elaborating module <ex_mem>.

Elaborating module <DM>.
WARNING:HDLCompiler:189 - "D:\verilog\P6-2\DM.v" Line 42: Size mismatch in connection of port <RT>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\DM.v" Line 43: Assignment to lb ignored, since the identifier is never used
"D:\verilog\P6-2\DM.v" Line 54. $display  32'b................................ 32'b................................ 32'b................................
WARNING:HDLCompiler:634 - "D:\verilog\P6-2\DM.v" Line 42: Net <rt> does not have a driver.

Elaborating module <mem_wb>.
WARNING:HDLCompiler:189 - "D:\verilog\P6-2\mem_wb.v" Line 49: Size mismatch in connection of port <RT>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\mem_wb.v" Line 50: Assignment to lb ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "D:\verilog\P6-2\mem_wb.v" Line 49: Net <rt> does not have a driver.

Elaborating module <stall_control>.

Elaborating module <get_tuse>.
WARNING:HDLCompiler:189 - "D:\verilog\P6-2\get_tuse.v" Line 31: Size mismatch in connection of port <RT>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\get_tuse.v" Line 32: Assignment to lb ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\verilog\P6-2\get_tuse.v" Line 34: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\verilog\P6-2\get_tuse.v" Line 36: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:634 - "D:\verilog\P6-2\get_tuse.v" Line 31: Net <rt> does not have a driver.

Elaborating module <get_tnew>.
WARNING:HDLCompiler:189 - "D:\verilog\P6-2\get_tnew.v" Line 32: Size mismatch in connection of port <RT>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\get_tnew.v" Line 33: Assignment to lb ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\verilog\P6-2\get_tnew.v" Line 38: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:634 - "D:\verilog\P6-2\get_tnew.v" Line 32: Net <rt> does not have a driver.

Elaborating module <trans>.
WARNING:HDLCompiler:189 - "D:\verilog\P6-2\trans.v" Line 40: Size mismatch in connection of port <RT>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 41: Assignment to id_lb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 42: Assignment to id_lbu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 43: Assignment to id_lh ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 44: Assignment to id_lhu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 45: Assignment to id_lw ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 46: Assignment to id_sb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 47: Assignment to id_sh ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 48: Assignment to id_sw ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 49: Assignment to id_add ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 50: Assignment to id_addu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 51: Assignment to id_subu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 52: Assignment to id_sub ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 53: Assignment to id_mult ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 54: Assignment to id_multu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 55: Assignment to id_div ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 56: Assignment to id_divu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 57: Assignment to id_sll ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 58: Assignment to id_srl ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 59: Assignment to id_sra ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 60: Assignment to id_sllv ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 61: Assignment to id_srlv ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 62: Assignment to id_srav ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 63: Assignment to id_And ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 64: Assignment to id_Or ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 65: Assignment to id_Xor ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 66: Assignment to id_Nor ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 67: Assignment to id_addi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 68: Assignment to id_addiu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 69: Assignment to id_andi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 70: Assignment to id_ori ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 71: Assignment to id_xori ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 72: Assignment to id_lui ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 73: Assignment to id_slt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 74: Assignment to id_slti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 75: Assignment to id_sltiu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 76: Assignment to id_sltu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 78: Assignment to id_bne ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 79: Assignment to id_blez ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 80: Assignment to id_bgtz ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 81: Assignment to id_bltz ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 82: Assignment to id_bgez ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 83: Assignment to id_j ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 84: Assignment to id_jal ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 87: Assignment to id_mfhi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 88: Assignment to id_mflo ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 89: Assignment to id_mthi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 90: Assignment to id_mtlo ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\verilog\P6-2\trans.v" Line 95: Size mismatch in connection of port <RT>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 96: Assignment to ex_lb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 97: Assignment to ex_lbu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 98: Assignment to ex_lh ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 99: Assignment to ex_lhu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 101: Assignment to ex_sb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 102: Assignment to ex_sh ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 104: Assignment to ex_add ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 107: Assignment to ex_sub ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 108: Assignment to ex_mult ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 109: Assignment to ex_multu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 110: Assignment to ex_div ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 111: Assignment to ex_divu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 112: Assignment to ex_sll ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 113: Assignment to ex_srl ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 114: Assignment to ex_sra ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 115: Assignment to ex_sllv ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 116: Assignment to ex_srlv ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 117: Assignment to ex_srav ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 118: Assignment to ex_And ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 119: Assignment to ex_Or ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 120: Assignment to ex_Xor ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 121: Assignment to ex_Nor ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 123: Assignment to ex_addiu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 124: Assignment to ex_andi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 126: Assignment to ex_xori ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 128: Assignment to ex_slt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 129: Assignment to ex_slti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 130: Assignment to ex_sltiu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 131: Assignment to ex_sltu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 132: Assignment to ex_beq ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 133: Assignment to ex_bne ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 134: Assignment to ex_blez ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 135: Assignment to ex_bgtz ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 136: Assignment to ex_bltz ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 137: Assignment to ex_bgez ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 138: Assignment to ex_j ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 141: Assignment to ex_jr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 142: Assignment to ex_mfhi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 143: Assignment to ex_mflo ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 144: Assignment to ex_mthi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 145: Assignment to ex_mtlo ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\verilog\P6-2\trans.v" Line 150: Size mismatch in connection of port <RT>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 151: Assignment to mem_lb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 152: Assignment to mem_lbu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 153: Assignment to mem_lh ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 154: Assignment to mem_lhu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 155: Assignment to mem_lw ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 156: Assignment to mem_sb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 157: Assignment to mem_sh ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 159: Assignment to mem_add ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 162: Assignment to mem_sub ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 163: Assignment to mem_mult ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 164: Assignment to mem_multu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 165: Assignment to mem_div ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 166: Assignment to mem_divu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 167: Assignment to mem_sll ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 168: Assignment to mem_srl ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 169: Assignment to mem_sra ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 170: Assignment to mem_sllv ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 171: Assignment to mem_srlv ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 172: Assignment to mem_srav ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 173: Assignment to mem_And ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 174: Assignment to mem_Or ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 175: Assignment to mem_Xor ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 176: Assignment to mem_Nor ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 178: Assignment to mem_addiu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 179: Assignment to mem_andi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 181: Assignment to mem_xori ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 183: Assignment to mem_slt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 184: Assignment to mem_slti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 185: Assignment to mem_sltiu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 186: Assignment to mem_sltu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 187: Assignment to mem_beq ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 188: Assignment to mem_bne ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 189: Assignment to mem_blez ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 190: Assignment to mem_bgtz ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 191: Assignment to mem_bltz ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 192: Assignment to mem_bgez ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 193: Assignment to mem_j ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 196: Assignment to mem_jr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 197: Assignment to mem_mfhi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 198: Assignment to mem_mflo ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 199: Assignment to mem_mthi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 200: Assignment to mem_mtlo ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\verilog\P6-2\trans.v" Line 205: Size mismatch in connection of port <RT>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 206: Assignment to wb_lb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 207: Assignment to wb_lbu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 208: Assignment to wb_lh ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 209: Assignment to wb_lhu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 211: Assignment to wb_sb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 212: Assignment to wb_sh ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 213: Assignment to wb_sw ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 214: Assignment to wb_add ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 217: Assignment to wb_sub ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 218: Assignment to wb_mult ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 219: Assignment to wb_multu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 220: Assignment to wb_div ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 221: Assignment to wb_divu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 222: Assignment to wb_sll ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 223: Assignment to wb_srl ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 224: Assignment to wb_sra ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 225: Assignment to wb_sllv ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 226: Assignment to wb_srlv ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 227: Assignment to wb_srav ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 228: Assignment to wb_And ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 229: Assignment to wb_Or ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 230: Assignment to wb_Xor ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 231: Assignment to wb_Nor ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 232: Assignment to wb_addi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 233: Assignment to wb_addiu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 234: Assignment to wb_andi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 236: Assignment to wb_xori ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 238: Assignment to wb_slt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 239: Assignment to wb_slti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 240: Assignment to wb_sltiu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 241: Assignment to wb_sltu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 242: Assignment to wb_beq ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 243: Assignment to wb_bne ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 244: Assignment to wb_blez ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 245: Assignment to wb_bgtz ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 246: Assignment to wb_bltz ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 247: Assignment to wb_bgez ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 248: Assignment to wb_j ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 250: Assignment to wb_jalr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 251: Assignment to wb_jr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 252: Assignment to wb_mfhi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 253: Assignment to wb_mflo ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 254: Assignment to wb_mthi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P6-2\trans.v" Line 255: Assignment to wb_mtlo ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\verilog\P6-2\trans.v" Line 269: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\verilog\P6-2\trans.v" Line 279: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\verilog\P6-2\trans.v" Line 289: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:634 - "D:\verilog\P6-2\trans.v" Line 40: Net <rt> does not have a driver.
WARNING:Xst:2972 - "D:\verilog\P6-2\mips.v" line 33. All outputs of instance <ifu> of block <IFU> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\verilog\P6-2\mips.v" line 42. All outputs of instance <IF_id> of block <if_id> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\verilog\P6-2\mips.v" line 56. All outputs of instance <grf> of block <GRF> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\verilog\P6-2\mips.v" line 68. All outputs of instance <NPC> of block <nPC> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\verilog\P6-2\mips.v" line 78. All outputs of instance <ID_ex> of block <id_ex> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\verilog\P6-2\mips.v" line 95. All outputs of instance <alu> of block <ALU> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\verilog\P6-2\mips.v" line 106. All outputs of instance <EX_mem> of block <ex_mem> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\verilog\P6-2\mips.v" line 124. All outputs of instance <dm> of block <DM> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\verilog\P6-2\mips.v" line 134. All outputs of instance <MEM_wb> of block <mem_wb> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\verilog\P6-2\mips.v" line 149. All outputs of instance <Stall> of block <stall_control> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\verilog\P6-2\mips.v" line 158. All outputs of instance <Trans> of block <trans> are unconnected in block <mips>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mips>.
    Related source file is "D:\verilog\P6-2\mips.v".
INFO:Xst:3210 - "D:\verilog\P6-2\mips.v" line 95: Output port <zero> of the instance <alu> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mips> synthesized.

Synthesizing Unit <control>.
    Related source file is "D:\verilog\P6-2\control.v".
    Summary:
	no macro.
Unit <control> synthesized.

Synthesizing Unit <get_tuse>.
    Related source file is "D:\verilog\P6-2\get_tuse.v".
WARNING:Xst:647 - Input <IR<25:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <lb> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <lbu> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <lh> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <lhu> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <sb> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <sh> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <add> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <sub> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <mult> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <multu> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <div> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <divu> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <sll> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <srl> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <sra> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <sllv> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <srlv> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <srav> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <And> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <Or> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <Xor> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <Nor> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <addi> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <addiu> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <andi> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <xori> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <slt> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <slti> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <sltiu> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <sltu> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <bne> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <blez> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <bgtz> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <bltz> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <bgez> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <j> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <jal> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <jalr> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <mfhi> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <mflo> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <mthi> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tuse.v" line 28: Output port <mtlo> of the instance <Control> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <rt> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <get_tuse> synthesized.

Synthesizing Unit <get_tnew>.
    Related source file is "D:\verilog\P6-2\get_tnew.v".
WARNING:Xst:647 - Input <IR<10:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IR<25:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <lb> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <lbu> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <lh> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <lhu> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <sb> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <sh> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <sw> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <add> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <sub> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <mult> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <multu> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <div> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <divu> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <sll> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <srl> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <sra> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <sllv> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <srlv> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <srav> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <And> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <Or> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <Xor> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <Nor> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <addi> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <addiu> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <andi> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <xori> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <slt> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <slti> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <sltiu> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <sltu> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <beq> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <bne> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <blez> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <bgtz> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <bltz> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <bgez> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <j> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <jalr> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <jr> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <mfhi> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <mflo> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <mthi> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P6-2\get_tnew.v" line 29: Output port <mtlo> of the instance <Control> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <rt> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <get_tnew> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mips> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mips, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mips.ngc

Primitive and Black Box Usage:
------------------------------

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      0
   Number with an unused Flip Flop:       0  out of      0         
   Number with an unused LUT:             0  out of      0         
   Number of fully used LUT-FF pairs:     0  out of      0         
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                           2
 Number of bonded IOBs:                   0  out of    210     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.51 secs
 
--> 

Total memory usage is 4904812 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  225 (   0 filtered)
Number of infos    :   87 (   0 filtered)

