m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim
vcsr
Z0 !s110 1650982296
!i10b 1
!s100 C1ol;7P4z38_2lz;Sk=he1
IGcER4[OjOQU1Lo=oJVzKe0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/Github/OpenRSIC-V/rsic/9_except/sim
w1650982270
8D:/Github/OpenRSIC-V/rsic/9_except/sim/csr.v
FD:/Github/OpenRSIC-V/rsic/9_except/sim/csr.v
L0 3
Z3 OV;L;10.6d;65
r1
!s85 0
31
Z4 !s108 1650982296.000000
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/9_except/sim/csr.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/9_except/sim/csr.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vctrl
Z7 !s110 1650982294
!i10b 1
!s100 ML[WHodm5A8H<WEHFIMQ>2
I:>1JVT@5UDLTIWKTQ7D<61
R1
R2
w1650966149
8D:/Github/OpenRSIC-V/rsic/9_except/sim/ctrl.v
FD:/Github/OpenRSIC-V/rsic/9_except/sim/ctrl.v
L0 3
R3
r1
!s85 0
31
!s108 1650982293.000000
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/9_except/sim/ctrl.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/9_except/sim/ctrl.v|
!i113 1
R5
R6
vdata_ram
R7
!i10b 1
!s100 6;kkz]:89:2IP[C`B4WjL1
ISKmmXR@`k3EWJ04S9C2412
R1
R2
w1650975046
8D:/Github/OpenRSIC-V/rsic/9_except/sim/data_ram.v
FD:/Github/OpenRSIC-V/rsic/9_except/sim/data_ram.v
L0 3
R3
r1
!s85 0
31
Z8 !s108 1650982294.000000
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/9_except/sim/data_ram.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/9_except/sim/data_ram.v|
!i113 1
R5
R6
vdiv
R7
!i10b 1
!s100 7lEk5a@S_=Y72ji9PhF2^3
I]87^^ieE4M68_fo<34R4C0
R1
R2
w1649127578
8D:/Github/OpenRSIC-V/rsic/9_except/sim/div.v
FD:/Github/OpenRSIC-V/rsic/9_except/sim/div.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/9_except/sim/div.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/9_except/sim/div.v|
!i113 1
R5
R6
vex
R7
!i10b 1
!s100 7agN>Bn_^E;^^9IW=?7oF0
IMTC6dRD^9>Sd[F:Z3bH8>1
R1
R2
w1649605919
8D:/Github/OpenRSIC-V/rsic/9_except/sim/ex.v
FD:/Github/OpenRSIC-V/rsic/9_except/sim/ex.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/9_except/sim/ex.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/9_except/sim/ex.v|
!i113 1
R5
R6
vex_mem
R7
!i10b 1
!s100 jeRb4G]HmZ?U5noHN1KSi1
I]^PV7`lSV[6YjPg]SfAHU2
R1
R2
w1649597712
8D:/Github/OpenRSIC-V/rsic/9_except/sim/ex_mem.v
FD:/Github/OpenRSIC-V/rsic/9_except/sim/ex_mem.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/9_except/sim/ex_mem.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/9_except/sim/ex_mem.v|
!i113 1
R5
R6
vid
Z9 !s110 1650982295
!i10b 1
!s100 OWFjcJ5LK_XT32:PC<3=S1
IBgY=eHmVjjEZH82WAXEEa3
R1
R2
w1650954414
8D:/Github/OpenRSIC-V/rsic/9_except/sim/id.v
FD:/Github/OpenRSIC-V/rsic/9_except/sim/id.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/9_except/sim/id.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/9_except/sim/id.v|
!i113 1
R5
R6
vid_ex
R9
!i10b 1
!s100 cSNO9PgIH0Umom?[>L=e<3
IdD[5f0Sk5HAeYJd:]0AKc3
R1
R2
w1649583268
8D:/Github/OpenRSIC-V/rsic/9_except/sim/id_ex.v
FD:/Github/OpenRSIC-V/rsic/9_except/sim/id_ex.v
L0 3
R3
r1
!s85 0
31
Z10 !s108 1650982295.000000
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/9_except/sim/id_ex.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/9_except/sim/id_ex.v|
!i113 1
R5
R6
vif_id
R9
!i10b 1
!s100 0DO4dZ1TI7og@L4HiIbh42
IVnkiafO=>6@mImG_ff`HU3
R1
R2
w1649581637
8D:/Github/OpenRSIC-V/rsic/9_except/sim/if_id.v
FD:/Github/OpenRSIC-V/rsic/9_except/sim/if_id.v
L0 3
R3
r1
!s85 0
31
R10
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/9_except/sim/if_id.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/9_except/sim/if_id.v|
!i113 1
R5
R6
vinst_rom
R9
!i10b 1
!s100 JnScI>2LR3e<8f9_KQDDQ3
IHLBWI3hM>F;aAkF2TlS>O0
R1
R2
w1649217542
8D:/Github/OpenRSIC-V/rsic/9_except/sim/inst_rom.v
FD:/Github/OpenRSIC-V/rsic/9_except/sim/inst_rom.v
L0 3
R3
r1
!s85 0
31
R10
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/9_except/sim/inst_rom.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/9_except/sim/inst_rom.v|
!i113 1
R5
R6
vmem
R0
!i10b 1
!s100 k4dFBb=YOK0hCh3EA2zTX1
ImVEJ@R;7iRO=F<En=Hl=B1
R1
R2
w1650981872
8D:/Github/OpenRSIC-V/rsic/9_except/sim/mem.v
FD:/Github/OpenRSIC-V/rsic/9_except/sim/mem.v
L0 3
R3
r1
!s85 0
31
R4
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/9_except/sim/mem.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/9_except/sim/mem.v|
!i113 1
R5
R6
vmem_wb
R9
!i10b 1
!s100 zh]S6amMok7_el6O?fLnN2
I1f[HbMn9MIzIFFiUD4kX?3
R1
R2
w1649591022
8D:/Github/OpenRSIC-V/rsic/9_except/sim/mem_wb.v
FD:/Github/OpenRSIC-V/rsic/9_except/sim/mem_wb.v
L0 3
R3
r1
!s85 0
31
R10
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/9_except/sim/mem_wb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/9_except/sim/mem_wb.v|
!i113 1
R5
R6
vopenmips
R9
!i10b 1
!s100 =bKF@_A3`jDDR55[A>>jb2
IPMCgCZin9EO@`>LGXL0Oo1
R1
R2
w1650966415
8D:/Github/OpenRSIC-V/rsic/9_except/sim/openmips.v
FD:/Github/OpenRSIC-V/rsic/9_except/sim/openmips.v
L0 3
R3
r1
!s85 0
31
R10
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/9_except/sim/openmips.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/9_except/sim/openmips.v|
!i113 1
R5
R6
vopenmips_min_sopc
R9
!i10b 1
!s100 1>izk<?JHk]WHZ>UDz]YD2
Ilja`?aHTkeF9aKLb9ng^;3
R1
R2
w1650973532
8D:/Github/OpenRSIC-V/rsic/9_except/sim/openmips_min_sopc.v
FD:/Github/OpenRSIC-V/rsic/9_except/sim/openmips_min_sopc.v
L0 3
R3
r1
!s85 0
31
R10
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/9_except/sim/openmips_min_sopc.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/9_except/sim/openmips_min_sopc.v|
!i113 1
R5
R6
vopenmips_min_sopc_tb
R0
!i10b 1
!s100 bm7FYEFJ:G<RCoBMCMnJK2
I4RE<`QMAH75DN^9M7[G>K0
R1
R2
w1648970743
8D:/Github/OpenRSIC-V/rsic/9_except/sim/openmips_min_sopc_tb.v
FD:/Github/OpenRSIC-V/rsic/9_except/sim/openmips_min_sopc_tb.v
L0 4
R3
r1
!s85 0
31
R10
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/9_except/sim/openmips_min_sopc_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/9_except/sim/openmips_min_sopc_tb.v|
!i113 1
R5
R6
vpc_reg
R0
!i10b 1
!s100 hS^P<Jb37^TCWTz9>YAP62
IJdB;i=ROa?AmEdgERf_0;0
R1
R2
w1649581551
8D:/Github/OpenRSIC-V/rsic/9_except/sim/pc_reg.v
FD:/Github/OpenRSIC-V/rsic/9_except/sim/pc_reg.v
L0 3
R3
r1
!s85 0
31
R4
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/9_except/sim/pc_reg.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/9_except/sim/pc_reg.v|
!i113 1
R5
R6
vregfile
R0
!i10b 1
!s100 Fm963[JO:4>7703MiZ^I_2
I@H=:Y:2YMSQH7DFNdNDgG0
R1
R2
w1648988500
8D:/Github/OpenRSIC-V/rsic/9_except/sim/regfile.v
FD:/Github/OpenRSIC-V/rsic/9_except/sim/regfile.v
L0 3
R3
r1
!s85 0
31
R4
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/9_except/sim/regfile.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/9_except/sim/regfile.v|
!i113 1
R5
R6
