# Ignore everything
*

# Keep Verilog source files
!*.v
!*.sv
!*.xdc

# Keep git-related files and README
!README.md
