
---------- Begin Simulation Statistics ----------
final_tick                               1153128280000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 423225                       # Simulator instruction rate (inst/s)
host_mem_usage                                4563400                       # Number of bytes of host memory used
host_op_rate                                   643772                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3071.65                       # Real time elapsed on the host
host_tick_rate                               29094034                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000002                       # Number of instructions simulated
sim_ops                                    1977442352                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.089367                       # Number of seconds simulated
sim_ticks                                 89366681000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       151000                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        301988                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect        68767                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     12492444                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      8193381                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      8223590                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses        30209                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      12651273                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS         82525                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted         6492                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       402614311                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      200086913                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts        68795                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         12093471                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     27162067                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      3607278                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    378875931                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    178218510                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.125907                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.914231                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     78889077     44.27%     44.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     42221024     23.69%     67.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      2456550      1.38%     69.33% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     11775883      6.61%     75.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8504438      4.77%     80.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      1522408      0.85%     81.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2321611      1.30%     82.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3365452      1.89%     84.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     27162067     15.24%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    178218510                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           936085                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls        63846                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       378159233                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           107274542                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass        75958      0.02%      0.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    232487732     61.36%     61.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       101440      0.03%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd        38646      0.01%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu        50612      0.01%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt        58968      0.02%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       173446      0.05%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd       129236      0.03%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp           37      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       193257      0.05%     61.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv        25397      0.01%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult        13100      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    107077157     28.26%     89.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     38252946     10.10%     99.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       197385      0.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite          614      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    378875931                       # Class of committed instruction
system.switch_cpus_1.commit.refs            145528102                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           378875931                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.714933                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.714933                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    118366918                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    383510924                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       10374416                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        32558865                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles        72069                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     17358892                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         107798433                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                1390                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          38316247                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               11488                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          12651273                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        19543662                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           159081761                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         9435                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            253549517                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          172                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        144138                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.070783                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     19577141                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      8275906                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.418591                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    178731171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.154880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.269680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      116413865     65.13%     65.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        4237817      2.37%     67.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        2375018      1.33%     68.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        4912263      2.75%     71.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        7927043      4.44%     76.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        1200570      0.67%     76.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        1756833      0.98%     77.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        6094514      3.41%     81.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       33813248     18.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    178731171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         1891269                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes         947865                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  2191                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts        88272                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       12196590                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.132209                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          146159666                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         38316222                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles        825558                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    107922169                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          429                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          700                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     38393232                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    382483028                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    107843444                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       137631                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    381096798                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        21134                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     19528735                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles        72069                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     19569062                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        11115                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      7026153                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         1566                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         3583                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           21                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       647602                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       139663                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3583                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        56908                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        31364                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       640220801                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           380907974                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.497811                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       318708689                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.131152                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            380955210                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      773996571                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     329383519                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.398732                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.398732                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        90133      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    233975920     61.37%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       103531      0.03%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd        49964      0.01%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          137      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu        66477      0.02%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt        61730      0.02%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       183134      0.05%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd       199121      0.05%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp           38      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       227549      0.06%     61.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv        32929      0.01%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        15558      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    107606191     28.23%     89.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     38318588     10.05%     99.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead       302416      0.08%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         1014      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    381234430                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       1207270                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      2405187                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      1170341                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      1781155                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           1954250                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.005126                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        204264     10.45%     10.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            1      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd         2815      0.14%     10.60% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt         6666      0.34%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1738543     88.96%     99.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite         1862      0.10%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead           81      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           18      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    381891277                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    940822066                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    379737633                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    384312391                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        382481739                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       381234430                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         1289                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      3607016                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        72973                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         1289                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined      5926890                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    178731171                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.133005                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.170835                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     66883670     37.42%     37.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15316026      8.57%     45.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     26321818     14.73%     60.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     22216932     12.43%     73.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     19169404     10.73%     83.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     12393580      6.93%     90.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      9366404      5.24%     96.05% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      4726664      2.64%     98.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      2336673      1.31%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    178731171                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.132979                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          19543691                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  44                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      5220615                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      5822410                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    107922169                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     38393232                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     170753217                       # number of misc regfile reads
system.switch_cpus_1.numCycles              178733362                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      22173120                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    527844130                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      2074599                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       17739859                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     32065188                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1618088                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1356251112                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    383044030                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    533361247                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        42495221                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     56147255                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles        72069                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     96250892                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        5516993                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2314355                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    777232585                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       101321616                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          533539652                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         765483560                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           30                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1500512                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          121                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2997184                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            121                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1326563                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops          107                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2651835                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops            107                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2219                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       149033                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1963                       # Transaction distribution
system.membus.trans_dist::ReadExReq            148773                       # Transaction distribution
system.membus.trans_dist::ReadExResp           148773                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2219                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       452980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       452980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 452980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     19201600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     19201600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19201600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            150992                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  150992    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              150992                       # Request fanout histogram
system.membus.reqLayer2.occupancy           936193500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          815071750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1153128280000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1153128280000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1153128280000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1153128280000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1153128280000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1153128280000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1153128280000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            774156                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1448532                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           86                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          770386                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3840                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3840                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           722516                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          722516                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        774156                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4497438                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4497696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        11008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    142269760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              142280768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          722332                       # Total snoops (count)
system.tol2bus.snoopTraffic                  46217792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2222844                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000068                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008242                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2222693     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    151      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2222844                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2225057000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2246799000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            129499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1153128280000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst            8                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       171362                       # number of demand (read+write) hits
system.l2.demand_hits::total                   171370                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst            8                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       171362                       # number of overall hits
system.l2.overall_hits::total                  171370                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           78                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1325224                       # number of demand (read+write) misses
system.l2.demand_misses::total                1325302                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           78                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1325224                       # number of overall misses
system.l2.overall_misses::total               1325302                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      8103500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  49002794000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      49010897500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      8103500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  49002794000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     49010897500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           86                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1496586                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1496672                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           86                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1496586                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1496672                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.906977                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.885498                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.885499                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.906977                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.885498                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.885499                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 103891.025641                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 36976.989550                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 36980.927743                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 103891.025641                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 36976.989550                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 36980.927743                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              722147                       # number of writebacks
system.l2.writebacks::total                    722147                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           78                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1325224                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1325302                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           78                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1325224                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1325302                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      7323500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  35750554000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  35757877500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      7323500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  35750554000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  35757877500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.906977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.885498                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.885499                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.906977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.885498                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.885499                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 93891.025641                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 26976.989550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 26980.927743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 93891.025641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 26976.989550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 26980.927743                       # average overall mshr miss latency
system.l2.replacements                         722225                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       726379                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           726379                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       726379                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       726379                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           86                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               86                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           86                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           86                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       603061                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        603061                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         2592                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2592                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         1248                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1248                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         3840                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3840                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.325000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.325000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         1248                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1248                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     20727500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     20727500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.325000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.325000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16608.573718                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16608.573718                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         1641                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1641                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       720875                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              720875                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  31588424500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   31588424500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       722516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            722516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.997729                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997729                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 43819.558869                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 43819.558869                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       720875                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         720875                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  24379674500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  24379674500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.997729                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997729                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 33819.558869                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 33819.558869                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       169721                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             169729                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           78                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data       604349                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           604427                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      8103500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  17414369500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17422473000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           86                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       774070                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         774156                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.906977                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.780742                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.780756                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 103891.025641                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 28815.087805                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 28824.776193                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           78                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data       604349                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       604427                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      7323500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  11370879500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11378203000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.906977                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.780742                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.780756                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 93891.025641                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 18815.087805                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 18824.776193                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1153128280000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4095.358159                       # Cycle average of tags in use
system.l2.tags.total_refs                     1777112                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    730560                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.432534                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4095.358159                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.999843                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999843                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4094                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          532                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3475                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999512                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24703697                       # Number of tag accesses
system.l2.tags.data_accesses                 24703697                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1153128280000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst            8                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      1174302                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1174310                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst            8                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      1174302                       # number of overall hits
system.l3.overall_hits::total                 1174310                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           70                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       150922                       # number of demand (read+write) misses
system.l3.demand_misses::total                 150992                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           70                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       150922                       # number of overall misses
system.l3.overall_misses::total                150992                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      6749500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  12981749500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      12988499000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      6749500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  12981749500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     12988499000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           78                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1325224                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1325302                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           78                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1325224                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1325302                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.897436                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.113884                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.113930                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.897436                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.113884                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.113930                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 96421.428571                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 86016.283246                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 86021.107079                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 96421.428571                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 86016.283246                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 86021.107079                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              149033                       # number of writebacks
system.l3.writebacks::total                    149033                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst           70                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       150922                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            150992                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           70                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       150922                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           150992                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      5909500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  11170685500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  11176595000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      5909500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  11170685500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  11176595000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.897436                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.113884                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.113930                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.897436                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.113884                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.113930                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 84421.428571                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 74016.283246                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 74021.107079                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 84421.428571                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 74016.283246                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 74021.107079                       # average overall mshr miss latency
system.l3.replacements                         150995                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       722146                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           722146                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       722146                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       722146                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          102                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           102                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         1248                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 1248                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         1248                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             1248                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data       572102                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                572102                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       148773                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              148773                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  12778330500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   12778330500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       720875                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            720875                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.206378                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.206378                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 85891.462160                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 85891.462160                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       148773                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         148773                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  10993054500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  10993054500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.206378                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.206378                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 73891.462160                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 73891.462160                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst            8                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       602200                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             602208                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst           70                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data         2149                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total             2219                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst      6749500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data    203419000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total    210168500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst           78                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data       604349                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total         604427                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.897436                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.003556                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.003671                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 96421.428571                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 94657.515123                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 94713.159081                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           70                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data         2149                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total         2219                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      5909500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data    177631000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total    183540500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.897436                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.003556                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.003671                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 84421.428571                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 82657.515123                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 82713.159081                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1153128280000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     7211450                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    183763                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     39.243210                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     180.095714                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data       769.147656                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  6938.919410                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    14.207078                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 24865.630142                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.005496                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.023473                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.211759                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000434                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.758839                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          508                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         4900                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        10484                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16817                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  21365675                       # Number of tag accesses
system.l3.tags.data_accesses                 21365675                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1153128280000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            604427                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       871179                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          605101                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            1248                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           1248                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           720875                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          720875                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq        604427                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3978385                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    131036672                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          150995                       # Total snoops (count)
system.tol3bus.snoopTraffic                   9538112                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1477545                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000072                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.008510                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1477438     99.99%     99.99% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    107      0.01%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1477545                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         2048063500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1988577000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1153128280000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      9659008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9663488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         4480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9538112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9538112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       150922                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              150992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       149033                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             149033                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        50131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    108082877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             108133008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        50131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            50131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      106730069                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            106730069                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      106730069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        50131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    108082877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            214863076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    149033.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        70.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    150850.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.019834968750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8584                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8584                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              470561                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             140656                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      150992                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     149033                       # Number of write requests accepted
system.mem_ctrls.readBursts                    150992                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   149033                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     72                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             11418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             11781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10130                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2134001000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  754600000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4963751000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14139.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32889.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    96081                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  129256                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                150992                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               149033                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  149957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        74592                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.336765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.736309                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   296.694255                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        41425     55.54%     55.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7784     10.44%     65.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5739      7.69%     73.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5214      6.99%     80.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2447      3.28%     83.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2971      3.98%     87.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2816      3.78%     91.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2501      3.35%     95.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3695      4.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        74592                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8584                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.580848                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.527494                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      1.444128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10-11             2      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13             2      0.02%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15            29      0.34%      0.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17          2589     30.16%     30.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19          5649     65.81%     96.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21           138      1.61%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23            79      0.92%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25            59      0.69%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27            20      0.23%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29             9      0.10%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31             3      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33             4      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35             1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8584                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8584                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.359273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.333097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.940252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2760     32.15%     32.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               25      0.29%     32.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5755     67.04%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               43      0.50%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8584                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9658880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9536768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9663488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9538112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       108.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       106.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    108.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    106.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   89378414000                       # Total gap between requests
system.mem_ctrls.avgGap                     297903.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         4480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      9654400                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9536768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 50130.540262539231                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 108031314.265772044659                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 106715029.508592799306                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           70                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       150922                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       149033                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      3022750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   4960728250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2076164862750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     43182.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     32869.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13930907.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            280823340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            149253555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           532993860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          384646140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7054223280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12377569950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      23893588320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        44673098445                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        499.885393                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  61797908250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2984020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  24584752750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            251784960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            133823085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           544574940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          393196500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7054223280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11988578580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      24221160000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44587341345                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        498.925784                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  62653004250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2984020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23729656750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1153128280000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1382793970                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69165822                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     19543550                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1471503342                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1382793970                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69165822                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     19543550                       # number of overall hits
system.cpu.icache.overall_hits::total      1471503342                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1944                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          112                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2056                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1944                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          112                       # number of overall misses
system.cpu.icache.overall_misses::total          2056                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     10575000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10575000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     10575000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10575000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1382795914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69165822                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     19543662                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1471505398                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1382795914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69165822                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     19543662                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1471505398                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 94419.642857                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5143.482490                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 94419.642857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5143.482490                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1518                       # number of writebacks
system.cpu.icache.writebacks::total              1518                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           26                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           26                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           86                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           86                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           86                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           86                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      8319500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8319500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      8319500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8319500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 96738.372093                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96738.372093                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 96738.372093                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96738.372093                       # average overall mshr miss latency
system.cpu.icache.replacements                   1518                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1382793970                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69165822                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     19543550                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1471503342                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1944                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          112                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2056                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     10575000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10575000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1382795914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69165822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     19543662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1471505398                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 94419.642857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5143.482490                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           26                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           86                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           86                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      8319500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8319500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 96738.372093                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96738.372093                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1153128280000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.980945                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1471505372                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2030                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          724879.493596                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.663556                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     4.317389                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991530                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.008432                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999963                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5886023622                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5886023622                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1153128280000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1153128280000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1153128280000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1153128280000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1153128280000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1153128280000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1153128280000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    572830860                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     28810504                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    136590075                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        738231439                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    572830860                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     28810504                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    136590075                       # number of overall hits
system.cpu.dcache.overall_hits::total       738231439                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6158969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       314528                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      2434701                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8908198                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6158969                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       314528                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      2434701                       # number of overall misses
system.cpu.dcache.overall_misses::total       8908198                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  12961085000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  69656762891                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  82617847891                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  12961085000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  69656762891                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  82617847891                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    578989829                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     29125032                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    139024776                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    747139637                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    578989829                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     29125032                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    139024776                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    747139637                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010637                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.017513                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011923                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010637                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.017513                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011923                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 41208.048250                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 28609.986561                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9274.361424                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 41208.048250                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 28609.986561                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9274.361424                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       238446                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          132                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             12951                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.411397                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           66                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3765214                       # number of writebacks
system.cpu.dcache.writebacks::total           3765214                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       935086                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       935086                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       935086                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       935086                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       314528                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1499615                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1814143                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       314528                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1499615                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1814143                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  12646557000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  53143116391                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  65789673391                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  12646557000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  53143116391                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  65789673391                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.010787                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002428                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.010787                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002428                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 40208.048250                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 35437.839973                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36264.877350                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 40208.048250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 35437.839973                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36264.877350                       # average overall mshr miss latency
system.cpu.dcache.replacements                7949702                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    423154037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     21302592                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     99062873                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       543519502                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3266661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       167807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      1708345                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5142813                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4489809500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  36162216500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40652026000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    426420698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21470399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    100771218                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    548662315                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.016953                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009373                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26755.793858                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 21167.982170                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7904.628459                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       934275                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       934275                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       167807                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       774070                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       941877                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4322002500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  20374926000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24696928500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007816                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.007681                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25755.793858                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 26321.813273                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26220.969936                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    149676823                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7507912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     37527202                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      194711937                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2892308                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       146721                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       726356                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3765385                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   8471275500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  33494546391                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  41965821891                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    152569131                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7654633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     38253558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    198477322                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018957                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.019168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.018988                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 57737.307543                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 46113.126884                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11145.160957                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data          811                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          811                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       146721                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       725545                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       872266                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   8324554500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  32768190391                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  41092744891                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.019168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018967                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004395                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 56737.307543                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 45163.553454                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47110.336630                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1153128280000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993625                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           746205823                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7950214                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.859841                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   423.711860                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    48.639867                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    39.641898                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.827562                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.095000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.077426                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          391                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2996508762                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2996508762                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1153128280000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 952815049000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 200313231000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
