Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Rahman, S., Abu-Ghazaleh, N., Najjar, W.","Pdes-A: A Parallel Discrete Event Simulation accelerator for Fpgas",2017,"SIGSIM-PADS 2017 - Proceedings of the 2017 ACM SIGSIM Conference on Principles of Advanced Discrete Simulation",,,,"133","144",,,10.1145/3064911.3064930,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85020731971&doi=10.1145%2f3064911.3064930&partnerID=40&md5=f4e19bfac7372c932c472feefce086d8",Conference Paper,Scopus,2-s2.0-85020731971
"Gerstlauer, A., Najjar, W.","Preface",2017,"Proceedings - 2016 16th International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, SAMOS 2016",,, 7818320,"","",,,10.1109/SAMOS.2016.7818324,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85013785214&doi=10.1109%2fSAMOS.2016.7818324&partnerID=40&md5=78810cdc4bd844cbae3b925e68a58eb8",Editorial,Scopus,2-s2.0-85013785214
"Ma, X., Borbon, J.R., Najjar, W., Roy-Chowdhury, A.K.","Optimizing hardware design for Human Action Recognition",2016,"FPL 2016 - 26th International Conference on Field-Programmable Logic and Applications",,, 7577311,"","",,2,10.1109/FPL.2016.7577311,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84994851471&doi=10.1109%2fFPL.2016.7577311&partnerID=40&md5=a59315d92e76795653c3b98e0beeb273",Conference Paper,Scopus,2-s2.0-84994851471
"Ienne, P., Najjar, W., Anderson, J., Brisk, P., Stechele, W.","Preface",2016,"FPL 2016 - 26th International Conference on Field-Programmable Logic and Applications",,, 7577297,"","",,,10.1109/FPL.2016.7577297,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84994884776&doi=10.1109%2fFPL.2016.7577297&partnerID=40&md5=853d786a017b7c7ff5aec7c220169663",Editorial,Scopus,2-s2.0-84994884776
"Windh, S., Budhkar, P., Najjar, W.A.","CAMs as synchronizing caches for multithreaded irregular applications on FPGAS",2016,"2015 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2015",,, 7372588,"331","336",,,10.1109/ICCAD.2015.7372588,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964507600&doi=10.1109%2fICCAD.2015.7372588&partnerID=40&md5=9a5a11deca540165680e513d58b906c7",Conference Paper,Scopus,2-s2.0-84964507600
"Najjar, W.A., Villarreal, J., Halstead, R.J.","ROCCC 2.0",2016,"FPGAs for Software Programmers",,,,"191","204",,,10.1007/978-3-319-26408-0_11,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85017575603&doi=10.1007%2f978-3-319-26408-0_11&partnerID=40&md5=93be55a46e909811d37ddeebd62ea97f",Book Chapter,Scopus,2-s2.0-85017575603
"Fernandez, E.B., Villarreal, J., Lonardi, S., Najjar, W.A.","FHAST: FPGA-based acceleration of bowtie in hardware",2015,"IEEE/ACM Transactions on Computational Biology and Bioinformatics","12","5", 2405333,"973","981",,6,10.1109/TCBB.2015.2405333,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84951993528&doi=10.1109%2fTCBB.2015.2405333&partnerID=40&md5=679e25354ba8bc52c66dab5e817107df",Article,Scopus,2-s2.0-84951993528
"Ma, X., Najjar, W.A., Roy-Chowdhury, A.K.","Evaluation and acceleration of high-throughput fixed-point object detection on FPGAS",2015,"IEEE Transactions on Circuits and Systems for Video Technology","25","6", 2360030,"1051","1062",,13,10.1109/TCSVT.2014.2360030,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84951868622&doi=10.1109%2fTCSVT.2014.2360030&partnerID=40&md5=787e24cc58705130be1955071e4ff250",Article,Scopus,2-s2.0-84951868622
"Windh, S., Ma, X., Halstead, R.J., Budhkar, P., Luna, Z., Hussaini, O., Najjar, W.A.","High-level language tools for reconfigurable computing",2015,"Proceedings of the IEEE","103","3", 7086410,"390","408",,14,10.1109/JPROC.2015.2399275,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84928315273&doi=10.1109%2fJPROC.2015.2399275&partnerID=40&md5=59ea458a2c8eacbcca15829116b68ba3",Article,Scopus,2-s2.0-84928315273
"Moussalli, R., Absalyamov, I., Vieira, M.R., Najjar, W., Tsotras, V.J.","High performance FPGA and GPU complex pattern matching over spatio-temporal streams",2015,"GeoInformatica","19","2",,"405","434",,1,10.1007/s10707-014-0217-3,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84925106464&doi=10.1007%2fs10707-014-0217-3&partnerID=40&md5=6427ba1a30173c90b41a47f8da83056a",Article,Scopus,2-s2.0-84925106464
"Moussalli, R., Absalyamov, I., Vieira, M.R., Najjar, W., Tsotras, V.J.","High performance FPGA and GPU complex pattern matching over spatio-temporal streams",2014,"GeoInformatica",,,,"","",,3,10.1007/s10707-014-0217-3,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906471512&doi=10.1007%2fs10707-014-0217-3&partnerID=40&md5=738a4f4dd8f5c98b1cb28a660d29ff51",Article in Press,Scopus,2-s2.0-84906471512
"Najjar, W.A., Ienne, P.","Reconfigurable computing",2014,"IEEE Micro","34","1", 6774339,"4","6",,3,10.1109/MM.2014.25,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897149087&doi=10.1109%2fMM.2014.25&partnerID=40&md5=1ca7169f3eb4cc15963f95a152958758",Editorial,Scopus,2-s2.0-84897149087
"Halstead, R.J., Villarreal, J., Najjar, W.A.","Compiling irregular applications for reconfigurable systems",2014,"International Journal of High Performance Computing and Networking","7","4",,"258","268",,6,10.1504/IJHPCN.2014.062725,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84902456434&doi=10.1504%2fIJHPCN.2014.062725&partnerID=40&md5=a55e5dbf1f509ffb4c1a590bafc5c043",Article,Scopus,2-s2.0-84902456434
"Ma, X., Najjar, W., Roy-Chowdhury, A.","High-throughput fixed-point object detection on FPGAs",2014,"Proceedings - 2014 IEEE 22nd International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014",,, 6861602,"107","",,4,10.1109/FCCM.2014.40,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84912529731&doi=10.1109%2fFCCM.2014.40&partnerID=40&md5=4210bb1cd8b88c595ecc57fbfca5d201",Conference Paper,Scopus,2-s2.0-84912529731
"Moussalli, R., Salloum, M., Halstead, R., Najjar, W., Tsotras, V.J.","A study on parallelizing XML path filtering using accelerators",2014,"ACM Transactions on Embedded Computing Systems","13","4", 93,"","",,2,10.1145/2560040,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84928337182&doi=10.1145%2f2560040&partnerID=40&md5=1712735189f59907e4a4a7d6d0213930",Article,Scopus,2-s2.0-84928337182
"Luo, X., Najjar, W., Hristidis, V.","Efficient near-duplicate document detection using FPGAs",2013,"Proceedings - 2013 IEEE International Conference on Big Data, Big Data 2013",,, 6691698,"54","61",,,10.1109/BigData.2013.6691698,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893269163&doi=10.1109%2fBigData.2013.6691698&partnerID=40&md5=75b3ed03e5ee3379dd71abeb1f03090d",Conference Paper,Scopus,2-s2.0-84893269163
"Moussalli, R., Vieira, M.R., Najjar, W., Tsotras, V.J.","Stream-mode FPGA acceleration of complex pattern trajectory querying",2013,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","8098 LNCS",,,"201","222",,3,10.1007/978-3-642-40235-7_12,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881226537&doi=10.1007%2f978-3-642-40235-7_12&partnerID=40&md5=9a6e379742cfc0e88be8f4d7a86ff645",Conference Paper,Scopus,2-s2.0-84881226537
"Moussalli, R., Najjar, W., Luo, X., Khan, A.","A high throughput no-stall golomb-rice hardware decoder",2013,"Proceedings - 21st Annual International IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2013",,, 6545997,"65","72",,5,10.1109/FCCM.2013.9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881177985&doi=10.1109%2fFCCM.2013.9&partnerID=40&md5=74e70f39e898a52c35f9ce9d92054aea",Conference Paper,Scopus,2-s2.0-84881177985
"Najjar, W., Villarreal, J.","FPGA code accelerators - The compiler perspective",2013,"Proceedings - Design Automation Conference",,, 141,"","",,2,10.1145/2463209.2488908,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879853451&doi=10.1145%2f2463209.2488908&partnerID=40&md5=92bba73894400532dd9947a570744fad",Conference Paper,Scopus,2-s2.0-84879853451
"Najjar, W.A.","ANCS 2013 general chair's welcome",2013,"ANCS 2013 - Proceedings of the 9th ACM/IEEE Symposium on Architectures for Networking and Communications Systems",,, 6665166,"","",,,10.1109/ANCS.2013.6665166,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893448444&doi=10.1109%2fANCS.2013.6665166&partnerID=40&md5=00dd2cd4031b0a8bf3d22361999a67a5",Editorial,Scopus,2-s2.0-84893448444
"Halstead, R.J., Najjar, W.","Compiled multithreaded data paths on FPGAs for dynamic workloads",2013,"2013 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CASES 2013",,, 6662507,"","",,9,10.1109/CASES.2013.6662507,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892661344&doi=10.1109%2fCASES.2013.6662507&partnerID=40&md5=32437070a3681091ee6b217a29b75d0e",Conference Paper,Scopus,2-s2.0-84892661344
"Fernandez, E.B., Najjar, W.A., Lonardi, S., Villarreal, J.","Multithreaded FPGA acceleration of DNA sequence mapping",2012,"2012 IEEE Conference on High Performance Extreme Computing, HPEC 2012",,, 6408669,"","",,5,10.1109/HPEC.2012.6408669,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84873545190&doi=10.1109%2fHPEC.2012.6408669&partnerID=40&md5=ea83c84464f0108573cea9822c8ccd17",Conference Paper,Scopus,2-s2.0-84873545190
"Dimopoulos, N., Najjar, W., Berekovic, M., Wong, S.","8th ieee international symposium on systems, architectures, modeling and simulation (SAMOS VIII)",2011,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","6760 LNCS",,,"xi","xii",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856595016&partnerID=40&md5=0de91f3705b28534f52a7bcf3bf7d57c",Editorial,Scopus,2-s2.0-84856595016
"Halstead, R.J., Villarreal, J., Najjar, W.","Exploring irregular memory accesses on FPGAs",2011,"IAAA'11 - Proceedings of the 1st Workshop on Irregular Applications: Architectures and Algorithm, Co-located with SC'11",,,,"31","34",,6,10.1145/2089142.2089151,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856687931&doi=10.1145%2f2089142.2089151&partnerID=40&md5=10aab12e0084af2a4e38022f225fed1f",Conference Paper,Scopus,2-s2.0-84856687931
"Fernandez, E., Najjar, W., Lonardi, S.","String matching in hardware using the FM-Index",2011,"Proceedings - IEEE International Symposium on Field-Programmable Custom Computing Machines, FCCM 2011",,, 5771277,"218","225",,16,10.1109/FCCM.2011.55,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79958698472&doi=10.1109%2fFCCM.2011.55&partnerID=40&md5=fbcdeae88f9e9933c4fc1f331daf2f8a",Conference Paper,Scopus,2-s2.0-79958698472
"Moussalli, R., Salloum, M., Najjar, W., Tsotras, V.J.","Massively parallel XML twig filtering using dynamic programming on FPGAs",2011,"Proceedings - International Conference on Data Engineering",,, 5767899,"948","959",,15,10.1109/ICDE.2011.5767899,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957798363&doi=10.1109%2fICDE.2011.5767899&partnerID=40&md5=613ae9a61a376b1f9a04f519160c0279",Conference Paper,Scopus,2-s2.0-79957798363
"Halstead, R., Villarreal, J., Moussalli, R., Najjar, W.","Is there a tradeoff between programmability and performance?",2010,"Conference Record - Asilomar Conference on Signals, Systems and Computers",,, 5757683,"836","840",,1,10.1109/ACSSC.2010.5757683,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957984127&doi=10.1109%2fACSSC.2010.5757683&partnerID=40&md5=104374c24e67cb2e9c9ac162f0e0d9b2",Conference Paper,Scopus,2-s2.0-79957984127
"Buyukkurt, B., Cortes, J., Villarreal, J., Najjar, W.A.","Impact of high-level transformations within the ROCCC framework",2010,"Transactions on Architecture and Code Optimization","7","4", 17,"","",,6,10.1145/1880043.1880044,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78651403400&doi=10.1145%2f1880043.1880044&partnerID=40&md5=d4d2b5575db0cb69ca24bf6201c5a736",Article,Scopus,2-s2.0-78651403400
"Fernandez, E., Najjar, W., Harris, E., Lonardi, S.","Exploration of short reads genome mapping in hardware",2010,"Proceedings - 2010 International Conference on Field Programmable Logic and Applications, FPL 2010",,, 5694277,"360","363",,20,10.1109/FPL.2010.78,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951751187&doi=10.1109%2fFPL.2010.78&partnerID=40&md5=26fc18b9498b1311249381167ccdebf3",Conference Paper,Scopus,2-s2.0-79951751187
"Sart, D., Mueen, A., Najjar, W., Keogh, E., Niennattrakul, V.","Accelerating dynamic time warping subsequence search with GPUs and FPGAs",2010,"Proceedings - IEEE International Conference on Data Mining, ICDM",,, 5694075,"1001","1006",,61,10.1109/ICDM.2010.21,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951752243&doi=10.1109%2fICDM.2010.21&partnerID=40&md5=6195ad5ca639fd3ce1ee049c3f501182",Conference Paper,Scopus,2-s2.0-79951752243
"Wolinski, C., Teich, J., Charot, F., Najjar, W.","Message from the Conference Chairs",2010,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors",,, 5540791,"","",,,10.1109/ASAP.2010.5540791,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955884954&doi=10.1109%2fASAP.2010.5540791&partnerID=40&md5=0df467c643645178e0c90c0ec055ca3f",Editorial,Scopus,2-s2.0-77955884954
"Villarreal, J., Park, A., Najjar, W., Halstead, R.","Designing modular hardware accelerators in C with ROCCC 2.0",2010,"Proceedings - IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2010",,, 5474060,"127","134",,108,10.1109/FCCM.2010.28,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954298772&doi=10.1109%2fFCCM.2010.28&partnerID=40&md5=1382ee0adb0140f730866b8d61b6f353",Conference Paper,Scopus,2-s2.0-77954298772
"Moussalli, R., Salloum, M., Najjar, W., Tsotras, V.","Accelerating XML query matching through custom stack generation on FPGAs",2010,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","5952 LNCS",,,"141","155",,13,10.1007/978-3-642-11515-8_12,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77949584744&doi=10.1007%2f978-3-642-11515-8_12&partnerID=40&md5=d158dfe15f2e6c7ce5b603d97e4ca054",Conference Paper,Scopus,2-s2.0-77949584744
"Suresh, D.C., Agrawal, B., Yang, J., Najjar, W.A.","Tunable and energy efficient bus encoding techniques",2009,"IEEE Transactions on Computers","58","8", A6,"1049","1062",,10,10.1109/TC.2009.39,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955083510&doi=10.1109%2fTC.2009.39&partnerID=40&md5=4b99ec3f55e192d1d7ea949bf66949a5",Article,Scopus,2-s2.0-77955083510
"Mitra, A., Vieira, M.R., Bakalov, P., Najjar, W., Tsotras, V.J.","Boosting XML filtering with a scalable FPGA-based architecture",2009,"CIDR 2009 - 4th Biennal Conference on Innovative Data Systems Research",,,,"","",8,26,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84858633077&partnerID=40&md5=675f8c20a9a49d6b93abf5a47403491e",Conference Paper,Scopus,2-s2.0-84858633077
"Najjar, W., Villarreal, J.","Reconfigurable computing in the new age of parallelism",2009,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","5657 LNCS",,,"255","262",,2,10.1007/978-3-642-03138-0_28,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350365915&doi=10.1007%2f978-3-642-03138-0_28&partnerID=40&md5=9038636c40affea9d090415ab2647025",Conference Paper,Scopus,2-s2.0-70350365915
"Suresh, D.C., Agrawal, B., Yang, J., Najjar, W.","Energy-efficient encoding techniques for off-chip data buses",2009,"Transactions on Embedded Computing Systems","8","2", 9,"","",,4,10.1145/1457255.1457256,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-60449083468&doi=10.1145%2f1457255.1457256&partnerID=40&md5=498271b0889cbef6677b182294bc4c69",Article,Scopus,2-s2.0-60449083468
"Najjar, W., Blume, H.","Proceedings - 2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, IC-SAMOS 2008: Preface",2008,"Proceedings - 2008 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2008",,, 4664832,"","",,,10.1109/ICSAMOS.2008.4664832,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-58049201927&doi=10.1109%2fICSAMOS.2008.4664832&partnerID=40&md5=b20ecb12740983a22562289e027d2a98",Editorial,Scopus,2-s2.0-58049201927
"Buyukkurt, B., Najjar, W.A.","Compiler generated systolic arrays for wavefront algorithm acceleration on fpgas",2008,"Proceedings - 2008 International Conference on Field Programmable Logic and Applications, FPL",,, 4630032,"655","658",,25,10.1109/FPL.2008.4630032,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-54949104415&doi=10.1109%2fFPL.2008.4630032&partnerID=40&md5=730643242c843a0ead2a7ff68925da75",Conference Paper,Scopus,2-s2.0-54949104415
"Villarreal, J., Najjar, W.A.","Compiled hardware acceleration of molecular dynamics code",2008,"Proceedings - 2008 International Conference on Field Programmable Logic and Applications, FPL",,, 4630035,"667","670",,8,10.1109/FPL.2008.4630035,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-54849430268&doi=10.1109%2fFPL.2008.4630035&partnerID=40&md5=16bbb4807dc9b998a381d30e9661e0db",Conference Paper,Scopus,2-s2.0-54849430268
"Guo, Z., Buyukkurt, B., Cortes, J., Mitra, A., Najjar, W.","A compiler intermediate representation for reconfigurable fabrics",2008,"International Journal of Parallel Programming","36","5",,"493","520",,6,10.1007/s10766-008-0080-7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52549087528&doi=10.1007%2fs10766-008-0080-7&partnerID=40&md5=80336bc1eb71b5fa3557f747eda3ee7c",Article,Scopus,2-s2.0-52549087528
"Guo, Z., Najjar, W., Buyukkurt, B.","Efficient hardware code generation for FPGAs",2008,"Transactions on Architecture and Code Optimization","5","1",,"","",,24,10.1145/1369396.1369402,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48849101834&doi=10.1145%2f1369396.1369402&partnerID=40&md5=43c3ad21cc33fe5969624f4655932b12",Article,Scopus,2-s2.0-48849101834
"Wirthlin, M., Poznanovic, D., Sundararajan, P., Coppola, A., Pellerin, D., Najjar, W., Bruce, R., Babst, M., Pritchard, O., Palazzari, P., Kuzmanov, G.","OpenFPGA CoreLib core library interoperability effort",2008,"Parallel Computing","34","4-5",,"231","244",,9,10.1016/j.parco.2008.03.004,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43149108823&doi=10.1016%2fj.parco.2008.03.004&partnerID=40&md5=1b41a04945d35320195d252d229546cb",Article,Scopus,2-s2.0-43149108823
"Najjar, W.A.","Compiling code accelerators for FPGAs",2007,"CODES+ISSS 2007: International Conference on Hardware/Software Codesign and System Synthesis",,,,"2","",,2,10.1145/1289816.1289820,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38849161380&doi=10.1145%2f1289816.1289820&partnerID=40&md5=f4c3a66c6655c10763de2aa7a9158edb",Conference Paper,Scopus,2-s2.0-38849161380
"Najjar, W.A.","Compiling code accelerators for FPGAs",2007,"CASES'07: Proceedings of the 2007 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems",,,,"1","2",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47149090590&partnerID=40&md5=7c9a6174e0a3a7062d775030239b7f18",Conference Paper,Scopus,2-s2.0-47149090590
"Bertels, K., Najjar, W.","Proceedings - 2007 International Conference on Field Programmable Logic and Applications: Preface",2007,"Proceedings - 2007 International Conference on Field Programmable Logic and Applications, FPL",,, 4380607,"v","vi",,,10.1109/FPL.2007.4380607,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48149109610&doi=10.1109%2fFPL.2007.4380607&partnerID=40&md5=0c43c8e44051ebf6b286360d37a3abd2",Editorial,Scopus,2-s2.0-48149109610
"Mitra, A., Najjar, W., Bhuyan, L.","Compiling PCRE to FPGA for accelerating SNORT IDS",2007,"ANCS'07 - Proceedings of the 2007 ACM Symposium on Architecture for Networking and Communications",,,,"127","135",,102,10.1145/1323548.1323571,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954020980&doi=10.1145%2f1323548.1323571&partnerID=40&md5=9aea7e452ac2ac6bb80b0ac91bd31852",Conference Paper,Scopus,2-s2.0-77954020980
"Schleupen, K., Lekuch, S., Mannion, R., Guo, Z., Najjar, W., Vahid, F.","Dynamic partial FPGA reconfiguration in a prototype microprocessor system",2007,"Proceedings - 2007 International Conference on Field Programmable Logic and Applications, FPL",,, 4380710,"533","536",,8,10.1109/FPL.2007.4380710,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46449123293&doi=10.1109%2fFPL.2007.4380710&partnerID=40&md5=f85fc7dc56c841f82824913ac9c8a2b5",Conference Paper,Scopus,2-s2.0-46449123293
"Gordon-Ross, A., Viana, P., Vahid, F., Najjar, W., Barros, E.","A one-shot configurable-cache tuner for improved energy and performance",2007,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4211891,"755","760",,20,10.1109/DATE.2007.364686,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548329435&doi=10.1109%2fDATE.2007.364686&partnerID=40&md5=93d92d3921439c25b4ea96ed976f90b9",Conference Paper,Scopus,2-s2.0-34548329435
"Guo, Z., Najjar, W.","A compiler intermediate representation for reconfigurable fabrics",2006,"Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL",,, 4101066,"741","744",,11,10.1109/FPL.2006.311304,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34147156287&doi=10.1109%2fFPL.2006.311304&partnerID=40&md5=1efa39e8f94ffea97525c1fb1cebda3c",Conference Paper,Scopus,2-s2.0-34147156287
"Mitra, A., Guo, Z., Banerjee, A., Najjar, W.","Dynamic co-processor architecture for software acceleration on CSoCs",2006,"IEEE International Conference on Computer Design, ICCD 2006",,, 4380805,"127","133",,5,10.1109/ICCD.2006.4380805,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749118811&doi=10.1109%2fICCD.2006.4380805&partnerID=40&md5=5774c8fc3cd504f60447119ce07e7e52",Conference Paper,Scopus,2-s2.0-49749118811
"Stitt, G., Vahid, F., Najjar, W.","A code refinement methodology for performance- improved synthesis from C",2006,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4110257,"716","723",,17,10.1109/ICCAD.2006.320018,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46149096003&doi=10.1109%2fICCAD.2006.320018&partnerID=40&md5=8891c338454f86ec16465d0696ebc5f1",Conference Paper,Scopus,2-s2.0-46149096003
"Guo, Z., Mitra, A., Najjar, W.","Automation of IP core interface generation for reconfigurable computing",2006,"Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL",,, 4101016,"475","480",,6,10.1109/FPL.2006.311254,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46249087626&doi=10.1109%2fFPL.2006.311254&partnerID=40&md5=0b6d1f964ee4cb2072eb038ebf323333",Conference Paper,Scopus,2-s2.0-46249087626
"Lin, S., Zeinalipour-Yazti, D., Kalogeraki, V., Gunopulos, D., Najjar, W.A.","Efficient indexing data structures for flash-based sensor devices",2006,"ACM Transactions on Storage","2","4",,"468","503",,22,10.1145/1210596.1210601,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846686729&doi=10.1145%2f1210596.1210601&partnerID=40&md5=8f4a49b5e05a5168a8752e4237961e9a",Article,Scopus,2-s2.0-33846686729
"Kulkarni, D., Najjar, W.A., Rinker, R., Kurdahi, F.J.","Compile-time area estimation for LUT-based FPGAs",2006,"ACM Transactions on Design Automation of Electronic Systems","11","1",,"104","122",,22,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745189089&partnerID=40&md5=83985c39a6b69428958033bdcd6ad253",Article,Scopus,2-s2.0-33745189089
"Buyukkurt, B., Guo, Z., Najjar, W.A.","Impact of loop unrolling on area, throughput and clock frequency in ROCCC: C to VHDL compiler for FPGAs",2006,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3985 LNCS",,,"401","412",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33749040237&partnerID=40&md5=e8b4d4ad621c78fa3e1d91b866e2ef6a",Conference Paper,Scopus,2-s2.0-33749040237
"Suresh, D.C., Guo, Z., Buyukkurt, B., Najjar, W.A.","Automatic compilation framework for bloom filter based intrusion detection",2006,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3985 LNCS",,,"413","418",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33749014912&partnerID=40&md5=9409b4712eac2f968dd908a56fcc82c3",Conference Paper,Scopus,2-s2.0-33749014912
"Conte, T., Faraboschi, P., Mangione-Smith, B., Najjar, W.","Message from the conference chairs",2005,"CASES 2005: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems",,,,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29144463302&partnerID=40&md5=b7e010176cd0774670b13b81a1580b1b",Editorial,Scopus,2-s2.0-29144463302
"Suresh, D.C., Agrawal, B., Yang, J., Najjar, W.","A tunable bus encoder for off-chip data buses",2005,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"319","322",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444471675&partnerID=40&md5=3ee33f497e569ab8a00907b07c046332",Conference Paper,Scopus,2-s2.0-28444471675
"Suresh, D.C., Agrawal, B., Najjar, W.A., Yang, J.","VALVE: Variable Length Value Encoder for off-chip data buses",2005,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors","2005",, 1524217,"631","633",,6,10.1109/ICCD.2005.113,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748572587&doi=10.1109%2fICCD.2005.113&partnerID=40&md5=42a3111973b42d19faf61f08b74120f9",Conference Paper,Scopus,2-s2.0-33748572587
"Guo, Z., Buyukkurt, B., Najjar, W., Vissers, K.","Optimized generation of data-path from C codes for FPGAs",2005,"Proceedings -Design, Automation and Test in Europe, DATE '05","I",, 1395540,"112","117",,78,10.1109/DATE.2005.234,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646930364&doi=10.1109%2fDATE.2005.234&partnerID=40&md5=ff30de8439de40e391519f65d5873e49",Conference Paper,Scopus,2-s2.0-33646930364
"Zeinalipour-Yazti, D., Neema, S., Kalogeraki, V., Gunopulos, D., Najjar, W.","Data acquisition in sensor networks with large memories",2005,"Proceedings - International Workshop on Biomedical Data Engineering, BMDE2005","2005",, 1647800,"","",,17,10.1109/ICDE.2005.209,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33947123707&doi=10.1109%2fICDE.2005.209&partnerID=40&md5=f64ef1817b2a31d5fbade5e8fd63e717",Conference Paper,Scopus,2-s2.0-33947123707
"Zeinalipour-Yazti, D., Kalogeraki, V., Gunopulos, D., Mitra, A., Banerjee, A., Najjar, W.","Towards in-situ data storage in sensor databases",2005,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3746 LNCS",,,"36","46",,11,10.1007/11573036_4,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646524284&doi=10.1007%2f11573036_4&partnerID=40&md5=7088288cfa495bddeee8b98765802522",Conference Paper,Scopus,2-s2.0-33646524284
"Banerjee, A., Mitra, A., Najjar, W., Zeinalipour-Yazti, D., Kalogerakil, V., Gunopulos, D.","RISE - Co-S: High performance sensor storage and co-processing architecture",2005,"2005 Second Annual IEEE Communications Society Conference on Sensor and AdHoc Communications and Networks, SECON 2005","2005",, 1556859,"1","12",,22,10.1109/SAHCN.2005.1556859,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845511795&doi=10.1109%2fSAHCN.2005.1556859&partnerID=40&md5=2a6b9e7e95abc46a01f3472637871e28",Conference Paper,Scopus,2-s2.0-33845511795
"Suresh, D.C., Najjar, W.A., Yang, J.","Power efficient instruction caches for embedded systems",2005,"Lecture Notes in Computer Science","3553",,,"182","191",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-26444571242&partnerID=40&md5=d70dfe6cd8d89a758e4a5bbca064a765",Conference Paper,Scopus,2-s2.0-26444571242
"Stitt, G., Guo, Z., Vahid, F., Najjar, W.","Techniques for synthesizing binaries to an advanced register/memory structure",2005,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"118","124",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-20344375498&partnerID=40&md5=82395cdc6f75cab9f6ad2bf2a26f0f47",Conference Paper,Scopus,2-s2.0-20344375498
"Zhang, C., Vahid, F., Najjar, W.","A Highly Configurable Cache for Low Energy Embedded Systems",2005,"ACM Transactions on Embedded Computing Systems","4","2",,"363","387",,61,10.1145/1067915.1067921,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-56749142443&doi=10.1145%2f1067915.1067921&partnerID=40&md5=8ee7b33873308ce9c735b7ea2f019c5c",Article,Scopus,2-s2.0-56749142443
"Zhang, C., Vahid, F., Yang, J., Najjar, W.","A Way-Halting Cache for Low-Energy High-Performance Systems",2005,"ACM Transactions on Architecture and Code Optimization","2","1",,"34","54",,56,10.1145/1061267.1061270,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84996712396&doi=10.1145%2f1061267.1061270&partnerID=40&md5=13ac96690c3816c9d2dbb8f48c7dae3c",Article,Scopus,2-s2.0-84996712396
"Zhang, C., Vahid, F., Yang, J., Najjar, W.","A way-halting cache for low-energy high-performance systems",2004,"Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04",,, 4.3,"126","131",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244363688&partnerID=40&md5=024be35af1bf8ca49e6817874a424b4f",Conference Paper,Scopus,2-s2.0-16244363688
"Guo, Z., Buyukkurt, B., Najjar, W.","Input data reuse in compiling window operations onto reconfigurable hardware",2004,"Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)",,,,"249","256",,38,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4544316198&partnerID=40&md5=3ae5dcf607ca8f2b46600d4836bdc18f",Conference Paper,Scopus,2-s2.0-4544316198
"Guo, Z., Buyukkurt, B., Najjar, W.","Input data reuse in compiling window operations onto reconfigurable hardware",2004,"ACM SIGPLAN Notices","39","7",,"249","256",,22,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4544317363&partnerID=40&md5=fc264f8713b4b2ed184316a22e4593ac",Conference Paper,Scopus,2-s2.0-4544317363
"Guo, Z., Najjar, W., Vahid, F., Vissers, K.","A quantitative analysis of the speedup factors of FPGAs over processors",2004,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA","12",,,"162","170",,90,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2442575888&partnerID=40&md5=c3f91a2185ed3ad5800ad31129b3bcfe",Conference Paper,Scopus,2-s2.0-2442575888
"Zhang, C., Vahid, F., Yang, J., Najjar, W.","A Way-Halting Cache for Low-Energy High-Performance Systems",2004,"Proceedings of the International Symposium on Low Power Electronics and Design","2004-January","January", 1349322,"126","131",,8,10.1109/LPE.2004.240851,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84932085957&doi=10.1109%2fLPE.2004.240851&partnerID=40&md5=3eb9c72fda7efffd1b35e63fa481dab8",Conference Paper,Scopus,2-s2.0-84932085957
"Cotterell, S., Vahid, F., Najjar, W., Hsieh, H.","First Results with eBlocks: Embedded Systems Building Blocks",2003,"Hardware/Software Codesign - Proceedings of the International Workshop",,,,"168","175",,5,10.1109/CODESS.2003.1275278,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1142287742&doi=10.1109%2fCODESS.2003.1275278&partnerID=40&md5=2ecb980e30d31ae5998581a473ee4701",Conference Paper,Scopus,2-s2.0-1142287742
"Suresh, D.C., Yang, J., Zhang, C., Agrawal, B., Najjar, W.","FV-MSB: A scheme for reducing transition activity on data buses",2003,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2913",,,"44","54",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35248859754&partnerID=40&md5=af705ae0a709a47f75108b7aa3eb4c40",Article,Scopus,2-s2.0-35248859754
"Suresh, D.C., Agrawal, B., Yang, J., Najjar, W., Bhuyan, L.","Power efficient encoding techniques for off-chip data buses",2003,"CASES 2003: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems",,,,"267","275",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18844448917&partnerID=40&md5=3b232f03f50feca6c5b816216c13fc59",Conference Paper,Scopus,2-s2.0-18844448917
"Suresh, D.C., Najjar, W.A., Vahid, F., Villarreal, J.R., Stitt, G.","Profiling tools for hardware/software partitioning of embedded applications",2003,"Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)",,,,"189","198",,30,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0242443861&partnerID=40&md5=35d15042810ca7972c3f79abf4eb34dd",Conference Paper,Scopus,2-s2.0-0242443861
"Najjar, W., Kurdahi, F., Bagherzadeh, N., Bohm, W., Hammes, J., Venkataramani, G.","Automatic Compilation to a Coarse-Grained Reconfigurable System-opn-Chip",2003,"ACM Transactions on Embedded Computing Systems","2","4",,"560","589",,28,10.1145/950162.950167,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84988637860&doi=10.1145%2f950162.950167&partnerID=40&md5=0fe390807ff3fdc7510539dd20eca20d",Article,Scopus,2-s2.0-84988637860
"Najjar, W.A., Böhm, W., Draper, B.A., Hammes, J., Rinker, R., Beveridge, J.R., Chawathe, M., Ross, C.","High-level language abstraction for reconfigurable computing",2003,"Computer","36","8",,"63","69",,49,10.1109/MC.2003.1220583,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0042564715&doi=10.1109%2fMC.2003.1220583&partnerID=40&md5=a83328ebac68f599686b4b48895018e7",Article,Scopus,2-s2.0-0042564715
"Zhang, C., Vahid, F., Najjar, W.","A highly configurable cache architecture for embedded systems",2003,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"136","146",,194,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038684781&partnerID=40&md5=c500b2b2b5119e278fa879667f9edabd",Conference Paper,Scopus,2-s2.0-0038684781
"Suresh, D.C., Najjar, W.A., Vahid, F., Villarreal, J.R., Stitt, G.","Profiling tools for hardware/software partitioning of embedded applications",2003,"ACM SIGPLAN Notices","38","7",,"189","198",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1442313339&partnerID=40&md5=7347bcd82a3a906517a827801f6160e7",Conference Paper,Scopus,2-s2.0-1442313339
"Zhang, C., Yang, J., Najjar, W.","A way-halting cache for low-energy high-performance systems",2003,"IEEE Computer Architecture Letters","2","1",,"5","",,,10.1109/L-CA.2003.2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85008014262&doi=10.1109%2fL-CA.2003.2&partnerID=40&md5=e16f59b23831bf106d0daf56009c75bd",Article,Scopus,2-s2.0-85008014262
"Zhang, C., Vahid, F., Najjar, W.","Energy benefits of a configurable line size cache for embedded systems",2003,"Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI","2003-January",, 1183357,"87","91",,32,10.1109/ISVLSI.2003.1183357,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84942058694&doi=10.1109%2fISVLSI.2003.1183357&partnerID=40&md5=b217b952eaae7a591229c43261dc4384",Conference Paper,Scopus,2-s2.0-84942058694
"Villarreal, J., Suresh, D., Stitt, G., Vahid, F., Najjar, W.","Improving software performance with configurable logic",2002,"Design Automation for Embedded Systems","7","4",,"325","339",,36,10.1023/A:1020359206122,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036846599&doi=10.1023%2fA%3a1020359206122&partnerID=40&md5=3cfb7d460d6366375a0bf9d4e0d60c56",Article,Scopus,2-s2.0-0036846599
"Böhm, W., Hammes, J., Draper, B., Chawathe, M., Ross, C., Rinker, R., Najjar, W.","Mapping a single assignment programming language to reconfigurable systems",2002,"Journal of Supercomputing","21","2",,"117","130",,58,10.1023/A:1013623303037,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036469457&doi=10.1023%2fA%3a1013623303037&partnerID=40&md5=6787f5b4ea982fa7a5064b05795ccf80",Article,Scopus,2-s2.0-0036469457
"Kulkarni, D., Najjar, W.A., Rinker, R., Kurdahi, F.J.","Fast area estimation to support compiler optimizations in FPGA-based reconfigurable systems",2002,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings","2002-January",, 1106678,"239","250",,30,10.1109/FPGA.2002.1106678,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-40949145881&doi=10.1109%2fFPGA.2002.1106678&partnerID=40&md5=91618aa6a53231063945ed3fb162a2dc",Conference Paper,Scopus,2-s2.0-40949145881
"Böhm, W., Beveridge, R., Draper, B., Ross, C., Chawathe, M., Najjar, W.","Compiling ATR probing codes for execution on FPGA hardware",2002,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings","2002-January",, 1106693,"301","302",,7,10.1109/FPGA.2002.1106693,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847094772&doi=10.1109%2fFPGA.2002.1106693&partnerID=40&md5=95f93487aa563d7c007d16ef89565193",Article,Scopus,2-s2.0-33847094772
"Kumar, D.R., Najjar, W.A., Srimani, P.K.","A new adaptive hardware tree-based multicast routing in k-ary n-cubes",2001,"IEEE Transactions on Computers","50","7",,"647","659",,31,10.1109/12.936232,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035390563&doi=10.1109%2f12.936232&partnerID=40&md5=07c64289cbaf41e823b4c27f3d4f5dcc",Article,Scopus,2-s2.0-0035390563
"Roh, L., Shankar, B., Böhm, W., Najjar, W.","Resource Management in Dataflow-Based Multithreaded Execution",2001,"Journal of Parallel and Distributed Computing","61","5",,"581","608",,,10.1006/jpdc.2001.1708,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0346311310&doi=10.1006%2fjpdc.2001.1708&partnerID=40&md5=ac0a7ea05ff768e7f06ce051d823e46e",Article,Scopus,2-s2.0-0346311310
"Kumar, D.R., Najjar, W.A., Srimani, P.K.","Performance evaluation of a new hardware supported multicast scheme for k -ary n -cubes",2001,"Proceedings - 15th International Parallel and Distributed Processing Symposium, IPDPS 2001",,, 925146,"1608","1615",,,10.1109/IPDPS.2001.925146,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84981241210&doi=10.1109%2fIPDPS.2001.925146&partnerID=40&md5=0045b6afbc3468694e2339274942abbb",Conference Paper,Scopus,2-s2.0-84981241210
"Böhm, A.P.W., Draper, B., Najjar, W., Hammes, J., Rinker, R., Chawathe, M., Ross, C.","One-Step Compilation of Image Processing Applications to FPGAs",2001,"Proceedings - 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2001",,, 1420917,"209","218",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963944073&partnerID=40&md5=5752dfb7a2d2e8e6890cbcdea5d8818f",Conference Paper,Scopus,2-s2.0-84963944073
"Hammes, J., Böhm, A.P.W., Ross, C., Chawathe, M., Draper, B., Rinker, R., Najjar, W.","Loop fusion and temporal common subexpression elimination in window-based loops",2001,"Proceedings - 15th International Parallel and Distributed Processing Symposium, IPDPS 2001",,, 925126,"1433","1440",,5,10.1109/IPDPS.2001.925126,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84981187146&doi=10.1109%2fIPDPS.2001.925126&partnerID=40&md5=e3f8cfad380b7d7213935b5676197d2f",Conference Paper,Scopus,2-s2.0-84981187146
"Draper, B.A., Böhm, A.P.W., Hammes, J., Najjar, W., Ross Beveridge, J., Ross, C., Chawathe, M., Desai, M., Bins, J.","Compiling SA-C programs to FPGAs: Performance results",2001,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2095",,,"220","235",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937439980&partnerID=40&md5=7930490576d9936ca83932246974901c",Conference Paper,Scopus,2-s2.0-84937439980
"Rinker, R., Carter, M., Patel, A., Chawathe, M., Ross, C., Hammes, J., Najjar, W.A., Böhm, W.","An automated process for compiling dataflow graphics into reconfigurable hardware",2001,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","9","1",,"130","139",,23,10.1109/92.920828,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035242871&doi=10.1109%2f92.920828&partnerID=40&md5=e0766707fb06623961cc4240699d6594",Article,Scopus,2-s2.0-0035242871
"Draper, Bruce, Najjar, Walid, Bohm, Wim, Hammes, Jeff, Rinker, Bob, Ross, Charlie, Chawathe, Monica, Bins, Jose","Compiling and optimizing image processing algorithms for FPGA's",2000,"Computer Architectures for Machine Perception, Proceedings (CAMP)",,,,"222","231",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033711580&partnerID=40&md5=49c9d606f91e5e4fc8a32dd05c017abe",Article,Scopus,2-s2.0-0033711580
"Rinker, Robert, Hammes, Jeff, Najjar, Walid A., Bohm, Wim, Draper, Bruce","Compiling image processing applications to reconfigurable hardware",2000,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors",,,,"56","65",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033683653&partnerID=40&md5=113f06f5831e45ecce2c69b45d0fef0a",Conference Paper,Scopus,2-s2.0-0033683653
"Najjar, W.A., Lee, E.A., Gao, G.R.","Advances in the dataflow computational model",1999,"Parallel Computing","25","13",,"1907","1929",,50,10.1016/S0167-8191(99)00070-8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033285339&doi=10.1016%2fS0167-8191%2899%2900070-8&partnerID=40&md5=f849315555ea507afa591479b61dc76c",Article,Scopus,2-s2.0-0033285339
"Bins, Jose, Draper, Bruce A., Bohm, Willem A.P., Najjar, Walid","Precision vs. error in JPEG compression",1999,"Proceedings of SPIE - The International Society for Optical Engineering","3817",,,"76","87",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033343001&partnerID=40&md5=abf9ab8e33b3a344a35c8ed814011454",Conference Paper,Scopus,2-s2.0-0033343001
"Hammes, Jeff, Rinker, Bob, Bohm, Wim, Najjar, Walid, Draper, Bruce, Beveridge, Ross","Cameron: High level language compilation for reconfigurable systems",1999,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,,,"236","244",,25,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033359029&partnerID=40&md5=0b698350792864361c8023726b5caf51",Article,Scopus,2-s2.0-0033359029
"Kumar, D.R., Najjar, W.A.","Combining adaptive and deterministic routing: Evaluation of a hybrid router",1999,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1602",,,"150","164",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84947919286&partnerID=40&md5=a83d872d5aea18f73b3b400a1f96cd52",Conference Paper,Scopus,2-s2.0-84947919286
"Miller, D., Najjar, W.A.","Preliminary evaluation of a hybrid deterministic/adaptive router",1998,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1417",,,"89","102",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84957361228&partnerID=40&md5=7d6e31b870209a3f16083ab90440431b",Conference Paper,Scopus,2-s2.0-84957361228
"Miller, D.R., Najjar, W.A.","Empirical evaluation of deterministic and adaptive routing with constant-area routers",1997,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,,,"64","75",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031353397&partnerID=40&md5=23618d384e7f1b1458018684aa003d53",Conference Paper,Scopus,2-s2.0-0031353397
"Gaudiot, Jean-Luc, Bohm, Wim, Najjar, Walid, DeBoni, Tom, Feo, John, Miller, Patrick","Sisal model of functional programming and its implementation",1997,"Aizu International Symposium on Parallel Algorithms/Architecture Synthesis",,,,"112","123",,24,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030712698&partnerID=40&md5=dec0fc7732ffb7378dec5f7d1f820b59",Conference Paper,Scopus,2-s2.0-0030712698
"Annavaram, Murali, Najjar, Walid A.","Prolog on the multithreaded datarol-II machine based on the logicflow execution model",1996,"IEEE Symposium on Parallel and Distributed Processing - Proceedings",,,,"112","121",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030393940&partnerID=40&md5=a746c4c8e024427efc1630206197ed62",Conference Paper,Scopus,2-s2.0-0030393940
"Roh, L., Najjar, W.A., Shankar, B., Böhm, A.P.W.","Generation, optimization, and evaluation of multithreaded code",1996,"Journal of Parallel and Distributed Computing","32","2",,"188","204",,,10.1006/jpdc.1996.0013,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030077583&doi=10.1006%2fjpdc.1996.0013&partnerID=40&md5=67d0ed714adae4daa8705c0006e42d63",Article,Scopus,2-s2.0-0030077583
"Lagman, Annette, Najjar, Walid A.","Analysis of buffer design for adaptive routing in direct networks",1996,"IEEE International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems - Proceedings",,,,"134","139",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029719605&partnerID=40&md5=f6d29ca0576284fe93bcaf050ede0be0",Conference Paper,Scopus,2-s2.0-0029719605
"Roh, Lucas, Najjar, Walid A.","Design of storage hierarchy in multithreaded architectures",1995,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"271","278",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029511260&partnerID=40&md5=769cb99ad357c04feda425d7932fb8bf",Conference Paper,Scopus,2-s2.0-0029511260
"Miller, W.M., Najjar, W.A., Bohm, A.P.W.","Exploiting Data Structure Locality in the Dataflow Model",1995,"Journal of Parallel and Distributed Computing","27","2",,"183","200",,,10.1006/jpdc.1995.1081,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-58149326588&doi=10.1006%2fjpdc.1995.1081&partnerID=40&md5=5660fa1a19aa14837de1e9ff853b9ae0",Article,Scopus,2-s2.0-58149326588
"Roh, Lucas, Najjar, Walid A.","Analysis of communications and overhead reduction in multithreaded execution",1995,"Parallel Architectures and Compilation Techniques - Conference Proceedings",,,,"122","130",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029181668&partnerID=40&md5=546ce9ae853f5f1eb33fad2e421a20f2",Conference Paper,Scopus,2-s2.0-0029181668
"Shankar, Bhanu, Roh, Lucas, Bohm, Wim, Najjar, Walid","Control of loop parallelism in multithreaded code",1995,"Parallel Architectures and Compilation Techniques - Conference Proceedings",,,,"131","139",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029182727&partnerID=40&md5=42b30685910a59653c3f636bcadf457b",Conference Paper,Scopus,2-s2.0-0029182727
"Lagman, Annette, Najjar, Walid A.","On the design of optimal adaptive routers for direct networks",1994,"Proceedings of the Scalable High-Performance Computing Conference",,,,"642","649",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028578949&partnerID=40&md5=4d9924ce3b38c5e76d43fafcf81d14a9",Conference Paper,Scopus,2-s2.0-0028578949
"Roh, Lucas, Najjar, Walid A., Shankar, Bhanu, Wim Bohm, A.P.","Evaluation of optimized threaded code generation",1994,"IFIP Transactions A: Computer Science and Technology",,"A-50",,"37","46",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028554317&partnerID=40&md5=db6cbb1f488526afb50f40919badfee8",Book,Scopus,2-s2.0-0028554317
"Najjar, W.A., Roh, L., Wim Böhm, A.P.","An evaluation of medium-grain dataflow code",1994,"International Journal of Parallel Programming","22","3",,"209","242",,4,10.1007/BF02577733,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028442507&doi=10.1007%2fBF02577733&partnerID=40&md5=b00d290890173c983ecc9ad7c5e0cee3",Article,Scopus,2-s2.0-0028442507
"Bohm, A.P.W., Najjar, W.A., Shankar, B., Roh, L.","Evaluation of bottom-up and top-down thread generation techniques",1994,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"118","127",,2,10.1109/MICRO.1994.717449,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028092561&doi=10.1109%2fMICRO.1994.717449&partnerID=40&md5=c94b8856fea1227b8ef64cbded806f9c",Conference Paper,Scopus,2-s2.0-0028092561
"Najjar, W.A., Lagman, A., Sur, S., Srimani, P.K.","Modeling adaptive routing in k-ary n-cube networks",1994,"Proceedings of the IEEE International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems",,,,"120","125",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028026501&partnerID=40&md5=8d494343d11ea216f98f796c092076f3",Conference Paper,Scopus,2-s2.0-0028026501
"Lagman, A., Najjar, W.A., Srimani, P.K.","An Analysis of Edge Fault Tolerance in Recursively Decomposable Regular Networks",1994,"IEEE Transactions on Computers","43","4",,"470","475",,,10.1109/12.278484,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028413616&doi=10.1109%2f12.278484&partnerID=40&md5=c391803a9c051674cf6e4a76b1d81d52",Article,Scopus,2-s2.0-0028413616
"Lagman, A., Najjar, W.A., Sur, S., Srimani, P.K.","Evaluation of idealized adaptive routing on k-ary n-cubes",1993,"Proceedings of the 5th IEEE Symposium on Parallel and Distributed Processing",,,,"166","169",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027866962&partnerID=40&md5=6618d70db264649ad7dd8834c75528b9",Conference Paper,Scopus,2-s2.0-0027866962
"Roh, Lucas, Najjar, Walid A., Bohm, A.P.Wim","Generation and quantitative evaluation of dataflow clusters",1993,,,,,"159","168",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027796954&partnerID=40&md5=570032bfef0f82cdcf53115f35605ea4",Conference Paper,Scopus,2-s2.0-0027796954
"Najjar, Walid A., Roh, Lucas, Wim Bohm, A.P.","Initial performance of a bottom-up clustering algorithm for dataflow graphs",1993,"IFIP Transactions A: Computer Science and Technology",,"A-23",,"91","102",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027756432&partnerID=40&md5=862d6095950cc9d5b1d895071d76bdd5",Book,Scopus,2-s2.0-0027756432
"Najjar, Walid A., Miller, W.Marcus, Bohm, A.P.Wim","Analysis of loop latency in dataflow execution",1993,"Proceedings of the Ninth Annual International Symposium on Computer Architecture",,,,"352","360",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027811791&partnerID=40&md5=0b251a4f804bcfb692bebce029bf626f",Conference Paper,Scopus,2-s2.0-0027811791
"Najjar, W.A., Bohm, A.P.W., Miller, W.M.","A Quantitative Analysis of Dataflow Program Execution - Preliminaries to a Hybrid Design",1993,"Journal of Parallel and Distributed Computing","18","3",,"314","326",,2,10.1006/jpdc.1993.1067,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38249003020&doi=10.1006%2fjpdc.1993.1067&partnerID=40&md5=d4c7402e56134d9a5bf379eca5b51d24",Article,Scopus,2-s2.0-38249003020
"Najjar, W., Srimani, P.K.","Conditional Disconnection Probability in Star Graphs",1993,"VLSI Design","1","1",,"61","70",,,10.1155/1993/84924,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84956445022&doi=10.1155%2f1993%2f84924&partnerID=40&md5=6eb692ac8a1e1bf628f4cd6c5a381b92",Article,Scopus,2-s2.0-84956445022
"Najjar, Walid A., Miller, W.Marcus, Bohm, A.P.Wim","An analysis of loop latency in dataflow execution",1992,"Conference Proceedings - Annual Symposium on Computer Architecture",,,,"352","360",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026865635&partnerID=40&md5=0c89900a249faeb326448c74f13e032e",Conference Paper,Scopus,2-s2.0-0026865635
"Najjar, W.A., Gaudiot, J.-L.","Scalability Analysis in Gracefully-Degradable Large Systems",1991,"IEEE Transactions on Reliability","40","2",,"189","197",,4,10.1109/24.87126,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026170172&doi=10.1109%2f24.87126&partnerID=40&md5=c76d31def648f85ed0a875a20c668fe9",Article,Scopus,2-s2.0-0026170172
"Najjar, W., Gaudiot, J.-L.","Network Resilience: A Measure of Network Fault Tolerance",1990,"IEEE Transactions on Computers","39","2",,"174","181",,106,10.1109/12.45203,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025385669&doi=10.1109%2f12.45203&partnerID=40&md5=95c07844c1b0f2f8bcd36de4bbe63f29",Article,Scopus,2-s2.0-0025385669
"Najjar, W., Gaudiot, J.-L.","Limits on scalability in gracefully degradable large-scale systems",1989,"Proceedings - Symposium on Reliability in Distributed Software and Database Systems",,,,"148","157",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024906790&partnerID=40&md5=d868dd00b2d92245cd4f7ff69814a641",Conference Paper,Scopus,2-s2.0-0024906790
"Najjar, W., Gaudiot, J.-L.","Reliability considerations in large-scale computing systems",1988,,,,,"507","510",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024186289&partnerID=40&md5=8d5186abeae83e1f26431ec54496b088",Conference Paper,Scopus,2-s2.0-0024186289
"Najjar, W., Gaudiot, J.-L.","Network disconnection in distributed systems.",1988,"Proceedings - International Conference on Distributed Computing Systems","8",,,"554","561",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024130788&partnerID=40&md5=45aebd3f09f3ffd8e886b7f0f15e8953",Conference Paper,Scopus,2-s2.0-0024130788
"Najjar, W., Gaudiot, J.L.","MULTI-LEVEL EXECUTION IN DATA-FLOW ARCHITECTURES.",1987,"Proceedings of the International Conference on Parallel Processing",,,,"32","39",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023537003&partnerID=40&md5=2a6b9b371ec2cc3e5d56d64a6a54a655",Conference Paper,Scopus,2-s2.0-0023537003
"Najjar, W., Jezouin, J.-L., Gaudiot, J.-L.","PARALLEL EXECUTION OF DISCRETE-EVENT SIMULATION.",1987,,,,,"668","671",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023534245&partnerID=40&md5=34c1bd7609cc65ef7c2b204cc50e7ba5",Conference Paper,Scopus,2-s2.0-0023534245
"Najjar, Walid, Jezouin, Jean-Luc, Gaudiot, Jean-Luc","PARALLEL DISCRETE-EVENT SIMULATION.",1987,"IEEE Design and Test of Computers","4","6",,"41","44",,2,10.1109/MDT.1987.295216,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023562879&doi=10.1109%2fMDT.1987.295216&partnerID=40&md5=83a86b0c9ea646d51ac74449ded6c683",Article,Scopus,2-s2.0-0023562879
