void T_1 F_1 ( void )\r\n{\r\nswitch( V_1 -> V_2 ) {\r\ncase V_3 :\r\nV_4 = ( void * ) V_5 ;\r\nif ( V_1 -> V_6 == V_7 ) {\r\nV_8 = NULL ;\r\nV_9 = 0 ;\r\nV_10 = 1 ;\r\n} else {\r\nV_8 = ( void * ) V_11 ;\r\nV_9 = 1 ;\r\nV_10 = 0 ;\r\n}\r\nif ( V_1 -> V_6 == V_12 ) {\r\nV_13 = 0x00 ;\r\n} else {\r\nV_13 = 0x80 ;\r\n}\r\nV_14 = V_15 ;\r\nV_16 = V_17 ;\r\nV_18 = V_19 ;\r\nV_20 = V_21 ;\r\nbreak;\r\ncase V_22 :\r\ncase V_23 :\r\nV_4 = ( void * ) V_5 ;\r\nV_8 = ( void * ) V_24 ;\r\nV_9 = 0 ;\r\nV_10 = 0 ;\r\nV_13 = 0x00 ;\r\nV_14 = V_25 ;\r\nV_16 = V_26 ;\r\nV_18 = V_27 ;\r\nV_20 = V_28 ;\r\nbreak;\r\ndefault:\r\nF_2 ( L_1 ) ;\r\n}\r\nF_3 ( V_29 L_2 , V_4 ) ;\r\nF_3 ( V_29 L_3 , V_8 ) ;\r\nif ( V_9 ) {\r\nF_3 ( L_4 ) ;\r\n} else if ( V_10 ) {\r\nF_3 ( L_5 ) ;\r\n} else {\r\nF_3 ( L_6 ) ;\r\n}\r\n#ifdef F_4\r\nF_5 () ;\r\n#endif\r\nV_4 [ V_25 ] = 0x7F ;\r\nV_4 [ V_26 ] = 0x7F ;\r\nV_4 [ V_30 ] = 0 ;\r\nV_4 [ V_31 ] = 0 ;\r\nV_4 [ V_32 ] = 0 ;\r\nV_4 [ V_33 ] = 0 ;\r\nV_4 [ V_34 ] = 0 ;\r\nV_4 [ V_35 ] = 0 ;\r\nV_4 [ V_36 ] &= ~ 0xC0 ;\r\nV_4 [ V_36 ] &= ~ 0x03 ;\r\nif ( V_1 -> V_6 == V_37 ) {\r\nV_4 [ V_38 ] |= 0x40 ;\r\nV_4 [ V_28 ] |= 0x40 ;\r\n}\r\nV_4 [ V_38 ] |= ( V_39 | V_40 | V_41 ) ;\r\nV_4 [ V_28 ] |= ( V_39 | V_40 ) ;\r\nif ( V_10 )\r\nreturn;\r\nif ( ( V_1 -> V_2 == V_22 ) &&\r\n( V_1 -> V_42 != V_43 ) &&\r\n( V_1 -> V_42 != V_44 ) &&\r\n( V_1 -> V_6 != V_45 ) &&\r\n( V_1 -> V_6 != V_46 ) ) {\r\nV_47 = 1 ;\r\nV_4 [ V_38 ] |= 0x40 ;\r\nV_4 [ V_28 ] &= ~ 0x40 ;\r\n} else {\r\nV_47 = 0 ;\r\n}\r\nV_8 [ V_14 ] = 0x7F ;\r\nV_8 [ V_16 ] = 0x7F | V_13 ;\r\nif ( ! V_9 ) {\r\nV_8 [ V_30 ] = 0 ;\r\nV_8 [ V_31 ] = 0 ;\r\nV_8 [ V_32 ] = 0 ;\r\nV_8 [ V_33 ] = 0 ;\r\nV_8 [ V_34 ] = 0 ;\r\nV_8 [ V_35 ] = 0 ;\r\nV_8 [ V_36 ] &= ~ 0xC0 ;\r\nV_8 [ V_36 ] &= ~ 0x03 ;\r\n}\r\nif ( V_9 )\r\nreturn;\r\nF_6 ( L_7 , V_8 [ V_48 ] ) ;\r\nif ( V_1 -> V_2 == V_23 ) {\r\nV_8 [ V_48 ] = 0x66 ;\r\n} else {\r\nV_8 [ V_48 ] = 0x22 ;\r\n}\r\n}\r\nvoid T_1 F_7 ( T_2 V_49 )\r\n{\r\nV_4 [ V_36 ] |= 0x40 ;\r\nV_4 [ V_30 ] = V_50 ;\r\nV_4 [ V_31 ] = V_51 ;\r\nV_4 [ V_32 ] = V_50 ;\r\nV_4 [ V_33 ] = V_51 ;\r\nif ( F_8 ( V_52 , V_49 , 0 , L_8 , V_49 ) )\r\nF_9 ( L_9 , L_8 ) ;\r\n}\r\nvoid F_5 ( void )\r\n{\r\nF_3 ( V_53 L_10 ,\r\n( V_54 ) V_4 [ V_55 ] , ( V_54 ) V_4 [ V_38 ] , ( V_54 ) V_4 [ V_36 ] ) ;\r\nF_3 ( V_53 L_11 ,\r\n( V_54 ) V_4 [ V_48 ] , ( V_54 ) V_4 [ V_26 ] , ( V_54 ) V_4 [ V_25 ] ) ;\r\nif ( V_10 ) {\r\nF_3 ( V_53 L_12 ) ;\r\n} else if ( V_9 ) {\r\nF_3 ( V_53 L_13 ,\r\n( V_54 ) V_8 [ V_17 ] , ( V_54 ) V_8 [ V_15 ] ) ;\r\nF_3 ( V_53 L_14 ,\r\n( V_54 ) V_8 [ V_19 ] , ( V_54 ) V_8 [ V_56 ] ) ;\r\n} else {\r\nF_3 ( V_53 L_15 ,\r\n( V_54 ) V_8 [ V_55 ] , ( V_54 ) V_8 [ V_38 ] ,\r\n( V_54 ) V_8 [ V_36 ] ) ;\r\nF_3 ( V_53 L_11 ,\r\n( V_54 ) V_8 [ V_48 ] ,\r\n( V_54 ) V_8 [ V_26 ] , ( V_54 ) V_8 [ V_25 ] ) ;\r\n}\r\n}\r\nT_3 F_10 ( void )\r\n{\r\nunsigned long V_57 , V_58 = 0 ;\r\nV_57 = V_4 [ V_32 ] | ( V_4 [ V_33 ] << 8 ) ;\r\nif ( V_57 > V_59 - V_59 / 50 )\r\nif ( V_4 [ V_26 ] & 0x40 ) V_58 = V_60 ;\r\nV_57 = V_59 - V_57 ;\r\nV_57 = V_57 * 10000L / V_59 ;\r\nreturn ( V_57 + V_58 ) * 1000 ;\r\n}\r\nvoid F_11 ( void )\r\n{\r\nV_8 [ V_20 ] &= ~ V_61 ;\r\nV_8 [ V_20 ] |= V_61 ;\r\n}\r\nint F_12 ( void )\r\n{\r\nif ( ! V_8 ) {\r\nF_3 ( V_62 L_16 ) ;\r\nreturn 1 ;\r\n}\r\nreturn ( int ) V_8 [ V_20 ] & V_63 ;\r\n}\r\nvoid T_1 F_13 ( void )\r\n{\r\nif ( ( V_1 -> V_42 != V_43 ) &&\r\n( V_1 -> V_42 != V_44 ) ) {\r\nif ( ! V_9 )\r\nV_8 [ V_38 ] |= 0x02 ;\r\nV_8 [ V_20 ] |= 0x02 ;\r\n}\r\nswitch ( V_1 -> V_2 ) {\r\ncase V_23 :\r\ncase V_22 :\r\nF_6 ( L_17 , V_8 [ V_55 ] ) ;\r\nbreak;\r\ncase V_3 :\r\nV_8 [ V_56 ] = 0x7F ;\r\nbreak;\r\n}\r\n}\r\nvoid F_14 ( int V_64 )\r\n{\r\nint V_65 = F_15 ( V_64 ) ;\r\nswitch ( V_1 -> V_2 ) {\r\ncase V_23 :\r\ncase V_22 :\r\nif ( V_1 -> V_2 == V_23 ) {\r\nV_8 [ V_55 ] &= 0xC0 | ~ ( 1 << V_65 ) ;\r\n} else {\r\nV_8 [ V_55 ] &= 0x80 | ~ ( 1 << V_65 ) ;\r\n}\r\ncase V_3 :\r\nF_16 ( V_64 ) ;\r\nbreak;\r\n}\r\n}\r\nvoid F_17 ( int V_64 )\r\n{\r\nswitch ( V_1 -> V_2 ) {\r\ncase V_23 :\r\ncase V_22 :\r\nF_16 ( V_64 ) ;\r\nbreak;\r\ncase V_3 :\r\nF_18 ( V_64 ) ;\r\nbreak;\r\n}\r\n}\r\nvoid F_19 ( struct V_66 * V_67 )\r\n{\r\nint V_68 ;\r\nunsigned char V_69 , V_70 ;\r\nV_70 = V_4 [ V_26 ] & V_4 [ V_25 ] & 0x7F ;\r\nif ( ! V_70 )\r\nreturn;\r\nV_68 = V_71 ;\r\nV_69 = 1 ;\r\ndo {\r\nif ( V_70 & V_69 ) {\r\nV_4 [ V_26 ] = V_69 ;\r\nF_20 ( V_68 ) ;\r\n}\r\n++ V_68 ;\r\nV_69 <<= 1 ;\r\n} while ( V_70 >= V_69 );\r\n}\r\nstatic void F_21 ( struct V_66 * V_67 )\r\n{\r\nint V_68 ;\r\nunsigned char V_69 , V_70 ;\r\nV_70 = V_8 [ V_16 ] & V_8 [ V_14 ] & 0x7F ;\r\nif ( ! V_70 )\r\nreturn;\r\nV_68 = V_72 ;\r\nV_69 = 1 ;\r\ndo {\r\nif ( V_70 & V_69 ) {\r\nV_8 [ V_16 ] = V_69 | V_13 ;\r\nF_20 ( V_68 ) ;\r\n}\r\n++ V_68 ;\r\nV_69 <<= 1 ;\r\n} while ( V_70 >= V_69 );\r\n}\r\nstatic void F_22 ( struct V_66 * V_67 )\r\n{\r\nint V_73 ;\r\nunsigned char V_74 , V_70 ;\r\nV_70 = ~ V_8 [ V_18 ] & 0x7F ;\r\nif ( V_9 )\r\nV_70 &= V_8 [ V_56 ] ;\r\nelse\r\nV_70 &= ~ V_8 [ V_55 ] ;\r\nif ( ! V_70 )\r\nreturn;\r\ndo {\r\nV_73 = V_75 ;\r\nV_74 = 0x40 ;\r\ndo {\r\nif ( V_70 & V_74 ) {\r\nV_70 &= ~ V_74 ;\r\nF_20 ( V_73 ) ;\r\n}\r\n-- V_73 ;\r\nV_74 >>= 1 ;\r\n} while ( V_70 );\r\nV_8 [ V_16 ] = 0x02 | V_13 ;\r\nV_70 = ~ V_8 [ V_18 ] & 0x7F ;\r\nif ( V_9 )\r\nV_70 &= V_8 [ V_56 ] ;\r\nelse\r\nV_70 &= ~ V_8 [ V_55 ] ;\r\n} while ( V_70 );\r\n}\r\nvoid T_1 F_23 ( void )\r\n{\r\nif ( V_47 ) {\r\nF_24 ( V_76 , F_19 ) ;\r\nF_24 ( V_77 , F_19 ) ;\r\n} else {\r\nF_24 ( V_76 , F_19 ) ;\r\n}\r\nF_24 ( V_78 , F_21 ) ;\r\nF_24 ( V_79 , F_22 ) ;\r\n}\r\nvoid F_16 ( int V_64 ) {\r\nint V_80 = F_25 ( V_64 ) ;\r\nint V_65 = F_15 ( V_64 ) ;\r\nif ( V_80 == 1 ) {\r\nV_4 [ V_25 ] = F_26 ( V_65 ) ;\r\n} else if ( V_80 == 2 ) {\r\nif ( V_64 != V_79 || V_81 == 0 )\r\nV_8 [ V_14 ] = F_26 ( V_65 ) ;\r\n} else if ( V_80 == 7 ) {\r\nswitch ( V_1 -> V_2 ) {\r\ncase V_23 :\r\ncase V_22 :\r\nV_81 &= ~ ( 1 << V_65 ) ;\r\nif ( ! V_81 )\r\nV_8 [ V_14 ] = F_26 ( 1 ) ;\r\nbreak;\r\ncase V_3 :\r\nV_8 [ V_56 ] = F_26 ( V_65 ) ;\r\nbreak;\r\n}\r\n}\r\n}\r\nvoid F_18 ( int V_64 ) {\r\nint V_80 = F_25 ( V_64 ) ;\r\nint V_65 = F_15 ( V_64 ) ;\r\nif ( V_80 == 1 ) {\r\nV_4 [ V_25 ] = F_27 ( V_65 ) ;\r\n} else if ( V_80 == 2 ) {\r\nV_8 [ V_14 ] = F_27 ( V_65 ) ;\r\n} else if ( V_80 == 7 ) {\r\nswitch ( V_1 -> V_2 ) {\r\ncase V_23 :\r\ncase V_22 :\r\nV_81 |= 1 << V_65 ;\r\nif ( V_81 )\r\nV_8 [ V_14 ] = F_27 ( 1 ) ;\r\nbreak;\r\ncase V_3 :\r\nV_8 [ V_56 ] = F_27 ( V_65 ) ;\r\nbreak;\r\n}\r\n}\r\n}\r\nvoid F_28 ( int V_82 )\r\n{\r\nif ( V_82 == 0 )\r\nV_4 [ V_27 ] &= ~ V_83 ;\r\nelse\r\nV_4 [ V_27 ] |= V_83 ;\r\n}\r\nint F_29 ( void )\r\n{\r\nreturn V_8 [ V_16 ] & ( 1 << F_15 ( V_84 ) ) ;\r\n}
