

================================================================
== Vitis HLS Report for 'pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s'
================================================================
* Date:           Fri Mar  1 05:39:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.248 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  36.663 ns|  36.663 ns|   11|   11|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputWidth  |        9|        9|         3|          1|          1|     8|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      531|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      254|    -|
|Register             |        -|     -|      400|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      400|      785|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln165_fu_462_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln172_fu_668_p2               |         +|   0|  0|  39|          32|          32|
    |i_iw_6_fu_446_p2                  |         +|   0|  0|  12|           4|           1|
    |and_ln145_fu_655_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_187                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_257                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln145_3_fu_456_p2            |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln145_fu_649_p2              |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln1651_39_fu_743_p2          |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_40_fu_790_p2          |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_41_fu_837_p2          |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_42_fu_884_p2          |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_43_fu_931_p2          |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_44_fu_978_p2          |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_45_fu_1025_p2         |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_46_fu_1072_p2         |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_47_fu_1119_p2         |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_48_fu_1166_p2         |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_49_fu_1213_p2         |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_50_fu_1260_p2         |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_51_fu_1307_p2         |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_52_fu_1354_p2         |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_53_fu_1401_p2         |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_fu_696_p2             |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln165_fu_468_p2              |      icmp|   0|  0|  20|          32|           4|
    |icmp_ln185_fu_440_p2              |      icmp|   0|  0|   9|           4|           5|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |select_ln172_fu_660_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln65_39_fu_755_p3          |    select|   0|  0|   9|           1|           9|
    |select_ln65_40_fu_802_p3          |    select|   0|  0|   9|           1|           9|
    |select_ln65_41_fu_849_p3          |    select|   0|  0|   9|           1|           9|
    |select_ln65_42_fu_896_p3          |    select|   0|  0|   9|           1|           9|
    |select_ln65_43_fu_943_p3          |    select|   0|  0|   9|           1|           9|
    |select_ln65_44_fu_990_p3          |    select|   0|  0|   9|           1|           9|
    |select_ln65_45_fu_1037_p3         |    select|   0|  0|   9|           1|           9|
    |select_ln65_46_fu_1084_p3         |    select|   0|  0|   9|           1|           9|
    |select_ln65_47_fu_1131_p3         |    select|   0|  0|   9|           1|           9|
    |select_ln65_48_fu_1178_p3         |    select|   0|  0|   9|           1|           9|
    |select_ln65_49_fu_1225_p3         |    select|   0|  0|   9|           1|           9|
    |select_ln65_50_fu_1272_p3         |    select|   0|  0|   9|           1|           9|
    |select_ln65_51_fu_1319_p3         |    select|   0|  0|   9|           1|           9|
    |select_ln65_52_fu_1366_p3         |    select|   0|  0|   9|           1|           9|
    |select_ln65_53_fu_1413_p3         |    select|   0|  0|   9|           1|           9|
    |select_ln65_fu_708_p3             |    select|   0|  0|   9|           1|           9|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    |xor_ln1651_39_fu_749_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_40_fu_796_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_41_fu_843_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_42_fu_890_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_43_fu_937_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_44_fu_984_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_45_fu_1031_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_46_fu_1078_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_47_fu_1125_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_48_fu_1172_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_49_fu_1219_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_50_fu_1266_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_51_fu_1313_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_52_fu_1360_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_53_fu_1407_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_fu_702_p2              |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 531|         355|         377|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  20|          4|    1|          4|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_phi_fu_233_p4      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_storemerge_reg_229  |   9|          2|   32|         64|
    |i_iw_fu_148                              |   9|          2|    4|          8|
    |layer4_out_blk_n                         |   9|          2|    1|          2|
    |layer5_out_blk_n                         |   9|          2|    1|          2|
    |pX_2                                     |   9|          2|   32|         64|
    |p_0_0_0_0_0151_fu_152                    |   9|          2|    6|         12|
    |p_0_10_0_0_0181_fu_192                   |   9|          2|    6|         12|
    |p_0_11_0_0_0184_fu_196                   |   9|          2|    6|         12|
    |p_0_12_0_0_0187_fu_200                   |   9|          2|    6|         12|
    |p_0_13_0_0_0190_fu_204                   |   9|          2|    6|         12|
    |p_0_14_0_0_0193_fu_208                   |   9|          2|    6|         12|
    |p_0_15_0_0_0196_fu_212                   |   9|          2|    6|         12|
    |p_0_1_0_0_0154_fu_156                    |   9|          2|    6|         12|
    |p_0_2_0_0_0157_fu_160                    |   9|          2|    6|         12|
    |p_0_3_0_0_0160_fu_164                    |   9|          2|    6|         12|
    |p_0_4_0_0_0163_fu_168                    |   9|          2|    6|         12|
    |p_0_5_0_0_0166_fu_172                    |   9|          2|    6|         12|
    |p_0_6_0_0_0169_fu_176                    |   9|          2|    6|         12|
    |p_0_7_0_0_0172_fu_180                    |   9|          2|    6|         12|
    |p_0_8_0_0_0175_fu_184                    |   9|          2|    6|         12|
    |p_0_9_0_0_0178_fu_188                    |   9|          2|    6|         12|
    |real_start                               |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 254|         56|  203|        408|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln145_reg_1852                                                                    |   1|   0|    1|          0|
    |ap_CS_fsm                                                                             |   3|   0|    3|          0|
    |ap_done_reg                                                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                               |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_229                                               |  32|   0|   32|          0|
    |i_iw_fu_148                                                                           |   4|   0|    4|          0|
    |icmp_ln145_3_reg_1747                                                                 |   1|   0|    1|          0|
    |icmp_ln165_reg_1752                                                                   |   1|   0|    1|          0|
    |icmp_ln185_reg_1743                                                                   |   1|   0|    1|          0|
    |pX_2                                                                                  |  32|   0|   32|          0|
    |p_0_0_0_0_0151_fu_152                                                                 |   6|   0|    6|          0|
    |p_0_10_0_0_0181_fu_192                                                                |   6|   0|    6|          0|
    |p_0_11_0_0_0184_fu_196                                                                |   6|   0|    6|          0|
    |p_0_12_0_0_0187_fu_200                                                                |   6|   0|    6|          0|
    |p_0_13_0_0_0190_fu_204                                                                |   6|   0|    6|          0|
    |p_0_14_0_0_0193_fu_208                                                                |   6|   0|    6|          0|
    |p_0_15_0_0_0196_fu_212                                                                |   6|   0|    6|          0|
    |p_0_1_0_0_0154_fu_156                                                                 |   6|   0|    6|          0|
    |p_0_2_0_0_0157_fu_160                                                                 |   6|   0|    6|          0|
    |p_0_3_0_0_0160_fu_164                                                                 |   6|   0|    6|          0|
    |p_0_4_0_0_0163_fu_168                                                                 |   6|   0|    6|          0|
    |p_0_5_0_0_0166_fu_172                                                                 |   6|   0|    6|          0|
    |p_0_6_0_0_0169_fu_176                                                                 |   6|   0|    6|          0|
    |p_0_7_0_0_0172_fu_180                                                                 |   6|   0|    6|          0|
    |p_0_8_0_0_0175_fu_184                                                                 |   6|   0|    6|          0|
    |p_0_9_0_0_0178_fu_188                                                                 |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_40  |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_41  |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_42  |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_43  |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_44  |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_45  |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_46  |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_47  |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_48  |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_49  |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_50  |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_51  |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_52  |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_53  |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_54  |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_55  |   6|   0|    6|          0|
    |sX_2                                                                                  |  32|   0|   32|          0|
    |start_once_reg                                                                        |   1|   0|    1|          0|
    |trunc_ln187_37_reg_1768                                                               |   6|   0|    6|          0|
    |trunc_ln187_38_reg_1774                                                               |   6|   0|    6|          0|
    |trunc_ln187_39_reg_1780                                                               |   6|   0|    6|          0|
    |trunc_ln187_40_reg_1786                                                               |   6|   0|    6|          0|
    |trunc_ln187_41_reg_1792                                                               |   6|   0|    6|          0|
    |trunc_ln187_42_reg_1798                                                               |   6|   0|    6|          0|
    |trunc_ln187_43_reg_1804                                                               |   6|   0|    6|          0|
    |trunc_ln187_44_reg_1810                                                               |   6|   0|    6|          0|
    |trunc_ln187_45_reg_1816                                                               |   6|   0|    6|          0|
    |trunc_ln187_46_reg_1822                                                               |   6|   0|    6|          0|
    |trunc_ln187_47_reg_1828                                                               |   6|   0|    6|          0|
    |trunc_ln187_48_reg_1834                                                               |   6|   0|    6|          0|
    |trunc_ln187_49_reg_1840                                                               |   6|   0|    6|          0|
    |trunc_ln187_50_reg_1846                                                               |   6|   0|    6|          0|
    |trunc_ln187_reg_1756                                                                  |   6|   0|    6|          0|
    |trunc_ln187_s_reg_1762                                                                |   6|   0|    6|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 | 400|   0|  400|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5>|  return value|
|layer4_out_dout            |   in|   96|     ap_fifo|                                                   layer4_out|       pointer|
|layer4_out_num_data_valid  |   in|    4|     ap_fifo|                                                   layer4_out|       pointer|
|layer4_out_fifo_cap        |   in|    4|     ap_fifo|                                                   layer4_out|       pointer|
|layer4_out_empty_n         |   in|    1|     ap_fifo|                                                   layer4_out|       pointer|
|layer4_out_read            |  out|    1|     ap_fifo|                                                   layer4_out|       pointer|
|layer5_out_din             |  out|  256|     ap_fifo|                                                   layer5_out|       pointer|
|layer5_out_num_data_valid  |   in|    3|     ap_fifo|                                                   layer5_out|       pointer|
|layer5_out_fifo_cap        |   in|    3|     ap_fifo|                                                   layer5_out|       pointer|
|layer5_out_full_n          |   in|    1|     ap_fifo|                                                   layer5_out|       pointer|
|layer5_out_write           |  out|    1|     ap_fifo|                                                   layer5_out|       pointer|
+---------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

