-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Mon Sep 13 19:06:19 EDT 2021                        

Solution Settings: inPlaceNTT_DIF_precomp.v2
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/utils.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/src/main.cpp
  
  Processes/Blocks in Design
    Process                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF_precomp/core                      38  174267     174273            0  0        ? 
    Design Total:                                     38  174267     174273            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                       Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ---------------------------------------------------- ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                 
    BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1)        0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)        0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    [Lib: ccs_ioport]                                                                                                                  
    ccs_in(14,32)                                             0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_in(15,32)                                             0.000     0.000      0.000            0.000 0.000          1           0 
    ccs_sync_in_wait(12)                                      0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_sync_out_wait(18)                                     0.000     0.000      0.000            0.000 0.000          1           1 
    [Lib: cluster]                                                                                                                     
    modulo_add_1e5f30efe21918013149f435b87a1f7d60f8()        96.000     0.000      0.000            0.000 0.320          1           1 
    modulo_sub_7f172812f8076ec80fc697ddd11e48616381()        64.000     0.000      0.000            0.000 0.320          1           1 
    mult_ec0160c9b49daaaeaf8786f803682d0570f0()            6426.000     0.000      0.000            0.000 0.320          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                   
    mgc_add(10,0,10,0,10)                                    10.000     0.000     10.000            9.000 1.035          3           2 
    mgc_add(10,0,10,0,11)                                    10.000     0.000     10.000            9.000 1.035          0           1 
    mgc_add(10,0,2,1,11)                                     10.000     0.000     10.000            9.000 1.035          1           0 
    mgc_add(11,0,10,0,11)                                    11.000     0.000     11.000           10.000 1.050          1           1 
    mgc_add(11,0,11,0,11)                                    11.000     0.000     11.000           10.000 1.050          1           1 
    mgc_add(32,0,32,0,32)                                    32.000     0.000     32.000           31.000 1.365          2           2 
    mgc_add(4,0,1,1,4)                                        4.000     0.000      4.000            3.000 0.945          1           1 
    mgc_add(4,0,4,0,4)                                        4.000     0.000      4.000            3.000 0.945          1           1 
    mgc_add(5,0,2,1,5)                                        5.000     0.000      5.000            4.000 0.960          1           1 
    mgc_and(1,2)                                              1.000     0.000      1.000            0.000 0.550          0          35 
    mgc_and(10,2)                                            10.000     0.000     10.000            0.000 0.550          0           2 
    mgc_and(2,2)                                              2.000     0.000      2.000            0.000 0.550          0           1 
    mgc_mul(10,0,10,0,10)                                   608.000     1.000      0.000            0.000 3.713          1           1 
    mgc_mux(1,1,2)                                            1.000     0.000      1.000            0.000 0.080          0           1 
    mgc_mux(10,1,2)                                          10.000     0.000     10.000            0.000 0.080          0           1 
    mgc_mux(32,1,2)                                          32.000     0.000     32.000            0.000 0.080          0           5 
    mgc_mux(4,1,2)                                            4.000     0.000      4.000            0.000 0.080          0           2 
    mgc_mux1hot(10,3)                                        14.463     0.000     14.463            0.000 0.550          0           2 
    mgc_nor(1,2)                                              1.000     0.000      1.000            0.000 0.550          0          12 
    mgc_nor(1,3)                                              1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_not(1)                                                0.000     0.000      0.000            0.000 0.000          0          26 
    mgc_not(10)                                               0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(32)                                               0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(4)                                                0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_or(1,2)                                               1.000     0.000      1.000            0.000 0.550          0           6 
    mgc_or(1,3)                                               1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_or(1,4)                                               1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_or(1,5)                                               1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_or(1,7)                                               2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_or(1,8)                                               2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                                0.000     0.000      0.000            0.000 0.320          0           7 
    mgc_reg_pos(1,0,0,1,1,1,1)                                0.000     0.000      0.000            0.000 0.320          0           9 
    mgc_reg_pos(10,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           4 
    mgc_reg_pos(11,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(11,0,0,1,1,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(32,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           9 
    mgc_reg_pos(4,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_shift_l(1,0,4,10)                                     8.738     0.000      8.738            0.000 0.550          1           0 
    mgc_shift_l(1,0,4,11)                                     9.595     0.000      9.595            0.000 0.550          1           1 
    [Lib: mgc_ioport]                                                                                                                  
    mgc_io_sync(0)                                            0.000     0.000      0.000            0.000 0.000          5           5 
                                                                                                                                       
    TOTAL AREA (After Assignment):                         7624.522     1.000    431.000          119.000                              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   7351.3          7827.5          7629.5        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           7351.3 (100%)   7822.5 (100%)   7624.5 (100%) 
      MUX:                 0.0           382.2   (5%)    207.9   (3%) 
      FUNC:             7351.3 (100%)   7351.3  (94%)   7332.6  (96%) 
      LOGIC:               0.0            89.0   (1%)     84.0   (1%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             5.0   (0%)      5.0   (0%) 
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             5.0 (100%)      5.0 (100%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                          Size(bits) Gated Register CG Opt Done Variables                                             
    --------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    COMP_LOOP:twiddle_f.sva                   32         Y           Y      COMP_LOOP:twiddle_f.sva                               
    COMP_LOOP:twiddle_help.sva                32         Y           Y      COMP_LOOP:twiddle_help.sva                            
    VEC_LOOP:acc#5.itm                        32         Y                  VEC_LOOP:acc#5.itm                                    
    VEC_LOOP:acc#8.itm                        32         Y                  VEC_LOOP:acc#8.itm                                    
    p.sva                                     32         Y           Y      p.sva                                                 
    twiddle:rsci.qb_d.bfwt                    32         Y           Y      twiddle:rsci.qb_d.bfwt                                
    twiddle_h:rsci.qb_d.bfwt                  32         Y           Y      twiddle_h:rsci.qb_d.bfwt                              
    vec:rsci.qa_d.bfwt(31:0)                  32         Y           Y      vec:rsci.qa_d.bfwt(31:0)                              
    vec:rsci.qa_d.bfwt(63:32)                 32         Y           Y      vec:rsci.qa_d.bfwt(63:32)                             
    STAGE_LOOP:lshift.psp.sva                 11         Y           Y      STAGE_LOOP:lshift.psp.sva                             
    VEC_LOOP:j(10:0).sva#1                    11         Y           Y      VEC_LOOP:j(10:0).sva#1                                
    COMP_LOOP:k(10:0).sva(9:0)                10         Y           Y      COMP_LOOP:k(10:0).sva(9:0)                            
    COMP_LOOP:twiddle_f:lshift.itm            10         Y           Y      COMP_LOOP:twiddle_f:lshift.itm                        
                                                                            VEC_LOOP:acc#1.cse.sva                                
                                                                            VEC_LOOP:j(10:0).sva(9:0)                             
    COMP_LOOP:twiddle_f:mul.cse.sva           10         Y                  COMP_LOOP:twiddle_f:mul.cse.sva                       
    VEC_LOOP:acc#10.cse.sva                   10         Y           Y      VEC_LOOP:acc#10.cse.sva                               
    STAGE_LOOP:i(3:0).sva                      4         Y           Y      STAGE_LOOP:i(3:0).sva                                 
    complete:rsci.bcwt                         1                            complete:rsci.bcwt                                    
    core.wten.reg                              1                            core.wten.reg                                         
    reg(complete:rsci.oswt).cse                1         Y                  reg(complete:rsci.oswt).cse                           
    reg(ensig.cgo#1).cse                       1         Y                  reg(ensig.cgo#1).cse                                  
    reg(ensig.cgo).cse                         1         Y                  reg(ensig.cgo).cse                                    
    reg(run:rsci.oswt).cse                     1         Y                  reg(run:rsci.oswt).cse                                
    reg(twiddle:rsci.oswt).cse                 1         Y                  reg(twiddle:rsci.oswt).cse                            
    reg(vec:rsc.triosy:obj.iswt0).cse          1         Y                  reg(vec:rsc.triosy:obj.iswt0).cse                     
    reg(vec:rsci.oswt#1).cse                   1         Y                  reg(vec:rsci.oswt#1).cse                              
    reg(vec:rsci.oswt).cse                     1         Y                  reg(vec:rsci.oswt).cse                                
    run:rsci.bcwt                              1                            run:rsci.bcwt                                         
    run:rsci.ivld.bfwt                         1         Y           Y      run:rsci.ivld.bfwt                                    
    run_ac_sync_tmp_dobj.sva                   1         Y           Y      run_ac_sync_tmp_dobj.sva                              
    twiddle:rsci.bcwt                          1                            twiddle:rsci.bcwt                                     
    twiddle_h:rsci.bcwt                        1                            twiddle_h:rsci.bcwt                                   
    vec:rsci.bcwt                              1                            vec:rsci.bcwt                                         
    vec:rsci.bcwt#1                            1                            vec:rsci.bcwt#1                                       
                                                                                                                                  
    Total:                                   371            364         282 (Total Gating Ratio: 0.98, CG Opt Gating Ratio: 0.76) 
    
  Timing Report
    Critical Path
      Max Delay:  4.157000999999999
      Slack:      0.8429990000000007
      
      Path                                                                                                                   Startpoint                                                                         Endpoint                                                 Delay  Slack  
      ---------------------------------------------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -------------------------------------------------------- ------ ------
      1                                                                                                                      inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt) inPlaceNTT_DIF_precomp:core/mult():cmp                   4.1570 0.8430 
                                                                                                                                                                                                                                                                                       
        Instance                                                                                                             Component                                                                                                                                   Delta  Delay  
        --------                                                                                                             ---------                                                                                                                                   -----  -----  
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)                                   mgc_reg_pos_1_0_0_1_1_0_0                                                                                                                   0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt                                                                                                                                                                                    0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bcwt                                                                                                                                                                                                     0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt                                                                                                                                                                                  0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2                                                mgc_not_1                                                                                                                                   0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2.itm                                                                                                                                                                                        0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#7                                                mgc_and_1_2                                                                                                                                 0.5500 0.8700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt                                                                                                                                                                                  0.0000 0.8700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#5                                                mgc_and_1_2                                                                                                                                 0.5500 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt                                                                                                                                                                                  0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.biwt                                                                                                                                                                                                     0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt                                                                                                                                                                                    0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:or#2                                                   mgc_or_1_3                                                                                                                                  0.5500 1.9700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp                                                                                                                                                                                0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp                                                                                                                                                                                                 0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp                                                                                                                                                                                                               0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:wait_dp/core.wen                                                                                                                                                                                                                     0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#11                                                                  mgc_and_1_2                                                                                                                                 0.5500 2.5200 
        inPlaceNTT_DIF_precomp:core:wait_dp/mult():cmp.ccs_ccore_en                                                                                                                                                                                                      0.0000 2.5200 
        inPlaceNTT_DIF_precomp:core/mult():cmp.ccs_ccore_en                                                                                                                                                                                                              0.0000 2.5200 
        inPlaceNTT_DIF_precomp:core/mult():cmp                                                                               mult                                                                                                                                        0.0000 4.1570 
                                                                                                                                                                                                                                                                                       
      2                                                                                                                      inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt)                                inPlaceNTT_DIF_precomp:core/mult():cmp                   4.1570 0.8430 
                                                                                                                                                                                                                                                                                       
        Instance                                                                                                             Component                                                                                                                                   Delta  Delay  
        --------                                                                                                             ---------                                                                                                                                   -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt)                                                                  mgc_reg_pos_1_0_0_1_1_1_1                                                                                                                   0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt).cse                                                                                                                                                                                                          0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.oswt                                                                                                                                                                                                     0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt                                                                                                                                                                                  0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#7                                                mgc_and_1_2                                                                                                                                 0.5500 0.8700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt                                                                                                                                                                                  0.0000 0.8700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#5                                                mgc_and_1_2                                                                                                                                 0.5500 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt                                                                                                                                                                                  0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.biwt                                                                                                                                                                                                     0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt                                                                                                                                                                                    0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:or#2                                                   mgc_or_1_3                                                                                                                                  0.5500 1.9700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp                                                                                                                                                                                0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp                                                                                                                                                                                                 0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp                                                                                                                                                                                                               0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:wait_dp/core.wen                                                                                                                                                                                                                     0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#11                                                                  mgc_and_1_2                                                                                                                                 0.5500 2.5200 
        inPlaceNTT_DIF_precomp:core:wait_dp/mult():cmp.ccs_ccore_en                                                                                                                                                                                                      0.0000 2.5200 
        inPlaceNTT_DIF_precomp:core/mult():cmp.ccs_ccore_en                                                                                                                                                                                                              0.0000 2.5200 
        inPlaceNTT_DIF_precomp:core/mult():cmp                                                                               mult                                                                                                                                        0.0000 4.1570 
                                                                                                                                                                                                                                                                                       
      3                                                                                                                      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:lshift)                        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:mul) 4.0325 0.9675 
                                                                                                                                                                                                                                                                                       
        Instance                                                                                                             Component                                                                                                                                   Delta  Delay  
        --------                                                                                                             ---------                                                                                                                                   -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:lshift)                                                          mgc_reg_pos_10_0_0_0_0_1_1                                                                                                                  0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:lshift.itm                                                                                                                                                                                                       0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mul                                                                  mgc_mul_10_0_10_0_10                                                                                                                        3.7125 4.0325 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mul.itm                                                                                                                                                                                                          0.0000 4.0325 
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:mul)                                                             mgc_reg_pos_10_0_0_0_0_1_1                                                                                                                  0.0000 4.0325 
                                                                                                                                                                                                                                                                                       
      4                                                                                                                      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:k(10:0).sva(9:0))                        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:mul) 4.0325 0.9675 
                                                                                                                                                                                                                                                                                       
        Instance                                                                                                             Component                                                                                                                                   Delta  Delay  
        --------                                                                                                             ---------                                                                                                                                   -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:k(10:0).sva(9:0))                                                          mgc_reg_pos_10_0_0_0_0_1_1                                                                                                                  0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)                                                                                                                                                                                                           0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mul                                                                  mgc_mul_10_0_10_0_10                                                                                                                        3.7125 4.0325 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mul.itm                                                                                                                                                                                                          0.0000 4.0325 
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:mul)                                                             mgc_reg_pos_10_0_0_0_0_1_1                                                                                                                  0.0000 4.0325 
                                                                                                                                                                                                                                                                                       
      5                                                                                                                      inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt) inPlaceNTT_DIF_precomp:core/modulo_add():cmp             3.9650 1.0350 
                                                                                                                                                                                                                                                                                       
        Instance                                                                                                             Component                                                                                                                                   Delta  Delay  
        --------                                                                                                             ---------                                                                                                                                   -----  -----  
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)                                   mgc_reg_pos_1_0_0_1_1_0_0                                                                                                                   0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt                                                                                                                                                                                    0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bcwt                                                                                                                                                                                                     0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt                                                                                                                                                                                  0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2                                                mgc_not_1                                                                                                                                   0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2.itm                                                                                                                                                                                        0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#7                                                mgc_and_1_2                                                                                                                                 0.5500 0.8700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt                                                                                                                                                                                  0.0000 0.8700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#5                                                mgc_and_1_2                                                                                                                                 0.5500 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt                                                                                                                                                                                  0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.biwt                                                                                                                                                                                                     0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt                                                                                                                                                                                    0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:or#2                                                   mgc_or_1_3                                                                                                                                  0.5500 1.9700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp                                                                                                                                                                                0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp                                                                                                                                                                                                 0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp                                                                                                                                                                                                               0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:wait_dp/core.wen                                                                                                                                                                                                                     0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#12                                                                  mgc_and_1_2                                                                                                                                 0.5500 2.5200 
        inPlaceNTT_DIF_precomp:core:wait_dp/modulo_sub():cmp.ccs_ccore_en                                                                                                                                                                                                0.0000 2.5200 
        inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.ccs_ccore_en                                                                                                                                                                                                        0.0000 2.5200 
        inPlaceNTT_DIF_precomp:core/modulo_add():cmp                                                                         modulo_add                                                                                                                                  0.0000 3.9650 
                                                                                                                                                                                                                                                                                       
      6                                                                                                                      inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt)                                inPlaceNTT_DIF_precomp:core/modulo_add():cmp             3.9650 1.0350 
                                                                                                                                                                                                                                                                                       
        Instance                                                                                                             Component                                                                                                                                   Delta  Delay  
        --------                                                                                                             ---------                                                                                                                                   -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt)                                                                  mgc_reg_pos_1_0_0_1_1_1_1                                                                                                                   0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt).cse                                                                                                                                                                                                          0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.oswt                                                                                                                                                                                                     0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt                                                                                                                                                                                  0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#7                                                mgc_and_1_2                                                                                                                                 0.5500 0.8700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt                                                                                                                                                                                  0.0000 0.8700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#5                                                mgc_and_1_2                                                                                                                                 0.5500 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt                                                                                                                                                                                  0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.biwt                                                                                                                                                                                                     0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt                                                                                                                                                                                    0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:or#2                                                   mgc_or_1_3                                                                                                                                  0.5500 1.9700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp                                                                                                                                                                                0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp                                                                                                                                                                                                 0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp                                                                                                                                                                                                               0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:wait_dp/core.wen                                                                                                                                                                                                                     0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#12                                                                  mgc_and_1_2                                                                                                                                 0.5500 2.5200 
        inPlaceNTT_DIF_precomp:core:wait_dp/modulo_sub():cmp.ccs_ccore_en                                                                                                                                                                                                0.0000 2.5200 
        inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.ccs_ccore_en                                                                                                                                                                                                        0.0000 2.5200 
        inPlaceNTT_DIF_precomp:core/modulo_add():cmp                                                                         modulo_add                                                                                                                                  0.0000 3.9650 
                                                                                                                                                                                                                                                                                       
      7                                                                                                                      inPlaceNTT_DIF_precomp/vec:rsc.qb                                                  inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#8)          3.8450 1.1550 
                                                                                                                                                                                                                                                                                       
        Instance                                                                                                             Component                                                                                                                                   Delta  Delay  
        --------                                                                                                             ---------                                                                                                                                   -----  -----  
        inPlaceNTT_DIF_precomp/vec:rsc.qb                                                                                                                                                                                                                                2.4000 2.4000 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/qb                                                                                                                                                                    0.0000 2.4000 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/VEC_LOOP:wrs(qa_d)(63-32)                                                                                                                                             0.0000 2.4000 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/qa_d                                                                                                                                                                  0.0000 2.4000 
        inPlaceNTT_DIF_precomp/vec:rsci.qa_d                                                                                                                                                                                                                             0.0000 2.4000 
        inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d                                                                                                                                                                                                                        0.0000 2.4000 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d                                                                                                                                                                                                             0.0000 2.4000 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d                                                                                                                                                                                           0.0000 2.4000 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1                                                                                                                                                                    0.0000 2.4000 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm                                                                                                                                                                0.0000 2.4000 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2                                              mgc_mux_32_1_2                                                                                                                              0.0800 2.4800 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm                                                                                                                                                                                      0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:conc#5                                                                                                                                                                                         0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt                                                                                                                                                                                      0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt                                                                                                                                                                                                        0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt                                                                                                                                                                                                                   0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1                                                                                                                                                                                            0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm                                                                                                                                                                                        0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core/factor2:not                                                                              mgc_not_32                                                                                                                                  0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core/factor2:not.itm                                                                                                                                                                                                                      0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8                                                                           mgc_addc_32_0_32_0_32                                                                                                                       1.3650 3.8450 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm#3                                                                                                                                                                                                                 0.0000 3.8450 
        inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#8)                                                                      mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                  0.0000 3.8450 
                                                                                                                                                                                                                                                                                       
      8                                                                                                                      inPlaceNTT_DIF_precomp/vec:rsc.qb                                                  inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#8)          3.8450 1.1550 
                                                                                                                                                                                                                                                                                       
        Instance                                                                                                             Component                                                                                                                                   Delta  Delay  
        --------                                                                                                             ---------                                                                                                                                   -----  -----  
        inPlaceNTT_DIF_precomp/vec:rsc.qb                                                                                                                                                                                                                                2.4000 2.4000 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/qb                                                                                                                                                                    0.0000 2.4000 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/VEC_LOOP:wrs(qa_d)(63-32)                                                                                                                                             0.0000 2.4000 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/qa_d                                                                                                                                                                  0.0000 2.4000 
        inPlaceNTT_DIF_precomp/vec:rsci.qa_d                                                                                                                                                                                                                             0.0000 2.4000 
        inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d                                                                                                                                                                                                                        0.0000 2.4000 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d                                                                                                                                                                                                             0.0000 2.4000 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d                                                                                                                                                                                           0.0000 2.4000 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1                                                                                                                                                                     0.0000 2.4000 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm                                                                                                                                                                 0.0000 2.4000 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3                                              mgc_mux_32_1_2                                                                                                                              0.0800 2.4800 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm                                                                                                                                                                                      0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:conc#5                                                                                                                                                                                         0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt                                                                                                                                                                                      0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt                                                                                                                                                                                                        0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt                                                                                                                                                                                                                   0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1                                                                                                                                                                                            0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm                                                                                                                                                                                        0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core/factor2:not                                                                              mgc_not_32                                                                                                                                  0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core/factor2:not.itm                                                                                                                                                                                                                      0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8                                                                           mgc_addc_32_0_32_0_32                                                                                                                       1.3650 3.8450 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm#3                                                                                                                                                                                                                 0.0000 3.8450 
        inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#8)                                                                      mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                  0.0000 3.8450 
                                                                                                                                                                                                                                                                                       
      9                                                                                                                      inPlaceNTT_DIF_precomp/vec:rsc.qa                                                  inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#8)          3.8450 1.1550 
                                                                                                                                                                                                                                                                                       
        Instance                                                                                                             Component                                                                                                                                   Delta  Delay  
        --------                                                                                                             ---------                                                                                                                                   -----  -----  
        inPlaceNTT_DIF_precomp/vec:rsc.qa                                                                                                                                                                                                                                2.4000 2.4000 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/qa                                                                                                                                                                    0.0000 2.4000 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/VEC_LOOP:wrs(qa_d)(31-0)                                                                                                                                              0.0000 2.4000 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/qa_d                                                                                                                                                                  0.0000 2.4000 
        inPlaceNTT_DIF_precomp/vec:rsci.qa_d                                                                                                                                                                                                                             0.0000 2.4000 
        inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d                                                                                                                                                                                                                        0.0000 2.4000 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d                                                                                                                                                                                                             0.0000 2.4000 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d                                                                                                                                                                                           0.0000 2.4000 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1                                                                                                                                                                     0.0000 2.4000 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm                                                                                                                                                                 0.0000 2.4000 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3                                              mgc_mux_32_1_2                                                                                                                              0.0800 2.4800 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm                                                                                                                                                                                      0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:conc#5                                                                                                                                                                                         0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt                                                                                                                                                                                      0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt                                                                                                                                                                                                        0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt                                                                                                                                                                                                                   0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1                                                                                                                                                                                            0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm                                                                                                                                                                                        0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core/factor2:not                                                                              mgc_not_32                                                                                                                                  0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core/factor2:not.itm                                                                                                                                                                                                                      0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8                                                                           mgc_addc_32_0_32_0_32                                                                                                                       1.3650 3.8450 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm#3                                                                                                                                                                                                                 0.0000 3.8450 
        inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#8)                                                                      mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                  0.0000 3.8450 
                                                                                                                                                                                                                                                                                       
      10                                                                                                                     inPlaceNTT_DIF_precomp/vec:rsc.qb                                                  inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#8)          3.8450 1.1550 
                                                                                                                                                                                                                                                                                       
        Instance                                                                                                             Component                                                                                                                                   Delta  Delay  
        --------                                                                                                             ---------                                                                                                                                   -----  -----  
        inPlaceNTT_DIF_precomp/vec:rsc.qb                                                                                                                                                                                                                                2.4000 2.4000 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/qb                                                                                                                                                                    0.0000 2.4000 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/VEC_LOOP:wrs(qa_d)(63-32)                                                                                                                                             0.0000 2.4000 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/qa_d                                                                                                                                                                  0.0000 2.4000 
        inPlaceNTT_DIF_precomp/vec:rsci.qa_d                                                                                                                                                                                                                             0.0000 2.4000 
        inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d                                                                                                                                                                                                                        0.0000 2.4000 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d                                                                                                                                                                                                             0.0000 2.4000 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d                                                                                                                                                                                           0.0000 2.4000 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1                                                                                                                                                                    0.0000 2.4000 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm                                                                                                                                                                0.0000 2.4000 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2                                              mgc_mux_32_1_2                                                                                                                              0.0800 2.4800 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm                                                                                                                                                                                      0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:conc#5                                                                                                                                                                                         0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt                                                                                                                                                                                      0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt                                                                                                                                                                                                        0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt                                                                                                                                                                                                                   0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1                                                                                                                                                                                             0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm                                                                                                                                                                                         0.0000 2.4800 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8                                                                           mgc_addc_32_0_32_0_32                                                                                                                       1.3650 3.8450 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm#3                                                                                                                                                                                                                 0.0000 3.8450 
        inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#8)                                                                      mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                  0.0000 3.8450 
                                                                                                                                                                                                                                                                                       
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 5.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                           Port                                    Slack (Delay) Messages 
      -------------------------------------------------------------------------------------------------- -------------------------------------- ------ ------- --------
      inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt)                                                     slc(fsm_output)(0)#2.itm               5.0000  0.0000          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt)                                                     or#17.rmff                             3.3500  1.6500          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt#1)                                                   slc(fsm_output)(6)#8.itm               5.0000  0.0000          
      inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt)                                                 slc(fsm_output)(4)#2.itm               5.0000  0.0000          
      inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt)                                                and#56.itm                             2.2250  2.7750          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0)                                          slc(fsm_output)(20)#1.itm              5.0000  0.0000          
      inPlaceNTT_DIF_precomp:core/reg(ensig.cgo)                                                         or#29.rmff                             1.7130  3.2870          
      inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1)                                                       or#31.rmff                             2.4550  2.5450          
      inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                                                 STAGE_LOOP:i:STAGE_LOOP:i:mux.itm      3.6550  1.3450          
      inPlaceNTT_DIF_precomp:core/reg(p)                                                                 p:rsci.idat                            5.0000  0.0000          
      inPlaceNTT_DIF_precomp:core/reg(run_ac_sync_tmp_dobj)                                              run:rsci.ivld.mxwt                     4.6000  0.4000          
      inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:lshift.psp)                                             z.out                                  2.0050  2.9950          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:k(10:0).sva(9:0))                                        COMP_LOOP:k:COMP_LOOP:k:and.itm        3.0150  1.9850          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:lshift)                                        COMP_LOOP:twiddle_f:and#1.itm          2.0050  2.9950          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:mul)                                           COMP_LOOP:twiddle_f:mul.itm            0.9675  4.0325          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_help)                                            twiddle_h:rsci.qb_d.mxwt               2.5200  2.4800          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f)                                               twiddle:rsci.qb_d.mxwt                 2.5200  2.4800          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j(10:0))                                                  VEC_LOOP:acc#9.itm                     3.6300  1.3700          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#10)                                                   VEC_LOOP:acc#10.cse.sva#1              2.5300  2.4700          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#8)                                                    VEC_LOOP:acc#8.itm#3                   1.1550  3.8450          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#5)                                                    VEC_LOOP:acc#5.itm#3                   1.1550  3.8450          
      inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)                                if:nor.itm                             1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)                           run:rsci.ivld                          4.9200  0.0800          
      inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt)                        VEC_LOOP:nor.itm                       1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt#1)                      VEC_LOOP:nor#2.itm                     1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)                   VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm 2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)#1                 VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm  2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)            COMP_LOOP:twiddle_f:nor.itm            1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.qb_d.bfwt)       twiddle:rsci.qb_d                      2.5200  2.4800          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)      COMP_LOOP:twiddle_help:nor.itm         1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.qb_d.bfwt) twiddle_h:rsci.qb_d                    2.5200  2.4800          
      inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)                 if:nor#3.itm                           1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:staller/reg(core.wten)                                                 not#1.itm                              3.0300  1.9700          
      inPlaceNTT_DIF_precomp                                                                             run:rsc.rdy                            4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                             vec:rsc.adra                           2.0300  2.9700          
      inPlaceNTT_DIF_precomp                                                                             vec:rsc.da                             4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                             vec:rsc.wea                            1.4300  3.5700          
      inPlaceNTT_DIF_precomp                                                                             vec:rsc.adrb                           2.0300  2.9700          
      inPlaceNTT_DIF_precomp                                                                             vec:rsc.db                             4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                             vec:rsc.web                            1.4300  3.5700          
      inPlaceNTT_DIF_precomp                                                                             vec:rsc.triosy.lz                      4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                             p:rsc.triosy.lz                        4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                             r:rsc.triosy.lz                        4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                             twiddle:rsc.adrb                       4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                             twiddle:rsc.triosy.lz                  4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                             twiddle_h:rsc.adrb                     4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                             twiddle_h:rsc.triosy.lz                4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                             complete:rsc.vld                       4.1300  0.8700          
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                         5     1 
    -                                                         4     2 
    -                                                        32     2 
    -                                                        11     3 
    -                                                        10     2 
    and                                                               
    -                                                         2     1 
    -                                                        10     2 
    -                                                         1    35 
    chread_sync                                                       
    -                                                         0     1 
    chwrite_sync                                                      
    -                                                         0     1 
    lshift                                                            
    -                                                        11     1 
    modulo_add_1e5f30efe21918013149f435b87a1f7d60f8                   
    -                                                        32     1 
    modulo_sub_7f172812f8076ec80fc697ddd11e48616381                   
    -                                                        32     1 
    mul                                                               
    -                                                        10     1 
    mult_ec0160c9b49daaaeaf8786f803682d0570f0                         
    -                                                        32     1 
    mux                                                               
    -                                                         4     2 
    -                                                        32     5 
    -                                                        10     1 
    -                                                         1     1 
    mux1h                                                             
    -                                                        10     2 
    nor                                                               
    -                                                         1    13 
    not                                                               
    -                                                         4     2 
    -                                                        32     1 
    -                                                        10     1 
    -                                                         1    26 
    or                                                                
    -                                                         1    12 
    read_port                                                         
    -                                                        32     1 
    read_sync                                                         
    -                                                         0     5 
    reg                                                               
    -                                                         4     1 
    -                                                        32     9 
    -                                                        11     2 
    -                                                        10     4 
    -                                                         1    17 
    
  End of Report
