
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 4.48

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: binary_in[0] (input port clocked by core_clock)
Endpoint: gray_out[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ binary_in[0] (in)
                                         binary_in[0] (net)
                  0.00    0.00    0.20 ^ _0_/B (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.02    0.03    0.23 v _0_/X (sky130_fd_sc_hd__xor2_1)
                                         gray_out[0] (net)
                  0.02    0.00    0.23 v gray_out[0] (out)
                                  0.23   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: binary_in[1] (input port clocked by core_clock)
Endpoint: gray_out[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    0.01    0.00    0.00    0.20 v binary_in[1] (in)
                                         binary_in[1] (net)
                  0.00    0.00    0.20 v _0_/A (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.02    0.12    0.32 v _0_/X (sky130_fd_sc_hd__xor2_1)
                                         gray_out[0] (net)
                  0.02    0.00    0.32 v gray_out[0] (out)
                                  0.32   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                  4.48   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: binary_in[1] (input port clocked by core_clock)
Endpoint: gray_out[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    0.01    0.00    0.00    0.20 v binary_in[1] (in)
                                         binary_in[1] (net)
                  0.00    0.00    0.20 v _0_/A (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.02    0.12    0.32 v _0_/X (sky130_fd_sc_hd__xor2_1)
                                         gray_out[0] (net)
                  0.02    0.00    0.32 v gray_out[0] (out)
                                  0.32   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                  4.48   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.47e-06   0.00e+00   1.76e-11   1.47e-06 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.47e-06   0.00e+00   1.76e-11   1.47e-06 100.0%
                         100.0%       0.0%       0.0%
