TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += $(SPINALROOT)/Apb3I2cSlave.v

TOPLEVEL=Apb3I2cSlave
MODULE=Apb3I2cSlaveTester

include ../../common/Makefile.sim
