{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568290499249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568290499255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 12 09:14:59 2019 " "Processing started: Thu Sep 12 09:14:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568290499255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290499255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off problema3 -c problema3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off problema3 -c problema3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290499255 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568290499881 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568290499881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/arqt.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/arqt.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt " "Found entity 1: arqt" {  } { { "arqt/synthesis/arqt.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/arqt.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "arqt/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "arqt/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_irq_mapper " "Found entity 1: arqt_irq_mapper" {  } { { "arqt/synthesis/submodules/arqt_irq_mapper.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_mm_interconnect_0 " "Found entity 1: arqt_mm_interconnect_0" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_mm_interconnect_0_avalon_st_adapter " "Found entity 1: arqt_mm_interconnect_0_avalon_st_adapter" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: arqt_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_mm_interconnect_0_rsp_mux " "Found entity 1: arqt_mm_interconnect_0_rsp_mux" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file arqt/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "arqt/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509116 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "arqt/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_mm_interconnect_0_rsp_demux " "Found entity 1: arqt_mm_interconnect_0_rsp_demux" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_mm_interconnect_0_cmd_mux " "Found entity 1: arqt_mm_interconnect_0_cmd_mux" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_mm_interconnect_0_cmd_demux " "Found entity 1: arqt_mm_interconnect_0_cmd_demux" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arqt_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at arqt_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_router_002.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568290509122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arqt_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at arqt_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_router_002.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568290509122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file arqt/synthesis/submodules/arqt_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_mm_interconnect_0_router_002_default_decode " "Found entity 1: arqt_mm_interconnect_0_router_002_default_decode" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_router_002.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509122 ""} { "Info" "ISGN_ENTITY_NAME" "2 arqt_mm_interconnect_0_router_002 " "Found entity 2: arqt_mm_interconnect_0_router_002" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_router_002.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arqt_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at arqt_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_router.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568290509123 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arqt_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at arqt_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_router.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568290509123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file arqt/synthesis/submodules/arqt_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_mm_interconnect_0_router_default_decode " "Found entity 1: arqt_mm_interconnect_0_router_default_decode" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_router.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509124 ""} { "Info" "ISGN_ENTITY_NAME" "2 arqt_mm_interconnect_0_router " "Found entity 2: arqt_mm_interconnect_0_router" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_router.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "arqt/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "arqt/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "arqt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "arqt/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "arqt/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "arqt/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "arqt/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_nios2_gen2_0_custom_instruction_master_multi_xconnect " "Found entity 1: arqt_nios2_gen2_0_custom_instruction_master_multi_xconnect" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "arqt/synthesis/submodules/altera_customins_master_translator.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "arqt/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "arqt/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "arqt/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509148 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "arqt/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1568290509149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "arqt/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_rs232_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_rs232_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_rs232_0 " "Found entity 1: arqt_rs232_0" {  } { { "arqt/synthesis/submodules/arqt_rs232_0.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_rs232_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_nios2_gen2_0 " "Found entity 1: arqt_nios2_gen2_0" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: arqt_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509164 ""} { "Info" "ISGN_ENTITY_NAME" "2 arqt_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: arqt_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509164 ""} { "Info" "ISGN_ENTITY_NAME" "3 arqt_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: arqt_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509164 ""} { "Info" "ISGN_ENTITY_NAME" "4 arqt_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: arqt_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509164 ""} { "Info" "ISGN_ENTITY_NAME" "5 arqt_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: arqt_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509164 ""} { "Info" "ISGN_ENTITY_NAME" "6 arqt_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: arqt_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509164 ""} { "Info" "ISGN_ENTITY_NAME" "7 arqt_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: arqt_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509164 ""} { "Info" "ISGN_ENTITY_NAME" "8 arqt_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: arqt_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509164 ""} { "Info" "ISGN_ENTITY_NAME" "9 arqt_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: arqt_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509164 ""} { "Info" "ISGN_ENTITY_NAME" "10 arqt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: arqt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509164 ""} { "Info" "ISGN_ENTITY_NAME" "11 arqt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: arqt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509164 ""} { "Info" "ISGN_ENTITY_NAME" "12 arqt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: arqt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509164 ""} { "Info" "ISGN_ENTITY_NAME" "13 arqt_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: arqt_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509164 ""} { "Info" "ISGN_ENTITY_NAME" "14 arqt_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: arqt_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509164 ""} { "Info" "ISGN_ENTITY_NAME" "15 arqt_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: arqt_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509164 ""} { "Info" "ISGN_ENTITY_NAME" "16 arqt_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: arqt_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509164 ""} { "Info" "ISGN_ENTITY_NAME" "17 arqt_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: arqt_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509164 ""} { "Info" "ISGN_ENTITY_NAME" "18 arqt_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: arqt_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509164 ""} { "Info" "ISGN_ENTITY_NAME" "19 arqt_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: arqt_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509164 ""} { "Info" "ISGN_ENTITY_NAME" "20 arqt_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: arqt_nios2_gen2_0_cpu_nios2_oci" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509164 ""} { "Info" "ISGN_ENTITY_NAME" "21 arqt_nios2_gen2_0_cpu " "Found entity 21: arqt_nios2_gen2_0_cpu" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: arqt_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: arqt_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: arqt_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_nios2_gen2_0_cpu_test_bench " "Found entity 1: arqt_nios2_gen2_0_cpu_test_bench" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_memoria " "Found entity 1: arqt_memoria" {  } { { "arqt/synthesis/submodules/arqt_memoria.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_memoria.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file arqt/synthesis/submodules/arqt_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_jtag_uart_0_sim_scfifo_w " "Found entity 1: arqt_jtag_uart_0_sim_scfifo_w" {  } { { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509177 ""} { "Info" "ISGN_ENTITY_NAME" "2 arqt_jtag_uart_0_scfifo_w " "Found entity 2: arqt_jtag_uart_0_scfifo_w" {  } { { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509177 ""} { "Info" "ISGN_ENTITY_NAME" "3 arqt_jtag_uart_0_sim_scfifo_r " "Found entity 3: arqt_jtag_uart_0_sim_scfifo_r" {  } { { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509177 ""} { "Info" "ISGN_ENTITY_NAME" "4 arqt_jtag_uart_0_scfifo_r " "Found entity 4: arqt_jtag_uart_0_scfifo_r" {  } { { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509177 ""} { "Info" "ISGN_ENTITY_NAME" "5 arqt_jtag_uart_0 " "Found entity 5: arqt_jtag_uart_0" {  } { { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_buttons " "Found entity 1: arqt_buttons" {  } { { "arqt/synthesis/submodules/arqt_buttons.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/top2.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/top2.v" { { "Info" "ISGN_ENTITY_NAME" "1 top2 " "Found entity 1: top2" {  } { { "arqt/synthesis/submodules/top2.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/top2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/vga640x480.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/vga640x480.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga640x480 " "Found entity 1: vga640x480" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/printbar.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/printbar.v" { { "Info" "ISGN_ENTITY_NAME" "1 printBar " "Found entity 1: printBar" {  } { { "arqt/synthesis/submodules/printBar.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printBar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509184 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "printBall.v(51) " "Verilog HDL information at printBall.v(51): always construct contains both blocking and non-blocking assignments" {  } { { "arqt/synthesis/submodules/printBall.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printBall.v" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1568290509185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/printball.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/printball.v" { { "Info" "ISGN_ENTITY_NAME" "1 printBall " "Found entity 1: printBall" {  } { { "arqt/synthesis/submodules/printBall.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printBall.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "arqt/synthesis/submodules/LFSR.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/LFSR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/printmenu.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/printmenu.v" { { "Info" "ISGN_ENTITY_NAME" "1 printMenu " "Found entity 1: printMenu" {  } { { "arqt/synthesis/submodules/printMenu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printMenu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "arqt/synthesis/submodules/lcd.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file problema3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 problema3 " "Found entity 1: problema3" {  } { { "problema3.bdf" "" { Schematic "D:/victo/Documents/GitHub/SD-Prob3/problema3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509191 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "problema3 " "Elaborating entity \"problema3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1568290509291 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst1 " "Primitive \"GND\" of instance \"inst1\" not used" {  } { { "problema3.bdf" "" { Schematic "D:/victo/Documents/GitHub/SD-Prob3/problema3.bdf" { { 360 296 328 392 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1568290509293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt arqt:inst " "Elaborating entity \"arqt\" for hierarchy \"arqt:inst\"" {  } { { "problema3.bdf" "inst" { Schematic "D:/victo/Documents/GitHub/SD-Prob3/problema3.bdf" { { 24 384 944 880 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290509307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd arqt:inst\|lcd:lcd_0 " "Elaborating entity \"lcd\" for hierarchy \"arqt:inst\|lcd:lcd_0\"" {  } { { "arqt/synthesis/arqt.v" "lcd_0" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/arqt.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290509356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top2 arqt:inst\|top2:vga_0 " "Elaborating entity \"top2\" for hierarchy \"arqt:inst\|top2:vga_0\"" {  } { { "arqt/synthesis/arqt.v" "vga_0" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/arqt.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290509373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga640x480 arqt:inst\|top2:vga_0\|vga640x480:display " "Elaborating entity \"vga640x480\" for hierarchy \"arqt:inst\|top2:vga_0\|vga640x480:display\"" {  } { { "arqt/synthesis/submodules/top2.v" "display" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/top2.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290509393 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga640x480.v(33) " "Verilog HDL assignment warning at vga640x480.v(33): truncated value with size 32 to match size of target (10)" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568290509394 "|problema3|arqt:inst|top2:vga_0|vga640x480:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga640x480.v(34) " "Verilog HDL assignment warning at vga640x480.v(34): truncated value with size 32 to match size of target (9)" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568290509394 "|problema3|arqt:inst|top2:vga_0|vga640x480:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga640x480.v(60) " "Verilog HDL assignment warning at vga640x480.v(60): truncated value with size 32 to match size of target (10)" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568290509394 "|problema3|arqt:inst|top2:vga_0|vga640x480:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga640x480.v(63) " "Verilog HDL assignment warning at vga640x480.v(63): truncated value with size 32 to match size of target (10)" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568290509395 "|problema3|arqt:inst|top2:vga_0|vga640x480:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printMenu arqt:inst\|top2:vga_0\|printMenu:startGame " "Elaborating entity \"printMenu\" for hierarchy \"arqt:inst\|top2:vga_0\|printMenu:startGame\"" {  } { { "arqt/synthesis/submodules/top2.v" "startGame" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/top2.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290509412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printBar arqt:inst\|top2:vga_0\|printBar:printBar_1 " "Elaborating entity \"printBar\" for hierarchy \"arqt:inst\|top2:vga_0\|printBar:printBar_1\"" {  } { { "arqt/synthesis/submodules/top2.v" "printBar_1" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/top2.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290509450 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 printBar.v(17) " "Verilog HDL assignment warning at printBar.v(17): truncated value with size 32 to match size of target (9)" {  } { { "arqt/synthesis/submodules/printBar.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printBar.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568290509451 "|problema3|arqt:inst|top2:vga_0|printBar:printBar_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cor printBar.v(56) " "Verilog HDL Always Construct warning at printBar.v(56): inferring latch(es) for variable \"cor\", which holds its previous value in one or more paths through the always construct" {  } { { "arqt/synthesis/submodules/printBar.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printBar.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1568290509453 "|problema3|arqt:inst|top2:vga_0|printBar:printBar_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cor printBar.v(56) " "Inferred latch for \"cor\" at printBar.v(56)" {  } { { "arqt/synthesis/submodules/printBar.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printBar.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509455 "|problema3|arqt:inst|top2:vga_0|printBar:printBar_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printBar arqt:inst\|top2:vga_0\|printBar:printBar_2 " "Elaborating entity \"printBar\" for hierarchy \"arqt:inst\|top2:vga_0\|printBar:printBar_2\"" {  } { { "arqt/synthesis/submodules/top2.v" "printBar_2" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/top2.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290509474 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 printBar.v(17) " "Verilog HDL assignment warning at printBar.v(17): truncated value with size 32 to match size of target (9)" {  } { { "arqt/synthesis/submodules/printBar.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printBar.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568290509474 "|problema3|arqt:inst|top2:vga_0|printBar:printBar_2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cor printBar.v(56) " "Verilog HDL Always Construct warning at printBar.v(56): inferring latch(es) for variable \"cor\", which holds its previous value in one or more paths through the always construct" {  } { { "arqt/synthesis/submodules/printBar.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printBar.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1568290509476 "|problema3|arqt:inst|top2:vga_0|printBar:printBar_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cor printBar.v(56) " "Inferred latch for \"cor\" at printBar.v(56)" {  } { { "arqt/synthesis/submodules/printBar.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printBar.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509478 "|problema3|arqt:inst|top2:vga_0|printBar:printBar_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printBall arqt:inst\|top2:vga_0\|printBall:ball " "Elaborating entity \"printBall\" for hierarchy \"arqt:inst\|top2:vga_0\|printBall:ball\"" {  } { { "arqt/synthesis/submodules/top2.v" "ball" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/top2.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290509502 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 printBall.v(77) " "Verilog HDL assignment warning at printBall.v(77): truncated value with size 32 to match size of target (2)" {  } { { "arqt/synthesis/submodules/printBall.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printBall.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568290509504 "|problema3|arqt:inst|top2:vga_0|printBall:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 printBall.v(92) " "Verilog HDL assignment warning at printBall.v(92): truncated value with size 32 to match size of target (2)" {  } { { "arqt/synthesis/submodules/printBall.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printBall.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568290509505 "|problema3|arqt:inst|top2:vga_0|printBall:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 printBall.v(97) " "Verilog HDL assignment warning at printBall.v(97): truncated value with size 32 to match size of target (2)" {  } { { "arqt/synthesis/submodules/printBall.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printBall.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568290509505 "|problema3|arqt:inst|top2:vga_0|printBall:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 printBall.v(126) " "Verilog HDL assignment warning at printBall.v(126): truncated value with size 32 to match size of target (10)" {  } { { "arqt/synthesis/submodules/printBall.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printBall.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568290509506 "|problema3|arqt:inst|top2:vga_0|printBall:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 printBall.v(127) " "Verilog HDL assignment warning at printBall.v(127): truncated value with size 32 to match size of target (10)" {  } { { "arqt/synthesis/submodules/printBall.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printBall.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568290509506 "|problema3|arqt:inst|top2:vga_0|printBall:ball"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cor printBall.v(145) " "Verilog HDL Always Construct warning at printBall.v(145): inferring latch(es) for variable \"cor\", which holds its previous value in one or more paths through the always construct" {  } { { "arqt/synthesis/submodules/printBall.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printBall.v" 145 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1568290509507 "|problema3|arqt:inst|top2:vga_0|printBall:ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cor printBall.v(145) " "Inferred latch for \"cor\" at printBall.v(145)" {  } { { "arqt/synthesis/submodules/printBall.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printBall.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509510 "|problema3|arqt:inst|top2:vga_0|printBall:ball"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR arqt:inst\|top2:vga_0\|printBall:ball\|LFSR:randValue " "Elaborating entity \"LFSR\" for hierarchy \"arqt:inst\|top2:vga_0\|printBall:ball\|LFSR:randValue\"" {  } { { "arqt/synthesis/submodules/printBall.v" "randValue" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printBall.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290509533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_buttons arqt:inst\|arqt_buttons:buttons " "Elaborating entity \"arqt_buttons\" for hierarchy \"arqt:inst\|arqt_buttons:buttons\"" {  } { { "arqt/synthesis/arqt.v" "buttons" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/arqt.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290509548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_jtag_uart_0 arqt:inst\|arqt_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"arqt_jtag_uart_0\" for hierarchy \"arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\"" {  } { { "arqt/synthesis/arqt.v" "jtag_uart_0" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/arqt.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290509563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_jtag_uart_0_scfifo_w arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w " "Elaborating entity \"arqt_jtag_uart_0_scfifo_w\" for hierarchy \"arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\"" {  } { { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "the_arqt_jtag_uart_0_scfifo_w" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290509609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "wfifo" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290509817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290509831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290509832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290509832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290509832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290509832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290509832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290509832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290509832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290509832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290509832 ""}  } { { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568290509832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290509876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290509954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290509980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290509980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290509981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290510041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290510041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290510041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290510105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290510105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290510106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290510170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290510170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290510170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_jtag_uart_0_scfifo_r arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_r:the_arqt_jtag_uart_0_scfifo_r " "Elaborating entity \"arqt_jtag_uart_0_scfifo_r\" for hierarchy \"arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_r:the_arqt_jtag_uart_0_scfifo_r\"" {  } { { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "the_arqt_jtag_uart_0_scfifo_r" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290510184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "arqt_jtag_uart_0_alt_jtag_atlantic" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290510493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290510520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290510520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290510520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290510520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290510520 ""}  } { { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568290510520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290510954 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290510968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290510985 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"arqt:inst\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290511007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_memoria arqt:inst\|arqt_memoria:memoria " "Elaborating entity \"arqt_memoria\" for hierarchy \"arqt:inst\|arqt_memoria:memoria\"" {  } { { "arqt/synthesis/arqt.v" "memoria" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/arqt.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290511010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arqt:inst\|arqt_memoria:memoria\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arqt:inst\|arqt_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "arqt/synthesis/submodules/arqt_memoria.v" "the_altsyncram" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_memoria.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290511071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arqt:inst\|arqt_memoria:memoria\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"arqt:inst\|arqt_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "arqt/synthesis/submodules/arqt_memoria.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_memoria.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290511089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arqt:inst\|arqt_memoria:memoria\|altsyncram:the_altsyncram " "Instantiated megafunction \"arqt:inst\|arqt_memoria:memoria\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290511089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file onchip_mem.hex " "Parameter \"init_file\" = \"onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290511089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290511089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290511089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290511089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290511089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290511089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290511089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290511089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290511089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290511089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290511089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290511089 ""}  } { { "arqt/synthesis/submodules/arqt_memoria.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_memoria.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568290511089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rpf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rpf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rpf1 " "Found entity 1: altsyncram_rpf1" {  } { { "db/altsyncram_rpf1.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/altsyncram_rpf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290511143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290511143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rpf1 arqt:inst\|arqt_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_rpf1:auto_generated " "Elaborating entity \"altsyncram_rpf1\" for hierarchy \"arqt:inst\|arqt_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_rpf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290511144 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "D:/victo/Documents/GitHub/SD-Prob3/onchip_mem.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/victo/Documents/GitHub/SD-Prob3/onchip_mem.hex -- setting all initial values to 0" {  } { { "arqt/synthesis/submodules/arqt_memoria.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_memoria.v" 69 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1568290511147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0 arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"arqt_nios2_gen2_0\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\"" {  } { { "arqt/synthesis/arqt.v" "nios2_gen2_0" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/arqt.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290511183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu " "Elaborating entity \"arqt_nios2_gen2_0_cpu\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0.v" "cpu" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290511205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_test_bench arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_test_bench:the_arqt_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"arqt_nios2_gen2_0_cpu_test_bench\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_test_bench:the_arqt_nios2_gen2_0_cpu_test_bench\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_test_bench" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 3601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290511346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_register_bank_a_module arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_register_bank_a_module:arqt_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"arqt_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_register_bank_a_module:arqt_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "arqt_nios2_gen2_0_cpu_register_bank_a" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 4133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290511367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_register_bank_a_module:arqt_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_register_bank_a_module:arqt_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290511395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_register_bank_a_module:arqt_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_register_bank_a_module:arqt_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290511414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_register_bank_a_module:arqt_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_register_bank_a_module:arqt_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290511414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290511414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290511414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290511414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290511414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290511414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290511414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290511414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290511414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290511414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290511414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290511414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290511414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290511414 ""}  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568290511414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290511470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290511470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_register_bank_a_module:arqt_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_register_bank_a_module:arqt_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290511471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_register_bank_b_module arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_register_bank_b_module:arqt_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"arqt_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_register_bank_b_module:arqt_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "arqt_nios2_gen2_0_cpu_register_bank_b" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 4151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290511494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_nios2_oci arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"arqt_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_nios2_oci" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 4670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290511516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_nios2_oci_debug arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"arqt_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290511551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290511593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290511608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290511608 ""}  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568290511608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_nios2_oci_break arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_break:the_arqt_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"arqt_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_break:the_arqt_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290511610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_nios2_oci_xbrk arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_xbrk:the_arqt_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"arqt_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_xbrk:the_arqt_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290511667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_nios2_oci_dbrk arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_dbrk:the_arqt_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"arqt_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_dbrk:the_arqt_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290511680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_nios2_oci_itrace arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_itrace:the_arqt_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"arqt_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_itrace:the_arqt_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290511699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_nios2_oci_dtrace arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_dtrace:the_arqt_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"arqt_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_dtrace:the_arqt_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290511714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_nios2_oci_td_mode arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_dtrace:the_arqt_nios2_gen2_0_cpu_nios2_oci_dtrace\|arqt_nios2_gen2_0_cpu_nios2_oci_td_mode:arqt_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"arqt_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_dtrace:the_arqt_nios2_gen2_0_cpu_nios2_oci_dtrace\|arqt_nios2_gen2_0_cpu_nios2_oci_td_mode:arqt_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "arqt_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290511787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_nios2_oci_fifo arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_fifo:the_arqt_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"arqt_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_fifo:the_arqt_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290511803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_fifo:the_arqt_nios2_gen2_0_cpu_nios2_oci_fifo\|arqt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_arqt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"arqt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_fifo:the_arqt_nios2_gen2_0_cpu_nios2_oci_fifo\|arqt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_arqt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290511845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_fifo:the_arqt_nios2_gen2_0_cpu_nios2_oci_fifo\|arqt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_arqt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"arqt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_fifo:the_arqt_nios2_gen2_0_cpu_nios2_oci_fifo\|arqt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_arqt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290511856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_fifo:the_arqt_nios2_gen2_0_cpu_nios2_oci_fifo\|arqt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_arqt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"arqt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_fifo:the_arqt_nios2_gen2_0_cpu_nios2_oci_fifo\|arqt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_arqt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290511865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_nios2_oci_pib arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_pib:the_arqt_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"arqt_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_pib:the_arqt_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290511876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_nios2_oci_im arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_im:the_arqt_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"arqt_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_im:the_arqt_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290511886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_nios2_avalon_reg arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"arqt_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290511928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_nios2_ocimem arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_ocimem:the_arqt_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"arqt_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_ocimem:the_arqt_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290511951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_ociram_sp_ram_module arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_ocimem:the_arqt_nios2_gen2_0_cpu_nios2_ocimem\|arqt_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"arqt_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_ocimem:the_arqt_nios2_gen2_0_cpu_nios2_ocimem\|arqt_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "arqt_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290512008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_ocimem:the_arqt_nios2_gen2_0_cpu_nios2_ocimem\|arqt_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_ocimem:the_arqt_nios2_gen2_0_cpu_nios2_ocimem\|arqt_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290512037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_ocimem:the_arqt_nios2_gen2_0_cpu_nios2_ocimem\|arqt_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_ocimem:the_arqt_nios2_gen2_0_cpu_nios2_ocimem\|arqt_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290512069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_ocimem:the_arqt_nios2_gen2_0_cpu_nios2_ocimem\|arqt_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_ocimem:the_arqt_nios2_gen2_0_cpu_nios2_ocimem\|arqt_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290512070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290512070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290512070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290512070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290512070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290512070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290512070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290512070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290512070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290512070 ""}  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568290512070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290512129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290512129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_ocimem:the_arqt_nios2_gen2_0_cpu_nios2_ocimem\|arqt_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_ocimem:the_arqt_nios2_gen2_0_cpu_nios2_ocimem\|arqt_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290512129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_debug_slave_wrapper arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"arqt_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290512159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_debug_slave_tck arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|arqt_nios2_gen2_0_cpu_debug_slave_tck:the_arqt_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"arqt_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|arqt_nios2_gen2_0_cpu_debug_slave_tck:the_arqt_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_arqt_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290512177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_debug_slave_sysclk arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|arqt_nios2_gen2_0_cpu_debug_slave_sysclk:the_arqt_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"arqt_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|arqt_nios2_gen2_0_cpu_debug_slave_sysclk:the_arqt_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_arqt_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290512240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_wrapper.v" "arqt_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290512304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290512325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290512325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290512325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290512325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290512325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290512325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290512325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290512325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290512325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290512325 ""}  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568290512325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290512328 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290512347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290512460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290512626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_rs232_0 arqt:inst\|arqt_rs232_0:rs232_0 " "Elaborating entity \"arqt_rs232_0\" for hierarchy \"arqt:inst\|arqt_rs232_0:rs232_0\"" {  } { { "arqt/synthesis/arqt.v" "rs232_0" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/arqt.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290512680 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity arqt_rs232_0.v(104) " "Verilog HDL or VHDL warning at arqt_rs232_0.v(104): object \"write_data_parity\" assigned a value but never read" {  } { { "arqt/synthesis/submodules/arqt_rs232_0.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_rs232_0.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568290512681 "|problema3|arqt:inst|arqt_rs232_0:rs232_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_in_deserializer arqt:inst\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer " "Elaborating entity \"altera_up_rs232_in_deserializer\" for hierarchy \"arqt:inst\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\"" {  } { { "arqt/synthesis/submodules/arqt_rs232_0.v" "RS232_In_Deserializer" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_rs232_0.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290512713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_counters arqt:inst\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters " "Elaborating entity \"altera_up_rs232_counters\" for hierarchy \"arqt:inst\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters\"" {  } { { "arqt/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_Counters" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_up_rs232_in_deserializer.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290512727 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_rs232_counters.v(105) " "Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (9)" {  } { { "arqt/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_up_rs232_counters.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568290512727 "|problema3|arqt:inst|arqt_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo arqt:inst\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"arqt:inst\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\"" {  } { { "arqt/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_FIFO" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290512741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo arqt:inst\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"arqt:inst\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "arqt/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290512945 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arqt:inst\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"arqt:inst\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "arqt/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290512960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arqt:inst\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"arqt:inst\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290512960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290512960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290512960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290512960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290512960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290512960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290512960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290512960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290512960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568290512960 ""}  } { { "arqt/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568290512960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_a341.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_a341.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_a341 " "Found entity 1: scfifo_a341" {  } { { "db/scfifo_a341.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/scfifo_a341.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290513008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290513008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_a341 arqt:inst\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated " "Elaborating entity \"scfifo_a341\" for hierarchy \"arqt:inst\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290513009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tq31 " "Found entity 1: a_dpfifo_tq31" {  } { { "db/a_dpfifo_tq31.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/a_dpfifo_tq31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290513035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290513035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tq31 arqt:inst\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo " "Elaborating entity \"a_dpfifo_tq31\" for hierarchy \"arqt:inst\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\"" {  } { { "db/scfifo_a341.tdf" "dpfifo" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/scfifo_a341.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290513036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dqb1 " "Found entity 1: altsyncram_dqb1" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/altsyncram_dqb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290513097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290513097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dqb1 arqt:inst\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram " "Elaborating entity \"altsyncram_dqb1\" for hierarchy \"arqt:inst\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\"" {  } { { "db/a_dpfifo_tq31.tdf" "FIFOram" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/a_dpfifo_tq31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290513099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290513158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290513158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 arqt:inst\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"arqt:inst\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_tq31.tdf" "almost_full_comparer" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/a_dpfifo_tq31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290513159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 arqt:inst\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"arqt:inst\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_tq31.tdf" "three_comparison" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/a_dpfifo_tq31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290513169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290513258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290513258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b arqt:inst\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"arqt:inst\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_tq31.tdf" "rd_ptr_msb" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/a_dpfifo_tq31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290513259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290513319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290513319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 arqt:inst\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"arqt:inst\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_tq31.tdf" "usedw_counter" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/a_dpfifo_tq31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290513320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290513378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290513378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab arqt:inst\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"arqt:inst\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_tq31.tdf" "wr_ptr" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/a_dpfifo_tq31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290513378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_out_serializer arqt:inst\|arqt_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer " "Elaborating entity \"altera_up_rs232_out_serializer\" for hierarchy \"arqt:inst\|arqt_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\"" {  } { { "arqt/synthesis/submodules/arqt_rs232_0.v" "RS232_Out_Serializer" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_rs232_0.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290513392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator arqt:inst\|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"arqt:inst\|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator\"" {  } { { "arqt/synthesis/arqt.v" "nios2_gen2_0_custom_instruction_master_translator" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/arqt.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290513923 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "arqt/synthesis/submodules/altera_customins_master_translator.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1568290513925 "|problema3|arqt:inst|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_custom_instruction_master_multi_xconnect arqt:inst\|arqt_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect " "Elaborating entity \"arqt_nios2_gen2_0_custom_instruction_master_multi_xconnect\" for hierarchy \"arqt:inst\|arqt_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect\"" {  } { { "arqt/synthesis/arqt.v" "nios2_gen2_0_custom_instruction_master_multi_xconnect" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/arqt.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290513940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator arqt:inst\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"arqt:inst\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0\"" {  } { { "arqt/synthesis/arqt.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator0" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/arqt.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290513957 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "arqt/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568290513958 "|problema3|arqt:inst|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "arqt/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568290513958 "|problema3|arqt:inst|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "arqt/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568290513958 "|problema3|arqt:inst|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_mm_interconnect_0 arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"arqt_mm_interconnect_0\" for hierarchy \"arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\"" {  } { { "arqt/synthesis/arqt.v" "mm_interconnect_0" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/arqt.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290513982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290514285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290514306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290514326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "rs232_0_avalon_rs232_slave_translator" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290514350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290514374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memoria_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memoria_s1_translator\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "memoria_s1_translator" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290514401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:buttons_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:buttons_s1_translator\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "buttons_s1_translator" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 1038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290514425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 1119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290514447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290514466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 1284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290514482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "arqt/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290514506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 1325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290514527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_mm_interconnect_0_router arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_router:router " "Elaborating entity \"arqt_mm_interconnect_0_router\" for hierarchy \"arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_router:router\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "router" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 1966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290514585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_mm_interconnect_0_router_default_decode arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_router:router\|arqt_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"arqt_mm_interconnect_0_router_default_decode\" for hierarchy \"arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_router:router\|arqt_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290514611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_mm_interconnect_0_router_002 arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"arqt_mm_interconnect_0_router_002\" for hierarchy \"arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_router_002:router_002\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "router_002" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 1998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290514628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_mm_interconnect_0_router_002_default_decode arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_router_002:router_002\|arqt_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"arqt_mm_interconnect_0_router_002_default_decode\" for hierarchy \"arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_router_002:router_002\|arqt_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290514649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_mm_interconnect_0_cmd_demux arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"arqt_mm_interconnect_0_cmd_demux\" for hierarchy \"arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "cmd_demux" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 2125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290514674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_mm_interconnect_0_cmd_mux arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"arqt_mm_interconnect_0_cmd_mux\" for hierarchy \"arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "cmd_mux" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 2195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290514698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290514722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "arqt/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290514740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_mm_interconnect_0_rsp_demux arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"arqt_mm_interconnect_0_rsp_demux\" for hierarchy \"arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "rsp_demux" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 2333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290514786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_mm_interconnect_0_rsp_mux arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"arqt_mm_interconnect_0_rsp_mux\" for hierarchy \"arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "rsp_mux" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 2495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290514809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290514845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "arqt/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290514858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_mm_interconnect_0_avalon_st_adapter arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"arqt_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 2571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290514874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_mm_interconnect_0_avalon_st_adapter_error_adapter_0 arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|arqt_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"arqt_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"arqt:inst\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|arqt_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290514885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_irq_mapper arqt:inst\|arqt_irq_mapper:irq_mapper " "Elaborating entity \"arqt_irq_mapper\" for hierarchy \"arqt:inst\|arqt_irq_mapper:irq_mapper\"" {  } { { "arqt/synthesis/arqt.v" "irq_mapper" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/arqt.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290514907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller arqt:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"arqt:inst\|altera_reset_controller:rst_controller\"" {  } { { "arqt/synthesis/arqt.v" "rst_controller" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/arqt.v" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290514918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer arqt:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"arqt:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "arqt/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290514936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer arqt:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"arqt:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "arqt/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290514955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller arqt:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"arqt:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "arqt/synthesis/arqt.v" "rst_controller_001" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/arqt.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290514972 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1568290516325 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.09.12.09:15:20 Progress: Loading sldcbc818cf/alt_sld_fab_wrapper_hw.tcl " "2019.09.12.09:15:20 Progress: Loading sldcbc818cf/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290520155 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290522795 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290522953 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290525800 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290525958 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290526121 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290526300 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290526307 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290526315 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1568290526993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldcbc818cf/alt_sld_fab.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/ip/sldcbc818cf/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290527212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290527212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290527300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290527300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290527301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290527301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290527365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290527365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290527447 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290527447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290527447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568290527512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290527512 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1568290532010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arqt:inst\|top2:vga_0\|printBar:printBar_1\|cor " "Latch arqt:inst\|top2:vga_0\|printBar:printBar_1\|cor has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA arqt:inst\|top2:vga_0\|vga640x480:display\|h_count\[8\] " "Ports D and ENA on the latch are fed by the same signal arqt:inst\|top2:vga_0\|vga640x480:display\|h_count\[8\]" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1568290532144 ""}  } { { "arqt/synthesis/submodules/printBar.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printBar.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1568290532144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arqt:inst\|top2:vga_0\|printBar:printBar_2\|cor " "Latch arqt:inst\|top2:vga_0\|printBar:printBar_2\|cor has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA arqt:inst\|top2:vga_0\|vga640x480:display\|h_count\[8\] " "Ports D and ENA on the latch are fed by the same signal arqt:inst\|top2:vga_0\|vga640x480:display\|h_count\[8\]" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1568290532144 ""}  } { { "arqt/synthesis/submodules/printBar.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printBar.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1568290532144 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "arqt/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "arqt/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_customins_slave_translator.sv" 128 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 3555 -1 0 } } { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2912 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 352 -1 0 } } { "arqt/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 398 -1 0 } } { "arqt/synthesis/submodules/LFSR.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/LFSR.v" 24 -1 0 } } { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "arqt/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1568290532154 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1568290532154 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g GND " "Pin \"vga_g\" is stuck at GND" {  } { { "problema3.bdf" "" { Schematic "D:/victo/Documents/GitHub/SD-Prob3/problema3.bdf" { { 720 88 264 736 "vga_g" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568290533933 "|problema3|vga_g"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1568290533933 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290534141 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1568290536247 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1568290536373 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1568290536373 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290536522 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/victo/Documents/GitHub/SD-Prob3/output_files/problema3.map.smsg " "Generated suppressed messages file D:/victo/Documents/GitHub/SD-Prob3/output_files/problema3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290537186 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1568290539454 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568290539454 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3529 " "Implemented 3529 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1568290539793 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1568290539793 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3322 " "Implemented 3322 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1568290539793 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1568290539793 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1568290539793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568290539860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 12 09:15:39 2019 " "Processing ended: Thu Sep 12 09:15:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568290539860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568290539860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568290539860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568290539860 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1568290541279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568290541286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 12 09:15:40 2019 " "Processing started: Thu Sep 12 09:15:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568290541286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1568290541286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off problema3 -c problema3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off problema3 -c problema3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1568290541286 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1568290541437 ""}
{ "Info" "0" "" "Project  = problema3" {  } {  } 0 0 "Project  = problema3" 0 0 "Fitter" 0 0 1568290541438 ""}
{ "Info" "0" "" "Revision = problema3" {  } {  } 0 0 "Revision = problema3" 0 0 "Fitter" 0 0 1568290541438 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1568290541602 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1568290541602 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "problema3 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"problema3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1568290541637 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1568290541687 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1568290541687 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1568290541844 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1568290541848 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1568290542070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1568290542070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1568290542070 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1568290542070 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 9739 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1568290542079 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 9741 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1568290542079 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 9743 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1568290542079 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 9745 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1568290542079 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1568290542079 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1568290542082 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1568290542127 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 26 " "No exact pin location assignment(s) for 1 pins of 26 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1568290542413 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1568290542836 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290542840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290542840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290542840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290542840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290542840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290542840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290542840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290542840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290542840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290542840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290542840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290542840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290542840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290542840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290542840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290542840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290542840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290542840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290542840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290542840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290542840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290542840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290542840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290542840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290542840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290542840 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1568290542840 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290542840 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1568290542840 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290542840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290542840 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1568290542840 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1568290542840 ""}
{ "Info" "ISTA_SDC_FOUND" "arqt/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'arqt/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1568290542874 ""}
{ "Info" "ISTA_SDC_FOUND" "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1568290542881 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arqt:inst\|top2:vga_0\|vga640x480:display\|h_count\[7\] clock " "Register arqt:inst\|top2:vga_0\|vga640x480:display\|h_count\[7\] is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1568290542910 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1568290542910 "|problema3|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arqt:inst\|top2:vga_0\|pix_stb " "Node: arqt:inst\|top2:vga_0\|pix_stb was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arqt:inst\|top2:vga_0\|printBall:ball\|pointPlayers\[3\] arqt:inst\|top2:vga_0\|pix_stb " "Register arqt:inst\|top2:vga_0\|printBall:ball\|pointPlayers\[3\] is being clocked by arqt:inst\|top2:vga_0\|pix_stb" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1568290542910 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1568290542910 "|problema3|arqt:inst|top2:vga_0|pix_stb"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arqt:inst\|top2:vga_0\|enableGame " "Node: arqt:inst\|top2:vga_0\|enableGame was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch arqt:inst\|top2:vga_0\|printBall:ball\|cor arqt:inst\|top2:vga_0\|enableGame " "Latch arqt:inst\|top2:vga_0\|printBall:ball\|cor is being clocked by arqt:inst\|top2:vga_0\|enableGame" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1568290542910 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1568290542910 "|problema3|arqt:inst|top2:vga_0|enableGame"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en " "Node: arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arqt:inst\|top2:vga_0\|yBar2\[7\] arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en " "Register arqt:inst\|top2:vga_0\|yBar2\[7\] is being clocked by arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1568290542910 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1568290542910 "|problema3|arqt:inst|arqt_nios2_gen2_0:nios2_gen2_0|arqt_nios2_gen2_0_cpu:cpu|E_ci_multi_clk_en"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1568290542946 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1568290542946 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1568290542946 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1568290542946 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1568290542947 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1568290542947 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1568290542947 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1568290542947 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1568290542947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1568290543192 ""}  } { { "problema3.bdf" "" { Schematic "D:/victo/Documents/GitHub/SD-Prob3/problema3.bdf" { { 128 160 328 144 "clock" "" } } } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 9721 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1568290543192 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1568290543192 ""}  } { { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 9258 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1568290543192 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arqt:inst\|top2:vga_0\|pix_stb  " "Automatically promoted node arqt:inst\|top2:vga_0\|pix_stb " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1568290543192 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|vga640x480:display\|h_count\[9\]~26 " "Destination node arqt:inst\|top2:vga_0\|vga640x480:display\|h_count\[9\]~26" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 3589 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543192 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|vga640x480:display\|h_count\[9\]~27 " "Destination node arqt:inst\|top2:vga_0\|vga640x480:display\|h_count\[9\]~27" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 3590 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543192 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~0 " "Destination node arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~0" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 3602 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543192 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~21 " "Destination node arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~21" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 3623 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543192 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~23 " "Destination node arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~23" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 3626 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543192 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1568290543192 ""}  } { { "arqt/synthesis/submodules/top2.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/top2.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 2432 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1568290543192 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en  " "Automatically promoted node arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1568290543193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|lcd:lcd_0\|always0~0 " "Destination node arqt:inst\|lcd:lcd_0\|always0~0" {  } { { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 3565 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator1\|count\[-1\] " "Destination node arqt:inst\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator1\|count\[-1\]" {  } { { "arqt/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_customins_slave_translator.sv" 128 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 2645 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator1\|count\[0\] " "Destination node arqt:inst\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator1\|count\[0\]" {  } { { "arqt/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_customins_slave_translator.sv" 128 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 2644 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0\|count\[0\] " "Destination node arqt:inst\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0\|count\[0\]" {  } { { "arqt/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_customins_slave_translator.sv" 128 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 465 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0\|count\[-1\] " "Destination node arqt:inst\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0\|count\[-1\]" {  } { { "arqt/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_customins_slave_translator.sv" 128 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 466 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en~0 " "Destination node arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en~0" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2894 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 3698 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|lcd:lcd_0\|startWrite~0 " "Destination node arqt:inst\|lcd:lcd_0\|startWrite~0" {  } { { "arqt/synthesis/submodules/lcd.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/lcd.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 3699 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator1\|running " "Destination node arqt:inst\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator1\|running" {  } { { "arqt/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_customins_slave_translator.sv" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 2642 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0\|running " "Destination node arqt:inst\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0\|running" {  } { { "arqt/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_customins_slave_translator.sv" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 468 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|printBar:printBar_2\|y_barra\[0\]~0 " "Destination node arqt:inst\|top2:vga_0\|printBar:printBar_2\|y_barra\[0\]~0" {  } { { "arqt/synthesis/submodules/printBar.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printBar.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 4550 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1568290543193 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1568290543193 ""}  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2894 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 1781 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1568290543193 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arqt:inst\|top2:vga_0\|printBar:printBar_1\|always2~2  " "Automatically promoted node arqt:inst\|top2:vga_0\|printBar:printBar_1\|always2~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1568290543193 ""}  } { { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 6505 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1568290543193 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1568290543193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|vga640x480:display\|h_count\[9\]~27 " "Destination node arqt:inst\|top2:vga_0\|vga640x480:display\|h_count\[9\]~27" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 3590 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~21 " "Destination node arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~21" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 3623 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~23 " "Destination node arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~23" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 3626 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|printBall:ball\|x_bola~0 " "Destination node arqt:inst\|top2:vga_0\|printBall:ball\|x_bola~0" {  } { { "arqt/synthesis/submodules/printBall.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printBall.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 3650 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|printBall:ball\|always0~3 " "Destination node arqt:inst\|top2:vga_0\|printBall:ball\|always0~3" {  } { { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 3652 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|printBall:ball\|LessThan1~0 " "Destination node arqt:inst\|top2:vga_0\|printBall:ball\|LessThan1~0" {  } { { "arqt/synthesis/submodules/printBall.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printBall.v" 95 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 3656 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|printBall:ball\|x_bola~1 " "Destination node arqt:inst\|top2:vga_0\|printBall:ball\|x_bola~1" {  } { { "arqt/synthesis/submodules/printBall.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printBall.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 3657 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|printBall:ball\|x_bola~2 " "Destination node arqt:inst\|top2:vga_0\|printBall:ball\|x_bola~2" {  } { { "arqt/synthesis/submodules/printBall.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printBall.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 3658 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|printBall:ball\|always0~11 " "Destination node arqt:inst\|top2:vga_0\|printBall:ball\|always0~11" {  } { { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 3974 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|printBall:ball\|LessThan5~0 " "Destination node arqt:inst\|top2:vga_0\|printBall:ball\|LessThan5~0" {  } { { "arqt/synthesis/submodules/printBall.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printBall.v" 105 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 3975 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1568290543193 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1568290543193 ""}  } { { "problema3.bdf" "" { Schematic "D:/victo/Documents/GitHub/SD-Prob3/problema3.bdf" { { 528 88 256 544 "reset" "" } } } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 9722 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1568290543193 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset2~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset2~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1568290543194 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|altera_reset_controller:rst_controller_001\|merged_reset~0 " "Destination node arqt:inst\|altera_reset_controller:rst_controller_001\|merged_reset~0" {  } { { "arqt/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 3948 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543194 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1568290543194 ""}  } { { "problema3.bdf" "" { Schematic "D:/victo/Documents/GitHub/SD-Prob3/problema3.bdf" { { 488 88 256 504 "reset2" "" } } } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 9723 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1568290543194 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arqt:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node arqt:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1568290543194 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node arqt:inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "arqt/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 4187 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543194 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 3507 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 1774 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543194 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 1014 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543194 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1568290543194 ""}  } { { "arqt/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 336 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1568290543194 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arqt:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node arqt:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1568290543194 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|arqt_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] " "Destination node arqt:inst\|arqt_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\]" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 2648 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543194 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|arqt_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] " "Destination node arqt:inst\|arqt_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\]" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 2649 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543194 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|arqt_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] " "Destination node arqt:inst\|arqt_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\]" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 2650 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543194 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|arqt_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] " "Destination node arqt:inst\|arqt_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\]" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 2651 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543194 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|arqt_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] " "Destination node arqt:inst\|arqt_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\]" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 2652 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543194 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|arqt_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] " "Destination node arqt:inst\|arqt_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\]" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 2653 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543194 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|arqt_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] " "Destination node arqt:inst\|arqt_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\]" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 2654 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543194 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|arqt_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] " "Destination node arqt:inst\|arqt_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\]" {  } { { "db/cntr_ca7.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 2671 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543194 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|arqt_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] " "Destination node arqt:inst\|arqt_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\]" {  } { { "db/cntr_ca7.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 2672 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543194 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|arqt_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] " "Destination node arqt:inst\|arqt_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\]" {  } { { "db/cntr_ca7.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 2673 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568290543194 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1568290543194 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1568290543194 ""}  } { { "arqt/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 2450 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1568290543194 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arqt:inst\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node arqt:inst\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1568290543195 ""}  } { { "arqt/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 3948 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1568290543195 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1568290543748 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1568290543753 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1568290543753 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1568290543759 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1568290543766 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1568290543773 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1568290543773 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1568290543776 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1568290543852 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1568290543856 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1568290543856 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1568290543978 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1568290543989 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1568290544698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1568290545301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1568290545341 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1568290546154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1568290546155 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1568290546813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1568290547875 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1568290547875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1568290548113 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1568290548113 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1568290548113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1568290548117 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.35 " "Total time spent on timing analysis during the Fitter is 0.35 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1568290548359 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1568290548391 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1568290548836 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1568290548838 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1568290549394 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1568290550129 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/victo/Documents/GitHub/SD-Prob3/output_files/problema3.fit.smsg " "Generated suppressed messages file D:/victo/Documents/GitHub/SD-Prob3/output_files/problema3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1568290550652 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5568 " "Peak virtual memory: 5568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568290551832 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 12 09:15:51 2019 " "Processing ended: Thu Sep 12 09:15:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568290551832 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568290551832 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568290551832 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1568290551832 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1568290552888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568290552893 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 12 09:15:52 2019 " "Processing started: Thu Sep 12 09:15:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568290552893 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1568290552893 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off problema3 -c problema3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off problema3 -c problema3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1568290552893 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1568290553339 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1568290554059 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1568290554089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568290554345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 12 09:15:54 2019 " "Processing ended: Thu Sep 12 09:15:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568290554345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568290554345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568290554345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1568290554345 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1568290554999 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1568290555662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568290555667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 12 09:15:55 2019 " "Processing started: Thu Sep 12 09:15:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568290555667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290555667 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta problema3 -c problema3 " "Command: quartus_sta problema3 -c problema3" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290555668 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1568290555792 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290556036 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290556036 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290556082 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290556082 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290556320 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290556432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290556432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290556432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290556432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290556432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290556432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290556432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290556432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290556432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290556432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290556432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290556432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290556432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290556432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290556432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290556432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290556432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290556432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290556432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290556432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290556432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290556432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290556432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290556432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290556432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290556432 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1568290556432 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290556432 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1568290556432 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290556432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568290556432 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1568290556432 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290556432 ""}
{ "Info" "ISTA_SDC_FOUND" "arqt/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'arqt/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290556459 ""}
{ "Info" "ISTA_SDC_FOUND" "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290556474 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arqt:inst\|top2:vga_0\|vga640x480:display\|h_count\[7\] clock " "Register arqt:inst\|top2:vga_0\|vga640x480:display\|h_count\[7\] is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1568290556503 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290556503 "|problema3|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arqt:inst\|top2:vga_0\|pix_stb " "Node: arqt:inst\|top2:vga_0\|pix_stb was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arqt:inst\|top2:vga_0\|printBall:ball\|pointPlayers\[2\] arqt:inst\|top2:vga_0\|pix_stb " "Register arqt:inst\|top2:vga_0\|printBall:ball\|pointPlayers\[2\] is being clocked by arqt:inst\|top2:vga_0\|pix_stb" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1568290556503 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290556503 "|problema3|arqt:inst|top2:vga_0|pix_stb"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arqt:inst\|top2:vga_0\|enableGame " "Node: arqt:inst\|top2:vga_0\|enableGame was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch arqt:inst\|top2:vga_0\|printBar:printBar_2\|cor arqt:inst\|top2:vga_0\|enableGame " "Latch arqt:inst\|top2:vga_0\|printBar:printBar_2\|cor is being clocked by arqt:inst\|top2:vga_0\|enableGame" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1568290556504 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290556504 "|problema3|arqt:inst|top2:vga_0|enableGame"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en " "Node: arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arqt:inst\|top2:vga_0\|refreshBar1 arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en " "Register arqt:inst\|top2:vga_0\|refreshBar1 is being clocked by arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1568290556504 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290556504 "|problema3|arqt:inst|arqt_nios2_gen2_0:nios2_gen2_0|arqt_nios2_gen2_0_cpu:cpu|E_ci_multi_clk_en"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1568290556531 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1568290556531 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1568290556531 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290556531 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1568290556531 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1568290556546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.268 " "Worst-case setup slack is 45.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290556583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290556583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.268               0.000 altera_reserved_tck  " "   45.268               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290556583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290556583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290556592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290556592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 altera_reserved_tck  " "    0.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290556592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290556592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 46.822 " "Worst-case recovery slack is 46.822" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290556603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290556603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.822               0.000 altera_reserved_tck  " "   46.822               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290556603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290556603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.359 " "Worst-case removal slack is 1.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290556610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290556610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.359               0.000 altera_reserved_tck  " "    1.359               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290556610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290556610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.506 " "Worst-case minimum pulse width slack is 49.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290556616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290556616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.506               0.000 altera_reserved_tck  " "   49.506               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290556616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290556616 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1568290556682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1568290556682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1568290556682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1568290556682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.946 ns " "Worst Case Available Settling Time: 196.946 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1568290556682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1568290556682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1568290556682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1568290556682 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290556682 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1568290556692 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290556726 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290557370 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arqt:inst\|top2:vga_0\|vga640x480:display\|h_count\[7\] clock " "Register arqt:inst\|top2:vga_0\|vga640x480:display\|h_count\[7\] is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1568290557670 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290557670 "|problema3|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arqt:inst\|top2:vga_0\|pix_stb " "Node: arqt:inst\|top2:vga_0\|pix_stb was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arqt:inst\|top2:vga_0\|printBall:ball\|pointPlayers\[2\] arqt:inst\|top2:vga_0\|pix_stb " "Register arqt:inst\|top2:vga_0\|printBall:ball\|pointPlayers\[2\] is being clocked by arqt:inst\|top2:vga_0\|pix_stb" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1568290557670 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290557670 "|problema3|arqt:inst|top2:vga_0|pix_stb"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arqt:inst\|top2:vga_0\|enableGame " "Node: arqt:inst\|top2:vga_0\|enableGame was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch arqt:inst\|top2:vga_0\|printBar:printBar_2\|cor arqt:inst\|top2:vga_0\|enableGame " "Latch arqt:inst\|top2:vga_0\|printBar:printBar_2\|cor is being clocked by arqt:inst\|top2:vga_0\|enableGame" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1568290557670 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290557670 "|problema3|arqt:inst|top2:vga_0|enableGame"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en " "Node: arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arqt:inst\|top2:vga_0\|refreshBar1 arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en " "Register arqt:inst\|top2:vga_0\|refreshBar1 is being clocked by arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1568290557670 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290557670 "|problema3|arqt:inst|arqt_nios2_gen2_0:nios2_gen2_0|arqt_nios2_gen2_0_cpu:cpu|E_ci_multi_clk_en"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1568290557673 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1568290557673 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1568290557673 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290557673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.644 " "Worst-case setup slack is 45.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290557694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290557694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.644               0.000 altera_reserved_tck  " "   45.644               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290557694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290557694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290557704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290557704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290557704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290557704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.136 " "Worst-case recovery slack is 47.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290557713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290557713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.136               0.000 altera_reserved_tck  " "   47.136               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290557713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290557713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.228 " "Worst-case removal slack is 1.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290557722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290557722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.228               0.000 altera_reserved_tck  " "    1.228               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290557722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290557722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.383 " "Worst-case minimum pulse width slack is 49.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290557731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290557731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.383               0.000 altera_reserved_tck  " "   49.383               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290557731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290557731 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1568290557805 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1568290557805 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1568290557805 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1568290557805 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.168 ns " "Worst Case Available Settling Time: 197.168 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1568290557805 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1568290557805 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1568290557805 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1568290557805 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290557805 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1568290557816 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arqt:inst\|top2:vga_0\|vga640x480:display\|h_count\[7\] clock " "Register arqt:inst\|top2:vga_0\|vga640x480:display\|h_count\[7\] is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1568290558058 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290558058 "|problema3|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arqt:inst\|top2:vga_0\|pix_stb " "Node: arqt:inst\|top2:vga_0\|pix_stb was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arqt:inst\|top2:vga_0\|printBall:ball\|pointPlayers\[2\] arqt:inst\|top2:vga_0\|pix_stb " "Register arqt:inst\|top2:vga_0\|printBall:ball\|pointPlayers\[2\] is being clocked by arqt:inst\|top2:vga_0\|pix_stb" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1568290558059 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290558059 "|problema3|arqt:inst|top2:vga_0|pix_stb"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arqt:inst\|top2:vga_0\|enableGame " "Node: arqt:inst\|top2:vga_0\|enableGame was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch arqt:inst\|top2:vga_0\|printBar:printBar_2\|cor arqt:inst\|top2:vga_0\|enableGame " "Latch arqt:inst\|top2:vga_0\|printBar:printBar_2\|cor is being clocked by arqt:inst\|top2:vga_0\|enableGame" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1568290558059 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290558059 "|problema3|arqt:inst|top2:vga_0|enableGame"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en " "Node: arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arqt:inst\|top2:vga_0\|refreshBar1 arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en " "Register arqt:inst\|top2:vga_0\|refreshBar1 is being clocked by arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1568290558059 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290558059 "|problema3|arqt:inst|arqt_nios2_gen2_0:nios2_gen2_0|arqt_nios2_gen2_0_cpu:cpu|E_ci_multi_clk_en"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1568290558063 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1568290558063 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1568290558063 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290558063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.048 " "Worst-case setup slack is 48.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290558076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290558076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.048               0.000 altera_reserved_tck  " "   48.048               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290558076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290558076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290558087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290558087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290558087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290558087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.722 " "Worst-case recovery slack is 48.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290558096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290558096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.722               0.000 altera_reserved_tck  " "   48.722               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290558096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290558096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.565 " "Worst-case removal slack is 0.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290558104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290558104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 altera_reserved_tck  " "    0.565               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290558104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290558104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.471 " "Worst-case minimum pulse width slack is 49.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290558112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290558112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.471               0.000 altera_reserved_tck  " "   49.471               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568290558112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290558112 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1568290558193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1568290558193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1568290558193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1568290558193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.706 ns " "Worst Case Available Settling Time: 198.706 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1568290558193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1568290558193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1568290558193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1568290558193 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290558193 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290558618 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290558619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 26 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568290558768 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 12 09:15:58 2019 " "Processing ended: Thu Sep 12 09:15:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568290558768 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568290558768 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568290558768 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290558768 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 71 s " "Quartus Prime Full Compilation was successful. 0 errors, 71 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568290559534 ""}
