Source Block: hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@181:191@HdlIdDef
  wire    [31:0]    trigger_holdoff;
  wire              trigger_out_holdoff;

  wire              streaming;

  wire    [ 4:0]    in_data_delay;
  wire    [ 4:0]    up_data_delay;
  wire              master_delay_ctrl;
  wire    [ 9:0]    data_delay_control;
  wire    [15:0]    adc_data_mn;


Diff Content:
- 186   wire    [ 4:0]    in_data_delay;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@179:189
  wire    [ 1:0]    pg_fall_edge;

  wire    [31:0]    trigger_holdoff;
  wire              trigger_out_holdoff;

  wire              streaming;

  wire    [ 4:0]    in_data_delay;
  wire    [ 4:0]    up_data_delay;
  wire              master_delay_ctrl;
  wire    [ 9:0]    data_delay_control;

Clone Blocks 2:
hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@182:192
  wire              trigger_out_holdoff;

  wire              streaming;

  wire    [ 4:0]    in_data_delay;
  wire    [ 4:0]    up_data_delay;
  wire              master_delay_ctrl;
  wire    [ 9:0]    data_delay_control;
  wire    [15:0]    adc_data_mn;

  genvar i;

Clone Blocks 3:
hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@183:193

  wire              streaming;

  wire    [ 4:0]    in_data_delay;
  wire    [ 4:0]    up_data_delay;
  wire              master_delay_ctrl;
  wire    [ 9:0]    data_delay_control;
  wire    [15:0]    adc_data_mn;

  genvar i;


Clone Blocks 4:
hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@177:187
  wire    [ 1:0]    pg_any_edge;
  wire    [ 1:0]    pg_rise_edge;
  wire    [ 1:0]    pg_fall_edge;

  wire    [31:0]    trigger_holdoff;
  wire              trigger_out_holdoff;

  wire              streaming;

  wire    [ 4:0]    in_data_delay;
  wire    [ 4:0]    up_data_delay;

Clone Blocks 5:
hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@184:194
  wire              streaming;

  wire    [ 4:0]    in_data_delay;
  wire    [ 4:0]    up_data_delay;
  wire              master_delay_ctrl;
  wire    [ 9:0]    data_delay_control;
  wire    [15:0]    adc_data_mn;

  genvar i;

  // signal name changes

