
usart_DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004498  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b8  08004628  08004628  00014628  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080047e0  080047e0  00020084  2**0
                  CONTENTS
  4 .ARM          00000000  080047e0  080047e0  00020084  2**0
                  CONTENTS
  5 .preinit_array 00000000  080047e0  080047e0  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080047e0  080047e0  000147e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080047e4  080047e4  000147e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  080047e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000150  20000084  0800486c  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001d4  0800486c  000201d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000646e  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001527  00000000  00000000  00026522  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000640  00000000  00000000  00027a50  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000588  00000000  00000000  00028090  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00003530  00000000  00000000  00028618  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000524a  00000000  00000000  0002bb48  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007221f  00000000  00000000  00030d92  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000a2fb1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000022b8  00000000  00000000  000a302c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000084 	.word	0x20000084
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004610 	.word	0x08004610

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000088 	.word	0x20000088
 80001cc:	08004610 	.word	0x08004610

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ae:	f1a4 0401 	sub.w	r4, r4, #1
 80003b2:	d1e9      	bne.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2iz>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b24:	d215      	bcs.n	8000b52 <__aeabi_d2iz+0x36>
 8000b26:	d511      	bpl.n	8000b4c <__aeabi_d2iz+0x30>
 8000b28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d912      	bls.n	8000b58 <__aeabi_d2iz+0x3c>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b42:	fa23 f002 	lsr.w	r0, r3, r2
 8000b46:	bf18      	it	ne
 8000b48:	4240      	negne	r0, r0
 8000b4a:	4770      	bx	lr
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b56:	d105      	bne.n	8000b64 <__aeabi_d2iz+0x48>
 8000b58:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	bf08      	it	eq
 8000b5e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	b089      	sub	sp, #36	; 0x24
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	60f8      	str	r0, [r7, #12]
 8000b74:	60b9      	str	r1, [r7, #8]
 8000b76:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	681a      	ldr	r2, [r3, #0]
 8000b7c:	68bb      	ldr	r3, [r7, #8]
 8000b7e:	617b      	str	r3, [r7, #20]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b80:	697b      	ldr	r3, [r7, #20]
 8000b82:	fa93 f3a3 	rbit	r3, r3
 8000b86:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8000b88:	693b      	ldr	r3, [r7, #16]
 8000b8a:	fab3 f383 	clz	r3, r3
 8000b8e:	005b      	lsls	r3, r3, #1
 8000b90:	2103      	movs	r1, #3
 8000b92:	fa01 f303 	lsl.w	r3, r1, r3
 8000b96:	43db      	mvns	r3, r3
 8000b98:	401a      	ands	r2, r3
 8000b9a:	68bb      	ldr	r3, [r7, #8]
 8000b9c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b9e:	69fb      	ldr	r3, [r7, #28]
 8000ba0:	fa93 f3a3 	rbit	r3, r3
 8000ba4:	61bb      	str	r3, [r7, #24]
  return(result);
 8000ba6:	69bb      	ldr	r3, [r7, #24]
 8000ba8:	fab3 f383 	clz	r3, r3
 8000bac:	005b      	lsls	r3, r3, #1
 8000bae:	6879      	ldr	r1, [r7, #4]
 8000bb0:	fa01 f303 	lsl.w	r3, r1, r3
 8000bb4:	431a      	orrs	r2, r3
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	601a      	str	r2, [r3, #0]
}
 8000bba:	bf00      	nop
 8000bbc:	3724      	adds	r7, #36	; 0x24
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc4:	4770      	bx	lr

08000bc6 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8000bc6:	b480      	push	{r7}
 8000bc8:	b085      	sub	sp, #20
 8000bca:	af00      	add	r7, sp, #0
 8000bcc:	60f8      	str	r0, [r7, #12]
 8000bce:	60b9      	str	r1, [r7, #8]
 8000bd0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	685a      	ldr	r2, [r3, #4]
 8000bd6:	68bb      	ldr	r3, [r7, #8]
 8000bd8:	43db      	mvns	r3, r3
 8000bda:	401a      	ands	r2, r3
 8000bdc:	68bb      	ldr	r3, [r7, #8]
 8000bde:	6879      	ldr	r1, [r7, #4]
 8000be0:	fb01 f303 	mul.w	r3, r1, r3
 8000be4:	431a      	orrs	r2, r3
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	605a      	str	r2, [r3, #4]
}
 8000bea:	bf00      	nop
 8000bec:	3714      	adds	r7, #20
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr

08000bf6 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8000bf6:	b480      	push	{r7}
 8000bf8:	b089      	sub	sp, #36	; 0x24
 8000bfa:	af00      	add	r7, sp, #0
 8000bfc:	60f8      	str	r0, [r7, #12]
 8000bfe:	60b9      	str	r1, [r7, #8]
 8000c00:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	689a      	ldr	r2, [r3, #8]
 8000c06:	68bb      	ldr	r3, [r7, #8]
 8000c08:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c0a:	697b      	ldr	r3, [r7, #20]
 8000c0c:	fa93 f3a3 	rbit	r3, r3
 8000c10:	613b      	str	r3, [r7, #16]
  return(result);
 8000c12:	693b      	ldr	r3, [r7, #16]
 8000c14:	fab3 f383 	clz	r3, r3
 8000c18:	005b      	lsls	r3, r3, #1
 8000c1a:	2103      	movs	r1, #3
 8000c1c:	fa01 f303 	lsl.w	r3, r1, r3
 8000c20:	43db      	mvns	r3, r3
 8000c22:	401a      	ands	r2, r3
 8000c24:	68bb      	ldr	r3, [r7, #8]
 8000c26:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c28:	69fb      	ldr	r3, [r7, #28]
 8000c2a:	fa93 f3a3 	rbit	r3, r3
 8000c2e:	61bb      	str	r3, [r7, #24]
  return(result);
 8000c30:	69bb      	ldr	r3, [r7, #24]
 8000c32:	fab3 f383 	clz	r3, r3
 8000c36:	005b      	lsls	r3, r3, #1
 8000c38:	6879      	ldr	r1, [r7, #4]
 8000c3a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c3e:	431a      	orrs	r2, r3
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8000c44:	bf00      	nop
 8000c46:	3724      	adds	r7, #36	; 0x24
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4e:	4770      	bx	lr

08000c50 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b089      	sub	sp, #36	; 0x24
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	60f8      	str	r0, [r7, #12]
 8000c58:	60b9      	str	r1, [r7, #8]
 8000c5a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	68da      	ldr	r2, [r3, #12]
 8000c60:	68bb      	ldr	r3, [r7, #8]
 8000c62:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c64:	697b      	ldr	r3, [r7, #20]
 8000c66:	fa93 f3a3 	rbit	r3, r3
 8000c6a:	613b      	str	r3, [r7, #16]
  return(result);
 8000c6c:	693b      	ldr	r3, [r7, #16]
 8000c6e:	fab3 f383 	clz	r3, r3
 8000c72:	005b      	lsls	r3, r3, #1
 8000c74:	2103      	movs	r1, #3
 8000c76:	fa01 f303 	lsl.w	r3, r1, r3
 8000c7a:	43db      	mvns	r3, r3
 8000c7c:	401a      	ands	r2, r3
 8000c7e:	68bb      	ldr	r3, [r7, #8]
 8000c80:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c82:	69fb      	ldr	r3, [r7, #28]
 8000c84:	fa93 f3a3 	rbit	r3, r3
 8000c88:	61bb      	str	r3, [r7, #24]
  return(result);
 8000c8a:	69bb      	ldr	r3, [r7, #24]
 8000c8c:	fab3 f383 	clz	r3, r3
 8000c90:	005b      	lsls	r3, r3, #1
 8000c92:	6879      	ldr	r1, [r7, #4]
 8000c94:	fa01 f303 	lsl.w	r3, r1, r3
 8000c98:	431a      	orrs	r2, r3
 8000c9a:	68fb      	ldr	r3, [r7, #12]
 8000c9c:	60da      	str	r2, [r3, #12]
}
 8000c9e:	bf00      	nop
 8000ca0:	3724      	adds	r7, #36	; 0x24
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca8:	4770      	bx	lr

08000caa <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8000caa:	b480      	push	{r7}
 8000cac:	b089      	sub	sp, #36	; 0x24
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	60f8      	str	r0, [r7, #12]
 8000cb2:	60b9      	str	r1, [r7, #8]
 8000cb4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	6a1a      	ldr	r2, [r3, #32]
 8000cba:	68bb      	ldr	r3, [r7, #8]
 8000cbc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cbe:	697b      	ldr	r3, [r7, #20]
 8000cc0:	fa93 f3a3 	rbit	r3, r3
 8000cc4:	613b      	str	r3, [r7, #16]
  return(result);
 8000cc6:	693b      	ldr	r3, [r7, #16]
 8000cc8:	fab3 f383 	clz	r3, r3
 8000ccc:	009b      	lsls	r3, r3, #2
 8000cce:	210f      	movs	r1, #15
 8000cd0:	fa01 f303 	lsl.w	r3, r1, r3
 8000cd4:	43db      	mvns	r3, r3
 8000cd6:	401a      	ands	r2, r3
 8000cd8:	68bb      	ldr	r3, [r7, #8]
 8000cda:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cdc:	69fb      	ldr	r3, [r7, #28]
 8000cde:	fa93 f3a3 	rbit	r3, r3
 8000ce2:	61bb      	str	r3, [r7, #24]
  return(result);
 8000ce4:	69bb      	ldr	r3, [r7, #24]
 8000ce6:	fab3 f383 	clz	r3, r3
 8000cea:	009b      	lsls	r3, r3, #2
 8000cec:	6879      	ldr	r1, [r7, #4]
 8000cee:	fa01 f303 	lsl.w	r3, r1, r3
 8000cf2:	431a      	orrs	r2, r3
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8000cf8:	bf00      	nop
 8000cfa:	3724      	adds	r7, #36	; 0x24
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d02:	4770      	bx	lr

08000d04 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b089      	sub	sp, #36	; 0x24
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	60f8      	str	r0, [r7, #12]
 8000d0c:	60b9      	str	r1, [r7, #8]
 8000d0e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000d14:	68bb      	ldr	r3, [r7, #8]
 8000d16:	0a1b      	lsrs	r3, r3, #8
 8000d18:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d1a:	697b      	ldr	r3, [r7, #20]
 8000d1c:	fa93 f3a3 	rbit	r3, r3
 8000d20:	613b      	str	r3, [r7, #16]
  return(result);
 8000d22:	693b      	ldr	r3, [r7, #16]
 8000d24:	fab3 f383 	clz	r3, r3
 8000d28:	009b      	lsls	r3, r3, #2
 8000d2a:	210f      	movs	r1, #15
 8000d2c:	fa01 f303 	lsl.w	r3, r1, r3
 8000d30:	43db      	mvns	r3, r3
 8000d32:	401a      	ands	r2, r3
 8000d34:	68bb      	ldr	r3, [r7, #8]
 8000d36:	0a1b      	lsrs	r3, r3, #8
 8000d38:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d3a:	69fb      	ldr	r3, [r7, #28]
 8000d3c:	fa93 f3a3 	rbit	r3, r3
 8000d40:	61bb      	str	r3, [r7, #24]
  return(result);
 8000d42:	69bb      	ldr	r3, [r7, #24]
 8000d44:	fab3 f383 	clz	r3, r3
 8000d48:	009b      	lsls	r3, r3, #2
 8000d4a:	6879      	ldr	r1, [r7, #4]
 8000d4c:	fa01 f303 	lsl.w	r3, r1, r3
 8000d50:	431a      	orrs	r2, r3
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8000d56:	bf00      	nop
 8000d58:	3724      	adds	r7, #36	; 0x24
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d60:	4770      	bx	lr

08000d62 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8000d62:	b580      	push	{r7, lr}
 8000d64:	b088      	sub	sp, #32
 8000d66:	af00      	add	r7, sp, #0
 8000d68:	6078      	str	r0, [r7, #4]
 8000d6a:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8000d70:	2300      	movs	r3, #0
 8000d72:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8000d74:	683b      	ldr	r3, [r7, #0]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d7a:	697b      	ldr	r3, [r7, #20]
 8000d7c:	fa93 f3a3 	rbit	r3, r3
 8000d80:	613b      	str	r3, [r7, #16]
  return(result);
 8000d82:	693b      	ldr	r3, [r7, #16]
 8000d84:	fab3 f383 	clz	r3, r3
 8000d88:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8000d8a:	e048      	b.n	8000e1e <LL_GPIO_Init+0xbc>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	681a      	ldr	r2, [r3, #0]
 8000d90:	2101      	movs	r1, #1
 8000d92:	69fb      	ldr	r3, [r7, #28]
 8000d94:	fa01 f303 	lsl.w	r3, r1, r3
 8000d98:	4013      	ands	r3, r2
 8000d9a:	61bb      	str	r3, [r7, #24]

    if (currentpin)
 8000d9c:	69bb      	ldr	r3, [r7, #24]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d03a      	beq.n	8000e18 <LL_GPIO_Init+0xb6>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	685b      	ldr	r3, [r3, #4]
 8000da6:	461a      	mov	r2, r3
 8000da8:	69b9      	ldr	r1, [r7, #24]
 8000daa:	6878      	ldr	r0, [r7, #4]
 8000dac:	f7ff fede 	bl	8000b6c <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	685b      	ldr	r3, [r3, #4]
 8000db4:	2b01      	cmp	r3, #1
 8000db6:	d003      	beq.n	8000dc0 <LL_GPIO_Init+0x5e>
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	2b02      	cmp	r3, #2
 8000dbe:	d106      	bne.n	8000dce <LL_GPIO_Init+0x6c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	689b      	ldr	r3, [r3, #8]
 8000dc4:	461a      	mov	r2, r3
 8000dc6:	69b9      	ldr	r1, [r7, #24]
 8000dc8:	6878      	ldr	r0, [r7, #4]
 8000dca:	f7ff ff14 	bl	8000bf6 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8000dce:	683b      	ldr	r3, [r7, #0]
 8000dd0:	691b      	ldr	r3, [r3, #16]
 8000dd2:	461a      	mov	r2, r3
 8000dd4:	69b9      	ldr	r1, [r7, #24]
 8000dd6:	6878      	ldr	r0, [r7, #4]
 8000dd8:	f7ff ff3a 	bl	8000c50 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	685b      	ldr	r3, [r3, #4]
 8000de0:	2b02      	cmp	r3, #2
 8000de2:	d119      	bne.n	8000e18 <LL_GPIO_Init+0xb6>
 8000de4:	69bb      	ldr	r3, [r7, #24]
 8000de6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	fa93 f3a3 	rbit	r3, r3
 8000dee:	60bb      	str	r3, [r7, #8]
  return(result);
 8000df0:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8000df2:	fab3 f383 	clz	r3, r3
 8000df6:	2b07      	cmp	r3, #7
 8000df8:	d807      	bhi.n	8000e0a <LL_GPIO_Init+0xa8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000dfa:	683b      	ldr	r3, [r7, #0]
 8000dfc:	695b      	ldr	r3, [r3, #20]
 8000dfe:	461a      	mov	r2, r3
 8000e00:	69b9      	ldr	r1, [r7, #24]
 8000e02:	6878      	ldr	r0, [r7, #4]
 8000e04:	f7ff ff51 	bl	8000caa <LL_GPIO_SetAFPin_0_7>
 8000e08:	e006      	b.n	8000e18 <LL_GPIO_Init+0xb6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	695b      	ldr	r3, [r3, #20]
 8000e0e:	461a      	mov	r2, r3
 8000e10:	69b9      	ldr	r1, [r7, #24]
 8000e12:	6878      	ldr	r0, [r7, #4]
 8000e14:	f7ff ff76 	bl	8000d04 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8000e18:	69fb      	ldr	r3, [r7, #28]
 8000e1a:	3301      	adds	r3, #1
 8000e1c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8000e1e:	683b      	ldr	r3, [r7, #0]
 8000e20:	681a      	ldr	r2, [r3, #0]
 8000e22:	69fb      	ldr	r3, [r7, #28]
 8000e24:	fa22 f303 	lsr.w	r3, r2, r3
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d1af      	bne.n	8000d8c <LL_GPIO_Init+0x2a>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	2b01      	cmp	r3, #1
 8000e32:	d003      	beq.n	8000e3c <LL_GPIO_Init+0xda>
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	2b02      	cmp	r3, #2
 8000e3a:	d107      	bne.n	8000e4c <LL_GPIO_Init+0xea>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8000e3c:	683b      	ldr	r3, [r7, #0]
 8000e3e:	6819      	ldr	r1, [r3, #0]
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	68db      	ldr	r3, [r3, #12]
 8000e44:	461a      	mov	r2, r3
 8000e46:	6878      	ldr	r0, [r7, #4]
 8000e48:	f7ff febd 	bl	8000bc6 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8000e4c:	2300      	movs	r3, #0
}
 8000e4e:	4618      	mov	r0, r3
 8000e50:	3720      	adds	r7, #32
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
	...

08000e58 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000e5c:	4b06      	ldr	r3, [pc, #24]	; (8000e78 <LL_RCC_HSI_IsReady+0x20>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	f003 0302 	and.w	r3, r3, #2
 8000e64:	2b02      	cmp	r3, #2
 8000e66:	bf0c      	ite	eq
 8000e68:	2301      	moveq	r3, #1
 8000e6a:	2300      	movne	r3, #0
 8000e6c:	b2db      	uxtb	r3, r3
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	46bd      	mov	sp, r7
 8000e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e76:	4770      	bx	lr
 8000e78:	40021000 	.word	0x40021000

08000e7c <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8000e80:	4b06      	ldr	r3, [pc, #24]	; (8000e9c <LL_RCC_LSE_IsReady+0x20>)
 8000e82:	6a1b      	ldr	r3, [r3, #32]
 8000e84:	f003 0302 	and.w	r3, r3, #2
 8000e88:	2b02      	cmp	r3, #2
 8000e8a:	bf0c      	ite	eq
 8000e8c:	2301      	moveq	r3, #1
 8000e8e:	2300      	movne	r3, #0
 8000e90:	b2db      	uxtb	r3, r3
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	46bd      	mov	sp, r7
 8000e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9a:	4770      	bx	lr
 8000e9c:	40021000 	.word	0x40021000

08000ea0 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000ea4:	4b04      	ldr	r3, [pc, #16]	; (8000eb8 <LL_RCC_GetSysClkSource+0x18>)
 8000ea6:	685b      	ldr	r3, [r3, #4]
 8000ea8:	f003 030c 	and.w	r3, r3, #12
}
 8000eac:	4618      	mov	r0, r3
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop
 8000eb8:	40021000 	.word	0x40021000

08000ebc <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8000ec0:	4b04      	ldr	r3, [pc, #16]	; (8000ed4 <LL_RCC_GetAHBPrescaler+0x18>)
 8000ec2:	685b      	ldr	r3, [r3, #4]
 8000ec4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8000ec8:	4618      	mov	r0, r3
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop
 8000ed4:	40021000 	.word	0x40021000

08000ed8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8000edc:	4b04      	ldr	r3, [pc, #16]	; (8000ef0 <LL_RCC_GetAPB1Prescaler+0x18>)
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop
 8000ef0:	40021000 	.word	0x40021000

08000ef4 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8000ef8:	4b04      	ldr	r3, [pc, #16]	; (8000f0c <LL_RCC_GetAPB2Prescaler+0x18>)
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8000f00:	4618      	mov	r0, r3
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop
 8000f0c:	40021000 	.word	0x40021000

08000f10 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
 8000f18:	4b07      	ldr	r3, [pc, #28]	; (8000f38 <LL_RCC_GetUSARTClockSource+0x28>)
 8000f1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000f1c:	2103      	movs	r1, #3
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	fa01 f303 	lsl.w	r3, r1, r3
 8000f24:	401a      	ands	r2, r3
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	061b      	lsls	r3, r3, #24
 8000f2a:	4313      	orrs	r3, r2
}
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	370c      	adds	r7, #12
 8000f30:	46bd      	mov	sp, r7
 8000f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f36:	4770      	bx	lr
 8000f38:	40021000 	.word	0x40021000

08000f3c <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8000f40:	4b04      	ldr	r3, [pc, #16]	; (8000f54 <LL_RCC_PLL_GetMainSource+0x18>)
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	40021000 	.word	0x40021000

08000f58 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_14
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 8000f5c:	4b04      	ldr	r3, [pc, #16]	; (8000f70 <LL_RCC_PLL_GetMultiplicator+0x18>)
 8000f5e:	685b      	ldr	r3, [r3, #4]
 8000f60:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop
 8000f70:	40021000 	.word	0x40021000

08000f74 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_14
  *         @arg @ref LL_RCC_PREDIV_DIV_15
  *         @arg @ref LL_RCC_PREDIV_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV));
 8000f78:	4b04      	ldr	r3, [pc, #16]	; (8000f8c <LL_RCC_PLL_GetPrediv+0x18>)
 8000f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f7c:	f003 030f 	and.w	r3, r3, #15
}
 8000f80:	4618      	mov	r0, r3
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	40021000 	.word	0x40021000

08000f90 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8000f98:	f000 f860 	bl	800105c <RCC_GetSystemClockFreq>
 8000f9c:	4602      	mov	r2, r0
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f000 f87a 	bl	80010a0 <RCC_GetHCLKClockFreq>
 8000fac:	4602      	mov	r2, r0
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f000 f888 	bl	80010cc <RCC_GetPCLK1ClockFreq>
 8000fbc:	4602      	mov	r2, r0
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f000 f894 	bl	80010f4 <RCC_GetPCLK2ClockFreq>
 8000fcc:	4602      	mov	r2, r0
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	60da      	str	r2, [r3, #12]
}
 8000fd2:	bf00      	nop
 8000fd4:	3708      	adds	r7, #8
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
	...

08000fdc <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b084      	sub	sp, #16
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));
#if defined(RCC_CFGR3_USART1SW)
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d12a      	bne.n	8001044 <LL_RCC_GetUSARTClockFreq+0x68>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8000fee:	6878      	ldr	r0, [r7, #4]
 8000ff0:	f7ff ff8e 	bl	8000f10 <LL_RCC_GetUSARTClockSource>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b02      	cmp	r3, #2
 8000ff8:	d00f      	beq.n	800101a <LL_RCC_GetUSARTClockFreq+0x3e>
 8000ffa:	2b03      	cmp	r3, #3
 8000ffc:	d005      	beq.n	800100a <LL_RCC_GetUSARTClockFreq+0x2e>
 8000ffe:	2b01      	cmp	r3, #1
 8001000:	d114      	bne.n	800102c <LL_RCC_GetUSARTClockFreq+0x50>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8001002:	f000 f82b 	bl	800105c <RCC_GetSystemClockFreq>
 8001006:	60f8      	str	r0, [r7, #12]
        break;
 8001008:	e021      	b.n	800104e <LL_RCC_GetUSARTClockFreq+0x72>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 800100a:	f7ff ff25 	bl	8000e58 <LL_RCC_HSI_IsReady>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d019      	beq.n	8001048 <LL_RCC_GetUSARTClockFreq+0x6c>
        {
          usart_frequency = HSI_VALUE;
 8001014:	4b10      	ldr	r3, [pc, #64]	; (8001058 <LL_RCC_GetUSARTClockFreq+0x7c>)
 8001016:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001018:	e016      	b.n	8001048 <LL_RCC_GetUSARTClockFreq+0x6c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 800101a:	f7ff ff2f 	bl	8000e7c <LL_RCC_LSE_IsReady>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d013      	beq.n	800104c <LL_RCC_GetUSARTClockFreq+0x70>
        {
          usart_frequency = LSE_VALUE;
 8001024:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001028:	60fb      	str	r3, [r7, #12]
        }
        break;
 800102a:	e00f      	b.n	800104c <LL_RCC_GetUSARTClockFreq+0x70>

#if defined(RCC_CFGR3_USART1SW_PCLK1)
      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800102c:	f000 f816 	bl	800105c <RCC_GetSystemClockFreq>
 8001030:	4603      	mov	r3, r0
 8001032:	4618      	mov	r0, r3
 8001034:	f000 f834 	bl	80010a0 <RCC_GetHCLKClockFreq>
 8001038:	4603      	mov	r3, r0
 800103a:	4618      	mov	r0, r3
 800103c:	f000 f846 	bl	80010cc <RCC_GetPCLK1ClockFreq>
 8001040:	60f8      	str	r0, [r7, #12]
#else
      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
#endif /* RCC_CFGR3_USART1SW_PCLK1 */
        break;
 8001042:	e004      	b.n	800104e <LL_RCC_GetUSARTClockFreq+0x72>
    }
  }
 8001044:	bf00      	nop
 8001046:	e002      	b.n	800104e <LL_RCC_GetUSARTClockFreq+0x72>
        break;
 8001048:	bf00      	nop
 800104a:	e000      	b.n	800104e <LL_RCC_GetUSARTClockFreq+0x72>
        break;
 800104c:	bf00      	nop
        break;
    }
  }

#endif /* RCC_CFGR3_USART3SW */
  return usart_frequency;
 800104e:	68fb      	ldr	r3, [r7, #12]
}
 8001050:	4618      	mov	r0, r3
 8001052:	3710      	adds	r7, #16
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	007a1200 	.word	0x007a1200

0800105c <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8001062:	2300      	movs	r3, #0
 8001064:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8001066:	f7ff ff1b 	bl	8000ea0 <LL_RCC_GetSysClkSource>
 800106a:	4603      	mov	r3, r0
 800106c:	2b04      	cmp	r3, #4
 800106e:	d006      	beq.n	800107e <RCC_GetSystemClockFreq+0x22>
 8001070:	2b08      	cmp	r3, #8
 8001072:	d007      	beq.n	8001084 <RCC_GetSystemClockFreq+0x28>
 8001074:	2b00      	cmp	r3, #0
 8001076:	d109      	bne.n	800108c <RCC_GetSystemClockFreq+0x30>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8001078:	4b08      	ldr	r3, [pc, #32]	; (800109c <RCC_GetSystemClockFreq+0x40>)
 800107a:	607b      	str	r3, [r7, #4]
      break;
 800107c:	e009      	b.n	8001092 <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800107e:	4b07      	ldr	r3, [pc, #28]	; (800109c <RCC_GetSystemClockFreq+0x40>)
 8001080:	607b      	str	r3, [r7, #4]
      break;
 8001082:	e006      	b.n	8001092 <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8001084:	f000 f84a 	bl	800111c <RCC_PLL_GetFreqDomain_SYS>
 8001088:	6078      	str	r0, [r7, #4]
      break;
 800108a:	e002      	b.n	8001092 <RCC_GetSystemClockFreq+0x36>

    default:
      frequency = HSI_VALUE;
 800108c:	4b03      	ldr	r3, [pc, #12]	; (800109c <RCC_GetSystemClockFreq+0x40>)
 800108e:	607b      	str	r3, [r7, #4]
      break;
 8001090:	bf00      	nop
  }

  return frequency;
 8001092:	687b      	ldr	r3, [r7, #4]
}
 8001094:	4618      	mov	r0, r3
 8001096:	3708      	adds	r7, #8
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	007a1200 	.word	0x007a1200

080010a0 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80010a8:	f7ff ff08 	bl	8000ebc <LL_RCC_GetAHBPrescaler>
 80010ac:	4603      	mov	r3, r0
 80010ae:	091b      	lsrs	r3, r3, #4
 80010b0:	f003 030f 	and.w	r3, r3, #15
 80010b4:	4a04      	ldr	r2, [pc, #16]	; (80010c8 <RCC_GetHCLKClockFreq+0x28>)
 80010b6:	5cd3      	ldrb	r3, [r2, r3]
 80010b8:	461a      	mov	r2, r3
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	40d3      	lsrs	r3, r2
}
 80010be:	4618      	mov	r0, r3
 80010c0:	3708      	adds	r7, #8
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	0800467c 	.word	0x0800467c

080010cc <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80010d4:	f7ff ff00 	bl	8000ed8 <LL_RCC_GetAPB1Prescaler>
 80010d8:	4603      	mov	r3, r0
 80010da:	0a1b      	lsrs	r3, r3, #8
 80010dc:	4a04      	ldr	r2, [pc, #16]	; (80010f0 <RCC_GetPCLK1ClockFreq+0x24>)
 80010de:	5cd3      	ldrb	r3, [r2, r3]
 80010e0:	461a      	mov	r2, r3
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	40d3      	lsrs	r3, r2
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	0800468c 	.word	0x0800468c

080010f4 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80010fc:	f7ff fefa 	bl	8000ef4 <LL_RCC_GetAPB2Prescaler>
 8001100:	4603      	mov	r3, r0
 8001102:	0adb      	lsrs	r3, r3, #11
 8001104:	4a04      	ldr	r2, [pc, #16]	; (8001118 <RCC_GetPCLK2ClockFreq+0x24>)
 8001106:	5cd3      	ldrb	r3, [r2, r3]
 8001108:	461a      	mov	r2, r3
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	40d3      	lsrs	r3, r2
}
 800110e:	4618      	mov	r0, r3
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	0800468c 	.word	0x0800468c

0800111c <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 800111c:	b590      	push	{r4, r7, lr}
 800111e:	b085      	sub	sp, #20
 8001120:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 8001122:	2300      	movs	r3, #0
 8001124:	60fb      	str	r3, [r7, #12]
 8001126:	2300      	movs	r3, #0
 8001128:	60bb      	str	r3, [r7, #8]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 800112a:	f7ff ff07 	bl	8000f3c <LL_RCC_PLL_GetMainSource>
 800112e:	60b8      	str	r0, [r7, #8]

  switch (pllsource)
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d003      	beq.n	800113e <RCC_PLL_GetFreqDomain_SYS+0x22>
 8001136:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800113a:	d003      	beq.n	8001144 <RCC_PLL_GetFreqDomain_SYS+0x28>
 800113c:	e005      	b.n	800114a <RCC_PLL_GetFreqDomain_SYS+0x2e>
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
#else
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 800113e:	4b13      	ldr	r3, [pc, #76]	; (800118c <RCC_PLL_GetFreqDomain_SYS+0x70>)
 8001140:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8001142:	e005      	b.n	8001150 <RCC_PLL_GetFreqDomain_SYS+0x34>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8001144:	4b12      	ldr	r3, [pc, #72]	; (8001190 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8001146:	60fb      	str	r3, [r7, #12]
      break;
 8001148:	e002      	b.n	8001150 <RCC_PLL_GetFreqDomain_SYS+0x34>

    default:
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
      pllinputfreq = HSI_VALUE;
#else
      pllinputfreq = HSI_VALUE / 2U;
 800114a:	4b10      	ldr	r3, [pc, #64]	; (800118c <RCC_PLL_GetFreqDomain_SYS+0x70>)
 800114c:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 800114e:	bf00      	nop
  }
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetPrediv());
#else
  return __LL_RCC_CALC_PLLCLK_FREQ((pllinputfreq / (LL_RCC_PLL_GetPrediv() + 1U)), LL_RCC_PLL_GetMultiplicator());
 8001150:	f7ff ff10 	bl	8000f74 <LL_RCC_PLL_GetPrediv>
 8001154:	4603      	mov	r3, r0
 8001156:	3301      	adds	r3, #1
 8001158:	68fa      	ldr	r2, [r7, #12]
 800115a:	fbb2 f4f3 	udiv	r4, r2, r3
 800115e:	f7ff fefb 	bl	8000f58 <LL_RCC_PLL_GetMultiplicator>
 8001162:	4603      	mov	r3, r0
 8001164:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001168:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800116c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800116e:	687a      	ldr	r2, [r7, #4]
 8001170:	fa92 f2a2 	rbit	r2, r2
 8001174:	603a      	str	r2, [r7, #0]
  return(result);
 8001176:	683a      	ldr	r2, [r7, #0]
 8001178:	fab2 f282 	clz	r2, r2
 800117c:	40d3      	lsrs	r3, r2
 800117e:	3302      	adds	r3, #2
 8001180:	fb03 f304 	mul.w	r3, r3, r4
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
}
 8001184:	4618      	mov	r0, r3
 8001186:	3714      	adds	r7, #20
 8001188:	46bd      	mov	sp, r7
 800118a:	bd90      	pop	{r4, r7, pc}
 800118c:	003d0900 	.word	0x003d0900
 8001190:	007a1200 	.word	0x007a1200

08001194 <LL_USART_IsEnabled>:
  * @rmtoll CR1          UE            LL_USART_IsEnabled
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f003 0301 	and.w	r3, r3, #1
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	bf0c      	ite	eq
 80011a8:	2301      	moveq	r3, #1
 80011aa:	2300      	movne	r3, #0
 80011ac:	b2db      	uxtb	r3, r3
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	370c      	adds	r7, #12
 80011b2:	46bd      	mov	sp, r7
 80011b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b8:	4770      	bx	lr

080011ba <LL_USART_SetStopBitsLength>:
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
 80011ba:	b480      	push	{r7}
 80011bc:	b083      	sub	sp, #12
 80011be:	af00      	add	r7, sp, #0
 80011c0:	6078      	str	r0, [r7, #4]
 80011c2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	431a      	orrs	r2, r3
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	605a      	str	r2, [r3, #4]
}
 80011d4:	bf00      	nop
 80011d6:	370c      	adds	r7, #12
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr

080011e0 <LL_USART_SetHWFlowCtrl>:
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
 80011e8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	689b      	ldr	r3, [r3, #8]
 80011ee:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	431a      	orrs	r2, r3
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	609a      	str	r2, [r3, #8]
}
 80011fa:	bf00      	nop
 80011fc:	370c      	adds	r7, #12
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr

08001206 <LL_USART_SetBaudRate>:
  * @param  BaudRate Baud Rate
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling,
                                          uint32_t BaudRate)
{
 8001206:	b4b0      	push	{r4, r5, r7}
 8001208:	b085      	sub	sp, #20
 800120a:	af00      	add	r7, sp, #0
 800120c:	60f8      	str	r0, [r7, #12]
 800120e:	60b9      	str	r1, [r7, #8]
 8001210:	607a      	str	r2, [r7, #4]
 8001212:	603b      	str	r3, [r7, #0]
  register uint32_t usartdiv = 0x0U;
 8001214:	2500      	movs	r5, #0
  register uint32_t brrtemp = 0x0U;
 8001216:	2400      	movs	r4, #0

  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800121e:	d114      	bne.n	800124a <LL_USART_SetBaudRate+0x44>
  {
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8001220:	68bb      	ldr	r3, [r7, #8]
 8001222:	005a      	lsls	r2, r3, #1
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	085b      	lsrs	r3, r3, #1
 8001228:	441a      	add	r2, r3
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001230:	b29b      	uxth	r3, r3
 8001232:	461d      	mov	r5, r3
    brrtemp = usartdiv & 0xFFF0U;
 8001234:	f64f 74f0 	movw	r4, #65520	; 0xfff0
 8001238:	402c      	ands	r4, r5
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800123a:	086b      	lsrs	r3, r5, #1
 800123c:	b29b      	uxth	r3, r3
 800123e:	f003 0307 	and.w	r3, r3, #7
 8001242:	431c      	orrs	r4, r3
    USARTx->BRR = brrtemp;
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	60dc      	str	r4, [r3, #12]
  }
  else
  {
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
  }
}
 8001248:	e00a      	b.n	8001260 <LL_USART_SetBaudRate+0x5a>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	085a      	lsrs	r2, r3, #1
 800124e:	68bb      	ldr	r3, [r7, #8]
 8001250:	441a      	add	r2, r3
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	fbb2 f3f3 	udiv	r3, r2, r3
 8001258:	b29b      	uxth	r3, r3
 800125a:	461a      	mov	r2, r3
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	60da      	str	r2, [r3, #12]
}
 8001260:	bf00      	nop
 8001262:	3714      	adds	r7, #20
 8001264:	46bd      	mov	sp, r7
 8001266:	bcb0      	pop	{r4, r5, r7}
 8001268:	4770      	bx	lr
	...

0800126c <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b088      	sub	sp, #32
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
 8001274:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8001276:	2301      	movs	r3, #1
 8001278:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800127a:	2300      	movs	r3, #0
 800127c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800127e:	6878      	ldr	r0, [r7, #4]
 8001280:	f7ff ff88 	bl	8001194 <LL_USART_IsEnabled>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d14e      	bne.n	8001328 <LL_USART_Init+0xbc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681a      	ldr	r2, [r3, #0]
 800128e:	4b29      	ldr	r3, [pc, #164]	; (8001334 <LL_USART_Init+0xc8>)
 8001290:	4013      	ands	r3, r2
 8001292:	683a      	ldr	r2, [r7, #0]
 8001294:	6851      	ldr	r1, [r2, #4]
 8001296:	683a      	ldr	r2, [r7, #0]
 8001298:	68d2      	ldr	r2, [r2, #12]
 800129a:	4311      	orrs	r1, r2
 800129c:	683a      	ldr	r2, [r7, #0]
 800129e:	6912      	ldr	r2, [r2, #16]
 80012a0:	4311      	orrs	r1, r2
 80012a2:	683a      	ldr	r2, [r7, #0]
 80012a4:	6992      	ldr	r2, [r2, #24]
 80012a6:	430a      	orrs	r2, r1
 80012a8:	431a      	orrs	r2, r3
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	689b      	ldr	r3, [r3, #8]
 80012b2:	4619      	mov	r1, r3
 80012b4:	6878      	ldr	r0, [r7, #4]
 80012b6:	f7ff ff80 	bl	80011ba <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	695b      	ldr	r3, [r3, #20]
 80012be:	4619      	mov	r1, r3
 80012c0:	6878      	ldr	r0, [r7, #4]
 80012c2:	f7ff ff8d 	bl	80011e0 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	4a1b      	ldr	r2, [pc, #108]	; (8001338 <LL_USART_Init+0xcc>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d104      	bne.n	80012d8 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 80012ce:	2000      	movs	r0, #0
 80012d0:	f7ff fe84 	bl	8000fdc <LL_RCC_GetUSARTClockFreq>
 80012d4:	61b8      	str	r0, [r7, #24]
 80012d6:	e016      	b.n	8001306 <LL_USART_Init+0x9a>
    }
    else if (USARTx == USART2)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	4a18      	ldr	r2, [pc, #96]	; (800133c <LL_USART_Init+0xd0>)
 80012dc:	4293      	cmp	r3, r2
 80012de:	d107      	bne.n	80012f0 <LL_USART_Init+0x84>
    {
#if defined (RCC_CFGR3_USART2SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
#else
      /* USART2 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 80012e0:	f107 0308 	add.w	r3, r7, #8
 80012e4:	4618      	mov	r0, r3
 80012e6:	f7ff fe53 	bl	8000f90 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	61bb      	str	r3, [r7, #24]
 80012ee:	e00a      	b.n	8001306 <LL_USART_Init+0x9a>
#endif
    }
    else if (USARTx == USART3)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	4a13      	ldr	r2, [pc, #76]	; (8001340 <LL_USART_Init+0xd4>)
 80012f4:	4293      	cmp	r3, r2
 80012f6:	d106      	bne.n	8001306 <LL_USART_Init+0x9a>
    {
#if defined (RCC_CFGR3_USART3SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
#else
      /* USART3 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 80012f8:	f107 0308 	add.w	r3, r7, #8
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff fe47 	bl	8000f90 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 8001302:	693b      	ldr	r3, [r7, #16]
 8001304:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8001306:	69bb      	ldr	r3, [r7, #24]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d00d      	beq.n	8001328 <LL_USART_Init+0xbc>
        && (USART_InitStruct->BaudRate != 0U))
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d009      	beq.n	8001328 <LL_USART_Init+0xbc>
    {
      status = SUCCESS;
 8001314:	2300      	movs	r3, #0
 8001316:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	699a      	ldr	r2, [r3, #24]
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	69b9      	ldr	r1, [r7, #24]
 8001322:	6878      	ldr	r0, [r7, #4]
 8001324:	f7ff ff6f 	bl	8001206 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8001328:	7ffb      	ldrb	r3, [r7, #31]
}
 800132a:	4618      	mov	r0, r3
 800132c:	3720      	adds	r7, #32
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	efff69f3 	.word	0xefff69f3
 8001338:	40013800 	.word	0x40013800
 800133c:	40004400 	.word	0x40004400
 8001340:	40004800 	.word	0x40004800

08001344 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8001344:	b480      	push	{r7}
 8001346:	b083      	sub	sp, #12
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 800134e:	687a      	ldr	r2, [r7, #4]
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	fbb2 f3f3 	udiv	r3, r2, r3
 8001356:	4a07      	ldr	r2, [pc, #28]	; (8001374 <LL_InitTick+0x30>)
 8001358:	3b01      	subs	r3, #1
 800135a:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 800135c:	4b05      	ldr	r3, [pc, #20]	; (8001374 <LL_InitTick+0x30>)
 800135e:	2200      	movs	r2, #0
 8001360:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001362:	4b04      	ldr	r3, [pc, #16]	; (8001374 <LL_InitTick+0x30>)
 8001364:	2205      	movs	r2, #5
 8001366:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8001368:	bf00      	nop
 800136a:	370c      	adds	r7, #12
 800136c:	46bd      	mov	sp, r7
 800136e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001372:	4770      	bx	lr
 8001374:	e000e010 	.word	0xe000e010

08001378 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8001380:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001384:	6878      	ldr	r0, [r7, #4]
 8001386:	f7ff ffdd 	bl	8001344 <LL_InitTick>
}
 800138a:	bf00      	nop
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
	...

08001394 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8001394:	b480      	push	{r7}
 8001396:	b085      	sub	sp, #20
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 800139c:	4b0e      	ldr	r3, [pc, #56]	; (80013d8 <LL_mDelay+0x44>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 80013a2:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013aa:	d00c      	beq.n	80013c6 <LL_mDelay+0x32>
  {
    Delay++;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	3301      	adds	r3, #1
 80013b0:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 80013b2:	e008      	b.n	80013c6 <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 80013b4:	4b08      	ldr	r3, [pc, #32]	; (80013d8 <LL_mDelay+0x44>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d002      	beq.n	80013c6 <LL_mDelay+0x32>
    {
      Delay--;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	3b01      	subs	r3, #1
 80013c4:	607b      	str	r3, [r7, #4]
  while (Delay)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d1f3      	bne.n	80013b4 <LL_mDelay+0x20>
    }
  }
}
 80013cc:	bf00      	nop
 80013ce:	3714      	adds	r7, #20
 80013d0:	46bd      	mov	sp, r7
 80013d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d6:	4770      	bx	lr
 80013d8:	e000e010 	.word	0xe000e010

080013dc <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80013dc:	b480      	push	{r7}
 80013de:	b083      	sub	sp, #12
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80013e4:	4a04      	ldr	r2, [pc, #16]	; (80013f8 <LL_SetSystemCoreClock+0x1c>)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6013      	str	r3, [r2, #0]
}
 80013ea:	bf00      	nop
 80013ec:	370c      	adds	r7, #12
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	2000001c 	.word	0x2000001c

080013fc <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b083      	sub	sp, #12
 8001400:	af00      	add	r7, sp, #0
 8001402:	4603      	mov	r3, r0
 8001404:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001406:	79fb      	ldrb	r3, [r7, #7]
 8001408:	f003 021f 	and.w	r2, r3, #31
 800140c:	4907      	ldr	r1, [pc, #28]	; (800142c <NVIC_EnableIRQ+0x30>)
 800140e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001412:	095b      	lsrs	r3, r3, #5
 8001414:	2001      	movs	r0, #1
 8001416:	fa00 f202 	lsl.w	r2, r0, r2
 800141a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800141e:	bf00      	nop
 8001420:	370c      	adds	r7, #12
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	e000e100 	.word	0xe000e100

08001430 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001430:	b480      	push	{r7}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	4603      	mov	r3, r0
 8001438:	6039      	str	r1, [r7, #0]
 800143a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 800143c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001440:	2b00      	cmp	r3, #0
 8001442:	da0b      	bge.n	800145c <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	b2da      	uxtb	r2, r3
 8001448:	490c      	ldr	r1, [pc, #48]	; (800147c <NVIC_SetPriority+0x4c>)
 800144a:	79fb      	ldrb	r3, [r7, #7]
 800144c:	f003 030f 	and.w	r3, r3, #15
 8001450:	3b04      	subs	r3, #4
 8001452:	0112      	lsls	r2, r2, #4
 8001454:	b2d2      	uxtb	r2, r2
 8001456:	440b      	add	r3, r1
 8001458:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800145a:	e009      	b.n	8001470 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	b2da      	uxtb	r2, r3
 8001460:	4907      	ldr	r1, [pc, #28]	; (8001480 <NVIC_SetPriority+0x50>)
 8001462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001466:	0112      	lsls	r2, r2, #4
 8001468:	b2d2      	uxtb	r2, r2
 800146a:	440b      	add	r3, r1
 800146c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001470:	bf00      	nop
 8001472:	370c      	adds	r7, #12
 8001474:	46bd      	mov	sp, r7
 8001476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147a:	4770      	bx	lr
 800147c:	e000ed00 	.word	0xe000ed00
 8001480:	e000e100 	.word	0xe000e100

08001484 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001484:	b480      	push	{r7}
 8001486:	b085      	sub	sp, #20
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 800148c:	4b08      	ldr	r3, [pc, #32]	; (80014b0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800148e:	695a      	ldr	r2, [r3, #20]
 8001490:	4907      	ldr	r1, [pc, #28]	; (80014b0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	4313      	orrs	r3, r2
 8001496:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8001498:	4b05      	ldr	r3, [pc, #20]	; (80014b0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800149a:	695a      	ldr	r2, [r3, #20]
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	4013      	ands	r3, r2
 80014a0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80014a2:	68fb      	ldr	r3, [r7, #12]
}
 80014a4:	bf00      	nop
 80014a6:	3714      	adds	r7, #20
 80014a8:	46bd      	mov	sp, r7
 80014aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ae:	4770      	bx	lr
 80014b0:	40021000 	.word	0x40021000

080014b4 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 80014b8:	2001      	movs	r0, #1
 80014ba:	f7ff ffe3 	bl	8001484 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel6_IRQn, 0);
 80014be:	2100      	movs	r1, #0
 80014c0:	2010      	movs	r0, #16
 80014c2:	f7ff ffb5 	bl	8001430 <NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80014c6:	2010      	movs	r0, #16
 80014c8:	f7ff ff98 	bl	80013fc <NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel7_IRQn, 0);
 80014cc:	2100      	movs	r1, #0
 80014ce:	2011      	movs	r0, #17
 80014d0:	f7ff ffae 	bl	8001430 <NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80014d4:	2011      	movs	r0, #17
 80014d6:	f7ff ff91 	bl	80013fc <NVIC_EnableIRQ>

}
 80014da:	bf00      	nop
 80014dc:	bd80      	pop	{r7, pc}
	...

080014e0 <LL_AHB1_GRP1_EnableClock>:
{
 80014e0:	b480      	push	{r7}
 80014e2:	b085      	sub	sp, #20
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 80014e8:	4b08      	ldr	r3, [pc, #32]	; (800150c <LL_AHB1_GRP1_EnableClock+0x2c>)
 80014ea:	695a      	ldr	r2, [r3, #20]
 80014ec:	4907      	ldr	r1, [pc, #28]	; (800150c <LL_AHB1_GRP1_EnableClock+0x2c>)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	4313      	orrs	r3, r2
 80014f2:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80014f4:	4b05      	ldr	r3, [pc, #20]	; (800150c <LL_AHB1_GRP1_EnableClock+0x2c>)
 80014f6:	695a      	ldr	r2, [r3, #20]
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	4013      	ands	r3, r2
 80014fc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80014fe:	68fb      	ldr	r3, [r7, #12]
}
 8001500:	bf00      	nop
 8001502:	3714      	adds	r7, #20
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr
 800150c:	40021000 	.word	0x40021000

08001510 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001510:	b480      	push	{r7}
 8001512:	b083      	sub	sp, #12
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
 8001518:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	683a      	ldr	r2, [r7, #0]
 800151e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001520:	bf00      	nop
 8001522:	370c      	adds	r7, #12
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr

0800152c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b086      	sub	sp, #24
 8001530:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001532:	463b      	mov	r3, r7
 8001534:	2200      	movs	r2, #0
 8001536:	601a      	str	r2, [r3, #0]
 8001538:	605a      	str	r2, [r3, #4]
 800153a:	609a      	str	r2, [r3, #8]
 800153c:	60da      	str	r2, [r3, #12]
 800153e:	611a      	str	r2, [r3, #16]
 8001540:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001542:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001546:	f7ff ffcb 	bl	80014e0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800154a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800154e:	f7ff ffc7 	bl	80014e0 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_3);
 8001552:	2108      	movs	r1, #8
 8001554:	480a      	ldr	r0, [pc, #40]	; (8001580 <MX_GPIO_Init+0x54>)
 8001556:	f7ff ffdb 	bl	8001510 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 800155a:	2308      	movs	r3, #8
 800155c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800155e:	2301      	movs	r3, #1
 8001560:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001562:	2300      	movs	r3, #0
 8001564:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001566:	2300      	movs	r3, #0
 8001568:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800156a:	2300      	movs	r3, #0
 800156c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800156e:	463b      	mov	r3, r7
 8001570:	4619      	mov	r1, r3
 8001572:	4803      	ldr	r0, [pc, #12]	; (8001580 <MX_GPIO_Init+0x54>)
 8001574:	f7ff fbf5 	bl	8000d62 <LL_GPIO_Init>

}
 8001578:	bf00      	nop
 800157a:	3718      	adds	r7, #24
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	48000400 	.word	0x48000400

08001584 <NVIC_SetPriorityGrouping>:
{
 8001584:	b480      	push	{r7}
 8001586:	b085      	sub	sp, #20
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	f003 0307 	and.w	r3, r3, #7
 8001592:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001594:	4b0c      	ldr	r3, [pc, #48]	; (80015c8 <NVIC_SetPriorityGrouping+0x44>)
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800159a:	68ba      	ldr	r2, [r7, #8]
 800159c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015a0:	4013      	ands	r3, r2
 80015a2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015a8:	68bb      	ldr	r3, [r7, #8]
 80015aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015b6:	4a04      	ldr	r2, [pc, #16]	; (80015c8 <NVIC_SetPriorityGrouping+0x44>)
 80015b8:	68bb      	ldr	r3, [r7, #8]
 80015ba:	60d3      	str	r3, [r2, #12]
}
 80015bc:	bf00      	nop
 80015be:	3714      	adds	r7, #20
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr
 80015c8:	e000ed00 	.word	0xe000ed00

080015cc <LL_RCC_HSI_Enable>:
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80015d0:	4b05      	ldr	r3, [pc, #20]	; (80015e8 <LL_RCC_HSI_Enable+0x1c>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4a04      	ldr	r2, [pc, #16]	; (80015e8 <LL_RCC_HSI_Enable+0x1c>)
 80015d6:	f043 0301 	orr.w	r3, r3, #1
 80015da:	6013      	str	r3, [r2, #0]
}
 80015dc:	bf00      	nop
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr
 80015e6:	bf00      	nop
 80015e8:	40021000 	.word	0x40021000

080015ec <LL_RCC_HSI_IsReady>:
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80015f0:	4b06      	ldr	r3, [pc, #24]	; (800160c <LL_RCC_HSI_IsReady+0x20>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f003 0302 	and.w	r3, r3, #2
 80015f8:	2b02      	cmp	r3, #2
 80015fa:	bf0c      	ite	eq
 80015fc:	2301      	moveq	r3, #1
 80015fe:	2300      	movne	r3, #0
 8001600:	b2db      	uxtb	r3, r3
}
 8001602:	4618      	mov	r0, r3
 8001604:	46bd      	mov	sp, r7
 8001606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160a:	4770      	bx	lr
 800160c:	40021000 	.word	0x40021000

08001610 <LL_RCC_HSI_SetCalibTrimming>:
{
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8001618:	4b07      	ldr	r3, [pc, #28]	; (8001638 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	00db      	lsls	r3, r3, #3
 8001624:	4904      	ldr	r1, [pc, #16]	; (8001638 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001626:	4313      	orrs	r3, r2
 8001628:	600b      	str	r3, [r1, #0]
}
 800162a:	bf00      	nop
 800162c:	370c      	adds	r7, #12
 800162e:	46bd      	mov	sp, r7
 8001630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop
 8001638:	40021000 	.word	0x40021000

0800163c <LL_RCC_SetSysClkSource>:
{
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001644:	4b06      	ldr	r3, [pc, #24]	; (8001660 <LL_RCC_SetSysClkSource+0x24>)
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	f023 0203 	bic.w	r2, r3, #3
 800164c:	4904      	ldr	r1, [pc, #16]	; (8001660 <LL_RCC_SetSysClkSource+0x24>)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	4313      	orrs	r3, r2
 8001652:	604b      	str	r3, [r1, #4]
}
 8001654:	bf00      	nop
 8001656:	370c      	adds	r7, #12
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr
 8001660:	40021000 	.word	0x40021000

08001664 <LL_RCC_GetSysClkSource>:
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001668:	4b04      	ldr	r3, [pc, #16]	; (800167c <LL_RCC_GetSysClkSource+0x18>)
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	f003 030c 	and.w	r3, r3, #12
}
 8001670:	4618      	mov	r0, r3
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	40021000 	.word	0x40021000

08001680 <LL_RCC_SetAHBPrescaler>:
{
 8001680:	b480      	push	{r7}
 8001682:	b083      	sub	sp, #12
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001688:	4b06      	ldr	r3, [pc, #24]	; (80016a4 <LL_RCC_SetAHBPrescaler+0x24>)
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001690:	4904      	ldr	r1, [pc, #16]	; (80016a4 <LL_RCC_SetAHBPrescaler+0x24>)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	4313      	orrs	r3, r2
 8001696:	604b      	str	r3, [r1, #4]
}
 8001698:	bf00      	nop
 800169a:	370c      	adds	r7, #12
 800169c:	46bd      	mov	sp, r7
 800169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a2:	4770      	bx	lr
 80016a4:	40021000 	.word	0x40021000

080016a8 <LL_RCC_SetAPB1Prescaler>:
{
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80016b0:	4b06      	ldr	r3, [pc, #24]	; (80016cc <LL_RCC_SetAPB1Prescaler+0x24>)
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80016b8:	4904      	ldr	r1, [pc, #16]	; (80016cc <LL_RCC_SetAPB1Prescaler+0x24>)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	4313      	orrs	r3, r2
 80016be:	604b      	str	r3, [r1, #4]
}
 80016c0:	bf00      	nop
 80016c2:	370c      	adds	r7, #12
 80016c4:	46bd      	mov	sp, r7
 80016c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ca:	4770      	bx	lr
 80016cc:	40021000 	.word	0x40021000

080016d0 <LL_RCC_SetAPB2Prescaler>:
{
 80016d0:	b480      	push	{r7}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80016d8:	4b06      	ldr	r3, [pc, #24]	; (80016f4 <LL_RCC_SetAPB2Prescaler+0x24>)
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80016e0:	4904      	ldr	r1, [pc, #16]	; (80016f4 <LL_RCC_SetAPB2Prescaler+0x24>)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	4313      	orrs	r3, r2
 80016e6:	604b      	str	r3, [r1, #4]
}
 80016e8:	bf00      	nop
 80016ea:	370c      	adds	r7, #12
 80016ec:	46bd      	mov	sp, r7
 80016ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f2:	4770      	bx	lr
 80016f4:	40021000 	.word	0x40021000

080016f8 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b085      	sub	sp, #20
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001700:	4b08      	ldr	r3, [pc, #32]	; (8001724 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001702:	69da      	ldr	r2, [r3, #28]
 8001704:	4907      	ldr	r1, [pc, #28]	; (8001724 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	4313      	orrs	r3, r2
 800170a:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800170c:	4b05      	ldr	r3, [pc, #20]	; (8001724 <LL_APB1_GRP1_EnableClock+0x2c>)
 800170e:	69da      	ldr	r2, [r3, #28]
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	4013      	ands	r3, r2
 8001714:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001716:	68fb      	ldr	r3, [r7, #12]
}
 8001718:	bf00      	nop
 800171a:	3714      	adds	r7, #20
 800171c:	46bd      	mov	sp, r7
 800171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001722:	4770      	bx	lr
 8001724:	40021000 	.word	0x40021000

08001728 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001728:	b480      	push	{r7}
 800172a:	b085      	sub	sp, #20
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001730:	4b08      	ldr	r3, [pc, #32]	; (8001754 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001732:	699a      	ldr	r2, [r3, #24]
 8001734:	4907      	ldr	r1, [pc, #28]	; (8001754 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	4313      	orrs	r3, r2
 800173a:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800173c:	4b05      	ldr	r3, [pc, #20]	; (8001754 <LL_APB2_GRP1_EnableClock+0x2c>)
 800173e:	699a      	ldr	r2, [r3, #24]
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	4013      	ands	r3, r2
 8001744:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001746:	68fb      	ldr	r3, [r7, #12]
}
 8001748:	bf00      	nop
 800174a:	3714      	adds	r7, #20
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr
 8001754:	40021000 	.word	0x40021000

08001758 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8001758:	b480      	push	{r7}
 800175a:	b083      	sub	sp, #12
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8001760:	4b06      	ldr	r3, [pc, #24]	; (800177c <LL_FLASH_SetLatency+0x24>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f023 0207 	bic.w	r2, r3, #7
 8001768:	4904      	ldr	r1, [pc, #16]	; (800177c <LL_FLASH_SetLatency+0x24>)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	4313      	orrs	r3, r2
 800176e:	600b      	str	r3, [r1, #0]
}
 8001770:	bf00      	nop
 8001772:	370c      	adds	r7, #12
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr
 800177c:	40022000 	.word	0x40022000

08001780 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001784:	4b04      	ldr	r3, [pc, #16]	; (8001798 <LL_FLASH_GetLatency+0x18>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f003 0307 	and.w	r3, r3, #7
}
 800178c:	4618      	mov	r0, r3
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	40022000 	.word	0x40022000

0800179c <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2b04      	cmp	r3, #4
 80017a8:	d106      	bne.n	80017b8 <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 80017aa:	4b09      	ldr	r3, [pc, #36]	; (80017d0 <LL_SYSTICK_SetClkSource+0x34>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a08      	ldr	r2, [pc, #32]	; (80017d0 <LL_SYSTICK_SetClkSource+0x34>)
 80017b0:	f043 0304 	orr.w	r3, r3, #4
 80017b4:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 80017b6:	e005      	b.n	80017c4 <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 80017b8:	4b05      	ldr	r3, [pc, #20]	; (80017d0 <LL_SYSTICK_SetClkSource+0x34>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a04      	ldr	r2, [pc, #16]	; (80017d0 <LL_SYSTICK_SetClkSource+0x34>)
 80017be:	f023 0304 	bic.w	r3, r3, #4
 80017c2:	6013      	str	r3, [r2, #0]
}
 80017c4:	bf00      	nop
 80017c6:	370c      	adds	r7, #12
 80017c8:	46bd      	mov	sp, r7
 80017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ce:	4770      	bx	lr
 80017d0:	e000e010 	.word	0xe000e010

080017d4 <main>:
	int lowL = 0;



int main(void)
{
 80017d4:	b5b0      	push	{r4, r5, r7, lr}
 80017d6:	f5ad 6d8a 	sub.w	sp, sp, #1104	; 0x450
 80017da:	af00      	add	r7, sp, #0
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 80017dc:	2001      	movs	r0, #1
 80017de:	f7ff ffa3 	bl	8001728 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80017e2:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80017e6:	f7ff ff87 	bl	80016f8 <LL_APB1_GRP1_EnableClock>
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017ea:	2003      	movs	r0, #3
 80017ec:	f7ff feca 	bl	8001584 <NVIC_SetPriorityGrouping>

  /* Configure the system clock */
  SystemClock_Config();
 80017f0:	f000 f8be 	bl	8001970 <SystemClock_Config>
  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017f4:	f7ff fe9a 	bl	800152c <MX_GPIO_Init>
  MX_DMA_Init();
 80017f8:	f7ff fe5c 	bl	80014b4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80017fc:	f000 fe46 	bl	800248c <MX_USART2_UART_Init>

  /* Space for your local variables, callback registration ...*/


  uint8_t tx_data[1000];
  uint8_t tx_data1[] = " Buffer capacity: ";
 8001800:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001804:	4a50      	ldr	r2, [pc, #320]	; (8001948 <main+0x174>)
 8001806:	461c      	mov	r4, r3
 8001808:	4615      	mov	r5, r2
 800180a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800180c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800180e:	682b      	ldr	r3, [r5, #0]
 8001810:	461a      	mov	r2, r3
 8001812:	8022      	strh	r2, [r4, #0]
 8001814:	3402      	adds	r4, #2
 8001816:	0c1b      	lsrs	r3, r3, #16
 8001818:	7023      	strb	r3, [r4, #0]
  uint8_t tx_data2[] = " bytes, occupied memory: ";
 800181a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800181e:	4a4b      	ldr	r2, [pc, #300]	; (800194c <main+0x178>)
 8001820:	461c      	mov	r4, r3
 8001822:	4615      	mov	r5, r2
 8001824:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001826:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001828:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800182c:	c403      	stmia	r4!, {r0, r1}
 800182e:	8022      	strh	r2, [r4, #0]

  uint8_t tx_data3[] = " bytes, load [in %]: ";
 8001830:	f107 031c 	add.w	r3, r7, #28
 8001834:	4a46      	ldr	r2, [pc, #280]	; (8001950 <main+0x17c>)
 8001836:	461c      	mov	r4, r3
 8001838:	4615      	mov	r5, r2
 800183a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800183c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800183e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001842:	6020      	str	r0, [r4, #0]
 8001844:	3404      	adds	r4, #4
 8001846:	8021      	strh	r1, [r4, #0]

  uint8_t tx_data4[] = "%\r\n";
 8001848:	f107 0318 	add.w	r3, r7, #24
 800184c:	4a41      	ldr	r2, [pc, #260]	; (8001954 <main+0x180>)
 800184e:	601a      	str	r2, [r3, #0]

  char buffer_size_string[4];
  char used_memory_string[10];
  char load_string[3];
  int buffer_size_int = DMA_USART2_BUFFER_SIZE;
 8001850:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001854:	f8c7 344c 	str.w	r3, [r7, #1100]	; 0x44c
  sprintf(buffer_size_string, "%d", buffer_size_int);
 8001858:	f107 0314 	add.w	r3, r7, #20
 800185c:	f8d7 244c 	ldr.w	r2, [r7, #1100]	; 0x44c
 8001860:	493d      	ldr	r1, [pc, #244]	; (8001958 <main+0x184>)
 8001862:	4618      	mov	r0, r3
 8001864:	f001 f822 	bl	80028ac <siprintf>


  	  //type your code here:
  USART2_RegisterCallback(proccesDmaData);
 8001868:	483c      	ldr	r0, [pc, #240]	; (800195c <main+0x188>)
 800186a:	f000 fdfd 	bl	8002468 <USART2_RegisterCallback>
	   */

  	  	  	  //type your code here:
		#if POLLING
	  	//Polling for new data, no interrupts
	  		USART2_CheckDmaReception();
 800186e:	f000 ff05 	bl	800267c <USART2_CheckDmaReception>
	  		LL_mDelay(10);
 8001872:	200a      	movs	r0, #10
 8001874:	f7ff fd8e 	bl	8001394 <LL_mDelay>
		#else
	  		USART2_PutBuffer(tx_data, sizeof(tx_data));
	  		LL_mDelay(1000);
		#endif

		memset(tx_data,0,1000);
 8001878:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800187c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001880:	2100      	movs	r1, #0
 8001882:	4618      	mov	r0, r3
 8001884:	f001 f80a 	bl	800289c <memset>

		sprintf(used_memory_string, "%d", occupied_memory);
 8001888:	4b35      	ldr	r3, [pc, #212]	; (8001960 <main+0x18c>)
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	461a      	mov	r2, r3
 800188e:	f107 0308 	add.w	r3, r7, #8
 8001892:	4931      	ldr	r1, [pc, #196]	; (8001958 <main+0x184>)
 8001894:	4618      	mov	r0, r3
 8001896:	f001 f809 	bl	80028ac <siprintf>
		//itoa(occupied_memory, used_memory_string, 10);
		gcvt(load, 4, load_string);
 800189a:	4b32      	ldr	r3, [pc, #200]	; (8001964 <main+0x190>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4618      	mov	r0, r3
 80018a0:	f7fe fe4a 	bl	8000538 <__aeabi_f2d>
 80018a4:	4604      	mov	r4, r0
 80018a6:	460d      	mov	r5, r1
 80018a8:	1d3b      	adds	r3, r7, #4
 80018aa:	4619      	mov	r1, r3
 80018ac:	2004      	movs	r0, #4
 80018ae:	ec45 4b10 	vmov	d0, r4, r5
 80018b2:	f000 ff9d 	bl	80027f0 <gcvt>

		strcat(tx_data, tx_data1);
 80018b6:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80018ba:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80018be:	4611      	mov	r1, r2
 80018c0:	4618      	mov	r0, r3
 80018c2:	f001 f813 	bl	80028ec <strcat>
		strcat(tx_data, buffer_size_string);
 80018c6:	f107 0214 	add.w	r2, r7, #20
 80018ca:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80018ce:	4611      	mov	r1, r2
 80018d0:	4618      	mov	r0, r3
 80018d2:	f001 f80b 	bl	80028ec <strcat>
		strcat(tx_data, tx_data2);
 80018d6:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80018da:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80018de:	4611      	mov	r1, r2
 80018e0:	4618      	mov	r0, r3
 80018e2:	f001 f803 	bl	80028ec <strcat>
		strcat(tx_data, used_memory_string);
 80018e6:	f107 0208 	add.w	r2, r7, #8
 80018ea:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80018ee:	4611      	mov	r1, r2
 80018f0:	4618      	mov	r0, r3
 80018f2:	f000 fffb 	bl	80028ec <strcat>
		strcat(tx_data, tx_data3);
 80018f6:	f107 021c 	add.w	r2, r7, #28
 80018fa:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80018fe:	4611      	mov	r1, r2
 8001900:	4618      	mov	r0, r3
 8001902:	f000 fff3 	bl	80028ec <strcat>
		strcat(tx_data, load_string);
 8001906:	1d3a      	adds	r2, r7, #4
 8001908:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800190c:	4611      	mov	r1, r2
 800190e:	4618      	mov	r0, r3
 8001910:	f000 ffec 	bl	80028ec <strcat>
		strcat(tx_data, tx_data4);
 8001914:	f107 0218 	add.w	r2, r7, #24
 8001918:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800191c:	4611      	mov	r1, r2
 800191e:	4618      	mov	r0, r3
 8001920:	f000 ffe4 	bl	80028ec <strcat>


		if(test)
 8001924:	4b10      	ldr	r3, [pc, #64]	; (8001968 <main+0x194>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d003      	beq.n	8001934 <main+0x160>
		{
			USART2_PutBuffer(test_message, sizeof(test_message));
 800192c:	211c      	movs	r1, #28
 800192e:	480f      	ldr	r0, [pc, #60]	; (800196c <main+0x198>)
 8001930:	f000 fe84 	bl	800263c <USART2_PutBuffer>
		}

		 USART2_PutBuffer(tx_data, sizeof(tx_data));
 8001934:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001938:	21e8      	movs	r1, #232	; 0xe8
 800193a:	4618      	mov	r0, r3
 800193c:	f000 fe7e 	bl	800263c <USART2_PutBuffer>

	  	LL_mDelay(200);
 8001940:	20c8      	movs	r0, #200	; 0xc8
 8001942:	f7ff fd27 	bl	8001394 <LL_mDelay>
  {
 8001946:	e792      	b.n	800186e <main+0x9a>
 8001948:	0800462c 	.word	0x0800462c
 800194c:	08004640 	.word	0x08004640
 8001950:	0800465c 	.word	0x0800465c
 8001954:	000a0d25 	.word	0x000a0d25
 8001958:	08004628 	.word	0x08004628
 800195c:	080019dd 	.word	0x080019dd
 8001960:	200000c8 	.word	0x200000c8
 8001964:	200000cc 	.word	0x200000cc
 8001968:	200000a0 	.word	0x200000a0
 800196c:	20000000 	.word	0x20000000

08001970 <SystemClock_Config>:
  /* USER CODE END 3 */
}


void SystemClock_Config(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 8001974:	2000      	movs	r0, #0
 8001976:	f7ff feef 	bl	8001758 <LL_FLASH_SetLatency>

  if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_0)
 800197a:	f7ff ff01 	bl	8001780 <LL_FLASH_GetLatency>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d001      	beq.n	8001988 <SystemClock_Config+0x18>
  {
  Error_Handler();  
 8001984:	f000 f8a2 	bl	8001acc <Error_Handler>
  }
  LL_RCC_HSI_Enable();
 8001988:	f7ff fe20 	bl	80015cc <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 800198c:	bf00      	nop
 800198e:	f7ff fe2d 	bl	80015ec <LL_RCC_HSI_IsReady>
 8001992:	4603      	mov	r3, r0
 8001994:	2b01      	cmp	r3, #1
 8001996:	d1fa      	bne.n	800198e <SystemClock_Config+0x1e>
  {
    
  }
  LL_RCC_HSI_SetCalibTrimming(16);
 8001998:	2010      	movs	r0, #16
 800199a:	f7ff fe39 	bl	8001610 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 800199e:	2000      	movs	r0, #0
 80019a0:	f7ff fe6e 	bl	8001680 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 80019a4:	2000      	movs	r0, #0
 80019a6:	f7ff fe7f 	bl	80016a8 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB1_DIV_1);
 80019aa:	2000      	movs	r0, #0
 80019ac:	f7ff fe90 	bl	80016d0 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 80019b0:	2000      	movs	r0, #0
 80019b2:	f7ff fe43 	bl	800163c <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 80019b6:	bf00      	nop
 80019b8:	f7ff fe54 	bl	8001664 <LL_RCC_GetSysClkSource>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d1fa      	bne.n	80019b8 <SystemClock_Config+0x48>
  {
  
  }
  LL_Init1msTick(8000000);
 80019c2:	4805      	ldr	r0, [pc, #20]	; (80019d8 <SystemClock_Config+0x68>)
 80019c4:	f7ff fcd8 	bl	8001378 <LL_Init1msTick>
  LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 80019c8:	2004      	movs	r0, #4
 80019ca:	f7ff fee7 	bl	800179c <LL_SYSTICK_SetClkSource>
  LL_SetSystemCoreClock(8000000);
 80019ce:	4802      	ldr	r0, [pc, #8]	; (80019d8 <SystemClock_Config+0x68>)
 80019d0:	f7ff fd04 	bl	80013dc <LL_SetSystemCoreClock>
}
 80019d4:	bf00      	nop
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	007a1200 	.word	0x007a1200

080019dc <proccesDmaData>:

/*
 * Implementation of function processing data received via USART.
 */
void proccesDmaData(const uint8_t* data, uint16_t len)
{
 80019dc:	b480      	push	{r7}
 80019de:	b085      	sub	sp, #20
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
 80019e4:	460b      	mov	r3, r1
 80019e6:	807b      	strh	r3, [r7, #2]
	/* Process received data */

		// type your algorithm here:

	for(uint8_t i = 0; i < len; i++)
 80019e8:	2300      	movs	r3, #0
 80019ea:	73fb      	strb	r3, [r7, #15]
 80019ec:	e05a      	b.n	8001aa4 <proccesDmaData+0xc8>
	{
		if(*(data+i) == '#')
 80019ee:	7bfb      	ldrb	r3, [r7, #15]
 80019f0:	687a      	ldr	r2, [r7, #4]
 80019f2:	4413      	add	r3, r2
 80019f4:	781b      	ldrb	r3, [r3, #0]
 80019f6:	2b23      	cmp	r3, #35	; 0x23
 80019f8:	d103      	bne.n	8001a02 <proccesDmaData+0x26>
		{
			start = 1;
 80019fa:	4b30      	ldr	r3, [pc, #192]	; (8001abc <proccesDmaData+0xe0>)
 80019fc:	2201      	movs	r2, #1
 80019fe:	601a      	str	r2, [r3, #0]
 8001a00:	e011      	b.n	8001a26 <proccesDmaData+0x4a>
		}
		else if(*(data+i) == '$')
 8001a02:	7bfb      	ldrb	r3, [r7, #15]
 8001a04:	687a      	ldr	r2, [r7, #4]
 8001a06:	4413      	add	r3, r2
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	2b24      	cmp	r3, #36	; 0x24
 8001a0c:	d10b      	bne.n	8001a26 <proccesDmaData+0x4a>
		{
			start = 0;
 8001a0e:	4b2b      	ldr	r3, [pc, #172]	; (8001abc <proccesDmaData+0xe0>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	601a      	str	r2, [r3, #0]
			count = 0;
 8001a14:	4b2a      	ldr	r3, [pc, #168]	; (8001ac0 <proccesDmaData+0xe4>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	601a      	str	r2, [r3, #0]
			lowL = 0;
 8001a1a:	4b2a      	ldr	r3, [pc, #168]	; (8001ac4 <proccesDmaData+0xe8>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	601a      	str	r2, [r3, #0]
		    capL = 0;
 8001a20:	4b29      	ldr	r3, [pc, #164]	; (8001ac8 <proccesDmaData+0xec>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	601a      	str	r2, [r3, #0]
		}

		if(start == 1)
 8001a26:	4b25      	ldr	r3, [pc, #148]	; (8001abc <proccesDmaData+0xe0>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	2b01      	cmp	r3, #1
 8001a2c:	d137      	bne.n	8001a9e <proccesDmaData+0xc2>
		{
			count++;
 8001a2e:	4b24      	ldr	r3, [pc, #144]	; (8001ac0 <proccesDmaData+0xe4>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	3301      	adds	r3, #1
 8001a34:	4a22      	ldr	r2, [pc, #136]	; (8001ac0 <proccesDmaData+0xe4>)
 8001a36:	6013      	str	r3, [r2, #0]
			if(count >= 34)
 8001a38:	4b21      	ldr	r3, [pc, #132]	; (8001ac0 <proccesDmaData+0xe4>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	2b21      	cmp	r3, #33	; 0x21
 8001a3e:	dd0c      	ble.n	8001a5a <proccesDmaData+0x7e>
			{
				start = 0;
 8001a40:	4b1e      	ldr	r3, [pc, #120]	; (8001abc <proccesDmaData+0xe0>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	601a      	str	r2, [r3, #0]
				count = 0;
 8001a46:	4b1e      	ldr	r3, [pc, #120]	; (8001ac0 <proccesDmaData+0xe4>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	601a      	str	r2, [r3, #0]
				lowL = 0;
 8001a4c:	4b1d      	ldr	r3, [pc, #116]	; (8001ac4 <proccesDmaData+0xe8>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	601a      	str	r2, [r3, #0]
				capL = 0;
 8001a52:	4b1d      	ldr	r3, [pc, #116]	; (8001ac8 <proccesDmaData+0xec>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	601a      	str	r2, [r3, #0]
 8001a58:	e021      	b.n	8001a9e <proccesDmaData+0xc2>
			}
			else
			{
				if(*(data+i) > 96 && *(data+i) < 123)
 8001a5a:	7bfb      	ldrb	r3, [r7, #15]
 8001a5c:	687a      	ldr	r2, [r7, #4]
 8001a5e:	4413      	add	r3, r2
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	2b60      	cmp	r3, #96	; 0x60
 8001a64:	d90a      	bls.n	8001a7c <proccesDmaData+0xa0>
 8001a66:	7bfb      	ldrb	r3, [r7, #15]
 8001a68:	687a      	ldr	r2, [r7, #4]
 8001a6a:	4413      	add	r3, r2
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	2b7a      	cmp	r3, #122	; 0x7a
 8001a70:	d804      	bhi.n	8001a7c <proccesDmaData+0xa0>
				{
					lowL++;
 8001a72:	4b14      	ldr	r3, [pc, #80]	; (8001ac4 <proccesDmaData+0xe8>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	3301      	adds	r3, #1
 8001a78:	4a12      	ldr	r2, [pc, #72]	; (8001ac4 <proccesDmaData+0xe8>)
 8001a7a:	6013      	str	r3, [r2, #0]
				}
				if(*(data+i) > 64 && *(data+i) < 91)
 8001a7c:	7bfb      	ldrb	r3, [r7, #15]
 8001a7e:	687a      	ldr	r2, [r7, #4]
 8001a80:	4413      	add	r3, r2
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	2b40      	cmp	r3, #64	; 0x40
 8001a86:	d90a      	bls.n	8001a9e <proccesDmaData+0xc2>
 8001a88:	7bfb      	ldrb	r3, [r7, #15]
 8001a8a:	687a      	ldr	r2, [r7, #4]
 8001a8c:	4413      	add	r3, r2
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	2b5a      	cmp	r3, #90	; 0x5a
 8001a92:	d804      	bhi.n	8001a9e <proccesDmaData+0xc2>
				{
					capL++;
 8001a94:	4b0c      	ldr	r3, [pc, #48]	; (8001ac8 <proccesDmaData+0xec>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	3301      	adds	r3, #1
 8001a9a:	4a0b      	ldr	r2, [pc, #44]	; (8001ac8 <proccesDmaData+0xec>)
 8001a9c:	6013      	str	r3, [r2, #0]
	for(uint8_t i = 0; i < len; i++)
 8001a9e:	7bfb      	ldrb	r3, [r7, #15]
 8001aa0:	3301      	adds	r3, #1
 8001aa2:	73fb      	strb	r3, [r7, #15]
 8001aa4:	7bfb      	ldrb	r3, [r7, #15]
 8001aa6:	b29b      	uxth	r3, r3
 8001aa8:	887a      	ldrh	r2, [r7, #2]
 8001aaa:	429a      	cmp	r2, r3
 8001aac:	d89f      	bhi.n	80019ee <proccesDmaData+0x12>

		}


	}
}
 8001aae:	bf00      	nop
 8001ab0:	3714      	adds	r7, #20
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	200000a4 	.word	0x200000a4
 8001ac0:	200000a8 	.word	0x200000a8
 8001ac4:	200000b0 	.word	0x200000b0
 8001ac8:	200000ac 	.word	0x200000ac

08001acc <Error_Handler>:


void Error_Handler(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0

}
 8001ad0:	bf00      	nop
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad8:	4770      	bx	lr
	...

08001adc <LL_DMA_DisableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b083      	sub	sp, #12
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	3b01      	subs	r3, #1
 8001aea:	4a0b      	ldr	r2, [pc, #44]	; (8001b18 <LL_DMA_DisableChannel+0x3c>)
 8001aec:	5cd3      	ldrb	r3, [r2, r3]
 8001aee:	461a      	mov	r2, r3
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	4413      	add	r3, r2
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	683a      	ldr	r2, [r7, #0]
 8001af8:	3a01      	subs	r2, #1
 8001afa:	4907      	ldr	r1, [pc, #28]	; (8001b18 <LL_DMA_DisableChannel+0x3c>)
 8001afc:	5c8a      	ldrb	r2, [r1, r2]
 8001afe:	4611      	mov	r1, r2
 8001b00:	687a      	ldr	r2, [r7, #4]
 8001b02:	440a      	add	r2, r1
 8001b04:	f023 0301 	bic.w	r3, r3, #1
 8001b08:	6013      	str	r3, [r2, #0]
}
 8001b0a:	bf00      	nop
 8001b0c:	370c      	adds	r7, #12
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr
 8001b16:	bf00      	nop
 8001b18:	08004674 	.word	0x08004674

08001b1c <LL_DMA_IsActiveFlag_TC6>:
  * @rmtoll ISR          TCIF6         LL_DMA_IsActiveFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b083      	sub	sp, #12
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6));
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b2c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001b30:	bf0c      	ite	eq
 8001b32:	2301      	moveq	r3, #1
 8001b34:	2300      	movne	r3, #0
 8001b36:	b2db      	uxtb	r3, r3
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	370c      	adds	r7, #12
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b42:	4770      	bx	lr

08001b44 <LL_DMA_IsActiveFlag_TC7>:
  * @rmtoll ISR          TCIF7         LL_DMA_IsActiveFlag_TC7
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b083      	sub	sp, #12
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7));
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b54:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001b58:	bf0c      	ite	eq
 8001b5a:	2301      	moveq	r3, #1
 8001b5c:	2300      	movne	r3, #0
 8001b5e:	b2db      	uxtb	r3, r3
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	370c      	adds	r7, #12
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr

08001b6c <LL_DMA_IsActiveFlag_HT6>:
  * @rmtoll ISR          HTIF6         LL_DMA_IsActiveFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6));
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b7c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b80:	bf0c      	ite	eq
 8001b82:	2301      	moveq	r3, #1
 8001b84:	2300      	movne	r3, #0
 8001b86:	b2db      	uxtb	r3, r3
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	370c      	adds	r7, #12
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr

08001b94 <LL_DMA_ClearFlag_TC6>:
  * @rmtoll IFCR         CTCIF6        LL_DMA_ClearFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b083      	sub	sp, #12
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF6);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001ba2:	605a      	str	r2, [r3, #4]
}
 8001ba4:	bf00      	nop
 8001ba6:	370c      	adds	r7, #12
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr

08001bb0 <LL_DMA_ClearFlag_TC7>:
  * @rmtoll IFCR         CTCIF7        LL_DMA_ClearFlag_TC7
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF7);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001bbe:	605a      	str	r2, [r3, #4]
}
 8001bc0:	bf00      	nop
 8001bc2:	370c      	adds	r7, #12
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bca:	4770      	bx	lr

08001bcc <LL_DMA_ClearFlag_HT6>:
  * @rmtoll IFCR         CHTIF6        LL_DMA_ClearFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF6);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001bda:	605a      	str	r2, [r3, #4]
}
 8001bdc:	bf00      	nop
 8001bde:	370c      	adds	r7, #12
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr

08001be8 <LL_USART_IsActiveFlag_IDLE>:
  * @rmtoll ISR          IDLE          LL_USART_IsActiveFlag_IDLE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_IDLE(USART_TypeDef *USARTx)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE));
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	69db      	ldr	r3, [r3, #28]
 8001bf4:	f003 0310 	and.w	r3, r3, #16
 8001bf8:	2b10      	cmp	r3, #16
 8001bfa:	bf0c      	ite	eq
 8001bfc:	2301      	moveq	r3, #1
 8001bfe:	2300      	movne	r3, #0
 8001c00:	b2db      	uxtb	r3, r3
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	370c      	adds	r7, #12
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr

08001c0e <LL_USART_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
 8001c0e:	b480      	push	{r7}
 8001c10:	b083      	sub	sp, #12
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC));
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	69db      	ldr	r3, [r3, #28]
 8001c1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c1e:	2b40      	cmp	r3, #64	; 0x40
 8001c20:	bf0c      	ite	eq
 8001c22:	2301      	moveq	r3, #1
 8001c24:	2300      	movne	r3, #0
 8001c26:	b2db      	uxtb	r3, r3
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	370c      	adds	r7, #12
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr

08001c34 <LL_USART_ClearFlag_IDLE>:
  * @rmtoll ICR          IDLECF        LL_USART_ClearFlag_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2210      	movs	r2, #16
 8001c40:	621a      	str	r2, [r3, #32]
}
 8001c42:	bf00      	nop
 8001c44:	370c      	adds	r7, #12
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr

08001c4e <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c4e:	b480      	push	{r7}
 8001c50:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001c52:	bf00      	nop
 8001c54:	46bd      	mov	sp, r7
 8001c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5a:	4770      	bx	lr

08001c5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c60:	e7fe      	b.n	8001c60 <HardFault_Handler+0x4>

08001c62 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c62:	b480      	push	{r7}
 8001c64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c66:	e7fe      	b.n	8001c66 <MemManage_Handler+0x4>

08001c68 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c6c:	e7fe      	b.n	8001c6c <BusFault_Handler+0x4>

08001c6e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c6e:	b480      	push	{r7}
 8001c70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c72:	e7fe      	b.n	8001c72 <UsageFault_Handler+0x4>

08001c74 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c78:	bf00      	nop
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr

08001c82 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c82:	b480      	push	{r7}
 8001c84:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c86:	bf00      	nop
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8e:	4770      	bx	lr

08001c90 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c94:	bf00      	nop
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr

08001c9e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c9e:	b480      	push	{r7}
 8001ca0:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */
  
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ca2:	bf00      	nop
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001caa:	4770      	bx	lr

08001cac <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	af00      	add	r7, sp, #0
	if(LL_DMA_IsActiveFlag_TC6(DMA1) == SET)
 8001cb0:	480c      	ldr	r0, [pc, #48]	; (8001ce4 <DMA1_Channel6_IRQHandler+0x38>)
 8001cb2:	f7ff ff33 	bl	8001b1c <LL_DMA_IsActiveFlag_TC6>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	d105      	bne.n	8001cc8 <DMA1_Channel6_IRQHandler+0x1c>
	{
		USART2_CheckDmaReception();
 8001cbc:	f000 fcde 	bl	800267c <USART2_CheckDmaReception>
		LL_DMA_ClearFlag_TC6(DMA1);
 8001cc0:	4808      	ldr	r0, [pc, #32]	; (8001ce4 <DMA1_Channel6_IRQHandler+0x38>)
 8001cc2:	f7ff ff67 	bl	8001b94 <LL_DMA_ClearFlag_TC6>
	else if(LL_DMA_IsActiveFlag_HT6(DMA1) == SET)
	{
		USART2_CheckDmaReception();
		LL_DMA_ClearFlag_HT6(DMA1);
	}
}
 8001cc6:	e00a      	b.n	8001cde <DMA1_Channel6_IRQHandler+0x32>
	else if(LL_DMA_IsActiveFlag_HT6(DMA1) == SET)
 8001cc8:	4806      	ldr	r0, [pc, #24]	; (8001ce4 <DMA1_Channel6_IRQHandler+0x38>)
 8001cca:	f7ff ff4f 	bl	8001b6c <LL_DMA_IsActiveFlag_HT6>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b01      	cmp	r3, #1
 8001cd2:	d104      	bne.n	8001cde <DMA1_Channel6_IRQHandler+0x32>
		USART2_CheckDmaReception();
 8001cd4:	f000 fcd2 	bl	800267c <USART2_CheckDmaReception>
		LL_DMA_ClearFlag_HT6(DMA1);
 8001cd8:	4802      	ldr	r0, [pc, #8]	; (8001ce4 <DMA1_Channel6_IRQHandler+0x38>)
 8001cda:	f7ff ff77 	bl	8001bcc <LL_DMA_ClearFlag_HT6>
}
 8001cde:	bf00      	nop
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	40020000 	.word	0x40020000

08001ce8 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0
	if(LL_DMA_IsActiveFlag_TC7(DMA1) == SET)
 8001cec:	480a      	ldr	r0, [pc, #40]	; (8001d18 <DMA1_Channel7_IRQHandler+0x30>)
 8001cee:	f7ff ff29 	bl	8001b44 <LL_DMA_IsActiveFlag_TC7>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b01      	cmp	r3, #1
 8001cf6:	d10d      	bne.n	8001d14 <DMA1_Channel7_IRQHandler+0x2c>
	{
		LL_DMA_ClearFlag_TC7(DMA1);
 8001cf8:	4807      	ldr	r0, [pc, #28]	; (8001d18 <DMA1_Channel7_IRQHandler+0x30>)
 8001cfa:	f7ff ff59 	bl	8001bb0 <LL_DMA_ClearFlag_TC7>

		while(LL_USART_IsActiveFlag_TC(USART2) == RESET);
 8001cfe:	bf00      	nop
 8001d00:	4806      	ldr	r0, [pc, #24]	; (8001d1c <DMA1_Channel7_IRQHandler+0x34>)
 8001d02:	f7ff ff84 	bl	8001c0e <LL_USART_IsActiveFlag_TC>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d0f9      	beq.n	8001d00 <DMA1_Channel7_IRQHandler+0x18>
		LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_7);
 8001d0c:	2107      	movs	r1, #7
 8001d0e:	4802      	ldr	r0, [pc, #8]	; (8001d18 <DMA1_Channel7_IRQHandler+0x30>)
 8001d10:	f7ff fee4 	bl	8001adc <LL_DMA_DisableChannel>
	}
}
 8001d14:	bf00      	nop
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	40020000 	.word	0x40020000
 8001d1c:	40004400 	.word	0x40004400

08001d20 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	af00      	add	r7, sp, #0
	if(LL_USART_IsActiveFlag_IDLE(USART2))
 8001d24:	4806      	ldr	r0, [pc, #24]	; (8001d40 <USART2_IRQHandler+0x20>)
 8001d26:	f7ff ff5f 	bl	8001be8 <LL_USART_IsActiveFlag_IDLE>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d004      	beq.n	8001d3a <USART2_IRQHandler+0x1a>
	{
		USART2_CheckDmaReception();
 8001d30:	f000 fca4 	bl	800267c <USART2_CheckDmaReception>
		LL_USART_ClearFlag_IDLE(USART2);
 8001d34:	4802      	ldr	r0, [pc, #8]	; (8001d40 <USART2_IRQHandler+0x20>)
 8001d36:	f7ff ff7d 	bl	8001c34 <LL_USART_ClearFlag_IDLE>
	}
}
 8001d3a:	bf00      	nop
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	40004400 	.word	0x40004400

08001d44 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b084      	sub	sp, #16
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001d4c:	4b11      	ldr	r3, [pc, #68]	; (8001d94 <_sbrk+0x50>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d102      	bne.n	8001d5a <_sbrk+0x16>
		heap_end = &end;
 8001d54:	4b0f      	ldr	r3, [pc, #60]	; (8001d94 <_sbrk+0x50>)
 8001d56:	4a10      	ldr	r2, [pc, #64]	; (8001d98 <_sbrk+0x54>)
 8001d58:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001d5a:	4b0e      	ldr	r3, [pc, #56]	; (8001d94 <_sbrk+0x50>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001d60:	4b0c      	ldr	r3, [pc, #48]	; (8001d94 <_sbrk+0x50>)
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	4413      	add	r3, r2
 8001d68:	466a      	mov	r2, sp
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d907      	bls.n	8001d7e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001d6e:	f000 fd6b 	bl	8002848 <__errno>
 8001d72:	4602      	mov	r2, r0
 8001d74:	230c      	movs	r3, #12
 8001d76:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001d78:	f04f 33ff 	mov.w	r3, #4294967295
 8001d7c:	e006      	b.n	8001d8c <_sbrk+0x48>
	}

	heap_end += incr;
 8001d7e:	4b05      	ldr	r3, [pc, #20]	; (8001d94 <_sbrk+0x50>)
 8001d80:	681a      	ldr	r2, [r3, #0]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	4413      	add	r3, r2
 8001d86:	4a03      	ldr	r2, [pc, #12]	; (8001d94 <_sbrk+0x50>)
 8001d88:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001d8a:	68fb      	ldr	r3, [r7, #12]
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	3710      	adds	r7, #16
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	200000b4 	.word	0x200000b4
 8001d98:	200001d8 	.word	0x200001d8

08001d9c <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001da0:	4b1f      	ldr	r3, [pc, #124]	; (8001e20 <SystemInit+0x84>)
 8001da2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001da6:	4a1e      	ldr	r2, [pc, #120]	; (8001e20 <SystemInit+0x84>)
 8001da8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001dac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001db0:	4b1c      	ldr	r3, [pc, #112]	; (8001e24 <SystemInit+0x88>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a1b      	ldr	r2, [pc, #108]	; (8001e24 <SystemInit+0x88>)
 8001db6:	f043 0301 	orr.w	r3, r3, #1
 8001dba:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8001dbc:	4b19      	ldr	r3, [pc, #100]	; (8001e24 <SystemInit+0x88>)
 8001dbe:	685a      	ldr	r2, [r3, #4]
 8001dc0:	4918      	ldr	r1, [pc, #96]	; (8001e24 <SystemInit+0x88>)
 8001dc2:	4b19      	ldr	r3, [pc, #100]	; (8001e28 <SystemInit+0x8c>)
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001dc8:	4b16      	ldr	r3, [pc, #88]	; (8001e24 <SystemInit+0x88>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a15      	ldr	r2, [pc, #84]	; (8001e24 <SystemInit+0x88>)
 8001dce:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001dd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001dd6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001dd8:	4b12      	ldr	r3, [pc, #72]	; (8001e24 <SystemInit+0x88>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a11      	ldr	r2, [pc, #68]	; (8001e24 <SystemInit+0x88>)
 8001dde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001de2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001de4:	4b0f      	ldr	r3, [pc, #60]	; (8001e24 <SystemInit+0x88>)
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	4a0e      	ldr	r2, [pc, #56]	; (8001e24 <SystemInit+0x88>)
 8001dea:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001dee:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8001df0:	4b0c      	ldr	r3, [pc, #48]	; (8001e24 <SystemInit+0x88>)
 8001df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001df4:	4a0b      	ldr	r2, [pc, #44]	; (8001e24 <SystemInit+0x88>)
 8001df6:	f023 030f 	bic.w	r3, r3, #15
 8001dfa:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8001dfc:	4b09      	ldr	r3, [pc, #36]	; (8001e24 <SystemInit+0x88>)
 8001dfe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e00:	4908      	ldr	r1, [pc, #32]	; (8001e24 <SystemInit+0x88>)
 8001e02:	4b0a      	ldr	r3, [pc, #40]	; (8001e2c <SystemInit+0x90>)
 8001e04:	4013      	ands	r3, r2
 8001e06:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8001e08:	4b06      	ldr	r3, [pc, #24]	; (8001e24 <SystemInit+0x88>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001e0e:	4b04      	ldr	r3, [pc, #16]	; (8001e20 <SystemInit+0x84>)
 8001e10:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e14:	609a      	str	r2, [r3, #8]
#endif
}
 8001e16:	bf00      	nop
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr
 8001e20:	e000ed00 	.word	0xe000ed00
 8001e24:	40021000 	.word	0x40021000
 8001e28:	f87fc00c 	.word	0xf87fc00c
 8001e2c:	ff00fccc 	.word	0xff00fccc

08001e30 <NVIC_EnableIRQ>:
{
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	4603      	mov	r3, r0
 8001e38:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001e3a:	79fb      	ldrb	r3, [r7, #7]
 8001e3c:	f003 021f 	and.w	r2, r3, #31
 8001e40:	4907      	ldr	r1, [pc, #28]	; (8001e60 <NVIC_EnableIRQ+0x30>)
 8001e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e46:	095b      	lsrs	r3, r3, #5
 8001e48:	2001      	movs	r0, #1
 8001e4a:	fa00 f202 	lsl.w	r2, r0, r2
 8001e4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001e52:	bf00      	nop
 8001e54:	370c      	adds	r7, #12
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr
 8001e5e:	bf00      	nop
 8001e60:	e000e100 	.word	0xe000e100

08001e64 <NVIC_SetPriority>:
{
 8001e64:	b480      	push	{r7}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	6039      	str	r1, [r7, #0]
 8001e6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001e70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	da0b      	bge.n	8001e90 <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	b2da      	uxtb	r2, r3
 8001e7c:	490c      	ldr	r1, [pc, #48]	; (8001eb0 <NVIC_SetPriority+0x4c>)
 8001e7e:	79fb      	ldrb	r3, [r7, #7]
 8001e80:	f003 030f 	and.w	r3, r3, #15
 8001e84:	3b04      	subs	r3, #4
 8001e86:	0112      	lsls	r2, r2, #4
 8001e88:	b2d2      	uxtb	r2, r2
 8001e8a:	440b      	add	r3, r1
 8001e8c:	761a      	strb	r2, [r3, #24]
}
 8001e8e:	e009      	b.n	8001ea4 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	b2da      	uxtb	r2, r3
 8001e94:	4907      	ldr	r1, [pc, #28]	; (8001eb4 <NVIC_SetPriority+0x50>)
 8001e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e9a:	0112      	lsls	r2, r2, #4
 8001e9c:	b2d2      	uxtb	r2, r2
 8001e9e:	440b      	add	r3, r1
 8001ea0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001ea4:	bf00      	nop
 8001ea6:	370c      	adds	r7, #12
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eae:	4770      	bx	lr
 8001eb0:	e000ed00 	.word	0xe000ed00
 8001eb4:	e000e100 	.word	0xe000e100

08001eb8 <LL_DMA_EnableChannel>:
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	3b01      	subs	r3, #1
 8001ec6:	4a0b      	ldr	r2, [pc, #44]	; (8001ef4 <LL_DMA_EnableChannel+0x3c>)
 8001ec8:	5cd3      	ldrb	r3, [r2, r3]
 8001eca:	461a      	mov	r2, r3
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	4413      	add	r3, r2
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	683a      	ldr	r2, [r7, #0]
 8001ed4:	3a01      	subs	r2, #1
 8001ed6:	4907      	ldr	r1, [pc, #28]	; (8001ef4 <LL_DMA_EnableChannel+0x3c>)
 8001ed8:	5c8a      	ldrb	r2, [r1, r2]
 8001eda:	4611      	mov	r1, r2
 8001edc:	687a      	ldr	r2, [r7, #4]
 8001ede:	440a      	add	r2, r1
 8001ee0:	f043 0301 	orr.w	r3, r3, #1
 8001ee4:	6013      	str	r3, [r2, #0]
}
 8001ee6:	bf00      	nop
 8001ee8:	370c      	adds	r7, #12
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr
 8001ef2:	bf00      	nop
 8001ef4:	08004694 	.word	0x08004694

08001ef8 <LL_DMA_DisableChannel>:
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b083      	sub	sp, #12
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
 8001f00:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	3b01      	subs	r3, #1
 8001f06:	4a0b      	ldr	r2, [pc, #44]	; (8001f34 <LL_DMA_DisableChannel+0x3c>)
 8001f08:	5cd3      	ldrb	r3, [r2, r3]
 8001f0a:	461a      	mov	r2, r3
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	4413      	add	r3, r2
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	683a      	ldr	r2, [r7, #0]
 8001f14:	3a01      	subs	r2, #1
 8001f16:	4907      	ldr	r1, [pc, #28]	; (8001f34 <LL_DMA_DisableChannel+0x3c>)
 8001f18:	5c8a      	ldrb	r2, [r1, r2]
 8001f1a:	4611      	mov	r1, r2
 8001f1c:	687a      	ldr	r2, [r7, #4]
 8001f1e:	440a      	add	r2, r1
 8001f20:	f023 0301 	bic.w	r3, r3, #1
 8001f24:	6013      	str	r3, [r2, #0]
}
 8001f26:	bf00      	nop
 8001f28:	370c      	adds	r7, #12
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
 8001f32:	bf00      	nop
 8001f34:	08004694 	.word	0x08004694

08001f38 <LL_DMA_SetDataTransferDirection>:
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b085      	sub	sp, #20
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	60f8      	str	r0, [r7, #12]
 8001f40:	60b9      	str	r1, [r7, #8]
 8001f42:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8001f44:	68bb      	ldr	r3, [r7, #8]
 8001f46:	3b01      	subs	r3, #1
 8001f48:	4a0d      	ldr	r2, [pc, #52]	; (8001f80 <LL_DMA_SetDataTransferDirection+0x48>)
 8001f4a:	5cd3      	ldrb	r3, [r2, r3]
 8001f4c:	461a      	mov	r2, r3
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	4413      	add	r3, r2
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001f58:	f023 0310 	bic.w	r3, r3, #16
 8001f5c:	68ba      	ldr	r2, [r7, #8]
 8001f5e:	3a01      	subs	r2, #1
 8001f60:	4907      	ldr	r1, [pc, #28]	; (8001f80 <LL_DMA_SetDataTransferDirection+0x48>)
 8001f62:	5c8a      	ldrb	r2, [r1, r2]
 8001f64:	4611      	mov	r1, r2
 8001f66:	68fa      	ldr	r2, [r7, #12]
 8001f68:	440a      	add	r2, r1
 8001f6a:	4611      	mov	r1, r2
 8001f6c:	687a      	ldr	r2, [r7, #4]
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	600b      	str	r3, [r1, #0]
}
 8001f72:	bf00      	nop
 8001f74:	3714      	adds	r7, #20
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop
 8001f80:	08004694 	.word	0x08004694

08001f84 <LL_DMA_GetDataTransferDirection>:
{
 8001f84:	b480      	push	{r7}
 8001f86:	b083      	sub	sp, #12
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
 8001f8c:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	3b01      	subs	r3, #1
 8001f92:	4a07      	ldr	r2, [pc, #28]	; (8001fb0 <LL_DMA_GetDataTransferDirection+0x2c>)
 8001f94:	5cd3      	ldrb	r3, [r2, r3]
 8001f96:	461a      	mov	r2, r3
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	4413      	add	r3, r2
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	f244 0310 	movw	r3, #16400	; 0x4010
 8001fa2:	4013      	ands	r3, r2
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	370c      	adds	r7, #12
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fae:	4770      	bx	lr
 8001fb0:	08004694 	.word	0x08004694

08001fb4 <LL_DMA_SetMode>:
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b085      	sub	sp, #20
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	60f8      	str	r0, [r7, #12]
 8001fbc:	60b9      	str	r1, [r7, #8]
 8001fbe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_CIRC,
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	3b01      	subs	r3, #1
 8001fc4:	4a0c      	ldr	r2, [pc, #48]	; (8001ff8 <LL_DMA_SetMode+0x44>)
 8001fc6:	5cd3      	ldrb	r3, [r2, r3]
 8001fc8:	461a      	mov	r2, r3
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	4413      	add	r3, r2
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f023 0220 	bic.w	r2, r3, #32
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	3b01      	subs	r3, #1
 8001fd8:	4907      	ldr	r1, [pc, #28]	; (8001ff8 <LL_DMA_SetMode+0x44>)
 8001fda:	5ccb      	ldrb	r3, [r1, r3]
 8001fdc:	4619      	mov	r1, r3
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	440b      	add	r3, r1
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	600b      	str	r3, [r1, #0]
}
 8001fea:	bf00      	nop
 8001fec:	3714      	adds	r7, #20
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr
 8001ff6:	bf00      	nop
 8001ff8:	08004694 	.word	0x08004694

08001ffc <LL_DMA_SetPeriphIncMode>:
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b085      	sub	sp, #20
 8002000:	af00      	add	r7, sp, #0
 8002002:	60f8      	str	r0, [r7, #12]
 8002004:	60b9      	str	r1, [r7, #8]
 8002006:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PINC,
 8002008:	68bb      	ldr	r3, [r7, #8]
 800200a:	3b01      	subs	r3, #1
 800200c:	4a0c      	ldr	r2, [pc, #48]	; (8002040 <LL_DMA_SetPeriphIncMode+0x44>)
 800200e:	5cd3      	ldrb	r3, [r2, r3]
 8002010:	461a      	mov	r2, r3
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	4413      	add	r3, r2
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800201c:	68bb      	ldr	r3, [r7, #8]
 800201e:	3b01      	subs	r3, #1
 8002020:	4907      	ldr	r1, [pc, #28]	; (8002040 <LL_DMA_SetPeriphIncMode+0x44>)
 8002022:	5ccb      	ldrb	r3, [r1, r3]
 8002024:	4619      	mov	r1, r3
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	440b      	add	r3, r1
 800202a:	4619      	mov	r1, r3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	4313      	orrs	r3, r2
 8002030:	600b      	str	r3, [r1, #0]
}
 8002032:	bf00      	nop
 8002034:	3714      	adds	r7, #20
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr
 800203e:	bf00      	nop
 8002040:	08004694 	.word	0x08004694

08002044 <LL_DMA_SetMemoryIncMode>:
{
 8002044:	b480      	push	{r7}
 8002046:	b085      	sub	sp, #20
 8002048:	af00      	add	r7, sp, #0
 800204a:	60f8      	str	r0, [r7, #12]
 800204c:	60b9      	str	r1, [r7, #8]
 800204e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MINC,
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	3b01      	subs	r3, #1
 8002054:	4a0c      	ldr	r2, [pc, #48]	; (8002088 <LL_DMA_SetMemoryIncMode+0x44>)
 8002056:	5cd3      	ldrb	r3, [r2, r3]
 8002058:	461a      	mov	r2, r3
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	4413      	add	r3, r2
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	3b01      	subs	r3, #1
 8002068:	4907      	ldr	r1, [pc, #28]	; (8002088 <LL_DMA_SetMemoryIncMode+0x44>)
 800206a:	5ccb      	ldrb	r3, [r1, r3]
 800206c:	4619      	mov	r1, r3
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	440b      	add	r3, r1
 8002072:	4619      	mov	r1, r3
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	4313      	orrs	r3, r2
 8002078:	600b      	str	r3, [r1, #0]
}
 800207a:	bf00      	nop
 800207c:	3714      	adds	r7, #20
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop
 8002088:	08004694 	.word	0x08004694

0800208c <LL_DMA_SetPeriphSize>:
{
 800208c:	b480      	push	{r7}
 800208e:	b085      	sub	sp, #20
 8002090:	af00      	add	r7, sp, #0
 8002092:	60f8      	str	r0, [r7, #12]
 8002094:	60b9      	str	r1, [r7, #8]
 8002096:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PSIZE,
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	3b01      	subs	r3, #1
 800209c:	4a0c      	ldr	r2, [pc, #48]	; (80020d0 <LL_DMA_SetPeriphSize+0x44>)
 800209e:	5cd3      	ldrb	r3, [r2, r3]
 80020a0:	461a      	mov	r2, r3
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	4413      	add	r3, r2
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	3b01      	subs	r3, #1
 80020b0:	4907      	ldr	r1, [pc, #28]	; (80020d0 <LL_DMA_SetPeriphSize+0x44>)
 80020b2:	5ccb      	ldrb	r3, [r1, r3]
 80020b4:	4619      	mov	r1, r3
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	440b      	add	r3, r1
 80020ba:	4619      	mov	r1, r3
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	4313      	orrs	r3, r2
 80020c0:	600b      	str	r3, [r1, #0]
}
 80020c2:	bf00      	nop
 80020c4:	3714      	adds	r7, #20
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	08004694 	.word	0x08004694

080020d4 <LL_DMA_SetMemorySize>:
{
 80020d4:	b480      	push	{r7}
 80020d6:	b085      	sub	sp, #20
 80020d8:	af00      	add	r7, sp, #0
 80020da:	60f8      	str	r0, [r7, #12]
 80020dc:	60b9      	str	r1, [r7, #8]
 80020de:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MSIZE,
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	3b01      	subs	r3, #1
 80020e4:	4a0c      	ldr	r2, [pc, #48]	; (8002118 <LL_DMA_SetMemorySize+0x44>)
 80020e6:	5cd3      	ldrb	r3, [r2, r3]
 80020e8:	461a      	mov	r2, r3
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	4413      	add	r3, r2
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80020f4:	68bb      	ldr	r3, [r7, #8]
 80020f6:	3b01      	subs	r3, #1
 80020f8:	4907      	ldr	r1, [pc, #28]	; (8002118 <LL_DMA_SetMemorySize+0x44>)
 80020fa:	5ccb      	ldrb	r3, [r1, r3]
 80020fc:	4619      	mov	r1, r3
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	440b      	add	r3, r1
 8002102:	4619      	mov	r1, r3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	4313      	orrs	r3, r2
 8002108:	600b      	str	r3, [r1, #0]
}
 800210a:	bf00      	nop
 800210c:	3714      	adds	r7, #20
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr
 8002116:	bf00      	nop
 8002118:	08004694 	.word	0x08004694

0800211c <LL_DMA_SetChannelPriorityLevel>:
{
 800211c:	b480      	push	{r7}
 800211e:	b085      	sub	sp, #20
 8002120:	af00      	add	r7, sp, #0
 8002122:	60f8      	str	r0, [r7, #12]
 8002124:	60b9      	str	r1, [r7, #8]
 8002126:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL,
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	3b01      	subs	r3, #1
 800212c:	4a0c      	ldr	r2, [pc, #48]	; (8002160 <LL_DMA_SetChannelPriorityLevel+0x44>)
 800212e:	5cd3      	ldrb	r3, [r2, r3]
 8002130:	461a      	mov	r2, r3
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	4413      	add	r3, r2
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	3b01      	subs	r3, #1
 8002140:	4907      	ldr	r1, [pc, #28]	; (8002160 <LL_DMA_SetChannelPriorityLevel+0x44>)
 8002142:	5ccb      	ldrb	r3, [r1, r3]
 8002144:	4619      	mov	r1, r3
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	440b      	add	r3, r1
 800214a:	4619      	mov	r1, r3
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	4313      	orrs	r3, r2
 8002150:	600b      	str	r3, [r1, #0]
}
 8002152:	bf00      	nop
 8002154:	3714      	adds	r7, #20
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	08004694 	.word	0x08004694

08002164 <LL_DMA_SetDataLength>:
{
 8002164:	b480      	push	{r7}
 8002166:	b085      	sub	sp, #20
 8002168:	af00      	add	r7, sp, #0
 800216a:	60f8      	str	r0, [r7, #12]
 800216c:	60b9      	str	r1, [r7, #8]
 800216e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	3b01      	subs	r3, #1
 8002174:	4a0c      	ldr	r2, [pc, #48]	; (80021a8 <LL_DMA_SetDataLength+0x44>)
 8002176:	5cd3      	ldrb	r3, [r2, r3]
 8002178:	461a      	mov	r2, r3
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	4413      	add	r3, r2
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	0c1b      	lsrs	r3, r3, #16
 8002182:	041b      	lsls	r3, r3, #16
 8002184:	68ba      	ldr	r2, [r7, #8]
 8002186:	3a01      	subs	r2, #1
 8002188:	4907      	ldr	r1, [pc, #28]	; (80021a8 <LL_DMA_SetDataLength+0x44>)
 800218a:	5c8a      	ldrb	r2, [r1, r2]
 800218c:	4611      	mov	r1, r2
 800218e:	68fa      	ldr	r2, [r7, #12]
 8002190:	440a      	add	r2, r1
 8002192:	4611      	mov	r1, r2
 8002194:	687a      	ldr	r2, [r7, #4]
 8002196:	4313      	orrs	r3, r2
 8002198:	604b      	str	r3, [r1, #4]
}
 800219a:	bf00      	nop
 800219c:	3714      	adds	r7, #20
 800219e:	46bd      	mov	sp, r7
 80021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a4:	4770      	bx	lr
 80021a6:	bf00      	nop
 80021a8:	08004694 	.word	0x08004694

080021ac <LL_DMA_GetDataLength>:
{
 80021ac:	b480      	push	{r7}
 80021ae:	b083      	sub	sp, #12
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	3b01      	subs	r3, #1
 80021ba:	4a06      	ldr	r2, [pc, #24]	; (80021d4 <LL_DMA_GetDataLength+0x28>)
 80021bc:	5cd3      	ldrb	r3, [r2, r3]
 80021be:	461a      	mov	r2, r3
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	4413      	add	r3, r2
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	b29b      	uxth	r3, r3
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	370c      	adds	r7, #12
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr
 80021d4:	08004694 	.word	0x08004694

080021d8 <LL_DMA_ConfigAddresses>:
{
 80021d8:	b480      	push	{r7}
 80021da:	b085      	sub	sp, #20
 80021dc:	af00      	add	r7, sp, #0
 80021de:	60f8      	str	r0, [r7, #12]
 80021e0:	60b9      	str	r1, [r7, #8]
 80021e2:	607a      	str	r2, [r7, #4]
 80021e4:	603b      	str	r3, [r7, #0]
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 80021e6:	69bb      	ldr	r3, [r7, #24]
 80021e8:	2b10      	cmp	r3, #16
 80021ea:	d114      	bne.n	8002216 <LL_DMA_ConfigAddresses+0x3e>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, SrcAddress);
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	3b01      	subs	r3, #1
 80021f0:	4a16      	ldr	r2, [pc, #88]	; (800224c <LL_DMA_ConfigAddresses+0x74>)
 80021f2:	5cd3      	ldrb	r3, [r2, r3]
 80021f4:	461a      	mov	r2, r3
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	4413      	add	r3, r2
 80021fa:	461a      	mov	r2, r3
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, DstAddress);
 8002200:	68bb      	ldr	r3, [r7, #8]
 8002202:	3b01      	subs	r3, #1
 8002204:	4a11      	ldr	r2, [pc, #68]	; (800224c <LL_DMA_ConfigAddresses+0x74>)
 8002206:	5cd3      	ldrb	r3, [r2, r3]
 8002208:	461a      	mov	r2, r3
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	4413      	add	r3, r2
 800220e:	461a      	mov	r2, r3
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	6093      	str	r3, [r2, #8]
}
 8002214:	e013      	b.n	800223e <LL_DMA_ConfigAddresses+0x66>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, SrcAddress);
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	3b01      	subs	r3, #1
 800221a:	4a0c      	ldr	r2, [pc, #48]	; (800224c <LL_DMA_ConfigAddresses+0x74>)
 800221c:	5cd3      	ldrb	r3, [r2, r3]
 800221e:	461a      	mov	r2, r3
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	4413      	add	r3, r2
 8002224:	461a      	mov	r2, r3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, DstAddress);
 800222a:	68bb      	ldr	r3, [r7, #8]
 800222c:	3b01      	subs	r3, #1
 800222e:	4a07      	ldr	r2, [pc, #28]	; (800224c <LL_DMA_ConfigAddresses+0x74>)
 8002230:	5cd3      	ldrb	r3, [r2, r3]
 8002232:	461a      	mov	r2, r3
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	4413      	add	r3, r2
 8002238:	461a      	mov	r2, r3
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	60d3      	str	r3, [r2, #12]
}
 800223e:	bf00      	nop
 8002240:	3714      	adds	r7, #20
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr
 800224a:	bf00      	nop
 800224c:	08004694 	.word	0x08004694

08002250 <LL_DMA_SetMemoryAddress>:
{
 8002250:	b480      	push	{r7}
 8002252:	b085      	sub	sp, #20
 8002254:	af00      	add	r7, sp, #0
 8002256:	60f8      	str	r0, [r7, #12]
 8002258:	60b9      	str	r1, [r7, #8]
 800225a:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	3b01      	subs	r3, #1
 8002260:	4a06      	ldr	r2, [pc, #24]	; (800227c <LL_DMA_SetMemoryAddress+0x2c>)
 8002262:	5cd3      	ldrb	r3, [r2, r3]
 8002264:	461a      	mov	r2, r3
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	4413      	add	r3, r2
 800226a:	461a      	mov	r2, r3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	60d3      	str	r3, [r2, #12]
}
 8002270:	bf00      	nop
 8002272:	3714      	adds	r7, #20
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr
 800227c:	08004694 	.word	0x08004694

08002280 <LL_DMA_SetPeriphAddress>:
{
 8002280:	b480      	push	{r7}
 8002282:	b085      	sub	sp, #20
 8002284:	af00      	add	r7, sp, #0
 8002286:	60f8      	str	r0, [r7, #12]
 8002288:	60b9      	str	r1, [r7, #8]
 800228a:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	3b01      	subs	r3, #1
 8002290:	4a06      	ldr	r2, [pc, #24]	; (80022ac <LL_DMA_SetPeriphAddress+0x2c>)
 8002292:	5cd3      	ldrb	r3, [r2, r3]
 8002294:	461a      	mov	r2, r3
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	4413      	add	r3, r2
 800229a:	461a      	mov	r2, r3
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6093      	str	r3, [r2, #8]
}
 80022a0:	bf00      	nop
 80022a2:	3714      	adds	r7, #20
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr
 80022ac:	08004694 	.word	0x08004694

080022b0 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
 80022b8:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	3b01      	subs	r3, #1
 80022be:	4a0b      	ldr	r2, [pc, #44]	; (80022ec <LL_DMA_EnableIT_TC+0x3c>)
 80022c0:	5cd3      	ldrb	r3, [r2, r3]
 80022c2:	461a      	mov	r2, r3
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	4413      	add	r3, r2
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	683a      	ldr	r2, [r7, #0]
 80022cc:	3a01      	subs	r2, #1
 80022ce:	4907      	ldr	r1, [pc, #28]	; (80022ec <LL_DMA_EnableIT_TC+0x3c>)
 80022d0:	5c8a      	ldrb	r2, [r1, r2]
 80022d2:	4611      	mov	r1, r2
 80022d4:	687a      	ldr	r2, [r7, #4]
 80022d6:	440a      	add	r2, r1
 80022d8:	f043 0302 	orr.w	r3, r3, #2
 80022dc:	6013      	str	r3, [r2, #0]
}
 80022de:	bf00      	nop
 80022e0:	370c      	adds	r7, #12
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr
 80022ea:	bf00      	nop
 80022ec:	08004694 	.word	0x08004694

080022f0 <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b083      	sub	sp, #12
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
 80022f8:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TEIE);
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	3b01      	subs	r3, #1
 80022fe:	4a0b      	ldr	r2, [pc, #44]	; (800232c <LL_DMA_EnableIT_TE+0x3c>)
 8002300:	5cd3      	ldrb	r3, [r2, r3]
 8002302:	461a      	mov	r2, r3
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	4413      	add	r3, r2
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	683a      	ldr	r2, [r7, #0]
 800230c:	3a01      	subs	r2, #1
 800230e:	4907      	ldr	r1, [pc, #28]	; (800232c <LL_DMA_EnableIT_TE+0x3c>)
 8002310:	5c8a      	ldrb	r2, [r1, r2]
 8002312:	4611      	mov	r1, r2
 8002314:	687a      	ldr	r2, [r7, #4]
 8002316:	440a      	add	r2, r1
 8002318:	f043 0308 	orr.w	r3, r3, #8
 800231c:	6013      	str	r3, [r2, #0]
}
 800231e:	bf00      	nop
 8002320:	370c      	adds	r7, #12
 8002322:	46bd      	mov	sp, r7
 8002324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002328:	4770      	bx	lr
 800232a:	bf00      	nop
 800232c:	08004694 	.word	0x08004694

08002330 <LL_AHB1_GRP1_EnableClock>:
{
 8002330:	b480      	push	{r7}
 8002332:	b085      	sub	sp, #20
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8002338:	4b08      	ldr	r3, [pc, #32]	; (800235c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800233a:	695a      	ldr	r2, [r3, #20]
 800233c:	4907      	ldr	r1, [pc, #28]	; (800235c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	4313      	orrs	r3, r2
 8002342:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8002344:	4b05      	ldr	r3, [pc, #20]	; (800235c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002346:	695a      	ldr	r2, [r3, #20]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	4013      	ands	r3, r2
 800234c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800234e:	68fb      	ldr	r3, [r7, #12]
}
 8002350:	bf00      	nop
 8002352:	3714      	adds	r7, #20
 8002354:	46bd      	mov	sp, r7
 8002356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235a:	4770      	bx	lr
 800235c:	40021000 	.word	0x40021000

08002360 <LL_APB1_GRP1_EnableClock>:
{
 8002360:	b480      	push	{r7}
 8002362:	b085      	sub	sp, #20
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002368:	4b08      	ldr	r3, [pc, #32]	; (800238c <LL_APB1_GRP1_EnableClock+0x2c>)
 800236a:	69da      	ldr	r2, [r3, #28]
 800236c:	4907      	ldr	r1, [pc, #28]	; (800238c <LL_APB1_GRP1_EnableClock+0x2c>)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	4313      	orrs	r3, r2
 8002372:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002374:	4b05      	ldr	r3, [pc, #20]	; (800238c <LL_APB1_GRP1_EnableClock+0x2c>)
 8002376:	69da      	ldr	r2, [r3, #28]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	4013      	ands	r3, r2
 800237c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800237e:	68fb      	ldr	r3, [r7, #12]
}
 8002380:	bf00      	nop
 8002382:	3714      	adds	r7, #20
 8002384:	46bd      	mov	sp, r7
 8002386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238a:	4770      	bx	lr
 800238c:	40021000 	.word	0x40021000

08002390 <LL_USART_Enable>:
{
 8002390:	b480      	push	{r7}
 8002392:	b083      	sub	sp, #12
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f043 0201 	orr.w	r2, r3, #1
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	601a      	str	r2, [r3, #0]
}
 80023a4:	bf00      	nop
 80023a6:	370c      	adds	r7, #12
 80023a8:	46bd      	mov	sp, r7
 80023aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ae:	4770      	bx	lr

080023b0 <LL_USART_ConfigAsyncMode>:
{
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	609a      	str	r2, [r3, #8]
}
 80023d0:	bf00      	nop
 80023d2:	370c      	adds	r7, #12
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr

080023dc <LL_USART_DisableIT_CTS>:
  * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
{
 80023dc:	b480      	push	{r7}
 80023de:	b083      	sub	sp, #12
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	689b      	ldr	r3, [r3, #8]
 80023e8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	609a      	str	r2, [r3, #8]
}
 80023f0:	bf00      	nop
 80023f2:	370c      	adds	r7, #12
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr

080023fc <LL_USART_EnableDMAReq_RX>:
  * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b083      	sub	sp, #12
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	609a      	str	r2, [r3, #8]
}
 8002410:	bf00      	nop
 8002412:	370c      	adds	r7, #12
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr

0800241c <LL_USART_EnableDMAReq_TX>:
  * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	609a      	str	r2, [r3, #8]
}
 8002430:	bf00      	nop
 8002432:	370c      	adds	r7, #12
 8002434:	46bd      	mov	sp, r7
 8002436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243a:	4770      	bx	lr

0800243c <LL_USART_DMA_GetRegAddr>:
  *         @arg @ref LL_USART_DMA_REG_DATA_TRANSMIT
  *         @arg @ref LL_USART_DMA_REG_DATA_RECEIVE
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(USART_TypeDef *USARTx, uint32_t Direction)
{
 800243c:	b490      	push	{r4, r7}
 800243e:	b082      	sub	sp, #8
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	6039      	str	r1, [r7, #0]
  register uint32_t data_reg_addr = 0U;
 8002446:	2400      	movs	r4, #0

  if (Direction == LL_USART_DMA_REG_DATA_TRANSMIT)
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d103      	bne.n	8002456 <LL_USART_DMA_GetRegAddr+0x1a>
  {
    /* return address of TDR register */
    data_reg_addr = (uint32_t) &(USARTx->TDR);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	3328      	adds	r3, #40	; 0x28
 8002452:	461c      	mov	r4, r3
 8002454:	e002      	b.n	800245c <LL_USART_DMA_GetRegAddr+0x20>
  }
  else
  {
    /* return address of RDR register */
    data_reg_addr = (uint32_t) &(USARTx->RDR);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	3324      	adds	r3, #36	; 0x24
 800245a:	461c      	mov	r4, r3
  }

  return data_reg_addr;
 800245c:	4623      	mov	r3, r4
}
 800245e:	4618      	mov	r0, r3
 8002460:	3708      	adds	r7, #8
 8002462:	46bd      	mov	sp, r7
 8002464:	bc90      	pop	{r4, r7}
 8002466:	4770      	bx	lr

08002468 <USART2_RegisterCallback>:
/* Declaration and initialization of callback function */
static void (* USART2_ProcessData)(const uint8_t* data, uint16_t len) = 0;

/* Register callback */
void USART2_RegisterCallback(void *callback)
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
	if(callback != 0)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d002      	beq.n	800247c <USART2_RegisterCallback+0x14>
	{
		USART2_ProcessData = callback;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	4a03      	ldr	r2, [pc, #12]	; (8002488 <USART2_RegisterCallback+0x20>)
 800247a:	6013      	str	r3, [r2, #0]
	}
}
 800247c:	bf00      	nop
 800247e:	370c      	adds	r7, #12
 8002480:	46bd      	mov	sp, r7
 8002482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002486:	4770      	bx	lr
 8002488:	200000b8 	.word	0x200000b8

0800248c <MX_USART2_UART_Init>:
	// type global variables here


/* USART2 init function */
void MX_USART2_UART_Init(void)
{
 800248c:	b5b0      	push	{r4, r5, r7, lr}
 800248e:	b090      	sub	sp, #64	; 0x40
 8002490:	af02      	add	r7, sp, #8
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002492:	f107 031c 	add.w	r3, r7, #28
 8002496:	2200      	movs	r2, #0
 8002498:	601a      	str	r2, [r3, #0]
 800249a:	605a      	str	r2, [r3, #4]
 800249c:	609a      	str	r2, [r3, #8]
 800249e:	60da      	str	r2, [r3, #12]
 80024a0:	611a      	str	r2, [r3, #16]
 80024a2:	615a      	str	r2, [r3, #20]
 80024a4:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a6:	1d3b      	adds	r3, r7, #4
 80024a8:	2200      	movs	r2, #0
 80024aa:	601a      	str	r2, [r3, #0]
 80024ac:	605a      	str	r2, [r3, #4]
 80024ae:	609a      	str	r2, [r3, #8]
 80024b0:	60da      	str	r2, [r3, #12]
 80024b2:	611a      	str	r2, [r3, #16]
 80024b4:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 80024b6:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80024ba:	f7ff ff51 	bl	8002360 <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80024be:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80024c2:	f7ff ff35 	bl	8002330 <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration  
  PA2   ------> USART2_TX
  PA15   ------> USART2_RX 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_15;
 80024c6:	f248 0304 	movw	r3, #32772	; 0x8004
 80024ca:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80024cc:	2302      	movs	r3, #2
 80024ce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80024d0:	2303      	movs	r3, #3
 80024d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80024d4:	2300      	movs	r3, #0
 80024d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80024d8:	2300      	movs	r3, #0
 80024da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80024dc:	2307      	movs	r3, #7
 80024de:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024e0:	1d3b      	adds	r3, r7, #4
 80024e2:	4619      	mov	r1, r3
 80024e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024e8:	f7fe fc3b 	bl	8000d62 <LL_GPIO_Init>
   */
  
  /* USART2_RX Init */

  	  // type DMA USART Rx configuration here
  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 80024ec:	2200      	movs	r2, #0
 80024ee:	2106      	movs	r1, #6
 80024f0:	484f      	ldr	r0, [pc, #316]	; (8002630 <MX_USART2_UART_Init+0x1a4>)
 80024f2:	f7ff fd21 	bl	8001f38 <LL_DMA_SetDataTransferDirection>
  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PRIORITY_MEDIUM);
 80024f6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80024fa:	2106      	movs	r1, #6
 80024fc:	484c      	ldr	r0, [pc, #304]	; (8002630 <MX_USART2_UART_Init+0x1a4>)
 80024fe:	f7ff fe0d 	bl	800211c <LL_DMA_SetChannelPriorityLevel>
  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MODE_NORMAL);
 8002502:	2200      	movs	r2, #0
 8002504:	2106      	movs	r1, #6
 8002506:	484a      	ldr	r0, [pc, #296]	; (8002630 <MX_USART2_UART_Init+0x1a4>)
 8002508:	f7ff fd54 	bl	8001fb4 <LL_DMA_SetMode>
  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PERIPH_NOINCREMENT);
 800250c:	2200      	movs	r2, #0
 800250e:	2106      	movs	r1, #6
 8002510:	4847      	ldr	r0, [pc, #284]	; (8002630 <MX_USART2_UART_Init+0x1a4>)
 8002512:	f7ff fd73 	bl	8001ffc <LL_DMA_SetPeriphIncMode>
  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MEMORY_INCREMENT);
 8002516:	2280      	movs	r2, #128	; 0x80
 8002518:	2106      	movs	r1, #6
 800251a:	4845      	ldr	r0, [pc, #276]	; (8002630 <MX_USART2_UART_Init+0x1a4>)
 800251c:	f7ff fd92 	bl	8002044 <LL_DMA_SetMemoryIncMode>
  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PDATAALIGN_BYTE);
 8002520:	2200      	movs	r2, #0
 8002522:	2106      	movs	r1, #6
 8002524:	4842      	ldr	r0, [pc, #264]	; (8002630 <MX_USART2_UART_Init+0x1a4>)
 8002526:	f7ff fdb1 	bl	800208c <LL_DMA_SetPeriphSize>
  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MDATAALIGN_BYTE);
 800252a:	2200      	movs	r2, #0
 800252c:	2106      	movs	r1, #6
 800252e:	4840      	ldr	r0, [pc, #256]	; (8002630 <MX_USART2_UART_Init+0x1a4>)
 8002530:	f7ff fdd0 	bl	80020d4 <LL_DMA_SetMemorySize>

  LL_DMA_ConfigAddresses(DMA1, LL_DMA_CHANNEL_6,
 8002534:	2101      	movs	r1, #1
 8002536:	483f      	ldr	r0, [pc, #252]	; (8002634 <MX_USART2_UART_Init+0x1a8>)
 8002538:	f7ff ff80 	bl	800243c <LL_USART_DMA_GetRegAddr>
 800253c:	4605      	mov	r5, r0
 800253e:	4c3e      	ldr	r4, [pc, #248]	; (8002638 <MX_USART2_UART_Init+0x1ac>)
 8002540:	2106      	movs	r1, #6
 8002542:	483b      	ldr	r0, [pc, #236]	; (8002630 <MX_USART2_UART_Init+0x1a4>)
 8002544:	f7ff fd1e 	bl	8001f84 <LL_DMA_GetDataTransferDirection>
 8002548:	4603      	mov	r3, r0
 800254a:	9300      	str	r3, [sp, #0]
 800254c:	4623      	mov	r3, r4
 800254e:	462a      	mov	r2, r5
 8002550:	2106      	movs	r1, #6
 8002552:	4837      	ldr	r0, [pc, #220]	; (8002630 <MX_USART2_UART_Init+0x1a4>)
 8002554:	f7ff fe40 	bl	80021d8 <LL_DMA_ConfigAddresses>
  						 LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_RECEIVE),
  						 (uint32_t)bufferUSART2dma,
  						 LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6));

  LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6, DMA_USART2_BUFFER_SIZE);
 8002558:	f44f 7280 	mov.w	r2, #256	; 0x100
 800255c:	2106      	movs	r1, #6
 800255e:	4834      	ldr	r0, [pc, #208]	; (8002630 <MX_USART2_UART_Init+0x1a4>)
 8002560:	f7ff fe00 	bl	8002164 <LL_DMA_SetDataLength>
  LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 8002564:	2106      	movs	r1, #6
 8002566:	4832      	ldr	r0, [pc, #200]	; (8002630 <MX_USART2_UART_Init+0x1a4>)
 8002568:	f7ff fca6 	bl	8001eb8 <LL_DMA_EnableChannel>
  LL_USART_EnableDMAReq_RX(USART2);
 800256c:	4831      	ldr	r0, [pc, #196]	; (8002634 <MX_USART2_UART_Init+0x1a8>)
 800256e:	f7ff ff45 	bl	80023fc <LL_USART_EnableDMAReq_RX>
  #endif

  /* USART2_TX Init */

	  // type DMA USART Tx configuration here
    LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_7, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8002572:	2210      	movs	r2, #16
 8002574:	2107      	movs	r1, #7
 8002576:	482e      	ldr	r0, [pc, #184]	; (8002630 <MX_USART2_UART_Init+0x1a4>)
 8002578:	f7ff fcde 	bl	8001f38 <LL_DMA_SetDataTransferDirection>
    LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PRIORITY_MEDIUM);
 800257c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002580:	2107      	movs	r1, #7
 8002582:	482b      	ldr	r0, [pc, #172]	; (8002630 <MX_USART2_UART_Init+0x1a4>)
 8002584:	f7ff fdca 	bl	800211c <LL_DMA_SetChannelPriorityLevel>
    LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MODE_NORMAL);
 8002588:	2200      	movs	r2, #0
 800258a:	2107      	movs	r1, #7
 800258c:	4828      	ldr	r0, [pc, #160]	; (8002630 <MX_USART2_UART_Init+0x1a4>)
 800258e:	f7ff fd11 	bl	8001fb4 <LL_DMA_SetMode>
    LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PERIPH_NOINCREMENT);
 8002592:	2200      	movs	r2, #0
 8002594:	2107      	movs	r1, #7
 8002596:	4826      	ldr	r0, [pc, #152]	; (8002630 <MX_USART2_UART_Init+0x1a4>)
 8002598:	f7ff fd30 	bl	8001ffc <LL_DMA_SetPeriphIncMode>
    LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MEMORY_INCREMENT);
 800259c:	2280      	movs	r2, #128	; 0x80
 800259e:	2107      	movs	r1, #7
 80025a0:	4823      	ldr	r0, [pc, #140]	; (8002630 <MX_USART2_UART_Init+0x1a4>)
 80025a2:	f7ff fd4f 	bl	8002044 <LL_DMA_SetMemoryIncMode>
    LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PDATAALIGN_BYTE);
 80025a6:	2200      	movs	r2, #0
 80025a8:	2107      	movs	r1, #7
 80025aa:	4821      	ldr	r0, [pc, #132]	; (8002630 <MX_USART2_UART_Init+0x1a4>)
 80025ac:	f7ff fd6e 	bl	800208c <LL_DMA_SetPeriphSize>
    LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MDATAALIGN_BYTE);
 80025b0:	2200      	movs	r2, #0
 80025b2:	2107      	movs	r1, #7
 80025b4:	481e      	ldr	r0, [pc, #120]	; (8002630 <MX_USART2_UART_Init+0x1a4>)
 80025b6:	f7ff fd8d 	bl	80020d4 <LL_DMA_SetMemorySize>

    LL_DMA_SetPeriphAddress(DMA1, LL_DMA_CHANNEL_7, LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_TRANSMIT));
 80025ba:	2100      	movs	r1, #0
 80025bc:	481d      	ldr	r0, [pc, #116]	; (8002634 <MX_USART2_UART_Init+0x1a8>)
 80025be:	f7ff ff3d 	bl	800243c <LL_USART_DMA_GetRegAddr>
 80025c2:	4603      	mov	r3, r0
 80025c4:	461a      	mov	r2, r3
 80025c6:	2107      	movs	r1, #7
 80025c8:	4819      	ldr	r0, [pc, #100]	; (8002630 <MX_USART2_UART_Init+0x1a4>)
 80025ca:	f7ff fe59 	bl	8002280 <LL_DMA_SetPeriphAddress>
    LL_USART_EnableDMAReq_TX(USART2);
 80025ce:	4819      	ldr	r0, [pc, #100]	; (8002634 <MX_USART2_UART_Init+0x1a8>)
 80025d0:	f7ff ff24 	bl	800241c <LL_USART_EnableDMAReq_TX>

    LL_DMA_EnableIT_TE(DMA1, LL_DMA_CHANNEL_7);
 80025d4:	2107      	movs	r1, #7
 80025d6:	4816      	ldr	r0, [pc, #88]	; (8002630 <MX_USART2_UART_Init+0x1a4>)
 80025d8:	f7ff fe8a 	bl	80022f0 <LL_DMA_EnableIT_TE>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, 0);
 80025dc:	2100      	movs	r1, #0
 80025de:	2026      	movs	r0, #38	; 0x26
 80025e0:	f7ff fc40 	bl	8001e64 <NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 80025e4:	2026      	movs	r0, #38	; 0x26
 80025e6:	f7ff fc23 	bl	8001e30 <NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 115200;
 80025ea:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80025ee:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80025f0:	2300      	movs	r3, #0
 80025f2:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80025f4:	2300      	movs	r3, #0
 80025f6:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80025f8:	2300      	movs	r3, #0
 80025fa:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80025fc:	230c      	movs	r3, #12
 80025fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002600:	2300      	movs	r3, #0
 8002602:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002604:	2300      	movs	r3, #0
 8002606:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8002608:	f107 031c 	add.w	r3, r7, #28
 800260c:	4619      	mov	r1, r3
 800260e:	4809      	ldr	r0, [pc, #36]	; (8002634 <MX_USART2_UART_Init+0x1a8>)
 8002610:	f7fe fe2c 	bl	800126c <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8002614:	4807      	ldr	r0, [pc, #28]	; (8002634 <MX_USART2_UART_Init+0x1a8>)
 8002616:	f7ff fecb 	bl	80023b0 <LL_USART_ConfigAsyncMode>
  LL_USART_DisableIT_CTS(USART2);
 800261a:	4806      	ldr	r0, [pc, #24]	; (8002634 <MX_USART2_UART_Init+0x1a8>)
 800261c:	f7ff fede 	bl	80023dc <LL_USART_DisableIT_CTS>

  	  //type your code here:
#if !POLLING
  LL_USART_EnableIT_IDLE(USART2);
#endif
  LL_USART_Enable(USART2);
 8002620:	4804      	ldr	r0, [pc, #16]	; (8002634 <MX_USART2_UART_Init+0x1a8>)
 8002622:	f7ff feb5 	bl	8002390 <LL_USART_Enable>
}
 8002626:	bf00      	nop
 8002628:	3738      	adds	r7, #56	; 0x38
 800262a:	46bd      	mov	sp, r7
 800262c:	bdb0      	pop	{r4, r5, r7, pc}
 800262e:	bf00      	nop
 8002630:	40020000 	.word	0x40020000
 8002634:	40004400 	.word	0x40004400
 8002638:	200000d0 	.word	0x200000d0

0800263c <USART2_PutBuffer>:


// Send data stored in buffer with DMA
void USART2_PutBuffer(uint8_t *buffer, uint8_t length)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
 8002644:	460b      	mov	r3, r1
 8002646:	70fb      	strb	r3, [r7, #3]
	LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_7, (uint32_t)buffer);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	461a      	mov	r2, r3
 800264c:	2107      	movs	r1, #7
 800264e:	480a      	ldr	r0, [pc, #40]	; (8002678 <USART2_PutBuffer+0x3c>)
 8002650:	f7ff fdfe 	bl	8002250 <LL_DMA_SetMemoryAddress>

	LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_7, length);
 8002654:	78fb      	ldrb	r3, [r7, #3]
 8002656:	461a      	mov	r2, r3
 8002658:	2107      	movs	r1, #7
 800265a:	4807      	ldr	r0, [pc, #28]	; (8002678 <USART2_PutBuffer+0x3c>)
 800265c:	f7ff fd82 	bl	8002164 <LL_DMA_SetDataLength>

	LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_7);
 8002660:	2107      	movs	r1, #7
 8002662:	4805      	ldr	r0, [pc, #20]	; (8002678 <USART2_PutBuffer+0x3c>)
 8002664:	f7ff fe24 	bl	80022b0 <LL_DMA_EnableIT_TC>

	LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_7);
 8002668:	2107      	movs	r1, #7
 800266a:	4803      	ldr	r0, [pc, #12]	; (8002678 <USART2_PutBuffer+0x3c>)
 800266c:	f7ff fc24 	bl	8001eb8 <LL_DMA_EnableChannel>
}
 8002670:	bf00      	nop
 8002672:	3708      	adds	r7, #8
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}
 8002678:	40020000 	.word	0x40020000

0800267c <USART2_CheckDmaReception>:
 *	Keeps track of pointer pointing to Rx memory buffer and resets the pointer if overflow is possible in next Rx.
 *	Refer to reference manual - "normal memory mode" and "increment memory mode".
 */

void USART2_CheckDmaReception(void)
{
 800267c:	b5b0      	push	{r4, r5, r7, lr}
 800267e:	b084      	sub	sp, #16
 8002680:	af02      	add	r7, sp, #8
	//type your implementation here
	if(USART2_ProcessData == 0) return;
 8002682:	4b3d      	ldr	r3, [pc, #244]	; (8002778 <USART2_CheckDmaReception+0xfc>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d072      	beq.n	8002770 <USART2_CheckDmaReception+0xf4>

		static uint16_t old_pos = 0;

		uint16_t pos = DMA_USART2_BUFFER_SIZE - LL_DMA_GetDataLength(DMA1, LL_DMA_CHANNEL_6);
 800268a:	2106      	movs	r1, #6
 800268c:	483b      	ldr	r0, [pc, #236]	; (800277c <USART2_CheckDmaReception+0x100>)
 800268e:	f7ff fd8d 	bl	80021ac <LL_DMA_GetDataLength>
 8002692:	4603      	mov	r3, r0
 8002694:	b29b      	uxth	r3, r3
 8002696:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800269a:	80fb      	strh	r3, [r7, #6]

		occupied_memory=pos;
 800269c:	88fb      	ldrh	r3, [r7, #6]
 800269e:	b2da      	uxtb	r2, r3
 80026a0:	4b37      	ldr	r3, [pc, #220]	; (8002780 <USART2_CheckDmaReception+0x104>)
 80026a2:	701a      	strb	r2, [r3, #0]
		load=(float)(occupied_memory)/(float)(DMA_USART2_BUFFER_SIZE)*100.0;
 80026a4:	4b36      	ldr	r3, [pc, #216]	; (8002780 <USART2_CheckDmaReception+0x104>)
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	ee07 3a90 	vmov	s15, r3
 80026ac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80026b0:	eddf 6a34 	vldr	s13, [pc, #208]	; 8002784 <USART2_CheckDmaReception+0x108>
 80026b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80026b8:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8002788 <USART2_CheckDmaReception+0x10c>
 80026bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026c0:	4b32      	ldr	r3, [pc, #200]	; (800278c <USART2_CheckDmaReception+0x110>)
 80026c2:	edc3 7a00 	vstr	s15, [r3]

		if (pos != old_pos)
 80026c6:	4b32      	ldr	r3, [pc, #200]	; (8002790 <USART2_CheckDmaReception+0x114>)
 80026c8:	881b      	ldrh	r3, [r3, #0]
 80026ca:	88fa      	ldrh	r2, [r7, #6]
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d050      	beq.n	8002772 <USART2_CheckDmaReception+0xf6>
		{
			if (pos < (DMA_USART2_BUFFER_SIZE-20))
 80026d0:	88fb      	ldrh	r3, [r7, #6]
 80026d2:	2beb      	cmp	r3, #235	; 0xeb
 80026d4:	d811      	bhi.n	80026fa <USART2_CheckDmaReception+0x7e>
			{
				USART2_ProcessData(&bufferUSART2dma[old_pos], pos - old_pos);
 80026d6:	4b28      	ldr	r3, [pc, #160]	; (8002778 <USART2_CheckDmaReception+0xfc>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a2d      	ldr	r2, [pc, #180]	; (8002790 <USART2_CheckDmaReception+0x114>)
 80026dc:	8812      	ldrh	r2, [r2, #0]
 80026de:	4611      	mov	r1, r2
 80026e0:	4a2c      	ldr	r2, [pc, #176]	; (8002794 <USART2_CheckDmaReception+0x118>)
 80026e2:	1888      	adds	r0, r1, r2
 80026e4:	4a2a      	ldr	r2, [pc, #168]	; (8002790 <USART2_CheckDmaReception+0x114>)
 80026e6:	8812      	ldrh	r2, [r2, #0]
 80026e8:	88f9      	ldrh	r1, [r7, #6]
 80026ea:	1a8a      	subs	r2, r1, r2
 80026ec:	b292      	uxth	r2, r2
 80026ee:	4611      	mov	r1, r2
 80026f0:	4798      	blx	r3
				old_pos = pos;
 80026f2:	4a27      	ldr	r2, [pc, #156]	; (8002790 <USART2_CheckDmaReception+0x114>)
 80026f4:	88fb      	ldrh	r3, [r7, #6]
 80026f6:	8013      	strh	r3, [r2, #0]
 80026f8:	e03b      	b.n	8002772 <USART2_CheckDmaReception+0xf6>
			else
			{



				USART2_ProcessData(&bufferUSART2dma[old_pos], DMA_USART2_BUFFER_SIZE - old_pos);
 80026fa:	4b1f      	ldr	r3, [pc, #124]	; (8002778 <USART2_CheckDmaReception+0xfc>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a24      	ldr	r2, [pc, #144]	; (8002790 <USART2_CheckDmaReception+0x114>)
 8002700:	8812      	ldrh	r2, [r2, #0]
 8002702:	4611      	mov	r1, r2
 8002704:	4a23      	ldr	r2, [pc, #140]	; (8002794 <USART2_CheckDmaReception+0x118>)
 8002706:	1888      	adds	r0, r1, r2
 8002708:	4a21      	ldr	r2, [pc, #132]	; (8002790 <USART2_CheckDmaReception+0x114>)
 800270a:	8812      	ldrh	r2, [r2, #0]
 800270c:	f5c2 7280 	rsb	r2, r2, #256	; 0x100
 8002710:	b292      	uxth	r2, r2
 8002712:	4611      	mov	r1, r2
 8002714:	4798      	blx	r3
				//clear bufferUSART2dma
				memset(bufferUSART2dma, 0, DMA_USART2_BUFFER_SIZE);
 8002716:	f44f 7280 	mov.w	r2, #256	; 0x100
 800271a:	2100      	movs	r1, #0
 800271c:	481d      	ldr	r0, [pc, #116]	; (8002794 <USART2_CheckDmaReception+0x118>)
 800271e:	f000 f8bd 	bl	800289c <memset>
				// as was mentioned in datasheet first needs to be disabled
				LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_6);
 8002722:	2106      	movs	r1, #6
 8002724:	4815      	ldr	r0, [pc, #84]	; (800277c <USART2_CheckDmaReception+0x100>)
 8002726:	f7ff fbe7 	bl	8001ef8 <LL_DMA_DisableChannel>
				// them reconfigure
				LL_DMA_ConfigAddresses(     DMA1, LL_DMA_CHANNEL_6,
 800272a:	2101      	movs	r1, #1
 800272c:	481a      	ldr	r0, [pc, #104]	; (8002798 <USART2_CheckDmaReception+0x11c>)
 800272e:	f7ff fe85 	bl	800243c <LL_USART_DMA_GetRegAddr>
 8002732:	4605      	mov	r5, r0
 8002734:	4c17      	ldr	r4, [pc, #92]	; (8002794 <USART2_CheckDmaReception+0x118>)
 8002736:	2106      	movs	r1, #6
 8002738:	4810      	ldr	r0, [pc, #64]	; (800277c <USART2_CheckDmaReception+0x100>)
 800273a:	f7ff fc23 	bl	8001f84 <LL_DMA_GetDataTransferDirection>
 800273e:	4603      	mov	r3, r0
 8002740:	9300      	str	r3, [sp, #0]
 8002742:	4623      	mov	r3, r4
 8002744:	462a      	mov	r2, r5
 8002746:	2106      	movs	r1, #6
 8002748:	480c      	ldr	r0, [pc, #48]	; (800277c <USART2_CheckDmaReception+0x100>)
 800274a:	f7ff fd45 	bl	80021d8 <LL_DMA_ConfigAddresses>
											LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_RECEIVE),
											(uint32_t)bufferUSART2dma,
											LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6));
				LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6, DMA_USART2_BUFFER_SIZE);
 800274e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002752:	2106      	movs	r1, #6
 8002754:	4809      	ldr	r0, [pc, #36]	; (800277c <USART2_CheckDmaReception+0x100>)
 8002756:	f7ff fd05 	bl	8002164 <LL_DMA_SetDataLength>
				//lastly enabled
				LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 800275a:	2106      	movs	r1, #6
 800275c:	4807      	ldr	r0, [pc, #28]	; (800277c <USART2_CheckDmaReception+0x100>)
 800275e:	f7ff fbab 	bl	8001eb8 <LL_DMA_EnableChannel>
				LL_USART_EnableDMAReq_RX(USART2);
 8002762:	480d      	ldr	r0, [pc, #52]	; (8002798 <USART2_CheckDmaReception+0x11c>)
 8002764:	f7ff fe4a 	bl	80023fc <LL_USART_EnableDMAReq_RX>


				old_pos = 0;
 8002768:	4b09      	ldr	r3, [pc, #36]	; (8002790 <USART2_CheckDmaReception+0x114>)
 800276a:	2200      	movs	r2, #0
 800276c:	801a      	strh	r2, [r3, #0]
 800276e:	e000      	b.n	8002772 <USART2_CheckDmaReception+0xf6>
	if(USART2_ProcessData == 0) return;
 8002770:	bf00      	nop

			}
		}
}
 8002772:	3708      	adds	r7, #8
 8002774:	46bd      	mov	sp, r7
 8002776:	bdb0      	pop	{r4, r5, r7, pc}
 8002778:	200000b8 	.word	0x200000b8
 800277c:	40020000 	.word	0x40020000
 8002780:	200000c8 	.word	0x200000c8
 8002784:	43800000 	.word	0x43800000
 8002788:	42c80000 	.word	0x42c80000
 800278c:	200000cc 	.word	0x200000cc
 8002790:	200000bc 	.word	0x200000bc
 8002794:	200000d0 	.word	0x200000d0
 8002798:	40004400 	.word	0x40004400

0800279c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800279c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80027d4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80027a0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80027a2:	e003      	b.n	80027ac <LoopCopyDataInit>

080027a4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80027a4:	4b0c      	ldr	r3, [pc, #48]	; (80027d8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80027a6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80027a8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80027aa:	3104      	adds	r1, #4

080027ac <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80027ac:	480b      	ldr	r0, [pc, #44]	; (80027dc <LoopForever+0xa>)
	ldr	r3, =_edata
 80027ae:	4b0c      	ldr	r3, [pc, #48]	; (80027e0 <LoopForever+0xe>)
	adds	r2, r0, r1
 80027b0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80027b2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80027b4:	d3f6      	bcc.n	80027a4 <CopyDataInit>
	ldr	r2, =_sbss
 80027b6:	4a0b      	ldr	r2, [pc, #44]	; (80027e4 <LoopForever+0x12>)
	b	LoopFillZerobss
 80027b8:	e002      	b.n	80027c0 <LoopFillZerobss>

080027ba <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80027ba:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80027bc:	f842 3b04 	str.w	r3, [r2], #4

080027c0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80027c0:	4b09      	ldr	r3, [pc, #36]	; (80027e8 <LoopForever+0x16>)
	cmp	r2, r3
 80027c2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80027c4:	d3f9      	bcc.n	80027ba <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80027c6:	f7ff fae9 	bl	8001d9c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80027ca:	f000 f843 	bl	8002854 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80027ce:	f7ff f801 	bl	80017d4 <main>

080027d2 <LoopForever>:

LoopForever:
    b LoopForever
 80027d2:	e7fe      	b.n	80027d2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80027d4:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 80027d8:	080047e8 	.word	0x080047e8
	ldr	r0, =_sdata
 80027dc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80027e0:	20000084 	.word	0x20000084
	ldr	r2, =_sbss
 80027e4:	20000084 	.word	0x20000084
	ldr	r3, = _ebss
 80027e8:	200001d4 	.word	0x200001d4

080027ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80027ec:	e7fe      	b.n	80027ec <ADC1_2_IRQHandler>
	...

080027f0 <gcvt>:
 80027f0:	b530      	push	{r4, r5, lr}
 80027f2:	ed2d 8b02 	vpush	{d8}
 80027f6:	eeb0 8a40 	vmov.f32	s16, s0
 80027fa:	eef0 8a60 	vmov.f32	s17, s1
 80027fe:	460c      	mov	r4, r1
 8002800:	2200      	movs	r2, #0
 8002802:	b083      	sub	sp, #12
 8002804:	4605      	mov	r5, r0
 8002806:	2300      	movs	r3, #0
 8002808:	ec51 0b10 	vmov	r0, r1, d0
 800280c:	f7fe f95e 	bl	8000acc <__aeabi_dcmplt>
 8002810:	4622      	mov	r2, r4
 8002812:	b118      	cbz	r0, 800281c <gcvt+0x2c>
 8002814:	232d      	movs	r3, #45	; 0x2d
 8002816:	f802 3b01 	strb.w	r3, [r2], #1
 800281a:	3d01      	subs	r5, #1
 800281c:	2300      	movs	r3, #0
 800281e:	4809      	ldr	r0, [pc, #36]	; (8002844 <gcvt+0x54>)
 8002820:	9300      	str	r3, [sp, #0]
 8002822:	4629      	mov	r1, r5
 8002824:	2367      	movs	r3, #103	; 0x67
 8002826:	eeb0 0a48 	vmov.f32	s0, s16
 800282a:	eef0 0a68 	vmov.f32	s1, s17
 800282e:	6800      	ldr	r0, [r0, #0]
 8002830:	f000 f8e2 	bl	80029f8 <_gcvt>
 8002834:	2800      	cmp	r0, #0
 8002836:	bf14      	ite	ne
 8002838:	4620      	movne	r0, r4
 800283a:	2000      	moveq	r0, #0
 800283c:	b003      	add	sp, #12
 800283e:	ecbd 8b02 	vpop	{d8}
 8002842:	bd30      	pop	{r4, r5, pc}
 8002844:	20000020 	.word	0x20000020

08002848 <__errno>:
 8002848:	4b01      	ldr	r3, [pc, #4]	; (8002850 <__errno+0x8>)
 800284a:	6818      	ldr	r0, [r3, #0]
 800284c:	4770      	bx	lr
 800284e:	bf00      	nop
 8002850:	20000020 	.word	0x20000020

08002854 <__libc_init_array>:
 8002854:	b570      	push	{r4, r5, r6, lr}
 8002856:	4e0d      	ldr	r6, [pc, #52]	; (800288c <__libc_init_array+0x38>)
 8002858:	4c0d      	ldr	r4, [pc, #52]	; (8002890 <__libc_init_array+0x3c>)
 800285a:	1ba4      	subs	r4, r4, r6
 800285c:	10a4      	asrs	r4, r4, #2
 800285e:	2500      	movs	r5, #0
 8002860:	42a5      	cmp	r5, r4
 8002862:	d109      	bne.n	8002878 <__libc_init_array+0x24>
 8002864:	4e0b      	ldr	r6, [pc, #44]	; (8002894 <__libc_init_array+0x40>)
 8002866:	4c0c      	ldr	r4, [pc, #48]	; (8002898 <__libc_init_array+0x44>)
 8002868:	f001 fed2 	bl	8004610 <_init>
 800286c:	1ba4      	subs	r4, r4, r6
 800286e:	10a4      	asrs	r4, r4, #2
 8002870:	2500      	movs	r5, #0
 8002872:	42a5      	cmp	r5, r4
 8002874:	d105      	bne.n	8002882 <__libc_init_array+0x2e>
 8002876:	bd70      	pop	{r4, r5, r6, pc}
 8002878:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800287c:	4798      	blx	r3
 800287e:	3501      	adds	r5, #1
 8002880:	e7ee      	b.n	8002860 <__libc_init_array+0xc>
 8002882:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002886:	4798      	blx	r3
 8002888:	3501      	adds	r5, #1
 800288a:	e7f2      	b.n	8002872 <__libc_init_array+0x1e>
 800288c:	080047e0 	.word	0x080047e0
 8002890:	080047e0 	.word	0x080047e0
 8002894:	080047e0 	.word	0x080047e0
 8002898:	080047e4 	.word	0x080047e4

0800289c <memset>:
 800289c:	4402      	add	r2, r0
 800289e:	4603      	mov	r3, r0
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d100      	bne.n	80028a6 <memset+0xa>
 80028a4:	4770      	bx	lr
 80028a6:	f803 1b01 	strb.w	r1, [r3], #1
 80028aa:	e7f9      	b.n	80028a0 <memset+0x4>

080028ac <siprintf>:
 80028ac:	b40e      	push	{r1, r2, r3}
 80028ae:	b500      	push	{lr}
 80028b0:	b09c      	sub	sp, #112	; 0x70
 80028b2:	ab1d      	add	r3, sp, #116	; 0x74
 80028b4:	9002      	str	r0, [sp, #8]
 80028b6:	9006      	str	r0, [sp, #24]
 80028b8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80028bc:	4809      	ldr	r0, [pc, #36]	; (80028e4 <siprintf+0x38>)
 80028be:	9107      	str	r1, [sp, #28]
 80028c0:	9104      	str	r1, [sp, #16]
 80028c2:	4909      	ldr	r1, [pc, #36]	; (80028e8 <siprintf+0x3c>)
 80028c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80028c8:	9105      	str	r1, [sp, #20]
 80028ca:	6800      	ldr	r0, [r0, #0]
 80028cc:	9301      	str	r3, [sp, #4]
 80028ce:	a902      	add	r1, sp, #8
 80028d0:	f000 fd3e 	bl	8003350 <_svfiprintf_r>
 80028d4:	9b02      	ldr	r3, [sp, #8]
 80028d6:	2200      	movs	r2, #0
 80028d8:	701a      	strb	r2, [r3, #0]
 80028da:	b01c      	add	sp, #112	; 0x70
 80028dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80028e0:	b003      	add	sp, #12
 80028e2:	4770      	bx	lr
 80028e4:	20000020 	.word	0x20000020
 80028e8:	ffff0208 	.word	0xffff0208

080028ec <strcat>:
 80028ec:	b510      	push	{r4, lr}
 80028ee:	4603      	mov	r3, r0
 80028f0:	781a      	ldrb	r2, [r3, #0]
 80028f2:	1c5c      	adds	r4, r3, #1
 80028f4:	b93a      	cbnz	r2, 8002906 <strcat+0x1a>
 80028f6:	3b01      	subs	r3, #1
 80028f8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80028fc:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002900:	2a00      	cmp	r2, #0
 8002902:	d1f9      	bne.n	80028f8 <strcat+0xc>
 8002904:	bd10      	pop	{r4, pc}
 8002906:	4623      	mov	r3, r4
 8002908:	e7f2      	b.n	80028f0 <strcat+0x4>

0800290a <print_e>:
 800290a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800290c:	b087      	sub	sp, #28
 800290e:	ec43 2b10 	vmov	d0, r2, r3
 8002912:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8002914:	f89d 6034 	ldrb.w	r6, [sp, #52]	; 0x34
 8002918:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800291a:	ab04      	add	r3, sp, #16
 800291c:	9301      	str	r3, [sp, #4]
 800291e:	ab03      	add	r3, sp, #12
 8002920:	9300      	str	r3, [sp, #0]
 8002922:	460f      	mov	r7, r1
 8002924:	ab05      	add	r3, sp, #20
 8002926:	2102      	movs	r1, #2
 8002928:	1c62      	adds	r2, r4, #1
 800292a:	f001 f835 	bl	8003998 <_dtoa_r>
 800292e:	4601      	mov	r1, r0
 8002930:	9805      	ldr	r0, [sp, #20]
 8002932:	f242 730f 	movw	r3, #9999	; 0x270f
 8002936:	4298      	cmp	r0, r3
 8002938:	d104      	bne.n	8002944 <print_e+0x3a>
 800293a:	4638      	mov	r0, r7
 800293c:	f000 ff98 	bl	8003870 <strcpy>
 8002940:	b007      	add	sp, #28
 8002942:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002944:	780b      	ldrb	r3, [r1, #0]
 8002946:	703b      	strb	r3, [r7, #0]
 8002948:	2d00      	cmp	r5, #0
 800294a:	d143      	bne.n	80029d4 <print_e+0xca>
 800294c:	2c00      	cmp	r4, #0
 800294e:	d141      	bne.n	80029d4 <print_e+0xca>
 8002950:	1c7b      	adds	r3, r7, #1
 8002952:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8002956:	b10a      	cbz	r2, 800295c <print_e+0x52>
 8002958:	2c00      	cmp	r4, #0
 800295a:	dc3f      	bgt.n	80029dc <print_e+0xd2>
 800295c:	2e67      	cmp	r6, #103	; 0x67
 800295e:	d044      	beq.n	80029ea <print_e+0xe0>
 8002960:	2e47      	cmp	r6, #71	; 0x47
 8002962:	d044      	beq.n	80029ee <print_e+0xe4>
 8002964:	461a      	mov	r2, r3
 8002966:	191d      	adds	r5, r3, r4
 8002968:	2730      	movs	r7, #48	; 0x30
 800296a:	1aa9      	subs	r1, r5, r2
 800296c:	2900      	cmp	r1, #0
 800296e:	dc39      	bgt.n	80029e4 <print_e+0xda>
 8002970:	2c00      	cmp	r4, #0
 8002972:	bfa8      	it	ge
 8002974:	191b      	addge	r3, r3, r4
 8002976:	1e41      	subs	r1, r0, #1
 8002978:	2900      	cmp	r1, #0
 800297a:	bfb8      	it	lt
 800297c:	f1c0 0001 	rsblt	r0, r0, #1
 8002980:	9105      	str	r1, [sp, #20]
 8002982:	bfb8      	it	lt
 8002984:	9005      	strlt	r0, [sp, #20]
 8002986:	461a      	mov	r2, r3
 8002988:	9805      	ldr	r0, [sp, #20]
 800298a:	f802 6b02 	strb.w	r6, [r2], #2
 800298e:	bfb5      	itete	lt
 8002990:	212d      	movlt	r1, #45	; 0x2d
 8002992:	212b      	movge	r1, #43	; 0x2b
 8002994:	7059      	strblt	r1, [r3, #1]
 8002996:	7059      	strbge	r1, [r3, #1]
 8002998:	2863      	cmp	r0, #99	; 0x63
 800299a:	dd0b      	ble.n	80029b4 <print_e+0xaa>
 800299c:	2164      	movs	r1, #100	; 0x64
 800299e:	fb90 f1f1 	sdiv	r1, r0, r1
 80029a2:	f101 0430 	add.w	r4, r1, #48	; 0x30
 80029a6:	1cda      	adds	r2, r3, #3
 80029a8:	709c      	strb	r4, [r3, #2]
 80029aa:	f06f 0363 	mvn.w	r3, #99	; 0x63
 80029ae:	fb03 0101 	mla	r1, r3, r1, r0
 80029b2:	9105      	str	r1, [sp, #20]
 80029b4:	9905      	ldr	r1, [sp, #20]
 80029b6:	230a      	movs	r3, #10
 80029b8:	fb91 f3f3 	sdiv	r3, r1, r3
 80029bc:	f103 0030 	add.w	r0, r3, #48	; 0x30
 80029c0:	7010      	strb	r0, [r2, #0]
 80029c2:	f06f 0009 	mvn.w	r0, #9
 80029c6:	fb00 1303 	mla	r3, r0, r3, r1
 80029ca:	3330      	adds	r3, #48	; 0x30
 80029cc:	7053      	strb	r3, [r2, #1]
 80029ce:	2300      	movs	r3, #0
 80029d0:	7093      	strb	r3, [r2, #2]
 80029d2:	e7b5      	b.n	8002940 <print_e+0x36>
 80029d4:	222e      	movs	r2, #46	; 0x2e
 80029d6:	1cbb      	adds	r3, r7, #2
 80029d8:	707a      	strb	r2, [r7, #1]
 80029da:	e7ba      	b.n	8002952 <print_e+0x48>
 80029dc:	f803 2b01 	strb.w	r2, [r3], #1
 80029e0:	3c01      	subs	r4, #1
 80029e2:	e7b6      	b.n	8002952 <print_e+0x48>
 80029e4:	f802 7b01 	strb.w	r7, [r2], #1
 80029e8:	e7bf      	b.n	800296a <print_e+0x60>
 80029ea:	2665      	movs	r6, #101	; 0x65
 80029ec:	e7c3      	b.n	8002976 <print_e+0x6c>
 80029ee:	2645      	movs	r6, #69	; 0x45
 80029f0:	e7c1      	b.n	8002976 <print_e+0x6c>
 80029f2:	0000      	movs	r0, r0
 80029f4:	0000      	movs	r0, r0
	...

080029f8 <_gcvt>:
 80029f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80029fc:	ec55 4b10 	vmov	r4, r5, d0
 8002a00:	b088      	sub	sp, #32
 8002a02:	4681      	mov	r9, r0
 8002a04:	460f      	mov	r7, r1
 8002a06:	4616      	mov	r6, r2
 8002a08:	469a      	mov	sl, r3
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	ee10 0a10 	vmov	r0, s0
 8002a12:	4629      	mov	r1, r5
 8002a14:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
 8002a18:	f7fe f858 	bl	8000acc <__aeabi_dcmplt>
 8002a1c:	b110      	cbz	r0, 8002a24 <_gcvt+0x2c>
 8002a1e:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8002a22:	461d      	mov	r5, r3
 8002a24:	2200      	movs	r2, #0
 8002a26:	2300      	movs	r3, #0
 8002a28:	4620      	mov	r0, r4
 8002a2a:	4629      	mov	r1, r5
 8002a2c:	f7fe f844 	bl	8000ab8 <__aeabi_dcmpeq>
 8002a30:	b138      	cbz	r0, 8002a42 <_gcvt+0x4a>
 8002a32:	2330      	movs	r3, #48	; 0x30
 8002a34:	7033      	strb	r3, [r6, #0]
 8002a36:	2300      	movs	r3, #0
 8002a38:	7073      	strb	r3, [r6, #1]
 8002a3a:	4630      	mov	r0, r6
 8002a3c:	b008      	add	sp, #32
 8002a3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a42:	a350      	add	r3, pc, #320	; (adr r3, 8002b84 <_gcvt+0x18c>)
 8002a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a48:	4620      	mov	r0, r4
 8002a4a:	4629      	mov	r1, r5
 8002a4c:	f7fe f848 	bl	8000ae0 <__aeabi_dcmple>
 8002a50:	b150      	cbz	r0, 8002a68 <_gcvt+0x70>
 8002a52:	3f01      	subs	r7, #1
 8002a54:	e9cd a801 	strd	sl, r8, [sp, #4]
 8002a58:	9700      	str	r7, [sp, #0]
 8002a5a:	4622      	mov	r2, r4
 8002a5c:	462b      	mov	r3, r5
 8002a5e:	4631      	mov	r1, r6
 8002a60:	4648      	mov	r0, r9
 8002a62:	f7ff ff52 	bl	800290a <print_e>
 8002a66:	e7e8      	b.n	8002a3a <_gcvt+0x42>
 8002a68:	4638      	mov	r0, r7
 8002a6a:	f000 fb6b 	bl	8003144 <_mprec_log10>
 8002a6e:	4622      	mov	r2, r4
 8002a70:	462b      	mov	r3, r5
 8002a72:	ec51 0b10 	vmov	r0, r1, d0
 8002a76:	f7fe f833 	bl	8000ae0 <__aeabi_dcmple>
 8002a7a:	2800      	cmp	r0, #0
 8002a7c:	d1e9      	bne.n	8002a52 <_gcvt+0x5a>
 8002a7e:	2200      	movs	r2, #0
 8002a80:	4b3f      	ldr	r3, [pc, #252]	; (8002b80 <_gcvt+0x188>)
 8002a82:	4620      	mov	r0, r4
 8002a84:	4629      	mov	r1, r5
 8002a86:	f7fe f821 	bl	8000acc <__aeabi_dcmplt>
 8002a8a:	aa07      	add	r2, sp, #28
 8002a8c:	ab06      	add	r3, sp, #24
 8002a8e:	e9cd 3200 	strd	r3, r2, [sp]
 8002a92:	ab05      	add	r3, sp, #20
 8002a94:	463a      	mov	r2, r7
 8002a96:	b360      	cbz	r0, 8002af2 <_gcvt+0xfa>
 8002a98:	2103      	movs	r1, #3
 8002a9a:	ec45 4b10 	vmov	d0, r4, r5
 8002a9e:	4648      	mov	r0, r9
 8002aa0:	f000 ff7a 	bl	8003998 <_dtoa_r>
 8002aa4:	9a05      	ldr	r2, [sp, #20]
 8002aa6:	f242 730f 	movw	r3, #9999	; 0x270f
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	d023      	beq.n	8002af6 <_gcvt+0xfe>
 8002aae:	4633      	mov	r3, r6
 8002ab0:	4437      	add	r7, r6
 8002ab2:	4601      	mov	r1, r0
 8002ab4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002ab8:	9d05      	ldr	r5, [sp, #20]
 8002aba:	1afc      	subs	r4, r7, r3
 8002abc:	b32a      	cbz	r2, 8002b0a <_gcvt+0x112>
 8002abe:	2d00      	cmp	r5, #0
 8002ac0:	dc1e      	bgt.n	8002b00 <_gcvt+0x108>
 8002ac2:	f1b8 0f00 	cmp.w	r8, #0
 8002ac6:	d102      	bne.n	8002ace <_gcvt+0xd6>
 8002ac8:	780a      	ldrb	r2, [r1, #0]
 8002aca:	2a00      	cmp	r2, #0
 8002acc:	d045      	beq.n	8002b5a <_gcvt+0x162>
 8002ace:	429e      	cmp	r6, r3
 8002ad0:	bf02      	ittt	eq
 8002ad2:	1c73      	addeq	r3, r6, #1
 8002ad4:	2230      	moveq	r2, #48	; 0x30
 8002ad6:	7032      	strbeq	r2, [r6, #0]
 8002ad8:	222e      	movs	r2, #46	; 0x2e
 8002ada:	701a      	strb	r2, [r3, #0]
 8002adc:	9a05      	ldr	r2, [sp, #20]
 8002ade:	3301      	adds	r3, #1
 8002ae0:	2000      	movs	r0, #0
 8002ae2:	2730      	movs	r7, #48	; 0x30
 8002ae4:	2a00      	cmp	r2, #0
 8002ae6:	4615      	mov	r5, r2
 8002ae8:	db24      	blt.n	8002b34 <_gcvt+0x13c>
 8002aea:	b100      	cbz	r0, 8002aee <_gcvt+0xf6>
 8002aec:	9205      	str	r2, [sp, #20]
 8002aee:	1e4a      	subs	r2, r1, #1
 8002af0:	e02b      	b.n	8002b4a <_gcvt+0x152>
 8002af2:	2102      	movs	r1, #2
 8002af4:	e7d1      	b.n	8002a9a <_gcvt+0xa2>
 8002af6:	4601      	mov	r1, r0
 8002af8:	4630      	mov	r0, r6
 8002afa:	f000 feb9 	bl	8003870 <strcpy>
 8002afe:	e79c      	b.n	8002a3a <_gcvt+0x42>
 8002b00:	3d01      	subs	r5, #1
 8002b02:	f803 2b01 	strb.w	r2, [r3], #1
 8002b06:	9505      	str	r5, [sp, #20]
 8002b08:	e7d3      	b.n	8002ab2 <_gcvt+0xba>
 8002b0a:	1b2d      	subs	r5, r5, r4
 8002b0c:	2730      	movs	r7, #48	; 0x30
 8002b0e:	e005      	b.n	8002b1c <_gcvt+0x124>
 8002b10:	2c00      	cmp	r4, #0
 8002b12:	dd06      	ble.n	8002b22 <_gcvt+0x12a>
 8002b14:	f803 7b01 	strb.w	r7, [r3], #1
 8002b18:	3c01      	subs	r4, #1
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	1928      	adds	r0, r5, r4
 8002b1e:	2800      	cmp	r0, #0
 8002b20:	dcf6      	bgt.n	8002b10 <_gcvt+0x118>
 8002b22:	2a00      	cmp	r2, #0
 8002b24:	d0cd      	beq.n	8002ac2 <_gcvt+0xca>
 8002b26:	9005      	str	r0, [sp, #20]
 8002b28:	e7cb      	b.n	8002ac2 <_gcvt+0xca>
 8002b2a:	f803 7b01 	strb.w	r7, [r3], #1
 8002b2e:	3c01      	subs	r4, #1
 8002b30:	2001      	movs	r0, #1
 8002b32:	e7d7      	b.n	8002ae4 <_gcvt+0xec>
 8002b34:	2c00      	cmp	r4, #0
 8002b36:	f102 0201 	add.w	r2, r2, #1
 8002b3a:	dcf6      	bgt.n	8002b2a <_gcvt+0x132>
 8002b3c:	2800      	cmp	r0, #0
 8002b3e:	d0d6      	beq.n	8002aee <_gcvt+0xf6>
 8002b40:	9505      	str	r5, [sp, #20]
 8002b42:	e7d4      	b.n	8002aee <_gcvt+0xf6>
 8002b44:	f803 1b01 	strb.w	r1, [r3], #1
 8002b48:	3c01      	subs	r4, #1
 8002b4a:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 8002b4e:	b109      	cbz	r1, 8002b54 <_gcvt+0x15c>
 8002b50:	2c00      	cmp	r4, #0
 8002b52:	dcf7      	bgt.n	8002b44 <_gcvt+0x14c>
 8002b54:	f1b8 0f00 	cmp.w	r8, #0
 8002b58:	d10b      	bne.n	8002b72 <_gcvt+0x17a>
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	701a      	strb	r2, [r3, #0]
 8002b5e:	e76c      	b.n	8002a3a <_gcvt+0x42>
 8002b60:	f802 5b01 	strb.w	r5, [r2], #1
 8002b64:	1a81      	subs	r1, r0, r2
 8002b66:	2900      	cmp	r1, #0
 8002b68:	dcfa      	bgt.n	8002b60 <_gcvt+0x168>
 8002b6a:	2c00      	cmp	r4, #0
 8002b6c:	bfa8      	it	ge
 8002b6e:	191b      	addge	r3, r3, r4
 8002b70:	e7f3      	b.n	8002b5a <_gcvt+0x162>
 8002b72:	461a      	mov	r2, r3
 8002b74:	1918      	adds	r0, r3, r4
 8002b76:	2530      	movs	r5, #48	; 0x30
 8002b78:	e7f4      	b.n	8002b64 <_gcvt+0x16c>
 8002b7a:	bf00      	nop
 8002b7c:	f3af 8000 	nop.w
 8002b80:	3ff00000 	.word	0x3ff00000
 8002b84:	eb1c432d 	.word	0xeb1c432d
 8002b88:	3f1a36e2 	.word	0x3f1a36e2

08002b8c <_Balloc>:
 8002b8c:	b570      	push	{r4, r5, r6, lr}
 8002b8e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8002b90:	4604      	mov	r4, r0
 8002b92:	460e      	mov	r6, r1
 8002b94:	b93d      	cbnz	r5, 8002ba6 <_Balloc+0x1a>
 8002b96:	2010      	movs	r0, #16
 8002b98:	f001 fcb6 	bl	8004508 <malloc>
 8002b9c:	6260      	str	r0, [r4, #36]	; 0x24
 8002b9e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8002ba2:	6005      	str	r5, [r0, #0]
 8002ba4:	60c5      	str	r5, [r0, #12]
 8002ba6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8002ba8:	68eb      	ldr	r3, [r5, #12]
 8002baa:	b183      	cbz	r3, 8002bce <_Balloc+0x42>
 8002bac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002bae:	68db      	ldr	r3, [r3, #12]
 8002bb0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8002bb4:	b9b8      	cbnz	r0, 8002be6 <_Balloc+0x5a>
 8002bb6:	2101      	movs	r1, #1
 8002bb8:	fa01 f506 	lsl.w	r5, r1, r6
 8002bbc:	1d6a      	adds	r2, r5, #5
 8002bbe:	0092      	lsls	r2, r2, #2
 8002bc0:	4620      	mov	r0, r4
 8002bc2:	f000 fadd 	bl	8003180 <_calloc_r>
 8002bc6:	b160      	cbz	r0, 8002be2 <_Balloc+0x56>
 8002bc8:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8002bcc:	e00e      	b.n	8002bec <_Balloc+0x60>
 8002bce:	2221      	movs	r2, #33	; 0x21
 8002bd0:	2104      	movs	r1, #4
 8002bd2:	4620      	mov	r0, r4
 8002bd4:	f000 fad4 	bl	8003180 <_calloc_r>
 8002bd8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002bda:	60e8      	str	r0, [r5, #12]
 8002bdc:	68db      	ldr	r3, [r3, #12]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d1e4      	bne.n	8002bac <_Balloc+0x20>
 8002be2:	2000      	movs	r0, #0
 8002be4:	bd70      	pop	{r4, r5, r6, pc}
 8002be6:	6802      	ldr	r2, [r0, #0]
 8002be8:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8002bec:	2300      	movs	r3, #0
 8002bee:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8002bf2:	e7f7      	b.n	8002be4 <_Balloc+0x58>

08002bf4 <_Bfree>:
 8002bf4:	b570      	push	{r4, r5, r6, lr}
 8002bf6:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8002bf8:	4606      	mov	r6, r0
 8002bfa:	460d      	mov	r5, r1
 8002bfc:	b93c      	cbnz	r4, 8002c0e <_Bfree+0x1a>
 8002bfe:	2010      	movs	r0, #16
 8002c00:	f001 fc82 	bl	8004508 <malloc>
 8002c04:	6270      	str	r0, [r6, #36]	; 0x24
 8002c06:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8002c0a:	6004      	str	r4, [r0, #0]
 8002c0c:	60c4      	str	r4, [r0, #12]
 8002c0e:	b13d      	cbz	r5, 8002c20 <_Bfree+0x2c>
 8002c10:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8002c12:	686a      	ldr	r2, [r5, #4]
 8002c14:	68db      	ldr	r3, [r3, #12]
 8002c16:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002c1a:	6029      	str	r1, [r5, #0]
 8002c1c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8002c20:	bd70      	pop	{r4, r5, r6, pc}

08002c22 <__multadd>:
 8002c22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c26:	690d      	ldr	r5, [r1, #16]
 8002c28:	461f      	mov	r7, r3
 8002c2a:	4606      	mov	r6, r0
 8002c2c:	460c      	mov	r4, r1
 8002c2e:	f101 0c14 	add.w	ip, r1, #20
 8002c32:	2300      	movs	r3, #0
 8002c34:	f8dc 0000 	ldr.w	r0, [ip]
 8002c38:	b281      	uxth	r1, r0
 8002c3a:	fb02 7101 	mla	r1, r2, r1, r7
 8002c3e:	0c0f      	lsrs	r7, r1, #16
 8002c40:	0c00      	lsrs	r0, r0, #16
 8002c42:	fb02 7000 	mla	r0, r2, r0, r7
 8002c46:	b289      	uxth	r1, r1
 8002c48:	3301      	adds	r3, #1
 8002c4a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8002c4e:	429d      	cmp	r5, r3
 8002c50:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8002c54:	f84c 1b04 	str.w	r1, [ip], #4
 8002c58:	dcec      	bgt.n	8002c34 <__multadd+0x12>
 8002c5a:	b1d7      	cbz	r7, 8002c92 <__multadd+0x70>
 8002c5c:	68a3      	ldr	r3, [r4, #8]
 8002c5e:	42ab      	cmp	r3, r5
 8002c60:	dc12      	bgt.n	8002c88 <__multadd+0x66>
 8002c62:	6861      	ldr	r1, [r4, #4]
 8002c64:	4630      	mov	r0, r6
 8002c66:	3101      	adds	r1, #1
 8002c68:	f7ff ff90 	bl	8002b8c <_Balloc>
 8002c6c:	6922      	ldr	r2, [r4, #16]
 8002c6e:	3202      	adds	r2, #2
 8002c70:	f104 010c 	add.w	r1, r4, #12
 8002c74:	4680      	mov	r8, r0
 8002c76:	0092      	lsls	r2, r2, #2
 8002c78:	300c      	adds	r0, #12
 8002c7a:	f001 fc4d 	bl	8004518 <memcpy>
 8002c7e:	4621      	mov	r1, r4
 8002c80:	4630      	mov	r0, r6
 8002c82:	f7ff ffb7 	bl	8002bf4 <_Bfree>
 8002c86:	4644      	mov	r4, r8
 8002c88:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8002c8c:	3501      	adds	r5, #1
 8002c8e:	615f      	str	r7, [r3, #20]
 8002c90:	6125      	str	r5, [r4, #16]
 8002c92:	4620      	mov	r0, r4
 8002c94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002c98 <__hi0bits>:
 8002c98:	0c02      	lsrs	r2, r0, #16
 8002c9a:	0412      	lsls	r2, r2, #16
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	b9b2      	cbnz	r2, 8002cce <__hi0bits+0x36>
 8002ca0:	0403      	lsls	r3, r0, #16
 8002ca2:	2010      	movs	r0, #16
 8002ca4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8002ca8:	bf04      	itt	eq
 8002caa:	021b      	lsleq	r3, r3, #8
 8002cac:	3008      	addeq	r0, #8
 8002cae:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8002cb2:	bf04      	itt	eq
 8002cb4:	011b      	lsleq	r3, r3, #4
 8002cb6:	3004      	addeq	r0, #4
 8002cb8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8002cbc:	bf04      	itt	eq
 8002cbe:	009b      	lsleq	r3, r3, #2
 8002cc0:	3002      	addeq	r0, #2
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	db06      	blt.n	8002cd4 <__hi0bits+0x3c>
 8002cc6:	005b      	lsls	r3, r3, #1
 8002cc8:	d503      	bpl.n	8002cd2 <__hi0bits+0x3a>
 8002cca:	3001      	adds	r0, #1
 8002ccc:	4770      	bx	lr
 8002cce:	2000      	movs	r0, #0
 8002cd0:	e7e8      	b.n	8002ca4 <__hi0bits+0xc>
 8002cd2:	2020      	movs	r0, #32
 8002cd4:	4770      	bx	lr

08002cd6 <__lo0bits>:
 8002cd6:	6803      	ldr	r3, [r0, #0]
 8002cd8:	f013 0207 	ands.w	r2, r3, #7
 8002cdc:	4601      	mov	r1, r0
 8002cde:	d00b      	beq.n	8002cf8 <__lo0bits+0x22>
 8002ce0:	07da      	lsls	r2, r3, #31
 8002ce2:	d423      	bmi.n	8002d2c <__lo0bits+0x56>
 8002ce4:	0798      	lsls	r0, r3, #30
 8002ce6:	bf49      	itett	mi
 8002ce8:	085b      	lsrmi	r3, r3, #1
 8002cea:	089b      	lsrpl	r3, r3, #2
 8002cec:	2001      	movmi	r0, #1
 8002cee:	600b      	strmi	r3, [r1, #0]
 8002cf0:	bf5c      	itt	pl
 8002cf2:	600b      	strpl	r3, [r1, #0]
 8002cf4:	2002      	movpl	r0, #2
 8002cf6:	4770      	bx	lr
 8002cf8:	b298      	uxth	r0, r3
 8002cfa:	b9a8      	cbnz	r0, 8002d28 <__lo0bits+0x52>
 8002cfc:	0c1b      	lsrs	r3, r3, #16
 8002cfe:	2010      	movs	r0, #16
 8002d00:	f013 0fff 	tst.w	r3, #255	; 0xff
 8002d04:	bf04      	itt	eq
 8002d06:	0a1b      	lsreq	r3, r3, #8
 8002d08:	3008      	addeq	r0, #8
 8002d0a:	071a      	lsls	r2, r3, #28
 8002d0c:	bf04      	itt	eq
 8002d0e:	091b      	lsreq	r3, r3, #4
 8002d10:	3004      	addeq	r0, #4
 8002d12:	079a      	lsls	r2, r3, #30
 8002d14:	bf04      	itt	eq
 8002d16:	089b      	lsreq	r3, r3, #2
 8002d18:	3002      	addeq	r0, #2
 8002d1a:	07da      	lsls	r2, r3, #31
 8002d1c:	d402      	bmi.n	8002d24 <__lo0bits+0x4e>
 8002d1e:	085b      	lsrs	r3, r3, #1
 8002d20:	d006      	beq.n	8002d30 <__lo0bits+0x5a>
 8002d22:	3001      	adds	r0, #1
 8002d24:	600b      	str	r3, [r1, #0]
 8002d26:	4770      	bx	lr
 8002d28:	4610      	mov	r0, r2
 8002d2a:	e7e9      	b.n	8002d00 <__lo0bits+0x2a>
 8002d2c:	2000      	movs	r0, #0
 8002d2e:	4770      	bx	lr
 8002d30:	2020      	movs	r0, #32
 8002d32:	4770      	bx	lr

08002d34 <__i2b>:
 8002d34:	b510      	push	{r4, lr}
 8002d36:	460c      	mov	r4, r1
 8002d38:	2101      	movs	r1, #1
 8002d3a:	f7ff ff27 	bl	8002b8c <_Balloc>
 8002d3e:	2201      	movs	r2, #1
 8002d40:	6144      	str	r4, [r0, #20]
 8002d42:	6102      	str	r2, [r0, #16]
 8002d44:	bd10      	pop	{r4, pc}

08002d46 <__multiply>:
 8002d46:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d4a:	4614      	mov	r4, r2
 8002d4c:	690a      	ldr	r2, [r1, #16]
 8002d4e:	6923      	ldr	r3, [r4, #16]
 8002d50:	429a      	cmp	r2, r3
 8002d52:	bfb8      	it	lt
 8002d54:	460b      	movlt	r3, r1
 8002d56:	4688      	mov	r8, r1
 8002d58:	bfbc      	itt	lt
 8002d5a:	46a0      	movlt	r8, r4
 8002d5c:	461c      	movlt	r4, r3
 8002d5e:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8002d62:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8002d66:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8002d6a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8002d6e:	eb07 0609 	add.w	r6, r7, r9
 8002d72:	42b3      	cmp	r3, r6
 8002d74:	bfb8      	it	lt
 8002d76:	3101      	addlt	r1, #1
 8002d78:	f7ff ff08 	bl	8002b8c <_Balloc>
 8002d7c:	f100 0514 	add.w	r5, r0, #20
 8002d80:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8002d84:	462b      	mov	r3, r5
 8002d86:	2200      	movs	r2, #0
 8002d88:	4573      	cmp	r3, lr
 8002d8a:	d316      	bcc.n	8002dba <__multiply+0x74>
 8002d8c:	f104 0214 	add.w	r2, r4, #20
 8002d90:	f108 0114 	add.w	r1, r8, #20
 8002d94:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8002d98:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8002d9c:	9300      	str	r3, [sp, #0]
 8002d9e:	9b00      	ldr	r3, [sp, #0]
 8002da0:	9201      	str	r2, [sp, #4]
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d80c      	bhi.n	8002dc0 <__multiply+0x7a>
 8002da6:	2e00      	cmp	r6, #0
 8002da8:	dd03      	ble.n	8002db2 <__multiply+0x6c>
 8002daa:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d05d      	beq.n	8002e6e <__multiply+0x128>
 8002db2:	6106      	str	r6, [r0, #16]
 8002db4:	b003      	add	sp, #12
 8002db6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002dba:	f843 2b04 	str.w	r2, [r3], #4
 8002dbe:	e7e3      	b.n	8002d88 <__multiply+0x42>
 8002dc0:	f8b2 b000 	ldrh.w	fp, [r2]
 8002dc4:	f1bb 0f00 	cmp.w	fp, #0
 8002dc8:	d023      	beq.n	8002e12 <__multiply+0xcc>
 8002dca:	4689      	mov	r9, r1
 8002dcc:	46ac      	mov	ip, r5
 8002dce:	f04f 0800 	mov.w	r8, #0
 8002dd2:	f859 4b04 	ldr.w	r4, [r9], #4
 8002dd6:	f8dc a000 	ldr.w	sl, [ip]
 8002dda:	b2a3      	uxth	r3, r4
 8002ddc:	fa1f fa8a 	uxth.w	sl, sl
 8002de0:	fb0b a303 	mla	r3, fp, r3, sl
 8002de4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8002de8:	f8dc 4000 	ldr.w	r4, [ip]
 8002dec:	4443      	add	r3, r8
 8002dee:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8002df2:	fb0b 840a 	mla	r4, fp, sl, r8
 8002df6:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8002dfa:	46e2      	mov	sl, ip
 8002dfc:	b29b      	uxth	r3, r3
 8002dfe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8002e02:	454f      	cmp	r7, r9
 8002e04:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8002e08:	f84a 3b04 	str.w	r3, [sl], #4
 8002e0c:	d82b      	bhi.n	8002e66 <__multiply+0x120>
 8002e0e:	f8cc 8004 	str.w	r8, [ip, #4]
 8002e12:	9b01      	ldr	r3, [sp, #4]
 8002e14:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8002e18:	3204      	adds	r2, #4
 8002e1a:	f1ba 0f00 	cmp.w	sl, #0
 8002e1e:	d020      	beq.n	8002e62 <__multiply+0x11c>
 8002e20:	682b      	ldr	r3, [r5, #0]
 8002e22:	4689      	mov	r9, r1
 8002e24:	46a8      	mov	r8, r5
 8002e26:	f04f 0b00 	mov.w	fp, #0
 8002e2a:	f8b9 c000 	ldrh.w	ip, [r9]
 8002e2e:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8002e32:	fb0a 440c 	mla	r4, sl, ip, r4
 8002e36:	445c      	add	r4, fp
 8002e38:	46c4      	mov	ip, r8
 8002e3a:	b29b      	uxth	r3, r3
 8002e3c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8002e40:	f84c 3b04 	str.w	r3, [ip], #4
 8002e44:	f859 3b04 	ldr.w	r3, [r9], #4
 8002e48:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8002e4c:	0c1b      	lsrs	r3, r3, #16
 8002e4e:	fb0a b303 	mla	r3, sl, r3, fp
 8002e52:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8002e56:	454f      	cmp	r7, r9
 8002e58:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8002e5c:	d805      	bhi.n	8002e6a <__multiply+0x124>
 8002e5e:	f8c8 3004 	str.w	r3, [r8, #4]
 8002e62:	3504      	adds	r5, #4
 8002e64:	e79b      	b.n	8002d9e <__multiply+0x58>
 8002e66:	46d4      	mov	ip, sl
 8002e68:	e7b3      	b.n	8002dd2 <__multiply+0x8c>
 8002e6a:	46e0      	mov	r8, ip
 8002e6c:	e7dd      	b.n	8002e2a <__multiply+0xe4>
 8002e6e:	3e01      	subs	r6, #1
 8002e70:	e799      	b.n	8002da6 <__multiply+0x60>
	...

08002e74 <__pow5mult>:
 8002e74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002e78:	4615      	mov	r5, r2
 8002e7a:	f012 0203 	ands.w	r2, r2, #3
 8002e7e:	4606      	mov	r6, r0
 8002e80:	460f      	mov	r7, r1
 8002e82:	d007      	beq.n	8002e94 <__pow5mult+0x20>
 8002e84:	3a01      	subs	r2, #1
 8002e86:	4c21      	ldr	r4, [pc, #132]	; (8002f0c <__pow5mult+0x98>)
 8002e88:	2300      	movs	r3, #0
 8002e8a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8002e8e:	f7ff fec8 	bl	8002c22 <__multadd>
 8002e92:	4607      	mov	r7, r0
 8002e94:	10ad      	asrs	r5, r5, #2
 8002e96:	d035      	beq.n	8002f04 <__pow5mult+0x90>
 8002e98:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8002e9a:	b93c      	cbnz	r4, 8002eac <__pow5mult+0x38>
 8002e9c:	2010      	movs	r0, #16
 8002e9e:	f001 fb33 	bl	8004508 <malloc>
 8002ea2:	6270      	str	r0, [r6, #36]	; 0x24
 8002ea4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8002ea8:	6004      	str	r4, [r0, #0]
 8002eaa:	60c4      	str	r4, [r0, #12]
 8002eac:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8002eb0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8002eb4:	b94c      	cbnz	r4, 8002eca <__pow5mult+0x56>
 8002eb6:	f240 2171 	movw	r1, #625	; 0x271
 8002eba:	4630      	mov	r0, r6
 8002ebc:	f7ff ff3a 	bl	8002d34 <__i2b>
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	f8c8 0008 	str.w	r0, [r8, #8]
 8002ec6:	4604      	mov	r4, r0
 8002ec8:	6003      	str	r3, [r0, #0]
 8002eca:	f04f 0800 	mov.w	r8, #0
 8002ece:	07eb      	lsls	r3, r5, #31
 8002ed0:	d50a      	bpl.n	8002ee8 <__pow5mult+0x74>
 8002ed2:	4639      	mov	r1, r7
 8002ed4:	4622      	mov	r2, r4
 8002ed6:	4630      	mov	r0, r6
 8002ed8:	f7ff ff35 	bl	8002d46 <__multiply>
 8002edc:	4639      	mov	r1, r7
 8002ede:	4681      	mov	r9, r0
 8002ee0:	4630      	mov	r0, r6
 8002ee2:	f7ff fe87 	bl	8002bf4 <_Bfree>
 8002ee6:	464f      	mov	r7, r9
 8002ee8:	106d      	asrs	r5, r5, #1
 8002eea:	d00b      	beq.n	8002f04 <__pow5mult+0x90>
 8002eec:	6820      	ldr	r0, [r4, #0]
 8002eee:	b938      	cbnz	r0, 8002f00 <__pow5mult+0x8c>
 8002ef0:	4622      	mov	r2, r4
 8002ef2:	4621      	mov	r1, r4
 8002ef4:	4630      	mov	r0, r6
 8002ef6:	f7ff ff26 	bl	8002d46 <__multiply>
 8002efa:	6020      	str	r0, [r4, #0]
 8002efc:	f8c0 8000 	str.w	r8, [r0]
 8002f00:	4604      	mov	r4, r0
 8002f02:	e7e4      	b.n	8002ece <__pow5mult+0x5a>
 8002f04:	4638      	mov	r0, r7
 8002f06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002f0a:	bf00      	nop
 8002f0c:	08004790 	.word	0x08004790

08002f10 <__lshift>:
 8002f10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002f14:	460c      	mov	r4, r1
 8002f16:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8002f1a:	6923      	ldr	r3, [r4, #16]
 8002f1c:	6849      	ldr	r1, [r1, #4]
 8002f1e:	eb0a 0903 	add.w	r9, sl, r3
 8002f22:	68a3      	ldr	r3, [r4, #8]
 8002f24:	4607      	mov	r7, r0
 8002f26:	4616      	mov	r6, r2
 8002f28:	f109 0501 	add.w	r5, r9, #1
 8002f2c:	42ab      	cmp	r3, r5
 8002f2e:	db32      	blt.n	8002f96 <__lshift+0x86>
 8002f30:	4638      	mov	r0, r7
 8002f32:	f7ff fe2b 	bl	8002b8c <_Balloc>
 8002f36:	2300      	movs	r3, #0
 8002f38:	4680      	mov	r8, r0
 8002f3a:	f100 0114 	add.w	r1, r0, #20
 8002f3e:	461a      	mov	r2, r3
 8002f40:	4553      	cmp	r3, sl
 8002f42:	db2b      	blt.n	8002f9c <__lshift+0x8c>
 8002f44:	6920      	ldr	r0, [r4, #16]
 8002f46:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8002f4a:	f104 0314 	add.w	r3, r4, #20
 8002f4e:	f016 021f 	ands.w	r2, r6, #31
 8002f52:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8002f56:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8002f5a:	d025      	beq.n	8002fa8 <__lshift+0x98>
 8002f5c:	f1c2 0e20 	rsb	lr, r2, #32
 8002f60:	2000      	movs	r0, #0
 8002f62:	681e      	ldr	r6, [r3, #0]
 8002f64:	468a      	mov	sl, r1
 8002f66:	4096      	lsls	r6, r2
 8002f68:	4330      	orrs	r0, r6
 8002f6a:	f84a 0b04 	str.w	r0, [sl], #4
 8002f6e:	f853 0b04 	ldr.w	r0, [r3], #4
 8002f72:	459c      	cmp	ip, r3
 8002f74:	fa20 f00e 	lsr.w	r0, r0, lr
 8002f78:	d814      	bhi.n	8002fa4 <__lshift+0x94>
 8002f7a:	6048      	str	r0, [r1, #4]
 8002f7c:	b108      	cbz	r0, 8002f82 <__lshift+0x72>
 8002f7e:	f109 0502 	add.w	r5, r9, #2
 8002f82:	3d01      	subs	r5, #1
 8002f84:	4638      	mov	r0, r7
 8002f86:	f8c8 5010 	str.w	r5, [r8, #16]
 8002f8a:	4621      	mov	r1, r4
 8002f8c:	f7ff fe32 	bl	8002bf4 <_Bfree>
 8002f90:	4640      	mov	r0, r8
 8002f92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f96:	3101      	adds	r1, #1
 8002f98:	005b      	lsls	r3, r3, #1
 8002f9a:	e7c7      	b.n	8002f2c <__lshift+0x1c>
 8002f9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8002fa0:	3301      	adds	r3, #1
 8002fa2:	e7cd      	b.n	8002f40 <__lshift+0x30>
 8002fa4:	4651      	mov	r1, sl
 8002fa6:	e7dc      	b.n	8002f62 <__lshift+0x52>
 8002fa8:	3904      	subs	r1, #4
 8002faa:	f853 2b04 	ldr.w	r2, [r3], #4
 8002fae:	f841 2f04 	str.w	r2, [r1, #4]!
 8002fb2:	459c      	cmp	ip, r3
 8002fb4:	d8f9      	bhi.n	8002faa <__lshift+0x9a>
 8002fb6:	e7e4      	b.n	8002f82 <__lshift+0x72>

08002fb8 <__mcmp>:
 8002fb8:	6903      	ldr	r3, [r0, #16]
 8002fba:	690a      	ldr	r2, [r1, #16]
 8002fbc:	1a9b      	subs	r3, r3, r2
 8002fbe:	b530      	push	{r4, r5, lr}
 8002fc0:	d10c      	bne.n	8002fdc <__mcmp+0x24>
 8002fc2:	0092      	lsls	r2, r2, #2
 8002fc4:	3014      	adds	r0, #20
 8002fc6:	3114      	adds	r1, #20
 8002fc8:	1884      	adds	r4, r0, r2
 8002fca:	4411      	add	r1, r2
 8002fcc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8002fd0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8002fd4:	4295      	cmp	r5, r2
 8002fd6:	d003      	beq.n	8002fe0 <__mcmp+0x28>
 8002fd8:	d305      	bcc.n	8002fe6 <__mcmp+0x2e>
 8002fda:	2301      	movs	r3, #1
 8002fdc:	4618      	mov	r0, r3
 8002fde:	bd30      	pop	{r4, r5, pc}
 8002fe0:	42a0      	cmp	r0, r4
 8002fe2:	d3f3      	bcc.n	8002fcc <__mcmp+0x14>
 8002fe4:	e7fa      	b.n	8002fdc <__mcmp+0x24>
 8002fe6:	f04f 33ff 	mov.w	r3, #4294967295
 8002fea:	e7f7      	b.n	8002fdc <__mcmp+0x24>

08002fec <__mdiff>:
 8002fec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ff0:	460d      	mov	r5, r1
 8002ff2:	4607      	mov	r7, r0
 8002ff4:	4611      	mov	r1, r2
 8002ff6:	4628      	mov	r0, r5
 8002ff8:	4614      	mov	r4, r2
 8002ffa:	f7ff ffdd 	bl	8002fb8 <__mcmp>
 8002ffe:	1e06      	subs	r6, r0, #0
 8003000:	d108      	bne.n	8003014 <__mdiff+0x28>
 8003002:	4631      	mov	r1, r6
 8003004:	4638      	mov	r0, r7
 8003006:	f7ff fdc1 	bl	8002b8c <_Balloc>
 800300a:	2301      	movs	r3, #1
 800300c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8003010:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003014:	bfa4      	itt	ge
 8003016:	4623      	movge	r3, r4
 8003018:	462c      	movge	r4, r5
 800301a:	4638      	mov	r0, r7
 800301c:	6861      	ldr	r1, [r4, #4]
 800301e:	bfa6      	itte	ge
 8003020:	461d      	movge	r5, r3
 8003022:	2600      	movge	r6, #0
 8003024:	2601      	movlt	r6, #1
 8003026:	f7ff fdb1 	bl	8002b8c <_Balloc>
 800302a:	692b      	ldr	r3, [r5, #16]
 800302c:	60c6      	str	r6, [r0, #12]
 800302e:	6926      	ldr	r6, [r4, #16]
 8003030:	f105 0914 	add.w	r9, r5, #20
 8003034:	f104 0214 	add.w	r2, r4, #20
 8003038:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800303c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8003040:	f100 0514 	add.w	r5, r0, #20
 8003044:	f04f 0e00 	mov.w	lr, #0
 8003048:	f852 ab04 	ldr.w	sl, [r2], #4
 800304c:	f859 4b04 	ldr.w	r4, [r9], #4
 8003050:	fa1e f18a 	uxtah	r1, lr, sl
 8003054:	b2a3      	uxth	r3, r4
 8003056:	1ac9      	subs	r1, r1, r3
 8003058:	0c23      	lsrs	r3, r4, #16
 800305a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800305e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8003062:	b289      	uxth	r1, r1
 8003064:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8003068:	45c8      	cmp	r8, r9
 800306a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800306e:	4694      	mov	ip, r2
 8003070:	f845 3b04 	str.w	r3, [r5], #4
 8003074:	d8e8      	bhi.n	8003048 <__mdiff+0x5c>
 8003076:	45bc      	cmp	ip, r7
 8003078:	d304      	bcc.n	8003084 <__mdiff+0x98>
 800307a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800307e:	b183      	cbz	r3, 80030a2 <__mdiff+0xb6>
 8003080:	6106      	str	r6, [r0, #16]
 8003082:	e7c5      	b.n	8003010 <__mdiff+0x24>
 8003084:	f85c 1b04 	ldr.w	r1, [ip], #4
 8003088:	fa1e f381 	uxtah	r3, lr, r1
 800308c:	141a      	asrs	r2, r3, #16
 800308e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8003092:	b29b      	uxth	r3, r3
 8003094:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003098:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800309c:	f845 3b04 	str.w	r3, [r5], #4
 80030a0:	e7e9      	b.n	8003076 <__mdiff+0x8a>
 80030a2:	3e01      	subs	r6, #1
 80030a4:	e7e9      	b.n	800307a <__mdiff+0x8e>

080030a6 <__d2b>:
 80030a6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80030aa:	460e      	mov	r6, r1
 80030ac:	2101      	movs	r1, #1
 80030ae:	ec59 8b10 	vmov	r8, r9, d0
 80030b2:	4615      	mov	r5, r2
 80030b4:	f7ff fd6a 	bl	8002b8c <_Balloc>
 80030b8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80030bc:	4607      	mov	r7, r0
 80030be:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80030c2:	bb34      	cbnz	r4, 8003112 <__d2b+0x6c>
 80030c4:	9301      	str	r3, [sp, #4]
 80030c6:	f1b8 0300 	subs.w	r3, r8, #0
 80030ca:	d027      	beq.n	800311c <__d2b+0x76>
 80030cc:	a802      	add	r0, sp, #8
 80030ce:	f840 3d08 	str.w	r3, [r0, #-8]!
 80030d2:	f7ff fe00 	bl	8002cd6 <__lo0bits>
 80030d6:	9900      	ldr	r1, [sp, #0]
 80030d8:	b1f0      	cbz	r0, 8003118 <__d2b+0x72>
 80030da:	9a01      	ldr	r2, [sp, #4]
 80030dc:	f1c0 0320 	rsb	r3, r0, #32
 80030e0:	fa02 f303 	lsl.w	r3, r2, r3
 80030e4:	430b      	orrs	r3, r1
 80030e6:	40c2      	lsrs	r2, r0
 80030e8:	617b      	str	r3, [r7, #20]
 80030ea:	9201      	str	r2, [sp, #4]
 80030ec:	9b01      	ldr	r3, [sp, #4]
 80030ee:	61bb      	str	r3, [r7, #24]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	bf14      	ite	ne
 80030f4:	2102      	movne	r1, #2
 80030f6:	2101      	moveq	r1, #1
 80030f8:	6139      	str	r1, [r7, #16]
 80030fa:	b1c4      	cbz	r4, 800312e <__d2b+0x88>
 80030fc:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8003100:	4404      	add	r4, r0
 8003102:	6034      	str	r4, [r6, #0]
 8003104:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8003108:	6028      	str	r0, [r5, #0]
 800310a:	4638      	mov	r0, r7
 800310c:	b003      	add	sp, #12
 800310e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003112:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003116:	e7d5      	b.n	80030c4 <__d2b+0x1e>
 8003118:	6179      	str	r1, [r7, #20]
 800311a:	e7e7      	b.n	80030ec <__d2b+0x46>
 800311c:	a801      	add	r0, sp, #4
 800311e:	f7ff fdda 	bl	8002cd6 <__lo0bits>
 8003122:	9b01      	ldr	r3, [sp, #4]
 8003124:	617b      	str	r3, [r7, #20]
 8003126:	2101      	movs	r1, #1
 8003128:	6139      	str	r1, [r7, #16]
 800312a:	3020      	adds	r0, #32
 800312c:	e7e5      	b.n	80030fa <__d2b+0x54>
 800312e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8003132:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8003136:	6030      	str	r0, [r6, #0]
 8003138:	6918      	ldr	r0, [r3, #16]
 800313a:	f7ff fdad 	bl	8002c98 <__hi0bits>
 800313e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8003142:	e7e1      	b.n	8003108 <__d2b+0x62>

08003144 <_mprec_log10>:
 8003144:	2817      	cmp	r0, #23
 8003146:	b5d0      	push	{r4, r6, r7, lr}
 8003148:	4604      	mov	r4, r0
 800314a:	dc07      	bgt.n	800315c <_mprec_log10+0x18>
 800314c:	4b09      	ldr	r3, [pc, #36]	; (8003174 <_mprec_log10+0x30>)
 800314e:	eb03 04c0 	add.w	r4, r3, r0, lsl #3
 8003152:	e9d4 0100 	ldrd	r0, r1, [r4]
 8003156:	ec41 0b10 	vmov	d0, r0, r1
 800315a:	bdd0      	pop	{r4, r6, r7, pc}
 800315c:	4906      	ldr	r1, [pc, #24]	; (8003178 <_mprec_log10+0x34>)
 800315e:	4f07      	ldr	r7, [pc, #28]	; (800317c <_mprec_log10+0x38>)
 8003160:	2000      	movs	r0, #0
 8003162:	2600      	movs	r6, #0
 8003164:	4632      	mov	r2, r6
 8003166:	463b      	mov	r3, r7
 8003168:	f7fd fa3e 	bl	80005e8 <__aeabi_dmul>
 800316c:	3c01      	subs	r4, #1
 800316e:	d1f9      	bne.n	8003164 <_mprec_log10+0x20>
 8003170:	e7f1      	b.n	8003156 <_mprec_log10+0x12>
 8003172:	bf00      	nop
 8003174:	080046c8 	.word	0x080046c8
 8003178:	3ff00000 	.word	0x3ff00000
 800317c:	40240000 	.word	0x40240000

08003180 <_calloc_r>:
 8003180:	b538      	push	{r3, r4, r5, lr}
 8003182:	fb02 f401 	mul.w	r4, r2, r1
 8003186:	4621      	mov	r1, r4
 8003188:	f000 f808 	bl	800319c <_malloc_r>
 800318c:	4605      	mov	r5, r0
 800318e:	b118      	cbz	r0, 8003198 <_calloc_r+0x18>
 8003190:	4622      	mov	r2, r4
 8003192:	2100      	movs	r1, #0
 8003194:	f7ff fb82 	bl	800289c <memset>
 8003198:	4628      	mov	r0, r5
 800319a:	bd38      	pop	{r3, r4, r5, pc}

0800319c <_malloc_r>:
 800319c:	b570      	push	{r4, r5, r6, lr}
 800319e:	1ccd      	adds	r5, r1, #3
 80031a0:	f025 0503 	bic.w	r5, r5, #3
 80031a4:	3508      	adds	r5, #8
 80031a6:	2d0c      	cmp	r5, #12
 80031a8:	bf38      	it	cc
 80031aa:	250c      	movcc	r5, #12
 80031ac:	2d00      	cmp	r5, #0
 80031ae:	4606      	mov	r6, r0
 80031b0:	db01      	blt.n	80031b6 <_malloc_r+0x1a>
 80031b2:	42a9      	cmp	r1, r5
 80031b4:	d903      	bls.n	80031be <_malloc_r+0x22>
 80031b6:	230c      	movs	r3, #12
 80031b8:	6033      	str	r3, [r6, #0]
 80031ba:	2000      	movs	r0, #0
 80031bc:	bd70      	pop	{r4, r5, r6, pc}
 80031be:	f001 f9cf 	bl	8004560 <__malloc_lock>
 80031c2:	4a21      	ldr	r2, [pc, #132]	; (8003248 <_malloc_r+0xac>)
 80031c4:	6814      	ldr	r4, [r2, #0]
 80031c6:	4621      	mov	r1, r4
 80031c8:	b991      	cbnz	r1, 80031f0 <_malloc_r+0x54>
 80031ca:	4c20      	ldr	r4, [pc, #128]	; (800324c <_malloc_r+0xb0>)
 80031cc:	6823      	ldr	r3, [r4, #0]
 80031ce:	b91b      	cbnz	r3, 80031d8 <_malloc_r+0x3c>
 80031d0:	4630      	mov	r0, r6
 80031d2:	f000 fb3d 	bl	8003850 <_sbrk_r>
 80031d6:	6020      	str	r0, [r4, #0]
 80031d8:	4629      	mov	r1, r5
 80031da:	4630      	mov	r0, r6
 80031dc:	f000 fb38 	bl	8003850 <_sbrk_r>
 80031e0:	1c43      	adds	r3, r0, #1
 80031e2:	d124      	bne.n	800322e <_malloc_r+0x92>
 80031e4:	230c      	movs	r3, #12
 80031e6:	6033      	str	r3, [r6, #0]
 80031e8:	4630      	mov	r0, r6
 80031ea:	f001 f9ba 	bl	8004562 <__malloc_unlock>
 80031ee:	e7e4      	b.n	80031ba <_malloc_r+0x1e>
 80031f0:	680b      	ldr	r3, [r1, #0]
 80031f2:	1b5b      	subs	r3, r3, r5
 80031f4:	d418      	bmi.n	8003228 <_malloc_r+0x8c>
 80031f6:	2b0b      	cmp	r3, #11
 80031f8:	d90f      	bls.n	800321a <_malloc_r+0x7e>
 80031fa:	600b      	str	r3, [r1, #0]
 80031fc:	50cd      	str	r5, [r1, r3]
 80031fe:	18cc      	adds	r4, r1, r3
 8003200:	4630      	mov	r0, r6
 8003202:	f001 f9ae 	bl	8004562 <__malloc_unlock>
 8003206:	f104 000b 	add.w	r0, r4, #11
 800320a:	1d23      	adds	r3, r4, #4
 800320c:	f020 0007 	bic.w	r0, r0, #7
 8003210:	1ac3      	subs	r3, r0, r3
 8003212:	d0d3      	beq.n	80031bc <_malloc_r+0x20>
 8003214:	425a      	negs	r2, r3
 8003216:	50e2      	str	r2, [r4, r3]
 8003218:	e7d0      	b.n	80031bc <_malloc_r+0x20>
 800321a:	428c      	cmp	r4, r1
 800321c:	684b      	ldr	r3, [r1, #4]
 800321e:	bf16      	itet	ne
 8003220:	6063      	strne	r3, [r4, #4]
 8003222:	6013      	streq	r3, [r2, #0]
 8003224:	460c      	movne	r4, r1
 8003226:	e7eb      	b.n	8003200 <_malloc_r+0x64>
 8003228:	460c      	mov	r4, r1
 800322a:	6849      	ldr	r1, [r1, #4]
 800322c:	e7cc      	b.n	80031c8 <_malloc_r+0x2c>
 800322e:	1cc4      	adds	r4, r0, #3
 8003230:	f024 0403 	bic.w	r4, r4, #3
 8003234:	42a0      	cmp	r0, r4
 8003236:	d005      	beq.n	8003244 <_malloc_r+0xa8>
 8003238:	1a21      	subs	r1, r4, r0
 800323a:	4630      	mov	r0, r6
 800323c:	f000 fb08 	bl	8003850 <_sbrk_r>
 8003240:	3001      	adds	r0, #1
 8003242:	d0cf      	beq.n	80031e4 <_malloc_r+0x48>
 8003244:	6025      	str	r5, [r4, #0]
 8003246:	e7db      	b.n	8003200 <_malloc_r+0x64>
 8003248:	200000c0 	.word	0x200000c0
 800324c:	200000c4 	.word	0x200000c4

08003250 <_realloc_r>:
 8003250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003252:	4607      	mov	r7, r0
 8003254:	4614      	mov	r4, r2
 8003256:	460e      	mov	r6, r1
 8003258:	b921      	cbnz	r1, 8003264 <_realloc_r+0x14>
 800325a:	4611      	mov	r1, r2
 800325c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003260:	f7ff bf9c 	b.w	800319c <_malloc_r>
 8003264:	b922      	cbnz	r2, 8003270 <_realloc_r+0x20>
 8003266:	f001 f97d 	bl	8004564 <_free_r>
 800326a:	4625      	mov	r5, r4
 800326c:	4628      	mov	r0, r5
 800326e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003270:	f001 f9c6 	bl	8004600 <_malloc_usable_size_r>
 8003274:	42a0      	cmp	r0, r4
 8003276:	d20f      	bcs.n	8003298 <_realloc_r+0x48>
 8003278:	4621      	mov	r1, r4
 800327a:	4638      	mov	r0, r7
 800327c:	f7ff ff8e 	bl	800319c <_malloc_r>
 8003280:	4605      	mov	r5, r0
 8003282:	2800      	cmp	r0, #0
 8003284:	d0f2      	beq.n	800326c <_realloc_r+0x1c>
 8003286:	4631      	mov	r1, r6
 8003288:	4622      	mov	r2, r4
 800328a:	f001 f945 	bl	8004518 <memcpy>
 800328e:	4631      	mov	r1, r6
 8003290:	4638      	mov	r0, r7
 8003292:	f001 f967 	bl	8004564 <_free_r>
 8003296:	e7e9      	b.n	800326c <_realloc_r+0x1c>
 8003298:	4635      	mov	r5, r6
 800329a:	e7e7      	b.n	800326c <_realloc_r+0x1c>

0800329c <__ssputs_r>:
 800329c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80032a0:	688e      	ldr	r6, [r1, #8]
 80032a2:	429e      	cmp	r6, r3
 80032a4:	4682      	mov	sl, r0
 80032a6:	460c      	mov	r4, r1
 80032a8:	4690      	mov	r8, r2
 80032aa:	4699      	mov	r9, r3
 80032ac:	d837      	bhi.n	800331e <__ssputs_r+0x82>
 80032ae:	898a      	ldrh	r2, [r1, #12]
 80032b0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80032b4:	d031      	beq.n	800331a <__ssputs_r+0x7e>
 80032b6:	6825      	ldr	r5, [r4, #0]
 80032b8:	6909      	ldr	r1, [r1, #16]
 80032ba:	1a6f      	subs	r7, r5, r1
 80032bc:	6965      	ldr	r5, [r4, #20]
 80032be:	2302      	movs	r3, #2
 80032c0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80032c4:	fb95 f5f3 	sdiv	r5, r5, r3
 80032c8:	f109 0301 	add.w	r3, r9, #1
 80032cc:	443b      	add	r3, r7
 80032ce:	429d      	cmp	r5, r3
 80032d0:	bf38      	it	cc
 80032d2:	461d      	movcc	r5, r3
 80032d4:	0553      	lsls	r3, r2, #21
 80032d6:	d530      	bpl.n	800333a <__ssputs_r+0x9e>
 80032d8:	4629      	mov	r1, r5
 80032da:	f7ff ff5f 	bl	800319c <_malloc_r>
 80032de:	4606      	mov	r6, r0
 80032e0:	b950      	cbnz	r0, 80032f8 <__ssputs_r+0x5c>
 80032e2:	230c      	movs	r3, #12
 80032e4:	f8ca 3000 	str.w	r3, [sl]
 80032e8:	89a3      	ldrh	r3, [r4, #12]
 80032ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80032ee:	81a3      	strh	r3, [r4, #12]
 80032f0:	f04f 30ff 	mov.w	r0, #4294967295
 80032f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032f8:	463a      	mov	r2, r7
 80032fa:	6921      	ldr	r1, [r4, #16]
 80032fc:	f001 f90c 	bl	8004518 <memcpy>
 8003300:	89a3      	ldrh	r3, [r4, #12]
 8003302:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003306:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800330a:	81a3      	strh	r3, [r4, #12]
 800330c:	6126      	str	r6, [r4, #16]
 800330e:	6165      	str	r5, [r4, #20]
 8003310:	443e      	add	r6, r7
 8003312:	1bed      	subs	r5, r5, r7
 8003314:	6026      	str	r6, [r4, #0]
 8003316:	60a5      	str	r5, [r4, #8]
 8003318:	464e      	mov	r6, r9
 800331a:	454e      	cmp	r6, r9
 800331c:	d900      	bls.n	8003320 <__ssputs_r+0x84>
 800331e:	464e      	mov	r6, r9
 8003320:	4632      	mov	r2, r6
 8003322:	4641      	mov	r1, r8
 8003324:	6820      	ldr	r0, [r4, #0]
 8003326:	f001 f902 	bl	800452e <memmove>
 800332a:	68a3      	ldr	r3, [r4, #8]
 800332c:	1b9b      	subs	r3, r3, r6
 800332e:	60a3      	str	r3, [r4, #8]
 8003330:	6823      	ldr	r3, [r4, #0]
 8003332:	441e      	add	r6, r3
 8003334:	6026      	str	r6, [r4, #0]
 8003336:	2000      	movs	r0, #0
 8003338:	e7dc      	b.n	80032f4 <__ssputs_r+0x58>
 800333a:	462a      	mov	r2, r5
 800333c:	f7ff ff88 	bl	8003250 <_realloc_r>
 8003340:	4606      	mov	r6, r0
 8003342:	2800      	cmp	r0, #0
 8003344:	d1e2      	bne.n	800330c <__ssputs_r+0x70>
 8003346:	6921      	ldr	r1, [r4, #16]
 8003348:	4650      	mov	r0, sl
 800334a:	f001 f90b 	bl	8004564 <_free_r>
 800334e:	e7c8      	b.n	80032e2 <__ssputs_r+0x46>

08003350 <_svfiprintf_r>:
 8003350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003354:	461d      	mov	r5, r3
 8003356:	898b      	ldrh	r3, [r1, #12]
 8003358:	061f      	lsls	r7, r3, #24
 800335a:	b09d      	sub	sp, #116	; 0x74
 800335c:	4680      	mov	r8, r0
 800335e:	460c      	mov	r4, r1
 8003360:	4616      	mov	r6, r2
 8003362:	d50f      	bpl.n	8003384 <_svfiprintf_r+0x34>
 8003364:	690b      	ldr	r3, [r1, #16]
 8003366:	b96b      	cbnz	r3, 8003384 <_svfiprintf_r+0x34>
 8003368:	2140      	movs	r1, #64	; 0x40
 800336a:	f7ff ff17 	bl	800319c <_malloc_r>
 800336e:	6020      	str	r0, [r4, #0]
 8003370:	6120      	str	r0, [r4, #16]
 8003372:	b928      	cbnz	r0, 8003380 <_svfiprintf_r+0x30>
 8003374:	230c      	movs	r3, #12
 8003376:	f8c8 3000 	str.w	r3, [r8]
 800337a:	f04f 30ff 	mov.w	r0, #4294967295
 800337e:	e0c8      	b.n	8003512 <_svfiprintf_r+0x1c2>
 8003380:	2340      	movs	r3, #64	; 0x40
 8003382:	6163      	str	r3, [r4, #20]
 8003384:	2300      	movs	r3, #0
 8003386:	9309      	str	r3, [sp, #36]	; 0x24
 8003388:	2320      	movs	r3, #32
 800338a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800338e:	2330      	movs	r3, #48	; 0x30
 8003390:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003394:	9503      	str	r5, [sp, #12]
 8003396:	f04f 0b01 	mov.w	fp, #1
 800339a:	4637      	mov	r7, r6
 800339c:	463d      	mov	r5, r7
 800339e:	f815 3b01 	ldrb.w	r3, [r5], #1
 80033a2:	b10b      	cbz	r3, 80033a8 <_svfiprintf_r+0x58>
 80033a4:	2b25      	cmp	r3, #37	; 0x25
 80033a6:	d13e      	bne.n	8003426 <_svfiprintf_r+0xd6>
 80033a8:	ebb7 0a06 	subs.w	sl, r7, r6
 80033ac:	d00b      	beq.n	80033c6 <_svfiprintf_r+0x76>
 80033ae:	4653      	mov	r3, sl
 80033b0:	4632      	mov	r2, r6
 80033b2:	4621      	mov	r1, r4
 80033b4:	4640      	mov	r0, r8
 80033b6:	f7ff ff71 	bl	800329c <__ssputs_r>
 80033ba:	3001      	adds	r0, #1
 80033bc:	f000 80a4 	beq.w	8003508 <_svfiprintf_r+0x1b8>
 80033c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80033c2:	4453      	add	r3, sl
 80033c4:	9309      	str	r3, [sp, #36]	; 0x24
 80033c6:	783b      	ldrb	r3, [r7, #0]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	f000 809d 	beq.w	8003508 <_svfiprintf_r+0x1b8>
 80033ce:	2300      	movs	r3, #0
 80033d0:	f04f 32ff 	mov.w	r2, #4294967295
 80033d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80033d8:	9304      	str	r3, [sp, #16]
 80033da:	9307      	str	r3, [sp, #28]
 80033dc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80033e0:	931a      	str	r3, [sp, #104]	; 0x68
 80033e2:	462f      	mov	r7, r5
 80033e4:	2205      	movs	r2, #5
 80033e6:	f817 1b01 	ldrb.w	r1, [r7], #1
 80033ea:	4850      	ldr	r0, [pc, #320]	; (800352c <_svfiprintf_r+0x1dc>)
 80033ec:	f7fc fef0 	bl	80001d0 <memchr>
 80033f0:	9b04      	ldr	r3, [sp, #16]
 80033f2:	b9d0      	cbnz	r0, 800342a <_svfiprintf_r+0xda>
 80033f4:	06d9      	lsls	r1, r3, #27
 80033f6:	bf44      	itt	mi
 80033f8:	2220      	movmi	r2, #32
 80033fa:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80033fe:	071a      	lsls	r2, r3, #28
 8003400:	bf44      	itt	mi
 8003402:	222b      	movmi	r2, #43	; 0x2b
 8003404:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003408:	782a      	ldrb	r2, [r5, #0]
 800340a:	2a2a      	cmp	r2, #42	; 0x2a
 800340c:	d015      	beq.n	800343a <_svfiprintf_r+0xea>
 800340e:	9a07      	ldr	r2, [sp, #28]
 8003410:	462f      	mov	r7, r5
 8003412:	2000      	movs	r0, #0
 8003414:	250a      	movs	r5, #10
 8003416:	4639      	mov	r1, r7
 8003418:	f811 3b01 	ldrb.w	r3, [r1], #1
 800341c:	3b30      	subs	r3, #48	; 0x30
 800341e:	2b09      	cmp	r3, #9
 8003420:	d94d      	bls.n	80034be <_svfiprintf_r+0x16e>
 8003422:	b1b8      	cbz	r0, 8003454 <_svfiprintf_r+0x104>
 8003424:	e00f      	b.n	8003446 <_svfiprintf_r+0xf6>
 8003426:	462f      	mov	r7, r5
 8003428:	e7b8      	b.n	800339c <_svfiprintf_r+0x4c>
 800342a:	4a40      	ldr	r2, [pc, #256]	; (800352c <_svfiprintf_r+0x1dc>)
 800342c:	1a80      	subs	r0, r0, r2
 800342e:	fa0b f000 	lsl.w	r0, fp, r0
 8003432:	4318      	orrs	r0, r3
 8003434:	9004      	str	r0, [sp, #16]
 8003436:	463d      	mov	r5, r7
 8003438:	e7d3      	b.n	80033e2 <_svfiprintf_r+0x92>
 800343a:	9a03      	ldr	r2, [sp, #12]
 800343c:	1d11      	adds	r1, r2, #4
 800343e:	6812      	ldr	r2, [r2, #0]
 8003440:	9103      	str	r1, [sp, #12]
 8003442:	2a00      	cmp	r2, #0
 8003444:	db01      	blt.n	800344a <_svfiprintf_r+0xfa>
 8003446:	9207      	str	r2, [sp, #28]
 8003448:	e004      	b.n	8003454 <_svfiprintf_r+0x104>
 800344a:	4252      	negs	r2, r2
 800344c:	f043 0302 	orr.w	r3, r3, #2
 8003450:	9207      	str	r2, [sp, #28]
 8003452:	9304      	str	r3, [sp, #16]
 8003454:	783b      	ldrb	r3, [r7, #0]
 8003456:	2b2e      	cmp	r3, #46	; 0x2e
 8003458:	d10c      	bne.n	8003474 <_svfiprintf_r+0x124>
 800345a:	787b      	ldrb	r3, [r7, #1]
 800345c:	2b2a      	cmp	r3, #42	; 0x2a
 800345e:	d133      	bne.n	80034c8 <_svfiprintf_r+0x178>
 8003460:	9b03      	ldr	r3, [sp, #12]
 8003462:	1d1a      	adds	r2, r3, #4
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	9203      	str	r2, [sp, #12]
 8003468:	2b00      	cmp	r3, #0
 800346a:	bfb8      	it	lt
 800346c:	f04f 33ff 	movlt.w	r3, #4294967295
 8003470:	3702      	adds	r7, #2
 8003472:	9305      	str	r3, [sp, #20]
 8003474:	4d2e      	ldr	r5, [pc, #184]	; (8003530 <_svfiprintf_r+0x1e0>)
 8003476:	7839      	ldrb	r1, [r7, #0]
 8003478:	2203      	movs	r2, #3
 800347a:	4628      	mov	r0, r5
 800347c:	f7fc fea8 	bl	80001d0 <memchr>
 8003480:	b138      	cbz	r0, 8003492 <_svfiprintf_r+0x142>
 8003482:	2340      	movs	r3, #64	; 0x40
 8003484:	1b40      	subs	r0, r0, r5
 8003486:	fa03 f000 	lsl.w	r0, r3, r0
 800348a:	9b04      	ldr	r3, [sp, #16]
 800348c:	4303      	orrs	r3, r0
 800348e:	3701      	adds	r7, #1
 8003490:	9304      	str	r3, [sp, #16]
 8003492:	7839      	ldrb	r1, [r7, #0]
 8003494:	4827      	ldr	r0, [pc, #156]	; (8003534 <_svfiprintf_r+0x1e4>)
 8003496:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800349a:	2206      	movs	r2, #6
 800349c:	1c7e      	adds	r6, r7, #1
 800349e:	f7fc fe97 	bl	80001d0 <memchr>
 80034a2:	2800      	cmp	r0, #0
 80034a4:	d038      	beq.n	8003518 <_svfiprintf_r+0x1c8>
 80034a6:	4b24      	ldr	r3, [pc, #144]	; (8003538 <_svfiprintf_r+0x1e8>)
 80034a8:	bb13      	cbnz	r3, 80034f0 <_svfiprintf_r+0x1a0>
 80034aa:	9b03      	ldr	r3, [sp, #12]
 80034ac:	3307      	adds	r3, #7
 80034ae:	f023 0307 	bic.w	r3, r3, #7
 80034b2:	3308      	adds	r3, #8
 80034b4:	9303      	str	r3, [sp, #12]
 80034b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80034b8:	444b      	add	r3, r9
 80034ba:	9309      	str	r3, [sp, #36]	; 0x24
 80034bc:	e76d      	b.n	800339a <_svfiprintf_r+0x4a>
 80034be:	fb05 3202 	mla	r2, r5, r2, r3
 80034c2:	2001      	movs	r0, #1
 80034c4:	460f      	mov	r7, r1
 80034c6:	e7a6      	b.n	8003416 <_svfiprintf_r+0xc6>
 80034c8:	2300      	movs	r3, #0
 80034ca:	3701      	adds	r7, #1
 80034cc:	9305      	str	r3, [sp, #20]
 80034ce:	4619      	mov	r1, r3
 80034d0:	250a      	movs	r5, #10
 80034d2:	4638      	mov	r0, r7
 80034d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80034d8:	3a30      	subs	r2, #48	; 0x30
 80034da:	2a09      	cmp	r2, #9
 80034dc:	d903      	bls.n	80034e6 <_svfiprintf_r+0x196>
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d0c8      	beq.n	8003474 <_svfiprintf_r+0x124>
 80034e2:	9105      	str	r1, [sp, #20]
 80034e4:	e7c6      	b.n	8003474 <_svfiprintf_r+0x124>
 80034e6:	fb05 2101 	mla	r1, r5, r1, r2
 80034ea:	2301      	movs	r3, #1
 80034ec:	4607      	mov	r7, r0
 80034ee:	e7f0      	b.n	80034d2 <_svfiprintf_r+0x182>
 80034f0:	ab03      	add	r3, sp, #12
 80034f2:	9300      	str	r3, [sp, #0]
 80034f4:	4622      	mov	r2, r4
 80034f6:	4b11      	ldr	r3, [pc, #68]	; (800353c <_svfiprintf_r+0x1ec>)
 80034f8:	a904      	add	r1, sp, #16
 80034fa:	4640      	mov	r0, r8
 80034fc:	f3af 8000 	nop.w
 8003500:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003504:	4681      	mov	r9, r0
 8003506:	d1d6      	bne.n	80034b6 <_svfiprintf_r+0x166>
 8003508:	89a3      	ldrh	r3, [r4, #12]
 800350a:	065b      	lsls	r3, r3, #25
 800350c:	f53f af35 	bmi.w	800337a <_svfiprintf_r+0x2a>
 8003510:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003512:	b01d      	add	sp, #116	; 0x74
 8003514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003518:	ab03      	add	r3, sp, #12
 800351a:	9300      	str	r3, [sp, #0]
 800351c:	4622      	mov	r2, r4
 800351e:	4b07      	ldr	r3, [pc, #28]	; (800353c <_svfiprintf_r+0x1ec>)
 8003520:	a904      	add	r1, sp, #16
 8003522:	4640      	mov	r0, r8
 8003524:	f000 f882 	bl	800362c <_printf_i>
 8003528:	e7ea      	b.n	8003500 <_svfiprintf_r+0x1b0>
 800352a:	bf00      	nop
 800352c:	0800479c 	.word	0x0800479c
 8003530:	080047a2 	.word	0x080047a2
 8003534:	080047a6 	.word	0x080047a6
 8003538:	00000000 	.word	0x00000000
 800353c:	0800329d 	.word	0x0800329d

08003540 <_printf_common>:
 8003540:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003544:	4691      	mov	r9, r2
 8003546:	461f      	mov	r7, r3
 8003548:	688a      	ldr	r2, [r1, #8]
 800354a:	690b      	ldr	r3, [r1, #16]
 800354c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003550:	4293      	cmp	r3, r2
 8003552:	bfb8      	it	lt
 8003554:	4613      	movlt	r3, r2
 8003556:	f8c9 3000 	str.w	r3, [r9]
 800355a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800355e:	4606      	mov	r6, r0
 8003560:	460c      	mov	r4, r1
 8003562:	b112      	cbz	r2, 800356a <_printf_common+0x2a>
 8003564:	3301      	adds	r3, #1
 8003566:	f8c9 3000 	str.w	r3, [r9]
 800356a:	6823      	ldr	r3, [r4, #0]
 800356c:	0699      	lsls	r1, r3, #26
 800356e:	bf42      	ittt	mi
 8003570:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003574:	3302      	addmi	r3, #2
 8003576:	f8c9 3000 	strmi.w	r3, [r9]
 800357a:	6825      	ldr	r5, [r4, #0]
 800357c:	f015 0506 	ands.w	r5, r5, #6
 8003580:	d107      	bne.n	8003592 <_printf_common+0x52>
 8003582:	f104 0a19 	add.w	sl, r4, #25
 8003586:	68e3      	ldr	r3, [r4, #12]
 8003588:	f8d9 2000 	ldr.w	r2, [r9]
 800358c:	1a9b      	subs	r3, r3, r2
 800358e:	42ab      	cmp	r3, r5
 8003590:	dc28      	bgt.n	80035e4 <_printf_common+0xa4>
 8003592:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003596:	6822      	ldr	r2, [r4, #0]
 8003598:	3300      	adds	r3, #0
 800359a:	bf18      	it	ne
 800359c:	2301      	movne	r3, #1
 800359e:	0692      	lsls	r2, r2, #26
 80035a0:	d42d      	bmi.n	80035fe <_printf_common+0xbe>
 80035a2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80035a6:	4639      	mov	r1, r7
 80035a8:	4630      	mov	r0, r6
 80035aa:	47c0      	blx	r8
 80035ac:	3001      	adds	r0, #1
 80035ae:	d020      	beq.n	80035f2 <_printf_common+0xb2>
 80035b0:	6823      	ldr	r3, [r4, #0]
 80035b2:	68e5      	ldr	r5, [r4, #12]
 80035b4:	f8d9 2000 	ldr.w	r2, [r9]
 80035b8:	f003 0306 	and.w	r3, r3, #6
 80035bc:	2b04      	cmp	r3, #4
 80035be:	bf08      	it	eq
 80035c0:	1aad      	subeq	r5, r5, r2
 80035c2:	68a3      	ldr	r3, [r4, #8]
 80035c4:	6922      	ldr	r2, [r4, #16]
 80035c6:	bf0c      	ite	eq
 80035c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80035cc:	2500      	movne	r5, #0
 80035ce:	4293      	cmp	r3, r2
 80035d0:	bfc4      	itt	gt
 80035d2:	1a9b      	subgt	r3, r3, r2
 80035d4:	18ed      	addgt	r5, r5, r3
 80035d6:	f04f 0900 	mov.w	r9, #0
 80035da:	341a      	adds	r4, #26
 80035dc:	454d      	cmp	r5, r9
 80035de:	d11a      	bne.n	8003616 <_printf_common+0xd6>
 80035e0:	2000      	movs	r0, #0
 80035e2:	e008      	b.n	80035f6 <_printf_common+0xb6>
 80035e4:	2301      	movs	r3, #1
 80035e6:	4652      	mov	r2, sl
 80035e8:	4639      	mov	r1, r7
 80035ea:	4630      	mov	r0, r6
 80035ec:	47c0      	blx	r8
 80035ee:	3001      	adds	r0, #1
 80035f0:	d103      	bne.n	80035fa <_printf_common+0xba>
 80035f2:	f04f 30ff 	mov.w	r0, #4294967295
 80035f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035fa:	3501      	adds	r5, #1
 80035fc:	e7c3      	b.n	8003586 <_printf_common+0x46>
 80035fe:	18e1      	adds	r1, r4, r3
 8003600:	1c5a      	adds	r2, r3, #1
 8003602:	2030      	movs	r0, #48	; 0x30
 8003604:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003608:	4422      	add	r2, r4
 800360a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800360e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003612:	3302      	adds	r3, #2
 8003614:	e7c5      	b.n	80035a2 <_printf_common+0x62>
 8003616:	2301      	movs	r3, #1
 8003618:	4622      	mov	r2, r4
 800361a:	4639      	mov	r1, r7
 800361c:	4630      	mov	r0, r6
 800361e:	47c0      	blx	r8
 8003620:	3001      	adds	r0, #1
 8003622:	d0e6      	beq.n	80035f2 <_printf_common+0xb2>
 8003624:	f109 0901 	add.w	r9, r9, #1
 8003628:	e7d8      	b.n	80035dc <_printf_common+0x9c>
	...

0800362c <_printf_i>:
 800362c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003630:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003634:	460c      	mov	r4, r1
 8003636:	7e09      	ldrb	r1, [r1, #24]
 8003638:	b085      	sub	sp, #20
 800363a:	296e      	cmp	r1, #110	; 0x6e
 800363c:	4617      	mov	r7, r2
 800363e:	4606      	mov	r6, r0
 8003640:	4698      	mov	r8, r3
 8003642:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003644:	f000 80b3 	beq.w	80037ae <_printf_i+0x182>
 8003648:	d822      	bhi.n	8003690 <_printf_i+0x64>
 800364a:	2963      	cmp	r1, #99	; 0x63
 800364c:	d036      	beq.n	80036bc <_printf_i+0x90>
 800364e:	d80a      	bhi.n	8003666 <_printf_i+0x3a>
 8003650:	2900      	cmp	r1, #0
 8003652:	f000 80b9 	beq.w	80037c8 <_printf_i+0x19c>
 8003656:	2958      	cmp	r1, #88	; 0x58
 8003658:	f000 8083 	beq.w	8003762 <_printf_i+0x136>
 800365c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003660:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003664:	e032      	b.n	80036cc <_printf_i+0xa0>
 8003666:	2964      	cmp	r1, #100	; 0x64
 8003668:	d001      	beq.n	800366e <_printf_i+0x42>
 800366a:	2969      	cmp	r1, #105	; 0x69
 800366c:	d1f6      	bne.n	800365c <_printf_i+0x30>
 800366e:	6820      	ldr	r0, [r4, #0]
 8003670:	6813      	ldr	r3, [r2, #0]
 8003672:	0605      	lsls	r5, r0, #24
 8003674:	f103 0104 	add.w	r1, r3, #4
 8003678:	d52a      	bpl.n	80036d0 <_printf_i+0xa4>
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	6011      	str	r1, [r2, #0]
 800367e:	2b00      	cmp	r3, #0
 8003680:	da03      	bge.n	800368a <_printf_i+0x5e>
 8003682:	222d      	movs	r2, #45	; 0x2d
 8003684:	425b      	negs	r3, r3
 8003686:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800368a:	486f      	ldr	r0, [pc, #444]	; (8003848 <_printf_i+0x21c>)
 800368c:	220a      	movs	r2, #10
 800368e:	e039      	b.n	8003704 <_printf_i+0xd8>
 8003690:	2973      	cmp	r1, #115	; 0x73
 8003692:	f000 809d 	beq.w	80037d0 <_printf_i+0x1a4>
 8003696:	d808      	bhi.n	80036aa <_printf_i+0x7e>
 8003698:	296f      	cmp	r1, #111	; 0x6f
 800369a:	d020      	beq.n	80036de <_printf_i+0xb2>
 800369c:	2970      	cmp	r1, #112	; 0x70
 800369e:	d1dd      	bne.n	800365c <_printf_i+0x30>
 80036a0:	6823      	ldr	r3, [r4, #0]
 80036a2:	f043 0320 	orr.w	r3, r3, #32
 80036a6:	6023      	str	r3, [r4, #0]
 80036a8:	e003      	b.n	80036b2 <_printf_i+0x86>
 80036aa:	2975      	cmp	r1, #117	; 0x75
 80036ac:	d017      	beq.n	80036de <_printf_i+0xb2>
 80036ae:	2978      	cmp	r1, #120	; 0x78
 80036b0:	d1d4      	bne.n	800365c <_printf_i+0x30>
 80036b2:	2378      	movs	r3, #120	; 0x78
 80036b4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80036b8:	4864      	ldr	r0, [pc, #400]	; (800384c <_printf_i+0x220>)
 80036ba:	e055      	b.n	8003768 <_printf_i+0x13c>
 80036bc:	6813      	ldr	r3, [r2, #0]
 80036be:	1d19      	adds	r1, r3, #4
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	6011      	str	r1, [r2, #0]
 80036c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80036c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80036cc:	2301      	movs	r3, #1
 80036ce:	e08c      	b.n	80037ea <_printf_i+0x1be>
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	6011      	str	r1, [r2, #0]
 80036d4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80036d8:	bf18      	it	ne
 80036da:	b21b      	sxthne	r3, r3
 80036dc:	e7cf      	b.n	800367e <_printf_i+0x52>
 80036de:	6813      	ldr	r3, [r2, #0]
 80036e0:	6825      	ldr	r5, [r4, #0]
 80036e2:	1d18      	adds	r0, r3, #4
 80036e4:	6010      	str	r0, [r2, #0]
 80036e6:	0628      	lsls	r0, r5, #24
 80036e8:	d501      	bpl.n	80036ee <_printf_i+0xc2>
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	e002      	b.n	80036f4 <_printf_i+0xc8>
 80036ee:	0668      	lsls	r0, r5, #25
 80036f0:	d5fb      	bpl.n	80036ea <_printf_i+0xbe>
 80036f2:	881b      	ldrh	r3, [r3, #0]
 80036f4:	4854      	ldr	r0, [pc, #336]	; (8003848 <_printf_i+0x21c>)
 80036f6:	296f      	cmp	r1, #111	; 0x6f
 80036f8:	bf14      	ite	ne
 80036fa:	220a      	movne	r2, #10
 80036fc:	2208      	moveq	r2, #8
 80036fe:	2100      	movs	r1, #0
 8003700:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003704:	6865      	ldr	r5, [r4, #4]
 8003706:	60a5      	str	r5, [r4, #8]
 8003708:	2d00      	cmp	r5, #0
 800370a:	f2c0 8095 	blt.w	8003838 <_printf_i+0x20c>
 800370e:	6821      	ldr	r1, [r4, #0]
 8003710:	f021 0104 	bic.w	r1, r1, #4
 8003714:	6021      	str	r1, [r4, #0]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d13d      	bne.n	8003796 <_printf_i+0x16a>
 800371a:	2d00      	cmp	r5, #0
 800371c:	f040 808e 	bne.w	800383c <_printf_i+0x210>
 8003720:	4665      	mov	r5, ip
 8003722:	2a08      	cmp	r2, #8
 8003724:	d10b      	bne.n	800373e <_printf_i+0x112>
 8003726:	6823      	ldr	r3, [r4, #0]
 8003728:	07db      	lsls	r3, r3, #31
 800372a:	d508      	bpl.n	800373e <_printf_i+0x112>
 800372c:	6923      	ldr	r3, [r4, #16]
 800372e:	6862      	ldr	r2, [r4, #4]
 8003730:	429a      	cmp	r2, r3
 8003732:	bfde      	ittt	le
 8003734:	2330      	movle	r3, #48	; 0x30
 8003736:	f805 3c01 	strble.w	r3, [r5, #-1]
 800373a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800373e:	ebac 0305 	sub.w	r3, ip, r5
 8003742:	6123      	str	r3, [r4, #16]
 8003744:	f8cd 8000 	str.w	r8, [sp]
 8003748:	463b      	mov	r3, r7
 800374a:	aa03      	add	r2, sp, #12
 800374c:	4621      	mov	r1, r4
 800374e:	4630      	mov	r0, r6
 8003750:	f7ff fef6 	bl	8003540 <_printf_common>
 8003754:	3001      	adds	r0, #1
 8003756:	d14d      	bne.n	80037f4 <_printf_i+0x1c8>
 8003758:	f04f 30ff 	mov.w	r0, #4294967295
 800375c:	b005      	add	sp, #20
 800375e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003762:	4839      	ldr	r0, [pc, #228]	; (8003848 <_printf_i+0x21c>)
 8003764:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003768:	6813      	ldr	r3, [r2, #0]
 800376a:	6821      	ldr	r1, [r4, #0]
 800376c:	1d1d      	adds	r5, r3, #4
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	6015      	str	r5, [r2, #0]
 8003772:	060a      	lsls	r2, r1, #24
 8003774:	d50b      	bpl.n	800378e <_printf_i+0x162>
 8003776:	07ca      	lsls	r2, r1, #31
 8003778:	bf44      	itt	mi
 800377a:	f041 0120 	orrmi.w	r1, r1, #32
 800377e:	6021      	strmi	r1, [r4, #0]
 8003780:	b91b      	cbnz	r3, 800378a <_printf_i+0x15e>
 8003782:	6822      	ldr	r2, [r4, #0]
 8003784:	f022 0220 	bic.w	r2, r2, #32
 8003788:	6022      	str	r2, [r4, #0]
 800378a:	2210      	movs	r2, #16
 800378c:	e7b7      	b.n	80036fe <_printf_i+0xd2>
 800378e:	064d      	lsls	r5, r1, #25
 8003790:	bf48      	it	mi
 8003792:	b29b      	uxthmi	r3, r3
 8003794:	e7ef      	b.n	8003776 <_printf_i+0x14a>
 8003796:	4665      	mov	r5, ip
 8003798:	fbb3 f1f2 	udiv	r1, r3, r2
 800379c:	fb02 3311 	mls	r3, r2, r1, r3
 80037a0:	5cc3      	ldrb	r3, [r0, r3]
 80037a2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80037a6:	460b      	mov	r3, r1
 80037a8:	2900      	cmp	r1, #0
 80037aa:	d1f5      	bne.n	8003798 <_printf_i+0x16c>
 80037ac:	e7b9      	b.n	8003722 <_printf_i+0xf6>
 80037ae:	6813      	ldr	r3, [r2, #0]
 80037b0:	6825      	ldr	r5, [r4, #0]
 80037b2:	6961      	ldr	r1, [r4, #20]
 80037b4:	1d18      	adds	r0, r3, #4
 80037b6:	6010      	str	r0, [r2, #0]
 80037b8:	0628      	lsls	r0, r5, #24
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	d501      	bpl.n	80037c2 <_printf_i+0x196>
 80037be:	6019      	str	r1, [r3, #0]
 80037c0:	e002      	b.n	80037c8 <_printf_i+0x19c>
 80037c2:	066a      	lsls	r2, r5, #25
 80037c4:	d5fb      	bpl.n	80037be <_printf_i+0x192>
 80037c6:	8019      	strh	r1, [r3, #0]
 80037c8:	2300      	movs	r3, #0
 80037ca:	6123      	str	r3, [r4, #16]
 80037cc:	4665      	mov	r5, ip
 80037ce:	e7b9      	b.n	8003744 <_printf_i+0x118>
 80037d0:	6813      	ldr	r3, [r2, #0]
 80037d2:	1d19      	adds	r1, r3, #4
 80037d4:	6011      	str	r1, [r2, #0]
 80037d6:	681d      	ldr	r5, [r3, #0]
 80037d8:	6862      	ldr	r2, [r4, #4]
 80037da:	2100      	movs	r1, #0
 80037dc:	4628      	mov	r0, r5
 80037de:	f7fc fcf7 	bl	80001d0 <memchr>
 80037e2:	b108      	cbz	r0, 80037e8 <_printf_i+0x1bc>
 80037e4:	1b40      	subs	r0, r0, r5
 80037e6:	6060      	str	r0, [r4, #4]
 80037e8:	6863      	ldr	r3, [r4, #4]
 80037ea:	6123      	str	r3, [r4, #16]
 80037ec:	2300      	movs	r3, #0
 80037ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80037f2:	e7a7      	b.n	8003744 <_printf_i+0x118>
 80037f4:	6923      	ldr	r3, [r4, #16]
 80037f6:	462a      	mov	r2, r5
 80037f8:	4639      	mov	r1, r7
 80037fa:	4630      	mov	r0, r6
 80037fc:	47c0      	blx	r8
 80037fe:	3001      	adds	r0, #1
 8003800:	d0aa      	beq.n	8003758 <_printf_i+0x12c>
 8003802:	6823      	ldr	r3, [r4, #0]
 8003804:	079b      	lsls	r3, r3, #30
 8003806:	d413      	bmi.n	8003830 <_printf_i+0x204>
 8003808:	68e0      	ldr	r0, [r4, #12]
 800380a:	9b03      	ldr	r3, [sp, #12]
 800380c:	4298      	cmp	r0, r3
 800380e:	bfb8      	it	lt
 8003810:	4618      	movlt	r0, r3
 8003812:	e7a3      	b.n	800375c <_printf_i+0x130>
 8003814:	2301      	movs	r3, #1
 8003816:	464a      	mov	r2, r9
 8003818:	4639      	mov	r1, r7
 800381a:	4630      	mov	r0, r6
 800381c:	47c0      	blx	r8
 800381e:	3001      	adds	r0, #1
 8003820:	d09a      	beq.n	8003758 <_printf_i+0x12c>
 8003822:	3501      	adds	r5, #1
 8003824:	68e3      	ldr	r3, [r4, #12]
 8003826:	9a03      	ldr	r2, [sp, #12]
 8003828:	1a9b      	subs	r3, r3, r2
 800382a:	42ab      	cmp	r3, r5
 800382c:	dcf2      	bgt.n	8003814 <_printf_i+0x1e8>
 800382e:	e7eb      	b.n	8003808 <_printf_i+0x1dc>
 8003830:	2500      	movs	r5, #0
 8003832:	f104 0919 	add.w	r9, r4, #25
 8003836:	e7f5      	b.n	8003824 <_printf_i+0x1f8>
 8003838:	2b00      	cmp	r3, #0
 800383a:	d1ac      	bne.n	8003796 <_printf_i+0x16a>
 800383c:	7803      	ldrb	r3, [r0, #0]
 800383e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003842:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003846:	e76c      	b.n	8003722 <_printf_i+0xf6>
 8003848:	080047ad 	.word	0x080047ad
 800384c:	080047be 	.word	0x080047be

08003850 <_sbrk_r>:
 8003850:	b538      	push	{r3, r4, r5, lr}
 8003852:	4c06      	ldr	r4, [pc, #24]	; (800386c <_sbrk_r+0x1c>)
 8003854:	2300      	movs	r3, #0
 8003856:	4605      	mov	r5, r0
 8003858:	4608      	mov	r0, r1
 800385a:	6023      	str	r3, [r4, #0]
 800385c:	f7fe fa72 	bl	8001d44 <_sbrk>
 8003860:	1c43      	adds	r3, r0, #1
 8003862:	d102      	bne.n	800386a <_sbrk_r+0x1a>
 8003864:	6823      	ldr	r3, [r4, #0]
 8003866:	b103      	cbz	r3, 800386a <_sbrk_r+0x1a>
 8003868:	602b      	str	r3, [r5, #0]
 800386a:	bd38      	pop	{r3, r4, r5, pc}
 800386c:	200001d0 	.word	0x200001d0

08003870 <strcpy>:
 8003870:	4603      	mov	r3, r0
 8003872:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003876:	f803 2b01 	strb.w	r2, [r3], #1
 800387a:	2a00      	cmp	r2, #0
 800387c:	d1f9      	bne.n	8003872 <strcpy+0x2>
 800387e:	4770      	bx	lr

08003880 <quorem>:
 8003880:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003884:	6903      	ldr	r3, [r0, #16]
 8003886:	690c      	ldr	r4, [r1, #16]
 8003888:	42a3      	cmp	r3, r4
 800388a:	4680      	mov	r8, r0
 800388c:	f2c0 8082 	blt.w	8003994 <quorem+0x114>
 8003890:	3c01      	subs	r4, #1
 8003892:	f101 0714 	add.w	r7, r1, #20
 8003896:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800389a:	f100 0614 	add.w	r6, r0, #20
 800389e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80038a2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80038a6:	eb06 030c 	add.w	r3, r6, ip
 80038aa:	3501      	adds	r5, #1
 80038ac:	eb07 090c 	add.w	r9, r7, ip
 80038b0:	9301      	str	r3, [sp, #4]
 80038b2:	fbb0 f5f5 	udiv	r5, r0, r5
 80038b6:	b395      	cbz	r5, 800391e <quorem+0x9e>
 80038b8:	f04f 0a00 	mov.w	sl, #0
 80038bc:	4638      	mov	r0, r7
 80038be:	46b6      	mov	lr, r6
 80038c0:	46d3      	mov	fp, sl
 80038c2:	f850 2b04 	ldr.w	r2, [r0], #4
 80038c6:	b293      	uxth	r3, r2
 80038c8:	fb05 a303 	mla	r3, r5, r3, sl
 80038cc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80038d0:	b29b      	uxth	r3, r3
 80038d2:	ebab 0303 	sub.w	r3, fp, r3
 80038d6:	0c12      	lsrs	r2, r2, #16
 80038d8:	f8de b000 	ldr.w	fp, [lr]
 80038dc:	fb05 a202 	mla	r2, r5, r2, sl
 80038e0:	fa13 f38b 	uxtah	r3, r3, fp
 80038e4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80038e8:	fa1f fb82 	uxth.w	fp, r2
 80038ec:	f8de 2000 	ldr.w	r2, [lr]
 80038f0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80038f4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80038fe:	4581      	cmp	r9, r0
 8003900:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8003904:	f84e 3b04 	str.w	r3, [lr], #4
 8003908:	d2db      	bcs.n	80038c2 <quorem+0x42>
 800390a:	f856 300c 	ldr.w	r3, [r6, ip]
 800390e:	b933      	cbnz	r3, 800391e <quorem+0x9e>
 8003910:	9b01      	ldr	r3, [sp, #4]
 8003912:	3b04      	subs	r3, #4
 8003914:	429e      	cmp	r6, r3
 8003916:	461a      	mov	r2, r3
 8003918:	d330      	bcc.n	800397c <quorem+0xfc>
 800391a:	f8c8 4010 	str.w	r4, [r8, #16]
 800391e:	4640      	mov	r0, r8
 8003920:	f7ff fb4a 	bl	8002fb8 <__mcmp>
 8003924:	2800      	cmp	r0, #0
 8003926:	db25      	blt.n	8003974 <quorem+0xf4>
 8003928:	3501      	adds	r5, #1
 800392a:	4630      	mov	r0, r6
 800392c:	f04f 0c00 	mov.w	ip, #0
 8003930:	f857 2b04 	ldr.w	r2, [r7], #4
 8003934:	f8d0 e000 	ldr.w	lr, [r0]
 8003938:	b293      	uxth	r3, r2
 800393a:	ebac 0303 	sub.w	r3, ip, r3
 800393e:	0c12      	lsrs	r2, r2, #16
 8003940:	fa13 f38e 	uxtah	r3, r3, lr
 8003944:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8003948:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800394c:	b29b      	uxth	r3, r3
 800394e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003952:	45b9      	cmp	r9, r7
 8003954:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8003958:	f840 3b04 	str.w	r3, [r0], #4
 800395c:	d2e8      	bcs.n	8003930 <quorem+0xb0>
 800395e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8003962:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8003966:	b92a      	cbnz	r2, 8003974 <quorem+0xf4>
 8003968:	3b04      	subs	r3, #4
 800396a:	429e      	cmp	r6, r3
 800396c:	461a      	mov	r2, r3
 800396e:	d30b      	bcc.n	8003988 <quorem+0x108>
 8003970:	f8c8 4010 	str.w	r4, [r8, #16]
 8003974:	4628      	mov	r0, r5
 8003976:	b003      	add	sp, #12
 8003978:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800397c:	6812      	ldr	r2, [r2, #0]
 800397e:	3b04      	subs	r3, #4
 8003980:	2a00      	cmp	r2, #0
 8003982:	d1ca      	bne.n	800391a <quorem+0x9a>
 8003984:	3c01      	subs	r4, #1
 8003986:	e7c5      	b.n	8003914 <quorem+0x94>
 8003988:	6812      	ldr	r2, [r2, #0]
 800398a:	3b04      	subs	r3, #4
 800398c:	2a00      	cmp	r2, #0
 800398e:	d1ef      	bne.n	8003970 <quorem+0xf0>
 8003990:	3c01      	subs	r4, #1
 8003992:	e7ea      	b.n	800396a <quorem+0xea>
 8003994:	2000      	movs	r0, #0
 8003996:	e7ee      	b.n	8003976 <quorem+0xf6>

08003998 <_dtoa_r>:
 8003998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800399c:	ec57 6b10 	vmov	r6, r7, d0
 80039a0:	b097      	sub	sp, #92	; 0x5c
 80039a2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80039a4:	9106      	str	r1, [sp, #24]
 80039a6:	4604      	mov	r4, r0
 80039a8:	920b      	str	r2, [sp, #44]	; 0x2c
 80039aa:	9312      	str	r3, [sp, #72]	; 0x48
 80039ac:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80039b0:	e9cd 6700 	strd	r6, r7, [sp]
 80039b4:	b93d      	cbnz	r5, 80039c6 <_dtoa_r+0x2e>
 80039b6:	2010      	movs	r0, #16
 80039b8:	f000 fda6 	bl	8004508 <malloc>
 80039bc:	6260      	str	r0, [r4, #36]	; 0x24
 80039be:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80039c2:	6005      	str	r5, [r0, #0]
 80039c4:	60c5      	str	r5, [r0, #12]
 80039c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80039c8:	6819      	ldr	r1, [r3, #0]
 80039ca:	b151      	cbz	r1, 80039e2 <_dtoa_r+0x4a>
 80039cc:	685a      	ldr	r2, [r3, #4]
 80039ce:	604a      	str	r2, [r1, #4]
 80039d0:	2301      	movs	r3, #1
 80039d2:	4093      	lsls	r3, r2
 80039d4:	608b      	str	r3, [r1, #8]
 80039d6:	4620      	mov	r0, r4
 80039d8:	f7ff f90c 	bl	8002bf4 <_Bfree>
 80039dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80039de:	2200      	movs	r2, #0
 80039e0:	601a      	str	r2, [r3, #0]
 80039e2:	1e3b      	subs	r3, r7, #0
 80039e4:	bfbb      	ittet	lt
 80039e6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80039ea:	9301      	strlt	r3, [sp, #4]
 80039ec:	2300      	movge	r3, #0
 80039ee:	2201      	movlt	r2, #1
 80039f0:	bfac      	ite	ge
 80039f2:	f8c8 3000 	strge.w	r3, [r8]
 80039f6:	f8c8 2000 	strlt.w	r2, [r8]
 80039fa:	4baf      	ldr	r3, [pc, #700]	; (8003cb8 <_dtoa_r+0x320>)
 80039fc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8003a00:	ea33 0308 	bics.w	r3, r3, r8
 8003a04:	d114      	bne.n	8003a30 <_dtoa_r+0x98>
 8003a06:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003a08:	f242 730f 	movw	r3, #9999	; 0x270f
 8003a0c:	6013      	str	r3, [r2, #0]
 8003a0e:	9b00      	ldr	r3, [sp, #0]
 8003a10:	b923      	cbnz	r3, 8003a1c <_dtoa_r+0x84>
 8003a12:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8003a16:	2800      	cmp	r0, #0
 8003a18:	f000 8542 	beq.w	80044a0 <_dtoa_r+0xb08>
 8003a1c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003a1e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8003ccc <_dtoa_r+0x334>
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	f000 8544 	beq.w	80044b0 <_dtoa_r+0xb18>
 8003a28:	f10b 0303 	add.w	r3, fp, #3
 8003a2c:	f000 bd3e 	b.w	80044ac <_dtoa_r+0xb14>
 8003a30:	e9dd 6700 	ldrd	r6, r7, [sp]
 8003a34:	2200      	movs	r2, #0
 8003a36:	2300      	movs	r3, #0
 8003a38:	4630      	mov	r0, r6
 8003a3a:	4639      	mov	r1, r7
 8003a3c:	f7fd f83c 	bl	8000ab8 <__aeabi_dcmpeq>
 8003a40:	4681      	mov	r9, r0
 8003a42:	b168      	cbz	r0, 8003a60 <_dtoa_r+0xc8>
 8003a44:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003a46:	2301      	movs	r3, #1
 8003a48:	6013      	str	r3, [r2, #0]
 8003a4a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	f000 8524 	beq.w	800449a <_dtoa_r+0xb02>
 8003a52:	4b9a      	ldr	r3, [pc, #616]	; (8003cbc <_dtoa_r+0x324>)
 8003a54:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003a56:	f103 3bff 	add.w	fp, r3, #4294967295
 8003a5a:	6013      	str	r3, [r2, #0]
 8003a5c:	f000 bd28 	b.w	80044b0 <_dtoa_r+0xb18>
 8003a60:	aa14      	add	r2, sp, #80	; 0x50
 8003a62:	a915      	add	r1, sp, #84	; 0x54
 8003a64:	ec47 6b10 	vmov	d0, r6, r7
 8003a68:	4620      	mov	r0, r4
 8003a6a:	f7ff fb1c 	bl	80030a6 <__d2b>
 8003a6e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8003a72:	9004      	str	r0, [sp, #16]
 8003a74:	2d00      	cmp	r5, #0
 8003a76:	d07c      	beq.n	8003b72 <_dtoa_r+0x1da>
 8003a78:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8003a7c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8003a80:	46b2      	mov	sl, r6
 8003a82:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8003a86:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8003a8a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8003a8e:	2200      	movs	r2, #0
 8003a90:	4b8b      	ldr	r3, [pc, #556]	; (8003cc0 <_dtoa_r+0x328>)
 8003a92:	4650      	mov	r0, sl
 8003a94:	4659      	mov	r1, fp
 8003a96:	f7fc fbef 	bl	8000278 <__aeabi_dsub>
 8003a9a:	a381      	add	r3, pc, #516	; (adr r3, 8003ca0 <_dtoa_r+0x308>)
 8003a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aa0:	f7fc fda2 	bl	80005e8 <__aeabi_dmul>
 8003aa4:	a380      	add	r3, pc, #512	; (adr r3, 8003ca8 <_dtoa_r+0x310>)
 8003aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aaa:	f7fc fbe7 	bl	800027c <__adddf3>
 8003aae:	4606      	mov	r6, r0
 8003ab0:	4628      	mov	r0, r5
 8003ab2:	460f      	mov	r7, r1
 8003ab4:	f7fc fd2e 	bl	8000514 <__aeabi_i2d>
 8003ab8:	a37d      	add	r3, pc, #500	; (adr r3, 8003cb0 <_dtoa_r+0x318>)
 8003aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003abe:	f7fc fd93 	bl	80005e8 <__aeabi_dmul>
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	460b      	mov	r3, r1
 8003ac6:	4630      	mov	r0, r6
 8003ac8:	4639      	mov	r1, r7
 8003aca:	f7fc fbd7 	bl	800027c <__adddf3>
 8003ace:	4606      	mov	r6, r0
 8003ad0:	460f      	mov	r7, r1
 8003ad2:	f7fd f823 	bl	8000b1c <__aeabi_d2iz>
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	4682      	mov	sl, r0
 8003ada:	2300      	movs	r3, #0
 8003adc:	4630      	mov	r0, r6
 8003ade:	4639      	mov	r1, r7
 8003ae0:	f7fc fff4 	bl	8000acc <__aeabi_dcmplt>
 8003ae4:	b148      	cbz	r0, 8003afa <_dtoa_r+0x162>
 8003ae6:	4650      	mov	r0, sl
 8003ae8:	f7fc fd14 	bl	8000514 <__aeabi_i2d>
 8003aec:	4632      	mov	r2, r6
 8003aee:	463b      	mov	r3, r7
 8003af0:	f7fc ffe2 	bl	8000ab8 <__aeabi_dcmpeq>
 8003af4:	b908      	cbnz	r0, 8003afa <_dtoa_r+0x162>
 8003af6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003afa:	f1ba 0f16 	cmp.w	sl, #22
 8003afe:	d859      	bhi.n	8003bb4 <_dtoa_r+0x21c>
 8003b00:	4970      	ldr	r1, [pc, #448]	; (8003cc4 <_dtoa_r+0x32c>)
 8003b02:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8003b06:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003b0a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003b0e:	f7fc fffb 	bl	8000b08 <__aeabi_dcmpgt>
 8003b12:	2800      	cmp	r0, #0
 8003b14:	d050      	beq.n	8003bb8 <_dtoa_r+0x220>
 8003b16:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	930f      	str	r3, [sp, #60]	; 0x3c
 8003b1e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003b20:	1b5d      	subs	r5, r3, r5
 8003b22:	f1b5 0801 	subs.w	r8, r5, #1
 8003b26:	bf49      	itett	mi
 8003b28:	f1c5 0301 	rsbmi	r3, r5, #1
 8003b2c:	2300      	movpl	r3, #0
 8003b2e:	9305      	strmi	r3, [sp, #20]
 8003b30:	f04f 0800 	movmi.w	r8, #0
 8003b34:	bf58      	it	pl
 8003b36:	9305      	strpl	r3, [sp, #20]
 8003b38:	f1ba 0f00 	cmp.w	sl, #0
 8003b3c:	db3e      	blt.n	8003bbc <_dtoa_r+0x224>
 8003b3e:	2300      	movs	r3, #0
 8003b40:	44d0      	add	r8, sl
 8003b42:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8003b46:	9307      	str	r3, [sp, #28]
 8003b48:	9b06      	ldr	r3, [sp, #24]
 8003b4a:	2b09      	cmp	r3, #9
 8003b4c:	f200 8090 	bhi.w	8003c70 <_dtoa_r+0x2d8>
 8003b50:	2b05      	cmp	r3, #5
 8003b52:	bfc4      	itt	gt
 8003b54:	3b04      	subgt	r3, #4
 8003b56:	9306      	strgt	r3, [sp, #24]
 8003b58:	9b06      	ldr	r3, [sp, #24]
 8003b5a:	f1a3 0302 	sub.w	r3, r3, #2
 8003b5e:	bfcc      	ite	gt
 8003b60:	2500      	movgt	r5, #0
 8003b62:	2501      	movle	r5, #1
 8003b64:	2b03      	cmp	r3, #3
 8003b66:	f200 808f 	bhi.w	8003c88 <_dtoa_r+0x2f0>
 8003b6a:	e8df f003 	tbb	[pc, r3]
 8003b6e:	7f7d      	.short	0x7f7d
 8003b70:	7131      	.short	0x7131
 8003b72:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8003b76:	441d      	add	r5, r3
 8003b78:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8003b7c:	2820      	cmp	r0, #32
 8003b7e:	dd13      	ble.n	8003ba8 <_dtoa_r+0x210>
 8003b80:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8003b84:	9b00      	ldr	r3, [sp, #0]
 8003b86:	fa08 f800 	lsl.w	r8, r8, r0
 8003b8a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8003b8e:	fa23 f000 	lsr.w	r0, r3, r0
 8003b92:	ea48 0000 	orr.w	r0, r8, r0
 8003b96:	f7fc fcad 	bl	80004f4 <__aeabi_ui2d>
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	4682      	mov	sl, r0
 8003b9e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8003ba2:	3d01      	subs	r5, #1
 8003ba4:	9313      	str	r3, [sp, #76]	; 0x4c
 8003ba6:	e772      	b.n	8003a8e <_dtoa_r+0xf6>
 8003ba8:	9b00      	ldr	r3, [sp, #0]
 8003baa:	f1c0 0020 	rsb	r0, r0, #32
 8003bae:	fa03 f000 	lsl.w	r0, r3, r0
 8003bb2:	e7f0      	b.n	8003b96 <_dtoa_r+0x1fe>
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	e7b1      	b.n	8003b1c <_dtoa_r+0x184>
 8003bb8:	900f      	str	r0, [sp, #60]	; 0x3c
 8003bba:	e7b0      	b.n	8003b1e <_dtoa_r+0x186>
 8003bbc:	9b05      	ldr	r3, [sp, #20]
 8003bbe:	eba3 030a 	sub.w	r3, r3, sl
 8003bc2:	9305      	str	r3, [sp, #20]
 8003bc4:	f1ca 0300 	rsb	r3, sl, #0
 8003bc8:	9307      	str	r3, [sp, #28]
 8003bca:	2300      	movs	r3, #0
 8003bcc:	930e      	str	r3, [sp, #56]	; 0x38
 8003bce:	e7bb      	b.n	8003b48 <_dtoa_r+0x1b0>
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	930a      	str	r3, [sp, #40]	; 0x28
 8003bd4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	dd59      	ble.n	8003c8e <_dtoa_r+0x2f6>
 8003bda:	9302      	str	r3, [sp, #8]
 8003bdc:	4699      	mov	r9, r3
 8003bde:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8003be0:	2200      	movs	r2, #0
 8003be2:	6072      	str	r2, [r6, #4]
 8003be4:	2204      	movs	r2, #4
 8003be6:	f102 0014 	add.w	r0, r2, #20
 8003bea:	4298      	cmp	r0, r3
 8003bec:	6871      	ldr	r1, [r6, #4]
 8003bee:	d953      	bls.n	8003c98 <_dtoa_r+0x300>
 8003bf0:	4620      	mov	r0, r4
 8003bf2:	f7fe ffcb 	bl	8002b8c <_Balloc>
 8003bf6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003bf8:	6030      	str	r0, [r6, #0]
 8003bfa:	f1b9 0f0e 	cmp.w	r9, #14
 8003bfe:	f8d3 b000 	ldr.w	fp, [r3]
 8003c02:	f200 80e6 	bhi.w	8003dd2 <_dtoa_r+0x43a>
 8003c06:	2d00      	cmp	r5, #0
 8003c08:	f000 80e3 	beq.w	8003dd2 <_dtoa_r+0x43a>
 8003c0c:	ed9d 7b00 	vldr	d7, [sp]
 8003c10:	f1ba 0f00 	cmp.w	sl, #0
 8003c14:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8003c18:	dd74      	ble.n	8003d04 <_dtoa_r+0x36c>
 8003c1a:	4a2a      	ldr	r2, [pc, #168]	; (8003cc4 <_dtoa_r+0x32c>)
 8003c1c:	f00a 030f 	and.w	r3, sl, #15
 8003c20:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003c24:	ed93 7b00 	vldr	d7, [r3]
 8003c28:	ea4f 162a 	mov.w	r6, sl, asr #4
 8003c2c:	06f0      	lsls	r0, r6, #27
 8003c2e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8003c32:	d565      	bpl.n	8003d00 <_dtoa_r+0x368>
 8003c34:	4b24      	ldr	r3, [pc, #144]	; (8003cc8 <_dtoa_r+0x330>)
 8003c36:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003c3a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003c3e:	f7fc fdfd 	bl	800083c <__aeabi_ddiv>
 8003c42:	e9cd 0100 	strd	r0, r1, [sp]
 8003c46:	f006 060f 	and.w	r6, r6, #15
 8003c4a:	2503      	movs	r5, #3
 8003c4c:	4f1e      	ldr	r7, [pc, #120]	; (8003cc8 <_dtoa_r+0x330>)
 8003c4e:	e04c      	b.n	8003cea <_dtoa_r+0x352>
 8003c50:	2301      	movs	r3, #1
 8003c52:	930a      	str	r3, [sp, #40]	; 0x28
 8003c54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003c56:	4453      	add	r3, sl
 8003c58:	f103 0901 	add.w	r9, r3, #1
 8003c5c:	9302      	str	r3, [sp, #8]
 8003c5e:	464b      	mov	r3, r9
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	bfb8      	it	lt
 8003c64:	2301      	movlt	r3, #1
 8003c66:	e7ba      	b.n	8003bde <_dtoa_r+0x246>
 8003c68:	2300      	movs	r3, #0
 8003c6a:	e7b2      	b.n	8003bd2 <_dtoa_r+0x23a>
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	e7f0      	b.n	8003c52 <_dtoa_r+0x2ba>
 8003c70:	2501      	movs	r5, #1
 8003c72:	2300      	movs	r3, #0
 8003c74:	9306      	str	r3, [sp, #24]
 8003c76:	950a      	str	r5, [sp, #40]	; 0x28
 8003c78:	f04f 33ff 	mov.w	r3, #4294967295
 8003c7c:	9302      	str	r3, [sp, #8]
 8003c7e:	4699      	mov	r9, r3
 8003c80:	2200      	movs	r2, #0
 8003c82:	2312      	movs	r3, #18
 8003c84:	920b      	str	r2, [sp, #44]	; 0x2c
 8003c86:	e7aa      	b.n	8003bde <_dtoa_r+0x246>
 8003c88:	2301      	movs	r3, #1
 8003c8a:	930a      	str	r3, [sp, #40]	; 0x28
 8003c8c:	e7f4      	b.n	8003c78 <_dtoa_r+0x2e0>
 8003c8e:	2301      	movs	r3, #1
 8003c90:	9302      	str	r3, [sp, #8]
 8003c92:	4699      	mov	r9, r3
 8003c94:	461a      	mov	r2, r3
 8003c96:	e7f5      	b.n	8003c84 <_dtoa_r+0x2ec>
 8003c98:	3101      	adds	r1, #1
 8003c9a:	6071      	str	r1, [r6, #4]
 8003c9c:	0052      	lsls	r2, r2, #1
 8003c9e:	e7a2      	b.n	8003be6 <_dtoa_r+0x24e>
 8003ca0:	636f4361 	.word	0x636f4361
 8003ca4:	3fd287a7 	.word	0x3fd287a7
 8003ca8:	8b60c8b3 	.word	0x8b60c8b3
 8003cac:	3fc68a28 	.word	0x3fc68a28
 8003cb0:	509f79fb 	.word	0x509f79fb
 8003cb4:	3fd34413 	.word	0x3fd34413
 8003cb8:	7ff00000 	.word	0x7ff00000
 8003cbc:	080047dd 	.word	0x080047dd
 8003cc0:	3ff80000 	.word	0x3ff80000
 8003cc4:	080046c8 	.word	0x080046c8
 8003cc8:	080046a0 	.word	0x080046a0
 8003ccc:	080047d8 	.word	0x080047d8
 8003cd0:	07f1      	lsls	r1, r6, #31
 8003cd2:	d508      	bpl.n	8003ce6 <_dtoa_r+0x34e>
 8003cd4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8003cd8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003cdc:	f7fc fc84 	bl	80005e8 <__aeabi_dmul>
 8003ce0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8003ce4:	3501      	adds	r5, #1
 8003ce6:	1076      	asrs	r6, r6, #1
 8003ce8:	3708      	adds	r7, #8
 8003cea:	2e00      	cmp	r6, #0
 8003cec:	d1f0      	bne.n	8003cd0 <_dtoa_r+0x338>
 8003cee:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003cf2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003cf6:	f7fc fda1 	bl	800083c <__aeabi_ddiv>
 8003cfa:	e9cd 0100 	strd	r0, r1, [sp]
 8003cfe:	e01a      	b.n	8003d36 <_dtoa_r+0x39e>
 8003d00:	2502      	movs	r5, #2
 8003d02:	e7a3      	b.n	8003c4c <_dtoa_r+0x2b4>
 8003d04:	f000 80a0 	beq.w	8003e48 <_dtoa_r+0x4b0>
 8003d08:	f1ca 0600 	rsb	r6, sl, #0
 8003d0c:	4b9f      	ldr	r3, [pc, #636]	; (8003f8c <_dtoa_r+0x5f4>)
 8003d0e:	4fa0      	ldr	r7, [pc, #640]	; (8003f90 <_dtoa_r+0x5f8>)
 8003d10:	f006 020f 	and.w	r2, r6, #15
 8003d14:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d1c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003d20:	f7fc fc62 	bl	80005e8 <__aeabi_dmul>
 8003d24:	e9cd 0100 	strd	r0, r1, [sp]
 8003d28:	1136      	asrs	r6, r6, #4
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	2502      	movs	r5, #2
 8003d2e:	2e00      	cmp	r6, #0
 8003d30:	d17f      	bne.n	8003e32 <_dtoa_r+0x49a>
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d1e1      	bne.n	8003cfa <_dtoa_r+0x362>
 8003d36:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	f000 8087 	beq.w	8003e4c <_dtoa_r+0x4b4>
 8003d3e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8003d42:	2200      	movs	r2, #0
 8003d44:	4b93      	ldr	r3, [pc, #588]	; (8003f94 <_dtoa_r+0x5fc>)
 8003d46:	4630      	mov	r0, r6
 8003d48:	4639      	mov	r1, r7
 8003d4a:	f7fc febf 	bl	8000acc <__aeabi_dcmplt>
 8003d4e:	2800      	cmp	r0, #0
 8003d50:	d07c      	beq.n	8003e4c <_dtoa_r+0x4b4>
 8003d52:	f1b9 0f00 	cmp.w	r9, #0
 8003d56:	d079      	beq.n	8003e4c <_dtoa_r+0x4b4>
 8003d58:	9b02      	ldr	r3, [sp, #8]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	dd35      	ble.n	8003dca <_dtoa_r+0x432>
 8003d5e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8003d62:	9308      	str	r3, [sp, #32]
 8003d64:	4639      	mov	r1, r7
 8003d66:	2200      	movs	r2, #0
 8003d68:	4b8b      	ldr	r3, [pc, #556]	; (8003f98 <_dtoa_r+0x600>)
 8003d6a:	4630      	mov	r0, r6
 8003d6c:	f7fc fc3c 	bl	80005e8 <__aeabi_dmul>
 8003d70:	e9cd 0100 	strd	r0, r1, [sp]
 8003d74:	9f02      	ldr	r7, [sp, #8]
 8003d76:	3501      	adds	r5, #1
 8003d78:	4628      	mov	r0, r5
 8003d7a:	f7fc fbcb 	bl	8000514 <__aeabi_i2d>
 8003d7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003d82:	f7fc fc31 	bl	80005e8 <__aeabi_dmul>
 8003d86:	2200      	movs	r2, #0
 8003d88:	4b84      	ldr	r3, [pc, #528]	; (8003f9c <_dtoa_r+0x604>)
 8003d8a:	f7fc fa77 	bl	800027c <__adddf3>
 8003d8e:	4605      	mov	r5, r0
 8003d90:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8003d94:	2f00      	cmp	r7, #0
 8003d96:	d15d      	bne.n	8003e54 <_dtoa_r+0x4bc>
 8003d98:	2200      	movs	r2, #0
 8003d9a:	4b81      	ldr	r3, [pc, #516]	; (8003fa0 <_dtoa_r+0x608>)
 8003d9c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003da0:	f7fc fa6a 	bl	8000278 <__aeabi_dsub>
 8003da4:	462a      	mov	r2, r5
 8003da6:	4633      	mov	r3, r6
 8003da8:	e9cd 0100 	strd	r0, r1, [sp]
 8003dac:	f7fc feac 	bl	8000b08 <__aeabi_dcmpgt>
 8003db0:	2800      	cmp	r0, #0
 8003db2:	f040 8288 	bne.w	80042c6 <_dtoa_r+0x92e>
 8003db6:	462a      	mov	r2, r5
 8003db8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8003dbc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003dc0:	f7fc fe84 	bl	8000acc <__aeabi_dcmplt>
 8003dc4:	2800      	cmp	r0, #0
 8003dc6:	f040 827c 	bne.w	80042c2 <_dtoa_r+0x92a>
 8003dca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003dce:	e9cd 2300 	strd	r2, r3, [sp]
 8003dd2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	f2c0 8150 	blt.w	800407a <_dtoa_r+0x6e2>
 8003dda:	f1ba 0f0e 	cmp.w	sl, #14
 8003dde:	f300 814c 	bgt.w	800407a <_dtoa_r+0x6e2>
 8003de2:	4b6a      	ldr	r3, [pc, #424]	; (8003f8c <_dtoa_r+0x5f4>)
 8003de4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8003de8:	ed93 7b00 	vldr	d7, [r3]
 8003dec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003df4:	f280 80d8 	bge.w	8003fa8 <_dtoa_r+0x610>
 8003df8:	f1b9 0f00 	cmp.w	r9, #0
 8003dfc:	f300 80d4 	bgt.w	8003fa8 <_dtoa_r+0x610>
 8003e00:	f040 825e 	bne.w	80042c0 <_dtoa_r+0x928>
 8003e04:	2200      	movs	r2, #0
 8003e06:	4b66      	ldr	r3, [pc, #408]	; (8003fa0 <_dtoa_r+0x608>)
 8003e08:	ec51 0b17 	vmov	r0, r1, d7
 8003e0c:	f7fc fbec 	bl	80005e8 <__aeabi_dmul>
 8003e10:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003e14:	f7fc fe6e 	bl	8000af4 <__aeabi_dcmpge>
 8003e18:	464f      	mov	r7, r9
 8003e1a:	464e      	mov	r6, r9
 8003e1c:	2800      	cmp	r0, #0
 8003e1e:	f040 8234 	bne.w	800428a <_dtoa_r+0x8f2>
 8003e22:	2331      	movs	r3, #49	; 0x31
 8003e24:	f10b 0501 	add.w	r5, fp, #1
 8003e28:	f88b 3000 	strb.w	r3, [fp]
 8003e2c:	f10a 0a01 	add.w	sl, sl, #1
 8003e30:	e22f      	b.n	8004292 <_dtoa_r+0x8fa>
 8003e32:	07f2      	lsls	r2, r6, #31
 8003e34:	d505      	bpl.n	8003e42 <_dtoa_r+0x4aa>
 8003e36:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e3a:	f7fc fbd5 	bl	80005e8 <__aeabi_dmul>
 8003e3e:	3501      	adds	r5, #1
 8003e40:	2301      	movs	r3, #1
 8003e42:	1076      	asrs	r6, r6, #1
 8003e44:	3708      	adds	r7, #8
 8003e46:	e772      	b.n	8003d2e <_dtoa_r+0x396>
 8003e48:	2502      	movs	r5, #2
 8003e4a:	e774      	b.n	8003d36 <_dtoa_r+0x39e>
 8003e4c:	f8cd a020 	str.w	sl, [sp, #32]
 8003e50:	464f      	mov	r7, r9
 8003e52:	e791      	b.n	8003d78 <_dtoa_r+0x3e0>
 8003e54:	4b4d      	ldr	r3, [pc, #308]	; (8003f8c <_dtoa_r+0x5f4>)
 8003e56:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003e5a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8003e5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d047      	beq.n	8003ef4 <_dtoa_r+0x55c>
 8003e64:	4602      	mov	r2, r0
 8003e66:	460b      	mov	r3, r1
 8003e68:	2000      	movs	r0, #0
 8003e6a:	494e      	ldr	r1, [pc, #312]	; (8003fa4 <_dtoa_r+0x60c>)
 8003e6c:	f7fc fce6 	bl	800083c <__aeabi_ddiv>
 8003e70:	462a      	mov	r2, r5
 8003e72:	4633      	mov	r3, r6
 8003e74:	f7fc fa00 	bl	8000278 <__aeabi_dsub>
 8003e78:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8003e7c:	465d      	mov	r5, fp
 8003e7e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003e82:	f7fc fe4b 	bl	8000b1c <__aeabi_d2iz>
 8003e86:	4606      	mov	r6, r0
 8003e88:	f7fc fb44 	bl	8000514 <__aeabi_i2d>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	460b      	mov	r3, r1
 8003e90:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003e94:	f7fc f9f0 	bl	8000278 <__aeabi_dsub>
 8003e98:	3630      	adds	r6, #48	; 0x30
 8003e9a:	f805 6b01 	strb.w	r6, [r5], #1
 8003e9e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8003ea2:	e9cd 0100 	strd	r0, r1, [sp]
 8003ea6:	f7fc fe11 	bl	8000acc <__aeabi_dcmplt>
 8003eaa:	2800      	cmp	r0, #0
 8003eac:	d163      	bne.n	8003f76 <_dtoa_r+0x5de>
 8003eae:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003eb2:	2000      	movs	r0, #0
 8003eb4:	4937      	ldr	r1, [pc, #220]	; (8003f94 <_dtoa_r+0x5fc>)
 8003eb6:	f7fc f9df 	bl	8000278 <__aeabi_dsub>
 8003eba:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8003ebe:	f7fc fe05 	bl	8000acc <__aeabi_dcmplt>
 8003ec2:	2800      	cmp	r0, #0
 8003ec4:	f040 80b7 	bne.w	8004036 <_dtoa_r+0x69e>
 8003ec8:	eba5 030b 	sub.w	r3, r5, fp
 8003ecc:	429f      	cmp	r7, r3
 8003ece:	f77f af7c 	ble.w	8003dca <_dtoa_r+0x432>
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	4b30      	ldr	r3, [pc, #192]	; (8003f98 <_dtoa_r+0x600>)
 8003ed6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003eda:	f7fc fb85 	bl	80005e8 <__aeabi_dmul>
 8003ede:	2200      	movs	r2, #0
 8003ee0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8003ee4:	4b2c      	ldr	r3, [pc, #176]	; (8003f98 <_dtoa_r+0x600>)
 8003ee6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003eea:	f7fc fb7d 	bl	80005e8 <__aeabi_dmul>
 8003eee:	e9cd 0100 	strd	r0, r1, [sp]
 8003ef2:	e7c4      	b.n	8003e7e <_dtoa_r+0x4e6>
 8003ef4:	462a      	mov	r2, r5
 8003ef6:	4633      	mov	r3, r6
 8003ef8:	f7fc fb76 	bl	80005e8 <__aeabi_dmul>
 8003efc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8003f00:	eb0b 0507 	add.w	r5, fp, r7
 8003f04:	465e      	mov	r6, fp
 8003f06:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003f0a:	f7fc fe07 	bl	8000b1c <__aeabi_d2iz>
 8003f0e:	4607      	mov	r7, r0
 8003f10:	f7fc fb00 	bl	8000514 <__aeabi_i2d>
 8003f14:	3730      	adds	r7, #48	; 0x30
 8003f16:	4602      	mov	r2, r0
 8003f18:	460b      	mov	r3, r1
 8003f1a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003f1e:	f7fc f9ab 	bl	8000278 <__aeabi_dsub>
 8003f22:	f806 7b01 	strb.w	r7, [r6], #1
 8003f26:	42ae      	cmp	r6, r5
 8003f28:	e9cd 0100 	strd	r0, r1, [sp]
 8003f2c:	f04f 0200 	mov.w	r2, #0
 8003f30:	d126      	bne.n	8003f80 <_dtoa_r+0x5e8>
 8003f32:	4b1c      	ldr	r3, [pc, #112]	; (8003fa4 <_dtoa_r+0x60c>)
 8003f34:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003f38:	f7fc f9a0 	bl	800027c <__adddf3>
 8003f3c:	4602      	mov	r2, r0
 8003f3e:	460b      	mov	r3, r1
 8003f40:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003f44:	f7fc fde0 	bl	8000b08 <__aeabi_dcmpgt>
 8003f48:	2800      	cmp	r0, #0
 8003f4a:	d174      	bne.n	8004036 <_dtoa_r+0x69e>
 8003f4c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8003f50:	2000      	movs	r0, #0
 8003f52:	4914      	ldr	r1, [pc, #80]	; (8003fa4 <_dtoa_r+0x60c>)
 8003f54:	f7fc f990 	bl	8000278 <__aeabi_dsub>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	460b      	mov	r3, r1
 8003f5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003f60:	f7fc fdb4 	bl	8000acc <__aeabi_dcmplt>
 8003f64:	2800      	cmp	r0, #0
 8003f66:	f43f af30 	beq.w	8003dca <_dtoa_r+0x432>
 8003f6a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003f6e:	2b30      	cmp	r3, #48	; 0x30
 8003f70:	f105 32ff 	add.w	r2, r5, #4294967295
 8003f74:	d002      	beq.n	8003f7c <_dtoa_r+0x5e4>
 8003f76:	f8dd a020 	ldr.w	sl, [sp, #32]
 8003f7a:	e04a      	b.n	8004012 <_dtoa_r+0x67a>
 8003f7c:	4615      	mov	r5, r2
 8003f7e:	e7f4      	b.n	8003f6a <_dtoa_r+0x5d2>
 8003f80:	4b05      	ldr	r3, [pc, #20]	; (8003f98 <_dtoa_r+0x600>)
 8003f82:	f7fc fb31 	bl	80005e8 <__aeabi_dmul>
 8003f86:	e9cd 0100 	strd	r0, r1, [sp]
 8003f8a:	e7bc      	b.n	8003f06 <_dtoa_r+0x56e>
 8003f8c:	080046c8 	.word	0x080046c8
 8003f90:	080046a0 	.word	0x080046a0
 8003f94:	3ff00000 	.word	0x3ff00000
 8003f98:	40240000 	.word	0x40240000
 8003f9c:	401c0000 	.word	0x401c0000
 8003fa0:	40140000 	.word	0x40140000
 8003fa4:	3fe00000 	.word	0x3fe00000
 8003fa8:	e9dd 6700 	ldrd	r6, r7, [sp]
 8003fac:	465d      	mov	r5, fp
 8003fae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003fb2:	4630      	mov	r0, r6
 8003fb4:	4639      	mov	r1, r7
 8003fb6:	f7fc fc41 	bl	800083c <__aeabi_ddiv>
 8003fba:	f7fc fdaf 	bl	8000b1c <__aeabi_d2iz>
 8003fbe:	4680      	mov	r8, r0
 8003fc0:	f7fc faa8 	bl	8000514 <__aeabi_i2d>
 8003fc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003fc8:	f7fc fb0e 	bl	80005e8 <__aeabi_dmul>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	460b      	mov	r3, r1
 8003fd0:	4630      	mov	r0, r6
 8003fd2:	4639      	mov	r1, r7
 8003fd4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8003fd8:	f7fc f94e 	bl	8000278 <__aeabi_dsub>
 8003fdc:	f805 6b01 	strb.w	r6, [r5], #1
 8003fe0:	eba5 060b 	sub.w	r6, r5, fp
 8003fe4:	45b1      	cmp	r9, r6
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	460b      	mov	r3, r1
 8003fea:	d139      	bne.n	8004060 <_dtoa_r+0x6c8>
 8003fec:	f7fc f946 	bl	800027c <__adddf3>
 8003ff0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003ff4:	4606      	mov	r6, r0
 8003ff6:	460f      	mov	r7, r1
 8003ff8:	f7fc fd86 	bl	8000b08 <__aeabi_dcmpgt>
 8003ffc:	b9c8      	cbnz	r0, 8004032 <_dtoa_r+0x69a>
 8003ffe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004002:	4630      	mov	r0, r6
 8004004:	4639      	mov	r1, r7
 8004006:	f7fc fd57 	bl	8000ab8 <__aeabi_dcmpeq>
 800400a:	b110      	cbz	r0, 8004012 <_dtoa_r+0x67a>
 800400c:	f018 0f01 	tst.w	r8, #1
 8004010:	d10f      	bne.n	8004032 <_dtoa_r+0x69a>
 8004012:	9904      	ldr	r1, [sp, #16]
 8004014:	4620      	mov	r0, r4
 8004016:	f7fe fded 	bl	8002bf4 <_Bfree>
 800401a:	2300      	movs	r3, #0
 800401c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800401e:	702b      	strb	r3, [r5, #0]
 8004020:	f10a 0301 	add.w	r3, sl, #1
 8004024:	6013      	str	r3, [r2, #0]
 8004026:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004028:	2b00      	cmp	r3, #0
 800402a:	f000 8241 	beq.w	80044b0 <_dtoa_r+0xb18>
 800402e:	601d      	str	r5, [r3, #0]
 8004030:	e23e      	b.n	80044b0 <_dtoa_r+0xb18>
 8004032:	f8cd a020 	str.w	sl, [sp, #32]
 8004036:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800403a:	2a39      	cmp	r2, #57	; 0x39
 800403c:	f105 33ff 	add.w	r3, r5, #4294967295
 8004040:	d108      	bne.n	8004054 <_dtoa_r+0x6bc>
 8004042:	459b      	cmp	fp, r3
 8004044:	d10a      	bne.n	800405c <_dtoa_r+0x6c4>
 8004046:	9b08      	ldr	r3, [sp, #32]
 8004048:	3301      	adds	r3, #1
 800404a:	9308      	str	r3, [sp, #32]
 800404c:	2330      	movs	r3, #48	; 0x30
 800404e:	f88b 3000 	strb.w	r3, [fp]
 8004052:	465b      	mov	r3, fp
 8004054:	781a      	ldrb	r2, [r3, #0]
 8004056:	3201      	adds	r2, #1
 8004058:	701a      	strb	r2, [r3, #0]
 800405a:	e78c      	b.n	8003f76 <_dtoa_r+0x5de>
 800405c:	461d      	mov	r5, r3
 800405e:	e7ea      	b.n	8004036 <_dtoa_r+0x69e>
 8004060:	2200      	movs	r2, #0
 8004062:	4b9b      	ldr	r3, [pc, #620]	; (80042d0 <_dtoa_r+0x938>)
 8004064:	f7fc fac0 	bl	80005e8 <__aeabi_dmul>
 8004068:	2200      	movs	r2, #0
 800406a:	2300      	movs	r3, #0
 800406c:	4606      	mov	r6, r0
 800406e:	460f      	mov	r7, r1
 8004070:	f7fc fd22 	bl	8000ab8 <__aeabi_dcmpeq>
 8004074:	2800      	cmp	r0, #0
 8004076:	d09a      	beq.n	8003fae <_dtoa_r+0x616>
 8004078:	e7cb      	b.n	8004012 <_dtoa_r+0x67a>
 800407a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800407c:	2a00      	cmp	r2, #0
 800407e:	f000 808b 	beq.w	8004198 <_dtoa_r+0x800>
 8004082:	9a06      	ldr	r2, [sp, #24]
 8004084:	2a01      	cmp	r2, #1
 8004086:	dc6e      	bgt.n	8004166 <_dtoa_r+0x7ce>
 8004088:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800408a:	2a00      	cmp	r2, #0
 800408c:	d067      	beq.n	800415e <_dtoa_r+0x7c6>
 800408e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004092:	9f07      	ldr	r7, [sp, #28]
 8004094:	9d05      	ldr	r5, [sp, #20]
 8004096:	9a05      	ldr	r2, [sp, #20]
 8004098:	2101      	movs	r1, #1
 800409a:	441a      	add	r2, r3
 800409c:	4620      	mov	r0, r4
 800409e:	9205      	str	r2, [sp, #20]
 80040a0:	4498      	add	r8, r3
 80040a2:	f7fe fe47 	bl	8002d34 <__i2b>
 80040a6:	4606      	mov	r6, r0
 80040a8:	2d00      	cmp	r5, #0
 80040aa:	dd0c      	ble.n	80040c6 <_dtoa_r+0x72e>
 80040ac:	f1b8 0f00 	cmp.w	r8, #0
 80040b0:	dd09      	ble.n	80040c6 <_dtoa_r+0x72e>
 80040b2:	4545      	cmp	r5, r8
 80040b4:	9a05      	ldr	r2, [sp, #20]
 80040b6:	462b      	mov	r3, r5
 80040b8:	bfa8      	it	ge
 80040ba:	4643      	movge	r3, r8
 80040bc:	1ad2      	subs	r2, r2, r3
 80040be:	9205      	str	r2, [sp, #20]
 80040c0:	1aed      	subs	r5, r5, r3
 80040c2:	eba8 0803 	sub.w	r8, r8, r3
 80040c6:	9b07      	ldr	r3, [sp, #28]
 80040c8:	b1eb      	cbz	r3, 8004106 <_dtoa_r+0x76e>
 80040ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d067      	beq.n	80041a0 <_dtoa_r+0x808>
 80040d0:	b18f      	cbz	r7, 80040f6 <_dtoa_r+0x75e>
 80040d2:	4631      	mov	r1, r6
 80040d4:	463a      	mov	r2, r7
 80040d6:	4620      	mov	r0, r4
 80040d8:	f7fe fecc 	bl	8002e74 <__pow5mult>
 80040dc:	9a04      	ldr	r2, [sp, #16]
 80040de:	4601      	mov	r1, r0
 80040e0:	4606      	mov	r6, r0
 80040e2:	4620      	mov	r0, r4
 80040e4:	f7fe fe2f 	bl	8002d46 <__multiply>
 80040e8:	9904      	ldr	r1, [sp, #16]
 80040ea:	9008      	str	r0, [sp, #32]
 80040ec:	4620      	mov	r0, r4
 80040ee:	f7fe fd81 	bl	8002bf4 <_Bfree>
 80040f2:	9b08      	ldr	r3, [sp, #32]
 80040f4:	9304      	str	r3, [sp, #16]
 80040f6:	9b07      	ldr	r3, [sp, #28]
 80040f8:	1bda      	subs	r2, r3, r7
 80040fa:	d004      	beq.n	8004106 <_dtoa_r+0x76e>
 80040fc:	9904      	ldr	r1, [sp, #16]
 80040fe:	4620      	mov	r0, r4
 8004100:	f7fe feb8 	bl	8002e74 <__pow5mult>
 8004104:	9004      	str	r0, [sp, #16]
 8004106:	2101      	movs	r1, #1
 8004108:	4620      	mov	r0, r4
 800410a:	f7fe fe13 	bl	8002d34 <__i2b>
 800410e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004110:	4607      	mov	r7, r0
 8004112:	2b00      	cmp	r3, #0
 8004114:	f000 81d0 	beq.w	80044b8 <_dtoa_r+0xb20>
 8004118:	461a      	mov	r2, r3
 800411a:	4601      	mov	r1, r0
 800411c:	4620      	mov	r0, r4
 800411e:	f7fe fea9 	bl	8002e74 <__pow5mult>
 8004122:	9b06      	ldr	r3, [sp, #24]
 8004124:	2b01      	cmp	r3, #1
 8004126:	4607      	mov	r7, r0
 8004128:	dc40      	bgt.n	80041ac <_dtoa_r+0x814>
 800412a:	9b00      	ldr	r3, [sp, #0]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d139      	bne.n	80041a4 <_dtoa_r+0x80c>
 8004130:	9b01      	ldr	r3, [sp, #4]
 8004132:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004136:	2b00      	cmp	r3, #0
 8004138:	d136      	bne.n	80041a8 <_dtoa_r+0x810>
 800413a:	9b01      	ldr	r3, [sp, #4]
 800413c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004140:	0d1b      	lsrs	r3, r3, #20
 8004142:	051b      	lsls	r3, r3, #20
 8004144:	b12b      	cbz	r3, 8004152 <_dtoa_r+0x7ba>
 8004146:	9b05      	ldr	r3, [sp, #20]
 8004148:	3301      	adds	r3, #1
 800414a:	9305      	str	r3, [sp, #20]
 800414c:	f108 0801 	add.w	r8, r8, #1
 8004150:	2301      	movs	r3, #1
 8004152:	9307      	str	r3, [sp, #28]
 8004154:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004156:	2b00      	cmp	r3, #0
 8004158:	d12a      	bne.n	80041b0 <_dtoa_r+0x818>
 800415a:	2001      	movs	r0, #1
 800415c:	e030      	b.n	80041c0 <_dtoa_r+0x828>
 800415e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004160:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004164:	e795      	b.n	8004092 <_dtoa_r+0x6fa>
 8004166:	9b07      	ldr	r3, [sp, #28]
 8004168:	f109 37ff 	add.w	r7, r9, #4294967295
 800416c:	42bb      	cmp	r3, r7
 800416e:	bfbf      	itttt	lt
 8004170:	9b07      	ldrlt	r3, [sp, #28]
 8004172:	9707      	strlt	r7, [sp, #28]
 8004174:	1afa      	sublt	r2, r7, r3
 8004176:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8004178:	bfbb      	ittet	lt
 800417a:	189b      	addlt	r3, r3, r2
 800417c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800417e:	1bdf      	subge	r7, r3, r7
 8004180:	2700      	movlt	r7, #0
 8004182:	f1b9 0f00 	cmp.w	r9, #0
 8004186:	bfb5      	itete	lt
 8004188:	9b05      	ldrlt	r3, [sp, #20]
 800418a:	9d05      	ldrge	r5, [sp, #20]
 800418c:	eba3 0509 	sublt.w	r5, r3, r9
 8004190:	464b      	movge	r3, r9
 8004192:	bfb8      	it	lt
 8004194:	2300      	movlt	r3, #0
 8004196:	e77e      	b.n	8004096 <_dtoa_r+0x6fe>
 8004198:	9f07      	ldr	r7, [sp, #28]
 800419a:	9d05      	ldr	r5, [sp, #20]
 800419c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800419e:	e783      	b.n	80040a8 <_dtoa_r+0x710>
 80041a0:	9a07      	ldr	r2, [sp, #28]
 80041a2:	e7ab      	b.n	80040fc <_dtoa_r+0x764>
 80041a4:	2300      	movs	r3, #0
 80041a6:	e7d4      	b.n	8004152 <_dtoa_r+0x7ba>
 80041a8:	9b00      	ldr	r3, [sp, #0]
 80041aa:	e7d2      	b.n	8004152 <_dtoa_r+0x7ba>
 80041ac:	2300      	movs	r3, #0
 80041ae:	9307      	str	r3, [sp, #28]
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80041b6:	6918      	ldr	r0, [r3, #16]
 80041b8:	f7fe fd6e 	bl	8002c98 <__hi0bits>
 80041bc:	f1c0 0020 	rsb	r0, r0, #32
 80041c0:	4440      	add	r0, r8
 80041c2:	f010 001f 	ands.w	r0, r0, #31
 80041c6:	d047      	beq.n	8004258 <_dtoa_r+0x8c0>
 80041c8:	f1c0 0320 	rsb	r3, r0, #32
 80041cc:	2b04      	cmp	r3, #4
 80041ce:	dd3b      	ble.n	8004248 <_dtoa_r+0x8b0>
 80041d0:	9b05      	ldr	r3, [sp, #20]
 80041d2:	f1c0 001c 	rsb	r0, r0, #28
 80041d6:	4403      	add	r3, r0
 80041d8:	9305      	str	r3, [sp, #20]
 80041da:	4405      	add	r5, r0
 80041dc:	4480      	add	r8, r0
 80041de:	9b05      	ldr	r3, [sp, #20]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	dd05      	ble.n	80041f0 <_dtoa_r+0x858>
 80041e4:	461a      	mov	r2, r3
 80041e6:	9904      	ldr	r1, [sp, #16]
 80041e8:	4620      	mov	r0, r4
 80041ea:	f7fe fe91 	bl	8002f10 <__lshift>
 80041ee:	9004      	str	r0, [sp, #16]
 80041f0:	f1b8 0f00 	cmp.w	r8, #0
 80041f4:	dd05      	ble.n	8004202 <_dtoa_r+0x86a>
 80041f6:	4639      	mov	r1, r7
 80041f8:	4642      	mov	r2, r8
 80041fa:	4620      	mov	r0, r4
 80041fc:	f7fe fe88 	bl	8002f10 <__lshift>
 8004200:	4607      	mov	r7, r0
 8004202:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004204:	b353      	cbz	r3, 800425c <_dtoa_r+0x8c4>
 8004206:	4639      	mov	r1, r7
 8004208:	9804      	ldr	r0, [sp, #16]
 800420a:	f7fe fed5 	bl	8002fb8 <__mcmp>
 800420e:	2800      	cmp	r0, #0
 8004210:	da24      	bge.n	800425c <_dtoa_r+0x8c4>
 8004212:	2300      	movs	r3, #0
 8004214:	220a      	movs	r2, #10
 8004216:	9904      	ldr	r1, [sp, #16]
 8004218:	4620      	mov	r0, r4
 800421a:	f7fe fd02 	bl	8002c22 <__multadd>
 800421e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004220:	9004      	str	r0, [sp, #16]
 8004222:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004226:	2b00      	cmp	r3, #0
 8004228:	f000 814d 	beq.w	80044c6 <_dtoa_r+0xb2e>
 800422c:	2300      	movs	r3, #0
 800422e:	4631      	mov	r1, r6
 8004230:	220a      	movs	r2, #10
 8004232:	4620      	mov	r0, r4
 8004234:	f7fe fcf5 	bl	8002c22 <__multadd>
 8004238:	9b02      	ldr	r3, [sp, #8]
 800423a:	2b00      	cmp	r3, #0
 800423c:	4606      	mov	r6, r0
 800423e:	dc4f      	bgt.n	80042e0 <_dtoa_r+0x948>
 8004240:	9b06      	ldr	r3, [sp, #24]
 8004242:	2b02      	cmp	r3, #2
 8004244:	dd4c      	ble.n	80042e0 <_dtoa_r+0x948>
 8004246:	e011      	b.n	800426c <_dtoa_r+0x8d4>
 8004248:	d0c9      	beq.n	80041de <_dtoa_r+0x846>
 800424a:	9a05      	ldr	r2, [sp, #20]
 800424c:	331c      	adds	r3, #28
 800424e:	441a      	add	r2, r3
 8004250:	9205      	str	r2, [sp, #20]
 8004252:	441d      	add	r5, r3
 8004254:	4498      	add	r8, r3
 8004256:	e7c2      	b.n	80041de <_dtoa_r+0x846>
 8004258:	4603      	mov	r3, r0
 800425a:	e7f6      	b.n	800424a <_dtoa_r+0x8b2>
 800425c:	f1b9 0f00 	cmp.w	r9, #0
 8004260:	dc38      	bgt.n	80042d4 <_dtoa_r+0x93c>
 8004262:	9b06      	ldr	r3, [sp, #24]
 8004264:	2b02      	cmp	r3, #2
 8004266:	dd35      	ble.n	80042d4 <_dtoa_r+0x93c>
 8004268:	f8cd 9008 	str.w	r9, [sp, #8]
 800426c:	9b02      	ldr	r3, [sp, #8]
 800426e:	b963      	cbnz	r3, 800428a <_dtoa_r+0x8f2>
 8004270:	4639      	mov	r1, r7
 8004272:	2205      	movs	r2, #5
 8004274:	4620      	mov	r0, r4
 8004276:	f7fe fcd4 	bl	8002c22 <__multadd>
 800427a:	4601      	mov	r1, r0
 800427c:	4607      	mov	r7, r0
 800427e:	9804      	ldr	r0, [sp, #16]
 8004280:	f7fe fe9a 	bl	8002fb8 <__mcmp>
 8004284:	2800      	cmp	r0, #0
 8004286:	f73f adcc 	bgt.w	8003e22 <_dtoa_r+0x48a>
 800428a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800428c:	465d      	mov	r5, fp
 800428e:	ea6f 0a03 	mvn.w	sl, r3
 8004292:	f04f 0900 	mov.w	r9, #0
 8004296:	4639      	mov	r1, r7
 8004298:	4620      	mov	r0, r4
 800429a:	f7fe fcab 	bl	8002bf4 <_Bfree>
 800429e:	2e00      	cmp	r6, #0
 80042a0:	f43f aeb7 	beq.w	8004012 <_dtoa_r+0x67a>
 80042a4:	f1b9 0f00 	cmp.w	r9, #0
 80042a8:	d005      	beq.n	80042b6 <_dtoa_r+0x91e>
 80042aa:	45b1      	cmp	r9, r6
 80042ac:	d003      	beq.n	80042b6 <_dtoa_r+0x91e>
 80042ae:	4649      	mov	r1, r9
 80042b0:	4620      	mov	r0, r4
 80042b2:	f7fe fc9f 	bl	8002bf4 <_Bfree>
 80042b6:	4631      	mov	r1, r6
 80042b8:	4620      	mov	r0, r4
 80042ba:	f7fe fc9b 	bl	8002bf4 <_Bfree>
 80042be:	e6a8      	b.n	8004012 <_dtoa_r+0x67a>
 80042c0:	2700      	movs	r7, #0
 80042c2:	463e      	mov	r6, r7
 80042c4:	e7e1      	b.n	800428a <_dtoa_r+0x8f2>
 80042c6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80042ca:	463e      	mov	r6, r7
 80042cc:	e5a9      	b.n	8003e22 <_dtoa_r+0x48a>
 80042ce:	bf00      	nop
 80042d0:	40240000 	.word	0x40240000
 80042d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80042d6:	f8cd 9008 	str.w	r9, [sp, #8]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	f000 80fa 	beq.w	80044d4 <_dtoa_r+0xb3c>
 80042e0:	2d00      	cmp	r5, #0
 80042e2:	dd05      	ble.n	80042f0 <_dtoa_r+0x958>
 80042e4:	4631      	mov	r1, r6
 80042e6:	462a      	mov	r2, r5
 80042e8:	4620      	mov	r0, r4
 80042ea:	f7fe fe11 	bl	8002f10 <__lshift>
 80042ee:	4606      	mov	r6, r0
 80042f0:	9b07      	ldr	r3, [sp, #28]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d04c      	beq.n	8004390 <_dtoa_r+0x9f8>
 80042f6:	6871      	ldr	r1, [r6, #4]
 80042f8:	4620      	mov	r0, r4
 80042fa:	f7fe fc47 	bl	8002b8c <_Balloc>
 80042fe:	6932      	ldr	r2, [r6, #16]
 8004300:	3202      	adds	r2, #2
 8004302:	4605      	mov	r5, r0
 8004304:	0092      	lsls	r2, r2, #2
 8004306:	f106 010c 	add.w	r1, r6, #12
 800430a:	300c      	adds	r0, #12
 800430c:	f000 f904 	bl	8004518 <memcpy>
 8004310:	2201      	movs	r2, #1
 8004312:	4629      	mov	r1, r5
 8004314:	4620      	mov	r0, r4
 8004316:	f7fe fdfb 	bl	8002f10 <__lshift>
 800431a:	9b00      	ldr	r3, [sp, #0]
 800431c:	f8cd b014 	str.w	fp, [sp, #20]
 8004320:	f003 0301 	and.w	r3, r3, #1
 8004324:	46b1      	mov	r9, r6
 8004326:	9307      	str	r3, [sp, #28]
 8004328:	4606      	mov	r6, r0
 800432a:	4639      	mov	r1, r7
 800432c:	9804      	ldr	r0, [sp, #16]
 800432e:	f7ff faa7 	bl	8003880 <quorem>
 8004332:	4649      	mov	r1, r9
 8004334:	4605      	mov	r5, r0
 8004336:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800433a:	9804      	ldr	r0, [sp, #16]
 800433c:	f7fe fe3c 	bl	8002fb8 <__mcmp>
 8004340:	4632      	mov	r2, r6
 8004342:	9000      	str	r0, [sp, #0]
 8004344:	4639      	mov	r1, r7
 8004346:	4620      	mov	r0, r4
 8004348:	f7fe fe50 	bl	8002fec <__mdiff>
 800434c:	68c3      	ldr	r3, [r0, #12]
 800434e:	4602      	mov	r2, r0
 8004350:	bb03      	cbnz	r3, 8004394 <_dtoa_r+0x9fc>
 8004352:	4601      	mov	r1, r0
 8004354:	9008      	str	r0, [sp, #32]
 8004356:	9804      	ldr	r0, [sp, #16]
 8004358:	f7fe fe2e 	bl	8002fb8 <__mcmp>
 800435c:	9a08      	ldr	r2, [sp, #32]
 800435e:	4603      	mov	r3, r0
 8004360:	4611      	mov	r1, r2
 8004362:	4620      	mov	r0, r4
 8004364:	9308      	str	r3, [sp, #32]
 8004366:	f7fe fc45 	bl	8002bf4 <_Bfree>
 800436a:	9b08      	ldr	r3, [sp, #32]
 800436c:	b9a3      	cbnz	r3, 8004398 <_dtoa_r+0xa00>
 800436e:	9a06      	ldr	r2, [sp, #24]
 8004370:	b992      	cbnz	r2, 8004398 <_dtoa_r+0xa00>
 8004372:	9a07      	ldr	r2, [sp, #28]
 8004374:	b982      	cbnz	r2, 8004398 <_dtoa_r+0xa00>
 8004376:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800437a:	d029      	beq.n	80043d0 <_dtoa_r+0xa38>
 800437c:	9b00      	ldr	r3, [sp, #0]
 800437e:	2b00      	cmp	r3, #0
 8004380:	dd01      	ble.n	8004386 <_dtoa_r+0x9ee>
 8004382:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8004386:	9b05      	ldr	r3, [sp, #20]
 8004388:	1c5d      	adds	r5, r3, #1
 800438a:	f883 8000 	strb.w	r8, [r3]
 800438e:	e782      	b.n	8004296 <_dtoa_r+0x8fe>
 8004390:	4630      	mov	r0, r6
 8004392:	e7c2      	b.n	800431a <_dtoa_r+0x982>
 8004394:	2301      	movs	r3, #1
 8004396:	e7e3      	b.n	8004360 <_dtoa_r+0x9c8>
 8004398:	9a00      	ldr	r2, [sp, #0]
 800439a:	2a00      	cmp	r2, #0
 800439c:	db04      	blt.n	80043a8 <_dtoa_r+0xa10>
 800439e:	d125      	bne.n	80043ec <_dtoa_r+0xa54>
 80043a0:	9a06      	ldr	r2, [sp, #24]
 80043a2:	bb1a      	cbnz	r2, 80043ec <_dtoa_r+0xa54>
 80043a4:	9a07      	ldr	r2, [sp, #28]
 80043a6:	bb0a      	cbnz	r2, 80043ec <_dtoa_r+0xa54>
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	ddec      	ble.n	8004386 <_dtoa_r+0x9ee>
 80043ac:	2201      	movs	r2, #1
 80043ae:	9904      	ldr	r1, [sp, #16]
 80043b0:	4620      	mov	r0, r4
 80043b2:	f7fe fdad 	bl	8002f10 <__lshift>
 80043b6:	4639      	mov	r1, r7
 80043b8:	9004      	str	r0, [sp, #16]
 80043ba:	f7fe fdfd 	bl	8002fb8 <__mcmp>
 80043be:	2800      	cmp	r0, #0
 80043c0:	dc03      	bgt.n	80043ca <_dtoa_r+0xa32>
 80043c2:	d1e0      	bne.n	8004386 <_dtoa_r+0x9ee>
 80043c4:	f018 0f01 	tst.w	r8, #1
 80043c8:	d0dd      	beq.n	8004386 <_dtoa_r+0x9ee>
 80043ca:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80043ce:	d1d8      	bne.n	8004382 <_dtoa_r+0x9ea>
 80043d0:	9b05      	ldr	r3, [sp, #20]
 80043d2:	9a05      	ldr	r2, [sp, #20]
 80043d4:	1c5d      	adds	r5, r3, #1
 80043d6:	2339      	movs	r3, #57	; 0x39
 80043d8:	7013      	strb	r3, [r2, #0]
 80043da:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80043de:	2b39      	cmp	r3, #57	; 0x39
 80043e0:	f105 32ff 	add.w	r2, r5, #4294967295
 80043e4:	d04f      	beq.n	8004486 <_dtoa_r+0xaee>
 80043e6:	3301      	adds	r3, #1
 80043e8:	7013      	strb	r3, [r2, #0]
 80043ea:	e754      	b.n	8004296 <_dtoa_r+0x8fe>
 80043ec:	9a05      	ldr	r2, [sp, #20]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	f102 0501 	add.w	r5, r2, #1
 80043f4:	dd06      	ble.n	8004404 <_dtoa_r+0xa6c>
 80043f6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80043fa:	d0e9      	beq.n	80043d0 <_dtoa_r+0xa38>
 80043fc:	f108 0801 	add.w	r8, r8, #1
 8004400:	9b05      	ldr	r3, [sp, #20]
 8004402:	e7c2      	b.n	800438a <_dtoa_r+0x9f2>
 8004404:	9a02      	ldr	r2, [sp, #8]
 8004406:	f805 8c01 	strb.w	r8, [r5, #-1]
 800440a:	eba5 030b 	sub.w	r3, r5, fp
 800440e:	4293      	cmp	r3, r2
 8004410:	d021      	beq.n	8004456 <_dtoa_r+0xabe>
 8004412:	2300      	movs	r3, #0
 8004414:	220a      	movs	r2, #10
 8004416:	9904      	ldr	r1, [sp, #16]
 8004418:	4620      	mov	r0, r4
 800441a:	f7fe fc02 	bl	8002c22 <__multadd>
 800441e:	45b1      	cmp	r9, r6
 8004420:	9004      	str	r0, [sp, #16]
 8004422:	f04f 0300 	mov.w	r3, #0
 8004426:	f04f 020a 	mov.w	r2, #10
 800442a:	4649      	mov	r1, r9
 800442c:	4620      	mov	r0, r4
 800442e:	d105      	bne.n	800443c <_dtoa_r+0xaa4>
 8004430:	f7fe fbf7 	bl	8002c22 <__multadd>
 8004434:	4681      	mov	r9, r0
 8004436:	4606      	mov	r6, r0
 8004438:	9505      	str	r5, [sp, #20]
 800443a:	e776      	b.n	800432a <_dtoa_r+0x992>
 800443c:	f7fe fbf1 	bl	8002c22 <__multadd>
 8004440:	4631      	mov	r1, r6
 8004442:	4681      	mov	r9, r0
 8004444:	2300      	movs	r3, #0
 8004446:	220a      	movs	r2, #10
 8004448:	4620      	mov	r0, r4
 800444a:	f7fe fbea 	bl	8002c22 <__multadd>
 800444e:	4606      	mov	r6, r0
 8004450:	e7f2      	b.n	8004438 <_dtoa_r+0xaa0>
 8004452:	f04f 0900 	mov.w	r9, #0
 8004456:	2201      	movs	r2, #1
 8004458:	9904      	ldr	r1, [sp, #16]
 800445a:	4620      	mov	r0, r4
 800445c:	f7fe fd58 	bl	8002f10 <__lshift>
 8004460:	4639      	mov	r1, r7
 8004462:	9004      	str	r0, [sp, #16]
 8004464:	f7fe fda8 	bl	8002fb8 <__mcmp>
 8004468:	2800      	cmp	r0, #0
 800446a:	dcb6      	bgt.n	80043da <_dtoa_r+0xa42>
 800446c:	d102      	bne.n	8004474 <_dtoa_r+0xadc>
 800446e:	f018 0f01 	tst.w	r8, #1
 8004472:	d1b2      	bne.n	80043da <_dtoa_r+0xa42>
 8004474:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004478:	2b30      	cmp	r3, #48	; 0x30
 800447a:	f105 32ff 	add.w	r2, r5, #4294967295
 800447e:	f47f af0a 	bne.w	8004296 <_dtoa_r+0x8fe>
 8004482:	4615      	mov	r5, r2
 8004484:	e7f6      	b.n	8004474 <_dtoa_r+0xadc>
 8004486:	4593      	cmp	fp, r2
 8004488:	d105      	bne.n	8004496 <_dtoa_r+0xafe>
 800448a:	2331      	movs	r3, #49	; 0x31
 800448c:	f10a 0a01 	add.w	sl, sl, #1
 8004490:	f88b 3000 	strb.w	r3, [fp]
 8004494:	e6ff      	b.n	8004296 <_dtoa_r+0x8fe>
 8004496:	4615      	mov	r5, r2
 8004498:	e79f      	b.n	80043da <_dtoa_r+0xa42>
 800449a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8004500 <_dtoa_r+0xb68>
 800449e:	e007      	b.n	80044b0 <_dtoa_r+0xb18>
 80044a0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80044a2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8004504 <_dtoa_r+0xb6c>
 80044a6:	b11b      	cbz	r3, 80044b0 <_dtoa_r+0xb18>
 80044a8:	f10b 0308 	add.w	r3, fp, #8
 80044ac:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80044ae:	6013      	str	r3, [r2, #0]
 80044b0:	4658      	mov	r0, fp
 80044b2:	b017      	add	sp, #92	; 0x5c
 80044b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044b8:	9b06      	ldr	r3, [sp, #24]
 80044ba:	2b01      	cmp	r3, #1
 80044bc:	f77f ae35 	ble.w	800412a <_dtoa_r+0x792>
 80044c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80044c2:	9307      	str	r3, [sp, #28]
 80044c4:	e649      	b.n	800415a <_dtoa_r+0x7c2>
 80044c6:	9b02      	ldr	r3, [sp, #8]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	dc03      	bgt.n	80044d4 <_dtoa_r+0xb3c>
 80044cc:	9b06      	ldr	r3, [sp, #24]
 80044ce:	2b02      	cmp	r3, #2
 80044d0:	f73f aecc 	bgt.w	800426c <_dtoa_r+0x8d4>
 80044d4:	465d      	mov	r5, fp
 80044d6:	4639      	mov	r1, r7
 80044d8:	9804      	ldr	r0, [sp, #16]
 80044da:	f7ff f9d1 	bl	8003880 <quorem>
 80044de:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80044e2:	f805 8b01 	strb.w	r8, [r5], #1
 80044e6:	9a02      	ldr	r2, [sp, #8]
 80044e8:	eba5 030b 	sub.w	r3, r5, fp
 80044ec:	429a      	cmp	r2, r3
 80044ee:	ddb0      	ble.n	8004452 <_dtoa_r+0xaba>
 80044f0:	2300      	movs	r3, #0
 80044f2:	220a      	movs	r2, #10
 80044f4:	9904      	ldr	r1, [sp, #16]
 80044f6:	4620      	mov	r0, r4
 80044f8:	f7fe fb93 	bl	8002c22 <__multadd>
 80044fc:	9004      	str	r0, [sp, #16]
 80044fe:	e7ea      	b.n	80044d6 <_dtoa_r+0xb3e>
 8004500:	080047dc 	.word	0x080047dc
 8004504:	080047cf 	.word	0x080047cf

08004508 <malloc>:
 8004508:	4b02      	ldr	r3, [pc, #8]	; (8004514 <malloc+0xc>)
 800450a:	4601      	mov	r1, r0
 800450c:	6818      	ldr	r0, [r3, #0]
 800450e:	f7fe be45 	b.w	800319c <_malloc_r>
 8004512:	bf00      	nop
 8004514:	20000020 	.word	0x20000020

08004518 <memcpy>:
 8004518:	b510      	push	{r4, lr}
 800451a:	1e43      	subs	r3, r0, #1
 800451c:	440a      	add	r2, r1
 800451e:	4291      	cmp	r1, r2
 8004520:	d100      	bne.n	8004524 <memcpy+0xc>
 8004522:	bd10      	pop	{r4, pc}
 8004524:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004528:	f803 4f01 	strb.w	r4, [r3, #1]!
 800452c:	e7f7      	b.n	800451e <memcpy+0x6>

0800452e <memmove>:
 800452e:	4288      	cmp	r0, r1
 8004530:	b510      	push	{r4, lr}
 8004532:	eb01 0302 	add.w	r3, r1, r2
 8004536:	d807      	bhi.n	8004548 <memmove+0x1a>
 8004538:	1e42      	subs	r2, r0, #1
 800453a:	4299      	cmp	r1, r3
 800453c:	d00a      	beq.n	8004554 <memmove+0x26>
 800453e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004542:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004546:	e7f8      	b.n	800453a <memmove+0xc>
 8004548:	4283      	cmp	r3, r0
 800454a:	d9f5      	bls.n	8004538 <memmove+0xa>
 800454c:	1881      	adds	r1, r0, r2
 800454e:	1ad2      	subs	r2, r2, r3
 8004550:	42d3      	cmn	r3, r2
 8004552:	d100      	bne.n	8004556 <memmove+0x28>
 8004554:	bd10      	pop	{r4, pc}
 8004556:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800455a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800455e:	e7f7      	b.n	8004550 <memmove+0x22>

08004560 <__malloc_lock>:
 8004560:	4770      	bx	lr

08004562 <__malloc_unlock>:
 8004562:	4770      	bx	lr

08004564 <_free_r>:
 8004564:	b538      	push	{r3, r4, r5, lr}
 8004566:	4605      	mov	r5, r0
 8004568:	2900      	cmp	r1, #0
 800456a:	d045      	beq.n	80045f8 <_free_r+0x94>
 800456c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004570:	1f0c      	subs	r4, r1, #4
 8004572:	2b00      	cmp	r3, #0
 8004574:	bfb8      	it	lt
 8004576:	18e4      	addlt	r4, r4, r3
 8004578:	f7ff fff2 	bl	8004560 <__malloc_lock>
 800457c:	4a1f      	ldr	r2, [pc, #124]	; (80045fc <_free_r+0x98>)
 800457e:	6813      	ldr	r3, [r2, #0]
 8004580:	4610      	mov	r0, r2
 8004582:	b933      	cbnz	r3, 8004592 <_free_r+0x2e>
 8004584:	6063      	str	r3, [r4, #4]
 8004586:	6014      	str	r4, [r2, #0]
 8004588:	4628      	mov	r0, r5
 800458a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800458e:	f7ff bfe8 	b.w	8004562 <__malloc_unlock>
 8004592:	42a3      	cmp	r3, r4
 8004594:	d90c      	bls.n	80045b0 <_free_r+0x4c>
 8004596:	6821      	ldr	r1, [r4, #0]
 8004598:	1862      	adds	r2, r4, r1
 800459a:	4293      	cmp	r3, r2
 800459c:	bf04      	itt	eq
 800459e:	681a      	ldreq	r2, [r3, #0]
 80045a0:	685b      	ldreq	r3, [r3, #4]
 80045a2:	6063      	str	r3, [r4, #4]
 80045a4:	bf04      	itt	eq
 80045a6:	1852      	addeq	r2, r2, r1
 80045a8:	6022      	streq	r2, [r4, #0]
 80045aa:	6004      	str	r4, [r0, #0]
 80045ac:	e7ec      	b.n	8004588 <_free_r+0x24>
 80045ae:	4613      	mov	r3, r2
 80045b0:	685a      	ldr	r2, [r3, #4]
 80045b2:	b10a      	cbz	r2, 80045b8 <_free_r+0x54>
 80045b4:	42a2      	cmp	r2, r4
 80045b6:	d9fa      	bls.n	80045ae <_free_r+0x4a>
 80045b8:	6819      	ldr	r1, [r3, #0]
 80045ba:	1858      	adds	r0, r3, r1
 80045bc:	42a0      	cmp	r0, r4
 80045be:	d10b      	bne.n	80045d8 <_free_r+0x74>
 80045c0:	6820      	ldr	r0, [r4, #0]
 80045c2:	4401      	add	r1, r0
 80045c4:	1858      	adds	r0, r3, r1
 80045c6:	4282      	cmp	r2, r0
 80045c8:	6019      	str	r1, [r3, #0]
 80045ca:	d1dd      	bne.n	8004588 <_free_r+0x24>
 80045cc:	6810      	ldr	r0, [r2, #0]
 80045ce:	6852      	ldr	r2, [r2, #4]
 80045d0:	605a      	str	r2, [r3, #4]
 80045d2:	4401      	add	r1, r0
 80045d4:	6019      	str	r1, [r3, #0]
 80045d6:	e7d7      	b.n	8004588 <_free_r+0x24>
 80045d8:	d902      	bls.n	80045e0 <_free_r+0x7c>
 80045da:	230c      	movs	r3, #12
 80045dc:	602b      	str	r3, [r5, #0]
 80045de:	e7d3      	b.n	8004588 <_free_r+0x24>
 80045e0:	6820      	ldr	r0, [r4, #0]
 80045e2:	1821      	adds	r1, r4, r0
 80045e4:	428a      	cmp	r2, r1
 80045e6:	bf04      	itt	eq
 80045e8:	6811      	ldreq	r1, [r2, #0]
 80045ea:	6852      	ldreq	r2, [r2, #4]
 80045ec:	6062      	str	r2, [r4, #4]
 80045ee:	bf04      	itt	eq
 80045f0:	1809      	addeq	r1, r1, r0
 80045f2:	6021      	streq	r1, [r4, #0]
 80045f4:	605c      	str	r4, [r3, #4]
 80045f6:	e7c7      	b.n	8004588 <_free_r+0x24>
 80045f8:	bd38      	pop	{r3, r4, r5, pc}
 80045fa:	bf00      	nop
 80045fc:	200000c0 	.word	0x200000c0

08004600 <_malloc_usable_size_r>:
 8004600:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004604:	1f18      	subs	r0, r3, #4
 8004606:	2b00      	cmp	r3, #0
 8004608:	bfbc      	itt	lt
 800460a:	580b      	ldrlt	r3, [r1, r0]
 800460c:	18c0      	addlt	r0, r0, r3
 800460e:	4770      	bx	lr

08004610 <_init>:
 8004610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004612:	bf00      	nop
 8004614:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004616:	bc08      	pop	{r3}
 8004618:	469e      	mov	lr, r3
 800461a:	4770      	bx	lr

0800461c <_fini>:
 800461c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800461e:	bf00      	nop
 8004620:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004622:	bc08      	pop	{r3}
 8004624:	469e      	mov	lr, r3
 8004626:	4770      	bx	lr
