{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682069666634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682069666634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 18:34:26 2023 " "Processing started: Fri Apr 21 18:34:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682069666634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682069666634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple -c simple " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple -c simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682069666634 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682069666886 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682069666886 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 shifter.v(23) " "Verilog HDL Expression warning at shifter.v(23): truncated literal to match 3 bits" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1682069674082 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "simple.v(53) " "Verilog HDL Module Instantiation warning at simple.v(53): ignored dangling comma in List of Port Connections" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 53 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1682069674098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple.v 7 7 " "Found 7 design units, including 7 entities, in source file simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682069674098 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegisterFile " "Found entity 2: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682069674098 ""} { "Info" "ISGN_ENTITY_NAME" "3 register " "Found entity 3: register" {  } { { "register.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682069674098 ""} { "Info" "ISGN_ENTITY_NAME" "4 shifter " "Found entity 4: shifter" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682069674098 ""} { "Info" "ISGN_ENTITY_NAME" "5 pc " "Found entity 5: pc" {  } { { "PC.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682069674098 ""} { "Info" "ISGN_ENTITY_NAME" "6 phasecounter " "Found entity 6: phasecounter" {  } { { "phasecounter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/phasecounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682069674098 ""} { "Info" "ISGN_ENTITY_NAME" "7 simple " "Found entity 7: simple" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682069674098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682069674098 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WriteReg simple.v(51) " "Verilog HDL Implicit Net warning at simple.v(51): created implicit net for \"WriteReg\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682069674098 ""}
{ "Error" "EVRFX_VERI_1188_UNCONVERTED" "dshift simple.v(54) " "Verilog HDL error at simple.v(54): dshift is not a constant" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 54 0 0 } }  } 0 10734 "Verilog HDL error at %2!s!: %1!s! is not a constant" 0 0 "Analysis & Synthesis" 0 -1 1682069674098 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "Rs simple.v(57) " "Verilog HDL Continuous Assignment error at simple.v(57): object \"Rs\" on left-hand side of assignment must have a net type" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 57 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1682069674098 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "Rd simple.v(58) " "Verilog HDL Continuous Assignment error at simple.v(58): object \"Rd\" on left-hand side of assignment must have a net type" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 58 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1682069674098 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ALUSrc1 simple.v(62) " "Verilog HDL error at simple.v(62): object \"ALUSrc1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 62 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1682069674098 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "A simple.v(63) " "Verilog HDL Procedural Assignment error at simple.v(63): object \"A\" on left-hand side of assignment must have a variable data type" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 63 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1682069674098 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "A simple.v(65) " "Verilog HDL Procedural Assignment error at simple.v(65): object \"A\" on left-hand side of assignment must have a variable data type" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 65 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1682069674098 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "d simple.v(67) " "Verilog HDL Procedural Assignment error at simple.v(67): object \"d\" on left-hand side of assignment must have a variable data type" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 67 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1682069674098 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "d simple.v(69) " "Verilog HDL Procedural Assignment error at simple.v(69): object \"d\" on left-hand side of assignment must have a variable data type" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 69 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1682069674098 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ALUSrc2 simple.v(70) " "Verilog HDL error at simple.v(70): object \"ALUSrc2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 70 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1682069674098 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "B simple.v(71) " "Verilog HDL Procedural Assignment error at simple.v(71): object \"B\" on left-hand side of assignment must have a variable data type" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 71 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1682069674098 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "DRIn simple.v(72) " "Verilog HDL Procedural Assignment error at simple.v(72): object \"DRIn\" on left-hand side of assignment must have a variable data type" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 72 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1682069674098 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "B simple.v(74) " "Verilog HDL Procedural Assignment error at simple.v(74): object \"B\" on left-hand side of assignment must have a variable data type" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 74 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1682069674098 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "DRIn simple.v(75) " "Verilog HDL Procedural Assignment error at simple.v(75): object \"DRIn\" on left-hand side of assignment must have a variable data type" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 75 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1682069674098 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Input simple.v(77) " "Verilog HDL error at simple.v(77): object \"Input\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 77 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1682069674098 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "MDRIn simple.v(78) " "Verilog HDL Procedural Assignment error at simple.v(78): object \"MDRIn\" on left-hand side of assignment must have a variable data type" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 78 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1682069674098 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "MDRIn simple.v(80) " "Verilog HDL Procedural Assignment error at simple.v(80): object \"MDRIn\" on left-hand side of assignment must have a variable data type" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 80 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1682069674098 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemtoReg simple.v(81) " "Verilog HDL error at simple.v(81): object \"MemtoReg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 81 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1682069674098 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "WriteData simple.v(82) " "Verilog HDL Procedural Assignment error at simple.v(82): object \"WriteData\" on left-hand side of assignment must have a variable data type" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 82 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1682069674098 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "WriteData simple.v(84) " "Verilog HDL Procedural Assignment error at simple.v(84): object \"WriteData\" on left-hand side of assignment must have a variable data type" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 84 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1682069674098 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682069674177 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 21 18:34:34 2023 " "Processing ended: Fri Apr 21 18:34:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682069674177 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682069674177 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682069674177 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682069674177 ""}
