============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Mar 19 2025  11:26:13 am
  Module:                 mcrb
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


 Clock Description
 ----------------- 

 Clock                            Clock         Source          No of   
 Name    Period  Rise    Fall     Domain       Pin/Port       Registers 
------------------------------------------------------------------------
 sclk    5000.0   0.0   2500.0   domain_1   mc_rb_ef1_sclk_i          6 

 Clock Network Latency / Setup Uncertainty
 ----------------------------------------- 

        Network   Network   Source   Source     Setup        Setup    
Clock   Latency   Latency  Latency  Latency  Uncertainty  Uncertainty 
 Name    Rise      Fall      Rise     Fall       Rise         Fall    
----------------------------------------------------------------------
sclk        0.0       0.0      0.0      0.0          0.0          0.0 

 Clock Relationship (with uncertainty & latency)
 ----------------------------------------------- 

  From    To     R->R     R->F     F->R     F->F  
--------------------------------------------------
  sclk   sclk   5000.0   2500.0   2500.0   5000.0 
