-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.1
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity hls_dft_Block_preheader69_preheader30 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    num_harmonics_V : IN STD_LOGIC_VECTOR (7 downto 0);
    input_r_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    input_r_TVALID : IN STD_LOGIC;
    input_r_TREADY : OUT STD_LOGIC;
    input_r_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    fharmonics_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    fharmonics_ce0 : OUT STD_LOGIC;
    fharmonics_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    output_r_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_r_TVALID : OUT STD_LOGIC;
    output_r_TREADY : IN STD_LOGIC;
    output_r_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    decimation_V : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of hls_dft_Block_preheader69_preheader30 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_st6_fsm_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_ST_st7_fsm_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_ST_st8_fsm_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_ST_st9_fsm_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_ST_pp0_stg0_fsm_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_ST_pp0_stg1_fsm_10 : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_ST_st80_fsm_11 : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_ST_st81_fsm_12 : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_ST_st82_fsm_13 : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_ST_st83_fsm_14 : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv9_18F : STD_LOGIC_VECTOR (8 downto 0) := "110001111";
    constant ap_const_lv32_C3C88000 : STD_LOGIC_VECTOR (31 downto 0) := "11000011110010001000000000000000";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv32_40C90FDB : STD_LOGIC_VECTOR (31 downto 0) := "01000000110010010000111111011011";
    constant ap_const_lv32_3BA3D70A : STD_LOGIC_VECTOR (31 downto 0) := "00111011101000111101011100001010";
    constant ap_const_lv32_40000000 : STD_LOGIC_VECTOR (31 downto 0) := "01000000000000000000000000000000";
    constant ap_const_lv32_3E800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111110100000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal decimation_cnt_V : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal t : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal coeffs_M_real_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal coeffs_M_real_ce0 : STD_LOGIC;
    signal coeffs_M_real_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal coeffs_M_real_ce1 : STD_LOGIC;
    signal coeffs_M_real_we1 : STD_LOGIC;
    signal coeffs_M_imag_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal coeffs_M_imag_ce0 : STD_LOGIC;
    signal coeffs_M_imag_we0 : STD_LOGIC;
    signal coeffs_M_imag_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal windows_Array_0_ce0 : STD_LOGIC;
    signal windows_Array_0_we0 : STD_LOGIC;
    signal windows_Array_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal windows_Array_1_ce0 : STD_LOGIC;
    signal windows_Array_1_we0 : STD_LOGIC;
    signal windows_Array_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal windows_Array_2_ce0 : STD_LOGIC;
    signal windows_Array_2_we0 : STD_LOGIC;
    signal windows_Array_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal windows_Array_3_ce0 : STD_LOGIC;
    signal windows_Array_3_we0 : STD_LOGIC;
    signal windows_Array_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal windows_Array_4_ce0 : STD_LOGIC;
    signal windows_Array_4_we0 : STD_LOGIC;
    signal windows_Array_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal windows_Array_5_ce0 : STD_LOGIC;
    signal windows_Array_5_we0 : STD_LOGIC;
    signal windows_Array_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal windows_Array_6_ce0 : STD_LOGIC;
    signal windows_Array_6_we0 : STD_LOGIC;
    signal windows_Array_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal windows_Array_7_ce0 : STD_LOGIC;
    signal windows_Array_7_we0 : STD_LOGIC;
    signal windows_Array_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_r_TDATA_blk_n : STD_LOGIC;
    signal tmp_33_fu_405_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_r_TDATA_blk_n : STD_LOGIC;
    signal ap_reg_ppiten_pp0_it34 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it8 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it9 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it10 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it11 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it12 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it13 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it14 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it15 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it16 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it17 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it18 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it19 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it20 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it21 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it22 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it23 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it24 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it25 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it26 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it27 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it28 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it29 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it30 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it31 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it32 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it33 : STD_LOGIC := '0';
    signal tmp_27_i_reg_604 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal tmp_33_reg_608 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal tmp_last_V_reg_622 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal i_i_reg_263 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal tmp_data_2_reg_578 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_sig_244 : BOOLEAN;
    signal t_V_reg_594 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_304_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_i_reg_599 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal tmp_27_i_fu_399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_259 : BOOLEAN;
    signal index_fu_413_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal index_reg_612 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal newest_reg_617 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal tmp_34_fu_427_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_y_read_assign_reg_669 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal tmp_14_i_fu_515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_674 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_sig_ioackin_output_r_TREADY : STD_LOGIC;
    signal i_fu_520_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_reg_678 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal coeffs_M_real_addr_reg_688 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter1 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter2 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter3 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter4 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter5 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter6 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter7 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter8 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter9 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter10 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter11 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter12 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter13 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal coeffs_M_imag_addr_reg_694 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter1 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter2 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter3 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter4 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter5 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter6 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter7 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter8 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter9 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter10 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter11 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter12 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter13 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal tmp_18_i_fu_533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_i_reg_699 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter4 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter5 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter6 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter7 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter8 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter9 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter10 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter11 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter12 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter13 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter14 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter15 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter16 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter17 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter18 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter19 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter20 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter21 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter22 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter23 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter24 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter25 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter26 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter27 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter28 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter29 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter30 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter31 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter32 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter33 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal coeffs_M_real_load_reg_710 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_327_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pi_fharm_reg_715 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_r_M_real_4_reg_722 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_335_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_theta_read_assign_reg_728 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_hls_dft_sinf_or_cosf_fu_274_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_assign_reg_734 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_hls_dft_sinf_or_cosf_fu_289_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal p_i_assign_reg_740 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal tmp_i3_reg_752 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal tmp_i_reg_757 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_340_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_i_reg_762 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_344_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_i_reg_767 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_t_real_1_reg_772 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_p_t_real_1_reg_772_pp0_iter13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_p_t_real_1_reg_772_pp0_iter14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_p_t_real_1_reg_772_pp0_iter15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_p_t_real_1_reg_772_pp0_iter16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_p_t_real_1_reg_772_pp0_iter17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_t_imag_1_reg_780 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_310_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_M_real_reg_788 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_314_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_M_imag_reg_795 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal tmp_6_i1_reg_802 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal tmp_7_i_reg_807 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_349_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i1_reg_812 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_354_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i1_107_reg_817 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_359_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_i_reg_822 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_364_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_i_reg_827 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal tmp_8_i_reg_832 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_tmp_8_i_reg_832_pp0_iter17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_tmp_8_i_reg_832_pp0_iter18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_tmp_8_i_reg_832_pp0_iter19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_tmp_8_i_reg_832_pp0_iter20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_tmp_8_i_reg_832_pp0_iter21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_tmp_8_i_reg_832_pp0_iter22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_318_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_M_real_1_reg_837 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_322_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_M_imag_1_reg_843 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_369_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i2_reg_849 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_373_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_i_reg_854 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_377_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_i1_reg_859 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal tmp_i2_108_reg_864 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal tmp_5_i1_reg_869 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal tmp_1_i1_reg_874 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_386_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_M_real_5_reg_879 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_p_r_M_real_5_reg_879_pp0_iter28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_p_r_M_real_5_reg_879_pp0_iter29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_p_r_M_real_5_reg_879_pp0_iter30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_p_r_M_real_5_reg_879_pp0_iter31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_p_r_M_real_5_reg_879_pp0_iter32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_p_r_M_real_5_reg_879_pp0_iter33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_r_M_imag_4_reg_886 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_p_r_M_imag_4_reg_886_pp0_iter28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_p_r_M_imag_4_reg_886_pp0_iter29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_p_r_M_imag_4_reg_886_pp0_iter30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_p_r_M_imag_4_reg_886_pp0_iter31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_p_r_M_imag_4_reg_886_pp0_iter32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_p_r_M_imag_4_reg_886_pp0_iter33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal tmp_19_i_reg_893 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_tmp_19_i_reg_893_pp0_iter30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal tmp_23_i_reg_898 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_reg_ppstg_tmp_23_i_reg_898_pp0_iter30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal tmp_20_i_reg_903 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal tmp_22_i_reg_908 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal tmp_21_i_reg_913 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal tmp_24_i_reg_918 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal result_M_imag_fu_546_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_M_imag_reg_923 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_hls_dft_sinf_or_cosf_fu_274_ap_start : STD_LOGIC;
    signal grp_hls_dft_sinf_or_cosf_fu_274_ap_done : STD_LOGIC;
    signal grp_hls_dft_sinf_or_cosf_fu_274_ap_idle : STD_LOGIC;
    signal grp_hls_dft_sinf_or_cosf_fu_274_ap_ready : STD_LOGIC;
    signal grp_hls_dft_sinf_or_cosf_fu_274_ap_ce : STD_LOGIC;
    signal grp_hls_dft_sinf_or_cosf_fu_274_t_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hls_dft_sinf_or_cosf_fu_274_do_cos : STD_LOGIC;
    signal grp_hls_dft_sinf_or_cosf_fu_289_ap_start : STD_LOGIC;
    signal grp_hls_dft_sinf_or_cosf_fu_289_ap_done : STD_LOGIC;
    signal grp_hls_dft_sinf_or_cosf_fu_289_ap_idle : STD_LOGIC;
    signal grp_hls_dft_sinf_or_cosf_fu_289_ap_ready : STD_LOGIC;
    signal grp_hls_dft_sinf_or_cosf_fu_289_ap_ce : STD_LOGIC;
    signal grp_hls_dft_sinf_or_cosf_fu_289_t_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hls_dft_sinf_or_cosf_fu_289_do_cos : STD_LOGIC;
    signal index_i_reg_230 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal oldest_reg_241 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal i_i_phi_fu_267_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_grp_hls_dft_sinf_or_cosf_fu_274_ap_start : STD_LOGIC := '0';
    signal ap_reg_grp_hls_dft_sinf_or_cosf_fu_289_ap_start : STD_LOGIC := '0';
    signal tmp_15_i_fu_526_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_fu_552_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_s_fu_563_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_M_real_fu_539_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ioackin_output_r_TREADY : STD_LOGIC := '0';
    signal grp_fu_304_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_304_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_310_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_310_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_314_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_314_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_318_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_318_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_322_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_322_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_327_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_327_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_335_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_335_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_340_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_340_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_344_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_344_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_349_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_349_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_354_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_354_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_359_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_359_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_364_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_369_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_369_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_373_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_373_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_377_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_377_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_386_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_i_cast_fu_511_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_304_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_304_ce : STD_LOGIC;
    signal grp_fu_310_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_310_ce : STD_LOGIC;
    signal grp_fu_314_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_314_ce : STD_LOGIC;
    signal grp_fu_318_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_318_ce : STD_LOGIC;
    signal grp_fu_322_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_322_ce : STD_LOGIC;
    signal grp_fu_327_ce : STD_LOGIC;
    signal grp_fu_335_ce : STD_LOGIC;
    signal grp_fu_340_ce : STD_LOGIC;
    signal grp_fu_344_ce : STD_LOGIC;
    signal grp_fu_349_ce : STD_LOGIC;
    signal grp_fu_354_ce : STD_LOGIC;
    signal grp_fu_359_ce : STD_LOGIC;
    signal grp_fu_364_ce : STD_LOGIC;
    signal grp_fu_369_ce : STD_LOGIC;
    signal grp_fu_373_ce : STD_LOGIC;
    signal grp_fu_377_ce : STD_LOGIC;
    signal grp_fu_386_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_800 : BOOLEAN;
    signal ap_sig_235 : BOOLEAN;
    signal ap_sig_709 : BOOLEAN;
    signal ap_sig_267 : BOOLEAN;

    component hls_dft_sinf_or_cosf IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        t_in : IN STD_LOGIC_VECTOR (31 downto 0);
        do_cos : IN STD_LOGIC;
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component hls_dft_faddfsub_32ns_32ns_32_4_full_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component hls_dft_fmul_32ns_32ns_32_4_max_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component hls_dft_fdiv_32ns_32ns_32_10 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component hls_dft_Block_preheader69_preheader30_coeffs_M_real IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component hls_dft_Block_preheader69_preheader30_coeffs_M_imag IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component hls_dft_Block_preheader69_preheader30_windows_Array_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    coeffs_M_real_U : component hls_dft_Block_preheader69_preheader30_coeffs_M_real
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => coeffs_M_real_address0,
        ce0 => coeffs_M_real_ce0,
        q0 => coeffs_M_real_q0,
        address1 => ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter13,
        ce1 => coeffs_M_real_ce1,
        we1 => coeffs_M_real_we1,
        d1 => p_r_M_real_reg_788);

    coeffs_M_imag_U : component hls_dft_Block_preheader69_preheader30_coeffs_M_imag
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => coeffs_M_imag_address0,
        ce0 => coeffs_M_imag_ce0,
        we0 => coeffs_M_imag_we0,
        d0 => p_r_M_imag_reg_795,
        q0 => coeffs_M_imag_q0);

    windows_Array_0_U : component hls_dft_Block_preheader69_preheader30_windows_Array_0
    generic map (
        DataWidth => 32,
        AddressRange => 400,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv9_18F,
        ce0 => windows_Array_0_ce0,
        we0 => windows_Array_0_we0,
        d0 => input_r_TDATA,
        q0 => windows_Array_0_q0);

    windows_Array_1_U : component hls_dft_Block_preheader69_preheader30_windows_Array_0
    generic map (
        DataWidth => 32,
        AddressRange => 400,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv9_18F,
        ce0 => windows_Array_1_ce0,
        we0 => windows_Array_1_we0,
        d0 => input_r_TDATA,
        q0 => windows_Array_1_q0);

    windows_Array_2_U : component hls_dft_Block_preheader69_preheader30_windows_Array_0
    generic map (
        DataWidth => 32,
        AddressRange => 400,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv9_18F,
        ce0 => windows_Array_2_ce0,
        we0 => windows_Array_2_we0,
        d0 => input_r_TDATA,
        q0 => windows_Array_2_q0);

    windows_Array_3_U : component hls_dft_Block_preheader69_preheader30_windows_Array_0
    generic map (
        DataWidth => 32,
        AddressRange => 400,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv9_18F,
        ce0 => windows_Array_3_ce0,
        we0 => windows_Array_3_we0,
        d0 => input_r_TDATA,
        q0 => windows_Array_3_q0);

    windows_Array_4_U : component hls_dft_Block_preheader69_preheader30_windows_Array_0
    generic map (
        DataWidth => 32,
        AddressRange => 400,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv9_18F,
        ce0 => windows_Array_4_ce0,
        we0 => windows_Array_4_we0,
        d0 => input_r_TDATA,
        q0 => windows_Array_4_q0);

    windows_Array_5_U : component hls_dft_Block_preheader69_preheader30_windows_Array_0
    generic map (
        DataWidth => 32,
        AddressRange => 400,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv9_18F,
        ce0 => windows_Array_5_ce0,
        we0 => windows_Array_5_we0,
        d0 => input_r_TDATA,
        q0 => windows_Array_5_q0);

    windows_Array_6_U : component hls_dft_Block_preheader69_preheader30_windows_Array_0
    generic map (
        DataWidth => 32,
        AddressRange => 400,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv9_18F,
        ce0 => windows_Array_6_ce0,
        we0 => windows_Array_6_we0,
        d0 => input_r_TDATA,
        q0 => windows_Array_6_q0);

    windows_Array_7_U : component hls_dft_Block_preheader69_preheader30_windows_Array_0
    generic map (
        DataWidth => 32,
        AddressRange => 400,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv9_18F,
        ce0 => windows_Array_7_ce0,
        we0 => windows_Array_7_we0,
        d0 => input_r_TDATA,
        q0 => windows_Array_7_q0);

    grp_hls_dft_sinf_or_cosf_fu_274 : component hls_dft_sinf_or_cosf
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_hls_dft_sinf_or_cosf_fu_274_ap_start,
        ap_done => grp_hls_dft_sinf_or_cosf_fu_274_ap_done,
        ap_idle => grp_hls_dft_sinf_or_cosf_fu_274_ap_idle,
        ap_ready => grp_hls_dft_sinf_or_cosf_fu_274_ap_ready,
        ap_ce => grp_hls_dft_sinf_or_cosf_fu_274_ap_ce,
        t_in => grp_hls_dft_sinf_or_cosf_fu_274_t_in,
        do_cos => grp_hls_dft_sinf_or_cosf_fu_274_do_cos,
        ap_return => grp_hls_dft_sinf_or_cosf_fu_274_ap_return);

    grp_hls_dft_sinf_or_cosf_fu_289 : component hls_dft_sinf_or_cosf
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_hls_dft_sinf_or_cosf_fu_289_ap_start,
        ap_done => grp_hls_dft_sinf_or_cosf_fu_289_ap_done,
        ap_idle => grp_hls_dft_sinf_or_cosf_fu_289_ap_idle,
        ap_ready => grp_hls_dft_sinf_or_cosf_fu_289_ap_ready,
        ap_ce => grp_hls_dft_sinf_or_cosf_fu_289_ap_ce,
        t_in => grp_hls_dft_sinf_or_cosf_fu_289_t_in,
        do_cos => grp_hls_dft_sinf_or_cosf_fu_289_do_cos,
        ap_return => grp_hls_dft_sinf_or_cosf_fu_289_ap_return);

    hls_dft_faddfsub_32ns_32ns_32_4_full_dsp_U13 : component hls_dft_faddfsub_32ns_32ns_32_4_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_304_p0,
        din1 => grp_fu_304_p1,
        opcode => grp_fu_304_opcode,
        ce => grp_fu_304_ce,
        dout => grp_fu_304_p2);

    hls_dft_faddfsub_32ns_32ns_32_4_full_dsp_U14 : component hls_dft_faddfsub_32ns_32ns_32_4_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_310_p0,
        din1 => grp_fu_310_p1,
        opcode => grp_fu_310_opcode,
        ce => grp_fu_310_ce,
        dout => grp_fu_310_p2);

    hls_dft_faddfsub_32ns_32ns_32_4_full_dsp_U15 : component hls_dft_faddfsub_32ns_32ns_32_4_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_314_p0,
        din1 => grp_fu_314_p1,
        opcode => grp_fu_314_opcode,
        ce => grp_fu_314_ce,
        dout => grp_fu_314_p2);

    hls_dft_faddfsub_32ns_32ns_32_4_full_dsp_U16 : component hls_dft_faddfsub_32ns_32ns_32_4_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_318_p0,
        din1 => grp_fu_318_p1,
        opcode => grp_fu_318_opcode,
        ce => grp_fu_318_ce,
        dout => grp_fu_318_p2);

    hls_dft_faddfsub_32ns_32ns_32_4_full_dsp_U17 : component hls_dft_faddfsub_32ns_32ns_32_4_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_322_p0,
        din1 => grp_fu_322_p1,
        opcode => grp_fu_322_opcode,
        ce => grp_fu_322_ce,
        dout => grp_fu_322_p2);

    hls_dft_fmul_32ns_32ns_32_4_max_dsp_U18 : component hls_dft_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_327_p0,
        din1 => grp_fu_327_p1,
        ce => grp_fu_327_ce,
        dout => grp_fu_327_p2);

    hls_dft_fmul_32ns_32ns_32_4_max_dsp_U19 : component hls_dft_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_335_p0,
        din1 => grp_fu_335_p1,
        ce => grp_fu_335_ce,
        dout => grp_fu_335_p2);

    hls_dft_fmul_32ns_32ns_32_4_max_dsp_U20 : component hls_dft_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_340_p0,
        din1 => grp_fu_340_p1,
        ce => grp_fu_340_ce,
        dout => grp_fu_340_p2);

    hls_dft_fmul_32ns_32ns_32_4_max_dsp_U21 : component hls_dft_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_344_p0,
        din1 => grp_fu_344_p1,
        ce => grp_fu_344_ce,
        dout => grp_fu_344_p2);

    hls_dft_fmul_32ns_32ns_32_4_max_dsp_U22 : component hls_dft_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_349_p0,
        din1 => grp_fu_349_p1,
        ce => grp_fu_349_ce,
        dout => grp_fu_349_p2);

    hls_dft_fmul_32ns_32ns_32_4_max_dsp_U23 : component hls_dft_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_354_p0,
        din1 => grp_fu_354_p1,
        ce => grp_fu_354_ce,
        dout => grp_fu_354_p2);

    hls_dft_fmul_32ns_32ns_32_4_max_dsp_U24 : component hls_dft_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_359_p0,
        din1 => grp_fu_359_p1,
        ce => grp_fu_359_ce,
        dout => grp_fu_359_p2);

    hls_dft_fmul_32ns_32ns_32_4_max_dsp_U25 : component hls_dft_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_364_p0,
        din1 => ap_const_lv32_0,
        ce => grp_fu_364_ce,
        dout => grp_fu_364_p2);

    hls_dft_fmul_32ns_32ns_32_4_max_dsp_U26 : component hls_dft_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_369_p0,
        din1 => grp_fu_369_p1,
        ce => grp_fu_369_ce,
        dout => grp_fu_369_p2);

    hls_dft_fmul_32ns_32ns_32_4_max_dsp_U27 : component hls_dft_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_373_p0,
        din1 => grp_fu_373_p1,
        ce => grp_fu_373_ce,
        dout => grp_fu_373_p2);

    hls_dft_fmul_32ns_32ns_32_4_max_dsp_U28 : component hls_dft_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_377_p0,
        din1 => grp_fu_377_p1,
        ce => grp_fu_377_ce,
        dout => grp_fu_377_p2);

    hls_dft_fdiv_32ns_32ns_32_10_U29 : component hls_dft_fdiv_32ns_32ns_32_10
    generic map (
        ID => 1,
        NUM_STAGE => 10,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_386_p0,
        din1 => ap_reg_ppstg_tmp_8_i_reg_832_pp0_iter22,
        ce => grp_fu_386_ce,
        dout => grp_fu_386_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_ST_st83_fsm_14 = ap_CS_fsm)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_hls_dft_sinf_or_cosf_fu_274_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_hls_dft_sinf_or_cosf_fu_274_ap_start <= ap_const_logic_0;
            else
                if ((((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))))) then 
                    ap_reg_grp_hls_dft_sinf_or_cosf_fu_274_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_hls_dft_sinf_or_cosf_fu_274_ap_ready)) then 
                    ap_reg_grp_hls_dft_sinf_or_cosf_fu_274_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_hls_dft_sinf_or_cosf_fu_289_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_hls_dft_sinf_or_cosf_fu_289_ap_start <= ap_const_logic_0;
            else
                if ((((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))))) then 
                    ap_reg_grp_hls_dft_sinf_or_cosf_fu_289_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_hls_dft_sinf_or_cosf_fu_289_ap_ready)) then 
                    ap_reg_grp_hls_dft_sinf_or_cosf_fu_289_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_output_r_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_output_r_TREADY <= ap_const_logic_0;
            else
                if ((((ap_ST_st80_fsm_11 = ap_CS_fsm) and ((not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not((ap_const_lv1_0 = tmp_33_reg_608))) or (not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not((ap_const_lv1_0 = tmp_last_V_reg_622)))) and not((((not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not((ap_const_lv1_0 = tmp_33_reg_608))) or (not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not((ap_const_lv1_0 = tmp_last_V_reg_622)))) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))) or ((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))))) then 
                    ap_reg_ioackin_output_r_TREADY <= ap_const_logic_0;
                elsif ((((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_1 = output_r_TREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and (ap_const_logic_1 = output_r_TREADY)) or ((ap_ST_st80_fsm_11 = ap_CS_fsm) and ((not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not((ap_const_lv1_0 = tmp_33_reg_608))) or (not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not((ap_const_lv1_0 = tmp_last_V_reg_622)))) and (ap_const_logic_1 = output_r_TREADY)))) then 
                    ap_reg_ioackin_output_r_TREADY <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))) and (ap_const_lv1_0 = tmp_14_i_fu_515_p2))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif ((ap_ST_st9_fsm_8 = ap_CS_fsm)) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))) and not((ap_const_lv1_0 = tmp_14_i_reg_674)))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
                elsif (((ap_ST_st9_fsm_8 = ap_CS_fsm) or ((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))) and (ap_const_lv1_0 = tmp_14_i_reg_674)))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it32 <= ap_reg_ppiten_pp0_it31;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it33 <= ap_reg_ppiten_pp0_it32;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it34 <= ap_reg_ppiten_pp0_it33;
                elsif ((ap_ST_st9_fsm_8 = ap_CS_fsm)) then 
                    ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter1 <= ap_const_lv4_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter1 <= coeffs_M_imag_addr_reg_694;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter10 <= ap_const_lv4_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter10 <= ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter11 <= ap_const_lv4_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter11 <= ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter12 <= ap_const_lv4_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter12 <= ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter13 <= ap_const_lv4_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter13 <= ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter2 <= ap_const_lv4_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter2 <= ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter3 <= ap_const_lv4_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter3 <= ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter4 <= ap_const_lv4_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter4 <= ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter5 <= ap_const_lv4_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter5 <= ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter6 <= ap_const_lv4_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter6 <= ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter7 <= ap_const_lv4_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter7 <= ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter8 <= ap_const_lv4_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter8 <= ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter9 <= ap_const_lv4_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter9 <= ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter1 <= ap_const_lv4_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter1 <= coeffs_M_real_addr_reg_688;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter10 <= ap_const_lv4_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter10 <= ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter11 <= ap_const_lv4_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter11 <= ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter12 <= ap_const_lv4_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter12 <= ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter13 <= ap_const_lv4_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter13 <= ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter2 <= ap_const_lv4_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter2 <= ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter3 <= ap_const_lv4_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter3 <= ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter4 <= ap_const_lv4_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter4 <= ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter5 <= ap_const_lv4_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter5 <= ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter6 <= ap_const_lv4_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter6 <= ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter7 <= ap_const_lv4_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter7 <= ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter8 <= ap_const_lv4_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter8 <= ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter9 <= ap_const_lv4_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter9 <= ap_reg_ppstg_coeffs_M_real_addr_reg_688_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_r_M_imag_4_reg_886_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_r_M_imag_4_reg_886_pp0_iter28 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_p_r_M_imag_4_reg_886_pp0_iter28 <= p_r_M_imag_4_reg_886;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_r_M_imag_4_reg_886_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_r_M_imag_4_reg_886_pp0_iter29 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_p_r_M_imag_4_reg_886_pp0_iter29 <= ap_reg_ppstg_p_r_M_imag_4_reg_886_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_r_M_imag_4_reg_886_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_r_M_imag_4_reg_886_pp0_iter30 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_p_r_M_imag_4_reg_886_pp0_iter30 <= ap_reg_ppstg_p_r_M_imag_4_reg_886_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_r_M_imag_4_reg_886_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_r_M_imag_4_reg_886_pp0_iter31 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_p_r_M_imag_4_reg_886_pp0_iter31 <= ap_reg_ppstg_p_r_M_imag_4_reg_886_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_r_M_imag_4_reg_886_pp0_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_r_M_imag_4_reg_886_pp0_iter32 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_p_r_M_imag_4_reg_886_pp0_iter32 <= ap_reg_ppstg_p_r_M_imag_4_reg_886_pp0_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_r_M_imag_4_reg_886_pp0_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_r_M_imag_4_reg_886_pp0_iter33 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_p_r_M_imag_4_reg_886_pp0_iter33 <= ap_reg_ppstg_p_r_M_imag_4_reg_886_pp0_iter32;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter3 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter3 <= p_r_M_real_4_reg_722;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter4 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter4 <= ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter5 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter5 <= ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter6 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter6 <= ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter7 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter7 <= ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter8 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter8 <= ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter9 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter9 <= ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_r_M_real_5_reg_879_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_r_M_real_5_reg_879_pp0_iter28 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_p_r_M_real_5_reg_879_pp0_iter28 <= p_r_M_real_5_reg_879;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_r_M_real_5_reg_879_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_r_M_real_5_reg_879_pp0_iter29 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_p_r_M_real_5_reg_879_pp0_iter29 <= ap_reg_ppstg_p_r_M_real_5_reg_879_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_r_M_real_5_reg_879_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_r_M_real_5_reg_879_pp0_iter30 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_p_r_M_real_5_reg_879_pp0_iter30 <= ap_reg_ppstg_p_r_M_real_5_reg_879_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_r_M_real_5_reg_879_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_r_M_real_5_reg_879_pp0_iter31 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_p_r_M_real_5_reg_879_pp0_iter31 <= ap_reg_ppstg_p_r_M_real_5_reg_879_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_r_M_real_5_reg_879_pp0_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_r_M_real_5_reg_879_pp0_iter32 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_p_r_M_real_5_reg_879_pp0_iter32 <= ap_reg_ppstg_p_r_M_real_5_reg_879_pp0_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_r_M_real_5_reg_879_pp0_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_r_M_real_5_reg_879_pp0_iter33 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_p_r_M_real_5_reg_879_pp0_iter33 <= ap_reg_ppstg_p_r_M_real_5_reg_879_pp0_iter32;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter13 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter13 <= p_t_imag_1_reg_780;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter14 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter14 <= ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter15 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter15 <= ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter16 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter16 <= ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter17 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter17 <= ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter18 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter18 <= ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_t_real_1_reg_772_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_t_real_1_reg_772_pp0_iter13 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_p_t_real_1_reg_772_pp0_iter13 <= p_t_real_1_reg_772;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_t_real_1_reg_772_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_t_real_1_reg_772_pp0_iter14 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_p_t_real_1_reg_772_pp0_iter14 <= ap_reg_ppstg_p_t_real_1_reg_772_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_t_real_1_reg_772_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_t_real_1_reg_772_pp0_iter15 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_p_t_real_1_reg_772_pp0_iter15 <= ap_reg_ppstg_p_t_real_1_reg_772_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_t_real_1_reg_772_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_t_real_1_reg_772_pp0_iter16 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_p_t_real_1_reg_772_pp0_iter16 <= ap_reg_ppstg_p_t_real_1_reg_772_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_p_t_real_1_reg_772_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_p_t_real_1_reg_772_pp0_iter17 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_p_t_real_1_reg_772_pp0_iter17 <= ap_reg_ppstg_p_t_real_1_reg_772_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter1 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter1 <= tmp_18_i_reg_699;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter10 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter10 <= ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter11 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter11 <= ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter12 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter12 <= ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter13 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter13 <= ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter14 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter14 <= ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter15 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter15 <= ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter16 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter16 <= ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter17 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter17 <= ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter18 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter18 <= ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter19 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter19 <= ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter2 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter2 <= ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter20 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter20 <= ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter21 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter21 <= ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter22 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter22 <= ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter23 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter23 <= ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter24 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter24 <= ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter25 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter25 <= ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter26 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter26 <= ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter27 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter27 <= ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter28 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter28 <= ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter29 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter29 <= ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter3 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter3 <= ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter30 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter30 <= ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter31 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter31 <= ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter32 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter32 <= ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter33 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter33 <= ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter32;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter4 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter4 <= ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter5 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter5 <= ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter6 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter6 <= ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter7 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter7 <= ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter8 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter8 <= ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter9 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter9 <= ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_19_i_reg_893_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_19_i_reg_893_pp0_iter30 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_19_i_reg_893_pp0_iter30 <= tmp_19_i_reg_893;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_23_i_reg_898_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_23_i_reg_898_pp0_iter30 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_23_i_reg_898_pp0_iter30 <= tmp_23_i_reg_898;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_8_i_reg_832_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_8_i_reg_832_pp0_iter17 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_8_i_reg_832_pp0_iter17 <= tmp_8_i_reg_832;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_8_i_reg_832_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_8_i_reg_832_pp0_iter18 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_8_i_reg_832_pp0_iter18 <= ap_reg_ppstg_tmp_8_i_reg_832_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_8_i_reg_832_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_8_i_reg_832_pp0_iter19 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_8_i_reg_832_pp0_iter19 <= ap_reg_ppstg_tmp_8_i_reg_832_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_8_i_reg_832_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_8_i_reg_832_pp0_iter20 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_8_i_reg_832_pp0_iter20 <= ap_reg_ppstg_tmp_8_i_reg_832_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_8_i_reg_832_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_8_i_reg_832_pp0_iter21 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_8_i_reg_832_pp0_iter21 <= ap_reg_ppstg_tmp_8_i_reg_832_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppstg_tmp_8_i_reg_832_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppstg_tmp_8_i_reg_832_pp0_iter22 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    ap_reg_ppstg_tmp_8_i_reg_832_pp0_iter22 <= ap_reg_ppstg_tmp_8_i_reg_832_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    coeffs_M_imag_addr_reg_694_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                coeffs_M_imag_addr_reg_694 <= ap_const_lv4_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))) and not((ap_const_lv1_0 = tmp_14_i_fu_515_p2)))) then 
                    coeffs_M_imag_addr_reg_694 <= tmp_15_i_fu_526_p1(4 - 1 downto 0);
                end if; 
            end if;
        end if;
    end process;


    coeffs_M_real_addr_reg_688_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                coeffs_M_real_addr_reg_688 <= ap_const_lv4_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))) and not((ap_const_lv1_0 = tmp_14_i_fu_515_p2)))) then 
                    coeffs_M_real_addr_reg_688 <= tmp_15_i_fu_526_p1(4 - 1 downto 0);
                end if; 
            end if;
        end if;
    end process;


    coeffs_M_real_load_reg_710_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                coeffs_M_real_load_reg_710 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))) and not((ap_const_lv1_0 = tmp_14_i_reg_674)))) then 
                    coeffs_M_real_load_reg_710 <= coeffs_M_real_q0;
                end if; 
            end if;
        end if;
    end process;


    decimation_cnt_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                decimation_cnt_V <= ap_const_lv32_0;
            else
                if (ap_sig_709) then
                    if (ap_sig_235) then 
                        decimation_cnt_V <= p_s_fu_563_p1;
                    elsif (ap_sig_800) then 
                        decimation_cnt_V <= tmp_3_fu_552_p2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    i_i_reg_263_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                i_i_reg_263 <= ap_const_lv7_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))) and not((ap_const_lv1_0 = tmp_14_i_reg_674)))) then 
                    i_i_reg_263 <= i_reg_678;
                elsif ((ap_ST_st9_fsm_8 = ap_CS_fsm)) then 
                    i_i_reg_263 <= ap_const_lv7_0;
                end if; 
            end if;
        end if;
    end process;


    i_reg_678_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                i_reg_678 <= ap_const_lv7_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    i_reg_678 <= i_fu_520_p2;
                end if; 
            end if;
        end if;
    end process;


    index_i_reg_230_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                index_i_reg_230 <= ap_const_lv4_0;
            else
                if (((ap_ST_st80_fsm_11 = ap_CS_fsm) and (ap_const_lv1_0 = tmp_33_reg_608) and (ap_const_lv1_0 = tmp_last_V_reg_622) and not((((not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not((ap_const_lv1_0 = tmp_33_reg_608))) or (not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not((ap_const_lv1_0 = tmp_last_V_reg_622)))) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    index_i_reg_230 <= index_reg_612;
                elsif ((ap_ST_st4_fsm_3 = ap_CS_fsm)) then 
                    index_i_reg_230 <= ap_const_lv4_0;
                end if; 
            end if;
        end if;
    end process;


    index_reg_612_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                index_reg_612 <= ap_const_lv4_0;
            else
                if (((ap_ST_st5_fsm_4 = ap_CS_fsm) and not(ap_sig_259))) then 
                    index_reg_612 <= index_fu_413_p2;
                end if; 
            end if;
        end if;
    end process;


    newest_reg_617_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                newest_reg_617 <= ap_const_lv32_0;
            else
                if (((ap_ST_st5_fsm_4 = ap_CS_fsm) and (tmp_33_fu_405_p3 = ap_const_lv1_0) and not(ap_sig_259))) then 
                    newest_reg_617 <= input_r_TDATA;
                end if; 
            end if;
        end if;
    end process;


    oldest_reg_241_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                oldest_reg_241 <= ap_const_lv32_0;
            else
                if (ap_sig_267) then
                    if ((tmp_34_fu_427_p1 = ap_const_lv3_0)) then 
                        oldest_reg_241 <= windows_Array_0_q0;
                    elsif ((tmp_34_fu_427_p1 = ap_const_lv3_1)) then 
                        oldest_reg_241 <= windows_Array_1_q0;
                    elsif ((tmp_34_fu_427_p1 = ap_const_lv3_2)) then 
                        oldest_reg_241 <= windows_Array_2_q0;
                    elsif ((tmp_34_fu_427_p1 = ap_const_lv3_3)) then 
                        oldest_reg_241 <= windows_Array_3_q0;
                    elsif ((tmp_34_fu_427_p1 = ap_const_lv3_4)) then 
                        oldest_reg_241 <= windows_Array_4_q0;
                    elsif ((tmp_34_fu_427_p1 = ap_const_lv3_5)) then 
                        oldest_reg_241 <= windows_Array_5_q0;
                    elsif ((tmp_34_fu_427_p1 = ap_const_lv3_6)) then 
                        oldest_reg_241 <= windows_Array_6_q0;
                    elsif ((tmp_34_fu_427_p1 = ap_const_lv3_7)) then 
                        oldest_reg_241 <= windows_Array_7_q0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    p_i_assign_reg_740_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                p_i_assign_reg_740 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    p_i_assign_reg_740 <= grp_hls_dft_sinf_or_cosf_fu_289_ap_return;
                end if; 
            end if;
        end if;
    end process;


    p_r_M_imag_1_reg_843_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                p_r_M_imag_1_reg_843 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    p_r_M_imag_1_reg_843 <= grp_fu_322_p2;
                end if; 
            end if;
        end if;
    end process;


    p_r_M_imag_4_reg_886_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                p_r_M_imag_4_reg_886 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it27) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    p_r_M_imag_4_reg_886 <= grp_fu_386_p2;
                end if; 
            end if;
        end if;
    end process;


    p_r_M_imag_reg_795_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                p_r_M_imag_reg_795 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    p_r_M_imag_reg_795 <= grp_fu_314_p2;
                end if; 
            end if;
        end if;
    end process;


    p_r_M_real_1_reg_837_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                p_r_M_real_1_reg_837 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    p_r_M_real_1_reg_837 <= grp_fu_318_p2;
                end if; 
            end if;
        end if;
    end process;


    p_r_M_real_4_reg_722_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                p_r_M_real_4_reg_722 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    p_r_M_real_4_reg_722 <= grp_fu_304_p2;
                end if; 
            end if;
        end if;
    end process;


    p_r_M_real_5_reg_879_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                p_r_M_real_5_reg_879 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it27) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    p_r_M_real_5_reg_879 <= grp_fu_386_p2;
                end if; 
            end if;
        end if;
    end process;


    p_r_M_real_reg_788_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                p_r_M_real_reg_788 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    p_r_M_real_reg_788 <= grp_fu_310_p2;
                end if; 
            end if;
        end if;
    end process;


    p_r_assign_reg_734_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                p_r_assign_reg_734 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    p_r_assign_reg_734 <= grp_hls_dft_sinf_or_cosf_fu_274_ap_return;
                end if; 
            end if;
        end if;
    end process;


    p_t_imag_1_reg_780_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                p_t_imag_1_reg_780 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    p_t_imag_1_reg_780 <= grp_hls_dft_sinf_or_cosf_fu_289_ap_return;
                end if; 
            end if;
        end if;
    end process;


    p_t_real_1_reg_772_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                p_t_real_1_reg_772 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    p_t_real_1_reg_772 <= grp_hls_dft_sinf_or_cosf_fu_274_ap_return;
                end if; 
            end if;
        end if;
    end process;


    p_theta_read_assign_reg_728_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                p_theta_read_assign_reg_728 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    p_theta_read_assign_reg_728 <= grp_fu_335_p2;
                end if; 
            end if;
        end if;
    end process;


    p_y_read_assign_reg_669_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                p_y_read_assign_reg_669 <= ap_const_lv32_0;
            else
                if ((ap_ST_st9_fsm_8 = ap_CS_fsm)) then 
                    p_y_read_assign_reg_669 <= grp_fu_304_p2;
                end if; 
            end if;
        end if;
    end process;


    pi_fharm_reg_715_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                pi_fharm_reg_715 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    pi_fharm_reg_715 <= grp_fu_327_p2;
                end if; 
            end if;
        end if;
    end process;


    result_M_imag_reg_923_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                result_M_imag_reg_923 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    result_M_imag_reg_923 <= result_M_imag_fu_546_p3;
                end if; 
            end if;
        end if;
    end process;


    t_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                t <= ap_const_lv32_0;
            else
                if ((not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_ST_st83_fsm_14 = ap_CS_fsm))) then 
                    t <= grp_fu_304_p2;
                end if; 
            end if;
        end if;
    end process;


    t_V_reg_594_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                t_V_reg_594 <= ap_const_lv32_0;
            else
                if ((ap_ST_st4_fsm_3 = ap_CS_fsm)) then 
                    t_V_reg_594 <= decimation_cnt_V;
                end if; 
            end if;
        end if;
    end process;


    tmp_14_i_reg_674_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_14_i_reg_674 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    tmp_14_i_reg_674 <= tmp_14_i_fu_515_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_16_i_reg_599_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_16_i_reg_599 <= ap_const_lv32_0;
            else
                if ((ap_ST_st4_fsm_3 = ap_CS_fsm)) then 
                    tmp_16_i_reg_599 <= grp_fu_304_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_18_i_reg_699_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_18_i_reg_699 <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))) and not((ap_const_lv1_0 = tmp_14_i_fu_515_p2)))) then 
                    tmp_18_i_reg_699 <= tmp_18_i_fu_533_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_19_i_reg_893_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_19_i_reg_893 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it29) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter28)))) then 
                    tmp_19_i_reg_893 <= grp_fu_354_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_1_i1_reg_874_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_1_i1_reg_874 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    tmp_1_i1_reg_874 <= grp_fu_314_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_1_i_reg_767_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_1_i_reg_767 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    tmp_1_i_reg_767 <= grp_fu_344_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_20_i_reg_903_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_20_i_reg_903 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it30) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter29)))) then 
                    tmp_20_i_reg_903 <= grp_fu_364_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_21_i_reg_913_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_21_i_reg_913 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it32) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter31)))) then 
                    tmp_21_i_reg_913 <= grp_fu_318_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_22_i_reg_908_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_22_i_reg_908 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it30) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter29)))) then 
                    tmp_22_i_reg_908 <= grp_fu_369_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_23_i_reg_898_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_23_i_reg_898 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it29) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter28)))) then 
                    tmp_23_i_reg_898 <= grp_fu_359_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_24_i_reg_918_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_24_i_reg_918 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it32) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter31)))) then 
                    tmp_24_i_reg_918 <= grp_fu_322_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_27_i_reg_604_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_27_i_reg_604 <= ap_const_lv1_0;
            else
                if ((ap_ST_st4_fsm_3 = ap_CS_fsm)) then 
                    tmp_27_i_reg_604 <= tmp_27_i_fu_399_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_33_reg_608_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_33_reg_608 <= ap_const_lv1_0;
            else
                if (((ap_ST_st5_fsm_4 = ap_CS_fsm) and not(ap_sig_259))) then 
                    tmp_33_reg_608 <= index_i_reg_230(3 downto 3);
                end if; 
            end if;
        end if;
    end process;


    tmp_4_i_reg_854_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_4_i_reg_854 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    tmp_4_i_reg_854 <= grp_fu_373_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_5_i1_reg_869_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_5_i1_reg_869 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    tmp_5_i1_reg_869 <= grp_fu_310_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_5_i_reg_822_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_5_i_reg_822 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it15) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    tmp_5_i_reg_822 <= grp_fu_359_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_6_i1_reg_802_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_6_i1_reg_802 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    tmp_6_i1_reg_802 <= grp_fu_340_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_6_i_reg_827_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_6_i_reg_827 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it15) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    tmp_6_i_reg_827 <= grp_fu_364_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_7_i_reg_807_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_7_i_reg_807 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    tmp_7_i_reg_807 <= grp_fu_344_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_8_i_reg_832_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_8_i_reg_832 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it16) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    tmp_8_i_reg_832 <= grp_fu_304_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_9_i1_reg_859_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_9_i1_reg_859 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    tmp_9_i1_reg_859 <= grp_fu_377_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_9_i_reg_762_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_9_i_reg_762 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    tmp_9_i_reg_762 <= grp_fu_340_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_data_2_reg_578_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_data_2_reg_578 <= ap_const_lv32_0;
            else
                if (((ap_ST_st1_fsm_0 = ap_CS_fsm) and not(ap_sig_244))) then 
                    tmp_data_2_reg_578 <= t;
                end if; 
            end if;
        end if;
    end process;


    tmp_i1_107_reg_817_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_i1_107_reg_817 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it15) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    tmp_i1_107_reg_817 <= grp_fu_354_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_i1_reg_812_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_i1_reg_812 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it15) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    tmp_i1_reg_812 <= grp_fu_349_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_i2_108_reg_864_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_i2_108_reg_864 <= ap_const_lv32_0;
            else
                if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it20) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    tmp_i2_108_reg_864 <= grp_fu_349_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_i2_reg_849_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_i2_reg_849 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    tmp_i2_reg_849 <= grp_fu_369_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_i3_reg_752_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_i3_reg_752 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    tmp_i3_reg_752 <= grp_fu_327_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_i_reg_757_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_i_reg_757 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
                    tmp_i_reg_757 <= grp_fu_335_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_last_V_reg_622_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_last_V_reg_622 <= ap_const_lv1_0;
            else
                if (((ap_ST_st5_fsm_4 = ap_CS_fsm) and (tmp_33_fu_405_p3 = ap_const_lv1_0) and not(ap_sig_259))) then 
                    tmp_last_V_reg_622 <= input_r_TLAST;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_CS_fsm, tmp_33_fu_405_p3, ap_reg_ppiten_pp0_it34, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it33, tmp_27_i_reg_604, tmp_33_reg_608, tmp_last_V_reg_622, ap_sig_244, ap_sig_259, tmp_34_fu_427_p1, tmp_14_i_fu_515_p2, ap_sig_ioackin_output_r_TREADY)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not(ap_sig_244)) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                ap_NS_fsm <= ap_ST_st3_fsm_2;
            when ap_ST_st3_fsm_2 => 
                ap_NS_fsm <= ap_ST_st4_fsm_3;
            when ap_ST_st4_fsm_3 => 
                ap_NS_fsm <= ap_ST_st5_fsm_4;
            when ap_ST_st5_fsm_4 => 
                if ((not(ap_sig_259) and (((tmp_33_fu_405_p3 = ap_const_lv1_0) and (tmp_34_fu_427_p1 = ap_const_lv3_6)) or ((tmp_33_fu_405_p3 = ap_const_lv1_0) and (tmp_34_fu_427_p1 = ap_const_lv3_5)) or ((tmp_33_fu_405_p3 = ap_const_lv1_0) and (tmp_34_fu_427_p1 = ap_const_lv3_4)) or ((tmp_33_fu_405_p3 = ap_const_lv1_0) and (tmp_34_fu_427_p1 = ap_const_lv3_3)) or ((tmp_33_fu_405_p3 = ap_const_lv1_0) and (tmp_34_fu_427_p1 = ap_const_lv3_2)) or ((tmp_33_fu_405_p3 = ap_const_lv1_0) and (tmp_34_fu_427_p1 = ap_const_lv3_1)) or ((tmp_33_fu_405_p3 = ap_const_lv1_0) and (tmp_34_fu_427_p1 = ap_const_lv3_0)) or ((tmp_33_fu_405_p3 = ap_const_lv1_0) and (tmp_34_fu_427_p1 = ap_const_lv3_7))))) then
                    ap_NS_fsm <= ap_ST_st6_fsm_5;
                elsif ((not(ap_sig_259) and not((tmp_33_fu_405_p3 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_st80_fsm_11;
                else
                    ap_NS_fsm <= ap_ST_st5_fsm_4;
                end if;
            when ap_ST_st6_fsm_5 => 
                ap_NS_fsm <= ap_ST_st7_fsm_6;
            when ap_ST_st7_fsm_6 => 
                ap_NS_fsm <= ap_ST_st8_fsm_7;
            when ap_ST_st8_fsm_7 => 
                ap_NS_fsm <= ap_ST_st9_fsm_8;
            when ap_ST_st9_fsm_8 => 
                ap_NS_fsm <= ap_ST_pp0_stg0_fsm_9;
            when ap_ST_pp0_stg0_fsm_9 => 
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))) and (ap_const_lv1_0 = tmp_14_i_fu_515_p2) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg1_fsm_10;
                elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))) and (ap_const_lv1_0 = tmp_14_i_fu_515_p2) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))) then
                    ap_NS_fsm <= ap_ST_st80_fsm_11;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_9;
                end if;
            when ap_ST_pp0_stg1_fsm_10 => 
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it33)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_9;
                elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it33)))) then
                    ap_NS_fsm <= ap_ST_st80_fsm_11;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg1_fsm_10;
                end if;
            when ap_ST_st80_fsm_11 => 
                if ((not((((not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not((ap_const_lv1_0 = tmp_33_reg_608))) or (not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not((ap_const_lv1_0 = tmp_last_V_reg_622)))) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))) and (((ap_const_lv1_0 = tmp_27_i_reg_604) and not((ap_const_lv1_0 = tmp_33_reg_608))) or ((ap_const_lv1_0 = tmp_27_i_reg_604) and not((ap_const_lv1_0 = tmp_last_V_reg_622)))))) then
                    ap_NS_fsm <= ap_ST_st83_fsm_14;
                elsif ((((not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not((ap_const_lv1_0 = tmp_33_reg_608))) or (not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not((ap_const_lv1_0 = tmp_last_V_reg_622)))) and not((((not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not((ap_const_lv1_0 = tmp_33_reg_608))) or (not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not((ap_const_lv1_0 = tmp_last_V_reg_622)))) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then
                    ap_NS_fsm <= ap_ST_st81_fsm_12;
                elsif (((ap_const_lv1_0 = tmp_33_reg_608) and (ap_const_lv1_0 = tmp_last_V_reg_622) and not((((not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not((ap_const_lv1_0 = tmp_33_reg_608))) or (not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not((ap_const_lv1_0 = tmp_last_V_reg_622)))) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then
                    ap_NS_fsm <= ap_ST_st5_fsm_4;
                else
                    ap_NS_fsm <= ap_ST_st80_fsm_11;
                end if;
            when ap_ST_st81_fsm_12 => 
                ap_NS_fsm <= ap_ST_st82_fsm_13;
            when ap_ST_st82_fsm_13 => 
                ap_NS_fsm <= ap_ST_st83_fsm_14;
            when ap_ST_st83_fsm_14 => 
                ap_NS_fsm <= ap_ST_st1_fsm_0;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;

    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or (ap_ST_st83_fsm_14 = ap_CS_fsm))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_ST_st1_fsm_0 = ap_CS_fsm))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm)
    begin
        if ((ap_ST_st83_fsm_14 = ap_CS_fsm)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_235_assign_proc : process(tmp_27_i_reg_604, tmp_33_reg_608, tmp_last_V_reg_622)
    begin
                ap_sig_235 <= ((not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not((ap_const_lv1_0 = tmp_33_reg_608))) or (not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not((ap_const_lv1_0 = tmp_last_V_reg_622))));
    end process;


    ap_sig_244_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_sig_244 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_sig_259_assign_proc : process(input_r_TVALID, tmp_33_fu_405_p3)
    begin
                ap_sig_259 <= ((tmp_33_fu_405_p3 = ap_const_lv1_0) and (input_r_TVALID = ap_const_logic_0));
    end process;


    ap_sig_267_assign_proc : process(ap_CS_fsm, tmp_33_fu_405_p3, ap_sig_259)
    begin
                ap_sig_267 <= ((ap_ST_st5_fsm_4 = ap_CS_fsm) and (tmp_33_fu_405_p3 = ap_const_lv1_0) and not(ap_sig_259));
    end process;


    ap_sig_709_assign_proc : process(ap_CS_fsm, tmp_27_i_reg_604, tmp_33_reg_608, tmp_last_V_reg_622, ap_sig_ioackin_output_r_TREADY)
    begin
                ap_sig_709 <= ((ap_ST_st80_fsm_11 = ap_CS_fsm) and not((((not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not((ap_const_lv1_0 = tmp_33_reg_608))) or (not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not((ap_const_lv1_0 = tmp_last_V_reg_622)))) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))));
    end process;


    ap_sig_800_assign_proc : process(tmp_27_i_reg_604, tmp_33_reg_608, tmp_last_V_reg_622)
    begin
                ap_sig_800 <= (((ap_const_lv1_0 = tmp_27_i_reg_604) and not((ap_const_lv1_0 = tmp_33_reg_608))) or ((ap_const_lv1_0 = tmp_27_i_reg_604) and not((ap_const_lv1_0 = tmp_last_V_reg_622))));
    end process;


    ap_sig_ioackin_output_r_TREADY_assign_proc : process(output_r_TREADY, ap_reg_ioackin_output_r_TREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_output_r_TREADY)) then 
            ap_sig_ioackin_output_r_TREADY <= output_r_TREADY;
        else 
            ap_sig_ioackin_output_r_TREADY <= ap_const_logic_1;
        end if; 
    end process;


    coeffs_M_imag_address0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it9, ap_reg_ppiten_pp0_it14, ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter9, ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter13)
    begin
        if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14))) then 
            coeffs_M_imag_address0 <= ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter13;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            coeffs_M_imag_address0 <= ap_reg_ppstg_coeffs_M_imag_addr_reg_694_pp0_iter9;
        else 
            coeffs_M_imag_address0 <= "XXXX";
        end if; 
    end process;


    coeffs_M_imag_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it34, ap_reg_ppiten_pp0_it9, ap_reg_ppiten_pp0_it14, tmp_27_i_reg_604, ap_sig_ioackin_output_r_TREADY)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))) or ((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))))) then 
            coeffs_M_imag_ce0 <= ap_const_logic_1;
        else 
            coeffs_M_imag_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    coeffs_M_imag_we0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it34, ap_reg_ppiten_pp0_it14, tmp_27_i_reg_604, ap_sig_ioackin_output_r_TREADY)
    begin
        if ((((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))))) then 
            coeffs_M_imag_we0 <= ap_const_logic_1;
        else 
            coeffs_M_imag_we0 <= ap_const_logic_0;
        end if; 
    end process;

    coeffs_M_real_address0 <= tmp_15_i_fu_526_p1(4 - 1 downto 0);

    coeffs_M_real_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it34, ap_reg_ppiten_pp0_it0, tmp_27_i_reg_604, ap_sig_ioackin_output_r_TREADY)
    begin
        if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
            coeffs_M_real_ce0 <= ap_const_logic_1;
        else 
            coeffs_M_real_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    coeffs_M_real_ce1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it34, ap_reg_ppiten_pp0_it14, tmp_27_i_reg_604, ap_sig_ioackin_output_r_TREADY)
    begin
        if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
            coeffs_M_real_ce1 <= ap_const_logic_1;
        else 
            coeffs_M_real_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    coeffs_M_real_we1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it34, ap_reg_ppiten_pp0_it14, tmp_27_i_reg_604, ap_sig_ioackin_output_r_TREADY)
    begin
        if ((((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))))) then 
            coeffs_M_real_we1 <= ap_const_logic_1;
        else 
            coeffs_M_real_we1 <= ap_const_logic_0;
        end if; 
    end process;

    fharmonics_address0 <= tmp_15_i_fu_526_p1(4 - 1 downto 0);

    fharmonics_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it34, ap_reg_ppiten_pp0_it0, tmp_27_i_reg_604, ap_sig_ioackin_output_r_TREADY)
    begin
        if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY))))) then 
            fharmonics_ce0 <= ap_const_logic_1;
        else 
            fharmonics_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_304_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it34, tmp_27_i_reg_604, tmp_33_reg_608, tmp_last_V_reg_622, ap_sig_244, ap_sig_ioackin_output_r_TREADY)
    begin
        if (((ap_ST_st5_fsm_4 = ap_CS_fsm) or ((ap_ST_st1_fsm_0 = ap_CS_fsm) and ap_sig_244) or ((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)) or ((ap_ST_st80_fsm_11 = ap_CS_fsm) and ((not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not((ap_const_lv1_0 = tmp_33_reg_608))) or (not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not((ap_const_lv1_0 = tmp_last_V_reg_622)))) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))) then 
            grp_fu_304_ce <= ap_const_logic_0;
        else 
            grp_fu_304_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_304_opcode_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it14, tmp_27_i_reg_604, tmp_33_reg_608, tmp_last_V_reg_622, ap_sig_244)
    begin
        if ((ap_ST_st6_fsm_5 = ap_CS_fsm)) then 
            grp_fu_304_opcode <= ap_const_lv2_1;
        elsif ((((ap_ST_st80_fsm_11 = ap_CS_fsm) and ((not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not((ap_const_lv1_0 = tmp_33_reg_608))) or (not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not((ap_const_lv1_0 = tmp_last_V_reg_622))))) or ((ap_ST_st1_fsm_0 = ap_CS_fsm) and not(ap_sig_244)) or ((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm)))) then 
            grp_fu_304_opcode <= ap_const_lv2_0;
        else 
            grp_fu_304_opcode <= "XX";
        end if; 
    end process;


    grp_fu_304_p0_assign_proc : process(ap_CS_fsm, t, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it14, tmp_data_2_reg_578, newest_reg_617, coeffs_M_real_load_reg_710, tmp_6_i1_reg_802)
    begin
        if ((ap_ST_st80_fsm_11 = ap_CS_fsm)) then 
            grp_fu_304_p0 <= tmp_data_2_reg_578;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_304_p0 <= tmp_6_i1_reg_802;
        elsif (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) then 
            grp_fu_304_p0 <= coeffs_M_real_load_reg_710;
        elsif ((ap_ST_st6_fsm_5 = ap_CS_fsm)) then 
            grp_fu_304_p0 <= newest_reg_617;
        elsif ((ap_ST_st1_fsm_0 = ap_CS_fsm)) then 
            grp_fu_304_p0 <= t;
        else 
            grp_fu_304_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_304_p1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it14, p_y_read_assign_reg_669, tmp_7_i_reg_807, oldest_reg_241)
    begin
        if ((ap_ST_st80_fsm_11 = ap_CS_fsm)) then 
            grp_fu_304_p1 <= ap_const_lv32_3F800000;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_304_p1 <= tmp_7_i_reg_807;
        elsif (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) then 
            grp_fu_304_p1 <= p_y_read_assign_reg_669;
        elsif ((ap_ST_st6_fsm_5 = ap_CS_fsm)) then 
            grp_fu_304_p1 <= oldest_reg_241;
        elsif ((ap_ST_st1_fsm_0 = ap_CS_fsm)) then 
            grp_fu_304_p1 <= ap_const_lv32_C3C88000;
        else 
            grp_fu_304_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_310_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it34, tmp_27_i_reg_604, ap_sig_ioackin_output_r_TREADY)
    begin
        if ((((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))) or ((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))))) then 
            grp_fu_310_ce <= ap_const_logic_1;
        else 
            grp_fu_310_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_310_opcode_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it12, ap_reg_ppiten_pp0_it20)
    begin
        if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12))) then 
            grp_fu_310_opcode <= ap_const_lv2_1;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it20) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_310_opcode <= ap_const_lv2_0;
        else 
            grp_fu_310_opcode <= "XX";
        end if; 
    end process;


    grp_fu_310_p0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it12, ap_reg_ppiten_pp0_it20, tmp_i3_reg_752, tmp_i2_reg_849)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it20) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_310_p0 <= tmp_i2_reg_849;
        elsif (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12))) then 
            grp_fu_310_p0 <= tmp_i3_reg_752;
        else 
            grp_fu_310_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_310_p1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it12, ap_reg_ppiten_pp0_it20, tmp_i_reg_757, tmp_4_i_reg_854)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it20) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_310_p1 <= tmp_4_i_reg_854;
        elsif (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12))) then 
            grp_fu_310_p1 <= tmp_i_reg_757;
        else 
            grp_fu_310_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_314_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it34, tmp_27_i_reg_604, ap_sig_ioackin_output_r_TREADY)
    begin
        if ((((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))) or ((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))))) then 
            grp_fu_314_ce <= ap_const_logic_1;
        else 
            grp_fu_314_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_314_opcode_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it12, ap_reg_ppiten_pp0_it20)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it20) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_314_opcode <= ap_const_lv2_1;
        elsif (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12))) then 
            grp_fu_314_opcode <= ap_const_lv2_0;
        else 
            grp_fu_314_opcode <= "XX";
        end if; 
    end process;


    grp_fu_314_p0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it12, ap_reg_ppiten_pp0_it20, tmp_9_i_reg_762, tmp_9_i1_reg_859)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it20) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_314_p0 <= tmp_9_i1_reg_859;
        elsif (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12))) then 
            grp_fu_314_p0 <= tmp_9_i_reg_762;
        else 
            grp_fu_314_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_314_p1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it12, ap_reg_ppiten_pp0_it20, tmp_1_i_reg_767, tmp_i2_108_reg_864)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it20) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_314_p1 <= tmp_i2_108_reg_864;
        elsif (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12))) then 
            grp_fu_314_p1 <= tmp_1_i_reg_767;
        else 
            grp_fu_314_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_318_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it34, tmp_27_i_reg_604, ap_sig_ioackin_output_r_TREADY)
    begin
        if ((((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))) or ((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))))) then 
            grp_fu_318_ce <= ap_const_logic_1;
        else 
            grp_fu_318_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_318_opcode_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it16, ap_reg_ppiten_pp0_it30, ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter30)
    begin
        if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it16))) then 
            grp_fu_318_opcode <= ap_const_lv2_1;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it30) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter30)))) then 
            grp_fu_318_opcode <= ap_const_lv2_0;
        else 
            grp_fu_318_opcode <= "XX";
        end if; 
    end process;


    grp_fu_318_p0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it16, ap_reg_ppiten_pp0_it30, tmp_i1_reg_812, ap_reg_ppstg_tmp_19_i_reg_893_pp0_iter30)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it30) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_318_p0 <= ap_reg_ppstg_tmp_19_i_reg_893_pp0_iter30;
        elsif (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it16))) then 
            grp_fu_318_p0 <= tmp_i1_reg_812;
        else 
            grp_fu_318_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_318_p1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it16, ap_reg_ppiten_pp0_it30, tmp_i1_107_reg_817, tmp_20_i_reg_903)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it30) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_318_p1 <= tmp_20_i_reg_903;
        elsif (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it16))) then 
            grp_fu_318_p1 <= tmp_i1_107_reg_817;
        else 
            grp_fu_318_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_322_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it34, tmp_27_i_reg_604, ap_sig_ioackin_output_r_TREADY)
    begin
        if ((((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))) or ((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))))) then 
            grp_fu_322_ce <= ap_const_logic_1;
        else 
            grp_fu_322_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_322_opcode_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it16, ap_reg_ppiten_pp0_it30, ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter30)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it30) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter30)))) then 
            grp_fu_322_opcode <= ap_const_lv2_1;
        elsif (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it16))) then 
            grp_fu_322_opcode <= ap_const_lv2_0;
        else 
            grp_fu_322_opcode <= "XX";
        end if; 
    end process;


    grp_fu_322_p0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it16, ap_reg_ppiten_pp0_it30, tmp_5_i_reg_822, tmp_22_i_reg_908)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it30) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_322_p0 <= tmp_22_i_reg_908;
        elsif (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it16))) then 
            grp_fu_322_p0 <= tmp_5_i_reg_822;
        else 
            grp_fu_322_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_322_p1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it16, ap_reg_ppiten_pp0_it30, tmp_6_i_reg_827, ap_reg_ppstg_tmp_23_i_reg_898_pp0_iter30)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it30) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_322_p1 <= ap_reg_ppstg_tmp_23_i_reg_898_pp0_iter30;
        elsif (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it16))) then 
            grp_fu_322_p1 <= tmp_6_i_reg_827;
        else 
            grp_fu_322_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_327_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it34, tmp_27_i_reg_604, ap_sig_ioackin_output_r_TREADY)
    begin
        if ((((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))) or ((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))))) then 
            grp_fu_327_ce <= ap_const_logic_1;
        else 
            grp_fu_327_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_327_p0_assign_proc : process(ap_CS_fsm, fharmonics_q0, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it10, p_r_assign_reg_734)
    begin
        if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10))) then 
            grp_fu_327_p0 <= p_r_assign_reg_734;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_327_p0 <= fharmonics_q0;
        else 
            grp_fu_327_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_327_p1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it10, ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter9)
    begin
        if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10))) then 
            grp_fu_327_p1 <= ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter9;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_327_p1 <= ap_const_lv32_40C90FDB;
        else 
            grp_fu_327_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_335_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it34, tmp_27_i_reg_604, ap_sig_ioackin_output_r_TREADY)
    begin
        if ((((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))) or ((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))))) then 
            grp_fu_335_ce <= ap_const_logic_1;
        else 
            grp_fu_335_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_335_p0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it10, pi_fharm_reg_715, p_i_assign_reg_740)
    begin
        if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10))) then 
            grp_fu_335_p0 <= p_i_assign_reg_740;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_335_p0 <= pi_fharm_reg_715;
        else 
            grp_fu_335_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_335_p1_assign_proc : process(ap_CS_fsm, coeffs_M_imag_q0, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it10, tmp_16_i_reg_599)
    begin
        if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10))) then 
            grp_fu_335_p1 <= coeffs_M_imag_q0;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_335_p1 <= tmp_16_i_reg_599;
        else 
            grp_fu_335_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_340_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it34, tmp_27_i_reg_604, ap_sig_ioackin_output_r_TREADY)
    begin
        if ((((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))) or ((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))))) then 
            grp_fu_340_ce <= ap_const_logic_1;
        else 
            grp_fu_340_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_340_p0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it10, ap_reg_ppiten_pp0_it12, p_i_assign_reg_740, p_t_real_1_reg_772)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_340_p0 <= p_t_real_1_reg_772;
        elsif (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10))) then 
            grp_fu_340_p0 <= p_i_assign_reg_740;
        else 
            grp_fu_340_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_340_p1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it10, ap_reg_ppiten_pp0_it12, ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter9, p_t_real_1_reg_772)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_340_p1 <= p_t_real_1_reg_772;
        elsif (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10))) then 
            grp_fu_340_p1 <= ap_reg_ppstg_p_r_M_real_4_reg_722_pp0_iter9;
        else 
            grp_fu_340_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_344_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it34, tmp_27_i_reg_604, ap_sig_ioackin_output_r_TREADY)
    begin
        if ((((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))) or ((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))))) then 
            grp_fu_344_ce <= ap_const_logic_1;
        else 
            grp_fu_344_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_344_p0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it10, ap_reg_ppiten_pp0_it12, p_r_assign_reg_734, p_t_imag_1_reg_780)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_344_p0 <= p_t_imag_1_reg_780;
        elsif (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10))) then 
            grp_fu_344_p0 <= p_r_assign_reg_734;
        else 
            grp_fu_344_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_344_p1_assign_proc : process(ap_CS_fsm, coeffs_M_imag_q0, ap_reg_ppiten_pp0_it10, ap_reg_ppiten_pp0_it12, p_t_imag_1_reg_780)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_344_p1 <= p_t_imag_1_reg_780;
        elsif (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10))) then 
            grp_fu_344_p1 <= coeffs_M_imag_q0;
        else 
            grp_fu_344_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_349_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it34, tmp_27_i_reg_604, ap_sig_ioackin_output_r_TREADY)
    begin
        if ((((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))) or ((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))))) then 
            grp_fu_349_ce <= ap_const_logic_1;
        else 
            grp_fu_349_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_349_p0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it14, ap_reg_ppiten_pp0_it18, p_r_M_real_reg_788, p_r_M_real_1_reg_837)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_349_p0 <= p_r_M_real_1_reg_837;
        elsif (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14))) then 
            grp_fu_349_p0 <= p_r_M_real_reg_788;
        else 
            grp_fu_349_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_349_p1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it14, ap_reg_ppiten_pp0_it18, ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter18)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_349_p1 <= ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter18;
        elsif (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14))) then 
            grp_fu_349_p1 <= ap_const_lv32_3BA3D70A;
        else 
            grp_fu_349_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_354_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it34, tmp_27_i_reg_604, ap_sig_ioackin_output_r_TREADY)
    begin
        if ((((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))) or ((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))))) then 
            grp_fu_354_ce <= ap_const_logic_1;
        else 
            grp_fu_354_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_354_p0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it14, ap_reg_ppiten_pp0_it27, p_r_M_imag_reg_795, p_r_M_real_5_reg_879)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it27) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_354_p0 <= p_r_M_real_5_reg_879;
        elsif (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14))) then 
            grp_fu_354_p0 <= p_r_M_imag_reg_795;
        else 
            grp_fu_354_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_354_p1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it14, ap_reg_ppiten_pp0_it27)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it27) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_354_p1 <= ap_const_lv32_40000000;
        elsif (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14))) then 
            grp_fu_354_p1 <= ap_const_lv32_0;
        else 
            grp_fu_354_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_359_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it34, tmp_27_i_reg_604, ap_sig_ioackin_output_r_TREADY)
    begin
        if ((((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))) or ((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))))) then 
            grp_fu_359_ce <= ap_const_logic_1;
        else 
            grp_fu_359_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_359_p0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it14, ap_reg_ppiten_pp0_it27, p_r_M_imag_reg_795, p_r_M_real_5_reg_879)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it27) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_359_p0 <= p_r_M_real_5_reg_879;
        elsif (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14))) then 
            grp_fu_359_p0 <= p_r_M_imag_reg_795;
        else 
            grp_fu_359_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_359_p1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it14, ap_reg_ppiten_pp0_it27)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it27) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_359_p1 <= ap_const_lv32_0;
        elsif (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14))) then 
            grp_fu_359_p1 <= ap_const_lv32_3BA3D70A;
        else 
            grp_fu_359_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_364_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it34, tmp_27_i_reg_604, ap_sig_ioackin_output_r_TREADY)
    begin
        if ((((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))) or ((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))))) then 
            grp_fu_364_ce <= ap_const_logic_1;
        else 
            grp_fu_364_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_364_p0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it14, ap_reg_ppiten_pp0_it28, p_r_M_real_reg_788, p_r_M_imag_4_reg_886)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it28) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_364_p0 <= p_r_M_imag_4_reg_886;
        elsif (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14))) then 
            grp_fu_364_p0 <= p_r_M_real_reg_788;
        else 
            grp_fu_364_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_369_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it34, tmp_27_i_reg_604, ap_sig_ioackin_output_r_TREADY)
    begin
        if ((((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))) or ((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))))) then 
            grp_fu_369_ce <= ap_const_logic_1;
        else 
            grp_fu_369_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_369_p0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it18, ap_reg_ppiten_pp0_it28, p_r_M_real_1_reg_837, p_r_M_imag_4_reg_886)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it28) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_369_p0 <= p_r_M_imag_4_reg_886;
        elsif (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it18))) then 
            grp_fu_369_p0 <= p_r_M_real_1_reg_837;
        else 
            grp_fu_369_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_369_p1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it18, ap_reg_ppiten_pp0_it28, ap_reg_ppstg_p_t_real_1_reg_772_pp0_iter17)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it28) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_369_p1 <= ap_const_lv32_40000000;
        elsif (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it18))) then 
            grp_fu_369_p1 <= ap_reg_ppstg_p_t_real_1_reg_772_pp0_iter17;
        else 
            grp_fu_369_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_373_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it34, tmp_27_i_reg_604, ap_sig_ioackin_output_r_TREADY)
    begin
        if ((((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))) or ((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))))) then 
            grp_fu_373_ce <= ap_const_logic_1;
        else 
            grp_fu_373_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_373_p0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it18, ap_reg_ppiten_pp0_it32, p_r_M_imag_1_reg_843, tmp_21_i_reg_913)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it32) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_373_p0 <= tmp_21_i_reg_913;
        elsif (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it18))) then 
            grp_fu_373_p0 <= p_r_M_imag_1_reg_843;
        else 
            grp_fu_373_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_373_p1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it18, ap_reg_ppiten_pp0_it32, ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter17)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it32) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_373_p1 <= ap_const_lv32_3E800000;
        elsif (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it18))) then 
            grp_fu_373_p1 <= ap_reg_ppstg_p_t_imag_1_reg_780_pp0_iter17;
        else 
            grp_fu_373_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_377_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it34, tmp_27_i_reg_604, ap_sig_ioackin_output_r_TREADY)
    begin
        if ((((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))) or ((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))))) then 
            grp_fu_377_ce <= ap_const_logic_1;
        else 
            grp_fu_377_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_377_p0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it18, ap_reg_ppiten_pp0_it32, p_r_M_imag_1_reg_843, tmp_24_i_reg_918)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it32) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_377_p0 <= tmp_24_i_reg_918;
        elsif (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it18))) then 
            grp_fu_377_p0 <= p_r_M_imag_1_reg_843;
        else 
            grp_fu_377_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_377_p1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it18, ap_reg_ppiten_pp0_it32, ap_reg_ppstg_p_t_real_1_reg_772_pp0_iter17)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it32) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_377_p1 <= ap_const_lv32_3E800000;
        elsif (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it18))) then 
            grp_fu_377_p1 <= ap_reg_ppstg_p_t_real_1_reg_772_pp0_iter17;
        else 
            grp_fu_377_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_386_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it34, tmp_27_i_reg_604, ap_sig_ioackin_output_r_TREADY)
    begin
        if ((((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))) or ((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))))) then 
            grp_fu_386_ce <= ap_const_logic_1;
        else 
            grp_fu_386_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_386_p0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it22, ap_reg_ppiten_pp0_it23, tmp_5_i1_reg_869, tmp_1_i1_reg_874)
    begin
        if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it23))) then 
            grp_fu_386_p0 <= tmp_1_i1_reg_874;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_fu_386_p0 <= tmp_5_i1_reg_869;
        else 
            grp_fu_386_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_hls_dft_sinf_or_cosf_fu_274_ap_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it34, tmp_27_i_reg_604, ap_sig_ioackin_output_r_TREADY)
    begin
        if ((((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))) or ((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))))) then 
            grp_hls_dft_sinf_or_cosf_fu_274_ap_ce <= ap_const_logic_1;
        else 
            grp_hls_dft_sinf_or_cosf_fu_274_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_hls_dft_sinf_or_cosf_fu_274_ap_start <= ap_reg_grp_hls_dft_sinf_or_cosf_fu_274_ap_start;
    grp_hls_dft_sinf_or_cosf_fu_274_do_cos <= ap_const_logic_1;

    grp_hls_dft_sinf_or_cosf_fu_274_t_in_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it4, grp_fu_327_p2, p_theta_read_assign_reg_728)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_hls_dft_sinf_or_cosf_fu_274_t_in <= p_theta_read_assign_reg_728;
        elsif (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            grp_hls_dft_sinf_or_cosf_fu_274_t_in <= grp_fu_327_p2;
        else 
            grp_hls_dft_sinf_or_cosf_fu_274_t_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_hls_dft_sinf_or_cosf_fu_289_ap_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it34, tmp_27_i_reg_604, ap_sig_ioackin_output_r_TREADY)
    begin
        if ((((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))) or ((ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_sig_ioackin_output_r_TREADY)))))) then 
            grp_hls_dft_sinf_or_cosf_fu_289_ap_ce <= ap_const_logic_1;
        else 
            grp_hls_dft_sinf_or_cosf_fu_289_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_hls_dft_sinf_or_cosf_fu_289_ap_start <= ap_reg_grp_hls_dft_sinf_or_cosf_fu_289_ap_start;
    grp_hls_dft_sinf_or_cosf_fu_289_do_cos <= ap_const_logic_0;

    grp_hls_dft_sinf_or_cosf_fu_289_t_in_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it4, grp_fu_327_p2, p_theta_read_assign_reg_728)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            grp_hls_dft_sinf_or_cosf_fu_289_t_in <= p_theta_read_assign_reg_728;
        elsif (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            grp_hls_dft_sinf_or_cosf_fu_289_t_in <= grp_fu_327_p2;
        else 
            grp_hls_dft_sinf_or_cosf_fu_289_t_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    i_fu_520_p2 <= std_logic_vector(unsigned(i_i_phi_fu_267_p4) + unsigned(ap_const_lv7_1));
    i_i_cast_fu_511_p1 <= std_logic_vector(resize(unsigned(i_i_phi_fu_267_p4),8));

    i_i_phi_fu_267_p4_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it1, i_i_reg_263, tmp_14_i_reg_674, i_reg_678)
    begin
        if (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_const_lv1_0 = tmp_14_i_reg_674)))) then 
            i_i_phi_fu_267_p4 <= i_reg_678;
        else 
            i_i_phi_fu_267_p4 <= i_i_reg_263;
        end if; 
    end process;

    index_fu_413_p2 <= std_logic_vector(unsigned(index_i_reg_230) + unsigned(ap_const_lv4_1));

    input_r_TDATA_blk_n_assign_proc : process(ap_CS_fsm, input_r_TVALID, tmp_33_fu_405_p3)
    begin
        if (((ap_ST_st5_fsm_4 = ap_CS_fsm) and (tmp_33_fu_405_p3 = ap_const_lv1_0))) then 
            input_r_TDATA_blk_n <= input_r_TVALID;
        else 
            input_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    input_r_TREADY_assign_proc : process(ap_CS_fsm, tmp_33_fu_405_p3, ap_sig_259)
    begin
        if ((((ap_ST_st5_fsm_4 = ap_CS_fsm) and (tmp_33_fu_405_p3 = ap_const_lv1_0) and not(ap_sig_259)))) then 
            input_r_TREADY <= ap_const_logic_1;
        else 
            input_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    output_r_TDATA_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it34, tmp_27_i_reg_604, tmp_33_reg_608, tmp_last_V_reg_622, tmp_data_2_reg_578, result_M_imag_reg_923, result_M_real_fu_539_p3)
    begin
        if (((ap_ST_st80_fsm_11 = ap_CS_fsm) and ((not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not((ap_const_lv1_0 = tmp_33_reg_608))) or (not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not((ap_const_lv1_0 = tmp_last_V_reg_622)))))) then 
            output_r_TDATA <= tmp_data_2_reg_578;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm))) then 
            output_r_TDATA <= result_M_imag_reg_923;
        elsif (((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)))) then 
            output_r_TDATA <= result_M_real_fu_539_p3;
        else 
            output_r_TDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_r_TDATA_blk_n_assign_proc : process(ap_CS_fsm, output_r_TREADY, ap_reg_ppiten_pp0_it34, tmp_27_i_reg_604, tmp_33_reg_608, tmp_last_V_reg_622)
    begin
        if ((((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm)) or ((ap_ST_st80_fsm_11 = ap_CS_fsm) and ((not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not((ap_const_lv1_0 = tmp_33_reg_608))) or (not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not((ap_const_lv1_0 = tmp_last_V_reg_622))))))) then 
            output_r_TDATA_blk_n <= output_r_TREADY;
        else 
            output_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    output_r_TLAST_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it34, tmp_27_i_reg_604, tmp_33_reg_608, tmp_last_V_reg_622)
    begin
        if (((ap_ST_st80_fsm_11 = ap_CS_fsm) and ((not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not((ap_const_lv1_0 = tmp_33_reg_608))) or (not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not((ap_const_lv1_0 = tmp_last_V_reg_622)))))) then 
            output_r_TLAST <= ap_const_lv1_1;
        elsif ((((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm)))) then 
            output_r_TLAST <= ap_const_lv1_0;
        else 
            output_r_TLAST <= "X";
        end if; 
    end process;


    output_r_TVALID_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it34, tmp_27_i_reg_604, tmp_33_reg_608, tmp_last_V_reg_622, ap_reg_ioackin_output_r_TREADY)
    begin
        if ((((ap_ST_pp0_stg0_fsm_9 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_const_logic_0 = ap_reg_ioackin_output_r_TREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not((ap_const_lv1_0 = tmp_27_i_reg_604)) and (ap_ST_pp0_stg1_fsm_10 = ap_CS_fsm) and (ap_const_logic_0 = ap_reg_ioackin_output_r_TREADY)) or ((ap_ST_st80_fsm_11 = ap_CS_fsm) and ((not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not((ap_const_lv1_0 = tmp_33_reg_608))) or (not((ap_const_lv1_0 = tmp_27_i_reg_604)) and not((ap_const_lv1_0 = tmp_last_V_reg_622)))) and (ap_const_logic_0 = ap_reg_ioackin_output_r_TREADY)))) then 
            output_r_TVALID <= ap_const_logic_1;
        else 
            output_r_TVALID <= ap_const_logic_0;
        end if; 
    end process;

        p_s_fu_563_p1 <= std_logic_vector(resize(signed(decimation_V),32));

    result_M_imag_fu_546_p3 <= 
        grp_fu_377_p2 when (ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter33(0) = '1') else 
        ap_reg_ppstg_p_r_M_imag_4_reg_886_pp0_iter33;
    result_M_real_fu_539_p3 <= 
        grp_fu_373_p2 when (ap_reg_ppstg_tmp_18_i_reg_699_pp0_iter33(0) = '1') else 
        ap_reg_ppstg_p_r_M_real_5_reg_879_pp0_iter33;
    tmp_14_i_fu_515_p2 <= "1" when (signed(i_i_cast_fu_511_p1) < signed(num_harmonics_V)) else "0";
    tmp_15_i_fu_526_p1 <= std_logic_vector(resize(unsigned(i_i_phi_fu_267_p4),64));
    tmp_18_i_fu_533_p2 <= "1" when (i_i_phi_fu_267_p4 = ap_const_lv7_0) else "0";
    tmp_27_i_fu_399_p2 <= "1" when (decimation_cnt_V = ap_const_lv32_0) else "0";
    tmp_33_fu_405_p3 <= index_i_reg_230(3 downto 3);
    tmp_34_fu_427_p1 <= index_i_reg_230(3 - 1 downto 0);
    tmp_3_fu_552_p2 <= std_logic_vector(unsigned(t_V_reg_594) + unsigned(ap_const_lv32_FFFFFFFF));

    windows_Array_0_ce0_assign_proc : process(ap_CS_fsm, tmp_33_fu_405_p3, ap_sig_259, tmp_34_fu_427_p1)
    begin
        if (((ap_ST_st5_fsm_4 = ap_CS_fsm) and (tmp_33_fu_405_p3 = ap_const_lv1_0) and not(ap_sig_259) and (tmp_34_fu_427_p1 = ap_const_lv3_0))) then 
            windows_Array_0_ce0 <= ap_const_logic_1;
        else 
            windows_Array_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    windows_Array_0_we0_assign_proc : process(ap_CS_fsm, tmp_33_fu_405_p3, ap_sig_259, tmp_34_fu_427_p1)
    begin
        if (((ap_ST_st5_fsm_4 = ap_CS_fsm) and (tmp_33_fu_405_p3 = ap_const_lv1_0) and not(ap_sig_259) and (tmp_34_fu_427_p1 = ap_const_lv3_0))) then 
            windows_Array_0_we0 <= ap_const_logic_1;
        else 
            windows_Array_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    windows_Array_1_ce0_assign_proc : process(ap_CS_fsm, tmp_33_fu_405_p3, ap_sig_259, tmp_34_fu_427_p1)
    begin
        if (((ap_ST_st5_fsm_4 = ap_CS_fsm) and (tmp_33_fu_405_p3 = ap_const_lv1_0) and not(ap_sig_259) and (tmp_34_fu_427_p1 = ap_const_lv3_1))) then 
            windows_Array_1_ce0 <= ap_const_logic_1;
        else 
            windows_Array_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    windows_Array_1_we0_assign_proc : process(ap_CS_fsm, tmp_33_fu_405_p3, ap_sig_259, tmp_34_fu_427_p1)
    begin
        if (((ap_ST_st5_fsm_4 = ap_CS_fsm) and (tmp_33_fu_405_p3 = ap_const_lv1_0) and not(ap_sig_259) and (tmp_34_fu_427_p1 = ap_const_lv3_1))) then 
            windows_Array_1_we0 <= ap_const_logic_1;
        else 
            windows_Array_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    windows_Array_2_ce0_assign_proc : process(ap_CS_fsm, tmp_33_fu_405_p3, ap_sig_259, tmp_34_fu_427_p1)
    begin
        if (((ap_ST_st5_fsm_4 = ap_CS_fsm) and (tmp_33_fu_405_p3 = ap_const_lv1_0) and not(ap_sig_259) and (tmp_34_fu_427_p1 = ap_const_lv3_2))) then 
            windows_Array_2_ce0 <= ap_const_logic_1;
        else 
            windows_Array_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    windows_Array_2_we0_assign_proc : process(ap_CS_fsm, tmp_33_fu_405_p3, ap_sig_259, tmp_34_fu_427_p1)
    begin
        if (((ap_ST_st5_fsm_4 = ap_CS_fsm) and (tmp_33_fu_405_p3 = ap_const_lv1_0) and not(ap_sig_259) and (tmp_34_fu_427_p1 = ap_const_lv3_2))) then 
            windows_Array_2_we0 <= ap_const_logic_1;
        else 
            windows_Array_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    windows_Array_3_ce0_assign_proc : process(ap_CS_fsm, tmp_33_fu_405_p3, ap_sig_259, tmp_34_fu_427_p1)
    begin
        if (((ap_ST_st5_fsm_4 = ap_CS_fsm) and (tmp_33_fu_405_p3 = ap_const_lv1_0) and not(ap_sig_259) and (tmp_34_fu_427_p1 = ap_const_lv3_3))) then 
            windows_Array_3_ce0 <= ap_const_logic_1;
        else 
            windows_Array_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    windows_Array_3_we0_assign_proc : process(ap_CS_fsm, tmp_33_fu_405_p3, ap_sig_259, tmp_34_fu_427_p1)
    begin
        if (((ap_ST_st5_fsm_4 = ap_CS_fsm) and (tmp_33_fu_405_p3 = ap_const_lv1_0) and not(ap_sig_259) and (tmp_34_fu_427_p1 = ap_const_lv3_3))) then 
            windows_Array_3_we0 <= ap_const_logic_1;
        else 
            windows_Array_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    windows_Array_4_ce0_assign_proc : process(ap_CS_fsm, tmp_33_fu_405_p3, ap_sig_259, tmp_34_fu_427_p1)
    begin
        if (((ap_ST_st5_fsm_4 = ap_CS_fsm) and (tmp_33_fu_405_p3 = ap_const_lv1_0) and not(ap_sig_259) and (tmp_34_fu_427_p1 = ap_const_lv3_4))) then 
            windows_Array_4_ce0 <= ap_const_logic_1;
        else 
            windows_Array_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    windows_Array_4_we0_assign_proc : process(ap_CS_fsm, tmp_33_fu_405_p3, ap_sig_259, tmp_34_fu_427_p1)
    begin
        if (((ap_ST_st5_fsm_4 = ap_CS_fsm) and (tmp_33_fu_405_p3 = ap_const_lv1_0) and not(ap_sig_259) and (tmp_34_fu_427_p1 = ap_const_lv3_4))) then 
            windows_Array_4_we0 <= ap_const_logic_1;
        else 
            windows_Array_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    windows_Array_5_ce0_assign_proc : process(ap_CS_fsm, tmp_33_fu_405_p3, ap_sig_259, tmp_34_fu_427_p1)
    begin
        if (((ap_ST_st5_fsm_4 = ap_CS_fsm) and (tmp_33_fu_405_p3 = ap_const_lv1_0) and not(ap_sig_259) and (tmp_34_fu_427_p1 = ap_const_lv3_5))) then 
            windows_Array_5_ce0 <= ap_const_logic_1;
        else 
            windows_Array_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    windows_Array_5_we0_assign_proc : process(ap_CS_fsm, tmp_33_fu_405_p3, ap_sig_259, tmp_34_fu_427_p1)
    begin
        if (((ap_ST_st5_fsm_4 = ap_CS_fsm) and (tmp_33_fu_405_p3 = ap_const_lv1_0) and not(ap_sig_259) and (tmp_34_fu_427_p1 = ap_const_lv3_5))) then 
            windows_Array_5_we0 <= ap_const_logic_1;
        else 
            windows_Array_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    windows_Array_6_ce0_assign_proc : process(ap_CS_fsm, tmp_33_fu_405_p3, ap_sig_259, tmp_34_fu_427_p1)
    begin
        if (((ap_ST_st5_fsm_4 = ap_CS_fsm) and (tmp_33_fu_405_p3 = ap_const_lv1_0) and not(ap_sig_259) and (tmp_34_fu_427_p1 = ap_const_lv3_6))) then 
            windows_Array_6_ce0 <= ap_const_logic_1;
        else 
            windows_Array_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    windows_Array_6_we0_assign_proc : process(ap_CS_fsm, tmp_33_fu_405_p3, ap_sig_259, tmp_34_fu_427_p1)
    begin
        if (((ap_ST_st5_fsm_4 = ap_CS_fsm) and (tmp_33_fu_405_p3 = ap_const_lv1_0) and not(ap_sig_259) and (tmp_34_fu_427_p1 = ap_const_lv3_6))) then 
            windows_Array_6_we0 <= ap_const_logic_1;
        else 
            windows_Array_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    windows_Array_7_ce0_assign_proc : process(ap_CS_fsm, tmp_33_fu_405_p3, ap_sig_259, tmp_34_fu_427_p1)
    begin
        if (((ap_ST_st5_fsm_4 = ap_CS_fsm) and (tmp_33_fu_405_p3 = ap_const_lv1_0) and not(ap_sig_259) and (tmp_34_fu_427_p1 = ap_const_lv3_7))) then 
            windows_Array_7_ce0 <= ap_const_logic_1;
        else 
            windows_Array_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    windows_Array_7_we0_assign_proc : process(ap_CS_fsm, tmp_33_fu_405_p3, ap_sig_259, tmp_34_fu_427_p1)
    begin
        if (((ap_ST_st5_fsm_4 = ap_CS_fsm) and (tmp_33_fu_405_p3 = ap_const_lv1_0) and not(ap_sig_259) and (tmp_34_fu_427_p1 = ap_const_lv3_7))) then 
            windows_Array_7_we0 <= ap_const_logic_1;
        else 
            windows_Array_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
