<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>test_prog: Исходный файл C:/Users/kip/Documents/STM32/test_prog/Src/system_stm32f3xx.c</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Создано системой Doxygen 1.5.8 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Титульная&nbsp;страница</span></a></li>
      <li><a href="modules.html"><span>Группы</span></a></li>
      <li class="current"><a href="files.html"><span>Файлы</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>Файлы</span></a></li>
      <li><a href="globals.html"><span>Список&nbsp;членов&nbsp;всех&nbsp;файлов</span></a></li>
    </ul>
  </div>
<h1>C:/Users/kip/Documents/STM32/test_prog/Src/system_stm32f3xx.c</h1><a href="system__stm32f3xx_8c.html">См. документацию.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00086"></a>00086 <span class="preprocessor">#include "stm32f3xx.h"</span>
<a name="l00087"></a>00087 
<a name="l00103"></a>00103 <span class="preprocessor">#if !defined  (HSE_VALUE) </span>
<a name="l00104"></a><a class="code" href="group___s_t_m32_f3xx___system___private___defines.html#geafcff4f57440c60e64812dddd13e7cb">00104</a> <span class="preprocessor"></span><span class="preprocessor">  #define HSE_VALUE    ((uint32_t)8000000) </span>
<a name="l00106"></a>00106 <span class="preprocessor">#endif </span><span class="comment">/* HSE_VALUE */</span>
<a name="l00107"></a>00107 
<a name="l00108"></a>00108 <span class="preprocessor">#if !defined  (HSI_VALUE)</span>
<a name="l00109"></a><a class="code" href="group___s_t_m32_f3xx___system___private___defines.html#gaa8c76e274d0f6dd2cefb5d0b17fbc37">00109</a> <span class="preprocessor"></span><span class="preprocessor">  #define HSI_VALUE    ((uint32_t)8000000) </span>
<a name="l00111"></a>00111 <span class="preprocessor">#endif </span><span class="comment">/* HSI_VALUE */</span>
<a name="l00112"></a>00112 
<a name="l00115"></a>00115 <span class="comment">/* #define VECT_TAB_SRAM */</span>
<a name="l00116"></a><a class="code" href="group___s_t_m32_f3xx___system___private___defines.html#g40e1495541cbb4acbe3f1819bd87a9fe">00116</a> <span class="preprocessor">#define VECT_TAB_OFFSET  0x0 </span>
<a name="l00133"></a>00133 <span class="preprocessor">  </span><span class="comment">/* This variable is updated in three ways:</span>
<a name="l00134"></a>00134 <span class="comment">      1) by calling CMSIS function SystemCoreClockUpdate()</span>
<a name="l00135"></a>00135 <span class="comment">      2) by calling HAL API function HAL_RCC_GetHCLKFreq()</span>
<a name="l00136"></a>00136 <span class="comment">      3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency</span>
<a name="l00137"></a>00137 <span class="comment">         Note: If you use this function to configure the system clock there is no need to</span>
<a name="l00138"></a>00138 <span class="comment">               call the 2 first functions listed above, since SystemCoreClock variable is </span>
<a name="l00139"></a>00139 <span class="comment">               updated automatically.</span>
<a name="l00140"></a>00140 <span class="comment">  */</span>
<a name="l00141"></a>00141 uint32_t SystemCoreClock = 8000000;
<a name="l00142"></a>00142 
<a name="l00143"></a>00143 <span class="keyword">const</span> uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
<a name="l00144"></a>00144 <span class="keyword">const</span> uint8_t APBPrescTable[8]  = {0, 0, 0, 0, 1, 2, 3, 4};
<a name="l00145"></a>00145 
<a name="l00168"></a><a class="code" href="group___s_t_m32_f3xx___system___private___functions.html#g93f514700ccf00d08dbdcff7f1224eb2">00168</a> <span class="keywordtype">void</span> <a class="code" href="group___s_t_m32_f3xx___system___private___functions.html#g93f514700ccf00d08dbdcff7f1224eb2" title="Setup the microcontroller system Initialize the FPU setting, vector table location...">SystemInit</a>(<span class="keywordtype">void</span>)
<a name="l00169"></a>00169 {
<a name="l00170"></a>00170   <span class="comment">/* FPU settings ------------------------------------------------------------*/</span>
<a name="l00171"></a>00171 <span class="preprocessor">  #if (__FPU_PRESENT == 1) &amp;&amp; (__FPU_USED == 1)</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span>    SCB-&gt;CPACR |= ((3UL &lt;&lt; 10*2)|(3UL &lt;&lt; 11*2));  <span class="comment">/* set CP10 and CP11 Full Access */</span>
<a name="l00173"></a>00173 <span class="preprocessor">  #endif</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span>
<a name="l00175"></a>00175   <span class="comment">/* Reset the RCC clock configuration to the default reset state ------------*/</span>
<a name="l00176"></a>00176   <span class="comment">/* Set HSION bit */</span>
<a name="l00177"></a>00177   RCC-&gt;CR |= 0x00000001U;
<a name="l00178"></a>00178 
<a name="l00179"></a>00179   <span class="comment">/* Reset CFGR register */</span>
<a name="l00180"></a>00180   RCC-&gt;CFGR &amp;= 0xF87FC00CU;
<a name="l00181"></a>00181 
<a name="l00182"></a>00182   <span class="comment">/* Reset HSEON, CSSON and PLLON bits */</span>
<a name="l00183"></a>00183   RCC-&gt;CR &amp;= 0xFEF6FFFFU;
<a name="l00184"></a>00184 
<a name="l00185"></a>00185   <span class="comment">/* Reset HSEBYP bit */</span>
<a name="l00186"></a>00186   RCC-&gt;CR &amp;= 0xFFFBFFFFU;
<a name="l00187"></a>00187 
<a name="l00188"></a>00188   <span class="comment">/* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */</span>
<a name="l00189"></a>00189   RCC-&gt;CFGR &amp;= 0xFF80FFFFU;
<a name="l00190"></a>00190 
<a name="l00191"></a>00191   <span class="comment">/* Reset PREDIV1[3:0] bits */</span>
<a name="l00192"></a>00192   RCC-&gt;CFGR2 &amp;= 0xFFFFFFF0U;
<a name="l00193"></a>00193 
<a name="l00194"></a>00194   <span class="comment">/* Reset USARTSW[1:0], I2CSW and TIMs bits */</span>
<a name="l00195"></a>00195   RCC-&gt;CFGR3 &amp;= 0xFF00FCCCU;
<a name="l00196"></a>00196 
<a name="l00197"></a>00197   <span class="comment">/* Disable all interrupts */</span>
<a name="l00198"></a>00198   RCC-&gt;CIR = 0x00000000U;
<a name="l00199"></a>00199 
<a name="l00200"></a>00200 <span class="preprocessor">#ifdef VECT_TAB_SRAM</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span>  SCB-&gt;VTOR = SRAM_BASE | <a class="code" href="group___s_t_m32_f3xx___system___private___defines.html#g40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a>; <span class="comment">/* Vector Table Relocation in Internal SRAM */</span>
<a name="l00202"></a>00202 <span class="preprocessor">#else</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span>  SCB-&gt;VTOR = FLASH_BASE | <a class="code" href="group___s_t_m32_f3xx___system___private___defines.html#g40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a>; <span class="comment">/* Vector Table Relocation in Internal FLASH */</span>
<a name="l00204"></a>00204 <span class="preprocessor">#endif</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span>}
<a name="l00206"></a>00206 
<a name="l00243"></a><a class="code" href="group___s_t_m32_f3xx___system___private___functions.html#ge0c36a9591fe6e9c45ecb21a794f0f0f">00243</a> <span class="keywordtype">void</span> <a class="code" href="group___s_t_m32_f3xx___system___private___functions.html#ge0c36a9591fe6e9c45ecb21a794f0f0f" title="Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock...">SystemCoreClockUpdate</a> (<span class="keywordtype">void</span>)
<a name="l00244"></a>00244 {
<a name="l00245"></a>00245   uint32_t tmp = 0, pllmull = 0, pllsource = 0, predivfactor = 0;
<a name="l00246"></a>00246 
<a name="l00247"></a>00247   <span class="comment">/* Get SYSCLK source -------------------------------------------------------*/</span>
<a name="l00248"></a>00248   tmp = RCC-&gt;CFGR &amp; RCC_CFGR_SWS;
<a name="l00249"></a>00249 
<a name="l00250"></a>00250   <span class="keywordflow">switch</span> (tmp)
<a name="l00251"></a>00251   {
<a name="l00252"></a>00252     <span class="keywordflow">case</span> RCC_CFGR_SWS_HSI:  <span class="comment">/* HSI used as system clock */</span>
<a name="l00253"></a>00253       SystemCoreClock = <a class="code" href="group___s_t_m32_f3xx___system___private___defines.html#gaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;
<a name="l00254"></a>00254       <span class="keywordflow">break</span>;
<a name="l00255"></a>00255     <span class="keywordflow">case</span> RCC_CFGR_SWS_HSE:  <span class="comment">/* HSE used as system clock */</span>
<a name="l00256"></a>00256       SystemCoreClock = <a class="code" href="group___s_t_m32_f3xx___system___private___defines.html#geafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>;
<a name="l00257"></a>00257       <span class="keywordflow">break</span>;
<a name="l00258"></a>00258     <span class="keywordflow">case</span> RCC_CFGR_SWS_PLL:  <span class="comment">/* PLL used as system clock */</span>
<a name="l00259"></a>00259       <span class="comment">/* Get PLL clock source and multiplication factor ----------------------*/</span>
<a name="l00260"></a>00260       pllmull = RCC-&gt;CFGR &amp; RCC_CFGR_PLLMUL;
<a name="l00261"></a>00261       pllsource = RCC-&gt;CFGR &amp; RCC_CFGR_PLLSRC;
<a name="l00262"></a>00262       pllmull = ( pllmull &gt;&gt; 18) + 2;
<a name="l00263"></a>00263 
<a name="l00264"></a>00264 <span class="preprocessor">#if defined (STM32F302xE) || defined (STM32F303xE) || defined (STM32F398xx)</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span>        predivfactor = (RCC-&gt;CFGR2 &amp; RCC_CFGR2_PREDIV) + 1;
<a name="l00266"></a>00266       <span class="keywordflow">if</span> (pllsource == RCC_CFGR_PLLSRC_HSE_PREDIV)
<a name="l00267"></a>00267       {
<a name="l00268"></a>00268         <span class="comment">/* HSE oscillator clock selected as PREDIV1 clock entry */</span>
<a name="l00269"></a>00269         SystemCoreClock = (<a class="code" href="group___s_t_m32_f3xx___system___private___defines.html#geafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> / predivfactor) * pllmull;
<a name="l00270"></a>00270       }
<a name="l00271"></a>00271       <span class="keywordflow">else</span>
<a name="l00272"></a>00272       {
<a name="l00273"></a>00273         <span class="comment">/* HSI oscillator clock selected as PREDIV1 clock entry */</span>
<a name="l00274"></a>00274         SystemCoreClock = (<a class="code" href="group___s_t_m32_f3xx___system___private___defines.html#gaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> / predivfactor) * pllmull;
<a name="l00275"></a>00275       }
<a name="l00276"></a>00276 <span class="preprocessor">#else      </span>
<a name="l00277"></a>00277 <span class="preprocessor"></span>      <span class="keywordflow">if</span> (pllsource == RCC_CFGR_PLLSRC_HSI_DIV2)
<a name="l00278"></a>00278       {
<a name="l00279"></a>00279         <span class="comment">/* HSI oscillator clock divided by 2 selected as PLL clock entry */</span>
<a name="l00280"></a>00280         SystemCoreClock = (<a class="code" href="group___s_t_m32_f3xx___system___private___defines.html#gaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; 1) * pllmull;
<a name="l00281"></a>00281       }
<a name="l00282"></a>00282       <span class="keywordflow">else</span>
<a name="l00283"></a>00283       {
<a name="l00284"></a>00284         predivfactor = (RCC-&gt;CFGR2 &amp; RCC_CFGR2_PREDIV) + 1;
<a name="l00285"></a>00285         <span class="comment">/* HSE oscillator clock selected as PREDIV1 clock entry */</span>
<a name="l00286"></a>00286         SystemCoreClock = (<a class="code" href="group___s_t_m32_f3xx___system___private___defines.html#geafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> / predivfactor) * pllmull;
<a name="l00287"></a>00287       }
<a name="l00288"></a>00288 <span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || STM32F398xx */</span>
<a name="l00289"></a>00289       <span class="keywordflow">break</span>;
<a name="l00290"></a>00290     <span class="keywordflow">default</span>: <span class="comment">/* HSI used as system clock */</span>
<a name="l00291"></a>00291       SystemCoreClock = <a class="code" href="group___s_t_m32_f3xx___system___private___defines.html#gaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;
<a name="l00292"></a>00292       <span class="keywordflow">break</span>;
<a name="l00293"></a>00293   }
<a name="l00294"></a>00294   <span class="comment">/* Compute HCLK clock frequency ----------------*/</span>
<a name="l00295"></a>00295   <span class="comment">/* Get HCLK prescaler */</span>
<a name="l00296"></a>00296   tmp = AHBPrescTable[((RCC-&gt;CFGR &amp; RCC_CFGR_HPRE) &gt;&gt; 4)];
<a name="l00297"></a>00297   <span class="comment">/* HCLK clock frequency */</span>
<a name="l00298"></a>00298   SystemCoreClock &gt;&gt;= tmp;
<a name="l00299"></a>00299 }
<a name="l00300"></a>00300 
<a name="l00313"></a>00313 <span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span>
<a name="l00314"></a>00314 
</pre></div></div>
<hr size="1"><address style="text-align: right;"><small>Документация по test_prog. Последние изменения: Thu Jul 19 12:27:42 2018. Создано системой&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.8 </small></address>
</body>
</html>
