###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Tue Mar 21 10:02:11 2023
#  Design:            minimips
#  Command:           ccopt_design
###############################################################
Path 1: MET (2.385 ns) Clock Gating Setup Check with Pin U1_pf_RC_CG_HIER_INST1/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U1_pf_RC_CG_HIER_INST1/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U1_pf_RC_CG_HIER_INST1/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.202 (P)          0.584 (P)
          Arrival:=          9.644              4.993
 
Clock Gating Setup:-         0.000
    Required Time:=          9.644
     Launch Clock:-          4.993
        Data Path:-          2.266
            Slack:=          2.385
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                                To           
#                                                                                                             Start           
#                                                                                                             Point           
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  F     (arrival)       3  0.003   0.001       -    4.410  
  clock                                                -      -      -     (net)           3      -       -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   F     BUX12          27  0.005   0.111       -    4.521  
  CTS_36                                               -      -      -     (net)          27      -       -       -        -  
  U1_pf_RC_CG_HIER_INST1/CTS_cdb_BUF_clock_G0_L2_68/Q  -      A->Q   F     BUX3            2  0.093   0.122       -    4.643  
  U1_pf_RC_CG_HIER_INST1/CTS_9                         -      -      -     (net)           2      -       -       -        -  
  U1_pf_RC_CG_HIER_INST1/CTS_cdb_BUF_clock_G0_L3_43/Q  -      A->Q   F     BUX1            1  0.077   0.147       -    4.790  
  U1_pf_RC_CG_HIER_INST1/CTS_8                         -      -      -     (net)           1      -       -       -        -  
  U1_pf_RC_CG_HIER_INST1/CTS_ccd_BUF_clock_G0_L4_69/Q  -      A->Q   F     BUX2            1  0.106   0.202       -    4.993  
  U1_pf_RC_CG_HIER_INST1/CTS_7                         -      -      -     (net)           1      -       -       -        -  
  U1_pf_RC_CG_HIER_INST1/enl_reg/Q                     -      D->Q   F     DLLQX1          1  0.197   0.486   1.780    7.259  
  U1_pf_RC_CG_HIER_INST1/enl                           -      -      -     (net)           1      -       -       -        -  
  U1_pf_RC_CG_HIER_INST1/g12/B                         -      B      F     AND2X4          1  0.423   0.010       -    7.259  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                              (ns)    (ns)  Given     (ns)  
#                                                                                                               To           
#                                                                                                            Start           
#                                                                                                            Point           
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001      -    9.443  
  clock                                                -      -      -     (net)           3      -       -      -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX12          27  0.005   0.100      -    9.543  
  CTS_36                                               -      -      -     (net)          27      -       -      -        -  
  U1_pf_RC_CG_HIER_INST1/CTS_cdb_BUF_clock_G0_L2_68/Q  -      A->Q   R     BUX3            2  0.098   0.101      -    9.644  
  U1_pf_RC_CG_HIER_INST1/CTS_9                         -      -      -     (net)           2      -       -      -        -  
  U1_pf_RC_CG_HIER_INST1/g12/A                         -      A      R     AND2X4          2  0.075   0.003      -    9.644  
#--------------------------------------------------------------------------------------------------------------------------
Path 2: MET (2.597 ns) Clock Gating Setup Check with Pin U2_ei_RC_CG_HIER_INST3/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U2_ei_RC_CG_HIER_INST3/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U2_ei_RC_CG_HIER_INST3/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.203 (P)          0.633 (P)
          Arrival:=          9.646              5.042
 
Clock Gating Setup:-         0.000
    Required Time:=          9.646
     Launch Clock:-          5.042
        Data Path:-          2.007
            Slack:=          2.597
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                                To           
#                                                                                                             Start           
#                                                                                                             Point           
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  F     (arrival)       3  0.003   0.001       -    4.410  
  clock                                                -      -      -     (net)           3      -       -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   F     BUX12          27  0.005   0.105       -    4.514  
  CTS_36                                               -      -      -     (net)          27      -       -       -        -  
  U2_ei_RC_CG_HIER_INST3/CTS_cdb_BUF_clock_G0_L2_66/Q  -      A->Q   F     BUX2            2  0.093   0.123       -    4.637  
  U2_ei_RC_CG_HIER_INST3/CTS_9                         -      -      -     (net)           2      -       -       -        -  
  U2_ei_RC_CG_HIER_INST3/CTS_cdb_BUF_clock_G0_L3_41/Q  -      A->Q   F     BUX1            1  0.076   0.134       -    4.772  
  U2_ei_RC_CG_HIER_INST3/CTS_8                         -      -      -     (net)           1      -       -       -        -  
  U2_ei_RC_CG_HIER_INST3/CTS_ccd_BUF_clock_G0_L4_65/Q  -      A->Q   F     BUX1            1  0.087   0.270       -    5.042  
  U2_ei_RC_CG_HIER_INST3/CTS_7                         -      -      -     (net)           1      -       -       -        -  
  U2_ei_RC_CG_HIER_INST3/enl_reg/Q                     -      D->Q   F     DLLQX1          1  0.307   0.479   1.528    7.049  
  U2_ei_RC_CG_HIER_INST3/enl                           -      -      -     (net)           1      -       -       -        -  
  U2_ei_RC_CG_HIER_INST3/g12/B                         -      B      F     AND2X4          1  0.412   0.010       -    7.049  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                              (ns)    (ns)  Given     (ns)  
#                                                                                                               To           
#                                                                                                            Start           
#                                                                                                            Point           
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001      -    9.443  
  clock                                                -      -      -     (net)           3      -       -      -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX12          27  0.005   0.093      -    9.536  
  CTS_36                                               -      -      -     (net)          27      -       -      -        -  
  U2_ei_RC_CG_HIER_INST3/CTS_cdb_BUF_clock_G0_L2_66/Q  -      A->Q   R     BUX2            2  0.097   0.109      -    9.646  
  U2_ei_RC_CG_HIER_INST3/CTS_9                         -      -      -     (net)           2      -       -      -        -  
  U2_ei_RC_CG_HIER_INST3/g12/A                         -      A      R     AND2X4          2  0.082   0.000      -    9.646  
#--------------------------------------------------------------------------------------------------------------------------
Path 3: MET (2.712 ns) Clock Gating Setup Check with Pin U2_ei_RC_CG_HIER_INST2/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U2_ei_RC_CG_HIER_INST2/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U2_ei_RC_CG_HIER_INST2/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.208 (P)          0.616 (P)
          Arrival:=          9.650              5.024
 
Clock Gating Setup:-         0.000
    Required Time:=          9.650
     Launch Clock:-          5.024
        Data Path:-          1.913
            Slack:=          2.712
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                                To           
#                                                                                                             Start           
#                                                                                                             Point           
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  F     (arrival)       3  0.003   0.001       -    4.410  
  clock                                                -      -      -     (net)           3      -       -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   F     BUX12          27  0.005   0.105       -    4.514  
  CTS_36                                               -      -      -     (net)          27      -       -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_67/Q  -      A->Q   F     BUX2            2  0.093   0.128       -    4.642  
  U2_ei_RC_CG_HIER_INST2/CTS_9                         -      -      -     (net)           2      -       -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L3_42/Q  -      A->Q   F     BUX1            1  0.082   0.137       -    4.779  
  U2_ei_RC_CG_HIER_INST2/CTS_8                         -      -      -     (net)           1      -       -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccd_BUF_clock_G0_L4_67/Q  -      A->Q   F     BUX1            1  0.089   0.245       -    5.024  
  U2_ei_RC_CG_HIER_INST2/CTS_7                         -      -      -     (net)           1      -       -       -        -  
  U2_ei_RC_CG_HIER_INST2/enl_reg/Q                     -      D->Q   F     DLLQX1          1  0.263   0.429   1.484    6.937  
  U2_ei_RC_CG_HIER_INST2/enl                           -      -      -     (net)           1      -       -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/B                         -      B      F     AND2X4          1  0.326   0.006       -    6.937  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                              (ns)    (ns)  Given     (ns)  
#                                                                                                               To           
#                                                                                                            Start           
#                                                                                                            Point           
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001      -    9.443  
  clock                                                -      -      -     (net)           3      -       -      -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX12          27  0.005   0.093      -    9.536  
  CTS_36                                               -      -      -     (net)          27      -       -      -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_67/Q  -      A->Q   R     BUX2            2  0.097   0.114      -    9.650  
  U2_ei_RC_CG_HIER_INST2/CTS_9                         -      -      -     (net)           2      -       -      -        -  
  U2_ei_RC_CG_HIER_INST2/g12/A                         -      A      R     AND2X4          2  0.089   0.001      -    9.650  
#--------------------------------------------------------------------------------------------------------------------------
Path 4: MET (3.857 ns) Clock Gating Setup Check with Pin U4_ex_U1_alu_RC_CG_HIER_INST6/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U4_ex_U1_alu_RC_CG_HIER_INST6/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U4_ex_U1_alu_RC_CG_HIER_INST6/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.212 (P)          0.676 (P)
          Arrival:=          9.654              5.085
 
Clock Gating Setup:-         0.000
    Required Time:=          9.654
     Launch Clock:-          5.085
        Data Path:-          0.712
            Slack:=          3.857
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock  F     (arrival)       3  0.003   0.001    4.410  
  clock                                                       -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                                 -      A->Q   F     BUX12          27  0.005   0.112    4.522  
  CTS_36                                                      -      -      -     (net)          27      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST6/CTS_cdb_BUF_clock_G0_L2_62/Q  -      A->Q   F     BUX1            1  0.093   0.166    4.688  
  U4_ex_U1_alu_RC_CG_HIER_INST6/CTS_10                        -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST6/CTS_cdb_BUF_clock_G0_L3_39/Q  -      A->Q   F     BUX0            1  0.129   0.185    4.872  
  U4_ex_U1_alu_RC_CG_HIER_INST6/CTS_9                         -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST6/CTS_ccd_BUF_clock_G0_L4_60/Q  -      A->Q   F     BUX2            1  0.121   0.213    5.085  
  U4_ex_U1_alu_RC_CG_HIER_INST6/CTS_8                         -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST6/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.208   0.712    5.796  
  U4_ex_U1_alu_RC_CG_HIER_INST6/enl                           -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST6/g13/B                         -      B      R     AND2X4          1  0.870   0.012    5.796  
#--------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock  R     (arrival)       3  0.003   0.001    9.443  
  clock                                                       -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                                 -      A->Q   R     BUX12          27  0.005   0.095    9.539  
  CTS_36                                                      -      -      -     (net)          27      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST6/CTS_cdb_BUF_clock_G0_L2_63/Q  -      A->Q   R     BUX1            1  0.097   0.115    9.654  
  U4_ex_U1_alu_RC_CG_HIER_INST6/CTS_11                        -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST6/g13/A                         -      A      R     AND2X4          1  0.088   0.001    9.654  
#--------------------------------------------------------------------------------------------------------------------------
Path 5: MET (3.920 ns) Clock Gating Setup Check with Pin U4_ex_U1_alu_RC_CG_HIER_INST7/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U4_ex_U1_alu_RC_CG_HIER_INST7/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U4_ex_U1_alu_RC_CG_HIER_INST7/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.211 (P)          0.633 (P)
          Arrival:=          9.653              5.042
 
Clock Gating Setup:-         0.000
    Required Time:=          9.653
     Launch Clock:-          5.042
        Data Path:-          0.692
            Slack:=          3.920
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock  F     (arrival)       3  0.003   0.001    4.410  
  clock                                                       -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                                 -      A->Q   F     BUX12          27  0.005   0.106    4.515  
  CTS_36                                                      -      -      -     (net)          27      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST7/CTS_cdb_BUF_clock_G0_L2_60/Q  -      A->Q   F     BUX1            1  0.093   0.156    4.672  
  U4_ex_U1_alu_RC_CG_HIER_INST7/CTS_10                        -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST7/CTS_cdb_BUF_clock_G0_L3_38/Q  -      A->Q   F     BUX0            1  0.115   0.182    4.854  
  U4_ex_U1_alu_RC_CG_HIER_INST7/CTS_9                         -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST7/CTS_ccd_BUF_clock_G0_L4_58/Q  -      A->Q   F     BUX2            1  0.123   0.188    5.042  
  U4_ex_U1_alu_RC_CG_HIER_INST7/CTS_8                         -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST7/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.167   0.691    5.733  
  U4_ex_U1_alu_RC_CG_HIER_INST7/enl                           -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST7/g13/B                         -      B      R     AND2X4          1  0.851   0.011    5.733  
#--------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock  R     (arrival)       3  0.003   0.001    9.443  
  clock                                                       -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                                 -      A->Q   R     BUX12          27  0.005   0.095    9.539  
  CTS_36                                                      -      -      -     (net)          27      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST7/CTS_cdb_BUF_clock_G0_L2_61/Q  -      A->Q   R     BUX1            1  0.097   0.114    9.653  
  U4_ex_U1_alu_RC_CG_HIER_INST7/CTS_11                        -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST7/g13/A                         -      A      R     AND2X4          1  0.087   0.001    9.653  
#--------------------------------------------------------------------------------------------------------------------------
Path 6: MET (4.001 ns) Clock Gating Setup Check with Pin U9_bus_ctrl_RC_CG_HIER_INST42/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U9_bus_ctrl_RC_CG_HIER_INST42/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U9_bus_ctrl_RC_CG_HIER_INST42/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.212 (P)          0.686 (P)
          Arrival:=          9.655              5.094
 
Clock Gating Setup:-         0.000
    Required Time:=          9.655
     Launch Clock:-          5.094
        Data Path:-          0.559
            Slack:=          4.001
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock  F     (arrival)       3  0.003   0.001    4.410  
  clock                                                       -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                                 -      A->Q   F     BUX12          27  0.005   0.108    4.518  
  CTS_36                                                      -      -      -     (net)          27      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/CTS_cdb_BUF_clock_G0_L2_64/Q  -      A->Q   F     BUX1            1  0.093   0.195    4.713  
  U9_bus_ctrl_RC_CG_HIER_INST42/CTS_10                        -      -      -     (net)           1      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/CTS_cdb_BUF_clock_G0_L3_40/Q  -      A->Q   F     BUX0            1  0.175   0.193    4.906  
  U9_bus_ctrl_RC_CG_HIER_INST42/CTS_9                         -      -      -     (net)           1      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/CTS_ccd_BUF_clock_G0_L4_62/Q  -      A->Q   F     BUX2            1  0.114   0.188    5.094  
  U9_bus_ctrl_RC_CG_HIER_INST42/CTS_8                         -      -      -     (net)           1      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.171   0.559    5.654  
  U9_bus_ctrl_RC_CG_HIER_INST42/enl                           -      -      -     (net)           1      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/g13/B                         -      B      R     AND2X4          1  0.603   0.006    5.654  
#--------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock  R     (arrival)       3  0.003   0.001    9.443  
  clock                                                       -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                                 -      A->Q   R     BUX12          27  0.005   0.098    9.542  
  CTS_36                                                      -      -      -     (net)          27      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/CTS_cdb_BUF_clock_G0_L2_65/Q  -      A->Q   R     BUX1            1  0.098   0.113    9.655  
  U9_bus_ctrl_RC_CG_HIER_INST42/CTS_11                        -      -      -     (net)           1      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/g13/A                         -      A      R     AND2X4          1  0.085   0.001    9.655  
#--------------------------------------------------------------------------------------------------------------------------
Path 7: MET (4.008 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST29/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST29/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST29/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.216 (P)          0.727 (P)
          Arrival:=          9.658              5.136
 
Clock Gating Setup:-         0.000
    Required Time:=          9.658
     Launch Clock:-          5.136
        Data Path:-          0.514
            Slack:=          4.008
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.009    4.418  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          44  0.022   0.118    4.536  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST29/CTS_cdb_BUF_clock_G0_L2_25/Q  -      A->Q   F     BUX0            1  0.111   0.227    4.763  
  U7_banc_RC_CG_HIER_INST29/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST29/CTS_cdb_BUF_clock_G0_L3_16/Q  -      A->Q   F     BUX0            1  0.195   0.199    4.963  
  U7_banc_RC_CG_HIER_INST29/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST29/CTS_ccd_BUF_clock_G0_L4_20/Q  -      A->Q   F     BUX2            1  0.116   0.173    5.136  
  U7_banc_RC_CG_HIER_INST29/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST29/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.145   0.514    5.650  
  U7_banc_RC_CG_HIER_INST29/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST29/g13/B                         -      B      R     AND2X4          1  0.532   0.005    5.650  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.009    9.451  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   R     BUX16          44  0.022   0.109    9.560  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST29/CTS_cdb_BUF_clock_G0_L2_26/Q  -      A->Q   R     BUX1            1  0.122   0.098    9.658  
  U7_banc_RC_CG_HIER_INST29/CTS_11                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST29/g13/A                         -      A      R     AND2X4          1  0.056   0.000    9.658  
#----------------------------------------------------------------------------------------------------------------------
Path 8: MET (4.063 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST21/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST21/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST21/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.221 (P)          0.673 (P)
          Arrival:=          9.664              5.082
 
Clock Gating Setup:-         0.000
    Required Time:=          9.664
     Launch Clock:-          5.082
        Data Path:-          0.518
            Slack:=          4.063
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.009    4.418  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          44  0.022   0.121    4.539  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST21/CTS_cdb_BUF_clock_G0_L2_37/Q  -      A->Q   F     BUX1            1  0.112   0.159    4.699  
  U7_banc_RC_CG_HIER_INST21/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST21/CTS_cdb_BUF_clock_G0_L3_25/Q  -      A->Q   F     BUX0            1  0.112   0.196    4.895  
  U7_banc_RC_CG_HIER_INST21/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST21/CTS_ccd_BUF_clock_G0_L4_34/Q  -      A->Q   F     BUX2            1  0.146   0.187    5.082  
  U7_banc_RC_CG_HIER_INST21/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST21/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.156   0.518    5.600  
  U7_banc_RC_CG_HIER_INST21/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST21/g13/B                         -      B      R     AND2X4          1  0.535   0.005    5.600  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.009    9.451  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   R     BUX16          44  0.022   0.109    9.560  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST21/CTS_cdb_BUF_clock_G0_L2_38/Q  -      A->Q   R     BUX1            1  0.122   0.103    9.664  
  U7_banc_RC_CG_HIER_INST21/CTS_11                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST21/g13/A                         -      A      R     AND2X4          1  0.065   0.000    9.664  
#----------------------------------------------------------------------------------------------------------------------
Path 9: MET (4.077 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST20/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST20/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.206 (P)          0.707 (P)
          Arrival:=          9.648              5.115
 
Clock Gating Setup:-         0.000
    Required Time:=          9.648
     Launch Clock:-          5.115
        Data Path:-          0.456
            Slack:=          4.077
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.009    4.418  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          44  0.022   0.120    4.537  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST20/CTS_cdb_BUF_clock_G0_L2_39/Q  -      A->Q   F     BUX6            2  0.112   0.100    4.637  
  U7_banc_RC_CG_HIER_INST20/CTS_11                        -      -      -     (net)           2      -       -        -  
  U7_banc_RC_CG_HIER_INST20/CTS_cdb_BUF_clock_G0_L3_26/Q  -      A->Q   F     BUX0            1  0.042   0.131    4.768  
  U7_banc_RC_CG_HIER_INST20/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST20/CTS_cdb_BUF_clock_G0_L4_37/Q  -      A->Q   F     BUX0            1  0.078   0.174    4.943  
  U7_banc_RC_CG_HIER_INST20/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST20/CTS_ccd_BUF_clock_G0_L5_5/Q   -      A->Q   F     BUX2            1  0.126   0.172    5.115  
  U7_banc_RC_CG_HIER_INST20/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST20/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.140   0.456    5.571  
  U7_banc_RC_CG_HIER_INST20/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST20/g13/B                         -      B      R     AND2X2          1  0.431   0.003    5.571  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.009    9.451  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   R     BUX16          44  0.022   0.111    9.563  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST20/CTS_cdb_BUF_clock_G0_L2_39/Q  -      A->Q   R     BUX6            2  0.122   0.085    9.648  
  U7_banc_RC_CG_HIER_INST20/CTS_11                        -      -      -     (net)           2      -       -        -  
  U7_banc_RC_CG_HIER_INST20/g13/A                         -      A      R     AND2X2          2  0.044   0.001    9.648  
#----------------------------------------------------------------------------------------------------------------------
Path 10: MET (4.077 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST32/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST32/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST32/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.218 (P)          0.701 (P)
          Arrival:=          9.660              5.110
 
Clock Gating Setup:-         0.000
    Required Time:=          9.660
     Launch Clock:-          5.110
        Data Path:-          0.474
            Slack:=          4.077
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.009    4.418  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          44  0.022   0.118    4.535  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST32/CTS_cdb_BUF_clock_G0_L2_19/Q  -      A->Q   F     BUX0            1  0.111   0.173    4.709  
  U7_banc_RC_CG_HIER_INST32/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST32/CTS_cdb_BUF_clock_G0_L3_13/Q  -      A->Q   F     BUX0            1  0.111   0.153    4.862  
  U7_banc_RC_CG_HIER_INST32/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST32/CTS_ccd_BUF_clock_G0_L4_14/Q  -      A->Q   F     BUX1            1  0.083   0.248    5.110  
  U7_banc_RC_CG_HIER_INST32/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST32/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.271   0.474    5.583  
  U7_banc_RC_CG_HIER_INST32/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST32/g13/B                         -      B      R     AND2X2          1  0.399   0.003    5.583  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.009    9.451  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   R     BUX16          44  0.022   0.110    9.562  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST32/CTS_cdb_BUF_clock_G0_L2_20/Q  -      A->Q   R     BUX1            1  0.122   0.099    9.660  
  U7_banc_RC_CG_HIER_INST32/CTS_11                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST32/g13/A                         -      A      R     AND2X2          1  0.057   0.000    9.660  
#----------------------------------------------------------------------------------------------------------------------
Path 11: MET (4.081 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST36/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST36/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.119 (P)          0.622 (P)
          Arrival:=          9.562              5.031
 
Clock Gating Setup:-         0.000
    Required Time:=          9.562
     Launch Clock:-          5.031
        Data Path:-          0.450
            Slack:=          4.081
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.009    4.418  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          44  0.022   0.122    4.539  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST36/CTS_cdb_BUF_clock_G0_L2_12/Q  -      A->Q   F     BUX0            1  0.112   0.147    4.686  
  U7_banc_RC_CG_HIER_INST36/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST36/CTS_cdb_BUF_clock_G0_L3_9/Q   -      A->Q   F     BUX0            1  0.074   0.148    4.834  
  U7_banc_RC_CG_HIER_INST36/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST36/CTS_ccd_BUF_clock_G0_L4_9/Q   -      A->Q   F     BUX1            1  0.089   0.197    5.031  
  U7_banc_RC_CG_HIER_INST36/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST36/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.183   0.450    5.481  
  U7_banc_RC_CG_HIER_INST36/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST36/g13/B                         -      B      F     AND2X2          1  0.235   0.003    5.481  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       3  0.003   0.009    9.451  
  clock                            -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q      -      A->Q   R     BUX16          44  0.022   0.110    9.562  
  CTS_35                           -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST36/g13/A  -      A      R     AND2X2         44  0.122   0.009    9.562  
#-----------------------------------------------------------------------------------------------
Path 12: MET (4.085 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST26/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST26/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST26/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.210 (P)          0.697 (P)
          Arrival:=          9.652              5.105
 
Clock Gating Setup:-         0.000
    Required Time:=          9.652
     Launch Clock:-          5.105
        Data Path:-          0.462
            Slack:=          4.085
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.009    4.418  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          44  0.022   0.116    4.534  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST26/CTS_cdb_BUF_clock_G0_L2_29/Q  -      A->Q   F     BUX3            2  0.111   0.114    4.648  
  U7_banc_RC_CG_HIER_INST26/CTS_11                        -      -      -     (net)           2      -       -        -  
  U7_banc_RC_CG_HIER_INST26/CTS_cdb_BUF_clock_G0_L3_19/Q  -      A->Q   F     BUX0            1  0.059   0.138    4.786  
  U7_banc_RC_CG_HIER_INST26/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST26/CTS_cdb_BUF_clock_G0_L4_27/Q  -      A->Q   F     BUX0            1  0.081   0.176    4.961  
  U7_banc_RC_CG_HIER_INST26/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST26/CTS_ccd_BUF_clock_G0_L5_4/Q   -      A->Q   F     BUX2            1  0.127   0.144    5.105  
  U7_banc_RC_CG_HIER_INST26/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST26/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.095   0.462    5.567  
  U7_banc_RC_CG_HIER_INST26/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST26/g13/B                         -      B      R     AND2X2          1  0.460   0.004    5.567  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.009    9.451  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   R     BUX16          44  0.022   0.108    9.559  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST26/CTS_cdb_BUF_clock_G0_L2_29/Q  -      A->Q   R     BUX3            2  0.122   0.093    9.652  
  U7_banc_RC_CG_HIER_INST26/CTS_11                        -      -      -     (net)           2      -       -        -  
  U7_banc_RC_CG_HIER_INST26/g13/A                         -      A      R     AND2X2          2  0.059   0.000    9.652  
#----------------------------------------------------------------------------------------------------------------------
Path 13: MET (4.091 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST13/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST13/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.204 (P)          0.722 (P)
          Arrival:=          9.647              5.131
 
Clock Gating Setup:-         0.000
    Required Time:=          9.647
     Launch Clock:-          5.131
        Data Path:-          0.425
            Slack:=          4.091
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.001    4.410  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   F     BUX12          27  0.005   0.112    4.522  
  CTS_36                                                  -      -      -     (net)          27      -       -        -  
  U7_banc_RC_CG_HIER_INST13/CTS_cdb_BUF_clock_G0_L2_52/Q  -      A->Q   F     BUX0            1  0.093   0.222    4.743  
  U7_banc_RC_CG_HIER_INST13/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST13/CTS_cdb_BUF_clock_G0_L3_34/Q  -      A->Q   F     BUX0            1  0.194   0.178    4.921  
  U7_banc_RC_CG_HIER_INST13/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST13/CTS_ccd_BUF_clock_G0_L4_50/Q  -      A->Q   F     BUX1            1  0.086   0.210    5.131  
  U7_banc_RC_CG_HIER_INST13/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST13/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.206   0.425    5.556  
  U7_banc_RC_CG_HIER_INST13/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST13/g13/B                         -      B      F     AND2X2          1  0.198   0.002    5.556  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.001    9.443  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   R     BUX12          27  0.005   0.095    9.539  
  CTS_36                                                  -      -      -     (net)          27      -       -        -  
  U7_banc_RC_CG_HIER_INST13/CTS_cdb_BUF_clock_G0_L2_53/Q  -      A->Q   R     BUX0            1  0.097   0.108    9.647  
  U7_banc_RC_CG_HIER_INST13/CTS_11                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST13/g13/A                         -      A      R     AND2X2          1  0.090   0.000    9.647  
#----------------------------------------------------------------------------------------------------------------------
Path 14: MET (4.091 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST23/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST23/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.116 (P)          0.640 (P)
          Arrival:=          9.558              5.048
 
Clock Gating Setup:-         0.000
    Required Time:=          9.558
     Launch Clock:-          5.048
        Data Path:-          0.419
            Slack:=          4.091
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.009    4.418  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          44  0.022   0.122    4.539  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST23/CTS_cdb_BUF_clock_G0_L2_34/Q  -      A->Q   F     BUX1            1  0.112   0.166    4.705  
  U7_banc_RC_CG_HIER_INST23/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST23/CTS_cdb_BUF_clock_G0_L3_23/Q  -      A->Q   F     BUX0            1  0.121   0.183    4.888  
  U7_banc_RC_CG_HIER_INST23/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST23/CTS_ccd_BUF_clock_G0_L4_32/Q  -      A->Q   F     BUX2            1  0.121   0.160    5.048  
  U7_banc_RC_CG_HIER_INST23/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST23/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.123   0.419    5.467  
  U7_banc_RC_CG_HIER_INST23/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST23/g13/B                         -      B      F     AND2X2          1  0.213   0.002    5.467  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       3  0.003   0.009    9.451  
  clock                            -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q      -      A->Q   R     BUX16          44  0.022   0.107    9.558  
  CTS_35                           -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST23/g13/A  -      A      R     AND2X2         44  0.122   0.005    9.558  
#-----------------------------------------------------------------------------------------------
Path 15: MET (4.099 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST10/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST10/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST10/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.199 (P)          0.705 (P)
          Arrival:=          9.641              5.113
 
Clock Gating Setup:-         0.000
    Required Time:=          9.641
     Launch Clock:-          5.113
        Data Path:-          0.429
            Slack:=          4.099
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.001    4.410  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   F     BUX12          27  0.005   0.106    4.516  
  CTS_36                                                  -      -      -     (net)          27      -       -        -  
  U7_banc_RC_CG_HIER_INST10/CTS_cdb_BUF_clock_G0_L2_58/Q  -      A->Q   F     BUX1            1  0.093   0.183    4.699  
  U7_banc_RC_CG_HIER_INST10/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST10/CTS_cdb_BUF_clock_G0_L3_37/Q  -      A->Q   F     BUX0            1  0.156   0.165    4.864  
  U7_banc_RC_CG_HIER_INST10/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST10/CTS_ccd_BUF_clock_G0_L4_56/Q  -      A->Q   F     BUX0            1  0.083   0.249    5.113  
  U7_banc_RC_CG_HIER_INST10/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST10/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.243   0.429    5.542  
  U7_banc_RC_CG_HIER_INST10/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST10/g13/B                         -      B      F     AND2X2          1  0.192   0.002    5.542  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.001    9.443  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   R     BUX12          27  0.005   0.095    9.538  
  CTS_36                                                  -      -      -     (net)          27      -       -        -  
  U7_banc_RC_CG_HIER_INST10/CTS_cdb_BUF_clock_G0_L2_59/Q  -      A->Q   R     BUX0            1  0.097   0.103    9.641  
  U7_banc_RC_CG_HIER_INST10/CTS_11                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST10/g13/A                         -      A      R     AND2X2          1  0.081   0.000    9.641  
#----------------------------------------------------------------------------------------------------------------------
Path 16: MET (4.103 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST19/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST19/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST19/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.206 (P)          0.672 (P)
          Arrival:=          9.648              5.081
 
Clock Gating Setup:-         0.000
    Required Time:=          9.648
     Launch Clock:-          5.081
        Data Path:-          0.465
            Slack:=          4.103
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.009    4.418  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          44  0.022   0.118    4.536  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST19/CTS_cdb_BUF_clock_G0_L2_40/Q  -      A->Q   F     BUX3            2  0.111   0.107    4.643  
  U7_banc_RC_CG_HIER_INST19/CTS_9                         -      -      -     (net)           2      -       -        -  
  U7_banc_RC_CG_HIER_INST19/CTS_cdb_BUF_clock_G0_L3_27/Q  -      A->Q   F     BUX0            1  0.049   0.214    4.857  
  U7_banc_RC_CG_HIER_INST19/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST19/CTS_ccd_BUF_clock_G0_L4_39/Q  -      A->Q   F     BUX1            1  0.200   0.224    5.081  
  U7_banc_RC_CG_HIER_INST19/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST19/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.183   0.465    5.546  
  U7_banc_RC_CG_HIER_INST19/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST19/g13/B                         -      B      R     AND2X2          1  0.427   0.003    5.546  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.009    9.451  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   R     BUX16          44  0.022   0.110    9.561  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST19/CTS_cdb_BUF_clock_G0_L2_40/Q  -      A->Q   R     BUX3            2  0.122   0.087    9.648  
  U7_banc_RC_CG_HIER_INST19/CTS_9                         -      -      -     (net)           2      -       -        -  
  U7_banc_RC_CG_HIER_INST19/g13/A                         -      A      R     AND2X2          2  0.049   0.001    9.648  
#----------------------------------------------------------------------------------------------------------------------
Path 17: MET (4.108 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST18/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST18/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST18/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.205 (P)          0.694 (P)
          Arrival:=          9.647              5.103
 
Clock Gating Setup:-         0.000
    Required Time:=          9.647
     Launch Clock:-          5.103
        Data Path:-          0.437
            Slack:=          4.108
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.001    4.410  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   F     BUX12          27  0.005   0.107    4.517  
  CTS_36                                                  -      -      -     (net)          27      -       -        -  
  U7_banc_RC_CG_HIER_INST18/CTS_cdb_BUF_clock_G0_L2_42/Q  -      A->Q   F     BUX0            1  0.093   0.206    4.723  
  U7_banc_RC_CG_HIER_INST18/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST18/CTS_cdb_BUF_clock_G0_L3_29/Q  -      A->Q   F     BUX0            1  0.169   0.180    4.902  
  U7_banc_RC_CG_HIER_INST18/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST18/CTS_ccd_BUF_clock_G0_L4_40/Q  -      A->Q   F     BUX1            1  0.098   0.200    5.103  
  U7_banc_RC_CG_HIER_INST18/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST18/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.182   0.437    5.540  
  U7_banc_RC_CG_HIER_INST18/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST18/g13/B                         -      B      F     AND2X2          1  0.219   0.002    5.540  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.001    9.443  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   R     BUX12          27  0.005   0.096    9.539  
  CTS_36                                                  -      -      -     (net)          27      -       -        -  
  U7_banc_RC_CG_HIER_INST18/CTS_cdb_BUF_clock_G0_L2_43/Q  -      A->Q   R     BUX0            1  0.097   0.108    9.647  
  U7_banc_RC_CG_HIER_INST18/CTS_11                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST18/g13/A                         -      A      R     AND2X2          1  0.091   0.000    9.647  
#----------------------------------------------------------------------------------------------------------------------
Path 18: MET (4.108 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST31/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST31/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST31/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.219 (P)          0.684 (P)
          Arrival:=          9.662              5.092
 
Clock Gating Setup:-         0.000
    Required Time:=          9.662
     Launch Clock:-          5.092
        Data Path:-          0.462
            Slack:=          4.108
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.009    4.418  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          44  0.022   0.118    4.536  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST31/CTS_cdb_BUF_clock_G0_L2_21/Q  -      A->Q   F     BUX1            1  0.111   0.160    4.695  
  U7_banc_RC_CG_HIER_INST31/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST31/CTS_cdb_BUF_clock_G0_L3_14/Q  -      A->Q   F     BUX0            1  0.112   0.168    4.864  
  U7_banc_RC_CG_HIER_INST31/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST31/CTS_ccd_BUF_clock_G0_L4_16/Q  -      A->Q   F     BUX1            1  0.104   0.228    5.092  
  U7_banc_RC_CG_HIER_INST31/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST31/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.229   0.462    5.554  
  U7_banc_RC_CG_HIER_INST31/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST31/g13/B                         -      B      F     AND2X2          1  0.236   0.003    5.554  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.009    9.451  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   R     BUX16          44  0.022   0.109    9.560  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST31/CTS_cdb_BUF_clock_G0_L2_22/Q  -      A->Q   R     BUX1            1  0.122   0.101    9.662  
  U7_banc_RC_CG_HIER_INST31/CTS_11                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST31/g13/A                         -      A      R     AND2X2          1  0.062   0.000    9.662  
#----------------------------------------------------------------------------------------------------------------------
Path 19: MET (4.114 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST30/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST30/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST30/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.223 (P)          0.621 (P)
          Arrival:=          9.665              5.029
 
Clock Gating Setup:-         0.000
    Required Time:=          9.665
     Launch Clock:-          5.029
        Data Path:-          0.522
            Slack:=          4.114
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.009    4.418  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          44  0.022   0.123    4.541  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST30/CTS_cdb_BUF_clock_G0_L2_23/Q  -      A->Q   F     BUX1            1  0.112   0.139    4.680  
  U7_banc_RC_CG_HIER_INST30/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST30/CTS_cdb_BUF_clock_G0_L3_15/Q  -      A->Q   F     BUX0            1  0.082   0.147    4.827  
  U7_banc_RC_CG_HIER_INST30/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST30/CTS_ccd_BUF_clock_G0_L4_18/Q  -      A->Q   F     BUX1            1  0.085   0.202    5.029  
  U7_banc_RC_CG_HIER_INST30/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST30/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.194   0.522    5.551  
  U7_banc_RC_CG_HIER_INST30/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST30/g13/B                         -      B      R     AND2X4          1  0.525   0.005    5.551  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.009    9.451  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   R     BUX16          44  0.022   0.109    9.560  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST30/CTS_cdb_BUF_clock_G0_L2_24/Q  -      A->Q   R     BUX1            1  0.122   0.105    9.665  
  U7_banc_RC_CG_HIER_INST30/CTS_11                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST30/g13/A                         -      A      R     AND2X4          1  0.068   0.000    9.665  
#----------------------------------------------------------------------------------------------------------------------
Path 20: MET (4.125 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST39/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST39/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST39/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.214 (P)          0.663 (P)
          Arrival:=          9.656              5.072
 
Clock Gating Setup:-         0.000
    Required Time:=          9.656
     Launch Clock:-          5.072
        Data Path:-          0.459
            Slack:=          4.125
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock  F     (arrival)       3  0.003   0.009    4.418  
  clock                                                  -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                            -      A->Q   F     BUX16          44  0.022   0.121    4.539  
  CTS_35                                                 -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST39/CTS_cdb_BUF_clock_G0_L2_6/Q  -      A->Q   F     BUX0            1  0.112   0.175    4.714  
  U7_banc_RC_CG_HIER_INST39/CTS_10                       -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST39/CTS_cdb_BUF_clock_G0_L3_5/Q  -      A->Q   F     BUX0            1  0.113   0.154    4.868  
  U7_banc_RC_CG_HIER_INST39/CTS_9                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST39/CTS_ccd_BUF_clock_G0_L4_3/Q  -      A->Q   F     BUX1            1  0.084   0.204    5.072  
  U7_banc_RC_CG_HIER_INST39/CTS_8                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST39/enl_reg/Q                    -      GN->Q  R     DLLQX1          1  0.196   0.459    5.531  
  U7_banc_RC_CG_HIER_INST39/enl                          -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST39/g13/B                        -      B      R     AND2X2          1  0.410   0.003    5.531  
#---------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock  R     (arrival)       3  0.003   0.009    9.451  
  clock                                                  -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                            -      A->Q   R     BUX16          44  0.022   0.109    9.560  
  CTS_35                                                 -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST39/CTS_cdb_BUF_clock_G0_L2_7/Q  -      A->Q   R     BUX1            1  0.122   0.096    9.656  
  U7_banc_RC_CG_HIER_INST39/CTS_11                       -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST39/g13/A                        -      A      R     AND2X2          1  0.053   0.000    9.656  
#---------------------------------------------------------------------------------------------------------------------
Path 21: MET (4.127 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST12/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST12/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST12/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.218 (P)          0.710 (P)
          Arrival:=          9.660              5.118
 
Clock Gating Setup:-         0.000
    Required Time:=          9.660
     Launch Clock:-          5.118
        Data Path:-          0.415
            Slack:=          4.127
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.001    4.410  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   F     BUX12          27  0.005   0.108    4.518  
  CTS_36                                                  -      -      -     (net)          27      -       -        -  
  U7_banc_RC_CG_HIER_INST12/CTS_cdb_BUF_clock_G0_L2_54/Q  -      A->Q   F     BUX1            1  0.093   0.168    4.685  
  U7_banc_RC_CG_HIER_INST12/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST12/CTS_cdb_BUF_clock_G0_L3_35/Q  -      A->Q   F     BUX0            1  0.131   0.152    4.837  
  U7_banc_RC_CG_HIER_INST12/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST12/CTS_ccd_BUF_clock_G0_L4_52/Q  -      A->Q   F     BUX0            1  0.074   0.281    5.118  
  U7_banc_RC_CG_HIER_INST12/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST12/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.301   0.415    5.533  
  U7_banc_RC_CG_HIER_INST12/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST12/g13/B                         -      B      F     AND2X2          1  0.162   0.001    5.533  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.001    9.443  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   R     BUX12          27  0.005   0.096    9.540  
  CTS_36                                                  -      -      -     (net)          27      -       -        -  
  U7_banc_RC_CG_HIER_INST12/CTS_cdb_BUF_clock_G0_L2_55/Q  -      A->Q   R     BUX0            1  0.098   0.120    9.660  
  U7_banc_RC_CG_HIER_INST12/CTS_11                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST12/g13/A                         -      A      R     AND2X2          1  0.111   0.000    9.660  
#----------------------------------------------------------------------------------------------------------------------
Path 22: MET (4.127 ns) Clock Gating Setup Check with Pin U8_syscop_RC_CG_HIER_INST40/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U8_syscop_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U8_syscop_RC_CG_HIER_INST40/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.118 (P)          0.612 (P)
          Arrival:=          9.561              5.020
 
Clock Gating Setup:-         0.000
    Required Time:=          9.561
     Launch Clock:-          5.020
        Data Path:-          0.413
            Slack:=          4.127
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock  F     (arrival)       3  0.003   0.009    4.418  
  clock                                                    -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                              -      A->Q   F     BUX16          44  0.022   0.118    4.535  
  CTS_35                                                   -      -      -     (net)          44      -       -        -  
  U8_syscop_RC_CG_HIER_INST40/CTS_cdb_BUF_clock_G0_L2_3/Q  -      A->Q   F     BUX0            1  0.111   0.184    4.719  
  U8_syscop_RC_CG_HIER_INST40/CTS_7                        -      -      -     (net)           1      -       -        -  
  U8_syscop_RC_CG_HIER_INST40/CTS_ccd_BUF_clock_G0_L3_3/Q  -      A->Q   F     BUX0            1  0.127   0.301    5.020  
  U8_syscop_RC_CG_HIER_INST40/CTS_6                        -      -      -     (net)           1      -       -        -  
  U8_syscop_RC_CG_HIER_INST40/enl_reg/Q                    -      GN->Q  F     DLLQX1          1  0.310   0.413    5.433  
  U8_syscop_RC_CG_HIER_INST40/enl                          -      -      -     (net)           1      -       -        -  
  U8_syscop_RC_CG_HIER_INST40/g12/B                        -      B      F     AND2X1          1  0.157   0.001    5.433  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clock                              -      clock  R     (arrival)       3  0.003   0.009    9.451  
  clock                              -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q        -      A->Q   R     BUX16          44  0.022   0.109    9.561  
  CTS_35                             -      -      -     (net)          44      -       -        -  
  U8_syscop_RC_CG_HIER_INST40/g12/A  -      A      R     AND2X1         44  0.122   0.007    9.561  
#-------------------------------------------------------------------------------------------------
Path 23: MET (4.130 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST37/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST37/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST37/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.205 (P)          0.656 (P)
          Arrival:=          9.648              5.065
 
Clock Gating Setup:-         0.000
    Required Time:=          9.647
     Launch Clock:-          5.065
        Data Path:-          0.453
            Slack:=          4.130
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.009    4.418  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          44  0.022   0.117    4.535  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST37/CTS_cdb_BUF_clock_G0_L2_10/Q  -      A->Q   F     BUX0            1  0.111   0.147    4.682  
  U7_banc_RC_CG_HIER_INST37/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST37/CTS_cdb_BUF_clock_G0_L3_7/Q   -      A->Q   F     BUX0            1  0.074   0.146    4.827  
  U7_banc_RC_CG_HIER_INST37/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST37/CTS_ccd_BUF_clock_G0_L4_6/Q   -      A->Q   F     BUX1            1  0.087   0.237    5.065  
  U7_banc_RC_CG_HIER_INST37/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST37/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.251   0.453    5.518  
  U7_banc_RC_CG_HIER_INST37/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST37/g13/B                         -      B      F     AND2X2          1  0.219   0.002    5.518  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.009    9.451  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   R     BUX16          44  0.022   0.112    9.564  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST37/CTS_cdb_BUF_clock_G0_L2_11/Q  -      A->Q   R     BUX2            1  0.122   0.084    9.647  
  U7_banc_RC_CG_HIER_INST37/CTS_11                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST37/g13/A                         -      A      R     AND2X2          1  0.036   0.000    9.647  
#----------------------------------------------------------------------------------------------------------------------
Path 24: MET (4.137 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST25/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST25/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST25/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.227 (P)          0.668 (P)
          Arrival:=          9.669              5.076
 
Clock Gating Setup:-         0.000
    Required Time:=          9.669
     Launch Clock:-          5.076
        Data Path:-          0.456
            Slack:=          4.137
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.009    4.418  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          44  0.022   0.118    4.535  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST25/CTS_cdb_BUF_clock_G0_L2_30/Q  -      A->Q   F     BUX0            1  0.111   0.237    4.772  
  U7_banc_RC_CG_HIER_INST25/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST25/CTS_cdb_BUF_clock_G0_L3_20/Q  -      A->Q   F     BUX1            1  0.211   0.143    4.915  
  U7_banc_RC_CG_HIER_INST25/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST25/CTS_ccd_BUF_clock_G0_L4_28/Q  -      A->Q   F     BUX2            1  0.057   0.161    5.076  
  U7_banc_RC_CG_HIER_INST25/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST25/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.149   0.456    5.532  
  U7_banc_RC_CG_HIER_INST25/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST25/g13/B                         -      B      R     AND2X2          1  0.425   0.003    5.532  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.009    9.451  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   R     BUX16          44  0.022   0.110    9.561  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST25/CTS_cdb_BUF_clock_G0_L2_31/Q  -      A->Q   R     BUX0            1  0.122   0.108    9.669  
  U7_banc_RC_CG_HIER_INST25/CTS_11                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST25/g13/A                         -      A      R     AND2X2          1  0.086   0.000    9.669  
#----------------------------------------------------------------------------------------------------------------------
Path 25: MET (4.142 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST15/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST15/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST15/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.211 (P)          0.702 (P)
          Arrival:=          9.654              5.111
 
Clock Gating Setup:-         0.000
    Required Time:=          9.654
     Launch Clock:-          5.111
        Data Path:-          0.400
            Slack:=          4.142
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.001    4.410  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   F     BUX12          27  0.005   0.107    4.517  
  CTS_36                                                  -      -      -     (net)          27      -       -        -  
  U7_banc_RC_CG_HIER_INST15/CTS_cdb_BUF_clock_G0_L2_48/Q  -      A->Q   F     BUX0            1  0.093   0.228    4.745  
  U7_banc_RC_CG_HIER_INST15/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST15/CTS_cdb_BUF_clock_G0_L3_32/Q  -      A->Q   F     BUX0            1  0.205   0.184    4.930  
  U7_banc_RC_CG_HIER_INST15/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST15/CTS_ccd_BUF_clock_G0_L4_46/Q  -      A->Q   F     BUX1            1  0.091   0.181    5.111  
  U7_banc_RC_CG_HIER_INST15/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST15/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.154   0.400    5.511  
  U7_banc_RC_CG_HIER_INST15/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST15/g13/B                         -      B      F     AND2X2          1  0.183   0.002    5.511  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.001    9.443  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   R     BUX12          27  0.005   0.097    9.540  
  CTS_36                                                  -      -      -     (net)          27      -       -        -  
  U7_banc_RC_CG_HIER_INST15/CTS_cdb_BUF_clock_G0_L2_49/Q  -      A->Q   R     BUX0            1  0.098   0.113    9.654  
  U7_banc_RC_CG_HIER_INST15/CTS_11                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST15/g13/A                         -      A      R     AND2X2          1  0.099   0.000    9.654  
#----------------------------------------------------------------------------------------------------------------------
Path 26: MET (4.152 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST28/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST28/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST28/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.220 (P)          0.674 (P)
          Arrival:=          9.662              5.082
 
Clock Gating Setup:-         0.000
    Required Time:=          9.662
     Launch Clock:-          5.082
        Data Path:-          0.428
            Slack:=          4.152
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.009    4.418  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          44  0.022   0.122    4.540  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST28/CTS_cdb_BUF_clock_G0_L2_27/Q  -      A->Q   F     BUX3            2  0.112   0.119    4.658  
  U7_banc_RC_CG_HIER_INST28/CTS_11                        -      -      -     (net)           2      -       -        -  
  U7_banc_RC_CG_HIER_INST28/CTS_cdb_BUF_clock_G0_L3_17/Q  -      A->Q   F     BUX0            1  0.065   0.150    4.808  
  U7_banc_RC_CG_HIER_INST28/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST28/CTS_cdb_BUF_clock_G0_L4_23/Q  -      A->Q   F     BUX1            1  0.095   0.119    4.927  
  U7_banc_RC_CG_HIER_INST28/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST28/CTS_ccd_BUF_clock_G0_L5_2/Q   -      A->Q   F     BUX2            1  0.060   0.155    5.082  
  U7_banc_RC_CG_HIER_INST28/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST28/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.139   0.428    5.510  
  U7_banc_RC_CG_HIER_INST28/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST28/g13/B                         -      B      F     AND2X2          1  0.221   0.002    5.510  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.009    9.451  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   R     BUX16          44  0.022   0.113    9.565  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST28/CTS_cdb_BUF_clock_G0_L2_27/Q  -      A->Q   R     BUX3            2  0.122   0.097    9.662  
  U7_banc_RC_CG_HIER_INST28/CTS_11                        -      -      -     (net)           2      -       -        -  
  U7_banc_RC_CG_HIER_INST28/g13/A                         -      A      R     AND2X2          2  0.065   0.001    9.662  
#----------------------------------------------------------------------------------------------------------------------
Path 27: MET (4.159 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST27/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST27/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST27/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.217 (P)          0.664 (P)
          Arrival:=          9.659              5.072
 
Clock Gating Setup:-         0.000
    Required Time:=          9.659
     Launch Clock:-          5.072
        Data Path:-          0.428
            Slack:=          4.159
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.009    4.418  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          44  0.022   0.118    4.535  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST27/CTS_cdb_BUF_clock_G0_L2_28/Q  -      A->Q   F     BUX3            2  0.111   0.118    4.653  
  U7_banc_RC_CG_HIER_INST27/CTS_11                        -      -      -     (net)           2      -       -        -  
  U7_banc_RC_CG_HIER_INST27/CTS_cdb_BUF_clock_G0_L3_18/Q  -      A->Q   F     BUX0            1  0.066   0.156    4.809  
  U7_banc_RC_CG_HIER_INST27/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST27/CTS_cdb_BUF_clock_G0_L4_25/Q  -      A->Q   F     BUX1            1  0.104   0.120    4.929  
  U7_banc_RC_CG_HIER_INST27/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST27/CTS_ccd_BUF_clock_G0_L5_3/Q   -      A->Q   F     BUX2            1  0.058   0.143    5.072  
  U7_banc_RC_CG_HIER_INST27/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST27/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.120   0.428    5.500  
  U7_banc_RC_CG_HIER_INST27/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST27/g13/B                         -      B      F     AND2X2          1  0.226   0.003    5.500  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.009    9.451  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   R     BUX16          44  0.022   0.109    9.561  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST27/CTS_cdb_BUF_clock_G0_L2_28/Q  -      A->Q   R     BUX3            2  0.122   0.098    9.659  
  U7_banc_RC_CG_HIER_INST27/CTS_11                        -      -      -     (net)           2      -       -        -  
  U7_banc_RC_CG_HIER_INST27/g13/A                         -      A      R     AND2X2          2  0.065   0.002    9.659  
#----------------------------------------------------------------------------------------------------------------------
Path 28: MET (4.165 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST14/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST14/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.199 (P)          0.672 (P)
          Arrival:=          9.641              5.081
 
Clock Gating Setup:-         0.000
    Required Time:=          9.641
     Launch Clock:-          5.081
        Data Path:-          0.396
            Slack:=          4.165
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.001    4.410  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   F     BUX12          27  0.005   0.111    4.521  
  CTS_36                                                  -      -      -     (net)          27      -       -        -  
  U7_banc_RC_CG_HIER_INST14/CTS_cdb_BUF_clock_G0_L2_50/Q  -      A->Q   F     BUX0            1  0.093   0.223    4.743  
  U7_banc_RC_CG_HIER_INST14/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST14/CTS_cdb_BUF_clock_G0_L3_33/Q  -      A->Q   F     BUX0            1  0.196   0.185    4.928  
  U7_banc_RC_CG_HIER_INST14/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST14/CTS_ccd_BUF_clock_G0_L4_48/Q  -      A->Q   F     BUX1            1  0.095   0.152    5.081  
  U7_banc_RC_CG_HIER_INST14/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST14/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.107   0.396    5.476  
  U7_banc_RC_CG_HIER_INST14/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST14/g13/B                         -      B      F     AND2X2          1  0.191   0.002    5.476  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.001    9.443  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   R     BUX12          27  0.005   0.095    9.538  
  CTS_36                                                  -      -      -     (net)          27      -       -        -  
  U7_banc_RC_CG_HIER_INST14/CTS_cdb_BUF_clock_G0_L2_51/Q  -      A->Q   R     BUX0            1  0.097   0.103    9.641  
  U7_banc_RC_CG_HIER_INST14/CTS_11                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST14/g13/A                         -      A      R     AND2X2          1  0.082   0.000    9.641  
#----------------------------------------------------------------------------------------------------------------------
Path 29: MET (4.167 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST34/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST34/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST34/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.220 (P)          0.624 (P)
          Arrival:=          9.662              5.032
 
Clock Gating Setup:-         0.000
    Required Time:=          9.662
     Launch Clock:-          5.032
        Data Path:-          0.464
            Slack:=          4.167
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.009    4.418  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          44  0.022   0.120    4.538  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST34/CTS_cdb_BUF_clock_G0_L2_15/Q  -      A->Q   F     BUX0            1  0.112   0.153    4.691  
  U7_banc_RC_CG_HIER_INST34/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST34/CTS_cdb_BUF_clock_G0_L3_11/Q  -      A->Q   F     BUX0            1  0.083   0.148    4.839  
  U7_banc_RC_CG_HIER_INST34/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST34/CTS_ccd_BUF_clock_G0_L4_11/Q  -      A->Q   F     BUX1            1  0.087   0.193    5.032  
  U7_banc_RC_CG_HIER_INST34/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST34/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.177   0.464    5.496  
  U7_banc_RC_CG_HIER_INST34/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST34/g13/B                         -      B      R     AND2X4          1  0.427   0.003    5.496  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.009    9.451  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   R     BUX16          44  0.022   0.111    9.563  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST34/CTS_cdb_BUF_clock_G0_L2_16/Q  -      A->Q   R     BUX1            1  0.122   0.100    9.662  
  U7_banc_RC_CG_HIER_INST34/CTS_11                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST34/g13/A                         -      A      R     AND2X4          1  0.059   0.000    9.662  
#----------------------------------------------------------------------------------------------------------------------
Path 30: MET (4.168 ns) Clock Gating Setup Check with Pin U3_di_RC_CG_HIER_INST4/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U3_di_RC_CG_HIER_INST4/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U3_di_RC_CG_HIER_INST4/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.170 (P)          0.661 (P)
          Arrival:=          9.612              5.069
 
Clock Gating Setup:-         0.000
    Required Time:=          9.612
     Launch Clock:-          5.069
        Data Path:-          0.375
            Slack:=          4.168
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  F     (arrival)       3  0.003   0.010    4.419  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q                          -      A->Q   F     BUX2            4  0.022   0.171    4.590  
  CTS_42                                               -      -      -     (net)           4      -       -        -  
  U3_di_RC_CG_HIER_INST4/CTS_cdb_BUF_clock_G0_L2_70/Q  -      A->Q   F     BUX1            1  0.182   0.210    4.800  
  U3_di_RC_CG_HIER_INST4/CTS_6                         -      -      -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/CTS_ccd_BUF_clock_G0_L3_50/Q  -      A->Q   F     BUX0            1  0.165   0.269    5.069  
  U3_di_RC_CG_HIER_INST4/CTS_5                         -      -      -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.239   0.375    5.444  
  U3_di_RC_CG_HIER_INST4/enl                           -      -      -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/g12/B                         -      B      F     AND2X4          1  0.133   0.001    5.444  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                         -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q   -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                        -      -      -     (net)           4      -       -        -  
  U3_di_RC_CG_HIER_INST4/g12/A  -      A      R     AND2X4          4  0.204   0.004    9.612  
#--------------------------------------------------------------------------------------------
Path 31: MET (4.174 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST22/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST22/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.220 (P)          0.581 (P)
          Arrival:=          9.662              4.989
 
Clock Gating Setup:-         0.000
    Required Time:=          9.662
     Launch Clock:-          4.989
        Data Path:-          0.499
            Slack:=          4.174
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.009    4.418  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          44  0.022   0.118    4.536  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST22/CTS_cdb_BUF_clock_G0_L2_35/Q  -      A->Q   F     BUX1            1  0.111   0.196    4.732  
  U7_banc_RC_CG_HIER_INST22/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST22/CTS_ccd_BUF_clock_G0_L3_24/Q  -      A->Q   F     BUX1            1  0.169   0.257    4.989  
  U7_banc_RC_CG_HIER_INST22/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST22/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.250   0.499    5.488  
  U7_banc_RC_CG_HIER_INST22/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST22/g13/B                         -      B      R     AND2X4          1  0.458   0.004    5.488  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.009    9.451  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   R     BUX16          44  0.022   0.109    9.561  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST22/CTS_cdb_BUF_clock_G0_L2_36/Q  -      A->Q   R     BUX1            1  0.122   0.101    9.662  
  U7_banc_RC_CG_HIER_INST22/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST22/g13/A                         -      A      R     AND2X4          1  0.061   0.000    9.662  
#----------------------------------------------------------------------------------------------------------------------
Path 32: MET (4.179 ns) Clock Gating Setup Check with Pin RC_CG_DECLONE_HIER_INST/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_DECLONE_HIER_INST/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) RC_CG_DECLONE_HIER_INST/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.170 (P)          0.629 (P)
          Arrival:=          9.612              5.038
 
Clock Gating Setup:-         0.000
    Required Time:=          9.612
     Launch Clock:-          5.038
        Data Path:-          0.395
            Slack:=          4.179
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock  F     (arrival)       3  0.003   0.010    4.419  
  clock                                                 -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q                           -      A->Q   F     BUX2            4  0.022   0.169    4.588  
  CTS_42                                                -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/CTS_cdb_BUF_clock_G0_L2_69/Q  -      A->Q   F     BUX1            1  0.181   0.195    4.783  
  RC_CG_DECLONE_HIER_INST/CTS_6                         -      -      -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/CTS_ccd_BUF_clock_G0_L3_46/Q  -      A->Q   F     BUX0            1  0.140   0.255    5.038  
  RC_CG_DECLONE_HIER_INST/CTS_5                         -      -      -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.227   0.395    5.433  
  RC_CG_DECLONE_HIER_INST/enl                           -      -      -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/B                         -      B      F     AND2X4          1  0.157   0.001    5.433  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/A  -      A      R     AND2X4          4  0.204   0.004    9.612  
#---------------------------------------------------------------------------------------------
Path 33: MET (4.201 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST17/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST17/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST17/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.199 (P)          0.622 (P)
          Arrival:=          9.641              5.031
 
Clock Gating Setup:-         0.000
    Required Time:=          9.641
     Launch Clock:-          5.031
        Data Path:-          0.409
            Slack:=          4.201
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.001    4.410  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   F     BUX12          27  0.005   0.112    4.522  
  CTS_36                                                  -      -      -     (net)          27      -       -        -  
  U7_banc_RC_CG_HIER_INST17/CTS_cdb_BUF_clock_G0_L2_44/Q  -      A->Q   F     BUX0            1  0.093   0.165    4.687  
  U7_banc_RC_CG_HIER_INST17/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST17/CTS_cdb_BUF_clock_G0_L3_30/Q  -      A->Q   F     BUX0            1  0.106   0.154    4.841  
  U7_banc_RC_CG_HIER_INST17/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST17/CTS_ccd_BUF_clock_G0_L4_42/Q  -      A->Q   F     BUX1            1  0.087   0.190    5.031  
  U7_banc_RC_CG_HIER_INST17/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST17/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.169   0.409    5.439  
  U7_banc_RC_CG_HIER_INST17/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST17/g13/B                         -      B      F     AND2X2          1  0.188   0.001    5.439  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.001    9.443  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   R     BUX12          27  0.005   0.095    9.538  
  CTS_36                                                  -      -      -     (net)          27      -       -        -  
  U7_banc_RC_CG_HIER_INST17/CTS_cdb_BUF_clock_G0_L2_45/Q  -      A->Q   R     BUX0            1  0.097   0.103    9.641  
  U7_banc_RC_CG_HIER_INST17/CTS_11                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST17/g13/A                         -      A      R     AND2X2          1  0.081   0.000    9.641  
#----------------------------------------------------------------------------------------------------------------------
Path 34: MET (4.207 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST33/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST33/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST33/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.211 (P)          0.555 (P)
          Arrival:=          9.653              4.963
 
Clock Gating Setup:-         0.000
    Required Time:=          9.653
     Launch Clock:-          4.963
        Data Path:-          0.483
            Slack:=          4.207
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.009    4.418  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          44  0.022   0.118    4.536  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST33/CTS_cdb_BUF_clock_G0_L2_17/Q  -      A->Q   F     BUX0            1  0.111   0.157    4.693  
  U7_banc_RC_CG_HIER_INST33/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST33/CTS_ccd_BUF_clock_G0_L3_12/Q  -      A->Q   F     BUX1            1  0.089   0.270    4.963  
  U7_banc_RC_CG_HIER_INST33/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST33/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.306   0.483    5.446  
  U7_banc_RC_CG_HIER_INST33/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST33/g13/B                         -      B      R     AND2X2          1  0.402   0.003    5.446  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.009    9.451  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   R     BUX16          44  0.022   0.108    9.560  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST33/CTS_cdb_BUF_clock_G0_L2_18/Q  -      A->Q   R     BUX2            1  0.122   0.093    9.653  
  U7_banc_RC_CG_HIER_INST33/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST33/g13/A                         -      A      R     AND2X2          1  0.051   0.001    9.653  
#----------------------------------------------------------------------------------------------------------------------
Path 35: MET (4.212 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST35/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST35/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.224 (P)          0.591 (P)
          Arrival:=          9.666              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=          9.666
     Launch Clock:-          5.000
        Data Path:-          0.454
            Slack:=          4.212
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.009    4.418  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          44  0.022   0.117    4.535  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST35/CTS_cdb_BUF_clock_G0_L2_13/Q  -      A->Q   F     BUX0            1  0.111   0.234    4.769  
  U7_banc_RC_CG_HIER_INST35/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST35/CTS_ccd_BUF_clock_G0_L3_10/Q  -      A->Q   F     BUX1            1  0.207   0.231    5.000  
  U7_banc_RC_CG_HIER_INST35/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST35/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.191   0.454    5.454  
  U7_banc_RC_CG_HIER_INST35/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST35/g13/B                         -      B      F     AND2X2          1  0.238   0.003    5.454  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.009    9.451  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   R     BUX16          44  0.022   0.108    9.560  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST35/CTS_cdb_BUF_clock_G0_L2_14/Q  -      A->Q   R     BUX0            1  0.122   0.106    9.666  
  U7_banc_RC_CG_HIER_INST35/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST35/g13/A                         -      A      R     AND2X2          1  0.083   0.000    9.666  
#----------------------------------------------------------------------------------------------------------------------
Path 36: MET (4.213 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST9/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST9/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST9/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.208 (P)          0.600 (P)
          Arrival:=          9.650              5.009
 
Clock Gating Setup:-         0.000
    Required Time:=          9.650
     Launch Clock:-          5.009
        Data Path:-          0.428
            Slack:=          4.213
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock  F     (arrival)       3  0.003   0.009    4.418  
  clock                                                 -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                           -      A->Q   F     BUX16          44  0.022   0.122    4.540  
  CTS_35                                                -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST9/CTS_cdb_BUF_clock_G0_L2_4/Q  -      A->Q   F     BUX0            1  0.112   0.251    4.791  
  U7_banc_RC_CG_HIER_INST9/CTS_9                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST9/CTS_ccd_BUF_clock_G0_L3_4/Q  -      A->Q   F     BUX1            1  0.233   0.218    5.009  
  U7_banc_RC_CG_HIER_INST9/CTS_8                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST9/enl_reg/Q                    -      GN->Q  F     DLLQX1          1  0.157   0.428    5.437  
  U7_banc_RC_CG_HIER_INST9/enl                          -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST9/g13/B                        -      B      F     AND2X4          1  0.214   0.002    5.437  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock  R     (arrival)       3  0.003   0.009    9.451  
  clock                                                 -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                           -      A->Q   R     BUX16          44  0.022   0.113    9.564  
  CTS_35                                                -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST9/CTS_cdb_BUF_clock_G0_L2_5/Q  -      A->Q   R     BUX2            1  0.122   0.086    9.650  
  U7_banc_RC_CG_HIER_INST9/CTS_11                       -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST9/g13/A                        -      A      R     AND2X4          1  0.040   0.000    9.650  
#--------------------------------------------------------------------------------------------------------------------
Path 37: MET (4.218 ns) Clock Gating Setup Check with Pin U8_syscop_RC_CG_HIER_INST41/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U8_syscop_RC_CG_HIER_INST41/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U8_syscop_RC_CG_HIER_INST41/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.213 (P)          0.640 (P)
          Arrival:=          9.656              5.048
 
Clock Gating Setup:-         0.000
    Required Time:=          9.656
     Launch Clock:-          5.048
        Data Path:-          0.390
            Slack:=          4.218
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock  F     (arrival)       3  0.003   0.009    4.418  
  clock                                                    -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                              -      A->Q   F     BUX16          44  0.022   0.123    4.541  
  CTS_35                                                   -      -      -     (net)          44      -       -        -  
  U8_syscop_RC_CG_HIER_INST41/CTS_cdb_BUF_clock_G0_L2_1/Q  -      A->Q   F     BUX0            1  0.112   0.257    4.798  
  U8_syscop_RC_CG_HIER_INST41/CTS_8                        -      -      -     (net)           1      -       -        -  
  U8_syscop_RC_CG_HIER_INST41/CTS_ccd_BUF_clock_G0_L3_1/Q  -      A->Q   F     BUX0            1  0.243   0.251    5.048  
  U8_syscop_RC_CG_HIER_INST41/CTS_7                        -      -      -     (net)           1      -       -        -  
  U8_syscop_RC_CG_HIER_INST41/enl_reg/Q                    -      GN->Q  F     DLLQX1          1  0.174   0.390    5.438  
  U8_syscop_RC_CG_HIER_INST41/enl                          -      -      -     (net)           1      -       -        -  
  U8_syscop_RC_CG_HIER_INST41/g12/B                        -      B      F     AND2X2          1  0.165   0.001    5.438  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock  R     (arrival)       3  0.003   0.009    9.451  
  clock                                                    -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                              -      A->Q   R     BUX16          44  0.022   0.109    9.560  
  CTS_35                                                   -      -      -     (net)          44      -       -        -  
  U8_syscop_RC_CG_HIER_INST41/CTS_cdb_BUF_clock_G0_L2_2/Q  -      A->Q   R     BUX1            1  0.122   0.096    9.656  
  U8_syscop_RC_CG_HIER_INST41/CTS_9                        -      -      -     (net)           1      -       -        -  
  U8_syscop_RC_CG_HIER_INST41/g12/A                        -      A      R     AND2X2          1  0.053   0.000    9.656  
#-----------------------------------------------------------------------------------------------------------------------
Path 38: MET (4.222 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST38/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST38/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.246 (P)          0.594 (P)
          Arrival:=          9.688              5.003
 
Clock Gating Setup:-         0.000
    Required Time:=          9.688
     Launch Clock:-          5.003
        Data Path:-          0.463
            Slack:=          4.222
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock  F     (arrival)       3  0.003   0.009    4.418  
  clock                                                  -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                            -      A->Q   F     BUX16          44  0.022   0.123    4.541  
  CTS_35                                                 -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST38/CTS_cdb_BUF_clock_G0_L2_8/Q  -      A->Q   F     BUX0            1  0.112   0.236    4.777  
  U7_banc_RC_CG_HIER_INST38/CTS_8                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST38/CTS_ccd_BUF_clock_G0_L3_6/Q  -      A->Q   F     BUX1            1  0.210   0.226    5.003  
  U7_banc_RC_CG_HIER_INST38/CTS_7                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST38/enl_reg/Q                    -      GN->Q  R     DLLQX1          1  0.182   0.463    5.466  
  U7_banc_RC_CG_HIER_INST38/enl                          -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST38/g13/B                        -      B      R     AND2X4          1  0.424   0.004    5.466  
#---------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock  R     (arrival)       3  0.003   0.009    9.451  
  clock                                                  -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                            -      A->Q   R     BUX16          44  0.022   0.113    9.564  
  CTS_35                                                 -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST38/CTS_cdb_BUF_clock_G0_L2_9/Q  -      A->Q   R     BUX0            1  0.122   0.124    9.688  
  U7_banc_RC_CG_HIER_INST38/CTS_9                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST38/g13/A                        -      A      R     AND2X4          1  0.114   0.000    9.688  
#---------------------------------------------------------------------------------------------------------------------
Path 39: MET (4.230 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST16/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST16/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST16/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.200 (P)          0.620 (P)
          Arrival:=          9.642              5.029
 
Clock Gating Setup:-         0.000
    Required Time:=          9.642
     Launch Clock:-          5.029
        Data Path:-          0.384
            Slack:=          4.230
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.001    4.410  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   F     BUX12          27  0.005   0.108    4.517  
  CTS_36                                                  -      -      -     (net)          27      -       -        -  
  U7_banc_RC_CG_HIER_INST16/CTS_cdb_BUF_clock_G0_L2_46/Q  -      A->Q   F     BUX1            1  0.093   0.164    4.681  
  U7_banc_RC_CG_HIER_INST16/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST16/CTS_cdb_BUF_clock_G0_L3_31/Q  -      A->Q   F     BUX0            1  0.126   0.171    4.852  
  U7_banc_RC_CG_HIER_INST16/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST16/CTS_ccd_BUF_clock_G0_L4_44/Q  -      A->Q   F     BUX1            1  0.102   0.176    5.029  
  U7_banc_RC_CG_HIER_INST16/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST16/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.142   0.384    5.412  
  U7_banc_RC_CG_HIER_INST16/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST16/g13/B                         -      B      F     AND2X2          1  0.167   0.001    5.412  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.001    9.443  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   R     BUX12          27  0.005   0.095    9.539  
  CTS_36                                                  -      -      -     (net)          27      -       -        -  
  U7_banc_RC_CG_HIER_INST16/CTS_cdb_BUF_clock_G0_L2_47/Q  -      A->Q   R     BUX0            1  0.097   0.104    9.642  
  U7_banc_RC_CG_HIER_INST16/CTS_11                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST16/g13/A                         -      A      R     AND2X2          1  0.083   0.000    9.642  
#----------------------------------------------------------------------------------------------------------------------
Path 40: MET (4.241 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST24/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST24/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST24/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.227 (P)          0.559 (P)
          Arrival:=          9.669              4.968
 
Clock Gating Setup:-         0.000
    Required Time:=          9.669
     Launch Clock:-          4.968
        Data Path:-          0.460
            Slack:=          4.241
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.009    4.418  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          44  0.022   0.122    4.539  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST24/CTS_cdb_BUF_clock_G0_L2_32/Q  -      A->Q   F     BUX1            1  0.112   0.191    4.730  
  U7_banc_RC_CG_HIER_INST24/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST24/CTS_ccd_BUF_clock_G0_L3_21/Q  -      A->Q   F     BUX1            1  0.160   0.237    4.968  
  U7_banc_RC_CG_HIER_INST24/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST24/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.220   0.460    5.428  
  U7_banc_RC_CG_HIER_INST24/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST24/g13/B                         -      B      F     AND2X4          1  0.237   0.003    5.428  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.009    9.451  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   R     BUX16          44  0.022   0.112    9.564  
  CTS_35                                                  -      -      -     (net)          44      -       -        -  
  U7_banc_RC_CG_HIER_INST24/CTS_cdb_BUF_clock_G0_L2_33/Q  -      A->Q   R     BUX1            1  0.122   0.105    9.669  
  U7_banc_RC_CG_HIER_INST24/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST24/g13/A                         -      A      R     AND2X4          1  0.068   0.000    9.669  
#----------------------------------------------------------------------------------------------------------------------
Path 41: MET (4.340 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST11/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST11/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST11/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.558             -0.592
      Net Latency:+          0.208 (P)          0.547 (P)
          Arrival:=          9.651              4.955
 
Clock Gating Setup:-         0.000
    Required Time:=          9.651
     Launch Clock:-          4.955
        Data Path:-          0.355
            Slack:=          4.340
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.001    4.410  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   F     BUX12          27  0.005   0.106    4.515  
  CTS_36                                                  -      -      -     (net)          27      -       -        -  
  U7_banc_RC_CG_HIER_INST11/CTS_cdb_BUF_clock_G0_L2_56/Q  -      A->Q   F     BUX1            1  0.093   0.156    4.672  
  U7_banc_RC_CG_HIER_INST11/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST11/CTS_cdb_BUF_clock_G0_L3_36/Q  -      A->Q   F     BUX1            1  0.115   0.189    4.861  
  U7_banc_RC_CG_HIER_INST11/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST11/CTS_ccd_BUF_clock_G0_L4_54/Q  -      A->Q   F     BUX12           1  0.158   0.095    4.955  
  U7_banc_RC_CG_HIER_INST11/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST11/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.026   0.355    5.310  
  U7_banc_RC_CG_HIER_INST11/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST11/g13/B                         -      B      F     AND2X2          1  0.168   0.001    5.310  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.001    9.443  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   R     BUX12          27  0.005   0.094    9.537  
  CTS_36                                                  -      -      -     (net)          27      -       -        -  
  U7_banc_RC_CG_HIER_INST11/CTS_cdb_BUF_clock_G0_L2_57/Q  -      A->Q   R     BUX0            1  0.097   0.113    9.651  
  U7_banc_RC_CG_HIER_INST11/CTS_11                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST11/g13/A                         -      A      R     AND2X2          1  0.100   0.000    9.651  
#----------------------------------------------------------------------------------------------------------------------

