* CACACHO, Jean Maximus
* DURON, Joseph Jr
* ONG, Paolo Gabriel


.include "main.jsim"

* ALU
Xalu rd1_[31:0] b[31:0] alufn[5:0] alu[31:0] alu32

* Instruction and Memory File
Xmemory  vdd  0    0   pc[8:2]    inst[31:0]
+        vdd  0    0   mema[8:2]  memrd[31:0]
+        0    clk  wr  mema[8:2]  memwd[31:0]
+ $memory width=32 nlocations=128 file="lab7.bin"

* Memory connections
Xmemwd1 rd2_[31:0] memwd[31:0] join
* bits 0-1 equate to decimal numbers 0-3, which would fall out of line if used 
Xmema1 alu[8:2] mema[8:2] join
.connect 0 mem[1:0]


* Register File
Xregisters  vdd  0    0      ra1_[4:0]  rd1_[31:0]
+           vdd  0    0      ra2_[4:0]  rd2_[31:0]
+           0    clk  werf_  wa[4:0]    wd[31:0]
+ $memory width=32 nlocations=32 contents=(
+   0 0 0 0 0 0 0 0
+   0 0 0 0 0 0 0 0
+   0 0 0 0 0 0 0 0
+   0 0 0 0 0 0 0 0
+ )

* Special Case for r31
* last 4 bits and together, 31 expects 1
Xsub1 wa[4:1] temp1 and4 
* if LSB also equals 1, nand will force to off
Xsub2 temp1 wa0 temp2 nand2 
* when temp2 off, werf_ automatically gets switched off
Xsub3 temp2 werf werf_ and2 

* Control Logic
Xcontrol  vdd  0  0  z opcode[5:0]  control[13:0]
+ $memory width=14 nlocations=128 contents=(
+   0b11000000000000 0b11000000000000 0b11000000000000 0b11000000000000 0b11000000000000 0b11000000000000 0b11000000000000 0b11000000000000
+   0b11000000000000 0b11000000000000 0b11000000000000 0b11000000000000 0b11000000000000 0b11000000000000 0b11000000000000 0b11000000000000
+   0b11000000000000 0b11000000000000 0b11000000000000 0b11000000000000 0b11000000000000 0b11000000000000 0b11000000000000 0b11000000000000
+   0b00011000000001 0b00110000000010 0b11000000000000 0b10000000000001 0b11000000000000 0b00000000000001 0b01000000000001 0b11000000000000
+   0b00000100000001 0b00000100000101 0b11000000000000 0b11000000000000 0b00000111001101 0b00000111010101 0b00000111011101 0b11000000000000
+   0b00000101100001 0b00000101111001 0b00000101011001 0b11000000000000 0b00000110000001 0b00000110000101 0b00000110001101 0b11000000000000
+   0b00010100000001 0b00010100000101 0b11000000000000 0b11000000000000 0b00010111001101 0b00010111010101 0b00010111011101 0b11000000000000
+   0b00010101100001 0b00010101111001 0b00010101011001 0b11000000000000 0b00010110000001 0b00010110000101 0b00010110001101 0b11000000000000
+
+   0b11000000000000 0b11000000000000 0b11000000000000 0b11000000000000 0b11000000000000 0b11000000000000 0b11000000000000 0b11000000000000
+   0b11000000000000 0b11000000000000 0b11000000000000 0b11000000000000 0b11000000000000 0b11000000000000 0b11000000000000 0b11000000000000
+   0b11000000000000 0b11000000000000 0b11000000000000 0b11000000000000 0b11000000000000 0b11000000000000 0b11000000000000 0b11000000000000
+   0b00011000000001 0b00110000000010 0b11000000000000 0b10000000000001 0b11000000000000 0b01000000000001 0b00000000000001 0b11000000000000
+   0b00000100000001 0b00000100000101 0b11000000000000 0b11000000000000 0b00000111001101 0b00000111010101 0b00000111011101 0b11000000000000
+   0b00000101100001 0b00000101111001 0b00000101011001 0b11000000000000 0b00000110000001 0b00000110000101 0b00000110001101 0b11000000000000
+   0b00010100000001 0b00010100000101 0b11000000000000 0b11000000000000 0b00010111001101 0b00010111010101 0b00010111011101 0b11000000000000
+   0b00010101100001 0b00010101111001 0b00010101011001 0b11000000000000 0b00010110000001 0b00010110000101 0b00010110001101 0b11000000000000
+ )

* Connector subcircuit
.subckt join S T
  .connect S T
.ends

* MUX for PCSEL
Xpcsel pcsel1#32 pcsel0#32 pcpf[31:0] br[31:0] jmp[31:0] pchalt[31:0] pcout[31:0] mux4

* Define RA1
Xra1 ra[4:0] ra1_[4:0] join

* Connecting rc to WA in register
Xrc rc[4:0] wa[4:0] join

* MUX for RA2SEL to determine RA2
Xra2 ra2sel rb[4:0] rc[4:0] ra2_[4:0] mux2

* MUX for BSEL
* Recall that if C is used, it gets sign extended.
Xbsel bsel#32 rd2_[31:0] c15#17 c[14:0] b[31:0] mux2

* MUX for WDSEL
* 0 = pass PC + 4 | 1 = ALU output | 2 = memory read
Xwdsel wdsel1#32 wdsel0#32 pcpf[31:0] memrd[31:0] alu[31:0] 0#32 wd[31:0] mux4

* 32-bit NOR gate for Z
Xz1 rd1_[31:0:4] rd1_[30:0:4] rd1_[29:0:4] rd1_[28:0:4] temp[7:0] nor4
Xz2 temp[7:4] temp[3:0] temp_final[1:0] nand4
Xz3 temp_final[1:0] z nor2

* Jump Target
Xjump rd1_[31:0] jmp[31:0] join

* Branch Target


* Reset Logic


* Control Signal Anatomy
Xjcontrola control[13:12] pcsel[1:0] join
Xjcontrolb control11      ra2sel     join
Xjcontrolc control10      bsel       join
Xjcontrold control[9:8]   wdsel[1:0] join
Xjcontrole control[7:2]   alufn[5:0] join
Xjcontrolf control1       wr         join
Xjcontrolg control0       werf       join

* Instruction Signal Anatomy
Xjinsta inst[31:26] opcode[5:0] join
Xjinstb inst[25:21] rc[4:0]     join
Xjinstc inst[20:16] ra[4:0]     join
Xjinstd inst[15:11] rb[4:0]     join
Xjinste inst[15:0]  c[15:0]     join
