// Seed: 3220946280
`define pp_7 0
`timescale 1 ps / 1ps
`define pp_8 0
module module_0 (
    input id_0,
    output id_1,
    output wand id_2,
    input logic id_3,
    input logic id_4,
    input id_5,
    input id_6
);
  logic id_7;
  type_15(
      id_4, 1, 1'b0, id_1
  );
  assign id_1 = 1;
  logic id_8;
  logic id_9;
  logic id_10;
  always #1
    id_2#(
        .id_0(1),
        .id_4(1)
    ) [1] = 1;
  type_19(
      1, id_6
  );
endmodule
