{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716936560683 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716936560699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 23:49:20 2024 " "Processing started: Tue May 28 23:49:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716936560699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716936560699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off distance_sensor -c distance_sensor " "Command: quartus_map --read_settings_files=on --write_settings_files=off distance_sensor -c distance_sensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716936560699 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716936561127 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716936561127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/bin_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/bin_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_bcd-bin_to_bcd_rtl " "Found design unit 1: bin_to_bcd-bin_to_bcd_rtl" {  } { { "src/lib/bin_to_bcd.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P04_7_Segment_HCSR04/Version_2/src/lib/bin_to_bcd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716936572059 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd " "Found entity 1: bin_to_bcd" {  } { { "src/lib/bin_to_bcd.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P04_7_Segment_HCSR04/Version_2/src/lib/bin_to_bcd.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716936572059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716936572059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/distance_sensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/distance_sensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 distance_sensor-distance_sensor_rtl " "Found design unit 1: distance_sensor-distance_sensor_rtl" {  } { { "src/distance_sensor.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P04_7_Segment_HCSR04/Version_2/src/distance_sensor.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716936572059 ""} { "Info" "ISGN_ENTITY_NAME" "1 distance_sensor " "Found entity 1: distance_sensor" {  } { { "src/distance_sensor.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P04_7_Segment_HCSR04/Version_2/src/distance_sensor.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716936572059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716936572059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/seg_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/seg_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg_rom-seg_rom_rtl " "Found design unit 1: seg_rom-seg_rom_rtl" {  } { { "src/lib/seg_rom.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P04_7_Segment_HCSR04/Version_2/src/lib/seg_rom.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716936572059 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg_rom " "Found entity 1: seg_rom" {  } { { "src/lib/seg_rom.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P04_7_Segment_HCSR04/Version_2/src/lib/seg_rom.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716936572059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716936572059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/seg_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/seg_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg_display-seg_display_rtl " "Found design unit 1: seg_display-seg_display_rtl" {  } { { "src/lib/seg_display.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P04_7_Segment_HCSR04/Version_2/src/lib/seg_display.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716936572059 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg_display " "Found entity 1: seg_display" {  } { { "src/lib/seg_display.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P04_7_Segment_HCSR04/Version_2/src/lib/seg_display.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716936572059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716936572059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/hcsr04.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/hcsr04.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hcsr04-hcsr04_rtl " "Found design unit 1: hcsr04-hcsr04_rtl" {  } { { "src/lib/hcsr04.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P04_7_Segment_HCSR04/Version_2/src/lib/hcsr04.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716936572075 ""} { "Info" "ISGN_ENTITY_NAME" "1 hcsr04 " "Found entity 1: hcsr04" {  } { { "src/lib/hcsr04.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P04_7_Segment_HCSR04/Version_2/src/lib/hcsr04.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716936572075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716936572075 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1716936572109 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1716936572109 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1716936572109 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "distance_sensor " "Elaborating entity \"distance_sensor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716936572109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "hcsr04 hcsr04:hcsr04_inst A:hcsr04_rtl " "Elaborating entity \"hcsr04\" using architecture \"A:hcsr04_rtl\" for hierarchy \"hcsr04:hcsr04_inst\"" {  } { { "src/distance_sensor.vhd" "hcsr04_inst" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P04_7_Segment_HCSR04/Version_2/src/distance_sensor.vhd" 83 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716936572109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bin_to_bcd bin_to_bcd:bin_to_bcd_inst A:bin_to_bcd_rtl " "Elaborating entity \"bin_to_bcd\" using architecture \"A:bin_to_bcd_rtl\" for hierarchy \"bin_to_bcd:bin_to_bcd_inst\"" {  } { { "src/distance_sensor.vhd" "bin_to_bcd_inst" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P04_7_Segment_HCSR04/Version_2/src/distance_sensor.vhd" 87 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716936572109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "seg_display seg_display:display_inst A:seg_display_rtl " "Elaborating entity \"seg_display\" using architecture \"A:seg_display_rtl\" for hierarchy \"seg_display:display_inst\"" {  } { { "src/distance_sensor.vhd" "display_inst" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P04_7_Segment_HCSR04/Version_2/src/distance_sensor.vhd" 91 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716936572125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "seg_rom seg_display:display_inst\|seg_rom:rom A:seg_rom_rtl " "Elaborating entity \"seg_rom\" using architecture \"A:seg_rom_rtl\" for hierarchy \"seg_display:display_inst\|seg_rom:rom\"" {  } { { "src/lib/seg_display.vhd" "rom" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P04_7_Segment_HCSR04/Version_2/src/lib/seg_display.vhd" 93 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716936572125 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "seg_display:display_inst\|seg_rom:rom\|rom " "RAM logic \"seg_display:display_inst\|seg_rom:rom\|rom\" is uninferred due to inappropriate RAM size" {  } { { "src/lib/seg_rom.vhd" "rom" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P04_7_Segment_HCSR04/Version_2/src/lib/seg_rom.vhd" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1716936572384 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1716936572384 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "6 16 0 1 1 " "6 out of 16 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "10 15 " "Addresses ranging from 10 to 15 are not initialized" {  } { { "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P04_7_Segment_HCSR04/Version_2/db/distance_sensor.ram0_seg_rom_bebb4cdc.hdl.mif" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P04_7_Segment_HCSR04/Version_2/db/distance_sensor.ram0_seg_rom_bebb4cdc.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1716936572384 ""}  } { { "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P04_7_Segment_HCSR04/Version_2/db/distance_sensor.ram0_seg_rom_bebb4cdc.hdl.mif" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P04_7_Segment_HCSR04/Version_2/db/distance_sensor.ram0_seg_rom_bebb4cdc.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1716936572384 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1716936572683 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1716936572683 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1716936572683 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/lib/seg_display.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P04_7_Segment_HCSR04/Version_2/src/lib/seg_display.vhd" 56 -1 0 } } { "src/distance_sensor.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P04_7_Segment_HCSR04/Version_2/src/distance_sensor.vhd" 38 -1 0 } } { "src/lib/bin_to_bcd.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P04_7_Segment_HCSR04/Version_2/src/lib/bin_to_bcd.vhd" 130 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1716936572754 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1716936572754 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716936572983 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716936573572 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716936573572 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "333 " "Implemented 333 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716936573632 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716936573632 ""} { "Info" "ICUT_CUT_TM_LCELLS" "317 " "Implemented 317 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716936573632 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716936573632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716936573647 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 23:49:33 2024 " "Processing ended: Tue May 28 23:49:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716936573647 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716936573647 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716936573647 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716936573647 ""}
