

================================================================
== Vitis HLS Report for 'dense_Pipeline_dense_for_flat'
================================================================
* Date:           Thu Jan 16 18:30:09 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Non_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.968 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1971|     1971|  19.710 us|  19.710 us|  1971|  1971|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dense_for_flat  |     1969|     1969|        20|         10|          1|   196|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     53|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   5|    370|    727|    -|
|Memory           |       20|   -|      0|      0|    -|
|Multiplexer      |        -|   -|      -|    321|    -|
|Register         |        -|   -|    928|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       20|   5|   1298|   1101|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       16|   6|      3|      6|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U412  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  403|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U413   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  324|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|   5|  370|  727|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |                           Module                          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |dense_weights_0_U  |dense_Pipeline_dense_for_flat_dense_weights_0_ROM_AUTO_1R  |        2|  0|   0|    0|   784|   32|     1|        25088|
    |dense_weights_1_U  |dense_Pipeline_dense_for_flat_dense_weights_1_ROM_AUTO_1R  |        2|  0|   0|    0|   784|   32|     1|        25088|
    |dense_weights_2_U  |dense_Pipeline_dense_for_flat_dense_weights_2_ROM_AUTO_1R  |        2|  0|   0|    0|   784|   32|     1|        25088|
    |dense_weights_3_U  |dense_Pipeline_dense_for_flat_dense_weights_3_ROM_AUTO_1R  |        2|  0|   0|    0|   784|   32|     1|        25088|
    |dense_weights_4_U  |dense_Pipeline_dense_for_flat_dense_weights_4_ROM_AUTO_1R  |        2|  0|   0|    0|   784|   32|     1|        25088|
    |dense_weights_5_U  |dense_Pipeline_dense_for_flat_dense_weights_5_ROM_AUTO_1R  |        2|  0|   0|    0|   784|   32|     1|        25088|
    |dense_weights_6_U  |dense_Pipeline_dense_for_flat_dense_weights_6_ROM_AUTO_1R  |        2|  0|   0|    0|   784|   32|     1|        25088|
    |dense_weights_7_U  |dense_Pipeline_dense_for_flat_dense_weights_7_ROM_AUTO_1R  |        2|  0|   0|    0|   784|   32|     1|        25088|
    |dense_weights_8_U  |dense_Pipeline_dense_for_flat_dense_weights_8_ROM_AUTO_1R  |        2|  0|   0|    0|   784|   32|     1|        25088|
    |dense_weights_9_U  |dense_Pipeline_dense_for_flat_dense_weights_9_ROM_AUTO_1R  |        2|  0|   0|    0|   784|   32|     1|        25088|
    +-------------------+-----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                                                           |       20|  0|   0|    0|  7840|  320|    10|       250880|
    +-------------------+-----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln39_fu_371_p2                |         +|   0|  0|  15|           8|           1|
    |empty_fu_381_p2                   |         +|   0|  0|  17|          10|          10|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln39_fu_365_p2               |      icmp|   0|  0|  15|           8|           7|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  53|          29|          22|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  45|         11|    1|         11|
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1           |   9|          2|    8|         16|
    |dense_array_address0           |  45|         11|    4|         44|
    |dense_array_address1           |  45|         11|    4|         44|
    |flat_to_dense_streams_0_blk_n  |   9|          2|    1|          2|
    |grp_fu_323_p0                  |  45|         11|   32|        352|
    |grp_fu_323_p1                  |  29|          7|   32|        224|
    |grp_fu_327_p0                  |  45|         11|   32|        352|
    |grp_fu_327_p1                  |  13|          3|   32|         96|
    |i_fu_78                        |   9|          2|    8|         16|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 321|         77|  157|       1163|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |  10|   0|   10|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |dense_array_load_1_reg_548            |  32|   0|   32|          0|
    |dense_array_load_2_reg_559            |  32|   0|   32|          0|
    |dense_array_load_3_reg_570            |  32|   0|   32|          0|
    |dense_array_load_4_reg_581            |  32|   0|   32|          0|
    |dense_array_load_5_reg_592            |  32|   0|   32|          0|
    |dense_array_load_6_reg_603            |  32|   0|   32|          0|
    |dense_array_load_7_reg_614            |  32|   0|   32|          0|
    |dense_array_load_8_reg_625            |  32|   0|   32|          0|
    |dense_array_load_9_reg_640            |  32|   0|   32|          0|
    |dense_array_load_reg_537              |  32|   0|   32|          0|
    |dense_weights_0_load_reg_481          |  32|   0|   32|          0|
    |dense_weights_1_load_reg_486          |  32|   0|   32|          0|
    |dense_weights_2_load_reg_491          |  32|   0|   32|          0|
    |dense_weights_3_load_reg_496          |  32|   0|   32|          0|
    |dense_weights_4_load_reg_501          |  32|   0|   32|          0|
    |dense_weights_5_load_reg_506          |  32|   0|   32|          0|
    |dense_weights_6_load_reg_511          |  32|   0|   32|          0|
    |dense_weights_7_load_reg_516          |  32|   0|   32|          0|
    |dense_weights_8_load_reg_521          |  32|   0|   32|          0|
    |flat_to_dense_streams_0_read_reg_476  |  32|   0|   32|          0|
    |flat_value_reg_532                    |  32|   0|   32|          0|
    |i_fu_78                               |   8|   0|    8|          0|
    |icmp_ln39_reg_416                     |   1|   0|    1|          0|
    |mul7_8_reg_645                        |  32|   0|   32|          0|
    |mul7_9_reg_650                        |  32|   0|   32|          0|
    |reg_332                               |  32|   0|   32|          0|
    |reg_337                               |  32|   0|   32|          0|
    |reg_342                               |  32|   0|   32|          0|
    |reg_347                               |  32|   0|   32|          0|
    |reg_352                               |  32|   0|   32|          0|
    |zext_ln46_reg_420                     |  10|   0|   64|         54|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 928|   0|  982|         54|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  dense_Pipeline_dense_for_flat|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  dense_Pipeline_dense_for_flat|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  dense_Pipeline_dense_for_flat|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  dense_Pipeline_dense_for_flat|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  dense_Pipeline_dense_for_flat|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  dense_Pipeline_dense_for_flat|  return value|
|dense_array_address0             |  out|    4|   ap_memory|                    dense_array|         array|
|dense_array_ce0                  |  out|    1|   ap_memory|                    dense_array|         array|
|dense_array_we0                  |  out|    1|   ap_memory|                    dense_array|         array|
|dense_array_d0                   |  out|   32|   ap_memory|                    dense_array|         array|
|dense_array_address1             |  out|    4|   ap_memory|                    dense_array|         array|
|dense_array_ce1                  |  out|    1|   ap_memory|                    dense_array|         array|
|dense_array_q1                   |   in|   32|   ap_memory|                    dense_array|         array|
|flat_to_dense_streams_0_dout     |   in|   32|     ap_fifo|        flat_to_dense_streams_0|       pointer|
|flat_to_dense_streams_0_empty_n  |   in|    1|     ap_fifo|        flat_to_dense_streams_0|       pointer|
|flat_to_dense_streams_0_read     |  out|    1|     ap_fifo|        flat_to_dense_streams_0|       pointer|
|mul                              |   in|   10|     ap_none|                            mul|        scalar|
+---------------------------------+-----+-----+------------+-------------------------------+--------------+

