Partition Merge report for DE1_SoC_Computer
Sat May 07 20:58:00 2022
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Warnings
  6. Partition Merge Partition Statistics
  7. Partition Merge Partition Pin Processing
  8. Partition Merge Resource Usage Summary
  9. Partition Merge RAM Summary
 10. Partition Merge DSP Block Usage Summary
 11. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Partition Merge Summary                                                       ;
+---------------------------------+---------------------------------------------+
; Partition Merge Status          ; Successful - Sat May 07 20:58:00 2022       ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                   ; DE1_SoC_Computer                            ;
; Top-level Entity Name           ; DE1_SoC_Computer                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 11350                                       ;
; Total pins                      ; 368                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,563,648                                   ;
; Total DSP Blocks                ; 90                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 3                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                                                                                                                                                        ;
+-------------------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Name                                  ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents                                                                                                                                        ;
+-------------------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Top                                             ; User-created   ; Source File       ; Source File            ;                                                                                                                                                           ;
; Computer_System:The_System                      ; User-created   ; Source File       ; Source File            ; Computer_System:The_System                                                                                                                                ;
; Computer_System_ARM_A9_HPS_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border ;
; multi_hier                                      ; User-created   ; Source File       ; Source File            ; HexDigit:Digit0, HexDigit:Digit1, HexDigit:Digit2, HexDigit:Digit3                                                                                        ;
; sld_hub:auto_hub                                ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0                  ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0                                                                                                                            ;
; hard_block:auto_generated_inst                  ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst                                                                                                                            ;
+-------------------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                   ;
+----------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------+---------+
; Name                                                                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                              ; Details ;
+----------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------+---------+
; CLOCK_50                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                       ; N/A     ;
; Computer_System:The_System|pio_a_external_connection_export[0]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_a|data_out[0]             ; N/A     ;
; Computer_System:The_System|pio_a_external_connection_export[10]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_a|data_out[10]            ; N/A     ;
; Computer_System:The_System|pio_a_external_connection_export[11]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_a|data_out[11]            ; N/A     ;
; Computer_System:The_System|pio_a_external_connection_export[12]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_a|data_out[12]            ; N/A     ;
; Computer_System:The_System|pio_a_external_connection_export[13]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_a|data_out[13]            ; N/A     ;
; Computer_System:The_System|pio_a_external_connection_export[14]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_a|data_out[14]            ; N/A     ;
; Computer_System:The_System|pio_a_external_connection_export[15]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_a|data_out[15]            ; N/A     ;
; Computer_System:The_System|pio_a_external_connection_export[16]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_a|data_out[16]            ; N/A     ;
; Computer_System:The_System|pio_a_external_connection_export[17]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_a|data_out[17]            ; N/A     ;
; Computer_System:The_System|pio_a_external_connection_export[18]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_a|data_out[18]            ; N/A     ;
; Computer_System:The_System|pio_a_external_connection_export[19]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_a|data_out[19]            ; N/A     ;
; Computer_System:The_System|pio_a_external_connection_export[1]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_a|data_out[1]             ; N/A     ;
; Computer_System:The_System|pio_a_external_connection_export[20]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_a|data_out[20]            ; N/A     ;
; Computer_System:The_System|pio_a_external_connection_export[21]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_a|data_out[21]            ; N/A     ;
; Computer_System:The_System|pio_a_external_connection_export[22]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_a|data_out[22]            ; N/A     ;
; Computer_System:The_System|pio_a_external_connection_export[23]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_a|data_out[23]            ; N/A     ;
; Computer_System:The_System|pio_a_external_connection_export[24]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_a|data_out[24]            ; N/A     ;
; Computer_System:The_System|pio_a_external_connection_export[25]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_a|data_out[25]            ; N/A     ;
; Computer_System:The_System|pio_a_external_connection_export[26]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_a|data_out[26]            ; N/A     ;
; Computer_System:The_System|pio_a_external_connection_export[2]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_a|data_out[2]             ; N/A     ;
; Computer_System:The_System|pio_a_external_connection_export[3]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_a|data_out[3]             ; N/A     ;
; Computer_System:The_System|pio_a_external_connection_export[4]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_a|data_out[4]             ; N/A     ;
; Computer_System:The_System|pio_a_external_connection_export[5]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_a|data_out[5]             ; N/A     ;
; Computer_System:The_System|pio_a_external_connection_export[6]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_a|data_out[6]             ; N/A     ;
; Computer_System:The_System|pio_a_external_connection_export[7]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_a|data_out[7]             ; N/A     ;
; Computer_System:The_System|pio_a_external_connection_export[8]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_a|data_out[8]             ; N/A     ;
; Computer_System:The_System|pio_a_external_connection_export[9]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_a|data_out[9]             ; N/A     ;
; Computer_System:The_System|pio_b_external_connection_export[0]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_b|data_out[0]             ; N/A     ;
; Computer_System:The_System|pio_b_external_connection_export[10]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_b|data_out[10]            ; N/A     ;
; Computer_System:The_System|pio_b_external_connection_export[11]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_b|data_out[11]            ; N/A     ;
; Computer_System:The_System|pio_b_external_connection_export[12]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_b|data_out[12]            ; N/A     ;
; Computer_System:The_System|pio_b_external_connection_export[13]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_b|data_out[13]            ; N/A     ;
; Computer_System:The_System|pio_b_external_connection_export[14]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_b|data_out[14]            ; N/A     ;
; Computer_System:The_System|pio_b_external_connection_export[15]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_b|data_out[15]            ; N/A     ;
; Computer_System:The_System|pio_b_external_connection_export[16]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_b|data_out[16]            ; N/A     ;
; Computer_System:The_System|pio_b_external_connection_export[17]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_b|data_out[17]            ; N/A     ;
; Computer_System:The_System|pio_b_external_connection_export[18]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_b|data_out[18]            ; N/A     ;
; Computer_System:The_System|pio_b_external_connection_export[19]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_b|data_out[19]            ; N/A     ;
; Computer_System:The_System|pio_b_external_connection_export[1]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_b|data_out[1]             ; N/A     ;
; Computer_System:The_System|pio_b_external_connection_export[20]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_b|data_out[20]            ; N/A     ;
; Computer_System:The_System|pio_b_external_connection_export[21]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_b|data_out[21]            ; N/A     ;
; Computer_System:The_System|pio_b_external_connection_export[22]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_b|data_out[22]            ; N/A     ;
; Computer_System:The_System|pio_b_external_connection_export[23]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_b|data_out[23]            ; N/A     ;
; Computer_System:The_System|pio_b_external_connection_export[24]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_b|data_out[24]            ; N/A     ;
; Computer_System:The_System|pio_b_external_connection_export[25]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_b|data_out[25]            ; N/A     ;
; Computer_System:The_System|pio_b_external_connection_export[26]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_b|data_out[26]            ; N/A     ;
; Computer_System:The_System|pio_b_external_connection_export[2]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_b|data_out[2]             ; N/A     ;
; Computer_System:The_System|pio_b_external_connection_export[3]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_b|data_out[3]             ; N/A     ;
; Computer_System:The_System|pio_b_external_connection_export[4]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_b|data_out[4]             ; N/A     ;
; Computer_System:The_System|pio_b_external_connection_export[5]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_b|data_out[5]             ; N/A     ;
; Computer_System:The_System|pio_b_external_connection_export[6]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_b|data_out[6]             ; N/A     ;
; Computer_System:The_System|pio_b_external_connection_export[7]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_b|data_out[7]             ; N/A     ;
; Computer_System:The_System|pio_b_external_connection_export[8]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_b|data_out[8]             ; N/A     ;
; Computer_System:The_System|pio_b_external_connection_export[9]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_b|data_out[9]             ; N/A     ;
; Computer_System:The_System|pio_c_external_connection_export[0]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_c|data_out[0]             ; N/A     ;
; Computer_System:The_System|pio_c_external_connection_export[10]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_c|data_out[10]            ; N/A     ;
; Computer_System:The_System|pio_c_external_connection_export[11]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_c|data_out[11]            ; N/A     ;
; Computer_System:The_System|pio_c_external_connection_export[12]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_c|data_out[12]            ; N/A     ;
; Computer_System:The_System|pio_c_external_connection_export[13]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_c|data_out[13]            ; N/A     ;
; Computer_System:The_System|pio_c_external_connection_export[14]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_c|data_out[14]            ; N/A     ;
; Computer_System:The_System|pio_c_external_connection_export[15]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_c|data_out[15]            ; N/A     ;
; Computer_System:The_System|pio_c_external_connection_export[16]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_c|data_out[16]            ; N/A     ;
; Computer_System:The_System|pio_c_external_connection_export[17]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_c|data_out[17]            ; N/A     ;
; Computer_System:The_System|pio_c_external_connection_export[18]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_c|data_out[18]            ; N/A     ;
; Computer_System:The_System|pio_c_external_connection_export[19]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_c|data_out[19]            ; N/A     ;
; Computer_System:The_System|pio_c_external_connection_export[1]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_c|data_out[1]             ; N/A     ;
; Computer_System:The_System|pio_c_external_connection_export[20]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_c|data_out[20]            ; N/A     ;
; Computer_System:The_System|pio_c_external_connection_export[21]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_c|data_out[21]            ; N/A     ;
; Computer_System:The_System|pio_c_external_connection_export[22]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_c|data_out[22]            ; N/A     ;
; Computer_System:The_System|pio_c_external_connection_export[23]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_c|data_out[23]            ; N/A     ;
; Computer_System:The_System|pio_c_external_connection_export[24]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_c|data_out[24]            ; N/A     ;
; Computer_System:The_System|pio_c_external_connection_export[25]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_c|data_out[25]            ; N/A     ;
; Computer_System:The_System|pio_c_external_connection_export[26]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_c|data_out[26]            ; N/A     ;
; Computer_System:The_System|pio_c_external_connection_export[2]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_c|data_out[2]             ; N/A     ;
; Computer_System:The_System|pio_c_external_connection_export[3]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_c|data_out[3]             ; N/A     ;
; Computer_System:The_System|pio_c_external_connection_export[4]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_c|data_out[4]             ; N/A     ;
; Computer_System:The_System|pio_c_external_connection_export[5]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_c|data_out[5]             ; N/A     ;
; Computer_System:The_System|pio_c_external_connection_export[6]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_c|data_out[6]             ; N/A     ;
; Computer_System:The_System|pio_c_external_connection_export[7]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_c|data_out[7]             ; N/A     ;
; Computer_System:The_System|pio_c_external_connection_export[8]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_c|data_out[8]             ; N/A     ;
; Computer_System:The_System|pio_c_external_connection_export[9]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_c|data_out[9]             ; N/A     ;
; Computer_System:The_System|pio_d_external_connection_export[0]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_d|data_out[0]             ; N/A     ;
; Computer_System:The_System|pio_d_external_connection_export[10]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_d|data_out[10]            ; N/A     ;
; Computer_System:The_System|pio_d_external_connection_export[11]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_d|data_out[11]            ; N/A     ;
; Computer_System:The_System|pio_d_external_connection_export[12]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_d|data_out[12]            ; N/A     ;
; Computer_System:The_System|pio_d_external_connection_export[13]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_d|data_out[13]            ; N/A     ;
; Computer_System:The_System|pio_d_external_connection_export[14]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_d|data_out[14]            ; N/A     ;
; Computer_System:The_System|pio_d_external_connection_export[15]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_d|data_out[15]            ; N/A     ;
; Computer_System:The_System|pio_d_external_connection_export[16]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_d|data_out[16]            ; N/A     ;
; Computer_System:The_System|pio_d_external_connection_export[17]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_d|data_out[17]            ; N/A     ;
; Computer_System:The_System|pio_d_external_connection_export[18]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_d|data_out[18]            ; N/A     ;
; Computer_System:The_System|pio_d_external_connection_export[19]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_d|data_out[19]            ; N/A     ;
; Computer_System:The_System|pio_d_external_connection_export[1]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_d|data_out[1]             ; N/A     ;
; Computer_System:The_System|pio_d_external_connection_export[20]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_d|data_out[20]            ; N/A     ;
; Computer_System:The_System|pio_d_external_connection_export[21]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_d|data_out[21]            ; N/A     ;
; Computer_System:The_System|pio_d_external_connection_export[22]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_d|data_out[22]            ; N/A     ;
; Computer_System:The_System|pio_d_external_connection_export[23]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_d|data_out[23]            ; N/A     ;
; Computer_System:The_System|pio_d_external_connection_export[24]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_d|data_out[24]            ; N/A     ;
; Computer_System:The_System|pio_d_external_connection_export[25]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_d|data_out[25]            ; N/A     ;
; Computer_System:The_System|pio_d_external_connection_export[26]      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_d|data_out[26]            ; N/A     ;
; Computer_System:The_System|pio_d_external_connection_export[2]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_d|data_out[2]             ; N/A     ;
; Computer_System:The_System|pio_d_external_connection_export[3]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_d|data_out[3]             ; N/A     ;
; Computer_System:The_System|pio_d_external_connection_export[4]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_d|data_out[4]             ; N/A     ;
; Computer_System:The_System|pio_d_external_connection_export[5]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_d|data_out[5]             ; N/A     ;
; Computer_System:The_System|pio_d_external_connection_export[6]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_d|data_out[6]             ; N/A     ;
; Computer_System:The_System|pio_d_external_connection_export[7]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_d|data_out[7]             ; N/A     ;
; Computer_System:The_System|pio_d_external_connection_export[8]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_d|data_out[8]             ; N/A     ;
; Computer_System:The_System|pio_d_external_connection_export[9]       ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_a:pio_d|data_out[9]             ; N/A     ;
; Computer_System:The_System|pio_reset_external_connection_export      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_reset:pio_reset|data_out        ; N/A     ;
; Computer_System:The_System|pio_reset_external_connection_export      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_reset:pio_reset|data_out        ; N/A     ;
; Computer_System:The_System|pio_wr_addr_external_connection_export[0] ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_wr_addr:pio_wr_addr|data_out[0] ; N/A     ;
; Computer_System:The_System|pio_wr_addr_external_connection_export[1] ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_wr_addr:pio_wr_addr|data_out[1] ; N/A     ;
; Computer_System:The_System|pio_wr_addr_external_connection_export[2] ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_wr_addr:pio_wr_addr|data_out[2] ; N/A     ;
; Computer_System:The_System|pio_wr_addr_external_connection_export[3] ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_wr_addr:pio_wr_addr|data_out[3] ; N/A     ;
; Computer_System:The_System|pio_wr_addr_external_connection_export[4] ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_wr_addr:pio_wr_addr|data_out[4] ; N/A     ;
; Computer_System:The_System|pio_wr_en_external_connection_export      ; pre-synthesis ; connected ; Computer_System:The_System     ; post-synthesis    ; Computer_System:The_System|Computer_System_pio_reset:pio_wr_en|data_out        ; N/A     ;
; audio_input_ready                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audio_input_ready                                                              ; N/A     ;
; bus_addr[0]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; bus_addr[10]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; bus_addr[11]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; bus_addr[12]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                            ; N/A     ;
; bus_addr[13]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                            ; N/A     ;
; bus_addr[14]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; bus_addr[15]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; bus_addr[16]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; bus_addr[17]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; bus_addr[18]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; bus_addr[19]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; bus_addr[1]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; bus_addr[20]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; bus_addr[21]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; bus_addr[22]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; bus_addr[23]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; bus_addr[24]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; bus_addr[25]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; bus_addr[26]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; bus_addr[27]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; bus_addr[28]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; bus_addr[29]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; bus_addr[2]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bus_addr[2]                                                                    ; N/A     ;
; bus_addr[30]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; bus_addr[31]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; bus_addr[3]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bus_addr[3]                                                                    ; N/A     ;
; bus_addr[4]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; bus_addr[5]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; bus_addr[6]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                            ; N/A     ;
; bus_addr[7]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; bus_addr[8]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; bus_addr[9]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; bus_byte_enable[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                            ; N/A     ;
; bus_byte_enable[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                            ; N/A     ;
; bus_byte_enable[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                            ; N/A     ;
; bus_byte_enable[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                            ; N/A     ;
; bus_read                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bus_read                                                                       ; N/A     ;
; bus_write                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bus_write                                                                      ; N/A     ;
; bus_write_data[0]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; bus_write_data[10]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bus_write_data[10]                                                             ; N/A     ;
; bus_write_data[11]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bus_write_data[11]                                                             ; N/A     ;
; bus_write_data[12]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bus_write_data[12]                                                             ; N/A     ;
; bus_write_data[13]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bus_write_data[13]                                                             ; N/A     ;
; bus_write_data[14]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bus_write_data[14]                                                             ; N/A     ;
; bus_write_data[15]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bus_write_data[15]                                                             ; N/A     ;
; bus_write_data[16]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bus_write_data[16]                                                             ; N/A     ;
; bus_write_data[17]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bus_write_data[17]                                                             ; N/A     ;
; bus_write_data[18]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bus_write_data[18]                                                             ; N/A     ;
; bus_write_data[19]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bus_write_data[19]                                                             ; N/A     ;
; bus_write_data[1]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; bus_write_data[20]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bus_write_data[20]                                                             ; N/A     ;
; bus_write_data[21]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bus_write_data[21]                                                             ; N/A     ;
; bus_write_data[22]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bus_write_data[22]                                                             ; N/A     ;
; bus_write_data[23]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bus_write_data[23]                                                             ; N/A     ;
; bus_write_data[24]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bus_write_data[24]                                                             ; N/A     ;
; bus_write_data[25]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bus_write_data[25]                                                             ; N/A     ;
; bus_write_data[26]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bus_write_data[26]                                                             ; N/A     ;
; bus_write_data[27]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bus_write_data[27]                                                             ; N/A     ;
; bus_write_data[28]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bus_write_data[28]                                                             ; N/A     ;
; bus_write_data[29]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bus_write_data[29]                                                             ; N/A     ;
; bus_write_data[2]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; bus_write_data[30]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bus_write_data[30]                                                             ; N/A     ;
; bus_write_data[31]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bus_write_data[31]                                                             ; N/A     ;
; bus_write_data[3]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; bus_write_data[4]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; bus_write_data[5]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bus_write_data[5]                                                              ; N/A     ;
; bus_write_data[6]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bus_write_data[6]                                                              ; N/A     ;
; bus_write_data[7]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bus_write_data[7]                                                              ; N/A     ;
; bus_write_data[8]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bus_write_data[8]                                                              ; N/A     ;
; bus_write_data[9]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bus_write_data[9]                                                              ; N/A     ;
; fifo_space[0]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_space[0]                                                                  ; N/A     ;
; fifo_space[1]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_space[1]                                                                  ; N/A     ;
; fifo_space[2]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_space[2]                                                                  ; N/A     ;
; fifo_space[3]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_space[3]                                                                  ; N/A     ;
; fifo_space[4]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_space[4]                                                                  ; N/A     ;
; fifo_space[5]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_space[5]                                                                  ; N/A     ;
; fifo_space[6]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_space[6]                                                                  ; N/A     ;
; fifo_space[7]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_space[7]                                                                  ; N/A     ;
; phasor:audio_syn[1].x_phasor|address[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|address[0]                                        ; N/A     ;
; phasor:audio_syn[1].x_phasor|address[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|address[1]                                        ; N/A     ;
; phasor:audio_syn[1].x_phasor|address[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|address[2]                                        ; N/A     ;
; phasor:audio_syn[1].x_phasor|address[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|address[3]                                        ; N/A     ;
; phasor:audio_syn[1].x_phasor|address[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|address[4]                                        ; N/A     ;
; phasor:audio_syn[1].x_phasor|address[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|address[5]                                        ; N/A     ;
; phasor:audio_syn[1].x_phasor|address[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|address[6]                                        ; N/A     ;
; phasor:audio_syn[1].x_phasor|address[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|address[7]                                        ; N/A     ;
; phasor:audio_syn[1].x_phasor|clk                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audio_clk                                                                      ; N/A     ;
; phasor:audio_syn[1].x_phasor|cosine_mag[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_b[0][0]                                                                  ; N/A     ;
; phasor:audio_syn[1].x_phasor|cosine_mag[10]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_b[0][10]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|cosine_mag[11]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_b[0][11]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|cosine_mag[12]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_b[0][12]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|cosine_mag[13]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_b[0][13]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|cosine_mag[14]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_b[0][14]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|cosine_mag[15]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_b[0][15]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|cosine_mag[16]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_b[0][16]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|cosine_mag[17]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_b[0][17]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|cosine_mag[18]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_b[0][18]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|cosine_mag[19]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_b[0][19]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|cosine_mag[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_b[0][1]                                                                  ; N/A     ;
; phasor:audio_syn[1].x_phasor|cosine_mag[20]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_b[0][20]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|cosine_mag[21]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_b[0][21]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|cosine_mag[22]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_b[0][22]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|cosine_mag[23]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_b[0][23]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|cosine_mag[24]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_b[0][24]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|cosine_mag[25]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_b[0][25]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|cosine_mag[26]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_b[0][26]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|cosine_mag[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_b[0][2]                                                                  ; N/A     ;
; phasor:audio_syn[1].x_phasor|cosine_mag[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_b[0][3]                                                                  ; N/A     ;
; phasor:audio_syn[1].x_phasor|cosine_mag[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_b[0][4]                                                                  ; N/A     ;
; phasor:audio_syn[1].x_phasor|cosine_mag[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_b[0][5]                                                                  ; N/A     ;
; phasor:audio_syn[1].x_phasor|cosine_mag[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_b[0][6]                                                                  ; N/A     ;
; phasor:audio_syn[1].x_phasor|cosine_mag[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_b[0][7]                                                                  ; N/A     ;
; phasor:audio_syn[1].x_phasor|cosine_mag[8]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_b[0][8]                                                                  ; N/A     ;
; phasor:audio_syn[1].x_phasor|cosine_mag[9]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_b[0][9]                                                                  ; N/A     ;
; phasor:audio_syn[1].x_phasor|freq[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                            ; N/A     ;
; phasor:audio_syn[1].x_phasor|freq[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; phasor:audio_syn[1].x_phasor|freq[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; phasor:audio_syn[1].x_phasor|freq[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; phasor:audio_syn[1].x_phasor|freq[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; phasor:audio_syn[1].x_phasor|out[0]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|Add1~1                                            ; N/A     ;
; phasor:audio_syn[1].x_phasor|out[10]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|Add1~5                                            ; N/A     ;
; phasor:audio_syn[1].x_phasor|out[11]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|Add1~9                                            ; N/A     ;
; phasor:audio_syn[1].x_phasor|out[12]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|Add1~13                                           ; N/A     ;
; phasor:audio_syn[1].x_phasor|out[13]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|Add1~17                                           ; N/A     ;
; phasor:audio_syn[1].x_phasor|out[14]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|Add1~21                                           ; N/A     ;
; phasor:audio_syn[1].x_phasor|out[15]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|Add1~25                                           ; N/A     ;
; phasor:audio_syn[1].x_phasor|out[16]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|Add1~29                                           ; N/A     ;
; phasor:audio_syn[1].x_phasor|out[17]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|Add1~33                                           ; N/A     ;
; phasor:audio_syn[1].x_phasor|out[18]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|Add1~37                                           ; N/A     ;
; phasor:audio_syn[1].x_phasor|out[19]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|Add1~41                                           ; N/A     ;
; phasor:audio_syn[1].x_phasor|out[1]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|Add1~45                                           ; N/A     ;
; phasor:audio_syn[1].x_phasor|out[20]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|Add1~49                                           ; N/A     ;
; phasor:audio_syn[1].x_phasor|out[21]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|Add1~53                                           ; N/A     ;
; phasor:audio_syn[1].x_phasor|out[22]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|Add1~57                                           ; N/A     ;
; phasor:audio_syn[1].x_phasor|out[23]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|Add1~61                                           ; N/A     ;
; phasor:audio_syn[1].x_phasor|out[24]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|Add1~65                                           ; N/A     ;
; phasor:audio_syn[1].x_phasor|out[25]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|Add1~69                                           ; N/A     ;
; phasor:audio_syn[1].x_phasor|out[26]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|Add1~73                                           ; N/A     ;
; phasor:audio_syn[1].x_phasor|out[2]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|Add1~77                                           ; N/A     ;
; phasor:audio_syn[1].x_phasor|out[3]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|Add1~81                                           ; N/A     ;
; phasor:audio_syn[1].x_phasor|out[4]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|Add1~85                                           ; N/A     ;
; phasor:audio_syn[1].x_phasor|out[5]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|Add1~89                                           ; N/A     ;
; phasor:audio_syn[1].x_phasor|out[6]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|Add1~93                                           ; N/A     ;
; phasor:audio_syn[1].x_phasor|out[7]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|Add1~97                                           ; N/A     ;
; phasor:audio_syn[1].x_phasor|out[8]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|Add1~101                                          ; N/A     ;
; phasor:audio_syn[1].x_phasor|out[9]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|Add1~105                                          ; N/A     ;
; phasor:audio_syn[1].x_phasor|reset                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset                                                                          ; N/A     ;
; phasor:audio_syn[1].x_phasor|sine_mag[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_a[0][0]                                                                  ; N/A     ;
; phasor:audio_syn[1].x_phasor|sine_mag[10]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_a[0][10]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|sine_mag[11]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_a[0][11]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|sine_mag[12]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_a[0][12]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|sine_mag[13]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_a[0][13]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|sine_mag[14]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_a[0][14]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|sine_mag[15]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_a[0][15]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|sine_mag[16]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_a[0][16]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|sine_mag[17]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_a[0][17]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|sine_mag[18]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_a[0][18]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|sine_mag[19]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_a[0][19]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|sine_mag[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_a[0][1]                                                                  ; N/A     ;
; phasor:audio_syn[1].x_phasor|sine_mag[20]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_a[0][20]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|sine_mag[21]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_a[0][21]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|sine_mag[22]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_a[0][22]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|sine_mag[23]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_a[0][23]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|sine_mag[24]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_a[0][24]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|sine_mag[25]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_a[0][25]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|sine_mag[26]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_a[0][26]                                                                 ; N/A     ;
; phasor:audio_syn[1].x_phasor|sine_mag[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_a[0][2]                                                                  ; N/A     ;
; phasor:audio_syn[1].x_phasor|sine_mag[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_a[0][3]                                                                  ; N/A     ;
; phasor:audio_syn[1].x_phasor|sine_mag[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_a[0][4]                                                                  ; N/A     ;
; phasor:audio_syn[1].x_phasor|sine_mag[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_a[0][5]                                                                  ; N/A     ;
; phasor:audio_syn[1].x_phasor|sine_mag[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_a[0][6]                                                                  ; N/A     ;
; phasor:audio_syn[1].x_phasor|sine_mag[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_a[0][7]                                                                  ; N/A     ;
; phasor:audio_syn[1].x_phasor|sine_mag[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_a[0][8]                                                                  ; N/A     ;
; phasor:audio_syn[1].x_phasor|sine_mag[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_a[0][9]                                                                  ; N/A     ;
; phasor:audio_syn[1].y_phasor|address[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|address[0]                                        ; N/A     ;
; phasor:audio_syn[1].y_phasor|address[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|address[1]                                        ; N/A     ;
; phasor:audio_syn[1].y_phasor|address[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|address[2]                                        ; N/A     ;
; phasor:audio_syn[1].y_phasor|address[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|address[3]                                        ; N/A     ;
; phasor:audio_syn[1].y_phasor|address[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|address[4]                                        ; N/A     ;
; phasor:audio_syn[1].y_phasor|address[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|address[5]                                        ; N/A     ;
; phasor:audio_syn[1].y_phasor|address[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|address[6]                                        ; N/A     ;
; phasor:audio_syn[1].y_phasor|address[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].x_phasor|address[7]                                        ; N/A     ;
; phasor:audio_syn[1].y_phasor|clk                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audio_clk                                                                      ; N/A     ;
; phasor:audio_syn[1].y_phasor|cosine_mag[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_d[0][0]                                                                  ; N/A     ;
; phasor:audio_syn[1].y_phasor|cosine_mag[10]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_d[0][10]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|cosine_mag[11]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_d[0][11]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|cosine_mag[12]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_d[0][12]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|cosine_mag[13]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_d[0][13]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|cosine_mag[14]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_d[0][14]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|cosine_mag[15]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_d[0][15]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|cosine_mag[16]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_d[0][16]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|cosine_mag[17]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_d[0][17]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|cosine_mag[18]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_d[0][18]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|cosine_mag[19]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_d[0][19]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|cosine_mag[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_d[0][1]                                                                  ; N/A     ;
; phasor:audio_syn[1].y_phasor|cosine_mag[20]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_d[0][20]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|cosine_mag[21]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_d[0][21]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|cosine_mag[22]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_d[0][22]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|cosine_mag[23]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_d[0][23]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|cosine_mag[24]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_d[0][24]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|cosine_mag[25]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_d[0][25]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|cosine_mag[26]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_d[0][26]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|cosine_mag[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_d[0][2]                                                                  ; N/A     ;
; phasor:audio_syn[1].y_phasor|cosine_mag[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_d[0][3]                                                                  ; N/A     ;
; phasor:audio_syn[1].y_phasor|cosine_mag[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_d[0][4]                                                                  ; N/A     ;
; phasor:audio_syn[1].y_phasor|cosine_mag[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_d[0][5]                                                                  ; N/A     ;
; phasor:audio_syn[1].y_phasor|cosine_mag[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_d[0][6]                                                                  ; N/A     ;
; phasor:audio_syn[1].y_phasor|cosine_mag[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_d[0][7]                                                                  ; N/A     ;
; phasor:audio_syn[1].y_phasor|cosine_mag[8]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_d[0][8]                                                                  ; N/A     ;
; phasor:audio_syn[1].y_phasor|cosine_mag[9]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_d[0][9]                                                                  ; N/A     ;
; phasor:audio_syn[1].y_phasor|freq[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                            ; N/A     ;
; phasor:audio_syn[1].y_phasor|freq[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; phasor:audio_syn[1].y_phasor|freq[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; phasor:audio_syn[1].y_phasor|freq[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; phasor:audio_syn[1].y_phasor|freq[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; phasor:audio_syn[1].y_phasor|out[0]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].y_phasor|Add1~1                                            ; N/A     ;
; phasor:audio_syn[1].y_phasor|out[10]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].y_phasor|Add1~5                                            ; N/A     ;
; phasor:audio_syn[1].y_phasor|out[11]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].y_phasor|Add1~9                                            ; N/A     ;
; phasor:audio_syn[1].y_phasor|out[12]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].y_phasor|Add1~13                                           ; N/A     ;
; phasor:audio_syn[1].y_phasor|out[13]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].y_phasor|Add1~17                                           ; N/A     ;
; phasor:audio_syn[1].y_phasor|out[14]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].y_phasor|Add1~21                                           ; N/A     ;
; phasor:audio_syn[1].y_phasor|out[15]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].y_phasor|Add1~25                                           ; N/A     ;
; phasor:audio_syn[1].y_phasor|out[16]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].y_phasor|Add1~29                                           ; N/A     ;
; phasor:audio_syn[1].y_phasor|out[17]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].y_phasor|Add1~33                                           ; N/A     ;
; phasor:audio_syn[1].y_phasor|out[18]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].y_phasor|Add1~37                                           ; N/A     ;
; phasor:audio_syn[1].y_phasor|out[19]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].y_phasor|Add1~41                                           ; N/A     ;
; phasor:audio_syn[1].y_phasor|out[1]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].y_phasor|Add1~45                                           ; N/A     ;
; phasor:audio_syn[1].y_phasor|out[20]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].y_phasor|Add1~49                                           ; N/A     ;
; phasor:audio_syn[1].y_phasor|out[21]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].y_phasor|Add1~53                                           ; N/A     ;
; phasor:audio_syn[1].y_phasor|out[22]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].y_phasor|Add1~57                                           ; N/A     ;
; phasor:audio_syn[1].y_phasor|out[23]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].y_phasor|Add1~61                                           ; N/A     ;
; phasor:audio_syn[1].y_phasor|out[24]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].y_phasor|Add1~65                                           ; N/A     ;
; phasor:audio_syn[1].y_phasor|out[25]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].y_phasor|Add1~69                                           ; N/A     ;
; phasor:audio_syn[1].y_phasor|out[26]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].y_phasor|Add1~73                                           ; N/A     ;
; phasor:audio_syn[1].y_phasor|out[2]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].y_phasor|Add1~77                                           ; N/A     ;
; phasor:audio_syn[1].y_phasor|out[3]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].y_phasor|Add1~81                                           ; N/A     ;
; phasor:audio_syn[1].y_phasor|out[4]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].y_phasor|Add1~85                                           ; N/A     ;
; phasor:audio_syn[1].y_phasor|out[5]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].y_phasor|Add1~89                                           ; N/A     ;
; phasor:audio_syn[1].y_phasor|out[6]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].y_phasor|Add1~93                                           ; N/A     ;
; phasor:audio_syn[1].y_phasor|out[7]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].y_phasor|Add1~97                                           ; N/A     ;
; phasor:audio_syn[1].y_phasor|out[8]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].y_phasor|Add1~101                                          ; N/A     ;
; phasor:audio_syn[1].y_phasor|out[9]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phasor:audio_syn[1].y_phasor|Add1~105                                          ; N/A     ;
; phasor:audio_syn[1].y_phasor|reset                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset                                                                          ; N/A     ;
; phasor:audio_syn[1].y_phasor|sine_mag[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_c[0][0]                                                                  ; N/A     ;
; phasor:audio_syn[1].y_phasor|sine_mag[10]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_c[0][10]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|sine_mag[11]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_c[0][11]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|sine_mag[12]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_c[0][12]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|sine_mag[13]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_c[0][13]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|sine_mag[14]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_c[0][14]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|sine_mag[15]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_c[0][15]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|sine_mag[16]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_c[0][16]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|sine_mag[17]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_c[0][17]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|sine_mag[18]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_c[0][18]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|sine_mag[19]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_c[0][19]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|sine_mag[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_c[0][1]                                                                  ; N/A     ;
; phasor:audio_syn[1].y_phasor|sine_mag[20]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_c[0][20]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|sine_mag[21]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_c[0][21]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|sine_mag[22]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_c[0][22]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|sine_mag[23]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_c[0][23]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|sine_mag[24]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_c[0][24]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|sine_mag[25]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_c[0][25]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|sine_mag[26]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_c[0][26]                                                                 ; N/A     ;
; phasor:audio_syn[1].y_phasor|sine_mag[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_c[0][2]                                                                  ; N/A     ;
; phasor:audio_syn[1].y_phasor|sine_mag[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_c[0][3]                                                                  ; N/A     ;
; phasor:audio_syn[1].y_phasor|sine_mag[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_c[0][4]                                                                  ; N/A     ;
; phasor:audio_syn[1].y_phasor|sine_mag[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_c[0][5]                                                                  ; N/A     ;
; phasor:audio_syn[1].y_phasor|sine_mag[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_c[0][6]                                                                  ; N/A     ;
; phasor:audio_syn[1].y_phasor|sine_mag[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_c[0][7]                                                                  ; N/A     ;
; phasor:audio_syn[1].y_phasor|sine_mag[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_c[0][8]                                                                  ; N/A     ;
; phasor:audio_syn[1].y_phasor|sine_mag[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; coeff_c[0][9]                                                                  ; N/A     ;
; reset                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset                                                                          ; N/A     ;
; reset                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset                                                                          ; N/A     ;
; state.0000                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state.0000~_wirecell                                                           ; N/A     ;
; state.0001                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state.0001                                                                     ; N/A     ;
; state.0010                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state.0010                                                                     ; N/A     ;
; state.0011                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state.0011                                                                     ; N/A     ;
; state.0100                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state.0100                                                                     ; N/A     ;
; state.0101                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state.0101                                                                     ; N/A     ;
; state.0110                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; state.0111                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; state.1000                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; state.1001                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; state.1010                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; state.1011                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; state.1100                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; state.1101                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
+----------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Warnings                                                                                                  ;
+-------------------------------------------------------------------------------+----------------------------+------------------------+
; Port                                                                          ; Partition                  ; Info                   ;
+-------------------------------------------------------------------------------+----------------------------+------------------------+
; HexDigit:Digit3|num[3]                                                        ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|num[2]                                                        ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|num[1]                                                        ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|num[0]                                                        ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|num[3]                                                        ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|num[2]                                                        ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|num[1]                                                        ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|num[0]                                                        ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|num[3]                                                        ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|num[2]                                                        ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|num[1]                                                        ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|num[0]                                                        ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|num[3]                                                        ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|num[2]                                                        ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|num[1]                                                        ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|num[0]                                                        ; multi_hier                 ; Driven by constant GND ;
; Computer_System:The_System|bus_master_audio_external_interface_write_data[4]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|bus_master_audio_external_interface_write_data[3]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|bus_master_audio_external_interface_write_data[2]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|bus_master_audio_external_interface_write_data[1]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|bus_master_audio_external_interface_write_data[0]  ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|audio_pll_ref_reset_reset                          ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|vga_pll_ref_reset_reset                            ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|system_pll_ref_reset_reset                         ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|bus_master_audio_external_interface_address[15]    ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|bus_master_audio_external_interface_address[14]    ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|bus_master_audio_external_interface_address[11]    ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|bus_master_audio_external_interface_address[10]    ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|bus_master_audio_external_interface_address[9]     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|bus_master_audio_external_interface_address[8]     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|bus_master_audio_external_interface_address[7]     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|bus_master_audio_external_interface_address[5]     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|bus_master_audio_external_interface_address[1]     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|bus_master_audio_external_interface_address[0]     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|bus_master_audio_external_interface_address[4]     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|bus_master_audio_external_interface_byte_enable[2] ; Computer_System:The_System ; Driven by constant VCC ;
; Computer_System:The_System|bus_master_audio_external_interface_byte_enable[3] ; Computer_System:The_System ; Driven by constant VCC ;
; Computer_System:The_System|bus_master_audio_external_interface_byte_enable[1] ; Computer_System:The_System ; Driven by constant VCC ;
; Computer_System:The_System|bus_master_audio_external_interface_byte_enable[0] ; Computer_System:The_System ; Driven by constant VCC ;
; Computer_System:The_System|bus_master_audio_external_interface_address[13]    ; Computer_System:The_System ; Driven by constant VCC ;
; Computer_System:The_System|bus_master_audio_external_interface_address[12]    ; Computer_System:The_System ; Driven by constant VCC ;
; Computer_System:The_System|bus_master_audio_external_interface_address[6]     ; Computer_System:The_System ; Driven by constant VCC ;
; Computer_System:The_System|vga_SYNC                                           ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|sdram_cke                                          ; Computer_System:The_System ; Driven by constant VCC ;
; HexDigit:Digit3|segs[5]                                                       ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|segs[4]                                                       ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|segs[3]                                                       ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|segs[2]                                                       ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|segs[1]                                                       ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|segs[0]                                                       ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|segs[5]                                                       ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|segs[4]                                                       ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|segs[3]                                                       ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|segs[2]                                                       ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|segs[1]                                                       ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|segs[0]                                                       ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|segs[5]                                                       ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|segs[4]                                                       ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|segs[3]                                                       ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|segs[2]                                                       ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|segs[1]                                                       ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|segs[0]                                                       ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|segs[5]                                                       ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|segs[4]                                                       ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|segs[3]                                                       ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|segs[2]                                                       ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|segs[1]                                                       ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|segs[0]                                                       ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|segs[6]                                                       ; multi_hier                 ; Driven by constant VCC ;
; HexDigit:Digit2|segs[6]                                                       ; multi_hier                 ; Driven by constant VCC ;
; HexDigit:Digit1|segs[6]                                                       ; multi_hier                 ; Driven by constant VCC ;
; HexDigit:Digit0|segs[6]                                                       ; multi_hier                 ; Driven by constant VCC ;
; Computer_System:The_System|bus_master_audio_external_interface_read_data[0]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_read_data[1]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_read_data[2]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_read_data[3]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_read_data[4]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_read_data[5]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_read_data[6]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_read_data[7]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_read_data[8]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_read_data[9]   ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_read_data[10]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_read_data[11]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_read_data[12]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_read_data[13]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_read_data[14]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_read_data[15]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_read_data[16]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_read_data[17]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_read_data[18]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_read_data[19]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_read_data[20]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_read_data[21]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_read_data[22]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_read_data[23]  ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_address[4]     ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_address[0]     ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_address[1]     ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_address[5]     ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_address[6]     ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_address[7]     ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_address[8]     ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_address[9]     ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_address[10]    ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_address[11]    ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_address[12]    ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_address[13]    ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_address[14]    ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|bus_master_audio_external_interface_address[15]    ; Computer_System:The_System ; No fanout              ;
; HexDigit:Digit0|num[0]                                                        ; multi_hier                 ; No fanout              ;
; HexDigit:Digit0|num[1]                                                        ; multi_hier                 ; No fanout              ;
; HexDigit:Digit0|num[2]                                                        ; multi_hier                 ; No fanout              ;
; HexDigit:Digit0|num[3]                                                        ; multi_hier                 ; No fanout              ;
; HexDigit:Digit1|num[0]                                                        ; multi_hier                 ; No fanout              ;
; HexDigit:Digit1|num[1]                                                        ; multi_hier                 ; No fanout              ;
; HexDigit:Digit1|num[2]                                                        ; multi_hier                 ; No fanout              ;
; HexDigit:Digit1|num[3]                                                        ; multi_hier                 ; No fanout              ;
; HexDigit:Digit2|num[0]                                                        ; multi_hier                 ; No fanout              ;
; HexDigit:Digit2|num[1]                                                        ; multi_hier                 ; No fanout              ;
; HexDigit:Digit2|num[2]                                                        ; multi_hier                 ; No fanout              ;
; HexDigit:Digit2|num[3]                                                        ; multi_hier                 ; No fanout              ;
; HexDigit:Digit3|num[0]                                                        ; multi_hier                 ; No fanout              ;
; HexDigit:Digit3|num[1]                                                        ; multi_hier                 ; No fanout              ;
; HexDigit:Digit3|num[2]                                                        ; multi_hier                 ; No fanout              ;
; HexDigit:Digit3|num[3]                                                        ; multi_hier                 ; No fanout              ;
+-------------------------------------------------------------------------------+----------------------------+------------------------+
Note: The Incremental Compilation Advisor can be used to get more detailed recommendations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                                                                                                                             ;
+--------------------------------------------------------+--------+----------------------------+-------------------------------------------------+------------+------------------+--------------------------------+--------------------------------+
; Statistic                                              ; Top    ; Computer_System:The_System ; Computer_System_ARM_A9_HPS_hps_io_border:border ; multi_hier ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+--------------------------------------------------------+--------+----------------------------+-------------------------------------------------+------------+------------------+--------------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed)            ; 1441   ; 4703                       ; 14                                              ; 1          ; 58               ; 1125                           ; 0                              ;
;                                                        ;        ;                            ;                                                 ;            ;                  ;                                ;                                ;
; Combinational ALUT usage for logic                     ; 1595   ; 8726                       ; 1                                               ; 2          ; 92               ; 224                            ; 0                              ;
;     -- 7 input functions                               ; 0      ; 34                         ; 0                                               ; 0          ; 1                ; 0                              ; 0                              ;
;     -- 6 input functions                               ; 175    ; 1532                       ; 0                                               ; 0          ; 11               ; 63                             ; 0                              ;
;     -- 5 input functions                               ; 47     ; 1400                       ; 0                                               ; 0          ; 23               ; 25                             ; 0                              ;
;     -- 4 input functions                               ; 67     ; 1845                       ; 0                                               ; 0          ; 18               ; 21                             ; 0                              ;
;     -- <=3 input functions                             ; 1306   ; 3915                       ; 1                                               ; 2          ; 39               ; 115                            ; 0                              ;
; Memory ALUT usage                                      ; 0      ; 0                          ; 0                                               ; 0          ; 0                ; 0                              ; 0                              ;
;     -- 64-address deep                                 ; 0      ; 0                          ; 0                                               ; 0          ; 0                ; 0                              ; 0                              ;
;     -- 32-address deep                                 ; 0      ; 0                          ; 0                                               ; 0          ; 0                ; 0                              ; 0                              ;
;                                                        ;        ;                            ;                                                 ;            ;                  ;                                ;                                ;
; Dedicated logic registers                              ; 2465   ; 5852                       ; 36                                              ; 0          ; 90               ; 2721                           ; 0                              ;
;                                                        ;        ;                            ;                                                 ;            ;                  ;                                ;                                ;
;                                                        ;        ;                            ;                                                 ;            ;                  ;                                ;                                ;
; I/O pins                                               ; 269    ; 17                         ; 77                                              ; 0          ; 0                ; 0                              ; 5                              ;
; I/O registers                                          ; 50     ; 0                          ; 136                                             ; 0          ; 0                ; 0                              ; 0                              ;
; Total block memory bits                                ; 322560 ; 1138432                    ; 0                                               ; 0          ; 0                ; 102656                         ; 0                              ;
; Total block memory implementation bits                 ; 0      ; 0                          ; 0                                               ; 0          ; 0                ; 0                              ; 0                              ;
; JTAG                                                   ; 0      ; 0                          ; 0                                               ; 0          ; 0                ; 0                              ; 1                              ;
; DSP block                                              ; 84     ; 6                          ; 0                                               ; 0          ; 0                ; 0                              ; 0                              ;
; DLL                                                    ; 0      ; 0                          ; 1                                               ; 0          ; 0                ; 0                              ; 0                              ;
; Impedance control block                                ; 0      ; 0                          ; 1                                               ; 0          ; 0                ; 0                              ; 0                              ;
; Double data rate I/O input circuitry                   ; 0      ; 0                          ; 32                                              ; 0          ; 0                ; 0                              ; 0                              ;
; Double data rate I/O output circuitry                  ; 0      ; 0                          ; 252                                             ; 0          ; 0                ; 0                              ; 0                              ;
; Double data rate I/O output enable circuitry           ; 0      ; 0                          ; 4                                               ; 0          ; 0                ; 0                              ; 0                              ;
; Impedance logic block                                  ; 0      ; 0                          ; 1                                               ; 0          ; 0                ; 0                              ; 0                              ;
; DQS pin delay chain                                    ; 0      ; 0                          ; 4                                               ; 0          ; 0                ; 0                              ; 0                              ;
; DQS pin enable control                                 ; 0      ; 0                          ; 4                                               ; 0          ; 0                ; 0                              ; 0                              ;
; Delay chain                                            ; 0      ; 0                          ; 124                                             ; 0          ; 0                ; 0                              ; 0                              ;
; Pin configuration                                      ; 0      ; 0                          ; 40                                              ; 0          ; 0                ; 0                              ; 0                              ;
; DQS pin configuration                                  ; 0      ; 0                          ; 4                                               ; 0          ; 0                ; 0                              ; 0                              ;
; Signal Splitter                                        ; 0      ; 0                          ; 5                                               ; 0          ; 0                ; 0                              ; 0                              ;
; Leveling delay chain                                   ; 0      ; 0                          ; 40                                              ; 0          ; 0                ; 0                              ; 0                              ;
; Clock Phase Select                                     ; 0      ; 0                          ; 46                                              ; 0          ; 0                ; 0                              ; 0                              ;
; Read FIFO Read Clock Select Block                      ; 0      ; 0                          ; 32                                              ; 0          ; 0                ; 0                              ; 0                              ;
; LFIFO                                                  ; 0      ; 0                          ; 4                                               ; 0          ; 0                ; 0                              ; 0                              ;
; HPS SDRAM PLL                                          ; 0      ; 0                          ; 1                                               ; 0          ; 0                ; 0                              ; 0                              ;
; HPS EMAC peripheral                                    ; 0      ; 0                          ; 1                                               ; 0          ; 0                ; 0                              ; 0                              ;
; HPS GPIO peripheral                                    ; 0      ; 0                          ; 1                                               ; 0          ; 0                ; 0                              ; 0                              ;
; HPS I2C peripheral                                     ; 0      ; 0                          ; 2                                               ; 0          ; 0                ; 0                              ; 0                              ;
; HPS SDMMC peripheral                                   ; 0      ; 0                          ; 1                                               ; 0          ; 0                ; 0                              ; 0                              ;
; HPS QSPI peripheral                                    ; 0      ; 0                          ; 1                                               ; 0          ; 0                ; 0                              ; 0                              ;
; HPS SPI Master peripheral                              ; 0      ; 0                          ; 1                                               ; 0          ; 0                ; 0                              ; 0                              ;
; HPS UART peripheral                                    ; 0      ; 0                          ; 1                                               ; 0          ; 0                ; 0                              ; 0                              ;
; HPS USB peripheral                                     ; 0      ; 0                          ; 1                                               ; 0          ; 0                ; 0                              ; 0                              ;
; HPS DBG APB interface                                  ; 0      ; 0                          ; 0                                               ; 0          ; 0                ; 0                              ; 1                              ;
; Hard Memory Controller                                 ; 0      ; 0                          ; 1                                               ; 0          ; 0                ; 0                              ; 0                              ;
; HPS boot from FPGA interface                           ; 0      ; 0                          ; 0                                               ; 0          ; 0                ; 0                              ; 1                              ;
; HPS clock resets interface                             ; 0      ; 0                          ; 0                                               ; 0          ; 0                ; 0                              ; 1                              ;
; FPGA-to-HPS interface                                  ; 0      ; 0                          ; 0                                               ; 0          ; 0                ; 0                              ; 1                              ;
; HPS FPGA-to-SDRAM interface                            ; 0      ; 0                          ; 0                                               ; 0          ; 0                ; 0                              ; 1                              ;
; HPS-to-FPGA interface                                  ; 0      ; 0                          ; 0                                               ; 0          ; 0                ; 0                              ; 1                              ;
; HPS-to-FPGA lightweight interface                      ; 0      ; 0                          ; 0                                               ; 0          ; 0                ; 0                              ; 1                              ;
; HPS interrupts interface                               ; 0      ; 0                          ; 0                                               ; 0          ; 0                ; 0                              ; 1                              ;
; HPS TPIU trace interface                               ; 0      ; 0                          ; 0                                               ; 0          ; 0                ; 0                              ; 1                              ;
; IR FIFO USERDES Block                                  ; 0      ; 0                          ; 32                                              ; 0          ; 0                ; 0                              ; 0                              ;
; Hard Memory PHY                                        ; 0      ; 0                          ; 1                                               ; 0          ; 0                ; 0                              ; 0                              ;
; VFIFO                                                  ; 0      ; 0                          ; 4                                               ; 0          ; 0                ; 0                              ; 0                              ;
;                                                        ;        ;                            ;                                                 ;            ;                  ;                                ;                                ;
; Connections                                            ;        ;                            ;                                                 ;            ;                  ;                                ;                                ;
;     -- Input Connections                               ; 5329   ; 9502                       ; 82                                              ; 0          ; 133              ; 4581                           ; 227                            ;
;     -- Registered Input Connections                    ; 4591   ; 5915                       ; 0                                               ; 0          ; 109              ; 3145                           ; 0                              ;
;     -- Output Connections                              ; 450    ; 3220                       ; 109                                             ; 28         ; 628              ; 34                             ; 15385                          ;
;     -- Registered Output Connections                   ; 223    ; 2955                       ; 0                                               ; 0          ; 627              ; 0                              ; 0                              ;
;                                                        ;        ;                            ;                                                 ;            ;                  ;                                ;                                ;
; Internal Connections                                   ;        ;                            ;                                                 ;            ;                  ;                                ;                                ;
;     -- Total Connections                               ; 33685  ; 69266                      ; 5583                                            ; 28         ; 1270             ; 16946                          ; 15640                          ;
;     -- Registered Connections                          ; 17816  ; 34840                      ; 100                                             ; 0          ; 1092             ; 13915                          ; 0                              ;
;                                                        ;        ;                            ;                                                 ;            ;                  ;                                ;                                ;
; External Connections                                   ;        ;                            ;                                                 ;            ;                  ;                                ;                                ;
;     -- Top                                             ; 162    ; 2931                       ; 51                                              ; 28         ; 0                ; 287                            ; 2320                           ;
;     -- Computer_System:The_System                      ; 2931   ; 34                         ; 0                                               ; 0          ; 0                ; 116                            ; 9641                           ;
;     -- Computer_System_ARM_A9_HPS_hps_io_border:border ; 51     ; 0                          ; 140                                             ; 0          ; 0                ; 0                              ; 0                              ;
;     -- multi_hier                                      ; 28     ; 0                          ; 0                                               ; 0          ; 0                ; 0                              ; 0                              ;
;     -- sld_hub:auto_hub                                ; 0      ; 0                          ; 0                                               ; 0          ; 20               ; 619                            ; 122                            ;
;     -- sld_signaltap:auto_signaltap_0                  ; 287    ; 116                        ; 0                                               ; 0          ; 619              ; 64                             ; 3529                           ;
;     -- hard_block:auto_generated_inst                  ; 2320   ; 9641                       ; 0                                               ; 0          ; 122              ; 3529                           ; 0                              ;
;                                                        ;        ;                            ;                                                 ;            ;                  ;                                ;                                ;
; Partition Interface                                    ;        ;                            ;                                                 ;            ;                  ;                                ;                                ;
;     -- Input Ports                                     ; 47     ; 76                         ; 12                                              ; 16         ; 44               ; 872                            ; 240                            ;
;     -- Output Ports                                    ; 443    ; 249                        ; 46                                              ; 28         ; 62               ; 418                            ; 381                            ;
;     -- Bidir Ports                                     ; 168    ; 87                         ; 70                                              ; 0          ; 0                ; 0                              ; 0                              ;
;                                                        ;        ;                            ;                                                 ;            ;                  ;                                ;                                ;
; Registered Ports                                       ;        ;                            ;                                                 ;            ;                  ;                                ;                                ;
;     -- Registered Input Ports                          ; 0      ; 4                          ; 0                                               ; 0          ; 13               ; 408                            ; 0                              ;
;     -- Registered Output Ports                         ; 0      ; 160                        ; 0                                               ; 0          ; 28               ; 404                            ; 0                              ;
;                                                        ;        ;                            ;                                                 ;            ;                  ;                                ;                                ;
; Port Connectivity                                      ;        ;                            ;                                                 ;            ;                  ;                                ;                                ;
;     -- Input Ports driven by GND                       ; 0      ; 19                         ; 0                                               ; 16         ; 0                ; 69                             ; 0                              ;
;     -- Output Ports driven by GND                      ; 0      ; 1                          ; 0                                               ; 24         ; 28               ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC                       ; 0      ; 7                          ; 0                                               ; 0          ; 0                ; 20                             ; 0                              ;
;     -- Output Ports driven by VCC                      ; 0      ; 1                          ; 0                                               ; 4          ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source                      ; 0      ; 0                          ; 0                                               ; 0          ; 24               ; 404                            ; 0                              ;
;     -- Output Ports with no Source                     ; 0      ; 0                          ; 0                                               ; 0          ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout                      ; 0      ; 14                         ; 0                                               ; 16         ; 29               ; 418                            ; 11                             ;
;     -- Output Ports with no Fanout                     ; 0      ; 24                         ; 0                                               ; 0          ; 29               ; 406                            ; 0                              ;
+--------------------------------------------------------+--------+----------------------------+-------------------------------------------------+------------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                            ; Partition                                       ; Type          ; Location ; Status                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------+----------+--------------------------------------------+
; ADC_CS_N                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- ADC_CS_N                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_CS_N~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; ADC_DIN                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- ADC_DIN                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ADC_DIN~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; ADC_DOUT                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- ADC_DOUT                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_DOUT~input                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; ADC_SCLK                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- ADC_SCLK                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ADC_SCLK~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_ADCDAT~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|audio_ADCDAT                                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_ADCLRCK~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; AUD_BCLK                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_BCLK                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_BCLK~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; AUD_DACDAT                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- AUD_DACDAT                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- AUD_DACDAT~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|audio_DACDAT                                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_DACLRCK~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; AUD_XCK                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- AUD_XCK                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- AUD_XCK~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|audio_clk_clk                                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; CLOCK2_50                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK2_50                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK2_50~input                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_pll_ref_clk_clk                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; CLOCK3_50                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK3_50                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK3_50~input                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|audio_pll_ref_clk_clk                                                                                                                                                                                                                                                                                                                                                                         ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; CLOCK4_50                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK4_50                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK4_50~input                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK_50~input                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_addr[0]                                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_addr[10]                                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_addr[11]                                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_addr[12]                                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_addr[1]                                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_addr[2]                                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_addr[3]                                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_addr[4]                                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_addr[5]                                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_addr[6]                                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_addr[7]                                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_addr[8]                                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_addr[9]                                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_BA[0]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_BA[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_ba[0]                                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_BA[1]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_BA[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_ba[1]                                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CAS_N                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_cas_n                                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_CKE                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CKE                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CKE~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_cke                                                                                                                                                                                                                                                                                                                                                                                     ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CLK                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CLK~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_clk_clk                                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CS_N                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_cs_n                                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|sdram_dq[0]                                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dq[0]~output                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|sdram_dq[10]                                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dq[10]~output                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|sdram_dq[11]                                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dq[11]~output                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|sdram_dq[12]                                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dq[12]~output                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|sdram_dq[13]                                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dq[13]~output                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|sdram_dq[14]                                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dq[14]~output                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|sdram_dq[15]                                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dq[15]~output                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|sdram_dq[1]                                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dq[1]~output                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|sdram_dq[2]                                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dq[2]~output                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|sdram_dq[3]                                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dq[3]~output                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|sdram_dq[4]                                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dq[4]~output                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|sdram_dq[5]                                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dq[5]~output                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|sdram_dq[6]                                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dq[6]~output                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|sdram_dq[7]                                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dq[7]~output                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|sdram_dq[8]                                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dq[8]~output                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|sdram_dq[9]                                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dq[9]~output                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_LDQM                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_LDQM                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dqm[0]                                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_RAS_N                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_ras_n                                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_UDQM                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_UDQM                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dqm[1]                                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_WE_N                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_we_n                                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; FPGA_I2C_SCLK                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- FPGA_I2C_SCLK                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- FPGA_I2C_SCLK~output                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|av_config_SCLK                                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; FPGA_I2C_SDAT                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|av_config_SDAT                                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- FPGA_I2C_SDAT                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|av_config_SDAT~output                                                                                                                                                                                                                                                                                                                                                                         ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[0]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[10]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[11]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[12]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[13]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[14]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[15]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[16]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[17]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[18]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[19]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[1]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[20]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[21]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[22]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[23]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[24]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[25]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[26]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[27]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[28]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[29]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[2]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[30]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[31]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[32]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[33]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[34]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[35]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[3]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[4]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[5]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[6]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[7]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[8]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[9]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[0]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[10]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[11]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[12]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[13]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[14]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[15]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[16]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[17]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[18]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[19]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[1]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[20]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[21]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[22]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[23]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[24]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[25]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[26]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[27]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[28]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[29]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[2]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[30]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[31]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[32]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[33]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[34]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[35]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[3]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[4]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[5]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[6]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[7]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[8]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[9]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX0[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit0|segs[0]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX0[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit0|segs[1]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX0[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit0|segs[2]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX0[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit0|segs[3]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX0[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit0|segs[4]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX0[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit0|segs[5]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX0[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit0|segs[6]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX1[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit1|segs[0]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX1[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit1|segs[1]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX1[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit1|segs[2]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX1[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit1|segs[3]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX1[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit1|segs[4]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX1[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit1|segs[5]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX1[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit1|segs[6]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX2[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit2|segs[0]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX2[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit2|segs[1]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX2[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit2|segs[2]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX2[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit2|segs[3]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX2[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit2|segs[4]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX2[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit2|segs[5]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX2[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit2|segs[6]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX3[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit3|segs[0]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX3[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit3|segs[1]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX3[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit3|segs[2]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX3[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit3|segs[3]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX3[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit3|segs[4]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX3[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit3|segs[5]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX3[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit3|segs[6]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX4[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX4[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX4[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX4[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX4[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX4[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX4[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX5[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX5[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX5[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX5[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX5[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX5[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX5[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_gpio_inst_GPIO09                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[0]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[0]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[10]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[10]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[11]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[11]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[12]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[12]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[13]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[13]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[13]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[14]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[14]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[14]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[1]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[1]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[2]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[2]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[3]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[3]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[4]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[4]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[5]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[5]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[6]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[6]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[7]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[7]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[8]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[8]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[9]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[9]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[0]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_ba[0]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_ba[0]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[1]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_ba[1]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_ba[1]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[2]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_ba[2]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_ba[2]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CAS_N~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_cas_n                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_cas_n[0]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CKE~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_cke                                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_cke[0]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_ck_n                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_ck_n[0]                                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obuf_ba_0                ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_ck                                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_ck[0]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obufa_0                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CS_N~output                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_cs_n                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_cs_n[0]                                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dm[0]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dm[0]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dm[1]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dm[1]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dm[2]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dm[2]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dm[3]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dm[3]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dqs_n[0]                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs_n[0]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dqs_n[1]                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs_n[1]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dqs_n[2]                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs_n[2]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dqs_n[3]                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs_n[3]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dqs[0]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs[0]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dqs[1]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs[1]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dqs[2]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs[2]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dqs[3]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs[3]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[0]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[0]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[10]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[10]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[11]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[11]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[12]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[12]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[13]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[13]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[14]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[14]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[15]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[15]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[16]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[16]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[17]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[17]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[18]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[18]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[19]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[19]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[1]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[1]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[20]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[20]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[21]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[21]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[22]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[22]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[23]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[23]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[24]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[24]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[25]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[25]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[26]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[26]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[27]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[27]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[28]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[28]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[29]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[29]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[2]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[2]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[30]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[30]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[31]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[31]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[3]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[3]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[4]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[4]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[5]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[5]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[6]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[6]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[7]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[7]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[8]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[8]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[9]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[9]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ODT~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_odt                                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_odt[0]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RAS_N~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_ras_n                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_ras_n[0]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RESET_N~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_reset_n                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_reset_n[0]                                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RZQ~input                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_oct_rzqin                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|oct_rzqin[0]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_WE_N~output                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_we_n                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_we_n[0]                                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_GTX_CLK~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_TX_CLK                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_TX_CLK[0]                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_gpio_inst_GPIO35                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_MDC~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_MDC                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_MDC[0]                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_MDIO                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_MDIO[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_MDIO[0]~output                                                                                                                                                                                                                               ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_CLK~input                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_RX_CLK                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_RX_CLK[0]                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[0]~input                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_RXD0                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_RXD0[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[1]~input                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_RXD1                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_RXD1[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[2]~input                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_RXD2                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_RXD2[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[3]~input                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_RXD3                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_RXD3[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DV~input                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_RX_CTL                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_RX_CTL[0]                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[0]~output                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_TXD0                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_TXD0[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[1]~output                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_TXD1                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_TXD1[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[2]~output                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_TXD2                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_TXD2[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[3]~output                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_TXD3                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_TXD3[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_EN~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_TX_CTL                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_TX_CTL[0]                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_qspi_inst_IO0                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO0[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO0[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_qspi_inst_IO1                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO1[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO1[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_qspi_inst_IO2                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO2[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO2[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_qspi_inst_IO3                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO3[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO3[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_FLASH_DCLK                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_FLASH_DCLK                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_FLASH_DCLK~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_qspi_inst_CLK                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_CLK[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_FLASH_NCSO                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_FLASH_NCSO                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_FLASH_NCSO~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_qspi_inst_SS0                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_SS0[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_GPIO[0]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_gpio_inst_GPIO40                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_GPIO[0]                                                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_GPIO[1]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_gpio_inst_GPIO41                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO41[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_GPIO[1]                                                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO41[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_gpio_inst_GPIO61                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_i2c0_inst_SCL                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c0_inst_SCL[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c0_inst_SCL[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_i2c0_inst_SDA                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c0_inst_SDA[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c0_inst_SDA[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_i2c1_inst_SCL                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c1_inst_SCL[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c1_inst_SCL[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_i2c1_inst_SDA                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c1_inst_SDA[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c1_inst_SDA[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_gpio_inst_GPIO48                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO48[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO48[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_gpio_inst_GPIO54                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_KEY                                                                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_gpio_inst_GPIO53                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_LED                                                                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_SD_CLK~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_sdio_inst_CLK                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_CLK[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_sdio_inst_CMD                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_CMD[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_CMD[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_sdio_inst_D0                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D0[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D0[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_sdio_inst_D1                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D1[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D1[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_sdio_inst_D2                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D2[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D2[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_sdio_inst_D3                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D3[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D3[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_CLK~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_spim1_inst_CLK                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_spim1_inst_CLK[0]                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_MISO~input                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_spim1_inst_MISO                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_spim1_inst_MISO[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_spim1_inst_MOSI                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_spim1_inst_MOSI[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_spim1_inst_MOSI[0]~output                                                                                                                                                                                                                               ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_SS~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_spim1_inst_SS0                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_spim1_inst_SS0[0]                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_UART_RX~input                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_uart0_inst_RX                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_uart0_inst_RX[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_UART_TX~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_uart0_inst_TX                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_uart0_inst_TX[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_CLKOUT~input                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_CLK                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_CLK[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_D0                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D0[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D0[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_D1                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D1[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D1[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_D2                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D2[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D2[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_D3                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D3[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D3[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_D4                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D4[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D4[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_D5                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D5[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D5[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_D6                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D6[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D6[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_D7                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D7[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D7[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_DIR~input                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_DIR                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_DIR[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_NXT~input                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_NXT                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_NXT[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_STP~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_STP                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_STP[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; IRDA_RXD                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- IRDA_RXD                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- IRDA_RXD~input                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; IRDA_TXD                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- IRDA_TXD                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- IRDA_TXD~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- KEY[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[0]~input                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- KEY[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[1]~input                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; KEY[2]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- KEY[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[2]~input                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- KEY[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[3]~input                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[7]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[7]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[7]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[8]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[8]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[8]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[9]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[9]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[9]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; PS2_CLK                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_CLK                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_CLK~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; PS2_CLK2                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_CLK2                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_CLK2~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; PS2_DAT                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_DAT                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_DAT~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; PS2_DAT2                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_DAT2                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_DAT2~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[0]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[1]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[1]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[2]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[2]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[3]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[3]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[4]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[4]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[4]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[5]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[5]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[5]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[6]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[6]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[6]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[7]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[7]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[7]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[8]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[8]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[8]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[9]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[9]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[9]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_CLK27                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_CLK27                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_CLK27~input                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[0]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[1]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[2]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[3]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_DATA[4]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[4]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[4]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_DATA[5]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[5]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[5]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_DATA[6]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[6]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[6]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_DATA[7]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[7]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[7]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_HS                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_HS                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_HS~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_RESET_N                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- TD_RESET_N                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- TD_RESET_N~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_VS                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_VS                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_VS~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_BLANK_N                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_BLANK_N                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_BLANK_N~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_BLANK                                                                                                                                                                                                                                                                                                                                                                                     ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_B[0]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[0]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_B[0]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_B[1]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[1]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_B[1]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_B[2]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[2]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_B[2]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_B[3]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[3]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_B[3]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_B[4]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[4]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_B[4]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_B[5]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[5]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[5]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_B[5]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_B[6]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[6]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[6]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_B[6]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_B[7]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[7]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[7]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_B[7]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_CLK                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_CLK                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_CLK~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_CLK                                                                                                                                                                                                                                                                                                                                                                                       ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_G[0]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[0]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_G[0]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_G[1]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[1]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_G[1]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_G[2]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[2]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_G[2]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_G[3]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[3]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_G[3]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_G[4]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[4]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_G[4]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_G[5]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[5]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[5]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_G[5]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_G[6]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[6]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[6]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_G[6]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_G[7]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[7]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[7]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_G[7]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_HS                                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_HS                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_HS~output                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_HS                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_R[0]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[0]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_R[0]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_R[1]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[1]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_R[1]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_R[2]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[2]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_R[2]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_R[3]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[3]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_R[3]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_R[4]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[4]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_R[4]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_R[5]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[5]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[5]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_R[5]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_R[6]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[6]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[6]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_R[6]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_R[7]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[7]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[7]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_R[7]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_SYNC_N                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_SYNC_N                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_SYNC_N~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_SYNC                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_VS                                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_VS                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_VS~output                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_VS                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_input_ready                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_address_0_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_address_1_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_address_2_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_address_3_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_address_4_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_address_5_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_address_6_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_address_7_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_clk                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_cosine_mag_0_                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_cosine_mag_10_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_cosine_mag_11_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_cosine_mag_12_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_cosine_mag_13_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_cosine_mag_14_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_cosine_mag_15_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_cosine_mag_16_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_cosine_mag_17_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_cosine_mag_18_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_cosine_mag_19_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_cosine_mag_1_                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_cosine_mag_20_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_cosine_mag_21_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_cosine_mag_22_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_cosine_mag_23_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_cosine_mag_24_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_cosine_mag_25_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_cosine_mag_26_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_cosine_mag_2_                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_cosine_mag_3_                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_cosine_mag_4_                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_cosine_mag_5_                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_cosine_mag_6_                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_cosine_mag_7_                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_cosine_mag_8_                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_cosine_mag_9_                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_freq_0_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_freq_1_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_freq_2_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_freq_3_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_freq_4_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_out_0_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_out_10_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_out_11_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_out_12_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_out_13_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_out_14_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_out_15_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_out_16_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_out_17_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_out_18_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_out_19_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_out_1_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_out_20_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_out_21_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_out_22_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_out_23_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_out_24_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_out_25_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_out_26_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_out_2_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_out_3_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_out_4_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_out_5_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_out_6_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_out_7_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_out_8_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_out_9_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_reset                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_sine_mag_0_                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_sine_mag_10_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_sine_mag_11_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_sine_mag_12_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_sine_mag_13_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_sine_mag_14_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_sine_mag_15_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_sine_mag_16_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_sine_mag_17_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_sine_mag_18_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_sine_mag_19_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_sine_mag_1_                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_sine_mag_20_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_sine_mag_21_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_sine_mag_22_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_sine_mag_23_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_sine_mag_24_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_sine_mag_25_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_sine_mag_26_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_sine_mag_2_                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_sine_mag_3_                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_sine_mag_4_                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_sine_mag_5_                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_sine_mag_6_                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_sine_mag_7_                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_sine_mag_8_                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.x_phasor_sine_mag_9_                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_address_0_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_address_1_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_address_2_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_address_3_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_address_4_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_address_5_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_address_6_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_address_7_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_clk                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_cosine_mag_0_                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_cosine_mag_10_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_cosine_mag_11_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_cosine_mag_12_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_cosine_mag_13_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_cosine_mag_14_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_cosine_mag_15_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_cosine_mag_16_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_cosine_mag_17_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_cosine_mag_18_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_cosine_mag_19_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_cosine_mag_1_                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_cosine_mag_20_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_cosine_mag_21_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_cosine_mag_22_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_cosine_mag_23_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_cosine_mag_24_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_cosine_mag_25_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_cosine_mag_26_                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_cosine_mag_2_                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_cosine_mag_3_                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_cosine_mag_4_                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_cosine_mag_5_                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_cosine_mag_6_                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_cosine_mag_7_                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_cosine_mag_8_                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_cosine_mag_9_                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_freq_0_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_freq_1_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_freq_2_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_freq_3_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_freq_4_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_out_0_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_out_10_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_out_11_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_out_12_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_out_13_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_out_14_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_out_15_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_out_16_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_out_17_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_out_18_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_out_19_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_out_1_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_out_20_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_out_21_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_out_22_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_out_23_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_out_24_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_out_25_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_out_26_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_out_2_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_out_3_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_out_4_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_out_5_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_out_6_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_out_7_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_out_8_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_out_9_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_reset                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_sine_mag_0_                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_sine_mag_10_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_sine_mag_11_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_sine_mag_12_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_sine_mag_13_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_sine_mag_14_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_sine_mag_15_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_sine_mag_16_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_sine_mag_17_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_sine_mag_18_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_sine_mag_19_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_sine_mag_1_                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_sine_mag_20_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_sine_mag_21_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_sine_mag_22_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_sine_mag_23_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_sine_mag_24_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_sine_mag_25_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_sine_mag_26_                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_sine_mag_2_                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_sine_mag_3_                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_sine_mag_4_                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_sine_mag_5_                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_sine_mag_6_                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_sine_mag_7_                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_sine_mag_8_                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.audio_syn_1_.y_phasor_sine_mag_9_                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_addr_0_                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_addr_10_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_addr_11_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_addr_12_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_addr_13_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_addr_14_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_addr_15_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_addr_16_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_addr_17_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_addr_18_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_addr_19_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_addr_1_                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_addr_20_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_addr_21_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_addr_22_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_addr_23_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_addr_24_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_addr_25_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_addr_26_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_addr_27_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_addr_28_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_addr_29_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_addr_2_                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_addr_30_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_addr_31_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_addr_3_                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_addr_4_                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_addr_5_                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_addr_6_                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_addr_7_                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_addr_8_                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_addr_9_                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_byte_enable_0_                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_byte_enable_1_                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_byte_enable_2_                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_byte_enable_3_                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_read                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write_data_0_                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write_data_10_                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write_data_11_                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write_data_12_                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write_data_13_                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write_data_14_                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write_data_15_                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write_data_16_                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write_data_17_                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write_data_18_                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write_data_19_                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write_data_1_                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write_data_20_                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write_data_21_                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write_data_22_                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write_data_23_                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write_data_24_                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write_data_25_                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write_data_26_                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write_data_27_                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write_data_28_                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write_data_29_                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write_data_2_                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write_data_30_                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write_data_31_                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write_data_3_                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write_data_4_                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write_data_5_                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write_data_6_                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write_data_7_                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write_data_8_                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.bus_write_data_9_                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.fifo_space_0_                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.fifo_space_1_                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.fifo_space_2_                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.fifo_space_3_                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.fifo_space_4_                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.fifo_space_5_                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.fifo_space_6_                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.fifo_space_7_                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.reset                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.state.0000                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.state.0001                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.state.0010                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.state.0011                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.state.0100                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.state.0101                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.state.0110                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.state.0111                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.state.1000                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.state.1001                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.state.1010                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.state.1011                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.state.1100                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.state.1101                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------+----------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                                                                                           ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 7313                                                                                                                                               ;
;                                             ;                                                                                                                                                    ;
; Combinational ALUT usage for logic          ; 10640                                                                                                                                              ;
;     -- 7 input functions                    ; 35                                                                                                                                                 ;
;     -- 6 input functions                    ; 1781                                                                                                                                               ;
;     -- 5 input functions                    ; 1495                                                                                                                                               ;
;     -- 4 input functions                    ; 1951                                                                                                                                               ;
;     -- <=3 input functions                  ; 5378                                                                                                                                               ;
;                                             ;                                                                                                                                                    ;
; Dedicated logic registers                   ; 11164                                                                                                                                              ;
;                                             ;                                                                                                                                                    ;
; I/O pins                                    ; 368                                                                                                                                                ;
; I/O registers                               ; 186                                                                                                                                                ;
; Total MLAB memory bits                      ; 0                                                                                                                                                  ;
; Total block memory bits                     ; 1563648                                                                                                                                            ;
;                                             ;                                                                                                                                                    ;
; Total DSP Blocks                            ; 90                                                                                                                                                 ;
;                                             ;                                                                                                                                                    ;
; Total PLLs                                  ; 5                                                                                                                                                  ;
;     -- PLLs                                 ; 5                                                                                                                                                  ;
;                                             ;                                                                                                                                                    ;
; Total DLLs                                  ; 1                                                                                                                                                  ;
; Maximum fan-out node                        ; Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 6076                                                                                                                                               ;
; Total fan-out                               ; 112436                                                                                                                                             ;
; Average fan-out                             ; 4.42                                                                                                                                               ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------------+
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_tne1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None                                               ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_tne1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None                                               ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_tne1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None                                               ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_tne1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None                                               ;
; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_kb22:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; True Dual Port   ; 131072       ; 8            ; 131072       ; 8            ; 1048576 ; None                                               ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_ggo1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; ROM              ; 8192         ; 1            ; --           ; --           ; 8192    ; altera_up_video_char_mode_rom_128.mif              ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_6dd2:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; True Dual Port   ; 8192         ; 8            ; 8192         ; 8            ; 65536   ; None                                               ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_9v41:fifo_ram|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None                                               ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|altsyncram_5oe1:FIFOram|ALTSYNCRAM                                                                                          ; AUTO ; Simple Dual Port ; 128          ; 18           ; 128          ; 18           ; 2304    ; None                                               ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|altsyncram_hv41:fifo_ram|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 128          ; 18           ; 128          ; 18           ; 2304    ; None                                               ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                    ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128     ; None                                               ;
; phasor:audio_syn[10].x_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[10].x_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[10].y_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[10].y_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[11].x_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[11].x_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[11].y_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[11].y_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[12].x_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[12].x_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[12].y_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[12].y_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[13].x_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[13].x_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[13].y_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[13].y_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[14].x_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[14].x_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[14].y_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[14].y_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[15].x_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[15].x_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[15].y_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[15].y_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[16].x_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[16].x_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[16].y_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[16].y_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[17].x_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[17].x_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[17].y_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[17].y_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[18].x_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[18].x_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[18].y_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[18].y_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[19].x_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[19].x_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[19].y_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[19].y_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[1].x_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[1].x_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[1].y_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[1].y_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[20].x_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[20].x_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[20].y_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[20].y_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[21].x_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[21].x_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[21].y_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[21].y_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[2].x_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[2].x_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[2].y_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[2].y_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[3].x_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[3].x_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[3].y_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[3].y_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[4].x_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[4].x_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[4].y_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[4].y_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[5].x_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[5].x_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[5].y_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[5].y_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[6].x_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[6].x_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[6].y_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[6].y_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[7].x_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[7].x_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[7].y_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[7].y_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[8].x_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[8].x_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[8].y_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[8].y_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[9].x_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[9].x_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[9].y_phasor|sync_rom:s|altsyncram:Ram0_rtl_0|altsyncram_u6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom0_sync_rom_f93d234f.hdl.mif ;
; phasor:audio_syn[9].y_phasor|sync_rom:s|altsyncram:Ram1_rtl_0|altsyncram_v6e1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/DE1_SoC_Computer.rom1_sync_rom_f93d234f.hdl.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s784:auto_generated|ALTSYNCRAM                                                                                                                            ; AUTO ; Simple Dual Port ; 256          ; 401          ; 256          ; 401          ; 102656  ; None                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------------+


+-----------------------------------------------+
; Partition Merge DSP Block Usage Summary       ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 3           ;
; Independent 18x18               ; 3           ;
; Independent 27x27               ; 84          ;
; Total number of DSP blocks      ; 90          ;
;                                 ;             ;
; Fixed Point Signed Multiplier   ; 84          ;
; Fixed Point Unsigned Multiplier ; 6           ;
+---------------------------------+-------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Partition Merge
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Sat May 07 20:57:45 2022
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer --merge=on
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "Computer_System:The_System"
Info (35007): Using synthesis netlist for partition "Computer_System_ARM_A9_HPS_hps_io_border:border"
Info (35007): Using synthesis netlist for partition "multi_hier"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 436 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 6 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 33 node(s), including 0 DDIO, 5 PLL, 0 transceiver and 0 LCELL
Info (35048): Found 72 ports with constant drivers. For more information, refer to the Partition Merger report
Info (35047): Found 54 ports with no fan-out. For more information, refer to the Partition Merger report
Warning (35016): Found partition port(s) not driving logic, possibly wasting area
    Warning (35018): Partition port "Computer_System:The_System|bus_master_audio_external_interface_address[15]", driven by node "~GND", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|bus_master_audio_external_interface_address[14]", driven by node "~GND", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|bus_master_audio_external_interface_address[11]", driven by node "~GND", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|bus_master_audio_external_interface_address[10]", driven by node "~GND", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|bus_master_audio_external_interface_address[9]", driven by node "~GND", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|bus_master_audio_external_interface_address[8]", driven by node "~GND", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|bus_master_audio_external_interface_address[7]", driven by node "~GND", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|bus_master_audio_external_interface_address[5]", driven by node "~GND", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|bus_master_audio_external_interface_address[1]", driven by node "~GND", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|bus_master_audio_external_interface_address[0]", driven by node "~GND", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|bus_master_audio_external_interface_address[4]", driven by node "~GND", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|bus_master_audio_external_interface_address[13]", driven by node "~VCC", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|bus_master_audio_external_interface_address[12]", driven by node "~VCC", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|bus_master_audio_external_interface_address[6]", driven by node "~VCC", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|bus_master_audio_external_interface_read_data[0]", driven by node "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsystem_audio_slave_agent_rdata_fifo|out_data[0]~0", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|bus_master_audio_external_interface_read_data[1]", driven by node "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsystem_audio_slave_agent_rdata_fifo|out_data[1]~1", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|bus_master_audio_external_interface_read_data[2]", driven by node "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsystem_audio_slave_agent_rdata_fifo|out_data[2]~2", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|bus_master_audio_external_interface_read_data[3]", driven by node "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsystem_audio_slave_agent_rdata_fifo|out_data[3]~3", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|bus_master_audio_external_interface_read_data[4]", driven by node "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsystem_audio_slave_agent_rdata_fifo|out_data[4]~4", does not drive logic
    Warning (35018): Partition port "Computer_System:The_System|bus_master_audio_external_interface_read_data[5]", driven by node "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsystem_audio_slave_agent_rdata_fifo|out_data[5]~5", does not drive logic
    Warning (35039): Only the first 20 ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report
Warning: OUTCLK port on the PLL is not properly connected on instance Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected.
    Info: Must be connected
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK4_50"
    Warning (15610): No output dependent on input pin "ADC_DOUT"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "TD_CLK27"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
Info (21057): Implemented 21637 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 47 input pins
    Info (21059): Implemented 157 output pins
    Info (21060): Implemented 168 bidirectional pins
    Info (21061): Implemented 18516 logic cells
    Info (21064): Implemented 2002 RAM segments
    Info (21065): Implemented 5 PLLs
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 90 DSP elements
Info: Quartus II 64-Bit Partition Merge was successful. 0 errors, 46 warnings
    Info: Peak virtual memory: 5006 megabytes
    Info: Processing ended: Sat May 07 20:58:01 2022
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:16


