ARM GAS  /tmp/ccL9OEAx.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/main.c"
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB157:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "app_threadx.h"
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "string.h"
  23:Core/Src/main.c **** 
  24:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  /tmp/ccL9OEAx.s 			page 2


  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* USER CODE END PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/main.c **** #if defined ( __ICCARM__ ) /*!< IAR Compiler */
  46:Core/Src/main.c **** #pragma location=0x30000000
  47:Core/Src/main.c **** ETH_DMADescTypeDef  DMARxDscrTab[ETH_RX_DESC_CNT]; /* Ethernet Rx DMA Descriptors */
  48:Core/Src/main.c **** #pragma location=0x30000200
  49:Core/Src/main.c **** ETH_DMADescTypeDef  DMATxDscrTab[ETH_TX_DESC_CNT]; /* Ethernet Tx DMA Descriptors */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** #elif defined ( __CC_ARM )  /* MDK ARM Compiler */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** __attribute__((at(0x30000000))) ETH_DMADescTypeDef  DMARxDscrTab[ETH_RX_DESC_CNT]; /* Ethernet Rx D
  54:Core/Src/main.c **** __attribute__((at(0x30000200))) ETH_DMADescTypeDef  DMATxDscrTab[ETH_TX_DESC_CNT]; /* Ethernet Tx D
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** #elif defined ( __GNUC__ ) /* GNU Compiler */
  57:Core/Src/main.c **** ETH_DMADescTypeDef DMARxDscrTab[ETH_RX_DESC_CNT] __attribute__((section(".RxDecripSection"))); /* E
  58:Core/Src/main.c **** ETH_DMADescTypeDef DMATxDscrTab[ETH_TX_DESC_CNT] __attribute__((section(".TxDecripSection")));   /*
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** #endif
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** ETH_TxPacketConfig TxConfig;
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** ETH_HandleTypeDef heth;
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** UART_HandleTypeDef huart3;
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /* USER CODE BEGIN PV */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* USER CODE END PV */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  73:Core/Src/main.c **** void SystemClock_Config(void);
  74:Core/Src/main.c **** static void MX_GPIO_Init(void);
  75:Core/Src/main.c **** static void MX_ETH_Init(void);
  76:Core/Src/main.c **** static void MX_USART3_UART_Init(void);
  77:Core/Src/main.c **** static void MX_USB_OTG_HS_USB_Init(void);
  78:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** /* USER CODE END PFP */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  83:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c **** /* USER CODE END 0 */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c **** /**
  88:Core/Src/main.c ****   * @brief  The application entry point.
  89:Core/Src/main.c ****   * @retval int
ARM GAS  /tmp/ccL9OEAx.s 			page 3


  90:Core/Src/main.c ****   */
  91:Core/Src/main.c **** int main(void)
  92:Core/Src/main.c **** {
  93:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE END 1 */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 100:Core/Src/main.c ****   HAL_Init();
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* USER CODE END Init */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* Configure the system clock */
 107:Core/Src/main.c ****   SystemClock_Config();
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* USER CODE END SysInit */
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****   /* Initialize all configured peripherals */
 114:Core/Src/main.c ****   MX_GPIO_Init();
 115:Core/Src/main.c ****   MX_ETH_Init();
 116:Core/Src/main.c ****   MX_USART3_UART_Init();
 117:Core/Src/main.c ****   MX_USB_OTG_HS_USB_Init();
 118:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****   /* USER CODE END 2 */
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   MX_ThreadX_Init();
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 125:Core/Src/main.c ****   /* Infinite loop */
 126:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 127:Core/Src/main.c ****   while (1)
 128:Core/Src/main.c ****   {
 129:Core/Src/main.c ****     /* USER CODE END WHILE */
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 132:Core/Src/main.c ****   }
 133:Core/Src/main.c ****   /* USER CODE END 3 */
 134:Core/Src/main.c **** }
 135:Core/Src/main.c **** 
 136:Core/Src/main.c **** /**
 137:Core/Src/main.c ****   * @brief System Clock Configuration
 138:Core/Src/main.c ****   * @retval None
 139:Core/Src/main.c ****   */
 140:Core/Src/main.c **** void SystemClock_Config(void)
 141:Core/Src/main.c **** {
 142:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 143:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   /** Supply configuration update enable
 146:Core/Src/main.c ****   */
ARM GAS  /tmp/ccL9OEAx.s 			page 4


 147:Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 150:Core/Src/main.c ****   */
 151:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 152:Core/Src/main.c **** 
 153:Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 156:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 157:Core/Src/main.c ****   */
 158:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 159:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 160:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 275;
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 1;
 166:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 167:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 168:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 169:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 170:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 171:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 172:Core/Src/main.c ****   {
 173:Core/Src/main.c ****     Error_Handler();
 174:Core/Src/main.c ****   }
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 177:Core/Src/main.c ****   */
 178:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 179:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 180:Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 181:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 182:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 183:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 184:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 185:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 186:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 187:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 188:Core/Src/main.c **** 
 189:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 190:Core/Src/main.c ****   {
 191:Core/Src/main.c ****     Error_Handler();
 192:Core/Src/main.c ****   }
 193:Core/Src/main.c **** }
 194:Core/Src/main.c **** 
 195:Core/Src/main.c **** /**
 196:Core/Src/main.c ****   * @brief ETH Initialization Function
 197:Core/Src/main.c ****   * @param None
 198:Core/Src/main.c ****   * @retval None
 199:Core/Src/main.c ****   */
 200:Core/Src/main.c **** static void MX_ETH_Init(void)
 201:Core/Src/main.c **** {
 202:Core/Src/main.c **** 
 203:Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 0 */
ARM GAS  /tmp/ccL9OEAx.s 			page 5


 204:Core/Src/main.c **** 
 205:Core/Src/main.c ****   /* USER CODE END ETH_Init 0 */
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****    static uint8_t MACAddr[6];
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 1 */
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****   /* USER CODE END ETH_Init 1 */
 212:Core/Src/main.c ****   heth.Instance = ETH;
 213:Core/Src/main.c ****   MACAddr[0] = 0x00;
 214:Core/Src/main.c ****   MACAddr[1] = 0x80;
 215:Core/Src/main.c ****   MACAddr[2] = 0xE1;
 216:Core/Src/main.c ****   MACAddr[3] = 0x00;
 217:Core/Src/main.c ****   MACAddr[4] = 0x00;
 218:Core/Src/main.c ****   MACAddr[5] = 0x00;
 219:Core/Src/main.c ****   heth.Init.MACAddr = &MACAddr[0];
 220:Core/Src/main.c ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 221:Core/Src/main.c ****   heth.Init.TxDesc = DMATxDscrTab;
 222:Core/Src/main.c ****   heth.Init.RxDesc = DMARxDscrTab;
 223:Core/Src/main.c ****   heth.Init.RxBuffLen = 1536;
 224:Core/Src/main.c **** 
 225:Core/Src/main.c ****   /* USER CODE BEGIN MACADDRESS */
 226:Core/Src/main.c **** 
 227:Core/Src/main.c ****   /* USER CODE END MACADDRESS */
 228:Core/Src/main.c **** 
 229:Core/Src/main.c ****   if (HAL_ETH_Init(&heth) != HAL_OK)
 230:Core/Src/main.c ****   {
 231:Core/Src/main.c ****     Error_Handler();
 232:Core/Src/main.c ****   }
 233:Core/Src/main.c **** 
 234:Core/Src/main.c ****   memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 235:Core/Src/main.c ****   TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 236:Core/Src/main.c ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 237:Core/Src/main.c ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 238:Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 2 */
 239:Core/Src/main.c **** 
 240:Core/Src/main.c ****   /* USER CODE END ETH_Init 2 */
 241:Core/Src/main.c **** 
 242:Core/Src/main.c **** }
 243:Core/Src/main.c **** 
 244:Core/Src/main.c **** /**
 245:Core/Src/main.c ****   * @brief USART3 Initialization Function
 246:Core/Src/main.c ****   * @param None
 247:Core/Src/main.c ****   * @retval None
 248:Core/Src/main.c ****   */
 249:Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 250:Core/Src/main.c **** {
 251:Core/Src/main.c **** 
 252:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 253:Core/Src/main.c **** 
 254:Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 255:Core/Src/main.c **** 
 256:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 257:Core/Src/main.c **** 
 258:Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 259:Core/Src/main.c ****   huart3.Instance = USART3;
 260:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
ARM GAS  /tmp/ccL9OEAx.s 			page 6


 261:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 262:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 263:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 264:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 265:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 266:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 267:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 268:Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 269:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 270:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 271:Core/Src/main.c ****   {
 272:Core/Src/main.c ****     Error_Handler();
 273:Core/Src/main.c ****   }
 274:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 275:Core/Src/main.c ****   {
 276:Core/Src/main.c ****     Error_Handler();
 277:Core/Src/main.c ****   }
 278:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 279:Core/Src/main.c ****   {
 280:Core/Src/main.c ****     Error_Handler();
 281:Core/Src/main.c ****   }
 282:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 283:Core/Src/main.c ****   {
 284:Core/Src/main.c ****     Error_Handler();
 285:Core/Src/main.c ****   }
 286:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 287:Core/Src/main.c **** 
 288:Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 289:Core/Src/main.c **** 
 290:Core/Src/main.c **** }
 291:Core/Src/main.c **** 
 292:Core/Src/main.c **** /**
 293:Core/Src/main.c ****   * @brief USB_OTG_HS Initialization Function
 294:Core/Src/main.c ****   * @param None
 295:Core/Src/main.c ****   * @retval None
 296:Core/Src/main.c ****   */
 297:Core/Src/main.c **** static void MX_USB_OTG_HS_USB_Init(void)
 298:Core/Src/main.c **** {
 299:Core/Src/main.c **** 
 300:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_HS_Init 0 */
 301:Core/Src/main.c **** 
 302:Core/Src/main.c ****   /* USER CODE END USB_OTG_HS_Init 0 */
 303:Core/Src/main.c **** 
 304:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_HS_Init 1 */
 305:Core/Src/main.c **** 
 306:Core/Src/main.c ****   /* USER CODE END USB_OTG_HS_Init 1 */
 307:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_HS_Init 2 */
 308:Core/Src/main.c **** 
 309:Core/Src/main.c ****   /* USER CODE END USB_OTG_HS_Init 2 */
 310:Core/Src/main.c **** 
 311:Core/Src/main.c **** }
 312:Core/Src/main.c **** 
 313:Core/Src/main.c **** /**
 314:Core/Src/main.c ****   * @brief GPIO Initialization Function
 315:Core/Src/main.c ****   * @param None
 316:Core/Src/main.c ****   * @retval None
 317:Core/Src/main.c ****   */
ARM GAS  /tmp/ccL9OEAx.s 			page 7


 318:Core/Src/main.c **** static void MX_GPIO_Init(void)
 319:Core/Src/main.c **** {
  27              		.loc 1 319 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 48
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 24
  34              		.cfi_offset 4, -24
  35              		.cfi_offset 5, -20
  36              		.cfi_offset 6, -16
  37              		.cfi_offset 7, -12
  38              		.cfi_offset 8, -8
  39              		.cfi_offset 14, -4
  40 0004 8CB0     		sub	sp, sp, #48
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 72
 320:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 320 3 view .LVU1
  44              		.loc 1 320 20 is_stmt 0 view .LVU2
  45 0006 0024     		movs	r4, #0
  46 0008 0794     		str	r4, [sp, #28]
  47 000a 0894     		str	r4, [sp, #32]
  48 000c 0994     		str	r4, [sp, #36]
  49 000e 0A94     		str	r4, [sp, #40]
  50 0010 0B94     		str	r4, [sp, #44]
 321:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 322:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 323:Core/Src/main.c **** 
 324:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 325:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  51              		.loc 1 325 3 is_stmt 1 view .LVU3
  52              	.LBB4:
  53              		.loc 1 325 3 view .LVU4
  54              		.loc 1 325 3 view .LVU5
  55 0012 594B     		ldr	r3, .L3
  56 0014 D3F8E020 		ldr	r2, [r3, #224]
  57 0018 42F00402 		orr	r2, r2, #4
  58 001c C3F8E020 		str	r2, [r3, #224]
  59              		.loc 1 325 3 view .LVU6
  60 0020 D3F8E020 		ldr	r2, [r3, #224]
  61 0024 02F00402 		and	r2, r2, #4
  62 0028 0092     		str	r2, [sp]
  63              		.loc 1 325 3 view .LVU7
  64 002a 009A     		ldr	r2, [sp]
  65              	.LBE4:
  66              		.loc 1 325 3 view .LVU8
 326:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  67              		.loc 1 326 3 view .LVU9
  68              	.LBB5:
  69              		.loc 1 326 3 view .LVU10
  70              		.loc 1 326 3 view .LVU11
  71 002c D3F8E020 		ldr	r2, [r3, #224]
  72 0030 42F08002 		orr	r2, r2, #128
  73 0034 C3F8E020 		str	r2, [r3, #224]
  74              		.loc 1 326 3 view .LVU12
ARM GAS  /tmp/ccL9OEAx.s 			page 8


  75 0038 D3F8E020 		ldr	r2, [r3, #224]
  76 003c 02F08002 		and	r2, r2, #128
  77 0040 0192     		str	r2, [sp, #4]
  78              		.loc 1 326 3 view .LVU13
  79 0042 019A     		ldr	r2, [sp, #4]
  80              	.LBE5:
  81              		.loc 1 326 3 view .LVU14
 327:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  82              		.loc 1 327 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 327 3 view .LVU16
  85              		.loc 1 327 3 view .LVU17
  86 0044 D3F8E020 		ldr	r2, [r3, #224]
  87 0048 42F00102 		orr	r2, r2, #1
  88 004c C3F8E020 		str	r2, [r3, #224]
  89              		.loc 1 327 3 view .LVU18
  90 0050 D3F8E020 		ldr	r2, [r3, #224]
  91 0054 02F00102 		and	r2, r2, #1
  92 0058 0292     		str	r2, [sp, #8]
  93              		.loc 1 327 3 view .LVU19
  94 005a 029A     		ldr	r2, [sp, #8]
  95              	.LBE6:
  96              		.loc 1 327 3 view .LVU20
 328:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  97              		.loc 1 328 3 view .LVU21
  98              	.LBB7:
  99              		.loc 1 328 3 view .LVU22
 100              		.loc 1 328 3 view .LVU23
 101 005c D3F8E020 		ldr	r2, [r3, #224]
 102 0060 42F00202 		orr	r2, r2, #2
 103 0064 C3F8E020 		str	r2, [r3, #224]
 104              		.loc 1 328 3 view .LVU24
 105 0068 D3F8E020 		ldr	r2, [r3, #224]
 106 006c 02F00202 		and	r2, r2, #2
 107 0070 0392     		str	r2, [sp, #12]
 108              		.loc 1 328 3 view .LVU25
 109 0072 039A     		ldr	r2, [sp, #12]
 110              	.LBE7:
 111              		.loc 1 328 3 view .LVU26
 329:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 112              		.loc 1 329 3 view .LVU27
 113              	.LBB8:
 114              		.loc 1 329 3 view .LVU28
 115              		.loc 1 329 3 view .LVU29
 116 0074 D3F8E020 		ldr	r2, [r3, #224]
 117 0078 42F00802 		orr	r2, r2, #8
 118 007c C3F8E020 		str	r2, [r3, #224]
 119              		.loc 1 329 3 view .LVU30
 120 0080 D3F8E020 		ldr	r2, [r3, #224]
 121 0084 02F00802 		and	r2, r2, #8
 122 0088 0492     		str	r2, [sp, #16]
 123              		.loc 1 329 3 view .LVU31
 124 008a 049A     		ldr	r2, [sp, #16]
 125              	.LBE8:
 126              		.loc 1 329 3 view .LVU32
 330:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 127              		.loc 1 330 3 view .LVU33
ARM GAS  /tmp/ccL9OEAx.s 			page 9


 128              	.LBB9:
 129              		.loc 1 330 3 view .LVU34
 130              		.loc 1 330 3 view .LVU35
 131 008c D3F8E020 		ldr	r2, [r3, #224]
 132 0090 42F04002 		orr	r2, r2, #64
 133 0094 C3F8E020 		str	r2, [r3, #224]
 134              		.loc 1 330 3 view .LVU36
 135 0098 D3F8E020 		ldr	r2, [r3, #224]
 136 009c 02F04002 		and	r2, r2, #64
 137 00a0 0592     		str	r2, [sp, #20]
 138              		.loc 1 330 3 view .LVU37
 139 00a2 059A     		ldr	r2, [sp, #20]
 140              	.LBE9:
 141              		.loc 1 330 3 view .LVU38
 331:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 142              		.loc 1 331 3 view .LVU39
 143              	.LBB10:
 144              		.loc 1 331 3 view .LVU40
 145              		.loc 1 331 3 view .LVU41
 146 00a4 D3F8E020 		ldr	r2, [r3, #224]
 147 00a8 42F01002 		orr	r2, r2, #16
 148 00ac C3F8E020 		str	r2, [r3, #224]
 149              		.loc 1 331 3 view .LVU42
 150 00b0 D3F8E030 		ldr	r3, [r3, #224]
 151 00b4 03F01003 		and	r3, r3, #16
 152 00b8 0693     		str	r3, [sp, #24]
 153              		.loc 1 331 3 view .LVU43
 154 00ba 069B     		ldr	r3, [sp, #24]
 155              	.LBE10:
 156              		.loc 1 331 3 view .LVU44
 332:Core/Src/main.c **** 
 333:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 334:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 157              		.loc 1 334 3 view .LVU45
 158 00bc 2F4F     		ldr	r7, .L3+4
 159 00be 2246     		mov	r2, r4
 160 00c0 44F20101 		movw	r1, #16385
 161 00c4 3846     		mov	r0, r7
 162 00c6 FFF7FEFF 		bl	HAL_GPIO_WritePin
 163              	.LVL0:
 335:Core/Src/main.c **** 
 336:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 337:Core/Src/main.c ****   HAL_GPIO_WritePin(USB_FS_PWR_EN_GPIO_Port, USB_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 164              		.loc 1 337 3 view .LVU46
 165 00ca DFF8C080 		ldr	r8, .L3+20
 166 00ce 2246     		mov	r2, r4
 167 00d0 4FF48061 		mov	r1, #1024
 168 00d4 4046     		mov	r0, r8
 169 00d6 FFF7FEFF 		bl	HAL_GPIO_WritePin
 170              	.LVL1:
 338:Core/Src/main.c **** 
 339:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 340:Core/Src/main.c ****   HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, GPIO_PIN_RESET);
 171              		.loc 1 340 3 view .LVU47
 172 00da 294E     		ldr	r6, .L3+8
 173 00dc 2246     		mov	r2, r4
 174 00de 0221     		movs	r1, #2
ARM GAS  /tmp/ccL9OEAx.s 			page 10


 175 00e0 3046     		mov	r0, r6
 176 00e2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 177              	.LVL2:
 341:Core/Src/main.c **** 
 342:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 343:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 178              		.loc 1 343 3 view .LVU48
 179              		.loc 1 343 23 is_stmt 0 view .LVU49
 180 00e6 4FF40053 		mov	r3, #8192
 181 00ea 0793     		str	r3, [sp, #28]
 344:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 182              		.loc 1 344 3 is_stmt 1 view .LVU50
 183              		.loc 1 344 24 is_stmt 0 view .LVU51
 184 00ec 0894     		str	r4, [sp, #32]
 345:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 185              		.loc 1 345 3 is_stmt 1 view .LVU52
 186              		.loc 1 345 24 is_stmt 0 view .LVU53
 187 00ee 0994     		str	r4, [sp, #36]
 346:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 188              		.loc 1 346 3 is_stmt 1 view .LVU54
 189 00f0 07A9     		add	r1, sp, #28
 190 00f2 2448     		ldr	r0, .L3+12
 191 00f4 FFF7FEFF 		bl	HAL_GPIO_Init
 192              	.LVL3:
 347:Core/Src/main.c **** 
 348:Core/Src/main.c ****   /*Configure GPIO pins : LED_GREEN_Pin LED_RED_Pin */
 349:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_RED_Pin;
 193              		.loc 1 349 3 view .LVU55
 194              		.loc 1 349 23 is_stmt 0 view .LVU56
 195 00f8 44F20103 		movw	r3, #16385
 196 00fc 0793     		str	r3, [sp, #28]
 350:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 197              		.loc 1 350 3 is_stmt 1 view .LVU57
 198              		.loc 1 350 24 is_stmt 0 view .LVU58
 199 00fe 0125     		movs	r5, #1
 200 0100 0895     		str	r5, [sp, #32]
 351:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 201              		.loc 1 351 3 is_stmt 1 view .LVU59
 202              		.loc 1 351 24 is_stmt 0 view .LVU60
 203 0102 0994     		str	r4, [sp, #36]
 352:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 204              		.loc 1 352 3 is_stmt 1 view .LVU61
 205              		.loc 1 352 25 is_stmt 0 view .LVU62
 206 0104 0A94     		str	r4, [sp, #40]
 353:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 207              		.loc 1 353 3 is_stmt 1 view .LVU63
 208 0106 07A9     		add	r1, sp, #28
 209 0108 3846     		mov	r0, r7
 210 010a FFF7FEFF 		bl	HAL_GPIO_Init
 211              	.LVL4:
 354:Core/Src/main.c **** 
 355:Core/Src/main.c ****   /*Configure GPIO pin : USB_FS_PWR_EN_Pin */
 356:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin;
 212              		.loc 1 356 3 view .LVU64
 213              		.loc 1 356 23 is_stmt 0 view .LVU65
 214 010e 4FF48067 		mov	r7, #1024
 215 0112 0797     		str	r7, [sp, #28]
ARM GAS  /tmp/ccL9OEAx.s 			page 11


 357:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 216              		.loc 1 357 3 is_stmt 1 view .LVU66
 217              		.loc 1 357 24 is_stmt 0 view .LVU67
 218 0114 0895     		str	r5, [sp, #32]
 358:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 219              		.loc 1 358 3 is_stmt 1 view .LVU68
 220              		.loc 1 358 24 is_stmt 0 view .LVU69
 221 0116 0994     		str	r4, [sp, #36]
 359:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 222              		.loc 1 359 3 is_stmt 1 view .LVU70
 223              		.loc 1 359 25 is_stmt 0 view .LVU71
 224 0118 0A94     		str	r4, [sp, #40]
 360:Core/Src/main.c ****   HAL_GPIO_Init(USB_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 225              		.loc 1 360 3 is_stmt 1 view .LVU72
 226 011a 07A9     		add	r1, sp, #28
 227 011c 4046     		mov	r0, r8
 228 011e FFF7FEFF 		bl	HAL_GPIO_Init
 229              	.LVL5:
 361:Core/Src/main.c **** 
 362:Core/Src/main.c ****   /*Configure GPIO pin : USB_FS_OVCR_Pin */
 363:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_FS_OVCR_Pin;
 230              		.loc 1 363 3 view .LVU73
 231              		.loc 1 363 23 is_stmt 0 view .LVU74
 232 0122 8023     		movs	r3, #128
 233 0124 0793     		str	r3, [sp, #28]
 364:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 234              		.loc 1 364 3 is_stmt 1 view .LVU75
 235              		.loc 1 364 24 is_stmt 0 view .LVU76
 236 0126 4FF48813 		mov	r3, #1114112
 237 012a 0893     		str	r3, [sp, #32]
 365:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 238              		.loc 1 365 3 is_stmt 1 view .LVU77
 239              		.loc 1 365 24 is_stmt 0 view .LVU78
 240 012c 0994     		str	r4, [sp, #36]
 366:Core/Src/main.c ****   HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 241              		.loc 1 366 3 is_stmt 1 view .LVU79
 242 012e 07A9     		add	r1, sp, #28
 243 0130 1548     		ldr	r0, .L3+16
 244 0132 FFF7FEFF 		bl	HAL_GPIO_Init
 245              	.LVL6:
 367:Core/Src/main.c **** 
 368:Core/Src/main.c ****   /*Configure GPIO pin : USB_FS_VBUS_Pin */
 369:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_FS_VBUS_Pin;
 246              		.loc 1 369 3 view .LVU80
 247              		.loc 1 369 23 is_stmt 0 view .LVU81
 248 0136 4FF40073 		mov	r3, #512
 249 013a 0793     		str	r3, [sp, #28]
 370:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 250              		.loc 1 370 3 is_stmt 1 view .LVU82
 251              		.loc 1 370 24 is_stmt 0 view .LVU83
 252 013c 0894     		str	r4, [sp, #32]
 371:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 253              		.loc 1 371 3 is_stmt 1 view .LVU84
 254              		.loc 1 371 24 is_stmt 0 view .LVU85
 255 013e 0994     		str	r4, [sp, #36]
 372:Core/Src/main.c ****   HAL_GPIO_Init(USB_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 256              		.loc 1 372 3 is_stmt 1 view .LVU86
ARM GAS  /tmp/ccL9OEAx.s 			page 12


 257 0140 A8F54068 		sub	r8, r8, #3072
 258 0144 07A9     		add	r1, sp, #28
 259 0146 4046     		mov	r0, r8
 260 0148 FFF7FEFF 		bl	HAL_GPIO_Init
 261              	.LVL7:
 373:Core/Src/main.c **** 
 374:Core/Src/main.c ****   /*Configure GPIO pin : USB_FS_ID_Pin */
 375:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_FS_ID_Pin;
 262              		.loc 1 375 3 view .LVU87
 263              		.loc 1 375 23 is_stmt 0 view .LVU88
 264 014c 0797     		str	r7, [sp, #28]
 376:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 265              		.loc 1 376 3 is_stmt 1 view .LVU89
 266              		.loc 1 376 24 is_stmt 0 view .LVU90
 267 014e 0227     		movs	r7, #2
 268 0150 0897     		str	r7, [sp, #32]
 377:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 269              		.loc 1 377 3 is_stmt 1 view .LVU91
 270              		.loc 1 377 24 is_stmt 0 view .LVU92
 271 0152 0994     		str	r4, [sp, #36]
 378:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 272              		.loc 1 378 3 is_stmt 1 view .LVU93
 273              		.loc 1 378 25 is_stmt 0 view .LVU94
 274 0154 0A94     		str	r4, [sp, #40]
 379:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 275              		.loc 1 379 3 is_stmt 1 view .LVU95
 276              		.loc 1 379 29 is_stmt 0 view .LVU96
 277 0156 0A23     		movs	r3, #10
 278 0158 0B93     		str	r3, [sp, #44]
 380:Core/Src/main.c ****   HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 279              		.loc 1 380 3 is_stmt 1 view .LVU97
 280 015a 07A9     		add	r1, sp, #28
 281 015c 4046     		mov	r0, r8
 282 015e FFF7FEFF 		bl	HAL_GPIO_Init
 283              	.LVL8:
 381:Core/Src/main.c **** 
 382:Core/Src/main.c ****   /*Configure GPIO pin : LED_YELLOW_Pin */
 383:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED_YELLOW_Pin;
 284              		.loc 1 383 3 view .LVU98
 285              		.loc 1 383 23 is_stmt 0 view .LVU99
 286 0162 0797     		str	r7, [sp, #28]
 384:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 287              		.loc 1 384 3 is_stmt 1 view .LVU100
 288              		.loc 1 384 24 is_stmt 0 view .LVU101
 289 0164 0895     		str	r5, [sp, #32]
 385:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 290              		.loc 1 385 3 is_stmt 1 view .LVU102
 291              		.loc 1 385 24 is_stmt 0 view .LVU103
 292 0166 0994     		str	r4, [sp, #36]
 386:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 293              		.loc 1 386 3 is_stmt 1 view .LVU104
 294              		.loc 1 386 25 is_stmt 0 view .LVU105
 295 0168 0A94     		str	r4, [sp, #40]
 387:Core/Src/main.c ****   HAL_GPIO_Init(LED_YELLOW_GPIO_Port, &GPIO_InitStruct);
 296              		.loc 1 387 3 is_stmt 1 view .LVU106
 297 016a 07A9     		add	r1, sp, #28
 298 016c 3046     		mov	r0, r6
ARM GAS  /tmp/ccL9OEAx.s 			page 13


 299 016e FFF7FEFF 		bl	HAL_GPIO_Init
 300              	.LVL9:
 388:Core/Src/main.c **** 
 389:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 390:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 391:Core/Src/main.c **** }
 301              		.loc 1 391 1 is_stmt 0 view .LVU107
 302 0172 0CB0     		add	sp, sp, #48
 303              	.LCFI2:
 304              		.cfi_def_cfa_offset 24
 305              		@ sp needed
 306 0174 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 307              	.L4:
 308              		.align	2
 309              	.L3:
 310 0178 00440258 		.word	1476543488
 311 017c 00040258 		.word	1476527104
 312 0180 00100258 		.word	1476530176
 313 0184 00080258 		.word	1476528128
 314 0188 00180258 		.word	1476532224
 315 018c 000C0258 		.word	1476529152
 316              		.cfi_endproc
 317              	.LFE157:
 319              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 320              		.align	1
 321              		.global	HAL_TIM_PeriodElapsedCallback
 322              		.syntax unified
 323              		.thumb
 324              		.thumb_func
 326              	HAL_TIM_PeriodElapsedCallback:
 327              	.LVL10:
 328              	.LFB158:
 392:Core/Src/main.c **** 
 393:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 394:Core/Src/main.c **** 
 395:Core/Src/main.c **** /* USER CODE END 4 */
 396:Core/Src/main.c **** 
 397:Core/Src/main.c **** /**
 398:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 399:Core/Src/main.c ****   * @note   This function is called  when TIM1 interrupt took place, inside
 400:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 401:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 402:Core/Src/main.c ****   * @param  htim : TIM handle
 403:Core/Src/main.c ****   * @retval None
 404:Core/Src/main.c ****   */
 405:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 406:Core/Src/main.c **** {
 329              		.loc 1 406 1 is_stmt 1 view -0
 330              		.cfi_startproc
 331              		@ args = 0, pretend = 0, frame = 0
 332              		@ frame_needed = 0, uses_anonymous_args = 0
 333              		.loc 1 406 1 is_stmt 0 view .LVU109
 334 0000 08B5     		push	{r3, lr}
 335              	.LCFI3:
 336              		.cfi_def_cfa_offset 8
 337              		.cfi_offset 3, -8
 338              		.cfi_offset 14, -4
ARM GAS  /tmp/ccL9OEAx.s 			page 14


 407:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 408:Core/Src/main.c **** 
 409:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 410:Core/Src/main.c ****   if (htim->Instance == TIM1) {
 339              		.loc 1 410 3 is_stmt 1 view .LVU110
 340              		.loc 1 410 11 is_stmt 0 view .LVU111
 341 0002 0268     		ldr	r2, [r0]
 342              		.loc 1 410 6 view .LVU112
 343 0004 034B     		ldr	r3, .L9
 344 0006 9A42     		cmp	r2, r3
 345 0008 00D0     		beq	.L8
 346              	.LVL11:
 347              	.L5:
 411:Core/Src/main.c ****     HAL_IncTick();
 412:Core/Src/main.c ****   }
 413:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 414:Core/Src/main.c **** 
 415:Core/Src/main.c ****   /* USER CODE END Callback 1 */
 416:Core/Src/main.c **** }
 348              		.loc 1 416 1 view .LVU113
 349 000a 08BD     		pop	{r3, pc}
 350              	.LVL12:
 351              	.L8:
 411:Core/Src/main.c ****     HAL_IncTick();
 352              		.loc 1 411 5 is_stmt 1 view .LVU114
 353 000c FFF7FEFF 		bl	HAL_IncTick
 354              	.LVL13:
 355              		.loc 1 416 1 is_stmt 0 view .LVU115
 356 0010 FBE7     		b	.L5
 357              	.L10:
 358 0012 00BF     		.align	2
 359              	.L9:
 360 0014 00000140 		.word	1073807360
 361              		.cfi_endproc
 362              	.LFE158:
 364              		.section	.text.Error_Handler,"ax",%progbits
 365              		.align	1
 366              		.global	Error_Handler
 367              		.syntax unified
 368              		.thumb
 369              		.thumb_func
 371              	Error_Handler:
 372              	.LFB159:
 417:Core/Src/main.c **** 
 418:Core/Src/main.c **** /**
 419:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 420:Core/Src/main.c ****   * @retval None
 421:Core/Src/main.c ****   */
 422:Core/Src/main.c **** void Error_Handler(void)
 423:Core/Src/main.c **** {
 373              		.loc 1 423 1 is_stmt 1 view -0
 374              		.cfi_startproc
 375              		@ Volatile: function does not return.
 376              		@ args = 0, pretend = 0, frame = 0
 377              		@ frame_needed = 0, uses_anonymous_args = 0
 378              		@ link register save eliminated.
 424:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
ARM GAS  /tmp/ccL9OEAx.s 			page 15


 425:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 426:Core/Src/main.c ****   __disable_irq();
 379              		.loc 1 426 3 view .LVU117
 380              	.LBB11:
 381              	.LBI11:
 382              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
ARM GAS  /tmp/ccL9OEAx.s 			page 16


  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
ARM GAS  /tmp/ccL9OEAx.s 			page 17


 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
ARM GAS  /tmp/ccL9OEAx.s 			page 18


 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 383              		.loc 2 207 27 view .LVU118
 384              	.LBB12:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 385              		.loc 2 209 3 view .LVU119
 386              		.syntax unified
 387              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 388 0000 72B6     		cpsid i
 389              	@ 0 "" 2
 390              		.thumb
 391              		.syntax unified
 392              	.L12:
 393              	.LBE12:
 394              	.LBE11:
 427:Core/Src/main.c ****   while (1)
ARM GAS  /tmp/ccL9OEAx.s 			page 19


 395              		.loc 1 427 3 view .LVU120
 428:Core/Src/main.c ****   {
 429:Core/Src/main.c ****   }
 396              		.loc 1 429 3 view .LVU121
 427:Core/Src/main.c ****   while (1)
 397              		.loc 1 427 9 view .LVU122
 398 0002 FEE7     		b	.L12
 399              		.cfi_endproc
 400              	.LFE159:
 402              		.section	.text.MX_ETH_Init,"ax",%progbits
 403              		.align	1
 404              		.syntax unified
 405              		.thumb
 406              		.thumb_func
 408              	MX_ETH_Init:
 409              	.LFB154:
 201:Core/Src/main.c **** 
 410              		.loc 1 201 1 view -0
 411              		.cfi_startproc
 412              		@ args = 0, pretend = 0, frame = 0
 413              		@ frame_needed = 0, uses_anonymous_args = 0
 414 0000 10B5     		push	{r4, lr}
 415              	.LCFI4:
 416              		.cfi_def_cfa_offset 8
 417              		.cfi_offset 4, -8
 418              		.cfi_offset 14, -4
 207:Core/Src/main.c **** 
 419              		.loc 1 207 4 view .LVU124
 212:Core/Src/main.c ****   MACAddr[0] = 0x00;
 420              		.loc 1 212 3 view .LVU125
 212:Core/Src/main.c ****   MACAddr[0] = 0x00;
 421              		.loc 1 212 17 is_stmt 0 view .LVU126
 422 0002 1448     		ldr	r0, .L17
 423 0004 144B     		ldr	r3, .L17+4
 424 0006 0360     		str	r3, [r0]
 213:Core/Src/main.c ****   MACAddr[1] = 0x80;
 425              		.loc 1 213 3 is_stmt 1 view .LVU127
 213:Core/Src/main.c ****   MACAddr[1] = 0x80;
 426              		.loc 1 213 14 is_stmt 0 view .LVU128
 427 0008 144B     		ldr	r3, .L17+8
 428 000a 0022     		movs	r2, #0
 429 000c 1A70     		strb	r2, [r3]
 214:Core/Src/main.c ****   MACAddr[2] = 0xE1;
 430              		.loc 1 214 3 is_stmt 1 view .LVU129
 214:Core/Src/main.c ****   MACAddr[2] = 0xE1;
 431              		.loc 1 214 14 is_stmt 0 view .LVU130
 432 000e 8021     		movs	r1, #128
 433 0010 5970     		strb	r1, [r3, #1]
 215:Core/Src/main.c ****   MACAddr[3] = 0x00;
 434              		.loc 1 215 3 is_stmt 1 view .LVU131
 215:Core/Src/main.c ****   MACAddr[3] = 0x00;
 435              		.loc 1 215 14 is_stmt 0 view .LVU132
 436 0012 E121     		movs	r1, #225
 437 0014 9970     		strb	r1, [r3, #2]
 216:Core/Src/main.c ****   MACAddr[4] = 0x00;
 438              		.loc 1 216 3 is_stmt 1 view .LVU133
 216:Core/Src/main.c ****   MACAddr[4] = 0x00;
ARM GAS  /tmp/ccL9OEAx.s 			page 20


 439              		.loc 1 216 14 is_stmt 0 view .LVU134
 440 0016 DA70     		strb	r2, [r3, #3]
 217:Core/Src/main.c ****   MACAddr[5] = 0x00;
 441              		.loc 1 217 3 is_stmt 1 view .LVU135
 217:Core/Src/main.c ****   MACAddr[5] = 0x00;
 442              		.loc 1 217 14 is_stmt 0 view .LVU136
 443 0018 1A71     		strb	r2, [r3, #4]
 218:Core/Src/main.c ****   heth.Init.MACAddr = &MACAddr[0];
 444              		.loc 1 218 3 is_stmt 1 view .LVU137
 218:Core/Src/main.c ****   heth.Init.MACAddr = &MACAddr[0];
 445              		.loc 1 218 14 is_stmt 0 view .LVU138
 446 001a 5A71     		strb	r2, [r3, #5]
 219:Core/Src/main.c ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 447              		.loc 1 219 3 is_stmt 1 view .LVU139
 219:Core/Src/main.c ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 448              		.loc 1 219 21 is_stmt 0 view .LVU140
 449 001c 4360     		str	r3, [r0, #4]
 220:Core/Src/main.c ****   heth.Init.TxDesc = DMATxDscrTab;
 450              		.loc 1 220 3 is_stmt 1 view .LVU141
 220:Core/Src/main.c ****   heth.Init.TxDesc = DMATxDscrTab;
 451              		.loc 1 220 28 is_stmt 0 view .LVU142
 452 001e 0123     		movs	r3, #1
 453 0020 0372     		strb	r3, [r0, #8]
 221:Core/Src/main.c ****   heth.Init.RxDesc = DMARxDscrTab;
 454              		.loc 1 221 3 is_stmt 1 view .LVU143
 221:Core/Src/main.c ****   heth.Init.RxDesc = DMARxDscrTab;
 455              		.loc 1 221 20 is_stmt 0 view .LVU144
 456 0022 0F4B     		ldr	r3, .L17+12
 457 0024 C360     		str	r3, [r0, #12]
 222:Core/Src/main.c ****   heth.Init.RxBuffLen = 1536;
 458              		.loc 1 222 3 is_stmt 1 view .LVU145
 222:Core/Src/main.c ****   heth.Init.RxBuffLen = 1536;
 459              		.loc 1 222 20 is_stmt 0 view .LVU146
 460 0026 0F4B     		ldr	r3, .L17+16
 461 0028 0361     		str	r3, [r0, #16]
 223:Core/Src/main.c **** 
 462              		.loc 1 223 3 is_stmt 1 view .LVU147
 223:Core/Src/main.c **** 
 463              		.loc 1 223 23 is_stmt 0 view .LVU148
 464 002a 4FF4C063 		mov	r3, #1536
 465 002e 4361     		str	r3, [r0, #20]
 229:Core/Src/main.c ****   {
 466              		.loc 1 229 3 is_stmt 1 view .LVU149
 229:Core/Src/main.c ****   {
 467              		.loc 1 229 7 is_stmt 0 view .LVU150
 468 0030 FFF7FEFF 		bl	HAL_ETH_Init
 469              	.LVL14:
 229:Core/Src/main.c ****   {
 470              		.loc 1 229 6 discriminator 1 view .LVU151
 471 0034 58B9     		cbnz	r0, .L16
 234:Core/Src/main.c ****   TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 472              		.loc 1 234 3 is_stmt 1 view .LVU152
 473 0036 0C4C     		ldr	r4, .L17+20
 474 0038 3822     		movs	r2, #56
 475 003a 0021     		movs	r1, #0
 476 003c 2046     		mov	r0, r4
 477 003e FFF7FEFF 		bl	memset
ARM GAS  /tmp/ccL9OEAx.s 			page 21


 478              	.LVL15:
 235:Core/Src/main.c ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 479              		.loc 1 235 3 view .LVU153
 235:Core/Src/main.c ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 480              		.loc 1 235 23 is_stmt 0 view .LVU154
 481 0042 2123     		movs	r3, #33
 482 0044 2360     		str	r3, [r4]
 236:Core/Src/main.c ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 483              		.loc 1 236 3 is_stmt 1 view .LVU155
 236:Core/Src/main.c ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 484              		.loc 1 236 25 is_stmt 0 view .LVU156
 485 0046 4FF44033 		mov	r3, #196608
 486 004a 6361     		str	r3, [r4, #20]
 237:Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 2 */
 487              		.loc 1 237 3 is_stmt 1 view .LVU157
 242:Core/Src/main.c **** 
 488              		.loc 1 242 1 is_stmt 0 view .LVU158
 489 004c 10BD     		pop	{r4, pc}
 490              	.L16:
 231:Core/Src/main.c ****   }
 491              		.loc 1 231 5 is_stmt 1 view .LVU159
 492 004e FFF7FEFF 		bl	Error_Handler
 493              	.LVL16:
 494              	.L18:
 495 0052 00BF     		.align	2
 496              	.L17:
 497 0054 00000000 		.word	heth
 498 0058 00800240 		.word	1073905664
 499 005c 00000000 		.word	MACAddr.0
 500 0060 00000000 		.word	DMATxDscrTab
 501 0064 00000000 		.word	DMARxDscrTab
 502 0068 00000000 		.word	TxConfig
 503              		.cfi_endproc
 504              	.LFE154:
 506              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 507              		.align	1
 508              		.syntax unified
 509              		.thumb
 510              		.thumb_func
 512              	MX_USART3_UART_Init:
 513              	.LFB155:
 250:Core/Src/main.c **** 
 514              		.loc 1 250 1 view -0
 515              		.cfi_startproc
 516              		@ args = 0, pretend = 0, frame = 0
 517              		@ frame_needed = 0, uses_anonymous_args = 0
 518 0000 08B5     		push	{r3, lr}
 519              	.LCFI5:
 520              		.cfi_def_cfa_offset 8
 521              		.cfi_offset 3, -8
 522              		.cfi_offset 14, -4
 259:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 523              		.loc 1 259 3 view .LVU161
 259:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 524              		.loc 1 259 19 is_stmt 0 view .LVU162
 525 0002 1548     		ldr	r0, .L29
 526 0004 154B     		ldr	r3, .L29+4
ARM GAS  /tmp/ccL9OEAx.s 			page 22


 527 0006 0360     		str	r3, [r0]
 260:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 528              		.loc 1 260 3 is_stmt 1 view .LVU163
 260:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 529              		.loc 1 260 24 is_stmt 0 view .LVU164
 530 0008 4FF4E133 		mov	r3, #115200
 531 000c 4360     		str	r3, [r0, #4]
 261:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 532              		.loc 1 261 3 is_stmt 1 view .LVU165
 261:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 533              		.loc 1 261 26 is_stmt 0 view .LVU166
 534 000e 0023     		movs	r3, #0
 535 0010 8360     		str	r3, [r0, #8]
 262:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 536              		.loc 1 262 3 is_stmt 1 view .LVU167
 262:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 537              		.loc 1 262 24 is_stmt 0 view .LVU168
 538 0012 C360     		str	r3, [r0, #12]
 263:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 539              		.loc 1 263 3 is_stmt 1 view .LVU169
 263:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 540              		.loc 1 263 22 is_stmt 0 view .LVU170
 541 0014 0361     		str	r3, [r0, #16]
 264:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 542              		.loc 1 264 3 is_stmt 1 view .LVU171
 264:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 543              		.loc 1 264 20 is_stmt 0 view .LVU172
 544 0016 0C22     		movs	r2, #12
 545 0018 4261     		str	r2, [r0, #20]
 265:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 546              		.loc 1 265 3 is_stmt 1 view .LVU173
 265:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 547              		.loc 1 265 25 is_stmt 0 view .LVU174
 548 001a 8361     		str	r3, [r0, #24]
 266:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 549              		.loc 1 266 3 is_stmt 1 view .LVU175
 266:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 550              		.loc 1 266 28 is_stmt 0 view .LVU176
 551 001c C361     		str	r3, [r0, #28]
 267:Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 552              		.loc 1 267 3 is_stmt 1 view .LVU177
 267:Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 553              		.loc 1 267 30 is_stmt 0 view .LVU178
 554 001e 0362     		str	r3, [r0, #32]
 268:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 555              		.loc 1 268 3 is_stmt 1 view .LVU179
 268:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 556              		.loc 1 268 30 is_stmt 0 view .LVU180
 557 0020 4362     		str	r3, [r0, #36]
 269:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 558              		.loc 1 269 3 is_stmt 1 view .LVU181
 269:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 559              		.loc 1 269 38 is_stmt 0 view .LVU182
 560 0022 8362     		str	r3, [r0, #40]
 270:Core/Src/main.c ****   {
 561              		.loc 1 270 3 is_stmt 1 view .LVU183
 270:Core/Src/main.c ****   {
ARM GAS  /tmp/ccL9OEAx.s 			page 23


 562              		.loc 1 270 7 is_stmt 0 view .LVU184
 563 0024 FFF7FEFF 		bl	HAL_UART_Init
 564              	.LVL17:
 270:Core/Src/main.c ****   {
 565              		.loc 1 270 6 discriminator 1 view .LVU185
 566 0028 70B9     		cbnz	r0, .L25
 274:Core/Src/main.c ****   {
 567              		.loc 1 274 3 is_stmt 1 view .LVU186
 274:Core/Src/main.c ****   {
 568              		.loc 1 274 7 is_stmt 0 view .LVU187
 569 002a 0021     		movs	r1, #0
 570 002c 0A48     		ldr	r0, .L29
 571 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 572              	.LVL18:
 274:Core/Src/main.c ****   {
 573              		.loc 1 274 6 discriminator 1 view .LVU188
 574 0032 58B9     		cbnz	r0, .L26
 278:Core/Src/main.c ****   {
 575              		.loc 1 278 3 is_stmt 1 view .LVU189
 278:Core/Src/main.c ****   {
 576              		.loc 1 278 7 is_stmt 0 view .LVU190
 577 0034 0021     		movs	r1, #0
 578 0036 0848     		ldr	r0, .L29
 579 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 580              	.LVL19:
 278:Core/Src/main.c ****   {
 581              		.loc 1 278 6 discriminator 1 view .LVU191
 582 003c 40B9     		cbnz	r0, .L27
 282:Core/Src/main.c ****   {
 583              		.loc 1 282 3 is_stmt 1 view .LVU192
 282:Core/Src/main.c ****   {
 584              		.loc 1 282 7 is_stmt 0 view .LVU193
 585 003e 0648     		ldr	r0, .L29
 586 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 587              	.LVL20:
 282:Core/Src/main.c ****   {
 588              		.loc 1 282 6 discriminator 1 view .LVU194
 589 0044 30B9     		cbnz	r0, .L28
 290:Core/Src/main.c **** 
 590              		.loc 1 290 1 view .LVU195
 591 0046 08BD     		pop	{r3, pc}
 592              	.L25:
 272:Core/Src/main.c ****   }
 593              		.loc 1 272 5 is_stmt 1 view .LVU196
 594 0048 FFF7FEFF 		bl	Error_Handler
 595              	.LVL21:
 596              	.L26:
 276:Core/Src/main.c ****   }
 597              		.loc 1 276 5 view .LVU197
 598 004c FFF7FEFF 		bl	Error_Handler
 599              	.LVL22:
 600              	.L27:
 280:Core/Src/main.c ****   }
 601              		.loc 1 280 5 view .LVU198
 602 0050 FFF7FEFF 		bl	Error_Handler
 603              	.LVL23:
 604              	.L28:
ARM GAS  /tmp/ccL9OEAx.s 			page 24


 284:Core/Src/main.c ****   }
 605              		.loc 1 284 5 view .LVU199
 606 0054 FFF7FEFF 		bl	Error_Handler
 607              	.LVL24:
 608              	.L30:
 609              		.align	2
 610              	.L29:
 611 0058 00000000 		.word	huart3
 612 005c 00480040 		.word	1073760256
 613              		.cfi_endproc
 614              	.LFE155:
 616              		.section	.text.SystemClock_Config,"ax",%progbits
 617              		.align	1
 618              		.global	SystemClock_Config
 619              		.syntax unified
 620              		.thumb
 621              		.thumb_func
 623              	SystemClock_Config:
 624              	.LFB153:
 141:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 625              		.loc 1 141 1 view -0
 626              		.cfi_startproc
 627              		@ args = 0, pretend = 0, frame = 112
 628              		@ frame_needed = 0, uses_anonymous_args = 0
 629 0000 00B5     		push	{lr}
 630              	.LCFI6:
 631              		.cfi_def_cfa_offset 4
 632              		.cfi_offset 14, -4
 633 0002 9DB0     		sub	sp, sp, #116
 634              	.LCFI7:
 635              		.cfi_def_cfa_offset 120
 142:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 636              		.loc 1 142 3 view .LVU201
 142:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 637              		.loc 1 142 22 is_stmt 0 view .LVU202
 638 0004 4C22     		movs	r2, #76
 639 0006 0021     		movs	r1, #0
 640 0008 09A8     		add	r0, sp, #36
 641 000a FFF7FEFF 		bl	memset
 642              	.LVL25:
 143:Core/Src/main.c **** 
 643              		.loc 1 143 3 is_stmt 1 view .LVU203
 143:Core/Src/main.c **** 
 644              		.loc 1 143 22 is_stmt 0 view .LVU204
 645 000e 2022     		movs	r2, #32
 646 0010 0021     		movs	r1, #0
 647 0012 01A8     		add	r0, sp, #4
 648 0014 FFF7FEFF 		bl	memset
 649              	.LVL26:
 147:Core/Src/main.c **** 
 650              		.loc 1 147 3 is_stmt 1 view .LVU205
 651 0018 0220     		movs	r0, #2
 652 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 653              	.LVL27:
 151:Core/Src/main.c **** 
 654              		.loc 1 151 3 view .LVU206
 655              	.LBB13:
ARM GAS  /tmp/ccL9OEAx.s 			page 25


 151:Core/Src/main.c **** 
 656              		.loc 1 151 3 view .LVU207
 657 001e 0023     		movs	r3, #0
 658 0020 0093     		str	r3, [sp]
 151:Core/Src/main.c **** 
 659              		.loc 1 151 3 view .LVU208
 660 0022 214B     		ldr	r3, .L38
 661 0024 9A69     		ldr	r2, [r3, #24]
 662 0026 22F44042 		bic	r2, r2, #49152
 663 002a 9A61     		str	r2, [r3, #24]
 151:Core/Src/main.c **** 
 664              		.loc 1 151 3 view .LVU209
 665 002c 9B69     		ldr	r3, [r3, #24]
 666 002e 03F44043 		and	r3, r3, #49152
 667 0032 0093     		str	r3, [sp]
 151:Core/Src/main.c **** 
 668              		.loc 1 151 3 view .LVU210
 669 0034 009B     		ldr	r3, [sp]
 670              	.LBE13:
 151:Core/Src/main.c **** 
 671              		.loc 1 151 3 view .LVU211
 153:Core/Src/main.c **** 
 672              		.loc 1 153 3 view .LVU212
 673              	.L32:
 153:Core/Src/main.c **** 
 674              		.loc 1 153 48 discriminator 1 view .LVU213
 153:Core/Src/main.c **** 
 675              		.loc 1 153 9 discriminator 1 view .LVU214
 153:Core/Src/main.c **** 
 676              		.loc 1 153 10 is_stmt 0 discriminator 1 view .LVU215
 677 0036 1C4B     		ldr	r3, .L38
 678 0038 9B69     		ldr	r3, [r3, #24]
 153:Core/Src/main.c **** 
 679              		.loc 1 153 9 discriminator 1 view .LVU216
 680 003a 13F4005F 		tst	r3, #8192
 681 003e FAD0     		beq	.L32
 158:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 682              		.loc 1 158 3 is_stmt 1 view .LVU217
 158:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 683              		.loc 1 158 36 is_stmt 0 view .LVU218
 684 0040 2123     		movs	r3, #33
 685 0042 0993     		str	r3, [sp, #36]
 159:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 686              		.loc 1 159 3 is_stmt 1 view .LVU219
 159:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 687              		.loc 1 159 30 is_stmt 0 view .LVU220
 688 0044 4FF4A023 		mov	r3, #327680
 689 0048 0A93     		str	r3, [sp, #40]
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 690              		.loc 1 160 3 is_stmt 1 view .LVU221
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 691              		.loc 1 160 32 is_stmt 0 view .LVU222
 692 004a 0121     		movs	r1, #1
 693 004c 0F91     		str	r1, [sp, #60]
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 694              		.loc 1 161 3 is_stmt 1 view .LVU223
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
ARM GAS  /tmp/ccL9OEAx.s 			page 26


 695              		.loc 1 161 34 is_stmt 0 view .LVU224
 696 004e 0222     		movs	r2, #2
 697 0050 1292     		str	r2, [sp, #72]
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 698              		.loc 1 162 3 is_stmt 1 view .LVU225
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 699              		.loc 1 162 35 is_stmt 0 view .LVU226
 700 0052 1392     		str	r2, [sp, #76]
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 275;
 701              		.loc 1 163 3 is_stmt 1 view .LVU227
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 275;
 702              		.loc 1 163 30 is_stmt 0 view .LVU228
 703 0054 0423     		movs	r3, #4
 704 0056 1493     		str	r3, [sp, #80]
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 1;
 705              		.loc 1 164 3 is_stmt 1 view .LVU229
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 1;
 706              		.loc 1 164 30 is_stmt 0 view .LVU230
 707 0058 40F21310 		movw	r0, #275
 708 005c 1590     		str	r0, [sp, #84]
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 709              		.loc 1 165 3 is_stmt 1 view .LVU231
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 710              		.loc 1 165 30 is_stmt 0 view .LVU232
 711 005e 1691     		str	r1, [sp, #88]
 166:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 712              		.loc 1 166 3 is_stmt 1 view .LVU233
 166:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 713              		.loc 1 166 30 is_stmt 0 view .LVU234
 714 0060 1793     		str	r3, [sp, #92]
 167:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 715              		.loc 1 167 3 is_stmt 1 view .LVU235
 167:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 716              		.loc 1 167 30 is_stmt 0 view .LVU236
 717 0062 1892     		str	r2, [sp, #96]
 168:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 718              		.loc 1 168 3 is_stmt 1 view .LVU237
 168:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 719              		.loc 1 168 32 is_stmt 0 view .LVU238
 720 0064 1993     		str	r3, [sp, #100]
 169:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 721              		.loc 1 169 3 is_stmt 1 view .LVU239
 169:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 722              		.loc 1 169 35 is_stmt 0 view .LVU240
 723 0066 0023     		movs	r3, #0
 724 0068 1A93     		str	r3, [sp, #104]
 170:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 725              		.loc 1 170 3 is_stmt 1 view .LVU241
 170:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 726              		.loc 1 170 34 is_stmt 0 view .LVU242
 727 006a 1B93     		str	r3, [sp, #108]
 171:Core/Src/main.c ****   {
 728              		.loc 1 171 3 is_stmt 1 view .LVU243
 171:Core/Src/main.c ****   {
 729              		.loc 1 171 7 is_stmt 0 view .LVU244
 730 006c 09A8     		add	r0, sp, #36
 731 006e FFF7FEFF 		bl	HAL_RCC_OscConfig
ARM GAS  /tmp/ccL9OEAx.s 			page 27


 732              	.LVL28:
 171:Core/Src/main.c ****   {
 733              		.loc 1 171 6 discriminator 1 view .LVU245
 734 0072 A8B9     		cbnz	r0, .L36
 178:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 735              		.loc 1 178 3 is_stmt 1 view .LVU246
 178:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 736              		.loc 1 178 31 is_stmt 0 view .LVU247
 737 0074 3F23     		movs	r3, #63
 738 0076 0193     		str	r3, [sp, #4]
 181:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 739              		.loc 1 181 3 is_stmt 1 view .LVU248
 181:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 740              		.loc 1 181 34 is_stmt 0 view .LVU249
 741 0078 0321     		movs	r1, #3
 742 007a 0291     		str	r1, [sp, #8]
 182:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 743              		.loc 1 182 3 is_stmt 1 view .LVU250
 182:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 744              		.loc 1 182 35 is_stmt 0 view .LVU251
 745 007c 0023     		movs	r3, #0
 746 007e 0393     		str	r3, [sp, #12]
 183:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 747              		.loc 1 183 3 is_stmt 1 view .LVU252
 183:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 748              		.loc 1 183 35 is_stmt 0 view .LVU253
 749 0080 0823     		movs	r3, #8
 750 0082 0493     		str	r3, [sp, #16]
 184:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 751              		.loc 1 184 3 is_stmt 1 view .LVU254
 184:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 752              		.loc 1 184 36 is_stmt 0 view .LVU255
 753 0084 4023     		movs	r3, #64
 754 0086 0593     		str	r3, [sp, #20]
 185:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 755              		.loc 1 185 3 is_stmt 1 view .LVU256
 185:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 756              		.loc 1 185 36 is_stmt 0 view .LVU257
 757 0088 0693     		str	r3, [sp, #24]
 186:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 758              		.loc 1 186 3 is_stmt 1 view .LVU258
 186:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 759              		.loc 1 186 36 is_stmt 0 view .LVU259
 760 008a 4FF48062 		mov	r2, #1024
 761 008e 0792     		str	r2, [sp, #28]
 187:Core/Src/main.c **** 
 762              		.loc 1 187 3 is_stmt 1 view .LVU260
 187:Core/Src/main.c **** 
 763              		.loc 1 187 36 is_stmt 0 view .LVU261
 764 0090 0893     		str	r3, [sp, #32]
 189:Core/Src/main.c ****   {
 765              		.loc 1 189 3 is_stmt 1 view .LVU262
 189:Core/Src/main.c ****   {
 766              		.loc 1 189 7 is_stmt 0 view .LVU263
 767 0092 01A8     		add	r0, sp, #4
 768 0094 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 769              	.LVL29:
ARM GAS  /tmp/ccL9OEAx.s 			page 28


 189:Core/Src/main.c ****   {
 770              		.loc 1 189 6 discriminator 1 view .LVU264
 771 0098 20B9     		cbnz	r0, .L37
 193:Core/Src/main.c **** 
 772              		.loc 1 193 1 view .LVU265
 773 009a 1DB0     		add	sp, sp, #116
 774              	.LCFI8:
 775              		.cfi_remember_state
 776              		.cfi_def_cfa_offset 4
 777              		@ sp needed
 778 009c 5DF804FB 		ldr	pc, [sp], #4
 779              	.L36:
 780              	.LCFI9:
 781              		.cfi_restore_state
 173:Core/Src/main.c ****   }
 782              		.loc 1 173 5 is_stmt 1 view .LVU266
 783 00a0 FFF7FEFF 		bl	Error_Handler
 784              	.LVL30:
 785              	.L37:
 191:Core/Src/main.c ****   }
 786              		.loc 1 191 5 view .LVU267
 787 00a4 FFF7FEFF 		bl	Error_Handler
 788              	.LVL31:
 789              	.L39:
 790              		.align	2
 791              	.L38:
 792 00a8 00480258 		.word	1476544512
 793              		.cfi_endproc
 794              	.LFE153:
 796              		.section	.text.main,"ax",%progbits
 797              		.align	1
 798              		.global	main
 799              		.syntax unified
 800              		.thumb
 801              		.thumb_func
 803              	main:
 804              	.LFB152:
  92:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 805              		.loc 1 92 1 view -0
 806              		.cfi_startproc
 807              		@ Volatile: function does not return.
 808              		@ args = 0, pretend = 0, frame = 0
 809              		@ frame_needed = 0, uses_anonymous_args = 0
 810 0000 08B5     		push	{r3, lr}
 811              	.LCFI10:
 812              		.cfi_def_cfa_offset 8
 813              		.cfi_offset 3, -8
 814              		.cfi_offset 14, -4
 100:Core/Src/main.c **** 
 815              		.loc 1 100 3 view .LVU269
 816 0002 FFF7FEFF 		bl	HAL_Init
 817              	.LVL32:
 107:Core/Src/main.c **** 
 818              		.loc 1 107 3 view .LVU270
 819 0006 FFF7FEFF 		bl	SystemClock_Config
 820              	.LVL33:
 114:Core/Src/main.c ****   MX_ETH_Init();
ARM GAS  /tmp/ccL9OEAx.s 			page 29


 821              		.loc 1 114 3 view .LVU271
 822 000a FFF7FEFF 		bl	MX_GPIO_Init
 823              	.LVL34:
 115:Core/Src/main.c ****   MX_USART3_UART_Init();
 824              		.loc 1 115 3 view .LVU272
 825 000e FFF7FEFF 		bl	MX_ETH_Init
 826              	.LVL35:
 116:Core/Src/main.c ****   MX_USB_OTG_HS_USB_Init();
 827              		.loc 1 116 3 view .LVU273
 828 0012 FFF7FEFF 		bl	MX_USART3_UART_Init
 829              	.LVL36:
 117:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 830              		.loc 1 117 3 view .LVU274
 122:Core/Src/main.c **** 
 831              		.loc 1 122 3 view .LVU275
 832 0016 FFF7FEFF 		bl	MX_ThreadX_Init
 833              	.LVL37:
 834              	.L41:
 127:Core/Src/main.c ****   {
 835              		.loc 1 127 3 view .LVU276
 132:Core/Src/main.c ****   /* USER CODE END 3 */
 836              		.loc 1 132 3 view .LVU277
 127:Core/Src/main.c ****   {
 837              		.loc 1 127 9 view .LVU278
 838 001a FEE7     		b	.L41
 839              		.cfi_endproc
 840              	.LFE152:
 842              		.section	.bss.MACAddr.0,"aw",%nobits
 843              		.align	2
 846              	MACAddr.0:
 847 0000 00000000 		.space	6
 847      0000
 848              		.global	huart3
 849              		.section	.bss.huart3,"aw",%nobits
 850              		.align	2
 853              	huart3:
 854 0000 00000000 		.space	148
 854      00000000 
 854      00000000 
 854      00000000 
 854      00000000 
 855              		.global	heth
 856              		.section	.bss.heth,"aw",%nobits
 857              		.align	2
 860              	heth:
 861 0000 00000000 		.space	176
 861      00000000 
 861      00000000 
 861      00000000 
 861      00000000 
 862              		.global	TxConfig
 863              		.section	.bss.TxConfig,"aw",%nobits
 864              		.align	2
 867              	TxConfig:
 868 0000 00000000 		.space	56
 868      00000000 
 868      00000000 
ARM GAS  /tmp/ccL9OEAx.s 			page 30


 868      00000000 
 868      00000000 
 869              		.global	DMATxDscrTab
 870              		.section	.TxDecripSection,"aw"
 871              		.align	2
 874              	DMATxDscrTab:
 875 0000 00000000 		.space	96
 875      00000000 
 875      00000000 
 875      00000000 
 875      00000000 
 876              		.global	DMARxDscrTab
 877              		.section	.RxDecripSection,"aw"
 878              		.align	2
 881              	DMARxDscrTab:
 882 0000 00000000 		.space	96
 882      00000000 
 882      00000000 
 882      00000000 
 882      00000000 
 883              		.text
 884              	.Letext0:
 885              		.file 3 "/usr/lib/gcc/arm-none-eabi/13.2.0/include/stddef.h"
 886              		.file 4 "/usr/arm-none-eabi/include/machine/_default_types.h"
 887              		.file 5 "/usr/arm-none-eabi/include/sys/_stdint.h"
 888              		.file 6 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h723xx.h"
 889              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 890              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 891              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 892              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 893              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_eth.h"
 894              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 895              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 896              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 897              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart_ex.h"
 898              		.file 16 "/usr/arm-none-eabi/include/string.h"
 899              		.file 17 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 900              		.file 18 "Core/Inc/app_threadx.h"
 901              		.file 19 "<built-in>"
ARM GAS  /tmp/ccL9OEAx.s 			page 31


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccL9OEAx.s:20     .text.MX_GPIO_Init:00000000 $t
     /tmp/ccL9OEAx.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccL9OEAx.s:310    .text.MX_GPIO_Init:00000178 $d
     /tmp/ccL9OEAx.s:320    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
     /tmp/ccL9OEAx.s:326    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
     /tmp/ccL9OEAx.s:360    .text.HAL_TIM_PeriodElapsedCallback:00000014 $d
     /tmp/ccL9OEAx.s:365    .text.Error_Handler:00000000 $t
     /tmp/ccL9OEAx.s:371    .text.Error_Handler:00000000 Error_Handler
     /tmp/ccL9OEAx.s:403    .text.MX_ETH_Init:00000000 $t
     /tmp/ccL9OEAx.s:408    .text.MX_ETH_Init:00000000 MX_ETH_Init
     /tmp/ccL9OEAx.s:497    .text.MX_ETH_Init:00000054 $d
     /tmp/ccL9OEAx.s:860    .bss.heth:00000000 heth
     /tmp/ccL9OEAx.s:846    .bss.MACAddr.0:00000000 MACAddr.0
     /tmp/ccL9OEAx.s:874    .TxDecripSection:00000000 DMATxDscrTab
     /tmp/ccL9OEAx.s:881    .RxDecripSection:00000000 DMARxDscrTab
     /tmp/ccL9OEAx.s:867    .bss.TxConfig:00000000 TxConfig
     /tmp/ccL9OEAx.s:507    .text.MX_USART3_UART_Init:00000000 $t
     /tmp/ccL9OEAx.s:512    .text.MX_USART3_UART_Init:00000000 MX_USART3_UART_Init
     /tmp/ccL9OEAx.s:611    .text.MX_USART3_UART_Init:00000058 $d
     /tmp/ccL9OEAx.s:853    .bss.huart3:00000000 huart3
     /tmp/ccL9OEAx.s:617    .text.SystemClock_Config:00000000 $t
     /tmp/ccL9OEAx.s:623    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/ccL9OEAx.s:792    .text.SystemClock_Config:000000a8 $d
     /tmp/ccL9OEAx.s:797    .text.main:00000000 $t
     /tmp/ccL9OEAx.s:803    .text.main:00000000 main
     /tmp/ccL9OEAx.s:843    .bss.MACAddr.0:00000000 $d
     /tmp/ccL9OEAx.s:850    .bss.huart3:00000000 $d
     /tmp/ccL9OEAx.s:857    .bss.heth:00000000 $d
     /tmp/ccL9OEAx.s:864    .bss.TxConfig:00000000 $d
     /tmp/ccL9OEAx.s:871    .TxDecripSection:00000000 $d
     /tmp/ccL9OEAx.s:878    .RxDecripSection:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_IncTick
HAL_ETH_Init
memset
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_ThreadX_Init
