#! 
:ivl_version "13.0 (devel)" "(s20221226-518-g94d9d1951-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "c:\Users\GUILHE~1\Github\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "c:\Users\GUILHE~1\Github\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\Users\GUILHE~1\Github\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\Users\GUILHE~1\Github\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "c:\Users\GUILHE~1\Github\OSS-CA~1\lib\ivl\va_math.vpi";
S_000001cb95657100 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v000001cb956a74a0_0 .var "btn", 0 0;
v000001cb95702850_0 .var "clk", 0 0;
v000001cb957023f0_0 .net "led", 5 0, v000001cb956a7040_0;  1 drivers
v000001cb95702210_0 .var "uart_rx", 0 0;
o000001cb956b5118 .functor BUFZ 1, c4<z>; HiZ drive
v000001cb95702cb0_0 .net "uart_tx", 0 0, o000001cb956b5118;  0 drivers
S_000001cb95657290 .scope module, "u" "uart" 2 8, 3 1 0, S_000001cb95657100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sys_clk";
    .port_info 1 /INPUT 1 "uart_rx";
    .port_info 2 /INPUT 1 "btn";
    .port_info 3 /OUTPUT 1 "uart_tx";
    .port_info 4 /OUTPUT 6 "led";
P_000001cb95657420 .param/l "DELAY_FRAMES" 0 3 3, C4<00001000>;
P_000001cb95657458 .param/l "HALF_DELAY_WAIT" 1 3 14, C4<00000000000000000000000000000100>;
P_000001cb95657490 .param/l "RX_IDLE" 1 3 25, +C4<00000000000000000000000000000000>;
P_000001cb956574c8 .param/l "RX_READ" 1 3 28, +C4<00000000000000000000000000000011>;
P_000001cb95657500 .param/l "RX_READ_WAIT" 1 3 27, +C4<00000000000000000000000000000010>;
P_000001cb95657538 .param/l "RX_START_BIT" 1 3 26, +C4<00000000000000000000000000000001>;
P_000001cb95657570 .param/l "RX_STOP_BIT" 1 3 29, +C4<00000000000000000000000000000101>;
v000001cb956576e0_0 .net "btn", 0 0, v000001cb956a74a0_0;  1 drivers
v000001cb956af840_0 .var "byteReady", 0 0;
v000001cb956a6fa0_0 .var "dataIn", 7 0;
v000001cb956a7040_0 .var "led", 5 0;
v000001cb956a70e0_0 .var "rxBitNumber", 2 0;
v000001cb956a7180_0 .var "rxCounter", 12 0;
v000001cb956a7220_0 .var "rxState", 3 0;
v000001cb956a72c0_0 .net "sys_clk", 0 0, v000001cb95702850_0;  1 drivers
v000001cb956a7360_0 .net "uart_rx", 0 0, v000001cb95702210_0;  1 drivers
v000001cb956a7400_0 .net "uart_tx", 0 0, o000001cb956b5118;  alias, 0 drivers
E_000001cb95699db0 .event posedge, v000001cb956a72c0_0;
    .scope S_000001cb95657290;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001cb956a7220_0, 0, 4;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v000001cb956a7180_0, 0, 13;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001cb956a70e0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cb956a6fa0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb956af840_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001cb95657290;
T_1 ;
    %wait E_000001cb95699db0;
    %load/vec4 v000001cb956a7220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v000001cb956a7360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cb956a7220_0, 0;
    %pushi/vec4 1, 0, 13;
    %assign/vec4 v000001cb956a7180_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cb956a70e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cb956af840_0, 0;
T_1.6 ;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v000001cb956a7180_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001cb956a7220_0, 0;
    %pushi/vec4 1, 0, 13;
    %assign/vec4 v000001cb956a7180_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v000001cb956a7180_0;
    %addi 1, 0, 13;
    %assign/vec4 v000001cb956a7180_0, 0;
T_1.9 ;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v000001cb956a7180_0;
    %addi 1, 0, 13;
    %assign/vec4 v000001cb956a7180_0, 0;
    %load/vec4 v000001cb956a7180_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001cb956a7220_0, 0;
T_1.10 ;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 13;
    %assign/vec4 v000001cb956a7180_0, 0;
    %load/vec4 v000001cb956a7360_0;
    %load/vec4 v000001cb956a6fa0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001cb956a6fa0_0, 0;
    %load/vec4 v000001cb956a70e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cb956a70e0_0, 0;
    %load/vec4 v000001cb956a70e0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001cb956a7220_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001cb956a7220_0, 0;
T_1.13 ;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000001cb956a7180_0;
    %addi 1, 0, 13;
    %assign/vec4 v000001cb956a7180_0, 0;
    %load/vec4 v000001cb956a7180_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cb956a7220_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000001cb956a7180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb956af840_0, 0;
T_1.14 ;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %load/vec4 v000001cb956af840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %load/vec4 v000001cb956a6fa0_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v000001cb956a7040_0, 0;
T_1.16 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001cb95657100;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb95702850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb95702210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb956a74a0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001cb95657100;
T_3 ;
    %delay 1, 0;
    %load/vec4 v000001cb95702850_0;
    %inv;
    %store/vec4 v000001cb95702850_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001cb95657100;
T_4 ;
    %vpi_call 2 21 "$display", "Starting UART RX" {0 0 0};
    %vpi_call 2 22 "$monitor", "LED Value %b", v000001cb957023f0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb95702210_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb95702210_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb95702210_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb95702210_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb95702210_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb95702210_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb95702210_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb95702210_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb95702210_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb95702210_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001cb95657100;
T_5 ;
    %vpi_call 2 37 "$dumpfile", "uart.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001cb95657100 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "UART_tb.v";
    "UART.v";
