# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do video_ip_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog {C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_ip.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:44 on Feb 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog" C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_ip.v 
# -- Compiling module video_ip
# 
# Top level modules:
# 	video_ip
# End time: 19:11:44 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog {C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_mm_slave_interface.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:44 on Feb 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog" C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_mm_slave_interface.v 
# -- Compiling module avalon_mm_slave_interface
# 
# Top level modules:
# 	avalon_mm_slave_interface
# End time: 19:11:44 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog {C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_st_sink_interface.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:45 on Feb 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog" C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_st_sink_interface.v 
# -- Compiling module avalon_st_sink_interface
# 
# Top level modules:
# 	avalon_st_sink_interface
# End time: 19:11:45 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog {C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_st_source_interface.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:45 on Feb 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog" C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_st_source_interface.v 
# -- Compiling module avalon_st_source_interface
# 
# Top level modules:
# 	avalon_st_source_interface
# End time: 19:11:45 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog {C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_effects.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:45 on Feb 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog" C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_effects.v 
# -- Compiling module video_effects
# 
# Top level modules:
# 	video_effects
# End time: 19:11:45 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.video_ip
# vsim work.video_ip 
# Start time: 19:13:33 on Feb 07,2023
# Loading work.video_ip
# Loading work.avalon_st_sink_interface
# Loading work.avalon_st_source_interface
# Loading work.avalon_mm_slave_interface
# Loading work.video_effects
do msim_setup.tcl
# Cannot open macro file: msim_setup.tcl
cd
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
do
# No filename specified
do msim_setup.tcl
# Cannot open macro file: msim_setup.tcl
quit -sim
# End time: 19:17:04 on Feb 07,2023, Elapsed time: 0:03:31
# Errors: 4, Warnings: 0
cd
# reading C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini
pwd
# W:/
do
# No filename specified
cd C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/video_ip_sim_qsys/testbench/video_ip_sim_qsys_tb/simulation
do msim_setup.tcl
# top
# ../..
# C:/intelfpga/17.1/quartus/
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work ./libraries/work/ 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work_lib ./libraries/work/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_common_sv_packages ./libraries/altera_common_sv_packages/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_effects_0_avalon_slave_translator ./libraries/video_effects_0_avalon_slave_translator/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap mm_master_bfm_0_m0_translator ./libraries/mm_master_bfm_0_m0_translator/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap rst_controller ./libraries/rst_controller/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap mm_interconnect_0 ./libraries/mm_interconnect_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_effects_0 ./libraries/video_effects_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap st_source_bfm_0 ./libraries/st_source_bfm_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap st_sink_bfm_0 ./libraries/st_sink_bfm_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap mm_master_bfm_0 ./libraries/mm_master_bfm_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_ip_sim_qsys_inst_reset_bfm ./libraries/video_ip_sim_qsys_inst_reset_bfm/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_ip_sim_qsys_inst_clk_bfm ./libraries/video_ip_sim_qsys_inst_clk_bfm/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_ip_sim_qsys_inst ./libraries/video_ip_sim_qsys_inst/ 
# Modifying modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with novopt option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -novopt
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
ld
# [exec] dev_com
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:57 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 19:18:57 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:57 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/avalon_utilities_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_utilities_pkg
# 
# Top level modules:
# 	--none--
# End time: 19:18:57 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:57 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/avalon_mm_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 19:18:57 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:57 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work video_effects_0_avalon_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 19:18:57 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:57 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work mm_master_bfm_0_m0_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 19:18:57 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:57 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 19:18:57 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:57 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 19:18:58 on Feb 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:58 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/video_ip_sim_qsys_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module video_ip_sim_qsys_mm_interconnect_0
# 
# Top level modules:
# 	video_ip_sim_qsys_mm_interconnect_0
# End time: 19:18:58 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:58 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/video_ip.v -work video_effects_0 
# -- Compiling module video_ip
# 
# Top level modules:
# 	video_ip
# End time: 19:18:58 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:58 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/avalon_mm_slave_interface.v -work video_effects_0 
# -- Compiling module avalon_mm_slave_interface
# 
# Top level modules:
# 	avalon_mm_slave_interface
# End time: 19:18:58 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:58 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/avalon_st_sink_interface.v -work video_effects_0 
# -- Compiling module avalon_st_sink_interface
# 
# Top level modules:
# 	avalon_st_sink_interface
# End time: 19:18:58 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:58 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/avalon_st_source_interface.v -work video_effects_0 
# -- Compiling module avalon_st_source_interface
# 
# Top level modules:
# 	avalon_st_source_interface
# End time: 19:18:58 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:58 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/video_effects.v -work video_effects_0 
# -- Compiling module video_effects
# 
# Top level modules:
# 	video_effects
# End time: 19:18:58 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:58 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_st_source_bfm.sv -L altera_common_sv_packages -work st_source_bfm_0 
# -- Compiling module altera_avalon_st_source_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_utilities_pkg
# 
# Top level modules:
# 	altera_avalon_st_source_bfm
# End time: 19:18:58 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:58 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_st_sink_bfm.sv -L altera_common_sv_packages -work st_sink_bfm_0 
# -- Compiling module altera_avalon_st_sink_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_st_sink_bfm
# End time: 19:18:58 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:58 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv -L altera_common_sv_packages -work mm_master_bfm_0 
# -- Compiling module altera_avalon_mm_master_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# -- Importing package altera_common_sv_packages.avalon_utilities_pkg
# 
# Top level modules:
# 	altera_avalon_mm_master_bfm
# End time: 19:18:58 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:58 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work video_ip_sim_qsys_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 19:18:58 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:59 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work video_ip_sim_qsys_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 19:18:59 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:59 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/video_ip_sim_qsys.v -work video_ip_sim_qsys_inst 
# -- Compiling module video_ip_sim_qsys
# 
# Top level modules:
# 	video_ip_sim_qsys
# End time: 19:18:59 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:59 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/video_ip_sim_qsys_tb.v 
# -- Compiling module video_ip_sim_qsys_tb
# 
# Top level modules:
# 	video_ip_sim_qsys_tb
# End time: 19:18:59 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:59 on Feb 07,2023
# vlog -reportprogress 300 -sv -L altera_common_sv_packages ../../video_ip_sim_qsys_tb/simulation/test_program.sv 
# -- Compiling module test_program
# -- Importing package altera_common_sv_packages.verbosity_pkg
# ** Error: ../../video_ip_sim_qsys_tb/simulation/test_program.sv(80): (vlog-2163) Macro `SRC is undefined.
# ** Error: (vlog-13069) ../../video_ip_sim_qsys_tb/simulation/test_program.sv(80): near ".": syntax error, unexpected '.'.
# ** Error: ../../video_ip_sim_qsys_tb/simulation/test_program.sv(81): (vlog-2163) Macro `SRC is undefined.
# ** Error: ../../video_ip_sim_qsys_tb/simulation/test_program.sv(82): (vlog-2163) Macro `SNK is undefined.
# ** Error: ../../video_ip_sim_qsys_tb/simulation/test_program.sv(113): (vlog-2163) Macro `SRC is undefined.
# ** Error: (vlog-13069) ../../video_ip_sim_qsys_tb/simulation/test_program.sv(113): near ".": syntax error, unexpected '.'.
# ** Error: ../../video_ip_sim_qsys_tb/simulation/test_program.sv(113): (vlog-2163) Macro `SNK is undefined.
# ** Error: ../../video_ip_sim_qsys_tb/simulation/test_program.sv(120): (vlog-2163) Macro `SNK is undefined.
# ** Error: (vlog-13069) ../../video_ip_sim_qsys_tb/simulation/test_program.sv(120): near ".": syntax error, unexpected '.'.
# ** Error: ../../video_ip_sim_qsys_tb/simulation/test_program.sv(125): (vlog-2163) Macro `SNK is undefined.
# ** Error: (vlog-13069) ../../video_ip_sim_qsys_tb/simulation/test_program.sv(125): near ".": syntax error, unexpected '.'.
# ** Error: ../../video_ip_sim_qsys_tb/simulation/test_program.sv(127): (vlog-2163) Macro `SNK is undefined.
# ** Error: (vlog-13069) ../../video_ip_sim_qsys_tb/simulation/test_program.sv(127): near ".": syntax error, unexpected '.'.
# ** Error: ../../video_ip_sim_qsys_tb/simulation/test_program.sv(130): (vlog-2163) Macro `SNK is undefined.
# ** Error: (vlog-13069) ../../video_ip_sim_qsys_tb/simulation/test_program.sv(130): near ".": syntax error, unexpected '.'.
# ** Error: ../../video_ip_sim_qsys_tb/simulation/test_program.sv(142): (vlog-2163) Macro `SRC is undefined.
# ** Error: (vlog-13069) ../../video_ip_sim_qsys_tb/simulation/test_program.sv(142): near ".": syntax error, unexpected '.'.
# ** Error: ../../video_ip_sim_qsys_tb/simulation/test_program.sv(143): (vlog-2163) Macro `SRC is undefined.
# ** Error: ../../video_ip_sim_qsys_tb/simulation/test_program.sv(144): (vlog-2163) Macro `SRC is undefined.
# ** Error: (vlog-13069) ../../video_ip_sim_qsys_tb/simulation/test_program.sv(144): near ".": syntax error, unexpected '.'.
# ** Error: ../../video_ip_sim_qsys_tb/simulation/test_program.sv(175): (vlog-2163) Macro `SRC is undefined.
# ** Error: (vlog-13069) ../../video_ip_sim_qsys_tb/simulation/test_program.sv(175): near ".": syntax error, unexpected '.'.
# ** Error: ../../video_ip_sim_qsys_tb/simulation/test_program.sv(176): (vlog-2163) Macro `SRC is undefined.
# ** Error: ../../video_ip_sim_qsys_tb/simulation/test_program.sv(177): (vlog-2163) Macro `SRC is undefined.
# ** Error: ../../video_ip_sim_qsys_tb/simulation/test_program.sv(178): (vlog-2163) Macro `SRC is undefined.
# ** Error: ../../video_ip_sim_qsys_tb/simulation/test_program.sv(179): (vlog-2163) Macro `SRC is undefined.
# ** Error: ../../video_ip_sim_qsys_tb/simulation/test_program.sv(180): (vlog-2163) Macro `SRC is undefined.
# ** Error: ../../video_ip_sim_qsys_tb/simulation/test_program.sv(181): (vlog-2163) Macro `SRC is undefined.
# ** Error: ../../video_ip_sim_qsys_tb/simulation/test_program.sv(182): (vlog-2163) Macro `SRC is undefined.
# ** Error: ../../video_ip_sim_qsys_tb/simulation/test_program.sv(189): (vlog-2163) Macro `SNK is undefined.
# ** Error: (vlog-13069) ../../video_ip_sim_qsys_tb/simulation/test_program.sv(189): near ".": syntax error, unexpected '.'.
# ** Error: ../../video_ip_sim_qsys_tb/simulation/test_program.sv(190): (vlog-2163) Macro `SNK is undefined.
# ** Error: (vlog-13069) ../../video_ip_sim_qsys_tb/simulation/test_program.sv(190): near ".": syntax error, unexpected '.'.
# ** Error: ../../video_ip_sim_qsys_tb/simulation/test_program.sv(191): (vlog-2163) Macro `SNK is undefined.
# ** Error: (vlog-13069) ../../video_ip_sim_qsys_tb/simulation/test_program.sv(191): near ".": syntax error, unexpected '.'.
# ** Error: ../../video_ip_sim_qsys_tb/simulation/test_program.sv(192): (vlog-2163) Macro `SNK is undefined.
# ** Error: (vlog-13069) ../../video_ip_sim_qsys_tb/simulation/test_program.sv(192): near ".": syntax error, unexpected '.'.
# ** Error: ../../video_ip_sim_qsys_tb/simulation/test_program.sv(193): (vlog-2163) Macro `SNK is undefined.
# ** Error: (vlog-13069) ../../video_ip_sim_qsys_tb/simulation/test_program.sv(193): near ".": syntax error, unexpected '.'.
# ** Error: ../../video_ip_sim_qsys_tb/simulation/test_program.sv(194): (vlog-2163) Macro `SNK is undefined.
# ** Error: (vlog-13069) ../../video_ip_sim_qsys_tb/simulation/test_program.sv(194): near ".": syntax error, unexpected '.'.
# ** Error: ../../video_ip_sim_qsys_tb/simulation/test_program.sv(195): (vlog-2163) Macro `SNK is undefined.
# ** Error: (vlog-13069) ../../video_ip_sim_qsys_tb/simulation/test_program.sv(195): near ".": syntax error, unexpected '.'.
# ** Error: ../../video_ip_sim_qsys_tb/simulation/test_program.sv(196): (vlog-2163) Macro `SNK is undefined.
# ** Error: (vlog-13069) ../../video_ip_sim_qsys_tb/simulation/test_program.sv(196): near ".": syntax error, unexpected '.'.
# End time: 19:18:59 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 45, Warnings: 0
# C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
do msim_setup.tcl
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work ./libraries/work/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work_lib ./libraries/work/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_common_sv_packages ./libraries/altera_common_sv_packages/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_effects_0_avalon_slave_translator ./libraries/video_effects_0_avalon_slave_translator/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap mm_master_bfm_0_m0_translator ./libraries/mm_master_bfm_0_m0_translator/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap rst_controller ./libraries/rst_controller/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap mm_interconnect_0 ./libraries/mm_interconnect_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_effects_0 ./libraries/video_effects_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap st_source_bfm_0 ./libraries/st_source_bfm_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap st_sink_bfm_0 ./libraries/st_sink_bfm_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap mm_master_bfm_0 ./libraries/mm_master_bfm_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_ip_sim_qsys_inst_reset_bfm ./libraries/video_ip_sim_qsys_inst_reset_bfm/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_ip_sim_qsys_inst_clk_bfm ./libraries/video_ip_sim_qsys_inst_clk_bfm/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_ip_sim_qsys_inst ./libraries/video_ip_sim_qsys_inst/ 
# Modifying modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with novopt option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -novopt
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
ld
# [exec] dev_com
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:33 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 19:25:33 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:33 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/avalon_utilities_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_utilities_pkg
# 
# Top level modules:
# 	--none--
# End time: 19:25:33 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:33 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/avalon_mm_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 19:25:33 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:33 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work video_effects_0_avalon_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 19:25:33 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:33 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work mm_master_bfm_0_m0_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 19:25:33 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:33 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 19:25:33 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:33 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 19:25:33 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:33 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/video_ip_sim_qsys_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module video_ip_sim_qsys_mm_interconnect_0
# 
# Top level modules:
# 	video_ip_sim_qsys_mm_interconnect_0
# End time: 19:25:33 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:33 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/video_ip.v -work video_effects_0 
# -- Compiling module video_ip
# 
# Top level modules:
# 	video_ip
# End time: 19:25:33 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:33 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/avalon_mm_slave_interface.v -work video_effects_0 
# -- Compiling module avalon_mm_slave_interface
# 
# Top level modules:
# 	avalon_mm_slave_interface
# End time: 19:25:33 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:33 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/avalon_st_sink_interface.v -work video_effects_0 
# -- Compiling module avalon_st_sink_interface
# 
# Top level modules:
# 	avalon_st_sink_interface
# End time: 19:25:33 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:33 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/avalon_st_source_interface.v -work video_effects_0 
# -- Compiling module avalon_st_source_interface
# 
# Top level modules:
# 	avalon_st_source_interface
# End time: 19:25:34 on Feb 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:34 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/video_effects.v -work video_effects_0 
# -- Compiling module video_effects
# 
# Top level modules:
# 	video_effects
# End time: 19:25:34 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:34 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_st_source_bfm.sv -L altera_common_sv_packages -work st_source_bfm_0 
# -- Compiling module altera_avalon_st_source_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_utilities_pkg
# 
# Top level modules:
# 	altera_avalon_st_source_bfm
# End time: 19:25:34 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:34 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_st_sink_bfm.sv -L altera_common_sv_packages -work st_sink_bfm_0 
# -- Compiling module altera_avalon_st_sink_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_st_sink_bfm
# End time: 19:25:34 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:34 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv -L altera_common_sv_packages -work mm_master_bfm_0 
# -- Compiling module altera_avalon_mm_master_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# -- Importing package altera_common_sv_packages.avalon_utilities_pkg
# 
# Top level modules:
# 	altera_avalon_mm_master_bfm
# End time: 19:25:34 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:34 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work video_ip_sim_qsys_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 19:25:34 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:34 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work video_ip_sim_qsys_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 19:25:34 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:34 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/video_ip_sim_qsys.v -work video_ip_sim_qsys_inst 
# -- Compiling module video_ip_sim_qsys
# 
# Top level modules:
# 	video_ip_sim_qsys
# End time: 19:25:34 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:34 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/video_ip_sim_qsys_tb.v 
# -- Compiling module video_ip_sim_qsys_tb
# 
# Top level modules:
# 	video_ip_sim_qsys_tb
# End time: 19:25:34 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:34 on Feb 07,2023
# vlog -reportprogress 300 -sv -L altera_common_sv_packages ../../video_ip_sim_qsys_tb/simulation/test_program.sv 
# -- Compiling module test_program
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	test_program
# End time: 19:25:34 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:34 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 19:25:34 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab
# vsim -t ps -L work -L work_lib -L altera_common_sv_packages -L video_effects_0_avalon_slave_translator -L mm_master_bfm_0_m0_translator -L rst_controller -L mm_interconnect_0 -L video_effects_0 -L st_source_bfm_0 -L st_sink_bfm_0 -L mm_master_bfm_0 -L video_ip_sim_qsys_inst_reset_bfm -L video_ip_sim_qsys_inst_clk_bfm -L video_ip_sim_qsys_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver top 
# Start time: 19:25:34 on Feb 07,2023
# Loading sv_std.std
# Loading work.top
# Loading work.video_ip_sim_qsys_tb
# Loading video_ip_sim_qsys_inst.video_ip_sim_qsys
# Loading altera_common_sv_packages.avalon_utilities_pkg
# Loading altera_common_sv_packages.verbosity_pkg
# Loading altera_common_sv_packages.avalon_mm_pkg
# Loading mm_master_bfm_0.altera_avalon_mm_master_bfm
# Loading st_sink_bfm_0.altera_avalon_st_sink_bfm
# Loading st_source_bfm_0.altera_avalon_st_source_bfm
# Loading video_effects_0.video_ip
# Loading video_effects_0.avalon_st_sink_interface
# Loading video_effects_0.avalon_st_source_interface
# Loading video_effects_0.avalon_mm_slave_interface
# Loading video_effects_0.video_effects
# Loading mm_interconnect_0.video_ip_sim_qsys_mm_interconnect_0
# Loading mm_master_bfm_0_m0_translator.altera_merlin_master_translator
# Loading video_effects_0_avalon_slave_translator.altera_merlin_slave_translator
# Loading rst_controller.altera_reset_controller
# Loading video_ip_sim_qsys_inst_clk_bfm.altera_avalon_clock_source
# Loading video_ip_sim_qsys_inst_reset_bfm.altera_avalon_reset_source
# Loading work.test_program
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-3017) ../../video_ip_sim_qsys_tb/simulation/submodules/video_ip_sim_qsys.v(68): [TFMPC] - Too few port connections. Expected 25, found 24.
#    Time: 0 ps  Iteration: 0  Instance: /top/tb/video_ip_sim_qsys_inst/mm_master_bfm_0 File: ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv
# ** Warning: (vsim-3722) ../../video_ip_sim_qsys_tb/simulation/submodules/video_ip_sim_qsys.v(68): [TFMPC] - Missing connection for port 'avm_writeresponserequest'.
# ** Error: (vsim-3043) ../../video_ip_sim_qsys_tb/simulation/test_program.sv(42): Unresolved reference to 'mm_master_bfm' in tb.video_ip_sim_qsys_inst.mm_master_bfm.
#    Time: 0 ps  Iteration: 0  Instance: /top/pgm File: ../../video_ip_sim_qsys_tb/simulation/test_program.sv
# Error loading design
# End time: 19:25:35 on Feb 07,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
do msim_setup.tcl
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work ./libraries/work/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work_lib ./libraries/work/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_common_sv_packages ./libraries/altera_common_sv_packages/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_effects_0_avalon_slave_translator ./libraries/video_effects_0_avalon_slave_translator/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap mm_master_bfm_0_m0_translator ./libraries/mm_master_bfm_0_m0_translator/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap rst_controller ./libraries/rst_controller/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap mm_interconnect_0 ./libraries/mm_interconnect_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_effects_0 ./libraries/video_effects_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap st_source_bfm_0 ./libraries/st_source_bfm_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap st_sink_bfm_0 ./libraries/st_sink_bfm_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap mm_master_bfm_0 ./libraries/mm_master_bfm_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_ip_sim_qsys_inst_reset_bfm ./libraries/video_ip_sim_qsys_inst_reset_bfm/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_ip_sim_qsys_inst_clk_bfm ./libraries/video_ip_sim_qsys_inst_clk_bfm/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_ip_sim_qsys_inst ./libraries/video_ip_sim_qsys_inst/ 
# Modifying modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with novopt option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -novopt
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
ld
# [exec] dev_com
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:03 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 19:26:03 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:03 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/avalon_utilities_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_utilities_pkg
# 
# Top level modules:
# 	--none--
# End time: 19:26:03 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:03 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/avalon_mm_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 19:26:03 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:03 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work video_effects_0_avalon_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 19:26:03 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:03 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work mm_master_bfm_0_m0_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 19:26:03 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:03 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 19:26:03 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:03 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 19:26:03 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:03 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/video_ip_sim_qsys_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module video_ip_sim_qsys_mm_interconnect_0
# 
# Top level modules:
# 	video_ip_sim_qsys_mm_interconnect_0
# End time: 19:26:03 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:03 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/video_ip.v -work video_effects_0 
# -- Compiling module video_ip
# 
# Top level modules:
# 	video_ip
# End time: 19:26:03 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:03 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/avalon_mm_slave_interface.v -work video_effects_0 
# -- Compiling module avalon_mm_slave_interface
# 
# Top level modules:
# 	avalon_mm_slave_interface
# End time: 19:26:03 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:03 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/avalon_st_sink_interface.v -work video_effects_0 
# -- Compiling module avalon_st_sink_interface
# 
# Top level modules:
# 	avalon_st_sink_interface
# End time: 19:26:03 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:03 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/avalon_st_source_interface.v -work video_effects_0 
# -- Compiling module avalon_st_source_interface
# 
# Top level modules:
# 	avalon_st_source_interface
# End time: 19:26:03 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:03 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/video_effects.v -work video_effects_0 
# -- Compiling module video_effects
# 
# Top level modules:
# 	video_effects
# End time: 19:26:04 on Feb 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:04 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_st_source_bfm.sv -L altera_common_sv_packages -work st_source_bfm_0 
# -- Compiling module altera_avalon_st_source_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_utilities_pkg
# 
# Top level modules:
# 	altera_avalon_st_source_bfm
# End time: 19:26:04 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:04 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_st_sink_bfm.sv -L altera_common_sv_packages -work st_sink_bfm_0 
# -- Compiling module altera_avalon_st_sink_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_st_sink_bfm
# End time: 19:26:04 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:04 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv -L altera_common_sv_packages -work mm_master_bfm_0 
# -- Compiling module altera_avalon_mm_master_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# -- Importing package altera_common_sv_packages.avalon_utilities_pkg
# 
# Top level modules:
# 	altera_avalon_mm_master_bfm
# End time: 19:26:04 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:04 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work video_ip_sim_qsys_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 19:26:04 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:04 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work video_ip_sim_qsys_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 19:26:04 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:04 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/video_ip_sim_qsys.v -work video_ip_sim_qsys_inst 
# -- Compiling module video_ip_sim_qsys
# 
# Top level modules:
# 	video_ip_sim_qsys
# End time: 19:26:04 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:04 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/video_ip_sim_qsys_tb.v 
# -- Compiling module video_ip_sim_qsys_tb
# 
# Top level modules:
# 	video_ip_sim_qsys_tb
# End time: 19:26:04 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:04 on Feb 07,2023
# vlog -reportprogress 300 -sv -L altera_common_sv_packages ../../video_ip_sim_qsys_tb/simulation/test_program.sv 
# -- Compiling module test_program
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	test_program
# End time: 19:26:04 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:04 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 19:26:04 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab
# vsim -t ps -L work -L work_lib -L altera_common_sv_packages -L video_effects_0_avalon_slave_translator -L mm_master_bfm_0_m0_translator -L rst_controller -L mm_interconnect_0 -L video_effects_0 -L st_source_bfm_0 -L st_sink_bfm_0 -L mm_master_bfm_0 -L video_ip_sim_qsys_inst_reset_bfm -L video_ip_sim_qsys_inst_clk_bfm -L video_ip_sim_qsys_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver top 
# Start time: 19:26:04 on Feb 07,2023
# Loading sv_std.std
# Loading work.top
# Loading work.video_ip_sim_qsys_tb
# Loading video_ip_sim_qsys_inst.video_ip_sim_qsys
# Loading altera_common_sv_packages.avalon_utilities_pkg
# Loading altera_common_sv_packages.verbosity_pkg
# Loading altera_common_sv_packages.avalon_mm_pkg
# Loading mm_master_bfm_0.altera_avalon_mm_master_bfm
# Loading st_sink_bfm_0.altera_avalon_st_sink_bfm
# Loading st_source_bfm_0.altera_avalon_st_source_bfm
# Loading video_effects_0.video_ip
# Loading video_effects_0.avalon_st_sink_interface
# Loading video_effects_0.avalon_st_source_interface
# Loading video_effects_0.avalon_mm_slave_interface
# Loading video_effects_0.video_effects
# Loading mm_interconnect_0.video_ip_sim_qsys_mm_interconnect_0
# Loading mm_master_bfm_0_m0_translator.altera_merlin_master_translator
# Loading video_effects_0_avalon_slave_translator.altera_merlin_slave_translator
# Loading rst_controller.altera_reset_controller
# Loading video_ip_sim_qsys_inst_clk_bfm.altera_avalon_clock_source
# Loading video_ip_sim_qsys_inst_reset_bfm.altera_avalon_reset_source
# Loading work.test_program
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-3017) ../../video_ip_sim_qsys_tb/simulation/submodules/video_ip_sim_qsys.v(68): [TFMPC] - Too few port connections. Expected 25, found 24.
#    Time: 0 ps  Iteration: 0  Instance: /top/tb/video_ip_sim_qsys_inst/mm_master_bfm_0 File: ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv
# ** Warning: (vsim-3722) ../../video_ip_sim_qsys_tb/simulation/submodules/video_ip_sim_qsys.v(68): [TFMPC] - Missing connection for port 'avm_writeresponserequest'.
# ** Error: (vsim-3043) ../../video_ip_sim_qsys_tb/simulation/test_program.sv(42): Unresolved reference to 'mm_master_bfm' in tb.video_ip_sim_qsys_inst.mm_master_bfm.
#    Time: 0 ps  Iteration: 0  Instance: /top/pgm File: ../../video_ip_sim_qsys_tb/simulation/test_program.sv
# Error loading design
# End time: 19:26:05 on Feb 07,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
do msim_setup.tcl
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work ./libraries/work/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work_lib ./libraries/work/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_common_sv_packages ./libraries/altera_common_sv_packages/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_effects_0_avalon_slave_translator ./libraries/video_effects_0_avalon_slave_translator/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap mm_master_bfm_0_m0_translator ./libraries/mm_master_bfm_0_m0_translator/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap rst_controller ./libraries/rst_controller/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap mm_interconnect_0 ./libraries/mm_interconnect_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_effects_0 ./libraries/video_effects_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap st_source_bfm_0 ./libraries/st_source_bfm_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap st_sink_bfm_0 ./libraries/st_sink_bfm_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap mm_master_bfm_0 ./libraries/mm_master_bfm_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_ip_sim_qsys_inst_reset_bfm ./libraries/video_ip_sim_qsys_inst_reset_bfm/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_ip_sim_qsys_inst_clk_bfm ./libraries/video_ip_sim_qsys_inst_clk_bfm/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_ip_sim_qsys_inst ./libraries/video_ip_sim_qsys_inst/ 
# Modifying modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with novopt option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -novopt
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
ld
# [exec] dev_com
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:32 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 19:27:32 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:32 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/avalon_utilities_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_utilities_pkg
# 
# Top level modules:
# 	--none--
# End time: 19:27:32 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:32 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/avalon_mm_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 19:27:32 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:32 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work video_effects_0_avalon_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 19:27:32 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:32 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work mm_master_bfm_0_m0_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 19:27:32 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:32 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 19:27:32 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:32 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 19:27:33 on Feb 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:33 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/video_ip_sim_qsys_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module video_ip_sim_qsys_mm_interconnect_0
# 
# Top level modules:
# 	video_ip_sim_qsys_mm_interconnect_0
# End time: 19:27:33 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:33 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/video_ip.v -work video_effects_0 
# -- Compiling module video_ip
# 
# Top level modules:
# 	video_ip
# End time: 19:27:33 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:33 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/avalon_mm_slave_interface.v -work video_effects_0 
# -- Compiling module avalon_mm_slave_interface
# 
# Top level modules:
# 	avalon_mm_slave_interface
# End time: 19:27:33 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:33 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/avalon_st_sink_interface.v -work video_effects_0 
# -- Compiling module avalon_st_sink_interface
# 
# Top level modules:
# 	avalon_st_sink_interface
# End time: 19:27:33 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:33 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/avalon_st_source_interface.v -work video_effects_0 
# -- Compiling module avalon_st_source_interface
# 
# Top level modules:
# 	avalon_st_source_interface
# End time: 19:27:33 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:33 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/video_effects.v -work video_effects_0 
# -- Compiling module video_effects
# 
# Top level modules:
# 	video_effects
# End time: 19:27:33 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:33 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_st_source_bfm.sv -L altera_common_sv_packages -work st_source_bfm_0 
# -- Compiling module altera_avalon_st_source_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_utilities_pkg
# 
# Top level modules:
# 	altera_avalon_st_source_bfm
# End time: 19:27:33 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:33 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_st_sink_bfm.sv -L altera_common_sv_packages -work st_sink_bfm_0 
# -- Compiling module altera_avalon_st_sink_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_st_sink_bfm
# End time: 19:27:33 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:33 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv -L altera_common_sv_packages -work mm_master_bfm_0 
# -- Compiling module altera_avalon_mm_master_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# -- Importing package altera_common_sv_packages.avalon_utilities_pkg
# 
# Top level modules:
# 	altera_avalon_mm_master_bfm
# End time: 19:27:33 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:33 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work video_ip_sim_qsys_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 19:27:33 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:33 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work video_ip_sim_qsys_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 19:27:33 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:33 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/video_ip_sim_qsys.v -work video_ip_sim_qsys_inst 
# -- Compiling module video_ip_sim_qsys
# 
# Top level modules:
# 	video_ip_sim_qsys
# End time: 19:27:34 on Feb 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:34 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/video_ip_sim_qsys_tb.v 
# -- Compiling module video_ip_sim_qsys_tb
# 
# Top level modules:
# 	video_ip_sim_qsys_tb
# End time: 19:27:34 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:34 on Feb 07,2023
# vlog -reportprogress 300 -sv -L altera_common_sv_packages ../../video_ip_sim_qsys_tb/simulation/test_program.sv 
# -- Compiling module test_program
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	test_program
# End time: 19:27:34 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:34 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 19:27:34 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab
# vsim -t ps -L work -L work_lib -L altera_common_sv_packages -L video_effects_0_avalon_slave_translator -L mm_master_bfm_0_m0_translator -L rst_controller -L mm_interconnect_0 -L video_effects_0 -L st_source_bfm_0 -L st_sink_bfm_0 -L mm_master_bfm_0 -L video_ip_sim_qsys_inst_reset_bfm -L video_ip_sim_qsys_inst_clk_bfm -L video_ip_sim_qsys_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver top 
# Start time: 19:27:34 on Feb 07,2023
# Loading sv_std.std
# Loading work.top
# Loading work.video_ip_sim_qsys_tb
# Loading video_ip_sim_qsys_inst.video_ip_sim_qsys
# Loading altera_common_sv_packages.avalon_utilities_pkg
# Loading altera_common_sv_packages.verbosity_pkg
# Loading altera_common_sv_packages.avalon_mm_pkg
# Loading mm_master_bfm_0.altera_avalon_mm_master_bfm
# Loading st_sink_bfm_0.altera_avalon_st_sink_bfm
# Loading st_source_bfm_0.altera_avalon_st_source_bfm
# Loading video_effects_0.video_ip
# Loading video_effects_0.avalon_st_sink_interface
# Loading video_effects_0.avalon_st_source_interface
# Loading video_effects_0.avalon_mm_slave_interface
# Loading video_effects_0.video_effects
# Loading mm_interconnect_0.video_ip_sim_qsys_mm_interconnect_0
# Loading mm_master_bfm_0_m0_translator.altera_merlin_master_translator
# Loading video_effects_0_avalon_slave_translator.altera_merlin_slave_translator
# Loading rst_controller.altera_reset_controller
# Loading video_ip_sim_qsys_inst_clk_bfm.altera_avalon_clock_source
# Loading video_ip_sim_qsys_inst_reset_bfm.altera_avalon_reset_source
# Loading work.test_program
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-3017) ../../video_ip_sim_qsys_tb/simulation/submodules/video_ip_sim_qsys.v(68): [TFMPC] - Too few port connections. Expected 25, found 24.
#    Time: 0 ps  Iteration: 0  Instance: /top/tb/video_ip_sim_qsys_inst/mm_master_bfm_0 File: ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv
# ** Warning: (vsim-3722) ../../video_ip_sim_qsys_tb/simulation/submodules/video_ip_sim_qsys.v(68): [TFMPC] - Missing connection for port 'avm_writeresponserequest'.
do msim_setup.tcl
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work ./libraries/work/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work_lib ./libraries/work/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_common_sv_packages ./libraries/altera_common_sv_packages/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_effects_0_avalon_slave_translator ./libraries/video_effects_0_avalon_slave_translator/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap mm_master_bfm_0_m0_translator ./libraries/mm_master_bfm_0_m0_translator/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap rst_controller ./libraries/rst_controller/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap mm_interconnect_0 ./libraries/mm_interconnect_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_effects_0 ./libraries/video_effects_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap st_source_bfm_0 ./libraries/st_source_bfm_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap st_sink_bfm_0 ./libraries/st_sink_bfm_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap mm_master_bfm_0 ./libraries/mm_master_bfm_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_ip_sim_qsys_inst_reset_bfm ./libraries/video_ip_sim_qsys_inst_reset_bfm/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_ip_sim_qsys_inst_clk_bfm ./libraries/video_ip_sim_qsys_inst_clk_bfm/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_ip_sim_qsys_inst ./libraries/video_ip_sim_qsys_inst/ 
# Modifying modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with novopt option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -novopt
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
ld
# [exec] dev_com
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:13 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 19:36:13 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:14 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/avalon_utilities_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_utilities_pkg
# 
# Top level modules:
# 	--none--
# End time: 19:36:14 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:14 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/avalon_mm_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 19:36:14 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:14 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work video_effects_0_avalon_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 19:36:14 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:14 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work mm_master_bfm_0_m0_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 19:36:14 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:14 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 19:36:14 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:14 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 19:36:14 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:14 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/video_ip_sim_qsys_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module video_ip_sim_qsys_mm_interconnect_0
# 
# Top level modules:
# 	video_ip_sim_qsys_mm_interconnect_0
# End time: 19:36:14 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:14 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/video_ip.v -work video_effects_0 
# -- Compiling module video_ip
# 
# Top level modules:
# 	video_ip
# End time: 19:36:14 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:14 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/avalon_mm_slave_interface.v -work video_effects_0 
# -- Compiling module avalon_mm_slave_interface
# 
# Top level modules:
# 	avalon_mm_slave_interface
# End time: 19:36:14 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:14 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/avalon_st_sink_interface.v -work video_effects_0 
# -- Compiling module avalon_st_sink_interface
# 
# Top level modules:
# 	avalon_st_sink_interface
# End time: 19:36:14 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:14 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/avalon_st_source_interface.v -work video_effects_0 
# -- Compiling module avalon_st_source_interface
# 
# Top level modules:
# 	avalon_st_source_interface
# End time: 19:36:14 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:14 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/video_effects.v -work video_effects_0 
# -- Compiling module video_effects
# 
# Top level modules:
# 	video_effects
# End time: 19:36:14 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:14 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_st_source_bfm.sv -L altera_common_sv_packages -work st_source_bfm_0 
# -- Compiling module altera_avalon_st_source_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_utilities_pkg
# 
# Top level modules:
# 	altera_avalon_st_source_bfm
# End time: 19:36:14 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:14 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_st_sink_bfm.sv -L altera_common_sv_packages -work st_sink_bfm_0 
# -- Compiling module altera_avalon_st_sink_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_st_sink_bfm
# End time: 19:36:15 on Feb 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:15 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv -L altera_common_sv_packages -work mm_master_bfm_0 
# -- Compiling module altera_avalon_mm_master_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# -- Importing package altera_common_sv_packages.avalon_utilities_pkg
# 
# Top level modules:
# 	altera_avalon_mm_master_bfm
# End time: 19:36:15 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:15 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work video_ip_sim_qsys_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 19:36:15 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:15 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work video_ip_sim_qsys_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 19:36:15 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:15 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/video_ip_sim_qsys.v -work video_ip_sim_qsys_inst 
# -- Compiling module video_ip_sim_qsys
# 
# Top level modules:
# 	video_ip_sim_qsys
# End time: 19:36:15 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:15 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/video_ip_sim_qsys_tb.v 
# -- Compiling module video_ip_sim_qsys_tb
# 
# Top level modules:
# 	video_ip_sim_qsys_tb
# End time: 19:36:15 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:15 on Feb 07,2023
# vlog -reportprogress 300 -sv -L altera_common_sv_packages ../../video_ip_sim_qsys_tb/simulation/test_program.sv 
# -- Compiling module test_program
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	test_program
# End time: 19:36:15 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:15 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 19:36:15 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab
# End time: 19:36:16 on Feb 07,2023, Elapsed time: 0:08:42
# Errors: 0, Warnings: 2
# vsim -t ps -L work -L work_lib -L altera_common_sv_packages -L video_effects_0_avalon_slave_translator -L mm_master_bfm_0_m0_translator -L rst_controller -L mm_interconnect_0 -L video_effects_0 -L st_source_bfm_0 -L st_sink_bfm_0 -L mm_master_bfm_0 -L video_ip_sim_qsys_inst_reset_bfm -L video_ip_sim_qsys_inst_clk_bfm -L video_ip_sim_qsys_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver top 
# Start time: 19:36:16 on Feb 07,2023
# Loading sv_std.std
# Loading work.top
# Loading work.video_ip_sim_qsys_tb
# Loading video_ip_sim_qsys_inst.video_ip_sim_qsys
# Loading altera_common_sv_packages.avalon_utilities_pkg
# Loading altera_common_sv_packages.verbosity_pkg
# Loading altera_common_sv_packages.avalon_mm_pkg
# Loading mm_master_bfm_0.altera_avalon_mm_master_bfm
# Loading st_sink_bfm_0.altera_avalon_st_sink_bfm
# Loading st_source_bfm_0.altera_avalon_st_source_bfm
# Loading video_effects_0.video_ip
# Loading video_effects_0.avalon_st_sink_interface
# Loading video_effects_0.avalon_st_source_interface
# Loading video_effects_0.avalon_mm_slave_interface
# Loading video_effects_0.video_effects
# Loading mm_interconnect_0.video_ip_sim_qsys_mm_interconnect_0
# Loading mm_master_bfm_0_m0_translator.altera_merlin_master_translator
# Loading video_effects_0_avalon_slave_translator.altera_merlin_slave_translator
# Loading rst_controller.altera_reset_controller
# Loading video_ip_sim_qsys_inst_clk_bfm.altera_avalon_clock_source
# Loading video_ip_sim_qsys_inst_reset_bfm.altera_avalon_reset_source
# Loading work.test_program
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-3017) ../../video_ip_sim_qsys_tb/simulation/submodules/video_ip_sim_qsys.v(68): [TFMPC] - Too few port connections. Expected 25, found 24.
#    Time: 0 ps  Iteration: 0  Instance: /top/tb/video_ip_sim_qsys_inst/mm_master_bfm_0 File: ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv
# ** Warning: (vsim-3722) ../../video_ip_sim_qsys_tb/simulation/submodules/video_ip_sim_qsys.v(68): [TFMPC] - Missing connection for port 'avm_writeresponserequest'.
add wave -position insertpoint sim:/top/tb/video_ip_sim_qsys_inst/mm_master_bfm_0/*
run 1500 ns
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: - Hello from altera_avalon_mm_master_bfm
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   $Date: 2017/07/30 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   AV_ADDRESS_W             = 3
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   AV_MAX_PENDING_WRITES    = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_READ_DATA_VALID      = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: - Hello from altera_avalon_st_sink_bfm.
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   $Date: 2017/07/30 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   ST_SYMBOL_W   	  = 16
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   ST_NUMSYMBOLS 	  = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   ST_CHANNEL_W  	  = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   ST_ERROR_W    	  = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   ST_EMPTY_W    	  = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   ST_READY_LATENCY = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   ST_MAX_CHANNELS  = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   ST_BEATSPERCYCLE = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   USE_PACKET  	  = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   USE_CHANNEL 	  = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   USE_ERROR 	  = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   USE_READY 	  = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   USE_VALID 	  = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   USE_EMPTY 	  = 0
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: - Hello from altera_avalon_st_source_bfm.
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   $Date: 2017/07/30 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   ST_SYMBOL_W             = 16
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   ST_NUMSYMBOLS           = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   ST_CHANNEL_W            = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   ST_ERROR_W              = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   ST_EMPTY_W              = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   ST_READY_LATENCY = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   ST_MAX_CHANNELS  = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   ST_BEATSPERCYCLE = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   USE_PACKET            = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   USE_CHANNEL           = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   USE_ERROR           = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   USE_READY           = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   USE_VALID           = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   USE_EMPTY           = 0
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_clk_bfm.__hello: -   $Date: 2017/07/30 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_reset_bfm.__hello: -   $Date: 2017/07/30 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_reset_bfm.reset_assert: Reset asserted
#                    0:  verbosity_pkg.set_verbosity: Setting Verbosity level=4 (VERBOSITY_INFO)
#               990000: INFO: top.tb.video_ip_sim_qsys_inst_reset_bfm.reset_deassert: Reset deasserted
add wave -position insertpoint sim:/top/tb/video_ip_sim_qsys_inst/video_effects_0/*
run 1500 ns
# //////// ITERACION           1 /////////
# ** Note: $stop    : ../../video_ip_sim_qsys_tb/simulation/test_program.sv(69)
#    Time: 1510 ns  Iteration: 1  Instance: /top/pgm
# Break in Module test_program at ../../video_ip_sim_qsys_tb/simulation/test_program.sv line 69
run -continue
restart
# ** Warning: (vsim-3017) ../../video_ip_sim_qsys_tb/simulation/submodules/video_ip_sim_qsys.v(68): [TFMPC] - Too few port connections. Expected 25, found 24.
#    Time: 0 ps  Iteration: 0  Instance: /top/tb/video_ip_sim_qsys_inst/mm_master_bfm_0 File: ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv
# ** Warning: (vsim-3722) ../../video_ip_sim_qsys_tb/simulation/submodules/video_ip_sim_qsys.v(68): [TFMPC] - Missing connection for port 'avm_writeresponserequest'.
run 1500 ns
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: - Hello from altera_avalon_mm_master_bfm
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   $Date: 2017/07/30 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   AV_ADDRESS_W             = 3
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   AV_MAX_PENDING_WRITES    = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_READ_DATA_VALID      = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: - Hello from altera_avalon_st_sink_bfm.
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   $Date: 2017/07/30 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   ST_SYMBOL_W   	  = 16
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   ST_NUMSYMBOLS 	  = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   ST_CHANNEL_W  	  = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   ST_ERROR_W    	  = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   ST_EMPTY_W    	  = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   ST_READY_LATENCY = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   ST_MAX_CHANNELS  = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   ST_BEATSPERCYCLE = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   USE_PACKET  	  = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   USE_CHANNEL 	  = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   USE_ERROR 	  = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   USE_READY 	  = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   USE_VALID 	  = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   USE_EMPTY 	  = 0
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: - Hello from altera_avalon_st_source_bfm.
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   $Date: 2017/07/30 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   ST_SYMBOL_W             = 16
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   ST_NUMSYMBOLS           = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   ST_CHANNEL_W            = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   ST_ERROR_W              = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   ST_EMPTY_W              = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   ST_READY_LATENCY = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   ST_MAX_CHANNELS  = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   ST_BEATSPERCYCLE = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   USE_PACKET            = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   USE_CHANNEL           = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   USE_ERROR           = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   USE_READY           = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   USE_VALID           = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   USE_EMPTY           = 0
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_clk_bfm.__hello: -   $Date: 2017/07/30 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_reset_bfm.__hello: -   $Date: 2017/07/30 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_reset_bfm.reset_assert: Reset asserted
#                    0:  verbosity_pkg.set_verbosity: Setting Verbosity level=4 (VERBOSITY_INFO)
#               990000: INFO: top.tb.video_ip_sim_qsys_inst_reset_bfm.reset_deassert: Reset deasserted
add wave -position insertpoint sim:/top/tb/video_ip_sim_qsys_inst/video_effects_0/U4_VIDEO_EFFECTS_1/*
restart
# ** Warning: (vsim-3017) ../../video_ip_sim_qsys_tb/simulation/submodules/video_ip_sim_qsys.v(68): [TFMPC] - Too few port connections. Expected 25, found 24.
#    Time: 0 ps  Iteration: 0  Instance: /top/tb/video_ip_sim_qsys_inst/mm_master_bfm_0 File: ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv
# ** Warning: (vsim-3722) ../../video_ip_sim_qsys_tb/simulation/submodules/video_ip_sim_qsys.v(68): [TFMPC] - Missing connection for port 'avm_writeresponserequest'.
run 3000 ns
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: - Hello from altera_avalon_mm_master_bfm
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   $Date: 2017/07/30 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   AV_ADDRESS_W             = 3
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   AV_MAX_PENDING_WRITES    = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_READ_DATA_VALID      = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: - Hello from altera_avalon_st_sink_bfm.
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   $Date: 2017/07/30 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   ST_SYMBOL_W   	  = 16
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   ST_NUMSYMBOLS 	  = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   ST_CHANNEL_W  	  = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   ST_ERROR_W    	  = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   ST_EMPTY_W    	  = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   ST_READY_LATENCY = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   ST_MAX_CHANNELS  = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   ST_BEATSPERCYCLE = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   USE_PACKET  	  = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   USE_CHANNEL 	  = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   USE_ERROR 	  = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   USE_READY 	  = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   USE_VALID 	  = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   USE_EMPTY 	  = 0
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: - Hello from altera_avalon_st_source_bfm.
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   $Date: 2017/07/30 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   ST_SYMBOL_W             = 16
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   ST_NUMSYMBOLS           = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   ST_CHANNEL_W            = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   ST_ERROR_W              = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   ST_EMPTY_W              = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   ST_READY_LATENCY = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   ST_MAX_CHANNELS  = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   ST_BEATSPERCYCLE = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   USE_PACKET            = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   USE_CHANNEL           = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   USE_ERROR           = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   USE_READY           = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   USE_VALID           = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   USE_EMPTY           = 0
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_clk_bfm.__hello: -   $Date: 2017/07/30 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_reset_bfm.__hello: -   $Date: 2017/07/30 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_reset_bfm.reset_assert: Reset asserted
#                    0:  verbosity_pkg.set_verbosity: Setting Verbosity level=4 (VERBOSITY_INFO)
#               990000: INFO: top.tb.video_ip_sim_qsys_inst_reset_bfm.reset_deassert: Reset deasserted
# //////// ITERACION           1 /////////
# ** Note: $stop    : ../../video_ip_sim_qsys_tb/simulation/test_program.sv(69)
#    Time: 1510 ns  Iteration: 1  Instance: /top/pgm
# Break in Module test_program at ../../video_ip_sim_qsys_tb/simulation/test_program.sv line 69
do msim_setup.tcl
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work ./libraries/work/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work_lib ./libraries/work/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_common_sv_packages ./libraries/altera_common_sv_packages/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_effects_0_avalon_slave_translator ./libraries/video_effects_0_avalon_slave_translator/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap mm_master_bfm_0_m0_translator ./libraries/mm_master_bfm_0_m0_translator/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap rst_controller ./libraries/rst_controller/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap mm_interconnect_0 ./libraries/mm_interconnect_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_effects_0 ./libraries/video_effects_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap st_source_bfm_0 ./libraries/st_source_bfm_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap st_sink_bfm_0 ./libraries/st_sink_bfm_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap mm_master_bfm_0 ./libraries/mm_master_bfm_0/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_ip_sim_qsys_inst_reset_bfm ./libraries/video_ip_sim_qsys_inst_reset_bfm/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_ip_sim_qsys_inst_clk_bfm ./libraries/video_ip_sim_qsys_inst_clk_bfm/ 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_ip_sim_qsys_inst ./libraries/video_ip_sim_qsys_inst/ 
# Modifying modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with novopt option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -novopt
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
ld
# [exec] dev_com
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:13 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 20:03:13 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:13 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/avalon_utilities_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_utilities_pkg
# 
# Top level modules:
# 	--none--
# End time: 20:03:13 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:13 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/avalon_mm_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 20:03:13 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:13 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work video_effects_0_avalon_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 20:03:13 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:13 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work mm_master_bfm_0_m0_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 20:03:14 on Feb 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:14 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 20:03:14 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:14 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 20:03:14 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:14 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/video_ip_sim_qsys_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module video_ip_sim_qsys_mm_interconnect_0
# 
# Top level modules:
# 	video_ip_sim_qsys_mm_interconnect_0
# End time: 20:03:14 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:14 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/video_ip.v -work video_effects_0 
# -- Compiling module video_ip
# 
# Top level modules:
# 	video_ip
# End time: 20:03:14 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:14 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/avalon_mm_slave_interface.v -work video_effects_0 
# -- Compiling module avalon_mm_slave_interface
# 
# Top level modules:
# 	avalon_mm_slave_interface
# End time: 20:03:14 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:14 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/avalon_st_sink_interface.v -work video_effects_0 
# -- Compiling module avalon_st_sink_interface
# 
# Top level modules:
# 	avalon_st_sink_interface
# End time: 20:03:14 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:14 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/avalon_st_source_interface.v -work video_effects_0 
# -- Compiling module avalon_st_source_interface
# 
# Top level modules:
# 	avalon_st_source_interface
# End time: 20:03:14 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:14 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/video_effects.v -work video_effects_0 
# -- Compiling module video_effects
# 
# Top level modules:
# 	video_effects
# End time: 20:03:14 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:14 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_st_source_bfm.sv -L altera_common_sv_packages -work st_source_bfm_0 
# -- Compiling module altera_avalon_st_source_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_utilities_pkg
# 
# Top level modules:
# 	altera_avalon_st_source_bfm
# End time: 20:03:14 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:14 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_st_sink_bfm.sv -L altera_common_sv_packages -work st_sink_bfm_0 
# -- Compiling module altera_avalon_st_sink_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_st_sink_bfm
# End time: 20:03:14 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:14 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv -L altera_common_sv_packages -work mm_master_bfm_0 
# -- Compiling module altera_avalon_mm_master_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# -- Importing package altera_common_sv_packages.avalon_utilities_pkg
# 
# Top level modules:
# 	altera_avalon_mm_master_bfm
# End time: 20:03:14 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:14 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work video_ip_sim_qsys_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 20:03:14 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:14 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work video_ip_sim_qsys_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 20:03:14 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:15 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/submodules/video_ip_sim_qsys.v -work video_ip_sim_qsys_inst 
# -- Compiling module video_ip_sim_qsys
# 
# Top level modules:
# 	video_ip_sim_qsys
# End time: 20:03:15 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:15 on Feb 07,2023
# vlog -reportprogress 300 ../../video_ip_sim_qsys_tb/simulation/video_ip_sim_qsys_tb.v 
# -- Compiling module video_ip_sim_qsys_tb
# 
# Top level modules:
# 	video_ip_sim_qsys_tb
# End time: 20:03:15 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:15 on Feb 07,2023
# vlog -reportprogress 300 -sv -L altera_common_sv_packages ../../video_ip_sim_qsys_tb/simulation/test_program.sv 
# -- Compiling module test_program
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	test_program
# End time: 20:03:15 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:15 on Feb 07,2023
# vlog -reportprogress 300 -sv ../../video_ip_sim_qsys_tb/simulation/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:03:15 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab
# End time: 20:03:15 on Feb 07,2023, Elapsed time: 0:26:59
# Errors: 0, Warnings: 6
# vsim -t ps -L work -L work_lib -L altera_common_sv_packages -L video_effects_0_avalon_slave_translator -L mm_master_bfm_0_m0_translator -L rst_controller -L mm_interconnect_0 -L video_effects_0 -L st_source_bfm_0 -L st_sink_bfm_0 -L mm_master_bfm_0 -L video_ip_sim_qsys_inst_reset_bfm -L video_ip_sim_qsys_inst_clk_bfm -L video_ip_sim_qsys_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver top 
# Start time: 20:03:15 on Feb 07,2023
# Loading sv_std.std
# Loading work.top
# Loading work.video_ip_sim_qsys_tb
# Loading video_ip_sim_qsys_inst.video_ip_sim_qsys
# Loading altera_common_sv_packages.avalon_utilities_pkg
# Loading altera_common_sv_packages.verbosity_pkg
# Loading altera_common_sv_packages.avalon_mm_pkg
# Loading mm_master_bfm_0.altera_avalon_mm_master_bfm
# Loading st_sink_bfm_0.altera_avalon_st_sink_bfm
# Loading st_source_bfm_0.altera_avalon_st_source_bfm
# Loading video_effects_0.video_ip
# Loading video_effects_0.avalon_st_sink_interface
# Loading video_effects_0.avalon_st_source_interface
# Loading video_effects_0.avalon_mm_slave_interface
# Loading video_effects_0.video_effects
# Loading mm_interconnect_0.video_ip_sim_qsys_mm_interconnect_0
# Loading mm_master_bfm_0_m0_translator.altera_merlin_master_translator
# Loading video_effects_0_avalon_slave_translator.altera_merlin_slave_translator
# Loading rst_controller.altera_reset_controller
# Loading video_ip_sim_qsys_inst_clk_bfm.altera_avalon_clock_source
# Loading video_ip_sim_qsys_inst_reset_bfm.altera_avalon_reset_source
# Loading work.test_program
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-3017) ../../video_ip_sim_qsys_tb/simulation/submodules/video_ip_sim_qsys.v(68): [TFMPC] - Too few port connections. Expected 25, found 24.
#    Time: 0 ps  Iteration: 0  Instance: /top/tb/video_ip_sim_qsys_inst/mm_master_bfm_0 File: ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv
# ** Warning: (vsim-3722) ../../video_ip_sim_qsys_tb/simulation/submodules/video_ip_sim_qsys.v(68): [TFMPC] - Missing connection for port 'avm_writeresponserequest'.
add wave -position insertpoint sim:/top/tb/video_ip_sim_qsys_inst/video_effects_0/U4_VIDEO_EFFECTS_1/*
add wave -position insertpoint sim:/top/tb/video_ip_sim_qsys_inst/video_effects_0/U1_AVALON_MM_SLAVE_1/*
run 3000 ns
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: - Hello from altera_avalon_mm_master_bfm
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   $Date: 2017/07/30 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   AV_ADDRESS_W             = 3
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   AV_MAX_PENDING_WRITES    = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_READ_DATA_VALID      = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.mm_master_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: - Hello from altera_avalon_st_sink_bfm.
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   $Date: 2017/07/30 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   ST_SYMBOL_W   	  = 16
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   ST_NUMSYMBOLS 	  = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   ST_CHANNEL_W  	  = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   ST_ERROR_W    	  = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   ST_EMPTY_W    	  = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   ST_READY_LATENCY = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   ST_MAX_CHANNELS  = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   ST_BEATSPERCYCLE = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   USE_PACKET  	  = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   USE_CHANNEL 	  = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   USE_ERROR 	  = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   USE_READY 	  = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   USE_VALID 	  = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_sink_bfm_0.__hello: -   USE_EMPTY 	  = 0
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: - Hello from altera_avalon_st_source_bfm.
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   $Date: 2017/07/30 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   ST_SYMBOL_W             = 16
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   ST_NUMSYMBOLS           = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   ST_CHANNEL_W            = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   ST_ERROR_W              = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   ST_EMPTY_W              = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   ST_READY_LATENCY = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   ST_MAX_CHANNELS  = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   ST_BEATSPERCYCLE = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   USE_PACKET            = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   USE_CHANNEL           = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   USE_ERROR           = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   USE_READY           = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   USE_VALID           = 1
#                    0: INFO: top.tb.video_ip_sim_qsys_inst.st_source_bfm_0.__hello: -   USE_EMPTY           = 0
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_clk_bfm.__hello: -   $Date: 2017/07/30 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_reset_bfm.__hello: -   $Date: 2017/07/30 $
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: top.tb.video_ip_sim_qsys_inst_reset_bfm.reset_assert: Reset asserted
#                    0:  verbosity_pkg.set_verbosity: Setting Verbosity level=4 (VERBOSITY_INFO)
#               990000: INFO: top.tb.video_ip_sim_qsys_inst_reset_bfm.reset_deassert: Reset deasserted
# //////// ITERACION           1 /////////
# ** Note: $stop    : ../../video_ip_sim_qsys_tb/simulation/test_program.sv(69)
#    Time: 1510 ns  Iteration: 1  Instance: /top/pgm
# Break in Module test_program at ../../video_ip_sim_qsys_tb/simulation/test_program.sv line 69
# End time: 20:55:17 on Feb 07,2023, Elapsed time: 0:52:02
# Errors: 0, Warnings: 2
