<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1565544.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1565544.v</a>
defines: 
time_elapsed: 2.068s
ram usage: 46340 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpv0znbf9j/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1565544.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1565544.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1565544.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1565544.v:1</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1565544.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1565544.v:1</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/pr1565544.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1565544.v:7</a>: Compile generate block &#34;work@test.genblk1[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/pr1565544.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1565544.v:7</a>: Compile generate block &#34;work@test.genblk1[1]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/pr1565544.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1565544.v:7</a>: Compile generate block &#34;work@test.genblk1[2]&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr1565544.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1565544.v:1</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpv0znbf9j/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpv0znbf9j/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpv0znbf9j/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1565544.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1565544.v</a>, line:1, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:11
       |vpiFullName:work@test
       |vpiStmt:
       \_for_stmt: , line:12
         |vpiFullName:work@test
         |vpiCondition:
         \_operation: , line:12
           |vpiOpType:20
           |vpiOperand:
           \_ref_obj: (idx), line:12
             |vpiName:idx
             |vpiFullName:work@test.idx
           |vpiOperand:
           \_constant: , line:12
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiForInitStmt:
         \_assign_stmt: 
           |vpiRhs:
           \_constant: , line:12
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiLhs:
           \_logic_var: , line:12
             |vpiFullName:work@test
         |vpiForIncStmt:
         \_operation: , line:12
           |vpiOpType:82
           |vpiOperand:
           \_ref_obj: (idx), line:12
             |vpiName:idx
         |vpiStmt:
         \_assignment: , line:13
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_bit_select: (src), line:13
             |vpiName:src
             |vpiFullName:work@test.src
             |vpiIndex:
             \_ref_obj: (idx), line:13
               |vpiName:idx
           |vpiRhs:
           \_ref_obj: (idx), line:13
             |vpiName:idx
             |vpiFullName:work@test.idx
       |vpiStmt:
       \_delay_control: , line:15
         |#1
         |vpiStmt:
         \_for_stmt: , line:15
           |vpiFullName:work@test
           |vpiCondition:
           \_operation: , line:15
             |vpiOpType:20
             |vpiOperand:
             \_ref_obj: (idx), line:15
               |vpiName:idx
               |vpiFullName:work@test.idx
             |vpiOperand:
             \_constant: , line:15
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
           |vpiForInitStmt:
           \_assign_stmt: 
             |vpiRhs:
             \_constant: , line:15
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiLhs:
             \_logic_var: , line:15
               |vpiFullName:work@test
           |vpiForIncStmt:
           \_operation: , line:15
             |vpiOpType:82
             |vpiOperand:
             \_ref_obj: (idx), line:15
               |vpiName:idx
           |vpiStmt:
           \_if_stmt: , line:16
             |vpiCondition:
             \_operation: , line:16
               |vpiOpType:17
               |vpiOperand:
               \_bit_select: (d), line:16
                 |vpiName:d
                 |vpiFullName:work@test.d
                 |vpiIndex:
                 \_ref_obj: (idx), line:16
                   |vpiName:idx
               |vpiOperand:
               \_ref_obj: (idx), line:16
                 |vpiName:idx
                 |vpiFullName:work@test.idx
             |vpiStmt:
             \_begin: , line:16
               |vpiFullName:work@test
               |vpiStmt:
               \_sys_func_call: ($display), line:17
                 |vpiName:$display
                 |vpiArgument:
                 \_constant: , line:17
                   |vpiConstType:6
                   |vpiDecompile:&#34;FAILED -- d[%0d] = %b&#34;
                   |vpiSize:23
                   |STRING:&#34;FAILED -- d[%0d] = %b&#34;
                 |vpiArgument:
                 \_ref_obj: (idx), line:17
                   |vpiName:idx
                 |vpiArgument:
                 \_bit_select: (d), line:17
                   |vpiName:d
                   |vpiIndex:
                   \_ref_obj: (idx), line:17
                     |vpiName:idx
               |vpiStmt:
               \_sys_func_call: ($finish), line:18
                 |vpiName:$finish
       |vpiStmt:
       \_sys_func_call: ($display), line:21
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:21
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (d), line:3
     |vpiName:d
     |vpiFullName:work@test.d
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (src), line:4
     |vpiName:src
     |vpiFullName:work@test.src
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (idx), line:10
     |vpiName:idx
     |vpiFullName:work@test.idx
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1565544.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1565544.v</a>, line:1
   |vpiDefName:work@test
   |vpiName:work@test
   |vpiGenScopeArray:
   \_gen_scope_array: (genblk1[0]), line:8, parent:work@test
     |vpiName:genblk1[0]
     |vpiFullName:work@test.genblk1[0]
     |vpiGenScope:
     \_gen_scope: , parent:genblk1[0]
       |vpiFullName:work@test.genblk1[0]
       |vpiContAssign:
       \_cont_assign: , line:8
         |vpiRhs:
         \_bit_select: (src), line:8
           |vpiName:src
           |vpiFullName:work@test.genblk1[0].src
           |vpiIndex:
           \_ref_obj: (i), line:8
             |vpiName:i
         |vpiLhs:
         \_bit_select: (d), line:8
           |vpiName:d
           |vpiFullName:work@test.genblk1[0].d
           |vpiIndex:
           \_ref_obj: (i), line:8
             |vpiName:i
       |vpiParameter:
       \_parameter: (i), line:7
         |vpiName:i
         |INT:0
   |vpiGenScopeArray:
   \_gen_scope_array: (genblk1[1]), line:8, parent:work@test
     |vpiName:genblk1[1]
     |vpiFullName:work@test.genblk1[1]
     |vpiGenScope:
     \_gen_scope: , parent:genblk1[1]
       |vpiFullName:work@test.genblk1[1]
       |vpiContAssign:
       \_cont_assign: , line:8
         |vpiRhs:
         \_bit_select: (src), line:8
           |vpiName:src
           |vpiFullName:work@test.genblk1[1].src
           |vpiIndex:
           \_ref_obj: (i), line:8
             |vpiName:i
         |vpiLhs:
         \_bit_select: (d), line:8
           |vpiName:d
           |vpiFullName:work@test.genblk1[1].d
           |vpiIndex:
           \_ref_obj: (i), line:8
             |vpiName:i
       |vpiParameter:
       \_parameter: (i), line:7
         |vpiName:i
         |INT:1
   |vpiGenScopeArray:
   \_gen_scope_array: (genblk1[2]), line:8, parent:work@test
     |vpiName:genblk1[2]
     |vpiFullName:work@test.genblk1[2]
     |vpiGenScope:
     \_gen_scope: , parent:genblk1[2]
       |vpiFullName:work@test.genblk1[2]
       |vpiContAssign:
       \_cont_assign: , line:8
         |vpiRhs:
         \_bit_select: (src), line:8
           |vpiName:src
           |vpiFullName:work@test.genblk1[2].src
           |vpiIndex:
           \_ref_obj: (i), line:8
             |vpiName:i
         |vpiLhs:
         \_bit_select: (d), line:8
           |vpiName:d
           |vpiFullName:work@test.genblk1[2].d
           |vpiIndex:
           \_ref_obj: (i), line:8
             |vpiName:i
       |vpiParameter:
       \_parameter: (i), line:7
         |vpiName:i
         |INT:2
   |vpiNet:
   \_logic_net: (d), line:3, parent:work@test
     |vpiName:d
     |vpiFullName:work@test.d
     |vpiNetType:1
     |vpiRange:
     \_range: , line:3
       |vpiLeftRange:
       \_constant: , line:3
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
       |vpiRightRange:
       \_constant: , line:3
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (idx), line:10, parent:work@test
     |vpiName:idx
     |vpiFullName:work@test.idx
   |vpiArrayNet:
   \_array_net: (src), line:4, parent:work@test
     |vpiName:src
     |vpiFullName:work@test.src
     |vpiSize:3
     |vpiNet:
     \_logic_net: , parent:src
       |vpiFullName:work@test.src
       |vpiNetType:48
       |vpiRange:
       \_range: , line:4
         |vpiLeftRange:
         \_constant: , line:4
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:4
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiRange:
     \_range: , line:4
       |vpiLeftRange:
       \_constant: , line:4
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
       |vpiRightRange:
       \_constant: , line:4
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \genblk1[0] of type 133
Object:  of type 134
Object: \i of type 41
Object:  of type 8
Object: \d of type 106
Object: \i of type 608
Object: \src of type 106
Object: \i of type 608
Object: \genblk1[1] of type 133
Object:  of type 134
Object: \i of type 41
Object:  of type 8
Object: \d of type 106
Object: \i of type 608
Object: \src of type 106
Object: \i of type 608
Object: \genblk1[2] of type 133
Object:  of type 134
Object: \i of type 41
Object:  of type 8
Object: \d of type 106
Object: \i of type 608
Object: \src of type 106
Object: \i of type 608
Object: \d of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \idx of type 36
Object: \src of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_test of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 15
Object:  of type 2
Object:  of type 3007
Object:  of type 7
Object:  of type 39
Object: \idx of type 608
Object:  of type 7
Object:  of type 39
Object: \idx of type 608
ERROR: Encountered unhandled operation: 82

</pre>
</body>