#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Oct 13 08:25:09 2020
# Process ID: 14978
# Current directory: /net/e/ifischersch/EN325-Advanced-digital-design/2_PART_VHDL/1_ADD_SIGNED/1_ADD_SIGNED/1_ADD_SIGNED.runs/synth_2
# Command line: vivado -log ADD_WRAPPER.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ADD_WRAPPER.tcl
# Log file: /net/e/ifischersch/EN325-Advanced-digital-design/2_PART_VHDL/1_ADD_SIGNED/1_ADD_SIGNED/1_ADD_SIGNED.runs/synth_2/ADD_WRAPPER.vds
# Journal file: /net/e/ifischersch/EN325-Advanced-digital-design/2_PART_VHDL/1_ADD_SIGNED/1_ADD_SIGNED/1_ADD_SIGNED.runs/synth_2/vivado.jou
#-----------------------------------------------------------
source ADD_WRAPPER.tcl -notrace
Command: synth_design -top ADD_WRAPPER -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14991 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1417.969 ; gain = 85.836 ; free physical = 1765 ; free virtual = 23469
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ADD_WRAPPER' [/net/e/ifischersch/EN325-Advanced-digital-design/2_PART_VHDL/1_ADD_SIGNED/src/ADD_WRAPPER.vhd:36]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ADD_SIGNED' [/net/e/ifischersch/EN325-Advanced-digital-design/2_PART_VHDL/1_ADD_SIGNED/src/ADD_SIGNED.vhd:35]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ADD_SIGNED' (1#1) [/net/e/ifischersch/EN325-Advanced-digital-design/2_PART_VHDL/1_ADD_SIGNED/src/ADD_SIGNED.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'ADD_WRAPPER' (2#1) [/net/e/ifischersch/EN325-Advanced-digital-design/2_PART_VHDL/1_ADD_SIGNED/src/ADD_WRAPPER.vhd:36]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1462.609 ; gain = 130.477 ; free physical = 1778 ; free virtual = 23482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1462.609 ; gain = 130.477 ; free physical = 1777 ; free virtual = 23481
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1470.602 ; gain = 138.469 ; free physical = 1776 ; free virtual = 23480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1478.609 ; gain = 146.477 ; free physical = 1776 ; free virtual = 23480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ADD_WRAPPER 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 3     
Module ADD_SIGNED 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1593.957 ; gain = 261.824 ; free physical = 1611 ; free virtual = 23317
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1593.961 ; gain = 261.828 ; free physical = 1611 ; free virtual = 23317
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1593.961 ; gain = 261.828 ; free physical = 1610 ; free virtual = 23316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1593.961 ; gain = 261.828 ; free physical = 1610 ; free virtual = 23316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1593.961 ; gain = 261.828 ; free physical = 1610 ; free virtual = 23316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1593.961 ; gain = 261.828 ; free physical = 1610 ; free virtual = 23316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1593.961 ; gain = 261.828 ; free physical = 1610 ; free virtual = 23316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1593.961 ; gain = 261.828 ; free physical = 1610 ; free virtual = 23316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1593.961 ; gain = 261.828 ; free physical = 1610 ; free virtual = 23316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT2   |    24|
|4     |FDRE   |    72|
|5     |IBUF   |    49|
|6     |OBUF   |    24|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   176|
|2     |  ADDER  |ADD_SIGNED |    30|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1593.961 ; gain = 261.828 ; free physical = 1610 ; free virtual = 23316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1593.961 ; gain = 261.828 ; free physical = 1614 ; free virtual = 23319
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1593.965 ; gain = 261.828 ; free physical = 1624 ; free virtual = 23330
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1684.113 ; gain = 364.598 ; free physical = 1576 ; free virtual = 23282
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/net/e/ifischersch/EN325-Advanced-digital-design/2_PART_VHDL/1_ADD_SIGNED/1_ADD_SIGNED/1_ADD_SIGNED.runs/synth_2/ADD_WRAPPER.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ADD_WRAPPER_utilization_synth.rpt -pb ADD_WRAPPER_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1708.137 ; gain = 0.000 ; free physical = 1578 ; free virtual = 23283
INFO: [Common 17-206] Exiting Vivado at Tue Oct 13 08:25:38 2020...
