module tb_glitch_free_mux;
    reg a, b, sel;
    wire y;

    glitch_free_mux uut(.a(a), .b(b), .sel(sel), .y(y));

    initial begin
        $dumpfile("glitch_free_mux.vcd"); $dumpvars(0, tb_glitch_free_mux);
        a = 0; b = 1; sel = 0; #10;
        sel = 1; #10;
        a = 1; b = 0; sel = 0; #10;
        $finish;
    end
endmodule
