INFO: [VRFC 10-2263] Analyzing Verilog file "/home/otto/Documentos/SEDR/Task_1/8_to_4_multiplexer/8_to_4_multiplexer.srcs/sources_1/new/multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/otto/Documentos/SEDR/Task_1/8_to_4_multiplexer/8_to_4_multiplexer.srcs/sim_1/new/mux_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_tb
