# system info sistema_tb on 2022.09.28.20:54:11
system_info:
name,value
DEVICE,5CEBA2F17A7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1664420007
#
#
# Files generated for sistema_tb on 2022.09.28.20:54:11
files:
filepath,kind,attributes,module,is_top
sistema/testbench/sistema_tb/simulation/sistema_tb.v,VERILOG,,sistema_tb,true
sistema/testbench/sistema_tb/simulation/submodules/sistema.v,VERILOG,,sistema,false
sistema/testbench/sistema_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
sistema/testbench/sistema_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
sistema/testbench/sistema_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
sistema/testbench/sistema_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
sistema/testbench/sistema_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
sistema/testbench/sistema_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_CPU.v,VERILOG,,sistema_CPU,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_RAM.hex,HEX,,sistema_RAM,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_RAM.v,VERILOG,,sistema_RAM,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_REG.v,VERILOG,,sistema_REG,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_UART.v,VERILOG,,sistema_UART,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_mm_interconnect_0.v,VERILOG,,sistema_mm_interconnect_0,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_irq_mapper.sv,SYSTEM_VERILOG,,sistema_irq_mapper,false
sistema/testbench/sistema_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
sistema/testbench/sistema_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
sistema/testbench/sistema_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_CPU_cpu.sdc,SDC,,sistema_CPU_cpu,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_CPU_cpu.v,VERILOG,,sistema_CPU_cpu,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_CPU_cpu_debug_slave_sysclk.v,VERILOG,,sistema_CPU_cpu,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_CPU_cpu_debug_slave_tck.v,VERILOG,,sistema_CPU_cpu,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_CPU_cpu_debug_slave_wrapper.v,VERILOG,,sistema_CPU_cpu,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_CPU_cpu_nios2_waves.do,OTHER,,sistema_CPU_cpu,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_CPU_cpu_ociram_default_contents.dat,DAT,,sistema_CPU_cpu,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_CPU_cpu_ociram_default_contents.hex,HEX,,sistema_CPU_cpu,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_CPU_cpu_ociram_default_contents.mif,MIF,,sistema_CPU_cpu,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_CPU_cpu_rf_ram_a.dat,DAT,,sistema_CPU_cpu,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_CPU_cpu_rf_ram_a.hex,HEX,,sistema_CPU_cpu,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_CPU_cpu_rf_ram_a.mif,MIF,,sistema_CPU_cpu,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_CPU_cpu_rf_ram_b.dat,DAT,,sistema_CPU_cpu,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_CPU_cpu_rf_ram_b.hex,HEX,,sistema_CPU_cpu,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_CPU_cpu_rf_ram_b.mif,MIF,,sistema_CPU_cpu,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_CPU_cpu_test_bench.v,VERILOG,,sistema_CPU_cpu,false
sistema/testbench/sistema_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
sistema/testbench/sistema_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
sistema/testbench/sistema_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
sistema/testbench/sistema_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
sistema/testbench/sistema_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
sistema/testbench/sistema_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,sistema_mm_interconnect_0_router,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,sistema_mm_interconnect_0_router_001,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,sistema_mm_interconnect_0_router_002,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,sistema_mm_interconnect_0_router_005,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,sistema_mm_interconnect_0_cmd_demux,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,sistema_mm_interconnect_0_cmd_demux_001,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,sistema_mm_interconnect_0_cmd_mux,false
sistema/testbench/sistema_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sistema_mm_interconnect_0_cmd_mux,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_mm_interconnect_0_cmd_mux_003.sv,SYSTEM_VERILOG,,sistema_mm_interconnect_0_cmd_mux_003,false
sistema/testbench/sistema_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sistema_mm_interconnect_0_cmd_mux_003,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,sistema_mm_interconnect_0_rsp_demux,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_mm_interconnect_0_rsp_demux_003.sv,SYSTEM_VERILOG,,sistema_mm_interconnect_0_rsp_demux_003,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,sistema_mm_interconnect_0_rsp_mux,false
sistema/testbench/sistema_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sistema_mm_interconnect_0_rsp_mux,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,sistema_mm_interconnect_0_rsp_mux_001,false
sistema/testbench/sistema_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sistema_mm_interconnect_0_rsp_mux_001,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,sistema_mm_interconnect_0_avalon_st_adapter,false
sistema/testbench/sistema_tb/simulation/submodules/sistema_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,sistema_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
sistema_tb.sistema_inst,sistema
sistema_tb.sistema_inst.CPU,sistema_CPU
sistema_tb.sistema_inst.CPU.cpu,sistema_CPU_cpu
sistema_tb.sistema_inst.RAM,sistema_RAM
sistema_tb.sistema_inst.REG,sistema_REG
sistema_tb.sistema_inst.UART,sistema_UART
sistema_tb.sistema_inst.mm_interconnect_0,sistema_mm_interconnect_0
sistema_tb.sistema_inst.mm_interconnect_0.CPU_data_master_translator,altera_merlin_master_translator
sistema_tb.sistema_inst.mm_interconnect_0.CPU_instruction_master_translator,altera_merlin_master_translator
sistema_tb.sistema_inst.mm_interconnect_0.UART_avalon_jtag_slave_translator,altera_merlin_slave_translator
sistema_tb.sistema_inst.mm_interconnect_0.CPU_debug_mem_slave_translator,altera_merlin_slave_translator
sistema_tb.sistema_inst.mm_interconnect_0.RAM_s1_translator,altera_merlin_slave_translator
sistema_tb.sistema_inst.mm_interconnect_0.REG_s1_translator,altera_merlin_slave_translator
sistema_tb.sistema_inst.mm_interconnect_0.CPU_data_master_agent,altera_merlin_master_agent
sistema_tb.sistema_inst.mm_interconnect_0.CPU_instruction_master_agent,altera_merlin_master_agent
sistema_tb.sistema_inst.mm_interconnect_0.UART_avalon_jtag_slave_agent,altera_merlin_slave_agent
sistema_tb.sistema_inst.mm_interconnect_0.CPU_debug_mem_slave_agent,altera_merlin_slave_agent
sistema_tb.sistema_inst.mm_interconnect_0.RAM_s1_agent,altera_merlin_slave_agent
sistema_tb.sistema_inst.mm_interconnect_0.REG_s1_agent,altera_merlin_slave_agent
sistema_tb.sistema_inst.mm_interconnect_0.UART_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
sistema_tb.sistema_inst.mm_interconnect_0.CPU_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
sistema_tb.sistema_inst.mm_interconnect_0.RAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
sistema_tb.sistema_inst.mm_interconnect_0.REG_s1_agent_rsp_fifo,altera_avalon_sc_fifo
sistema_tb.sistema_inst.mm_interconnect_0.router,sistema_mm_interconnect_0_router
sistema_tb.sistema_inst.mm_interconnect_0.router_001,sistema_mm_interconnect_0_router_001
sistema_tb.sistema_inst.mm_interconnect_0.router_002,sistema_mm_interconnect_0_router_002
sistema_tb.sistema_inst.mm_interconnect_0.router_003,sistema_mm_interconnect_0_router_002
sistema_tb.sistema_inst.mm_interconnect_0.router_004,sistema_mm_interconnect_0_router_002
sistema_tb.sistema_inst.mm_interconnect_0.router_005,sistema_mm_interconnect_0_router_005
sistema_tb.sistema_inst.mm_interconnect_0.cmd_demux,sistema_mm_interconnect_0_cmd_demux
sistema_tb.sistema_inst.mm_interconnect_0.cmd_demux_001,sistema_mm_interconnect_0_cmd_demux_001
sistema_tb.sistema_inst.mm_interconnect_0.cmd_mux,sistema_mm_interconnect_0_cmd_mux
sistema_tb.sistema_inst.mm_interconnect_0.cmd_mux_001,sistema_mm_interconnect_0_cmd_mux
sistema_tb.sistema_inst.mm_interconnect_0.cmd_mux_002,sistema_mm_interconnect_0_cmd_mux
sistema_tb.sistema_inst.mm_interconnect_0.cmd_mux_003,sistema_mm_interconnect_0_cmd_mux_003
sistema_tb.sistema_inst.mm_interconnect_0.rsp_demux,sistema_mm_interconnect_0_rsp_demux
sistema_tb.sistema_inst.mm_interconnect_0.rsp_demux_001,sistema_mm_interconnect_0_rsp_demux
sistema_tb.sistema_inst.mm_interconnect_0.rsp_demux_002,sistema_mm_interconnect_0_rsp_demux
sistema_tb.sistema_inst.mm_interconnect_0.rsp_demux_003,sistema_mm_interconnect_0_rsp_demux_003
sistema_tb.sistema_inst.mm_interconnect_0.rsp_mux,sistema_mm_interconnect_0_rsp_mux
sistema_tb.sistema_inst.mm_interconnect_0.rsp_mux_001,sistema_mm_interconnect_0_rsp_mux_001
sistema_tb.sistema_inst.mm_interconnect_0.avalon_st_adapter,sistema_mm_interconnect_0_avalon_st_adapter
sistema_tb.sistema_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,sistema_mm_interconnect_0_avalon_st_adapter_error_adapter_0
sistema_tb.sistema_inst.mm_interconnect_0.avalon_st_adapter_001,sistema_mm_interconnect_0_avalon_st_adapter
sistema_tb.sistema_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,sistema_mm_interconnect_0_avalon_st_adapter_error_adapter_0
sistema_tb.sistema_inst.mm_interconnect_0.avalon_st_adapter_002,sistema_mm_interconnect_0_avalon_st_adapter
sistema_tb.sistema_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,sistema_mm_interconnect_0_avalon_st_adapter_error_adapter_0
sistema_tb.sistema_inst.mm_interconnect_0.avalon_st_adapter_003,sistema_mm_interconnect_0_avalon_st_adapter
sistema_tb.sistema_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,sistema_mm_interconnect_0_avalon_st_adapter_error_adapter_0
sistema_tb.sistema_inst.irq_mapper,sistema_irq_mapper
sistema_tb.sistema_inst.rst_controller,altera_reset_controller
sistema_tb.sistema_inst_clk_bfm,altera_avalon_clock_source
sistema_tb.sistema_inst_regs_bfm,altera_conduit_bfm
sistema_tb.sistema_inst_reset_bfm,altera_avalon_reset_source
