`timescale 1ns/1ps
module testbench_2();
reg clk,reset,add,deduct;
wire trigger;
wire [13:0] seg;



initial begin
clk=0;
reset=1;
add=1;
deduct=1;


#60000
$stop;
end

initial begin #30 add=0; #5 add=1;     end 



always #1 clk=~clk;

seccond_counter uut(clk,reset,add,deduct,seg,trigger);

//clock_devider uut(clk,clk_out);
 
 
endmodule