# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../lab_1.srcs/sources_1/bd/embedded_system/ipshared/b65a" --include "../../../../lab_1.srcs/sources_1/bd/embedded_system/ipshared/ec67/hdl" \
"../../../../lab_1.ip_user_files/bd/embedded_system/ip/embedded_system_clk_wiz_1_0/embedded_system_clk_wiz_1_0_clk_wiz.v" \
"../../../../lab_1.ip_user_files/bd/embedded_system/ip/embedded_system_clk_wiz_1_0/embedded_system_clk_wiz_1_0.v" \
"../../../../lab_1.ip_user_files/bd/embedded_system/ip/embedded_system_xadc_wiz_0_0/embedded_system_xadc_wiz_0_0.v" \
"../../../../lab_1.ip_user_files/bd/embedded_system/ip/embedded_system_util_vector_logic_0_0/sim/embedded_system_util_vector_logic_0_0.v" \
"../../../../lab_1.ip_user_files/bd/embedded_system/ip/embedded_system_xbar_0/sim/embedded_system_xbar_0.v" \
"../../../../lab_1.ip_user_files/bd/embedded_system/sim/embedded_system.v" \
"../../../../lab_1.ip_user_files/bd/embedded_system/ip/embedded_system_lmb_bram_1/sim/embedded_system_lmb_bram_1.v" \
"../../../../lab_1.srcs/sources_1/bd/embedded_system/hdl/embedded_system_wrapper.v" \

sv xil_defaultlib  --include "../../../../lab_1.srcs/sources_1/bd/embedded_system/ipshared/b65a" --include "../../../../lab_1.srcs/sources_1/bd/embedded_system/ipshared/ec67/hdl" \
"../../../../lab_1.srcs/sim_1/new/tb_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
