Info (10281): Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_010.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_010.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_010.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_010.sv Line: 49
Info (10281): Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at power_management.v(25): always construct contains both blocking and non-blocking assignments File: /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/power_management.v Line: 25
Warning (10268): Verilog HDL information at power_management.v(25): always construct contains both blocking and non-blocking assignments File: /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/power_management/power_management.v Line: 25
Info (10281): Verilog HDL Declaration information at DE0_Nano.v(104): object "imu_in" differs only in case from object "IMU_IN" in the same scope File: /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v Line: 104
Info (10281): Verilog HDL Declaration information at DE0_Nano.v(109): object "HB1" differs only in case from object "hb1" in the same scope File: /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v Line: 109
Info (10281): Verilog HDL Declaration information at DE0_Nano.v(109): object "HB2" differs only in case from object "hb2" in the same scope File: /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v Line: 109
Info (10281): Verilog HDL Declaration information at DE0_Nano.v(109): object "HB3" differs only in case from object "hb3" in the same scope File: /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v Line: 109
Info (10281): Verilog HDL Declaration information at DE0_Nano.v(109): object "HB4" differs only in case from object "hb4" in the same scope File: /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v Line: 109
Info (10281): Verilog HDL Declaration information at DE0_Nano.v(109): object "HB5" differs only in case from object "hb5" in the same scope File: /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v Line: 109
Info (10281): Verilog HDL Declaration information at DE0_Nano.v(109): object "HB6" differs only in case from object "hb6" in the same scope File: /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v Line: 109
Info (10281): Verilog HDL Declaration information at DE0_Nano.v(109): object "HB7" differs only in case from object "hb7" in the same scope File: /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v Line: 109
Info (10281): Verilog HDL Declaration information at DE0_Nano.v(109): object "HB8" differs only in case from object "hb8" in the same scope File: /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano.v Line: 109
