#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000029524186fb0 .scope module, "cpu_tb" "cpu_tb" 2 6;
 .timescale 0 0;
v00000295241e2350_0 .var "CLK", 0 0;
v00000295241e2ad0_0 .net "INSTRUCTION", 31 0, L_00000295242f9590;  1 drivers
v00000295241e18b0_0 .net "PC", 31 0, v00000295241e28f0_0;  1 drivers
v00000295241e1630_0 .var "RESET", 0 0;
v00000295241e1770_0 .net *"_ivl_0", 7 0, L_00000295241e2df0;  1 drivers
v00000295241e27b0_0 .net *"_ivl_10", 7 0, L_00000295241e1130;  1 drivers
v00000295241e1d10_0 .net *"_ivl_12", 32 0, L_00000295241e11d0;  1 drivers
L_00000295242a0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000295241e2990_0 .net *"_ivl_15", 0 0, L_00000295242a0118;  1 drivers
L_00000295242a0160 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000295241e2d50_0 .net/2u *"_ivl_16", 32 0, L_00000295242a0160;  1 drivers
v00000295241e22b0_0 .net *"_ivl_18", 32 0, L_00000295241e1310;  1 drivers
v00000295241e1ef0_0 .net *"_ivl_2", 32 0, L_00000295241e2e90;  1 drivers
v00000295241e1db0_0 .net *"_ivl_20", 7 0, L_00000295242f96d0;  1 drivers
v00000295241e1e50_0 .net *"_ivl_22", 32 0, L_00000295242f8410;  1 drivers
L_00000295242a01a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000295241e1f90_0 .net *"_ivl_25", 0 0, L_00000295242a01a8;  1 drivers
L_00000295242a01f0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000295241e23f0_0 .net/2u *"_ivl_26", 32 0, L_00000295242a01f0;  1 drivers
v00000295241e2490_0 .net *"_ivl_28", 32 0, L_00000295242f8af0;  1 drivers
v00000295241e2530_0 .net *"_ivl_30", 7 0, L_00000295242f8550;  1 drivers
L_00000295242a0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000295241e2030_0 .net *"_ivl_5", 0 0, L_00000295242a0088;  1 drivers
L_00000295242a00d0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000295241e2a30_0 .net/2u *"_ivl_6", 32 0, L_00000295242a00d0;  1 drivers
v00000295241e2670_0 .net *"_ivl_8", 32 0, L_00000295241e1090;  1 drivers
v00000295241e2b70 .array "instr_mem", 1023 0, 7 0;
L_00000295241e2df0 .array/port v00000295241e2b70, L_00000295241e1090;
L_00000295241e2e90 .concat [ 32 1 0 0], v00000295241e28f0_0, L_00000295242a0088;
L_00000295241e1090 .arith/sum 33, L_00000295241e2e90, L_00000295242a00d0;
L_00000295241e1130 .array/port v00000295241e2b70, L_00000295241e1310;
L_00000295241e11d0 .concat [ 32 1 0 0], v00000295241e28f0_0, L_00000295242a0118;
L_00000295241e1310 .arith/sum 33, L_00000295241e11d0, L_00000295242a0160;
L_00000295242f96d0 .array/port v00000295241e2b70, L_00000295242f8af0;
L_00000295242f8410 .concat [ 32 1 0 0], v00000295241e28f0_0, L_00000295242a01a8;
L_00000295242f8af0 .arith/sum 33, L_00000295242f8410, L_00000295242a01f0;
L_00000295242f8550 .array/port v00000295241e2b70, v00000295241e28f0_0;
L_00000295242f9590 .delay 32 (2,2,2) L_00000295242f9590/d;
L_00000295242f9590/d .concat [ 8 8 8 8], L_00000295242f8550, L_00000295242f96d0, L_00000295241e1130, L_00000295241e2df0;
S_0000029524187390 .scope module, "mycpu" "cpu" 2 48, 3 7 0, S_0000029524186fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v00000295241dded0_0 .net "ALUOP", 2 0, v00000295241debf0_0;  1 drivers
v00000295241de5b0_0 .net "ALURESULT", 7 0, v000002952417d120_0;  1 drivers
v00000295241de6f0_0 .net "CLK", 0 0, v00000295241e2350_0;  1 drivers
v00000295241e19f0_0 .net "IMMEDIATE", 7 0, L_00000295242f8370;  1 drivers
v00000295241e13b0_0 .net "INSTRUCTION", 31 0, L_00000295242f9590;  alias, 1 drivers
v00000295241e2710_0 .net "MUXBEQ", 0 0, v00000295241de0b0_0;  1 drivers
v00000295241e25d0_0 .net "MUXIMMEDIATE", 0 0, v00000295241de3d0_0;  1 drivers
v00000295241e1b30_0 .net "MUXJUMP", 0 0, v00000295241de650_0;  1 drivers
v00000295241e1810_0 .net "MUXREGOUT2", 0 0, v00000295241dea10_0;  1 drivers
v00000295241e16d0_0 .net "OFFSET", 7 0, L_00000295242f9950;  1 drivers
v00000295241e2c10_0 .net "OPCODE", 7 0, L_00000295242f8e10;  1 drivers
v00000295241e1a90_0 .net "OPERAND2", 7 0, v000002952417d440_0;  1 drivers
v00000295241e28f0_0 .var "PC", 31 0;
v00000295241e1450_0 .net "PCBRANCH", 31 0, v00000295241dd570_0;  1 drivers
v00000295241e1270_0 .net "PCNEXT", 31 0, v00000295241dd930_0;  1 drivers
v00000295241e2cb0_0 .net "PCOUT", 31 0, L_00000295242f8cd0;  1 drivers
v00000295241e20d0_0 .net "READREG1", 2 0, L_00000295242f8b90;  1 drivers
v00000295241e2170_0 .net "READREG2", 2 0, L_00000295242f8c30;  1 drivers
v00000295241e1950_0 .net "REGOUT1", 7 0, v00000295241ddb10_0;  1 drivers
v00000295241e14f0_0 .net "REGOUT2", 7 0, v00000295241dd070_0;  1 drivers
v00000295241e1bd0_0 .net "REGOUT2COMPLIMENT", 7 0, v00000295241de010_0;  1 drivers
v00000295241e1590_0 .net "RESET", 0 0, v00000295241e1630_0;  1 drivers
v00000295241e2850_0 .net "VALUE2", 7 0, v00000295241dde30_0;  1 drivers
v00000295241e2210_0 .net "WRITEENABLE", 0 0, v00000295241de150_0;  1 drivers
v00000295241e2f30_0 .net "WRITEREG", 2 0, L_00000295242f98b0;  1 drivers
v00000295241e1c70_0 .net "ZERO", 0 0, v000002952417cb80_0;  1 drivers
L_00000295242f8e10 .part L_00000295242f9590, 24, 8;
L_00000295242f8b90 .part L_00000295242f9590, 8, 3;
L_00000295242f8c30 .part L_00000295242f9590, 0, 3;
L_00000295242f8370 .part L_00000295242f9590, 0, 8;
L_00000295242f98b0 .part L_00000295242f9590, 16, 3;
L_00000295242f9950 .part L_00000295242f9590, 16, 8;
S_0000029524140680 .scope module, "ValueOPERAND2" "immediate_mux" 3 29, 3 201 0, S_0000029524187390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "OPERAND2";
    .port_info 1 /INPUT 8 "VALUE2";
    .port_info 2 /INPUT 8 "IMMEDIATE";
    .port_info 3 /INPUT 1 "MUXIMMEDIATE";
v000002952417dd00_0 .net "IMMEDIATE", 7 0, L_00000295242f8370;  alias, 1 drivers
v000002952417d760_0 .net "MUXIMMEDIATE", 0 0, v00000295241de3d0_0;  alias, 1 drivers
v000002952417d440_0 .var "OPERAND2", 7 0;
v000002952417db20_0 .net "VALUE2", 7 0, v00000295241dde30_0;  alias, 1 drivers
E_00000295241764c0 .event anyedge, v000002952417d760_0, v000002952417dd00_0, v000002952417db20_0;
S_0000029524140810 .scope module, "alu_result" "alu" 3 30, 4 46 0, S_0000029524187390;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
v000002952417dee0_0 .net "ADD_OUT", 7 0, L_00000295242f9810;  1 drivers
v000002952417e160_0 .net "AND_OUT", 7 0, L_00000295241832b0;  1 drivers
v000002952417e480_0 .net "DATA1", 7 0, v00000295241ddb10_0;  alias, 1 drivers
v000002952417e5c0_0 .net "DATA2", 7 0, v000002952417d440_0;  alias, 1 drivers
v000002952417e700_0 .net "FORWARD_OUT", 7 0, L_0000029524183710;  1 drivers
v000002952416f820_0 .net "OR_OUT", 7 0, L_0000029524183cc0;  1 drivers
v00000295241dd2f0_0 .net "RESULT", 7 0, v000002952417d120_0;  alias, 1 drivers
v00000295241de830_0 .net "SELECT", 2 0, v00000295241debf0_0;  alias, 1 drivers
v00000295241de8d0_0 .net "ZERO", 0 0, v000002952417cb80_0;  alias, 1 drivers
S_00000295241409a0 .scope module, "ZERO_MUX_result" "ZERO_MUX" 4 58, 4 137 0, S_0000029524140810;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ADD_OUT";
    .port_info 1 /OUTPUT 1 "ZERO";
v000002952417cfe0_0 .net "ADD_OUT", 7 0, L_00000295242f9810;  alias, 1 drivers
v000002952417cb80_0 .var "ZERO", 0 0;
E_0000029524176880 .event anyedge, v000002952417cfe0_0;
S_0000029524166e00 .scope module, "add_result" "ADD" 4 54, 4 74 0, S_0000029524140810;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "ADD_OUT";
v000002952417cd60_0 .net "ADD_OUT", 7 0, L_00000295242f9810;  alias, 1 drivers
v000002952417e7a0_0 .net "DATA1", 7 0, v00000295241ddb10_0;  alias, 1 drivers
v000002952417de40_0 .net "DATA2", 7 0, v000002952417d440_0;  alias, 1 drivers
L_00000295242f9810 .delay 8 (2,2,2) L_00000295242f9810/d;
L_00000295242f9810/d .arith/sum 8, v00000295241ddb10_0, v000002952417d440_0;
S_0000029524166f90 .scope module, "and_result" "AND" 4 55, 4 82 0, S_0000029524140810;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "AND_OUT";
L_00000295241832b0/d .functor AND 8, v00000295241ddb10_0, v000002952417d440_0, C4<11111111>, C4<11111111>;
L_00000295241832b0 .delay 8 (1,1,1) L_00000295241832b0/d;
v000002952417d800_0 .net "AND_OUT", 7 0, L_00000295241832b0;  alias, 1 drivers
v000002952417e8e0_0 .net "DATA1", 7 0, v00000295241ddb10_0;  alias, 1 drivers
v000002952417cae0_0 .net "DATA2", 7 0, v000002952417d440_0;  alias, 1 drivers
S_0000029524167120 .scope module, "forward_result" "FORWARD" 4 53, 4 65 0, S_0000029524140810;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "FORWARD_OUT";
L_0000029524183710/d .functor BUFZ 8, v000002952417d440_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000029524183710 .delay 8 (1,1,1) L_0000029524183710/d;
v000002952417e660_0 .net "DATA2", 7 0, v000002952417d440_0;  alias, 1 drivers
v000002952417e0c0_0 .net "FORWARD_OUT", 7 0, L_0000029524183710;  alias, 1 drivers
S_0000029524164b20 .scope module, "mux_result" "MUX" 4 57, 4 99 0, S_0000029524140810;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "SELECT";
    .port_info 1 /INPUT 8 "FORWARD_OUT";
    .port_info 2 /INPUT 8 "ADD_OUT";
    .port_info 3 /INPUT 8 "AND_OUT";
    .port_info 4 /INPUT 8 "OR_OUT";
    .port_info 5 /OUTPUT 8 "RESULT";
v000002952417cc20_0 .net "ADD_OUT", 7 0, L_00000295242f9810;  alias, 1 drivers
v000002952417d8a0_0 .net "AND_OUT", 7 0, L_00000295241832b0;  alias, 1 drivers
v000002952417cea0_0 .net "FORWARD_OUT", 7 0, L_0000029524183710;  alias, 1 drivers
v000002952417d080_0 .net "OR_OUT", 7 0, L_0000029524183cc0;  alias, 1 drivers
v000002952417d120_0 .var "RESULT", 7 0;
v000002952417d940_0 .net "SELECT", 2 0, v00000295241debf0_0;  alias, 1 drivers
E_0000029524176640/0 .event anyedge, v000002952417d080_0, v000002952417d800_0, v000002952417cfe0_0, v000002952417e0c0_0;
E_0000029524176640/1 .event anyedge, v000002952417d940_0;
E_0000029524176640 .event/or E_0000029524176640/0, E_0000029524176640/1;
S_0000029524164cb0 .scope module, "or_result" "OR" 4 56, 4 90 0, S_0000029524140810;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "OR_OUT";
L_0000029524183cc0/d .functor OR 8, v00000295241ddb10_0, v000002952417d440_0, C4<00000000>, C4<00000000>;
L_0000029524183cc0 .delay 8 (1,1,1) L_0000029524183cc0/d;
v000002952417e840_0 .net "DATA1", 7 0, v00000295241ddb10_0;  alias, 1 drivers
v000002952417da80_0 .net "DATA2", 7 0, v000002952417d440_0;  alias, 1 drivers
v000002952417e3e0_0 .net "OR_OUT", 7 0, L_0000029524183cc0;  alias, 1 drivers
S_0000029524164e40 .scope module, "compliment_operation" "compliment" 3 27, 3 164 0, S_0000029524187390;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "REGOUT2";
    .port_info 1 /OUTPUT 8 "REGOUT2COMPLIMENT";
v00000295241dedd0_0 .net "REGOUT2", 7 0, v00000295241dd070_0;  alias, 1 drivers
v00000295241de010_0 .var "REGOUT2COMPLIMENT", 7 0;
E_0000029524176b40 .event anyedge, v00000295241dedd0_0;
S_000002952416b4e0 .scope module, "control_signals" "control_unit" 3 25, 3 55 0, S_0000029524187390;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 1 "MUXREGOUT2";
    .port_info 2 /OUTPUT 1 "MUXIMMEDIATE";
    .port_info 3 /OUTPUT 1 "MUXJUMP";
    .port_info 4 /OUTPUT 1 "MUXBEQ";
    .port_info 5 /OUTPUT 1 "WRITEENABLE";
    .port_info 6 /OUTPUT 3 "ALUOP";
v00000295241debf0_0 .var "ALUOP", 2 0;
v00000295241de0b0_0 .var "MUXBEQ", 0 0;
v00000295241de3d0_0 .var "MUXIMMEDIATE", 0 0;
v00000295241de650_0 .var "MUXJUMP", 0 0;
v00000295241dea10_0 .var "MUXREGOUT2", 0 0;
v00000295241de1f0_0 .net "OPCODE", 7 0, L_00000295242f8e10;  alias, 1 drivers
v00000295241de150_0 .var "WRITEENABLE", 0 0;
E_00000295241778c0 .event anyedge, v00000295241de1f0_0;
S_000002952416b670 .scope module, "pc_adder" "adder" 3 31, 3 226 0, S_0000029524187390;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "PCOUT";
v00000295241dda70_0 .net "PC", 31 0, v00000295241e28f0_0;  alias, 1 drivers
v00000295241dd610_0 .net "PCOUT", 31 0, L_00000295242f8cd0;  alias, 1 drivers
L_00000295242a02c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000295241de790_0 .net/2u *"_ivl_0", 31 0, L_00000295242a02c8;  1 drivers
L_00000295242f8cd0 .delay 32 (1,1,1) L_00000295242f8cd0/d;
L_00000295242f8cd0/d .arith/sum 32, v00000295241e28f0_0, L_00000295242a02c8;
S_000002952416b800 .scope module, "pc_final" "pc_mux" 3 33, 3 254 0, S_0000029524187390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MUXJUMP";
    .port_info 1 /INPUT 1 "MUXBEQ";
    .port_info 2 /INPUT 32 "PCOUT";
    .port_info 3 /INPUT 32 "PCBRANCH";
    .port_info 4 /INPUT 1 "ZERO";
    .port_info 5 /OUTPUT 32 "PCNEXT";
v00000295241dee70_0 .net "MUXBEQ", 0 0, v00000295241de0b0_0;  alias, 1 drivers
v00000295241de290_0 .net "MUXJUMP", 0 0, v00000295241de650_0;  alias, 1 drivers
v00000295241de470_0 .net "PCBRANCH", 31 0, v00000295241dd570_0;  alias, 1 drivers
v00000295241dd930_0 .var "PCNEXT", 31 0;
v00000295241deb50_0 .net "PCOUT", 31 0, L_00000295242f8cd0;  alias, 1 drivers
v00000295241dd4d0_0 .net "ZERO", 0 0, v000002952417cb80_0;  alias, 1 drivers
E_0000029524176fc0/0 .event anyedge, v000002952417cb80_0, v00000295241de470_0, v00000295241dd610_0, v00000295241de0b0_0;
E_0000029524176fc0/1 .event anyedge, v00000295241de650_0;
E_0000029524176fc0 .event/or E_0000029524176fc0/0, E_0000029524176fc0/1;
S_0000029524149c80 .scope module, "pc_jump_branch" "jump_branch" 3 32, 3 235 0, S_0000029524187390;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "ALUOP";
    .port_info 1 /INPUT 32 "PCOUT";
    .port_info 2 /INPUT 8 "OFFSET";
    .port_info 3 /OUTPUT 32 "PCBRANCH";
v00000295241de330_0 .net "ALUOP", 2 0, v00000295241debf0_0;  alias, 1 drivers
v00000295241deab0_0 .net "OFFSET", 7 0, L_00000295242f9950;  alias, 1 drivers
v00000295241dd7f0_0 .var "OFFSET_EXTENDED", 31 0;
v00000295241dd570_0 .var "PCBRANCH", 31 0;
v00000295241dd6b0_0 .net "PCOUT", 31 0, L_00000295242f8cd0;  alias, 1 drivers
E_00000295241772c0 .event anyedge, v000002952417d940_0, v00000295241deab0_0;
S_0000029524149e10 .scope module, "register_operation" "reg_file" 3 26, 5 89 0, S_0000029524187390;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
v00000295241ddf70_0 .net "CLK", 0 0, v00000295241e2350_0;  alias, 1 drivers
v00000295241ddd90_0 .net "IN", 7 0, v000002952417d120_0;  alias, 1 drivers
v00000295241ddcf0_0 .net "INADDRESS", 2 0, L_00000295242f98b0;  alias, 1 drivers
v00000295241ddb10_0 .var "OUT1", 7 0;
v00000295241def10_0 .net "OUT1ADDRESS", 2 0, L_00000295242f8b90;  alias, 1 drivers
v00000295241dd070_0 .var "OUT2", 7 0;
v00000295241dd890_0 .net "OUT2ADDRESS", 2 0, L_00000295242f8c30;  alias, 1 drivers
v00000295241de970_0 .net "RESET", 0 0, v00000295241e1630_0;  alias, 1 drivers
v00000295241ded30_0 .net "WRITE", 0 0, v00000295241de150_0;  alias, 1 drivers
v00000295241dec90_0 .net *"_ivl_10", 7 0, L_00000295242f85f0;  1 drivers
v00000295241de510_0 .net *"_ivl_12", 4 0, L_00000295242f80f0;  1 drivers
L_00000295242a0280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000295241dd430_0 .net *"_ivl_15", 1 0, L_00000295242a0280;  1 drivers
v00000295241ddbb0_0 .net *"_ivl_3", 7 0, L_00000295242f84b0;  1 drivers
v00000295241dd750_0 .net *"_ivl_5", 4 0, L_00000295242f8190;  1 drivers
L_00000295242a0238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000295241dd110_0 .net *"_ivl_8", 1 0, L_00000295242a0238;  1 drivers
v00000295241dd1b0 .array "register", 7 0, 7 0;
E_0000029524177900 .event posedge, v00000295241ddf70_0;
E_0000029524177240 .event anyedge, L_00000295242f85f0, L_00000295242f84b0, v00000295241dd890_0, v00000295241def10_0;
L_00000295242f84b0 .array/port v00000295241dd1b0, L_00000295242f8190;
L_00000295242f8190 .concat [ 3 2 0 0], L_00000295242f8b90, L_00000295242a0238;
L_00000295242f85f0 .array/port v00000295241dd1b0, L_00000295242f80f0;
L_00000295242f80f0 .concat [ 3 2 0 0], L_00000295242f8c30, L_00000295242a0280;
S_0000029524149fa0 .scope module, "sub_or_not" "compliment_mux" 3 28, 3 176 0, S_0000029524187390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "VALUE2";
    .port_info 1 /INPUT 8 "REGOUT2";
    .port_info 2 /INPUT 8 "REGOUT2COMPLIMENT";
    .port_info 3 /INPUT 1 "MUXREGOUT2";
v00000295241ddc50_0 .net "MUXREGOUT2", 0 0, v00000295241dea10_0;  alias, 1 drivers
v00000295241dd390_0 .net "REGOUT2", 7 0, v00000295241dd070_0;  alias, 1 drivers
v00000295241dd250_0 .net "REGOUT2COMPLIMENT", 7 0, v00000295241de010_0;  alias, 1 drivers
v00000295241dde30_0 .var "VALUE2", 7 0;
E_0000029524177140 .event anyedge, v00000295241dea10_0, v00000295241de010_0, v00000295241dedd0_0;
    .scope S_000002952416b4e0;
T_0 ;
    %wait E_00000295241778c0;
    %delay 1, 0;
    %load/vec4 v00000295241de1f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000295241debf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000295241de3d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000295241dea10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000295241de150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000295241de0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000295241de650_0, 0, 1;
    %jmp T_0.9;
T_0.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000295241debf0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000295241de3d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000295241dea10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000295241de150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000295241de0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000295241de650_0, 0, 1;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000295241debf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000295241de3d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000295241dea10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000295241de150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000295241de0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000295241de650_0, 0, 1;
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000295241debf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000295241de3d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000295241dea10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000295241de150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000295241de0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000295241de650_0, 0, 1;
    %jmp T_0.9;
T_0.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000295241debf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000295241de3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000295241dea10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000295241de150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000295241de0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000295241de650_0, 0, 1;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000295241debf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000295241de3d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000295241dea10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000295241de150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000295241de0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000295241de650_0, 0, 1;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000295241debf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000295241de3d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000295241dea10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000295241de150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000295241de0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000295241de650_0, 0, 1;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000295241debf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000295241de3d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000295241dea10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000295241de150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000295241de0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000295241de650_0, 0, 1;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000295241debf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000295241de3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000295241dea10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000295241de150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000295241de0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000295241de650_0, 0, 1;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000029524149e10;
T_1 ;
    %wait E_0000029524177240;
    %delay 2, 0;
    %load/vec4 v00000295241def10_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000295241dd1b0, 4;
    %store/vec4 v00000295241ddb10_0, 0, 8;
    %load/vec4 v00000295241dd890_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000295241dd1b0, 4;
    %store/vec4 v00000295241dd070_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000029524149e10;
T_2 ;
    %wait E_0000029524177900;
    %load/vec4 v00000295241ded30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000295241de970_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 1, 0;
    %load/vec4 v00000295241ddd90_0;
    %load/vec4 v00000295241ddcf0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000295241dd1b0, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000029524149e10;
T_3 ;
    %wait E_0000029524177900;
    %load/vec4 v00000295241de970_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000295241dd1b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000295241dd1b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000295241dd1b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000295241dd1b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000295241dd1b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000295241dd1b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000295241dd1b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000295241dd1b0, 4, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000029524164e40;
T_4 ;
    %wait E_0000029524176b40;
    %delay 1, 0;
    %load/vec4 v00000295241dedd0_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v00000295241de010_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000029524149fa0;
T_5 ;
    %wait E_0000029524177140;
    %load/vec4 v00000295241ddc50_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v00000295241dd250_0;
    %store/vec4 v00000295241dde30_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000295241dd390_0;
    %store/vec4 v00000295241dde30_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000029524140680;
T_6 ;
    %wait E_00000295241764c0;
    %load/vec4 v000002952417d760_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v000002952417db20_0;
    %store/vec4 v000002952417d440_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002952417dd00_0;
    %store/vec4 v000002952417d440_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000029524164b20;
T_7 ;
    %wait E_0000029524176640;
    %load/vec4 v000002952417d940_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v000002952417cea0_0;
    %store/vec4 v000002952417d120_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002952417d940_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v000002952417cc20_0;
    %store/vec4 v000002952417d120_0, 0, 8;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v000002952417d940_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v000002952417d8a0_0;
    %store/vec4 v000002952417d120_0, 0, 8;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v000002952417d940_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v000002952417d080_0;
    %store/vec4 v000002952417d120_0, 0, 8;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v000002952417d080_0;
    %store/vec4 v000002952417d120_0, 0, 8;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000295241409a0;
T_8 ;
    %wait E_0000029524176880;
    %load/vec4 v000002952417cfe0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002952417cb80_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002952417cb80_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000029524149c80;
T_9 ;
    %wait E_00000295241772c0;
    %load/vec4 v00000295241deab0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v00000295241deab0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000295241dd7f0_0, 0, 32;
    %load/vec4 v00000295241dd7f0_0;
    %muli 4, 0, 32;
    %store/vec4 v00000295241dd7f0_0, 0, 32;
    %delay 2, 0;
    %load/vec4 v00000295241dd6b0_0;
    %load/vec4 v00000295241dd7f0_0;
    %add;
    %store/vec4 v00000295241dd570_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002952416b800;
T_10 ;
    %wait E_0000029524176fc0;
    %load/vec4 v00000295241de290_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v00000295241de470_0;
    %store/vec4 v00000295241dd930_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000295241dee70_0;
    %load/vec4 v00000295241dd4d0_0;
    %and;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v00000295241de470_0;
    %store/vec4 v00000295241dd930_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000295241deb50_0;
    %store/vec4 v00000295241dd930_0, 0, 32;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000029524187390;
T_11 ;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v00000295241e28f0_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0000029524187390;
T_12 ;
    %wait E_0000029524177900;
    %load/vec4 v00000295241e1590_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %delay 1, 0;
    %load/vec4 v00000295241e1270_0;
    %store/vec4 v00000295241e28f0_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000295241e28f0_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000029524186fb0;
T_13 ;
    %vpi_call 2 40 "$readmemb", "instr_mem00.mem", v00000295241e2b70 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0000029524186fb0;
T_14 ;
    %vpi_call 2 54 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 55 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000029524186fb0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000295241e2350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000295241e1630_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000029524186fb0;
T_15 ;
    %delay 4, 0;
    %load/vec4 v00000295241e2350_0;
    %inv;
    %store/vec4 v00000295241e2350_0, 0, 1;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu.v";
    "./reg_file.v";
