begin block
  name Merge_1_1_32_32_I60_J36_R1_C3_placedRouted
  pblocks 1
  clocks 1
  inputs 36
  outputs 34

  begin pblock
    name pblock_1 
    grid_ranges SLICE_X50Y179:SLICE_X53Y179
  end pblock
  begin clock
    name clk 
    period 2.500
  end clock

  begin input
    name clk
    netname clk
    numprims 33
    type input clock local
    maxdelay 0.000
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[0]/C SLICE_X51Y179 SLICE_X51Y179/CLK2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[10]/C SLICE_X52Y179 SLICE_X52Y179/CLK2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[11]/C SLICE_X52Y179 SLICE_X52Y179/CLK2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[12]/C SLICE_X52Y179 SLICE_X52Y179/CLK2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[13]/C SLICE_X52Y179 SLICE_X52Y179/CLK2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[14]/C SLICE_X51Y179 SLICE_X51Y179/CLK2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[15]/C SLICE_X51Y179 SLICE_X51Y179/CLK2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[16]/C SLICE_X51Y179 SLICE_X51Y179/CLK2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[17]/C SLICE_X51Y179 SLICE_X51Y179/CLK2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[18]/C SLICE_X51Y179 SLICE_X51Y179/CLK2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[19]/C SLICE_X51Y179 SLICE_X51Y179/CLK2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[1]/C SLICE_X51Y179 SLICE_X51Y179/CLK2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[20]/C SLICE_X52Y179 SLICE_X52Y179/CLK2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[21]/C SLICE_X52Y179 SLICE_X52Y179/CLK2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[22]/C SLICE_X52Y179 SLICE_X52Y179/CLK2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[23]/C SLICE_X52Y179 SLICE_X52Y179/CLK2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[24]/C SLICE_X50Y179 SLICE_X50Y179/CLK2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[25]/C SLICE_X50Y179 SLICE_X50Y179/CLK2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[26]/C SLICE_X50Y179 SLICE_X50Y179/CLK1
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[27]/C SLICE_X50Y179 SLICE_X50Y179/CLK1
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[28]/C SLICE_X50Y179 SLICE_X50Y179/CLK1
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[29]/C SLICE_X50Y179 SLICE_X50Y179/CLK1
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[2]/C SLICE_X53Y179 SLICE_X53Y179/CLK2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[30]/C SLICE_X53Y179 SLICE_X53Y179/CLK1
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[31]/C SLICE_X53Y179 SLICE_X53Y179/CLK1
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[3]/C SLICE_X53Y179 SLICE_X53Y179/CLK2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[4]/C SLICE_X53Y179 SLICE_X53Y179/CLK1
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[5]/C SLICE_X53Y179 SLICE_X53Y179/CLK1
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[6]/C SLICE_X51Y179 SLICE_X51Y179/CLK1
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[7]/C SLICE_X51Y179 SLICE_X51Y179/CLK1
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[8]/C SLICE_X53Y179 SLICE_X53Y179/CLK2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[9]/C SLICE_X53Y179 SLICE_X53Y179/CLK2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/full_reg_reg/C SLICE_X50Y179 SLICE_X50Y179/CLK2
    end connections
  end input
  begin input
    name dataInArray_0[0]
    netname dataInArray_0_net[0]
    numprims 0
    type input signal
    maxdelay 0.228
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[0]/D SLICE_X51Y179 SLICE_X51Y179/EX
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][0]_INST_0/I1 SLICE_X51Y179 SLICE_X51Y179/A2
    end connections
  end input
  begin input
    name dataInArray_0[10]
    netname dataInArray_0_net[10]
    numprims 0
    type input signal
    maxdelay 0.136
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[10]/D SLICE_X52Y179 SLICE_X52Y179/EX
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][10]_INST_0/I1 SLICE_X52Y179 SLICE_X52Y179/D4
    end connections
  end input
  begin input
    name dataInArray_0[11]
    netname dataInArray_0_net[11]
    numprims 0
    type input signal
    maxdelay 0.184
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[11]/D SLICE_X52Y179 SLICE_X52Y179/E_I
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][11]_INST_0/I1 SLICE_X52Y179 SLICE_X52Y179/D3
    end connections
  end input
  begin input
    name dataInArray_0[12]
    netname dataInArray_0_net[12]
    numprims 0
    type input signal
    maxdelay 0.114
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[12]/D SLICE_X52Y179 SLICE_X52Y179/FX
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][12]_INST_0/I1 SLICE_X52Y179 SLICE_X52Y179/C5
    end connections
  end input
  begin input
    name dataInArray_0[13]
    netname dataInArray_0_net[13]
    numprims 0
    type input signal
    maxdelay 0.254
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[13]/D SLICE_X52Y179 SLICE_X52Y179/F_I
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][13]_INST_0/I1 SLICE_X52Y179 SLICE_X52Y179/C1
    end connections
  end input
  begin input
    name dataInArray_0[14]
    netname dataInArray_0_net[14]
    numprims 0
    type input signal
    maxdelay 0.136
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[14]/D SLICE_X51Y179 SLICE_X51Y179/E_I
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][14]_INST_0/I1 SLICE_X51Y179 SLICE_X51Y179/D4
    end connections
  end input
  begin input
    name dataInArray_0[15]
    netname dataInArray_0_net[15]
    numprims 0
    type input signal
    maxdelay 0.249
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[15]/D SLICE_X51Y179 SLICE_X51Y179/FX
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][15]_INST_0/I1 SLICE_X51Y179 SLICE_X51Y179/D1
    end connections
  end input
  begin input
    name dataInArray_0[16]
    netname dataInArray_0_net[16]
    numprims 0
    type input signal
    maxdelay 0.150
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[16]/D SLICE_X51Y179 SLICE_X51Y179/F_I
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][16]_INST_0/I1 SLICE_X51Y179 SLICE_X51Y179/C3
    end connections
  end input
  begin input
    name dataInArray_0[17]
    netname dataInArray_0_net[17]
    numprims 0
    type input signal
    maxdelay 0.170
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[17]/D SLICE_X51Y179 SLICE_X51Y179/GX
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][17]_INST_0/I1 SLICE_X51Y179 SLICE_X51Y179/C4
    end connections
  end input
  begin input
    name dataInArray_0[18]
    netname dataInArray_0_net[18]
    numprims 0
    type input signal
    maxdelay 0.138
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[18]/D SLICE_X51Y179 SLICE_X51Y179/G_I
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][18]_INST_0/I1 SLICE_X51Y179 SLICE_X51Y179/B4
    end connections
  end input
  begin input
    name dataInArray_0[19]
    netname dataInArray_0_net[19]
    numprims 0
    type input signal
    maxdelay 0.196
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[19]/D SLICE_X51Y179 SLICE_X51Y179/HX
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][19]_INST_0/I1 SLICE_X51Y179 SLICE_X51Y179/B3
    end connections
  end input
  begin input
    name dataInArray_0[1]
    netname dataInArray_0_net[1]
    numprims 0
    type input signal
    maxdelay 0.137
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[1]/D SLICE_X51Y179 SLICE_X51Y179/H_I
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][1]_INST_0/I1 SLICE_X51Y179 SLICE_X51Y179/A4
    end connections
  end input
  begin input
    name dataInArray_0[20]
    netname dataInArray_0_net[20]
    numprims 0
    type input signal
    maxdelay 0.113
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[20]/D SLICE_X52Y179 SLICE_X52Y179/GX
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][20]_INST_0/I1 SLICE_X52Y179 SLICE_X52Y179/B5
    end connections
  end input
  begin input
    name dataInArray_0[21]
    netname dataInArray_0_net[21]
    numprims 0
    type input signal
    maxdelay 0.179
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[21]/D SLICE_X52Y179 SLICE_X52Y179/G_I
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][21]_INST_0/I1 SLICE_X52Y179 SLICE_X52Y179/B4
    end connections
  end input
  begin input
    name dataInArray_0[22]
    netname dataInArray_0_net[22]
    numprims 0
    type input signal
    maxdelay 0.152
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[22]/D SLICE_X52Y179 SLICE_X52Y179/HX
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][22]_INST_0/I1 SLICE_X52Y179 SLICE_X52Y179/A3
    end connections
  end input
  begin input
    name dataInArray_0[23]
    netname dataInArray_0_net[23]
    numprims 0
    type input signal
    maxdelay 0.173
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[23]/D SLICE_X52Y179 SLICE_X52Y179/H_I
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][23]_INST_0/I1 SLICE_X52Y179 SLICE_X52Y179/A4
    end connections
  end input
  begin input
    name dataInArray_0[24]
    netname dataInArray_0_net[24]
    numprims 0
    type input signal
    maxdelay 0.185
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[24]/D SLICE_X50Y179 SLICE_X50Y179/H_I
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][24]_INST_0/I1 SLICE_X50Y179 SLICE_X50Y179/D2
    end connections
  end input
  begin input
    name dataInArray_0[25]
    netname dataInArray_0_net[25]
    numprims 0
    type input signal
    maxdelay 0.184
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[25]/D SLICE_X50Y179 SLICE_X50Y179/G_I
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][25]_INST_0/I1 SLICE_X50Y179 SLICE_X50Y179/D3
    end connections
  end input
  begin input
    name dataInArray_0[26]
    netname dataInArray_0_net[26]
    numprims 0
    type input signal
    maxdelay 0.137
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[26]/D SLICE_X50Y179 SLICE_X50Y179/AX
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][26]_INST_0/I1 SLICE_X50Y179 SLICE_X50Y179/H4
    end connections
  end input
  begin input
    name dataInArray_0[27]
    netname dataInArray_0_net[27]
    numprims 0
    type input signal
    maxdelay 0.253
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[27]/D SLICE_X50Y179 SLICE_X50Y179/A_I
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][27]_INST_0/I1 SLICE_X50Y179 SLICE_X50Y179/H1
    end connections
  end input
  begin input
    name dataInArray_0[28]
    netname dataInArray_0_net[28]
    numprims 0
    type input signal
    maxdelay 0.226
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[28]/D SLICE_X50Y179 SLICE_X50Y179/BX
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][28]_INST_0/I1 SLICE_X50Y179 SLICE_X50Y179/G1
    end connections
  end input
  begin input
    name dataInArray_0[29]
    netname dataInArray_0_net[29]
    numprims 0
    type input signal
    maxdelay 0.223
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[29]/D SLICE_X50Y179 SLICE_X50Y179/B_I
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][29]_INST_0/I1 SLICE_X50Y179 SLICE_X50Y179/G2
    end connections
  end input
  begin input
    name dataInArray_0[2]
    netname dataInArray_0_net[2]
    numprims 0
    type input signal
    maxdelay 0.134
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[2]/D SLICE_X53Y179 SLICE_X53Y179/EX
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][2]_INST_0/I1 SLICE_X53Y179 SLICE_X53Y179/D4
    end connections
  end input
  begin input
    name dataInArray_0[30]
    netname dataInArray_0_net[30]
    numprims 0
    type input signal
    maxdelay 0.189
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[30]/D SLICE_X53Y179 SLICE_X53Y179/AX
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][30]_INST_0/I1 SLICE_X53Y179 SLICE_X53Y179/H2
    end connections
  end input
  begin input
    name dataInArray_0[31]
    netname dataInArray_0_net[31]
    numprims 0
    type input signal
    maxdelay 0.260
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[31]/D SLICE_X53Y179 SLICE_X53Y179/A_I
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][31]_INST_0/I1 SLICE_X53Y179 SLICE_X53Y179/H1
    end connections
  end input
  begin input
    name dataInArray_0[3]
    netname dataInArray_0_net[3]
    numprims 0
    type input signal
    maxdelay 0.140
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[3]/D SLICE_X53Y179 SLICE_X53Y179/E_I
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][3]_INST_0/I1 SLICE_X53Y179 SLICE_X53Y179/D5
    end connections
  end input
  begin input
    name dataInArray_0[4]
    netname dataInArray_0_net[4]
    numprims 0
    type input signal
    maxdelay 0.186
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[4]/D SLICE_X53Y179 SLICE_X53Y179/BX
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][4]_INST_0/I1 SLICE_X53Y179 SLICE_X53Y179/G2
    end connections
  end input
  begin input
    name dataInArray_0[5]
    netname dataInArray_0_net[5]
    numprims 0
    type input signal
    maxdelay 0.198
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[5]/D SLICE_X53Y179 SLICE_X53Y179/B_I
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][5]_INST_0/I1 SLICE_X53Y179 SLICE_X53Y179/G3
    end connections
  end input
  begin input
    name dataInArray_0[6]
    netname dataInArray_0_net[6]
    numprims 0
    type input signal
    maxdelay 0.227
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[6]/D SLICE_X51Y179 SLICE_X51Y179/AX
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][6]_INST_0/I1 SLICE_X51Y179 SLICE_X51Y179/H1
    end connections
  end input
  begin input
    name dataInArray_0[7]
    netname dataInArray_0_net[7]
    numprims 0
    type input signal
    maxdelay 0.220
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[7]/D SLICE_X51Y179 SLICE_X51Y179/A_I
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][7]_INST_0/I1 SLICE_X51Y179 SLICE_X51Y179/H2
    end connections
  end input
  begin input
    name dataInArray_0[8]
    netname dataInArray_0_net[8]
    numprims 0
    type input signal
    maxdelay 0.118
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[8]/D SLICE_X53Y179 SLICE_X53Y179/FX
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][8]_INST_0/I1 SLICE_X53Y179 SLICE_X53Y179/C5
    end connections
  end input
  begin input
    name dataInArray_0[9]
    netname dataInArray_0_net[9]
    numprims 0
    type input signal
    maxdelay 0.203
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[9]/D SLICE_X53Y179 SLICE_X53Y179/F_I
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][9]_INST_0/I1 SLICE_X53Y179 SLICE_X53Y179/C3
    end connections
  end input
  begin input
    name nReadyArray_0
    netname nReadyArray_0_net
    numprims 0
    type input signal
    maxdelay 0.663
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg[31]_i_1/I0 SLICE_X50Y179 SLICE_X50Y179/E4
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/full_reg_i_1/I2 SLICE_X50Y179 SLICE_X50Y179/F4
    end connections
  end input
  begin input
    name pValidArray_0
    netname pValidArray_0_net
    numprims 0
    type input signal
    maxdelay 0.618
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/validArray[0]_INST_0/I0 SLICE_X50Y179 SLICE_X50Y179/F3
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg[31]_i_1/I1 SLICE_X50Y179 SLICE_X50Y179/E5
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/full_reg_i_1/I1 SLICE_X50Y179 SLICE_X50Y179/F3
    end connections
  end input
  begin input
    name rst
    netname rst
    numprims 33
    type input signal
    maxdelay 0.000
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[0]/CLR SLICE_X51Y179 SLICE_X51Y179/SRST2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[10]/CLR SLICE_X52Y179 SLICE_X52Y179/SRST2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[11]/CLR SLICE_X52Y179 SLICE_X52Y179/SRST2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[12]/CLR SLICE_X52Y179 SLICE_X52Y179/SRST2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[13]/CLR SLICE_X52Y179 SLICE_X52Y179/SRST2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[14]/CLR SLICE_X51Y179 SLICE_X51Y179/SRST2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[15]/CLR SLICE_X51Y179 SLICE_X51Y179/SRST2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[16]/CLR SLICE_X51Y179 SLICE_X51Y179/SRST2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[17]/CLR SLICE_X51Y179 SLICE_X51Y179/SRST2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[18]/CLR SLICE_X51Y179 SLICE_X51Y179/SRST2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[19]/CLR SLICE_X51Y179 SLICE_X51Y179/SRST2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[1]/CLR SLICE_X51Y179 SLICE_X51Y179/SRST2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[20]/CLR SLICE_X52Y179 SLICE_X52Y179/SRST2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[21]/CLR SLICE_X52Y179 SLICE_X52Y179/SRST2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[22]/CLR SLICE_X52Y179 SLICE_X52Y179/SRST2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[23]/CLR SLICE_X52Y179 SLICE_X52Y179/SRST2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[24]/CLR SLICE_X50Y179 SLICE_X50Y179/SRST2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[25]/CLR SLICE_X50Y179 SLICE_X50Y179/SRST2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[26]/CLR SLICE_X50Y179 SLICE_X50Y179/SRST1
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[27]/CLR SLICE_X50Y179 SLICE_X50Y179/SRST1
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[28]/CLR SLICE_X50Y179 SLICE_X50Y179/SRST1
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[29]/CLR SLICE_X50Y179 SLICE_X50Y179/SRST1
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[2]/CLR SLICE_X53Y179 SLICE_X53Y179/SRST2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[30]/CLR SLICE_X53Y179 SLICE_X53Y179/SRST1
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[31]/CLR SLICE_X53Y179 SLICE_X53Y179/SRST1
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[3]/CLR SLICE_X53Y179 SLICE_X53Y179/SRST2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[4]/CLR SLICE_X53Y179 SLICE_X53Y179/SRST1
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[5]/CLR SLICE_X53Y179 SLICE_X53Y179/SRST1
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[6]/CLR SLICE_X51Y179 SLICE_X51Y179/SRST1
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[7]/CLR SLICE_X51Y179 SLICE_X51Y179/SRST1
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[8]/CLR SLICE_X53Y179 SLICE_X53Y179/SRST2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/data_reg_reg[9]/CLR SLICE_X53Y179 SLICE_X53Y179/SRST2
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/full_reg_reg/CLR SLICE_X50Y179 SLICE_X50Y179/SRST2
    end connections
  end input

  begin output
    name dataOutArray_0[0]
    netname dataOutArray_0_net[0]
    numprims 0
    type output signal
    maxdelay 0.761
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][0]_INST_0/O SLICE_X51Y179 SLICE_X51Y179/AMUX
    end connections
  end output
  begin output
    name dataOutArray_0[10]
    netname dataOutArray_0_net[10]
    numprims 0
    type output signal
    maxdelay 0.565
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][10]_INST_0/O SLICE_X52Y179 SLICE_X52Y179/D_O
    end connections
  end output
  begin output
    name dataOutArray_0[11]
    netname dataOutArray_0_net[11]
    numprims 0
    type output signal
    maxdelay 0.594
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][11]_INST_0/O SLICE_X52Y179 SLICE_X52Y179/DMUX
    end connections
  end output
  begin output
    name dataOutArray_0[12]
    netname dataOutArray_0_net[12]
    numprims 0
    type output signal
    maxdelay 0.495
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][12]_INST_0/O SLICE_X52Y179 SLICE_X52Y179/C_O
    end connections
  end output
  begin output
    name dataOutArray_0[13]
    netname dataOutArray_0_net[13]
    numprims 0
    type output signal
    maxdelay 0.564
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][13]_INST_0/O SLICE_X52Y179 SLICE_X52Y179/CMUX
    end connections
  end output
  begin output
    name dataOutArray_0[14]
    netname dataOutArray_0_net[14]
    numprims 0
    type output signal
    maxdelay 0.527
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][14]_INST_0/O SLICE_X51Y179 SLICE_X51Y179/D_O
    end connections
  end output
  begin output
    name dataOutArray_0[15]
    netname dataOutArray_0_net[15]
    numprims 0
    type output signal
    maxdelay 0.699
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][15]_INST_0/O SLICE_X51Y179 SLICE_X51Y179/DMUX
    end connections
  end output
  begin output
    name dataOutArray_0[16]
    netname dataOutArray_0_net[16]
    numprims 0
    type output signal
    maxdelay 0.776
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][16]_INST_0/O SLICE_X51Y179 SLICE_X51Y179/C_O
    end connections
  end output
  begin output
    name dataOutArray_0[17]
    netname dataOutArray_0_net[17]
    numprims 0
    type output signal
    maxdelay 0.523
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][17]_INST_0/O SLICE_X51Y179 SLICE_X51Y179/CMUX
    end connections
  end output
  begin output
    name dataOutArray_0[18]
    netname dataOutArray_0_net[18]
    numprims 0
    type output signal
    maxdelay 0.434
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][18]_INST_0/O SLICE_X51Y179 SLICE_X51Y179/B_O
    end connections
  end output
  begin output
    name dataOutArray_0[19]
    netname dataOutArray_0_net[19]
    numprims 0
    type output signal
    maxdelay 0.472
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][19]_INST_0/O SLICE_X51Y179 SLICE_X51Y179/BMUX
    end connections
  end output
  begin output
    name dataOutArray_0[1]
    netname dataOutArray_0_net[1]
    numprims 0
    type output signal
    maxdelay 0.475
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][1]_INST_0/O SLICE_X51Y179 SLICE_X51Y179/A_O
    end connections
  end output
  begin output
    name dataOutArray_0[20]
    netname dataOutArray_0_net[20]
    numprims 0
    type output signal
    maxdelay 0.556
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][20]_INST_0/O SLICE_X52Y179 SLICE_X52Y179/B_O
    end connections
  end output
  begin output
    name dataOutArray_0[21]
    netname dataOutArray_0_net[21]
    numprims 0
    type output signal
    maxdelay 0.601
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][21]_INST_0/O SLICE_X52Y179 SLICE_X52Y179/BMUX
    end connections
  end output
  begin output
    name dataOutArray_0[22]
    netname dataOutArray_0_net[22]
    numprims 0
    type output signal
    maxdelay 0.556
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][22]_INST_0/O SLICE_X52Y179 SLICE_X52Y179/A_O
    end connections
  end output
  begin output
    name dataOutArray_0[23]
    netname dataOutArray_0_net[23]
    numprims 0
    type output signal
    maxdelay 0.596
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][23]_INST_0/O SLICE_X52Y179 SLICE_X52Y179/AMUX
    end connections
  end output
  begin output
    name dataOutArray_0[24]
    netname dataOutArray_0_net[24]
    numprims 0
    type output signal
    maxdelay 0.564
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][24]_INST_0/O SLICE_X50Y179 SLICE_X50Y179/D_O
    end connections
  end output
  begin output
    name dataOutArray_0[25]
    netname dataOutArray_0_net[25]
    numprims 0
    type output signal
    maxdelay 0.412
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][25]_INST_0/O SLICE_X50Y179 SLICE_X50Y179/DMUX
    end connections
  end output
  begin output
    name dataOutArray_0[26]
    netname dataOutArray_0_net[26]
    numprims 0
    type output signal
    maxdelay 0.326
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][26]_INST_0/O SLICE_X50Y179 SLICE_X50Y179/H_O
    end connections
  end output
  begin output
    name dataOutArray_0[27]
    netname dataOutArray_0_net[27]
    numprims 0
    type output signal
    maxdelay 0.599
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][27]_INST_0/O SLICE_X50Y179 SLICE_X50Y179/HMUX
    end connections
  end output
  begin output
    name dataOutArray_0[28]
    netname dataOutArray_0_net[28]
    numprims 0
    type output signal
    maxdelay 0.354
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][28]_INST_0/O SLICE_X50Y179 SLICE_X50Y179/G_O
    end connections
  end output
  begin output
    name dataOutArray_0[29]
    netname dataOutArray_0_net[29]
    numprims 0
    type output signal
    maxdelay 0.386
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][29]_INST_0/O SLICE_X50Y179 SLICE_X50Y179/GMUX
    end connections
  end output
  begin output
    name dataOutArray_0[2]
    netname dataOutArray_0_net[2]
    numprims 0
    type output signal
    maxdelay 0.652
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][2]_INST_0/O SLICE_X53Y179 SLICE_X53Y179/D_O
    end connections
  end output
  begin output
    name dataOutArray_0[30]
    netname dataOutArray_0_net[30]
    numprims 0
    type output signal
    maxdelay 0.510
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][30]_INST_0/O SLICE_X53Y179 SLICE_X53Y179/H_O
    end connections
  end output
  begin output
    name dataOutArray_0[31]
    netname dataOutArray_0_net[31]
    numprims 0
    type output signal
    maxdelay 0.742
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][31]_INST_0/O SLICE_X53Y179 SLICE_X53Y179/HMUX
    end connections
  end output
  begin output
    name dataOutArray_0[3]
    netname dataOutArray_0_net[3]
    numprims 0
    type output signal
    maxdelay 0.701
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][3]_INST_0/O SLICE_X53Y179 SLICE_X53Y179/DMUX
    end connections
  end output
  begin output
    name dataOutArray_0[4]
    netname dataOutArray_0_net[4]
    numprims 0
    type output signal
    maxdelay 0.506
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][4]_INST_0/O SLICE_X53Y179 SLICE_X53Y179/G_O
    end connections
  end output
  begin output
    name dataOutArray_0[5]
    netname dataOutArray_0_net[5]
    numprims 0
    type output signal
    maxdelay 0.560
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][5]_INST_0/O SLICE_X53Y179 SLICE_X53Y179/GMUX
    end connections
  end output
  begin output
    name dataOutArray_0[6]
    netname dataOutArray_0_net[6]
    numprims 0
    type output signal
    maxdelay 0.533
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][6]_INST_0/O SLICE_X51Y179 SLICE_X51Y179/H_O
    end connections
  end output
  begin output
    name dataOutArray_0[7]
    netname dataOutArray_0_net[7]
    numprims 0
    type output signal
    maxdelay 0.561
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][7]_INST_0/O SLICE_X51Y179 SLICE_X51Y179/HMUX
    end connections
  end output
  begin output
    name dataOutArray_0[8]
    netname dataOutArray_0_net[8]
    numprims 0
    type output signal
    maxdelay 0.554
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][8]_INST_0/O SLICE_X53Y179 SLICE_X53Y179/C_O
    end connections
  end output
  begin output
    name dataOutArray_0[9]
    netname dataOutArray_0_net[9]
    numprims 0
    type output signal
    maxdelay 0.608
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/dataOutArray[0][9]_INST_0/O SLICE_X53Y179 SLICE_X53Y179/CMUX
    end connections
  end output
  begin output
    name readyArray_0
    netname readyArray_0_net
    numprims 0
    type output signal
    maxdelay 0.351
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/readyArray[0]_INST_0/O SLICE_X50Y179 SLICE_X50Y179/E_O
    end connections
  end output
  begin output
    name validArray_0
    netname validArray_0_net
    numprims 0
    type output signal
    maxdelay 0.495
    begin connections
      pin Merge_1_1_32_32_I60_J36_R1_C3_cell/merge/tehb1/validArray[0]_INST_0/O SLICE_X50Y179 SLICE_X50Y179/FMUX
    end connections
  end output

end block
