

================================================================
== Vitis HLS Report for 'radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization'
================================================================
* Date:           Mon Apr 17 17:20:24 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.407 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- inner_loop_initialization  |       50|       50|         2|          1|          1|    50|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sorted_data, void @empty_11, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body11"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j_1 = load i6 %j"   --->   Operation 9 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.61ns)   --->   "%icmp_ln114 = icmp_eq  i6 %j_1, i6 50" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:114]   --->   Operation 11 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50"   --->   Operation 12 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.70ns)   --->   "%add_ln114 = add i6 %j_1, i6 1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:114]   --->   Operation 13 'add' 'add_ln114' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %for.body11.split, void %output_bucket.exitStub" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:114]   --->   Operation 14 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j_1_cast7 = zext i6 %j_1"   --->   Operation 15 'zext' 'j_1_cast7' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = trunc i6 %j_1"   --->   Operation 16 'trunc' 'empty' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.61ns)   --->   "%icmp_ln115 = icmp_ult  i6 %j_1, i6 10" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:115]   --->   Operation 17 'icmp' 'icmp_ln115' <Predicate = (!icmp_ln114)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sorted_data_addr = getelementptr i32 %sorted_data, i64 0, i64 %j_1_cast7" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:119]   --->   Operation 18 'getelementptr' 'sorted_data_addr' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.69ns)   --->   "%sorted_data_load = load i6 %sorted_data_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:119]   --->   Operation 19 'load' 'sorted_data_load' <Predicate = (!icmp_ln114)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %land.lhs.true19, void %if.then" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:115]   --->   Operation 20 'br' 'br_ln115' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.61ns)   --->   "%icmp_ln118 = icmp_ult  i6 %j_1, i6 20" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:118]   --->   Operation 21 'icmp' 'icmp_ln118' <Predicate = (!icmp_ln114 & !icmp_ln115)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln118, void %land.lhs.true28, void %if.then21" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:118]   --->   Operation 22 'br' 'br_ln118' <Predicate = (!icmp_ln114 & !icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.61ns)   --->   "%icmp_ln121 = icmp_ult  i6 %j_1, i6 30" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:121]   --->   Operation 23 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln114 & !icmp_ln115 & !icmp_ln118)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %if.end57, void %if.then30" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:121]   --->   Operation 24 'br' 'br_ln121' <Predicate = (!icmp_ln114 & !icmp_ln115 & !icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end58"   --->   Operation 25 'br' 'br_ln0' <Predicate = (!icmp_ln114 & !icmp_ln115 & !icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc60"   --->   Operation 26 'br' 'br_ln0' <Predicate = (!icmp_ln114 & !icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln114 = store i6 %add_ln114, i6 %j" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:114]   --->   Operation 27 'store' 'store_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln114 = br void %for.body11" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:114]   --->   Operation 28 'br' 'br_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.40>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:114]   --->   Operation 29 'specloopname' 'specloopname_ln114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (0.69ns)   --->   "%sorted_data_load = load i6 %sorted_data_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:119]   --->   Operation 30 'load' 'sorted_data_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 31 [1/1] (0.70ns)   --->   "%add_ln122 = add i4 %empty, i4 12" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:122]   --->   Operation 31 'add' 'add_ln122' <Predicate = (!icmp_ln115 & !icmp_ln118 & icmp_ln121)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i4 %add_ln122" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:122]   --->   Operation 32 'zext' 'zext_ln122' <Predicate = (!icmp_ln115 & !icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sorted_data2_addr = getelementptr i32 %sorted_data2, i64 0, i64 %zext_ln122" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:122]   --->   Operation 33 'getelementptr' 'sorted_data2_addr' <Predicate = (!icmp_ln115 & !icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.69ns)   --->   "%store_ln122 = store i32 %sorted_data_load, i4 %sorted_data2_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:122]   --->   Operation 34 'store' 'store_ln122' <Predicate = (!icmp_ln115 & !icmp_ln118 & icmp_ln121)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln123 = br void %if.end57" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:123]   --->   Operation 35 'br' 'br_ln123' <Predicate = (!icmp_ln115 & !icmp_ln118 & icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.70ns)   --->   "%add_ln119 = add i4 %empty, i4 6" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:119]   --->   Operation 36 'add' 'add_ln119' <Predicate = (!icmp_ln115 & icmp_ln118)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i4 %add_ln119" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:119]   --->   Operation 37 'zext' 'zext_ln119' <Predicate = (!icmp_ln115 & icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sorted_data1_addr = getelementptr i32 %sorted_data1, i64 0, i64 %zext_ln119" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:119]   --->   Operation 38 'getelementptr' 'sorted_data1_addr' <Predicate = (!icmp_ln115 & icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.69ns)   --->   "%store_ln119 = store i32 %sorted_data_load, i4 %sorted_data1_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:119]   --->   Operation 39 'store' 'store_ln119' <Predicate = (!icmp_ln115 & icmp_ln118)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln120 = br void %if.end58" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:120]   --->   Operation 40 'br' 'br_ln120' <Predicate = (!icmp_ln115 & icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sorted_data0_addr = getelementptr i32 %sorted_data0, i64 0, i64 %j_1_cast7" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:116]   --->   Operation 41 'getelementptr' 'sorted_data0_addr' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.69ns)   --->   "%store_ln116 = store i32 %sorted_data_load, i4 %sorted_data0_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:116]   --->   Operation 42 'store' 'store_ln116' <Predicate = (icmp_ln115)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln117 = br void %for.inc60" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:117]   --->   Operation 43 'br' 'br_ln117' <Predicate = (icmp_ln115)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('j') [5]  (0 ns)
	'load' operation ('j') on local variable 'j' [10]  (0 ns)
	'add' operation ('add_ln114', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:114) [14]  (0.706 ns)
	'store' operation ('store_ln114', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:114) of variable 'add_ln114', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:114 on local variable 'j' [51]  (0.387 ns)

 <State 2>: 1.41ns
The critical path consists of the following:
	'add' operation ('add_ln119', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:119) [39]  (0.708 ns)
	'getelementptr' operation ('sorted_data1_addr', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:119) [41]  (0 ns)
	'store' operation ('store_ln119', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:119) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:119 on array 'sorted_data1' [42]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
