$date
	Thu Mar 14 13:49:04 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! clk_div2 $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module clk_div $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 ! clk_div $end
$var reg 3 $ counter [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
0#
0"
x!
$end
#50
b0 $
0!
1#
1"
#100
0"
#150
1"
#200
0"
#250
1"
#300
0"
#350
0#
1"
#400
0"
#450
b1 $
1"
#500
0"
#550
b10 $
1"
#600
0"
#650
b11 $
1"
#700
0"
#750
b100 $
1"
#800
0"
#850
b0 $
1!
1"
#900
0"
#950
0!
b1 $
1"
#1000
0"
#1050
b10 $
1"
#1100
0"
#1150
b11 $
1"
#1200
0"
#1250
b100 $
1"
#1300
0"
#1350
1!
b0 $
1"
#1400
0"
#1450
b1 $
0!
1"
#1500
0"
#1550
b10 $
1"
#1600
0"
#1650
b11 $
1"
#1700
0"
#1750
b100 $
1"
#1800
0"
#1850
b0 $
1!
1"
#1900
0"
#1950
0!
b1 $
1"
#2000
0"
#2050
b10 $
1"
#2100
0"
#2150
b11 $
1"
#2200
0"
#2250
b100 $
1"
#2300
0"
#2350
1!
b0 $
1"
#2400
0"
#2450
b1 $
0!
1"
#2500
0"
#2550
b10 $
1"
#2600
0"
#2650
b11 $
1"
#2700
0"
#2750
b100 $
1"
