TimeQuest Timing Analyzer report for LCD_DMD_driver
Sun Dec 27 16:48:34 2015
Quartus II 64-Bit Version 13.1.4 Build 182 03/12/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'dotClock'
 15. Slow 1200mV 85C Model Hold: 'dotClock'
 16. Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'dotClock'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Slow 1200mV 85C Model Metastability Report
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 0C Model Setup: 'dotClock'
 36. Slow 1200mV 0C Model Hold: 'dotClock'
 37. Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'dotClock'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_50'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Slow 1200mV 0C Model Metastability Report
 48. Fast 1200mV 0C Model Setup Summary
 49. Fast 1200mV 0C Model Hold Summary
 50. Fast 1200mV 0C Model Recovery Summary
 51. Fast 1200mV 0C Model Removal Summary
 52. Fast 1200mV 0C Model Minimum Pulse Width Summary
 53. Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 55. Fast 1200mV 0C Model Setup: 'dotClock'
 56. Fast 1200mV 0C Model Hold: 'dotClock'
 57. Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 58. Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 59. Fast 1200mV 0C Model Minimum Pulse Width: 'dotClock'
 60. Fast 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 61. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_50'
 62. Fast 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Fast 1200mV 0C Model Metastability Report
 68. Multicorner Timing Analysis Summary
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Board Trace Model Assignments
 74. Input Transition Times
 75. Signal Integrity Metrics (Slow 1200mv 0c Model)
 76. Signal Integrity Metrics (Slow 1200mv 85c Model)
 77. Signal Integrity Metrics (Fast 1200mv 0c Model)
 78. Setup Transfers
 79. Hold Transfers
 80. Report TCCS
 81. Report RSKM
 82. Unconstrained Paths
 83. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.4 Build 182 03/12/2014 SJ Web Edition ;
; Revision Name      ; LCD_DMD_driver                                     ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE6E22C8                                        ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------+-----------+-----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period    ; Frequency  ; Rise  ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+-----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; clock_50                                       ; Base      ; 20.000    ; 50.0 MHz   ; 0.000 ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { clock_50 }                                       ;
; dotClock                                       ; Base      ; 1.000     ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { dotClock }                                       ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 4.464     ; 224.01 MHz ; 0.000 ; 2.232    ; 50.00      ; 25        ; 112         ;       ;        ;           ;            ; false    ; clock_50 ; u1|altpll_component|auto_generated|pll1|inclk[0] ; { u1|altpll_component|auto_generated|pll1|clk[0] } ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 16000.000 ; 0.06 MHz   ; 0.000 ; 8000.000 ; 50.00      ; 800       ; 1           ;       ;        ;           ;            ; false    ; clock_50 ; u1|altpll_component|auto_generated|pll1|inclk[0] ; { u1|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------+-----------+-----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 87.24 MHz  ; 87.24 MHz       ; u1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 121.83 MHz ; 121.83 MHz      ; dotClock                                       ;      ;
; 245.7 MHz  ; 245.7 MHz       ; u1|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; -16.958 ; -1143.311     ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; -6.117  ; -6.117        ;
; dotClock                                       ; -3.604  ; -442.445      ;
+------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; dotClock                                       ; 0.435 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.772 ; 0.000         ;
+------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+------------------------------------------------+----------+---------------+
; Clock                                          ; Slack    ; End Point TNS ;
+------------------------------------------------+----------+---------------+
; dotClock                                       ; -3.201   ; -326.166      ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.263    ; 0.000         ;
; clock_50                                       ; 9.934    ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 7999.718 ; 0.000         ;
+------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                 ;
+---------+----------------+-----------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node      ; To Node   ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------+-----------+--------------+------------------------------------------------+--------------+------------+------------+
; -16.958 ; settings[2][0] ; blueO[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.016     ; 13.897     ;
; -16.860 ; settings[2][0] ; greenE[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.476     ; 13.339     ;
; -16.859 ; settings[2][1] ; blueO[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.016     ; 13.798     ;
; -16.832 ; settings[2][0] ; redO[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.971     ; 13.816     ;
; -16.812 ; settings[2][0] ; redO[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.971     ; 13.796     ;
; -16.769 ; settings[2][2] ; blueO[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.016     ; 13.708     ;
; -16.761 ; settings[2][1] ; greenE[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.476     ; 13.240     ;
; -16.733 ; settings[2][1] ; redO[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.971     ; 13.717     ;
; -16.713 ; settings[2][1] ; redO[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.971     ; 13.697     ;
; -16.700 ; settings[2][3] ; blueO[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.016     ; 13.639     ;
; -16.678 ; settings[2][0] ; redE[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.475     ; 13.158     ;
; -16.671 ; settings[2][2] ; greenE[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.476     ; 13.150     ;
; -16.643 ; settings[2][2] ; redO[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.971     ; 13.627     ;
; -16.634 ; settings[2][0] ; blueE[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.979     ; 13.610     ;
; -16.623 ; settings[2][2] ; redO[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.971     ; 13.607     ;
; -16.602 ; settings[2][3] ; greenE[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.476     ; 13.081     ;
; -16.579 ; settings[2][1] ; redE[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.475     ; 13.059     ;
; -16.574 ; settings[2][3] ; redO[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.971     ; 13.558     ;
; -16.566 ; settings[2][1] ; blueE[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.979     ; 13.542     ;
; -16.565 ; settings[2][0] ; greenE[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.002     ; 13.518     ;
; -16.554 ; settings[2][3] ; redO[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.971     ; 13.538     ;
; -16.505 ; settings[2][0] ; greenO[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.007     ; 13.453     ;
; -16.500 ; settings[2][0] ; greenO[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.007     ; 13.448     ;
; -16.489 ; settings[2][2] ; redE[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.475     ; 12.969     ;
; -16.487 ; settings[2][0] ; blueE[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.979     ; 13.463     ;
; -16.466 ; settings[2][1] ; greenE[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.002     ; 13.419     ;
; -16.440 ; settings[2][2] ; blueE[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.979     ; 13.416     ;
; -16.420 ; settings[2][3] ; redE[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.475     ; 12.900     ;
; -16.419 ; settings[2][1] ; blueE[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.979     ; 13.395     ;
; -16.406 ; settings[2][1] ; greenO[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.007     ; 13.354     ;
; -16.404 ; settings[2][0] ; redE[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.001     ; 13.358     ;
; -16.401 ; settings[2][1] ; greenO[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.007     ; 13.349     ;
; -16.376 ; settings[2][2] ; greenE[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.002     ; 13.329     ;
; -16.371 ; settings[2][3] ; blueE[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.979     ; 13.347     ;
; -16.320 ; settings[2][0] ; redO[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.971     ; 13.304     ;
; -16.316 ; settings[2][2] ; greenO[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.007     ; 13.264     ;
; -16.311 ; settings[2][2] ; greenO[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.007     ; 13.259     ;
; -16.307 ; settings[2][3] ; greenE[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.002     ; 13.260     ;
; -16.305 ; settings[2][1] ; redE[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.001     ; 13.259     ;
; -16.298 ; settings[2][4] ; blueO[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.016     ; 13.237     ;
; -16.293 ; settings[2][2] ; blueE[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.979     ; 13.269     ;
; -16.288 ; settings[2][0] ; blueE[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.979     ; 13.264     ;
; -16.247 ; settings[2][3] ; greenO[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.007     ; 13.195     ;
; -16.242 ; settings[2][3] ; greenO[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.007     ; 13.190     ;
; -16.224 ; settings[2][3] ; blueE[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.979     ; 13.200     ;
; -16.221 ; settings[2][1] ; redO[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.971     ; 13.205     ;
; -16.220 ; settings[2][1] ; blueE[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.979     ; 13.196     ;
; -16.215 ; settings[2][2] ; redE[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.001     ; 13.169     ;
; -16.204 ; settings[2][0] ; blueO[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.016     ; 13.143     ;
; -16.200 ; settings[2][4] ; greenE[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.476     ; 12.679     ;
; -16.186 ; settings[2][0] ; redE[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.475     ; 12.666     ;
; -16.173 ; settings[2][0] ; blueO[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.016     ; 13.112     ;
; -16.172 ; settings[2][4] ; redO[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.971     ; 13.156     ;
; -16.152 ; settings[2][4] ; redO[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.971     ; 13.136     ;
; -16.146 ; settings[2][3] ; redE[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.001     ; 13.100     ;
; -16.136 ; settings[2][1] ; blueO[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.016     ; 13.075     ;
; -16.131 ; settings[2][2] ; redO[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.971     ; 13.115     ;
; -16.118 ; settings[2][1] ; redE[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.475     ; 12.598     ;
; -16.094 ; settings[2][2] ; blueE[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.979     ; 13.070     ;
; -16.088 ; settings[2][0] ; greenE[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.002     ; 13.041     ;
; -16.083 ; settings[2][0] ; redE[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.481     ; 12.557     ;
; -16.081 ; settings[2][0] ; greenO[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.007     ; 13.029     ;
; -16.074 ; settings[2][1] ; blueO[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.016     ; 13.013     ;
; -16.062 ; settings[2][3] ; redO[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.971     ; 13.046     ;
; -16.025 ; settings[2][3] ; blueE[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.979     ; 13.001     ;
; -16.020 ; settings[2][1] ; greenE[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.002     ; 12.973     ;
; -16.018 ; settings[2][4] ; redE[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.475     ; 12.498     ;
; -16.015 ; settings[2][1] ; redE[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.481     ; 12.489     ;
; -15.992 ; settings[2][2] ; redE[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.475     ; 12.472     ;
; -15.984 ; settings[2][2] ; blueO[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.016     ; 12.923     ;
; -15.982 ; settings[2][1] ; greenO[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.007     ; 12.930     ;
; -15.969 ; settings[2][4] ; blueE[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.979     ; 12.945     ;
; -15.963 ; settings[2][0] ; greenE[2] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.007     ; 12.911     ;
; -15.923 ; settings[2][3] ; redE[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.475     ; 12.403     ;
; -15.915 ; settings[2][3] ; blueO[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.016     ; 12.854     ;
; -15.905 ; settings[2][4] ; greenE[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.002     ; 12.858     ;
; -15.900 ; settings[2][0] ; redO[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.972     ; 12.883     ;
; -15.895 ; settings[2][1] ; greenE[2] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.007     ; 12.843     ;
; -15.894 ; settings[2][2] ; greenE[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.002     ; 12.847     ;
; -15.892 ; settings[2][2] ; greenO[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.007     ; 12.840     ;
; -15.889 ; settings[2][2] ; redE[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.481     ; 12.363     ;
; -15.845 ; settings[2][4] ; greenO[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.007     ; 12.793     ;
; -15.840 ; settings[2][4] ; greenO[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.007     ; 12.788     ;
; -15.825 ; settings[2][3] ; greenE[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.002     ; 12.778     ;
; -15.823 ; settings[2][3] ; greenO[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.007     ; 12.771     ;
; -15.822 ; settings[2][4] ; blueE[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.979     ; 12.798     ;
; -15.820 ; settings[2][3] ; redE[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.481     ; 12.294     ;
; -15.801 ; settings[2][1] ; redO[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.972     ; 12.784     ;
; -15.786 ; settings[2][2] ; blueO[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.016     ; 12.725     ;
; -15.769 ; settings[2][2] ; greenE[2] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.007     ; 12.717     ;
; -15.744 ; settings[2][4] ; redE[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.001     ; 12.698     ;
; -15.715 ; settings[2][3] ; blueO[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.016     ; 12.654     ;
; -15.711 ; settings[2][2] ; redO[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.972     ; 12.694     ;
; -15.700 ; settings[2][3] ; greenE[2] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.007     ; 12.648     ;
; -15.660 ; settings[2][4] ; redO[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.971     ; 12.644     ;
; -15.659 ; settings[2][0] ; blueE[2]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.979     ; 12.635     ;
; -15.642 ; settings[2][3] ; redO[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.972     ; 12.625     ;
; -15.623 ; settings[2][4] ; blueE[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.979     ; 12.599     ;
; -15.591 ; settings[2][1] ; blueE[2]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.979     ; 12.567     ;
; -15.521 ; settings[2][4] ; redE[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.475     ; 12.001     ;
+---------+----------------+-----------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node        ; To Node            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -6.117    ; settings[3][6]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.216     ; 3.352      ;
; -6.099    ; settings[3][0]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.241     ; 3.309      ;
; -6.074    ; settings[3][5]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.216     ; 3.309      ;
; -6.070    ; settings[3][2]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.241     ; 3.280      ;
; -5.972    ; settings[3][1]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.241     ; 3.182      ;
; -5.924    ; settings[3][4]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.241     ; 3.134      ;
; -5.826    ; settings[3][3]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.241     ; 3.036      ;
; -5.639    ; settings[3][13]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.524     ; 2.566      ;
; -5.615    ; settings[3][12]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.708     ; 2.358      ;
; -5.598    ; settings[3][11]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.896     ; 2.153      ;
; -5.443    ; settings[3][15]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.677     ; 2.217      ;
; -5.201    ; settings[3][14]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.708     ; 1.944      ;
; -5.198    ; settings[3][7]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.216     ; 2.433      ;
; -5.197    ; settings[3][9]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.683     ; 1.965      ;
; -5.189    ; settings[3][10]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.683     ; 1.957      ;
; -4.810    ; settings[3][8]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.683     ; 1.578      ;
; 15995.930 ; pwmBrightness[3] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.084     ; 3.987      ;
; 15995.981 ; pwmBrightness[0] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.084     ; 3.936      ;
; 15996.084 ; pwmBrightness[6] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.084     ; 3.833      ;
; 15996.117 ; pwmBrightness[2] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.084     ; 3.800      ;
; 15996.137 ; pwmBrightness[1] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.084     ; 3.780      ;
; 15996.239 ; pwmBrightness[4] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.084     ; 3.678      ;
; 15996.422 ; pwmBrightness[5] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.084     ; 3.495      ;
; 15996.816 ; pwmBrightness[6] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 3.103      ;
; 15996.818 ; pwmBrightness[6] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 3.101      ;
; 15996.819 ; pwmBrightness[6] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 3.100      ;
; 15996.833 ; pwmBrightness[6] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 3.086      ;
; 15996.835 ; pwmBrightness[6] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 3.084      ;
; 15996.840 ; pwmBrightness[6] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 3.079      ;
; 15996.844 ; pwmBrightness[6] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 3.075      ;
; 15997.070 ; pwmBrightness[7] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.084     ; 2.847      ;
; 15997.087 ; pwmBrightness[1] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.832      ;
; 15997.165 ; pwmBrightness[7] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.754      ;
; 15997.167 ; pwmBrightness[7] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.752      ;
; 15997.168 ; pwmBrightness[7] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.751      ;
; 15997.182 ; pwmBrightness[7] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.737      ;
; 15997.184 ; pwmBrightness[7] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.735      ;
; 15997.184 ; pwmBrightness[0] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.735      ;
; 15997.189 ; pwmBrightness[7] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.730      ;
; 15997.193 ; pwmBrightness[7] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.726      ;
; 15997.209 ; pwmBrightness[0] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.710      ;
; 15997.228 ; pwmBrightness[1] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.691      ;
; 15997.267 ; pwmBrightness[1] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.652      ;
; 15997.318 ; pwmBrightness[4] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.601      ;
; 15997.319 ; pwmBrightness[4] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.600      ;
; 15997.321 ; pwmBrightness[4] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.598      ;
; 15997.325 ; pwmBrightness[0] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.594      ;
; 15997.328 ; pwmBrightness[2] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.591      ;
; 15997.330 ; pwmBrightness[4] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.589      ;
; 15997.344 ; pwmBrightness[4] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.575      ;
; 15997.349 ; pwmBrightness[0] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.570      ;
; 15997.349 ; pwmBrightness[4] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.570      ;
; 15997.349 ; pwmBrightness[3] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.570      ;
; 15997.353 ; pwmBrightness[4] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.566      ;
; 15997.355 ; pwmBrightness[2] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.564      ;
; 15997.392 ; pwmBrightness[5] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.527      ;
; 15997.427 ; pwmBrightness[1] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.492      ;
; 15997.451 ; pwmBrightness[5] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.468      ;
; 15997.452 ; pwmBrightness[5] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.467      ;
; 15997.454 ; pwmBrightness[5] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.465      ;
; 15997.463 ; pwmBrightness[5] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.456      ;
; 15997.469 ; pwmBrightness[2] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.450      ;
; 15997.480 ; pwmBrightness[3] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.439      ;
; 15997.490 ; pwmBrightness[3] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.429      ;
; 15997.495 ; pwmBrightness[2] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.424      ;
; 15997.500 ; pwmBrightness[0] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.419      ;
; 15997.508 ; pwmBrightness[5] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.411      ;
; 15997.513 ; pwmBrightness[5] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.406      ;
; 15997.558 ; pwmBrightness[1] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.361      ;
; 15997.620 ; pwmBrightness[3] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.299      ;
; 15997.641 ; pwmBrightness[0] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.278      ;
; 15997.646 ; pwmBrightness[2] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.273      ;
; 15997.830 ; pwmBrightness[1] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.089      ;
; 15997.837 ; pwmBrightness[2] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 2.082      ;
; 15997.939 ; pwmBrightness[1] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.980      ;
; 15998.036 ; pwmBrightness[0] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.883      ;
; 15998.041 ; pwmBrightness[0] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.878      ;
; 15998.135 ; pwmBrightness[1] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.784      ;
; 15998.154 ; pwmBrightness[2] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.765      ;
; 15998.210 ; pwmBrightness[3] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.709      ;
; 15998.247 ; pwmBrightness[3] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.672      ;
; 15998.527 ; pwmBrightness[3] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.392      ;
; 15998.619 ; pwmBrightness[2] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.082     ; 1.300      ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dotClock'                                                                                                                                                                  ;
+--------+------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.604 ; whichSetting[7]  ; settings[2][0]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.046      ; 4.171      ;
; -3.604 ; whichSetting[7]  ; settings[2][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.046      ; 4.171      ;
; -3.604 ; whichSetting[7]  ; settings[2][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.046      ; 4.171      ;
; -3.604 ; whichSetting[7]  ; settings[2][3]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.046      ; 4.171      ;
; -3.604 ; whichSetting[7]  ; settings[2][4]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.046      ; 4.171      ;
; -3.604 ; whichSetting[7]  ; settings[2][5]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.046      ; 4.171      ;
; -3.602 ; whichSetting[6]  ; settings[2][0]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.046      ; 4.169      ;
; -3.602 ; whichSetting[6]  ; settings[2][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.046      ; 4.169      ;
; -3.602 ; whichSetting[6]  ; settings[2][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.046      ; 4.169      ;
; -3.602 ; whichSetting[6]  ; settings[2][3]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.046      ; 4.169      ;
; -3.602 ; whichSetting[6]  ; settings[2][4]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.046      ; 4.169      ;
; -3.602 ; whichSetting[6]  ; settings[2][5]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.046      ; 4.169      ;
; -3.494 ; whichSetting[4]  ; settings[2][0]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.046      ; 4.061      ;
; -3.494 ; whichSetting[4]  ; settings[2][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.046      ; 4.061      ;
; -3.494 ; whichSetting[4]  ; settings[2][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.046      ; 4.061      ;
; -3.494 ; whichSetting[4]  ; settings[2][3]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.046      ; 4.061      ;
; -3.494 ; whichSetting[4]  ; settings[2][4]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.046      ; 4.061      ;
; -3.494 ; whichSetting[4]  ; settings[2][5]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.046      ; 4.061      ;
; -3.418 ; whichSetting[3]  ; settings[2][0]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.086     ; 3.853      ;
; -3.418 ; whichSetting[3]  ; settings[2][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.086     ; 3.853      ;
; -3.418 ; whichSetting[3]  ; settings[2][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.086     ; 3.853      ;
; -3.418 ; whichSetting[3]  ; settings[2][3]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.086     ; 3.853      ;
; -3.418 ; whichSetting[3]  ; settings[2][4]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.086     ; 3.853      ;
; -3.418 ; whichSetting[3]  ; settings[2][5]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.086     ; 3.853      ;
; -3.406 ; byteBitIn[1]     ; settings[2][0]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.071      ; 4.498      ;
; -3.406 ; byteBitIn[1]     ; settings[2][1]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.071      ; 4.498      ;
; -3.406 ; byteBitIn[1]     ; settings[2][2]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.071      ; 4.498      ;
; -3.406 ; byteBitIn[1]     ; settings[2][3]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.071      ; 4.498      ;
; -3.406 ; byteBitIn[1]     ; settings[2][4]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.071      ; 4.498      ;
; -3.406 ; byteBitIn[1]     ; settings[2][5]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.071      ; 4.498      ;
; -3.381 ; whichSetting[7]  ; settings[3][0]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.183     ; 3.719      ;
; -3.381 ; whichSetting[7]  ; settings[3][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.183     ; 3.719      ;
; -3.381 ; whichSetting[7]  ; settings[3][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.183     ; 3.719      ;
; -3.381 ; whichSetting[7]  ; settings[3][3]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.183     ; 3.719      ;
; -3.381 ; whichSetting[7]  ; settings[3][4]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.183     ; 3.719      ;
; -3.379 ; whichSetting[6]  ; settings[3][0]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.183     ; 3.717      ;
; -3.379 ; whichSetting[6]  ; settings[3][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.183     ; 3.717      ;
; -3.379 ; whichSetting[6]  ; settings[3][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.183     ; 3.717      ;
; -3.379 ; whichSetting[6]  ; settings[3][3]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.183     ; 3.717      ;
; -3.379 ; whichSetting[6]  ; settings[3][4]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.183     ; 3.717      ;
; -3.349 ; whichSetting[5]  ; settings[2][0]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.046      ; 3.916      ;
; -3.349 ; whichSetting[5]  ; settings[2][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.046      ; 3.916      ;
; -3.349 ; whichSetting[5]  ; settings[2][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.046      ; 3.916      ;
; -3.349 ; whichSetting[5]  ; settings[2][3]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.046      ; 3.916      ;
; -3.349 ; whichSetting[5]  ; settings[2][4]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.046      ; 3.916      ;
; -3.349 ; whichSetting[5]  ; settings[2][5]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.046      ; 3.916      ;
; -3.287 ; byteBitIn[1]     ; writeAddress[12]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.137     ; 3.671      ;
; -3.287 ; byteBitIn[1]     ; writeAddress[0]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.137     ; 3.671      ;
; -3.287 ; byteBitIn[1]     ; writeAddress[1]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.137     ; 3.671      ;
; -3.287 ; byteBitIn[1]     ; writeAddress[2]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.137     ; 3.671      ;
; -3.287 ; byteBitIn[1]     ; writeAddress[3]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.137     ; 3.671      ;
; -3.287 ; byteBitIn[1]     ; writeAddress[4]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.137     ; 3.671      ;
; -3.287 ; byteBitIn[1]     ; writeAddress[5]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.137     ; 3.671      ;
; -3.287 ; byteBitIn[1]     ; writeAddress[6]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.137     ; 3.671      ;
; -3.287 ; byteBitIn[1]     ; writeAddress[7]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.137     ; 3.671      ;
; -3.287 ; byteBitIn[1]     ; writeAddress[8]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.137     ; 3.671      ;
; -3.287 ; byteBitIn[1]     ; writeAddress[9]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.137     ; 3.671      ;
; -3.287 ; byteBitIn[1]     ; writeAddress[10]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.137     ; 3.671      ;
; -3.287 ; byteBitIn[1]     ; writeAddress[11]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.137     ; 3.671      ;
; -3.287 ; byteBitIn[1]     ; writeAddress[13]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.137     ; 3.671      ;
; -3.271 ; whichSetting[4]  ; settings[3][0]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.183     ; 3.609      ;
; -3.271 ; whichSetting[4]  ; settings[3][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.183     ; 3.609      ;
; -3.271 ; whichSetting[4]  ; settings[3][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.183     ; 3.609      ;
; -3.271 ; whichSetting[4]  ; settings[3][3]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.183     ; 3.609      ;
; -3.271 ; whichSetting[4]  ; settings[3][4]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.183     ; 3.609      ;
; -3.261 ; byteBitIn[2]     ; settings[2][0]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.071      ; 4.353      ;
; -3.261 ; byteBitIn[2]     ; settings[2][1]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.071      ; 4.353      ;
; -3.261 ; byteBitIn[2]     ; settings[2][2]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.071      ; 4.353      ;
; -3.261 ; byteBitIn[2]     ; settings[2][3]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.071      ; 4.353      ;
; -3.261 ; byteBitIn[2]     ; settings[2][4]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.071      ; 4.353      ;
; -3.261 ; byteBitIn[2]     ; settings[2][5]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.071      ; 4.353      ;
; -3.214 ; whichSetting[2]  ; settings[2][0]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.046      ; 3.781      ;
; -3.214 ; whichSetting[2]  ; settings[2][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.046      ; 3.781      ;
; -3.214 ; whichSetting[2]  ; settings[2][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.046      ; 3.781      ;
; -3.214 ; whichSetting[2]  ; settings[2][3]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.046      ; 3.781      ;
; -3.214 ; whichSetting[2]  ; settings[2][4]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.046      ; 3.781      ;
; -3.214 ; whichSetting[2]  ; settings[2][5]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.046      ; 3.781      ;
; -3.211 ; writeAddress[13] ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_we_reg       ; dotClock     ; dotClock    ; 1.000        ; 0.225      ; 4.504      ;
; -3.211 ; writeAddress[13] ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 1.000        ; 0.225      ; 4.504      ;
; -3.210 ; writeAddress[13] ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_datain_reg0  ; dotClock     ; dotClock    ; 1.000        ; 0.232      ; 4.510      ;
; -3.195 ; whichSetting[3]  ; settings[3][0]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.315     ; 3.401      ;
; -3.195 ; whichSetting[3]  ; settings[3][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.315     ; 3.401      ;
; -3.195 ; whichSetting[3]  ; settings[3][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.315     ; 3.401      ;
; -3.195 ; whichSetting[3]  ; settings[3][3]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.315     ; 3.401      ;
; -3.195 ; whichSetting[3]  ; settings[3][4]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.315     ; 3.401      ;
; -3.190 ; whichSetting[7]  ; settings[3][13]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; 0.119      ; 3.830      ;
; -3.188 ; whichSetting[6]  ; settings[3][13]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; 0.119      ; 3.828      ;
; -3.183 ; byteBitIn[1]     ; settings[3][0]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; -0.158     ; 4.046      ;
; -3.183 ; byteBitIn[1]     ; settings[3][1]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; -0.158     ; 4.046      ;
; -3.183 ; byteBitIn[1]     ; settings[3][2]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; -0.158     ; 4.046      ;
; -3.183 ; byteBitIn[1]     ; settings[3][3]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; -0.158     ; 4.046      ;
; -3.183 ; byteBitIn[1]     ; settings[3][4]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; -0.158     ; 4.046      ;
; -3.175 ; writeAddress[13] ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_we_reg        ; dotClock     ; dotClock    ; 1.000        ; 0.143      ; 4.386      ;
; -3.175 ; writeAddress[13] ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 1.000        ; 0.143      ; 4.386      ;
; -3.174 ; writeAddress[13] ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_datain_reg0   ; dotClock     ; dotClock    ; 1.000        ; 0.150      ; 4.392      ;
; -3.130 ; byteBitIn[0]     ; settings[2][0]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.071      ; 4.222      ;
; -3.130 ; byteBitIn[0]     ; settings[2][1]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.071      ; 4.222      ;
; -3.130 ; byteBitIn[0]     ; settings[2][2]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.071      ; 4.222      ;
; -3.130 ; byteBitIn[0]     ; settings[2][3]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.071      ; 4.222      ;
; -3.130 ; byteBitIn[0]     ; settings[2][4]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.071      ; 4.222      ;
+--------+------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dotClock'                                                                                                                                                                                 ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.435 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.834      ; 1.523      ;
; 0.458 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.834      ; 1.546      ;
; 0.479 ; writeAddress[11]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.460      ; 1.193      ;
; 0.485 ; byteBuild[0]                    ; byteBuild[0]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; byteBuild[1]                    ; byteBuild[1]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; byteBuild[2]                    ; byteBuild[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; byteBuild[3]                    ; byteBuild[3]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; byteBuild[4]                    ; byteBuild[4]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; byteBuild[5]                    ; byteBuild[5]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; byteBuild[6]                    ; byteBuild[6]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; byteBuild[7]                    ; byteBuild[7]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; startingRaster.0010000000000000 ; startingRaster.0010000000000000                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; byteBitIn[1]                    ; byteBitIn[1]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; byteBitIn[2]                    ; byteBitIn[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; hiLow                           ; hiLow                                                                                                  ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; writeEnable                     ; writeEnable                                                                                            ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.746      ;
; 0.495 ; writeAddress[10]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.834      ; 1.583      ;
; 0.497 ; byteBitIn[0]                    ; byteBitIn[0]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 0.758      ;
; 0.499 ; writeAddress[0]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.460      ; 1.213      ;
; 0.500 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.834      ; 1.588      ;
; 0.515 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.834      ; 1.603      ;
; 0.516 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.460      ; 1.230      ;
; 0.516 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.460      ; 1.230      ;
; 0.533 ; writeAddress[10]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.460      ; 1.247      ;
; 0.536 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.434      ; 1.224      ;
; 0.548 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.460      ; 1.262      ;
; 0.550 ; writeAddress[9]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.834      ; 1.638      ;
; 0.550 ; writeAddress[9]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.460      ; 1.264      ;
; 0.552 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.460      ; 1.266      ;
; 0.552 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.460      ; 1.266      ;
; 0.568 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.435      ; 1.257      ;
; 0.572 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.834      ; 1.660      ;
; 0.576 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.435      ; 1.265      ;
; 0.578 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.460      ; 1.292      ;
; 0.594 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.460      ; 1.308      ;
; 0.615 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.392      ; 1.261      ;
; 0.666 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.404      ; 1.324      ;
; 0.793 ; writeAddress[1]                 ; writeAddress[1]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.054      ;
; 0.794 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.447      ; 1.495      ;
; 0.794 ; writeAddress[3]                 ; writeAddress[3]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; writeAddress[9]                 ; writeAddress[9]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; writeAddress[11]                ; writeAddress[11]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.055      ;
; 0.795 ; writeAddress[13]                ; writeAddress[13]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.056      ;
; 0.796 ; writeAddress[5]                 ; writeAddress[5]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; writeAddress[7]                 ; writeAddress[7]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.057      ;
; 0.797 ; writeAddress[2]                 ; writeAddress[2]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.058      ;
; 0.797 ; writeAddress[12]                ; writeAddress[12]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.058      ;
; 0.798 ; writeAddress[6]                 ; writeAddress[6]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.059      ;
; 0.798 ; writeAddress[8]                 ; writeAddress[8]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.059      ;
; 0.798 ; writeAddress[10]                ; writeAddress[10]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.059      ;
; 0.819 ; writeAddress[0]                 ; writeAddress[0]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.080      ;
; 0.820 ; writeAddress[4]                 ; writeAddress[4]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.081      ;
; 0.821 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.447      ; 1.522      ;
; 0.842 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.435      ; 1.531      ;
; 0.851 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.447      ; 1.552      ;
; 0.851 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.447      ; 1.552      ;
; 0.869 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.834      ; 1.957      ;
; 0.870 ; byteBitIn[1]                    ; byteBitIn[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.055      ; 1.137      ;
; 0.874 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.434      ; 1.562      ;
; 0.881 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.404      ; 1.539      ;
; 0.881 ; byteBitIn[0]                    ; byteBitIn[1]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.055      ; 1.148      ;
; 0.881 ; byteBitIn[0]                    ; byteBitIn[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.055      ; 1.148      ;
; 0.887 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.435      ; 1.576      ;
; 0.893 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.447      ; 1.594      ;
; 0.905 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.409      ; 1.568      ;
; 0.907 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.434      ; 1.595      ;
; 0.908 ; writeAddress[9]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.435      ; 1.597      ;
; 0.929 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.435      ; 1.618      ;
; 0.929 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.392      ; 1.575      ;
; 0.931 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.434      ; 1.619      ;
; 0.943 ; byteBitIn[2]                    ; hiLow                                                                                                  ; dotClock     ; dotClock    ; 0.000        ; 0.212      ; 1.367      ;
; 0.951 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.404      ; 1.609      ;
; 0.952 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.434      ; 1.640      ;
; 0.952 ; writeAddress[10]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.434      ; 1.640      ;
; 0.984 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.447      ; 1.685      ;
; 1.015 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.404      ; 1.673      ;
; 1.024 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.319      ; 1.597      ;
; 1.027 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.392      ; 1.673      ;
; 1.029 ; writeAddress[10]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.435      ; 1.718      ;
; 1.032 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.319      ; 1.605      ;
; 1.053 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.404      ; 1.711      ;
; 1.063 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.392      ; 1.709      ;
; 1.079 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.409      ; 1.742      ;
; 1.080 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.452      ; 1.786      ;
; 1.091 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.319      ; 1.664      ;
; 1.114 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.409      ; 1.777      ;
; 1.123 ; writeAddress[10]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.319      ; 1.696      ;
; 1.129 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.409      ; 1.792      ;
; 1.143 ; writeAddress[1]                 ; writeAddress[2]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.054      ; 1.409      ;
; 1.144 ; writeAddress[3]                 ; writeAddress[4]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.054      ; 1.410      ;
; 1.144 ; writeAddress[9]                 ; writeAddress[10]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.054      ; 1.410      ;
; 1.144 ; writeAddress[11]                ; writeAddress[12]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.054      ; 1.410      ;
; 1.145 ; writeAddress[5]                 ; writeAddress[6]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.054      ; 1.411      ;
; 1.145 ; writeAddress[7]                 ; writeAddress[8]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.054      ; 1.411      ;
; 1.152 ; writeAddress[0]                 ; writeAddress[1]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.054      ; 1.418      ;
; 1.153 ; writeAddress[2]                 ; writeAddress[3]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.054      ; 1.419      ;
; 1.153 ; writeAddress[11]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.404      ; 1.811      ;
; 1.153 ; writeAddress[12]                ; writeAddress[13]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.054      ; 1.419      ;
; 1.154 ; writeAddress[6]                 ; writeAddress[7]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.054      ; 1.420      ;
; 1.154 ; writeAddress[8]                 ; writeAddress[9]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.054      ; 1.420      ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+-------+------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                                                                                                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.453 ; which_bit[2]     ; which_bit[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; which_bit[3]     ; which_bit[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; which_bit[1]     ; which_bit[1]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; which_bit[0]     ; which_bit[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.524 ; which_bit[1]     ; which_bit[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.817      ;
; 0.532 ; currentPixel[11] ; readAddress[11]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.826      ;
; 0.534 ; which_bit[2]     ; which_bit[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.535 ; which_bit[2]     ; which_bit[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.828      ;
; 0.536 ; currentPixel[8]  ; readAddress[8]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.830      ;
; 0.573 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.234      ;
; 0.574 ; readAddress[0]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.230      ;
; 0.578 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.241      ;
; 0.578 ; readAddress[7]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.227      ;
; 0.580 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.242      ;
; 0.583 ; readAddress[7]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.245      ;
; 0.586 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.236      ;
; 0.589 ; readAddress[4]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.239      ;
; 0.591 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.234      ;
; 0.592 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.224      ;
; 0.593 ; readAddress[3]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.245      ;
; 0.596 ; readAddress[11]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.245      ;
; 0.597 ; readAddress[7]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.255      ;
; 0.602 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.260      ;
; 0.607 ; readAddress[3]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.239      ;
; 0.609 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.261      ;
; 0.616 ; readAddress[7]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.277      ;
; 0.622 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.279      ;
; 0.623 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.279      ;
; 0.637 ; readAddress[7]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.275      ;
; 0.648 ; readAddress[11]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.286      ;
; 0.650 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.305      ;
; 0.706 ; currentPixel[5]  ; readAddress[5]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.000      ;
; 0.732 ; currentPixel[7]  ; readAddress[7]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.026      ;
; 0.748 ; which_bit[3]     ; which_bit[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.753 ; currentPixel[9]  ; readAddress[9]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.044      ;
; 0.760 ; pixelYcount[3]   ; pixelYcount[3]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; vCurrent[5]      ; vCurrent[5]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; vCurrent[1]      ; vCurrent[1]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; pixelYcount[13]  ; pixelYcount[13]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; pixelYcount[11]  ; pixelYcount[11]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; pixelYcount[5]   ; pixelYcount[5]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; pixelYcount[1]   ; pixelYcount[1]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; vCurrent[11]     ; vCurrent[11]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; vCurrent[13]     ; vCurrent[13]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; hCurrent[5]      ; hCurrent[5]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; hCurrent[3]      ; hCurrent[3]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; hCurrent[1]      ; hCurrent[1]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; pixelYcount[15]  ; pixelYcount[15]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; vCurrent[7]      ; vCurrent[7]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; hCurrent[13]     ; hCurrent[13]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; hCurrent[11]     ; hCurrent[11]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; pixelX[6]        ; pixelX[6]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; pixelYcount[9]   ; pixelYcount[9]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; pixelYcount[7]   ; pixelYcount[7]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; pixelYcount[6]   ; pixelYcount[6]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; pixelYcount[2]   ; pixelYcount[2]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; pixelY[6]        ; pixelY[6]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; vCurrent[2]      ; vCurrent[2]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; hCurrent[15]     ; hCurrent[15]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; hCurrent[9]      ; hCurrent[9]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; hCurrent[7]      ; hCurrent[7]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; pixelYcount[14]  ; pixelYcount[14]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; pixelYcount[4]   ; pixelYcount[4]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; pixelY[7]        ; pixelY[7]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; vCurrent[14]     ; vCurrent[14]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; vCurrent[8]      ; vCurrent[8]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; hCurrent[6]      ; hCurrent[6]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; hCurrent[2]      ; hCurrent[2]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; pixelX[5]        ; pixelX[5]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; pixelYcount[12]  ; pixelYcount[12]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; pixelYcount[10]  ; pixelYcount[10]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; pixelYcount[8]   ; pixelYcount[8]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; vCurrent[12]     ; vCurrent[12]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; hCurrent[14]     ; hCurrent[14]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; hCurrent[8]      ; hCurrent[8]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; hCurrent[12]     ; hCurrent[12]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.768 ; pixelX[7]        ; pixelX[7]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.061      ;
; 0.769 ; pixelY[5]        ; pixelY[5]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.063      ;
; 0.785 ; pixelYcount[0]   ; pixelYcount[0]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.079      ;
; 0.786 ; vCurrent[15]     ; vCurrent[15]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.080      ;
; 0.786 ; vCurrent[9]      ; vCurrent[9]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.080      ;
; 0.786 ; hCurrent[0]      ; hCurrent[0]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.079      ;
; 0.809 ; vCurrent[0]      ; vCurrent[0]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.103      ;
; 0.810 ; which_bit[1]     ; which_bit[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.103      ;
; 0.814 ; dataEnable       ; greenE[5]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.573      ; 1.599      ;
; 0.816 ; which_bit[0]     ; which_bit[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.109      ;
; 0.816 ; which_bit[0]     ; which_bit[1]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.109      ;
; 0.817 ; dataEnable       ; greenE[3]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.573      ; 1.602      ;
; 0.817 ; which_bit[0]     ; which_bit[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.110      ;
; 0.835 ; pixelX[3]        ; pixelX[3]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.128      ;
; 0.836 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.492      ;
; 0.842 ; dataEnable       ; redE[5]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.574      ; 1.628      ;
; 0.848 ; readAddress[1]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.516      ;
; 0.856 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.505      ;
; 0.857 ; pixelX[2]        ; pixelX[2]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.150      ;
; 0.857 ; pixelX[4]        ; pixelX[4]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.150      ;
; 0.859 ; pixelX[1]        ; pixelX[1]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.152      ;
; 0.868 ; dataEnable       ; greenE[2]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.568      ; 1.648      ;
; 0.870 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.533      ;
; 0.871 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.509      ;
+-------+------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                             ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.772 ; pwmBrightness[2] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.066      ;
; 0.975 ; pwmBrightness[3] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.269      ;
; 1.000 ; pwmBrightness[3] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.294      ;
; 1.001 ; pwmBrightness[3] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.295      ;
; 1.115 ; pwmBrightness[0] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.409      ;
; 1.124 ; pwmBrightness[1] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.418      ;
; 1.140 ; pwmBrightness[0] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.434      ;
; 1.141 ; pwmBrightness[0] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.435      ;
; 1.142 ; pwmBrightness[0] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.436      ;
; 1.151 ; pwmBrightness[7] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.445      ;
; 1.157 ; pwmBrightness[3] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.451      ;
; 1.161 ; pwmBrightness[5] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.455      ;
; 1.168 ; pwmBrightness[1] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.462      ;
; 1.270 ; pwmBrightness[3] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.564      ;
; 1.285 ; pwmBrightness[1] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.579      ;
; 1.286 ; pwmBrightness[1] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.580      ;
; 1.289 ; pwmBrightness[6] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.583      ;
; 1.292 ; pwmBrightness[3] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.586      ;
; 1.292 ; pwmBrightness[3] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.586      ;
; 1.300 ; pwmBrightness[4] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.594      ;
; 1.302 ; pwmBrightness[1] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.596      ;
; 1.341 ; pwmBrightness[2] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.635      ;
; 1.366 ; pwmBrightness[2] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.660      ;
; 1.367 ; pwmBrightness[2] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.661      ;
; 1.410 ; pwmBrightness[0] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.704      ;
; 1.410 ; pwmBrightness[0] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.704      ;
; 1.432 ; pwmBrightness[0] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.726      ;
; 1.432 ; pwmBrightness[0] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.726      ;
; 1.502 ; pwmBrightness[6] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.796      ;
; 1.503 ; pwmBrightness[4] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.797      ;
; 1.527 ; pwmBrightness[2] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.821      ;
; 1.541 ; pwmBrightness[1] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.835      ;
; 1.541 ; pwmBrightness[1] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.835      ;
; 1.580 ; pwmBrightness[1] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.874      ;
; 1.632 ; pwmBrightness[5] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.926      ;
; 1.636 ; pwmBrightness[2] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.930      ;
; 1.641 ; pwmBrightness[5] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.935      ;
; 1.653 ; pwmBrightness[2] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.947      ;
; 1.656 ; pwmBrightness[4] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.950      ;
; 1.657 ; pwmBrightness[4] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.951      ;
; 1.658 ; pwmBrightness[2] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.952      ;
; 1.979 ; pwmBrightness[5] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.273      ;
; 1.993 ; pwmBrightness[5] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.287      ;
; 1.996 ; pwmBrightness[5] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.290      ;
; 2.031 ; pwmBrightness[5] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.325      ;
; 2.138 ; pwmBrightness[4] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.432      ;
; 2.150 ; pwmBrightness[4] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.444      ;
; 2.176 ; pwmBrightness[4] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.470      ;
; 2.257 ; pwmBrightness[7] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.551      ;
; 2.259 ; pwmBrightness[7] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.553      ;
; 2.270 ; pwmBrightness[7] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.564      ;
; 2.281 ; pwmBrightness[7] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.575      ;
; 2.293 ; pwmBrightness[7] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.587      ;
; 2.295 ; pwmBrightness[7] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.589      ;
; 2.328 ; pwmBrightness[7] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.620      ;
; 2.549 ; pwmBrightness[6] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.843      ;
; 2.562 ; pwmBrightness[6] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.856      ;
; 2.573 ; pwmBrightness[6] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.867      ;
; 2.585 ; pwmBrightness[6] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.879      ;
; 2.587 ; pwmBrightness[6] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.881      ;
; 2.737 ; pwmBrightness[5] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.029      ;
; 2.764 ; pwmBrightness[4] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.056      ;
; 2.897 ; pwmBrightness[2] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.189      ;
; 2.994 ; pwmBrightness[1] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.286      ;
; 3.018 ; pwmBrightness[6] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.310      ;
; 3.030 ; pwmBrightness[0] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.322      ;
; 3.248 ; pwmBrightness[3] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.540      ;
; 4.721 ; settings[3][8]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -3.112     ; 1.421      ;
; 5.058 ; settings[3][7]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.664     ; 2.206      ;
; 5.099 ; settings[3][9]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -3.112     ; 1.799      ;
; 5.100 ; settings[3][10]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -3.112     ; 1.800      ;
; 5.110 ; settings[3][14]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -3.136     ; 1.786      ;
; 5.311 ; settings[3][15]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -3.106     ; 2.017      ;
; 5.366 ; settings[3][4]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.688     ; 2.490      ;
; 5.384 ; settings[3][3]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.688     ; 2.508      ;
; 5.460 ; settings[3][12]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -3.136     ; 2.136      ;
; 5.506 ; settings[3][2]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.688     ; 2.630      ;
; 5.524 ; settings[3][1]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.688     ; 2.648      ;
; 5.528 ; settings[3][11]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -3.317     ; 2.023      ;
; 5.539 ; settings[3][13]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.959     ; 2.392      ;
; 5.594 ; settings[3][6]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.664     ; 2.742      ;
; 5.689 ; settings[3][0]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.688     ; 2.813      ;
; 5.691 ; settings[3][5]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.664     ; 2.839      ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'dotClock'                                                                                                                                ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                 ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_we_reg        ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; dotClock ; Rise       ; dotClock                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; byteBitIn[0]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; byteBitIn[1]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; byteBitIn[2]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[0]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[1]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[2]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[3]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[4]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[5]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[6]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[7]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[0]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[1]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[2]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[3]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[4]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[5]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[6]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[7]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; hiLow                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][0]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][10]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][11]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][12]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][13]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][14]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][15]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][1]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][2]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][3]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][4]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][5]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][6]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][7]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][8]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][9]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][0]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][10]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][11]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][12]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][13]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][14]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][15]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][1]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][2]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][3]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][4]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][5]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][6]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][7]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][8]                                                                                         ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10                    ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11                    ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12                    ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13                    ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14                    ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15                    ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 1.926 ; 2.146        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[2]                                                                                                ;
; 1.927 ; 2.147        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[3]                                                                                                ;
; 1.927 ; 2.147        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[4]                                                                                                ;
; 1.927 ; 2.147        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[5]                                                                                                ;
; 1.929 ; 2.149        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[2]                                                                                               ;
; 1.929 ; 2.149        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[3]                                                                                               ;
; 1.929 ; 2.149        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[4]                                                                                               ;
; 1.929 ; 2.149        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[5]                                                                                               ;
; 1.929 ; 2.149        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[2]                                                                                              ;
; 1.929 ; 2.149        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[3]                                                                                              ;
; 1.929 ; 2.149        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[4]                                                                                              ;
; 1.929 ; 2.149        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[5]                                                                                              ;
; 1.930 ; 2.150        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[2]                                                                                               ;
; 1.930 ; 2.150        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[3]                                                                                               ;
; 1.930 ; 2.150        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[4]                                                                                               ;
; 1.930 ; 2.150        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[5]                                                                                               ;
; 1.933 ; 2.153        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[13]                                                                                        ;
; 1.938 ; 2.158        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[2]                                                                                              ;
; 1.938 ; 2.158        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[3]                                                                                              ;
; 1.938 ; 2.158        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[5]                                                                                              ;
; 1.938 ; 2.158        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[5]                                                                                                ;
; 1.947 ; 2.167        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[1]                                                                                               ;
; 1.947 ; 2.167        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[0]                                                                                              ;
; 1.947 ; 2.167        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[1]                                                                                              ;
; 1.947 ; 2.167        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[2]                                                                                              ;
; 1.947 ; 2.167        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[3]                                                                                              ;
; 1.947 ; 2.167        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[4]                                                                                              ;
; 1.947 ; 2.167        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[5]                                                                                              ;
; 1.947 ; 2.167        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[6]                                                                                              ;
; 1.947 ; 2.167        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[7]                                                                                              ;
; 1.948 ; 2.168        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[1]                                                                                              ;
; 1.948 ; 2.168        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[2]                                                                                              ;
; 1.948 ; 2.168        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[3]                                                                                              ;
; 1.948 ; 2.168        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[4]                                                                                              ;
; 1.948 ; 2.168        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[5]                                                                                              ;
; 1.948 ; 2.168        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[6]                                                                                              ;
; 1.948 ; 2.168        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[7]                                                                                              ;
; 1.949 ; 2.169        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[1]                                                                                                ;
; 1.950 ; 2.170        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[0]                                                                                                ;
; 1.950 ; 2.170        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[0]                                                                                                ;
; 1.951 ; 2.171        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[1]                                                                                               ;
; 1.951 ; 2.171        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[1]                                                                                              ;
; 1.951 ; 2.171        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|address_reg_b[0]                 ;
; 1.951 ; 2.171        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0]             ;
; 1.951 ; 2.171        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[1]                                                                                         ;
; 1.952 ; 2.172        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[10]                                                                                       ;
; 1.952 ; 2.172        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[11]                                                                                       ;
; 1.952 ; 2.172        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[12]                                                                                       ;
; 1.952 ; 2.172        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[7]                                                                                        ;
; 1.952 ; 2.172        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[8]                                                                                        ;
; 1.952 ; 2.172        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[9]                                                                                        ;
; 1.952 ; 2.172        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[0]                                                                                         ;
; 1.952 ; 2.172        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[11]                                                                                        ;
; 1.952 ; 2.172        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[7]                                                                                         ;
; 1.952 ; 2.172        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[8]                                                                                         ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[0]                                                                                        ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[1]                                                                                        ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[2]                                                                                        ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[3]                                                                                        ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[4]                                                                                        ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[5]                                                                                        ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[6]                                                                                        ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[2]                                                                                         ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[3]                                                                                         ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[4]                                                                                         ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[5]                                                                                         ;
; 1.953 ; 2.173        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[6]                                                                                         ;
; 1.954 ; 2.174        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[9]                                                                                         ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_50'                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock_50 ; Rise       ; clock_50                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                       ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 7999.718  ; 7999.938     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 7999.720  ; 7999.940     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 7999.720  ; 7999.940     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 7999.720  ; 7999.940     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 7999.720  ; 7999.940     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 7999.720  ; 7999.940     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 7999.720  ; 7999.940     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 7999.720  ; 7999.940     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 7999.720  ; 7999.940     ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
; 7999.870  ; 8000.058     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 7999.870  ; 8000.058     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 7999.870  ; 8000.058     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 7999.870  ; 8000.058     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 7999.870  ; 8000.058     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 7999.870  ; 8000.058     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 7999.870  ; 8000.058     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 7999.870  ; 8000.058     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
; 7999.871  ; 8000.059     ; 0.188          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 7999.967  ; 7999.967     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 7999.967  ; 7999.967     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 7999.987  ; 7999.987     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0|clk                                               ;
; 7999.989  ; 7999.989     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]|clk                                                 ;
; 7999.989  ; 7999.989     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]|clk                                                 ;
; 7999.989  ; 7999.989     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]|clk                                                 ;
; 7999.989  ; 7999.989     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]|clk                                                 ;
; 7999.989  ; 7999.989     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]|clk                                                 ;
; 7999.989  ; 7999.989     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]|clk                                                 ;
; 7999.989  ; 7999.989     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]|clk                                                 ;
; 7999.989  ; 7999.989     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]|clk                                                 ;
; 8000.010  ; 8000.010     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]|clk                                                 ;
; 8000.010  ; 8000.010     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]|clk                                                 ;
; 8000.010  ; 8000.010     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]|clk                                                 ;
; 8000.010  ; 8000.010     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]|clk                                                 ;
; 8000.010  ; 8000.010     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]|clk                                                 ;
; 8000.010  ; 8000.010     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]|clk                                                 ;
; 8000.010  ; 8000.010     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]|clk                                                 ;
; 8000.010  ; 8000.010     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]|clk                                                 ;
; 8000.011  ; 8000.011     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0|clk                                               ;
; 8000.031  ; 8000.031     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 8000.031  ; 8000.031     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; dotData    ; dotClock   ; 2.178 ; 2.614 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; 3.799 ; 4.084 ; Rise       ; dotClock        ;
; dotReg[*]  ; dotClock   ; 3.744 ; 3.867 ; Rise       ; dotClock        ;
;  dotReg[0] ; dotClock   ; 3.744 ; 3.867 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; 5.346 ; 5.863 ; Fall       ; dotClock        ;
; dotReg[*]  ; dotClock   ; 5.058 ; 5.160 ; Fall       ; dotClock        ;
;  dotReg[0] ; dotClock   ; 5.058 ; 5.160 ; Fall       ; dotClock        ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; dotData    ; dotClock   ; -1.292 ; -1.655 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; -1.118 ; -1.442 ; Rise       ; dotClock        ;
; dotReg[*]  ; dotClock   ; -2.653 ; -2.937 ; Rise       ; dotClock        ;
;  dotReg[0] ; dotClock   ; -2.653 ; -2.937 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; -1.512 ; -1.894 ; Fall       ; dotClock        ;
; dotReg[*]  ; dotClock   ; -1.540 ; -1.820 ; Fall       ; dotClock        ;
;  dotReg[0] ; dotClock   ; -1.540 ; -1.820 ; Fall       ; dotClock        ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+---------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+---------------+------------+--------+--------+------------+------------------------------------------------+
; pairE0        ; clock_50   ; 10.319 ; 10.115 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 10.319 ; 10.115 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 10.727 ; 10.467 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 10.727 ; 10.467 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 9.222  ; 9.092  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 9.222  ; 9.092  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 6.191  ; 6.107  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 6.191  ; 6.107  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 9.907  ; 9.658  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 9.907  ; 9.658  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 9.065  ; 9.026  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 9.065  ; 9.026  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 9.447  ; 9.387  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 9.447  ; 9.387  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 6.461  ; 6.498  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 6.461  ; 6.498  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 4.885  ; 4.710  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; pairE0        ; clock_50   ; 6.116 ; 5.978 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 6.116 ; 5.978 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 6.728 ; 6.548 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 6.728 ; 6.548 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 6.176 ; 6.151 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 6.176 ; 6.151 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 5.110 ; 5.009 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 5.110 ; 5.009 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 6.795 ; 6.612 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 6.795 ; 6.612 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 5.341 ; 5.279 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 5.341 ; 5.279 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 5.987 ; 6.003 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 5.987 ; 6.003 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 5.369 ; 5.385 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 5.369 ; 5.385 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 4.309 ; 4.135 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 94.16 MHz  ; 94.16 MHz       ; u1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 124.78 MHz ; 124.78 MHz      ; dotClock                                       ;      ;
; 267.02 MHz ; 267.02 MHz      ; u1|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; -15.550 ; -1037.710     ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; -5.496  ; -5.496        ;
; dotClock                                       ; -3.507  ; -416.761      ;
+------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; dotClock                                       ; 0.398 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.719 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+------------------------------------------------+----------+---------------+
; Clock                                          ; Slack    ; End Point TNS ;
+------------------------------------------------+----------+---------------+
; dotClock                                       ; -3.201   ; -326.566      ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.263    ; 0.000         ;
; clock_50                                       ; 9.943    ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 7999.716 ; 0.000         ;
+------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                  ;
+---------+----------------+-----------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node      ; To Node   ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------+-----------+--------------+------------------------------------------------+--------------+------------+------------+
; -15.550 ; settings[2][0] ; blueO[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.610     ; 12.896     ;
; -15.513 ; settings[2][1] ; blueO[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.610     ; 12.859     ;
; -15.445 ; settings[2][0] ; redO[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.565     ; 12.836     ;
; -15.408 ; settings[2][1] ; redO[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.565     ; 12.799     ;
; -15.386 ; settings[2][2] ; blueO[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.610     ; 12.732     ;
; -15.373 ; settings[2][3] ; blueO[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.610     ; 12.719     ;
; -15.351 ; settings[2][0] ; greenE[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.042     ; 12.265     ;
; -15.324 ; settings[2][0] ; blueE[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.572     ; 12.708     ;
; -15.314 ; settings[2][1] ; greenE[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.042     ; 12.228     ;
; -15.287 ; settings[2][1] ; blueE[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.572     ; 12.671     ;
; -15.284 ; settings[2][0] ; redO[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.565     ; 12.675     ;
; -15.281 ; settings[2][2] ; redO[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.565     ; 12.672     ;
; -15.268 ; settings[2][3] ; redO[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.565     ; 12.659     ;
; -15.247 ; settings[2][1] ; redO[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.565     ; 12.638     ;
; -15.204 ; settings[2][0] ; greenE[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.592     ; 12.568     ;
; -15.197 ; settings[2][0] ; blueE[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.572     ; 12.581     ;
; -15.195 ; settings[2][0] ; redE[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.039     ; 12.112     ;
; -15.187 ; settings[2][2] ; greenE[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.042     ; 12.101     ;
; -15.174 ; settings[2][3] ; greenE[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.042     ; 12.088     ;
; -15.167 ; settings[2][1] ; greenE[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.592     ; 12.531     ;
; -15.160 ; settings[2][2] ; blueE[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.572     ; 12.544     ;
; -15.160 ; settings[2][1] ; blueE[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.572     ; 12.544     ;
; -15.158 ; settings[2][1] ; redE[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.039     ; 12.075     ;
; -15.147 ; settings[2][3] ; blueE[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.572     ; 12.531     ;
; -15.127 ; settings[2][0] ; greenO[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.604     ; 12.479     ;
; -15.120 ; settings[2][2] ; redO[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.565     ; 12.511     ;
; -15.107 ; settings[2][3] ; redO[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.565     ; 12.498     ;
; -15.090 ; settings[2][1] ; greenO[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.604     ; 12.442     ;
; -15.052 ; settings[2][0] ; redE[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.593     ; 12.415     ;
; -15.040 ; settings[2][2] ; greenE[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.592     ; 12.404     ;
; -15.033 ; settings[2][2] ; blueE[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.572     ; 12.417     ;
; -15.031 ; settings[2][2] ; redE[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.039     ; 11.948     ;
; -15.027 ; settings[2][3] ; greenE[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.592     ; 12.391     ;
; -15.020 ; settings[2][3] ; blueE[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.572     ; 12.404     ;
; -15.018 ; settings[2][3] ; redE[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.039     ; 11.935     ;
; -15.015 ; settings[2][1] ; redE[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.593     ; 12.378     ;
; -15.010 ; settings[2][0] ; greenO[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.604     ; 12.362     ;
; -14.998 ; settings[2][4] ; blueO[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.610     ; 12.344     ;
; -14.988 ; settings[2][0] ; blueE[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.572     ; 12.372     ;
; -14.973 ; settings[2][1] ; greenO[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.604     ; 12.325     ;
; -14.963 ; settings[2][2] ; greenO[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.604     ; 12.315     ;
; -14.951 ; settings[2][1] ; blueE[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.572     ; 12.335     ;
; -14.950 ; settings[2][3] ; greenO[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.604     ; 12.302     ;
; -14.931 ; settings[2][0] ; redO[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.565     ; 12.322     ;
; -14.894 ; settings[2][0] ; redE[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.039     ; 11.811     ;
; -14.894 ; settings[2][1] ; redO[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.565     ; 12.285     ;
; -14.893 ; settings[2][4] ; redO[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.565     ; 12.284     ;
; -14.888 ; settings[2][2] ; redE[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.593     ; 12.251     ;
; -14.875 ; settings[2][3] ; redE[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.593     ; 12.238     ;
; -14.857 ; settings[2][1] ; redE[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.039     ; 11.774     ;
; -14.851 ; settings[2][0] ; redE[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.047     ; 11.760     ;
; -14.846 ; settings[2][2] ; greenO[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.604     ; 12.198     ;
; -14.836 ; settings[2][0] ; blueO[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.610     ; 12.182     ;
; -14.833 ; settings[2][3] ; greenO[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.604     ; 12.185     ;
; -14.824 ; settings[2][2] ; blueE[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.572     ; 12.208     ;
; -14.814 ; settings[2][1] ; redE[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.047     ; 11.723     ;
; -14.811 ; settings[2][3] ; blueE[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.572     ; 12.195     ;
; -14.799 ; settings[2][4] ; greenE[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.042     ; 11.713     ;
; -14.799 ; settings[2][1] ; blueO[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.610     ; 12.145     ;
; -14.788 ; settings[2][0] ; blueO[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.610     ; 12.134     ;
; -14.784 ; settings[2][0] ; greenE[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.592     ; 12.148     ;
; -14.778 ; settings[2][0] ; greenO[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.604     ; 12.130     ;
; -14.772 ; settings[2][4] ; blueE[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.572     ; 12.156     ;
; -14.767 ; settings[2][2] ; redO[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.565     ; 12.158     ;
; -14.756 ; settings[2][1] ; blueO[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.610     ; 12.102     ;
; -14.754 ; settings[2][3] ; redO[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.565     ; 12.145     ;
; -14.747 ; settings[2][1] ; greenE[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.592     ; 12.111     ;
; -14.741 ; settings[2][1] ; greenO[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.604     ; 12.093     ;
; -14.732 ; settings[2][4] ; redO[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.565     ; 12.123     ;
; -14.730 ; settings[2][2] ; redE[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.039     ; 11.647     ;
; -14.729 ; settings[2][0] ; greenE[2] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.601     ; 12.084     ;
; -14.717 ; settings[2][3] ; redE[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.039     ; 11.634     ;
; -14.692 ; settings[2][1] ; greenE[2] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.601     ; 12.047     ;
; -14.687 ; settings[2][2] ; redE[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.047     ; 11.596     ;
; -14.674 ; settings[2][3] ; redE[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.047     ; 11.583     ;
; -14.672 ; settings[2][2] ; blueO[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.610     ; 12.018     ;
; -14.659 ; settings[2][3] ; blueO[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.610     ; 12.005     ;
; -14.652 ; settings[2][4] ; greenE[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.592     ; 12.016     ;
; -14.645 ; settings[2][4] ; blueE[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.572     ; 12.029     ;
; -14.643 ; settings[2][4] ; redE[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.039     ; 11.560     ;
; -14.620 ; settings[2][2] ; greenE[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.592     ; 11.984     ;
; -14.614 ; settings[2][2] ; greenO[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.604     ; 11.966     ;
; -14.607 ; settings[2][3] ; greenE[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.592     ; 11.971     ;
; -14.601 ; settings[2][3] ; greenO[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.604     ; 11.953     ;
; -14.588 ; settings[2][0] ; redO[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.566     ; 11.978     ;
; -14.575 ; settings[2][4] ; greenO[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.604     ; 11.927     ;
; -14.565 ; settings[2][2] ; greenE[2] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.601     ; 11.920     ;
; -14.552 ; settings[2][3] ; greenE[2] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.601     ; 11.907     ;
; -14.551 ; settings[2][1] ; redO[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.566     ; 11.941     ;
; -14.510 ; settings[2][2] ; blueO[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.610     ; 11.856     ;
; -14.500 ; settings[2][4] ; redE[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.593     ; 11.863     ;
; -14.497 ; settings[2][3] ; blueO[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.610     ; 11.843     ;
; -14.458 ; settings[2][4] ; greenO[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.604     ; 11.810     ;
; -14.455 ; settings[2][0] ; blueE[2]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.572     ; 11.839     ;
; -14.436 ; settings[2][4] ; blueE[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.572     ; 11.820     ;
; -14.424 ; settings[2][2] ; redO[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.566     ; 11.814     ;
; -14.418 ; settings[2][1] ; blueE[2]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.572     ; 11.802     ;
; -14.411 ; settings[2][3] ; redO[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.566     ; 11.801     ;
; -14.379 ; settings[2][4] ; redO[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.565     ; 11.770     ;
; -14.342 ; settings[2][4] ; redE[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.039     ; 11.259     ;
+---------+----------------+-----------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                 ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node        ; To Node            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -5.496    ; settings[3][6]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.794     ; 3.154      ;
; -5.457    ; settings[3][5]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.794     ; 3.115      ;
; -5.422    ; settings[3][0]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.819     ; 3.055      ;
; -5.378    ; settings[3][2]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.819     ; 3.011      ;
; -5.288    ; settings[3][1]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.819     ; 2.921      ;
; -5.252    ; settings[3][4]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.819     ; 2.885      ;
; -5.162    ; settings[3][3]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.819     ; 2.795      ;
; -4.979    ; settings[3][13]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.068     ; 2.363      ;
; -4.973    ; settings[3][12]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.237     ; 2.188      ;
; -4.967    ; settings[3][11]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.413     ; 2.006      ;
; -4.818    ; settings[3][15]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.209     ; 2.061      ;
; -4.667    ; settings[3][7]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.794     ; 2.325      ;
; -4.599    ; settings[3][14]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.237     ; 1.814      ;
; -4.558    ; settings[3][9]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.217     ; 1.793      ;
; -4.553    ; settings[3][10]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.217     ; 1.788      ;
; -4.184    ; settings[3][8]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.217     ; 1.419      ;
; 15996.255 ; pwmBrightness[0] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.077     ; 3.670      ;
; 15996.263 ; pwmBrightness[3] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.077     ; 3.662      ;
; 15996.370 ; pwmBrightness[2] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.077     ; 3.555      ;
; 15996.387 ; pwmBrightness[1] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.077     ; 3.538      ;
; 15996.419 ; pwmBrightness[6] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.077     ; 3.506      ;
; 15996.478 ; pwmBrightness[4] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.077     ; 3.447      ;
; 15996.638 ; pwmBrightness[5] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.077     ; 3.287      ;
; 15997.055 ; pwmBrightness[6] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.874      ;
; 15997.056 ; pwmBrightness[6] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.873      ;
; 15997.059 ; pwmBrightness[6] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.870      ;
; 15997.069 ; pwmBrightness[6] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.860      ;
; 15997.075 ; pwmBrightness[6] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.854      ;
; 15997.079 ; pwmBrightness[6] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.850      ;
; 15997.082 ; pwmBrightness[6] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.847      ;
; 15997.298 ; pwmBrightness[7] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.077     ; 2.627      ;
; 15997.375 ; pwmBrightness[1] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.554      ;
; 15997.388 ; pwmBrightness[7] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.541      ;
; 15997.389 ; pwmBrightness[7] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.540      ;
; 15997.392 ; pwmBrightness[7] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.537      ;
; 15997.402 ; pwmBrightness[7] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.527      ;
; 15997.408 ; pwmBrightness[7] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.521      ;
; 15997.412 ; pwmBrightness[7] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.517      ;
; 15997.415 ; pwmBrightness[7] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.514      ;
; 15997.455 ; pwmBrightness[4] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.474      ;
; 15997.456 ; pwmBrightness[4] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.473      ;
; 15997.459 ; pwmBrightness[4] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.470      ;
; 15997.465 ; pwmBrightness[0] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.464      ;
; 15997.468 ; pwmBrightness[0] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.461      ;
; 15997.469 ; pwmBrightness[4] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.460      ;
; 15997.483 ; pwmBrightness[4] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.446      ;
; 15997.491 ; pwmBrightness[1] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.438      ;
; 15997.505 ; pwmBrightness[4] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.424      ;
; 15997.509 ; pwmBrightness[4] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.420      ;
; 15997.559 ; pwmBrightness[1] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.370      ;
; 15997.575 ; pwmBrightness[5] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.354      ;
; 15997.576 ; pwmBrightness[5] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.353      ;
; 15997.579 ; pwmBrightness[5] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.350      ;
; 15997.581 ; pwmBrightness[0] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.348      ;
; 15997.582 ; pwmBrightness[0] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.347      ;
; 15997.582 ; pwmBrightness[3] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.347      ;
; 15997.589 ; pwmBrightness[5] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.340      ;
; 15997.590 ; pwmBrightness[2] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.339      ;
; 15997.594 ; pwmBrightness[2] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.335      ;
; 15997.603 ; pwmBrightness[5] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.326      ;
; 15997.625 ; pwmBrightness[5] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.304      ;
; 15997.629 ; pwmBrightness[5] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.300      ;
; 15997.698 ; pwmBrightness[3] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.231      ;
; 15997.700 ; pwmBrightness[1] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.229      ;
; 15997.706 ; pwmBrightness[2] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.223      ;
; 15997.708 ; pwmBrightness[2] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.221      ;
; 15997.720 ; pwmBrightness[0] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.209      ;
; 15997.728 ; pwmBrightness[3] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.201      ;
; 15997.810 ; pwmBrightness[1] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.119      ;
; 15997.834 ; pwmBrightness[0] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.095      ;
; 15997.842 ; pwmBrightness[3] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.087      ;
; 15997.846 ; pwmBrightness[2] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 2.083      ;
; 15998.028 ; pwmBrightness[2] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.901      ;
; 15998.047 ; pwmBrightness[1] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.882      ;
; 15998.148 ; pwmBrightness[1] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.781      ;
; 15998.231 ; pwmBrightness[0] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.698      ;
; 15998.238 ; pwmBrightness[0] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.691      ;
; 15998.314 ; pwmBrightness[1] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.615      ;
; 15998.319 ; pwmBrightness[2] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.610      ;
; 15998.357 ; pwmBrightness[3] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.572      ;
; 15998.409 ; pwmBrightness[3] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.520      ;
; 15998.648 ; pwmBrightness[3] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.281      ;
; 15998.757 ; pwmBrightness[2] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.073     ; 1.172      ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dotClock'                                                                                                                                                                   ;
+--------+------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.507 ; whichSetting[7]  ; settings[2][0]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.082     ; 3.947      ;
; -3.507 ; whichSetting[7]  ; settings[2][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.082     ; 3.947      ;
; -3.507 ; whichSetting[7]  ; settings[2][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.082     ; 3.947      ;
; -3.507 ; whichSetting[7]  ; settings[2][3]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.082     ; 3.947      ;
; -3.507 ; whichSetting[7]  ; settings[2][4]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.082     ; 3.947      ;
; -3.507 ; whichSetting[7]  ; settings[2][5]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.082     ; 3.947      ;
; -3.503 ; whichSetting[6]  ; settings[2][0]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.082     ; 3.943      ;
; -3.503 ; whichSetting[6]  ; settings[2][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.082     ; 3.943      ;
; -3.503 ; whichSetting[6]  ; settings[2][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.082     ; 3.943      ;
; -3.503 ; whichSetting[6]  ; settings[2][3]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.082     ; 3.943      ;
; -3.503 ; whichSetting[6]  ; settings[2][4]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.082     ; 3.943      ;
; -3.503 ; whichSetting[6]  ; settings[2][5]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.082     ; 3.943      ;
; -3.404 ; whichSetting[4]  ; settings[2][0]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.082     ; 3.844      ;
; -3.404 ; whichSetting[4]  ; settings[2][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.082     ; 3.844      ;
; -3.404 ; whichSetting[4]  ; settings[2][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.082     ; 3.844      ;
; -3.404 ; whichSetting[4]  ; settings[2][3]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.082     ; 3.844      ;
; -3.404 ; whichSetting[4]  ; settings[2][4]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.082     ; 3.844      ;
; -3.404 ; whichSetting[4]  ; settings[2][5]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.082     ; 3.844      ;
; -3.326 ; whichSetting[3]  ; settings[2][0]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.215     ; 3.633      ;
; -3.326 ; whichSetting[3]  ; settings[2][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.215     ; 3.633      ;
; -3.326 ; whichSetting[3]  ; settings[2][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.215     ; 3.633      ;
; -3.326 ; whichSetting[3]  ; settings[2][3]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.215     ; 3.633      ;
; -3.326 ; whichSetting[3]  ; settings[2][4]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.215     ; 3.633      ;
; -3.326 ; whichSetting[3]  ; settings[2][5]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.215     ; 3.633      ;
; -3.297 ; whichSetting[7]  ; settings[3][0]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.299     ; 3.520      ;
; -3.297 ; whichSetting[7]  ; settings[3][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.299     ; 3.520      ;
; -3.297 ; whichSetting[7]  ; settings[3][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.299     ; 3.520      ;
; -3.297 ; whichSetting[7]  ; settings[3][3]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.299     ; 3.520      ;
; -3.297 ; whichSetting[7]  ; settings[3][4]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.299     ; 3.520      ;
; -3.293 ; whichSetting[6]  ; settings[3][0]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.299     ; 3.516      ;
; -3.293 ; whichSetting[6]  ; settings[3][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.299     ; 3.516      ;
; -3.293 ; whichSetting[6]  ; settings[3][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.299     ; 3.516      ;
; -3.293 ; whichSetting[6]  ; settings[3][3]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.299     ; 3.516      ;
; -3.293 ; whichSetting[6]  ; settings[3][4]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.299     ; 3.516      ;
; -3.272 ; whichSetting[5]  ; settings[2][0]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.082     ; 3.712      ;
; -3.272 ; whichSetting[5]  ; settings[2][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.082     ; 3.712      ;
; -3.272 ; whichSetting[5]  ; settings[2][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.082     ; 3.712      ;
; -3.272 ; whichSetting[5]  ; settings[2][3]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.082     ; 3.712      ;
; -3.272 ; whichSetting[5]  ; settings[2][4]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.082     ; 3.712      ;
; -3.272 ; whichSetting[5]  ; settings[2][5]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.082     ; 3.712      ;
; -3.194 ; whichSetting[4]  ; settings[3][0]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.299     ; 3.417      ;
; -3.194 ; whichSetting[4]  ; settings[3][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.299     ; 3.417      ;
; -3.194 ; whichSetting[4]  ; settings[3][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.299     ; 3.417      ;
; -3.194 ; whichSetting[4]  ; settings[3][3]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.299     ; 3.417      ;
; -3.194 ; whichSetting[4]  ; settings[3][4]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.299     ; 3.417      ;
; -3.141 ; whichSetting[2]  ; settings[2][0]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.082     ; 3.581      ;
; -3.141 ; whichSetting[2]  ; settings[2][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.082     ; 3.581      ;
; -3.141 ; whichSetting[2]  ; settings[2][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.082     ; 3.581      ;
; -3.141 ; whichSetting[2]  ; settings[2][3]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.082     ; 3.581      ;
; -3.141 ; whichSetting[2]  ; settings[2][4]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.082     ; 3.581      ;
; -3.141 ; whichSetting[2]  ; settings[2][5]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.082     ; 3.581      ;
; -3.135 ; whichSetting[7]  ; settings[3][13]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.033     ; 3.624      ;
; -3.131 ; whichSetting[6]  ; settings[3][13]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.033     ; 3.620      ;
; -3.116 ; whichSetting[3]  ; settings[3][0]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.432     ; 3.206      ;
; -3.116 ; whichSetting[3]  ; settings[3][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.432     ; 3.206      ;
; -3.116 ; whichSetting[3]  ; settings[3][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.432     ; 3.206      ;
; -3.116 ; whichSetting[3]  ; settings[3][3]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.432     ; 3.206      ;
; -3.116 ; whichSetting[3]  ; settings[3][4]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.432     ; 3.206      ;
; -3.101 ; byteBitIn[1]     ; settings[2][0]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.079      ; 4.202      ;
; -3.101 ; byteBitIn[1]     ; settings[2][1]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.079      ; 4.202      ;
; -3.101 ; byteBitIn[1]     ; settings[2][2]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.079      ; 4.202      ;
; -3.101 ; byteBitIn[1]     ; settings[2][3]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.079      ; 4.202      ;
; -3.101 ; byteBitIn[1]     ; settings[2][4]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.079      ; 4.202      ;
; -3.101 ; byteBitIn[1]     ; settings[2][5]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.079      ; 4.202      ;
; -3.062 ; whichSetting[5]  ; settings[3][0]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.299     ; 3.285      ;
; -3.062 ; whichSetting[5]  ; settings[3][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.299     ; 3.285      ;
; -3.062 ; whichSetting[5]  ; settings[3][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.299     ; 3.285      ;
; -3.062 ; whichSetting[5]  ; settings[3][3]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.299     ; 3.285      ;
; -3.062 ; whichSetting[5]  ; settings[3][4]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.299     ; 3.285      ;
; -3.032 ; whichSetting[4]  ; settings[3][13]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.033     ; 3.521      ;
; -3.003 ; whichSetting[7]  ; settings[3][14]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; 0.103      ; 3.628      ;
; -3.003 ; whichSetting[7]  ; settings[3][12]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; 0.103      ; 3.628      ;
; -2.999 ; whichSetting[6]  ; settings[3][14]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; 0.103      ; 3.624      ;
; -2.999 ; whichSetting[6]  ; settings[3][12]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; 0.103      ; 3.624      ;
; -2.997 ; whichSetting[7]  ; settings[3][15]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; 0.102      ; 3.621      ;
; -2.995 ; whichSetting[3]  ; settings[3][13]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.207     ; 3.310      ;
; -2.993 ; whichSetting[6]  ; settings[3][15]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; 0.102      ; 3.617      ;
; -2.990 ; whichSetting[7]  ; settings[3][8]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.098      ; 3.610      ;
; -2.990 ; whichSetting[7]  ; settings[3][10]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; 0.098      ; 3.610      ;
; -2.990 ; whichSetting[7]  ; settings[3][9]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.098      ; 3.610      ;
; -2.986 ; whichSetting[6]  ; settings[3][8]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.098      ; 3.606      ;
; -2.986 ; whichSetting[6]  ; settings[3][10]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; 0.098      ; 3.606      ;
; -2.986 ; whichSetting[6]  ; settings[3][9]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.098      ; 3.606      ;
; -2.977 ; writeAddress[13] ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_datain_reg0  ; dotClock     ; dotClock    ; 1.000        ; 0.187      ; 4.223      ;
; -2.976 ; writeAddress[13] ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_we_reg       ; dotClock     ; dotClock    ; 1.000        ; 0.182      ; 4.217      ;
; -2.976 ; writeAddress[13] ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 1.000        ; 0.182      ; 4.217      ;
; -2.956 ; writeAddress[13] ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_datain_reg0   ; dotClock     ; dotClock    ; 1.000        ; 0.108      ; 4.123      ;
; -2.956 ; byteBitIn[2]     ; settings[2][0]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.079      ; 4.057      ;
; -2.956 ; byteBitIn[2]     ; settings[2][1]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.079      ; 4.057      ;
; -2.956 ; byteBitIn[2]     ; settings[2][2]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.079      ; 4.057      ;
; -2.956 ; byteBitIn[2]     ; settings[2][3]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.079      ; 4.057      ;
; -2.956 ; byteBitIn[2]     ; settings[2][4]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.079      ; 4.057      ;
; -2.956 ; byteBitIn[2]     ; settings[2][5]                                                                                         ; dotClock     ; dotClock    ; 1.000        ; 0.079      ; 4.057      ;
; -2.955 ; writeAddress[13] ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_we_reg        ; dotClock     ; dotClock    ; 1.000        ; 0.103      ; 4.117      ;
; -2.955 ; writeAddress[13] ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 1.000        ; 0.103      ; 4.117      ;
; -2.954 ; whichSetting[7]  ; settings[1][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.117      ; 3.593      ;
; -2.954 ; whichSetting[7]  ; settings[1][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.117      ; 3.593      ;
; -2.950 ; whichSetting[6]  ; settings[1][1]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.117      ; 3.589      ;
; -2.950 ; whichSetting[6]  ; settings[1][2]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; 0.117      ; 3.589      ;
; -2.931 ; whichSetting[2]  ; settings[3][0]                                                                                         ; dotClock     ; dotClock    ; 0.500        ; -0.299     ; 3.154      ;
+--------+------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dotClock'                                                                                                                                                                                  ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.398 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.751      ; 1.379      ;
; 0.422 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.751      ; 1.403      ;
; 0.430 ; byteBuild[0]                    ; byteBuild[0]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; byteBuild[1]                    ; byteBuild[1]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; byteBuild[2]                    ; byteBuild[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; byteBuild[3]                    ; byteBuild[3]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; byteBuild[4]                    ; byteBuild[4]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; byteBuild[5]                    ; byteBuild[5]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; byteBuild[6]                    ; byteBuild[6]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; byteBuild[7]                    ; byteBuild[7]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; startingRaster.0010000000000000 ; startingRaster.0010000000000000                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.669      ;
; 0.432 ; byteBitIn[1]                    ; byteBitIn[1]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; byteBitIn[2]                    ; byteBitIn[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; hiLow                           ; hiLow                                                                                                  ; dotClock     ; dotClock    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; writeEnable                     ; writeEnable                                                                                            ; dotClock     ; dotClock    ; 0.000        ; 0.042      ; 0.669      ;
; 0.447 ; byteBitIn[0]                    ; byteBitIn[0]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.042      ; 0.684      ;
; 0.454 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.751      ; 1.435      ;
; 0.457 ; writeAddress[10]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.751      ; 1.438      ;
; 0.466 ; writeAddress[11]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.393      ; 1.089      ;
; 0.479 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.751      ; 1.460      ;
; 0.483 ; writeAddress[0]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.393      ; 1.106      ;
; 0.498 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.393      ; 1.121      ;
; 0.501 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.393      ; 1.124      ;
; 0.511 ; writeAddress[9]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.751      ; 1.492      ;
; 0.513 ; writeAddress[10]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.393      ; 1.136      ;
; 0.517 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.367      ; 1.114      ;
; 0.527 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.393      ; 1.150      ;
; 0.530 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.751      ; 1.511      ;
; 0.531 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.393      ; 1.154      ;
; 0.531 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.393      ; 1.154      ;
; 0.532 ; writeAddress[9]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.393      ; 1.155      ;
; 0.552 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.367      ; 1.149      ;
; 0.554 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.367      ; 1.151      ;
; 0.557 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.393      ; 1.180      ;
; 0.567 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.393      ; 1.190      ;
; 0.603 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.328      ; 1.161      ;
; 0.645 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.339      ; 1.214      ;
; 0.734 ; writeAddress[1]                 ; writeAddress[1]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.973      ;
; 0.734 ; writeAddress[3]                 ; writeAddress[3]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.973      ;
; 0.734 ; writeAddress[11]                ; writeAddress[11]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.973      ;
; 0.735 ; writeAddress[9]                 ; writeAddress[9]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.974      ;
; 0.736 ; writeAddress[13]                ; writeAddress[13]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.975      ;
; 0.737 ; writeAddress[5]                 ; writeAddress[5]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.976      ;
; 0.737 ; writeAddress[7]                 ; writeAddress[7]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.976      ;
; 0.740 ; writeAddress[2]                 ; writeAddress[2]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.979      ;
; 0.740 ; writeAddress[8]                 ; writeAddress[8]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.979      ;
; 0.740 ; writeAddress[10]                ; writeAddress[10]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.979      ;
; 0.740 ; writeAddress[12]                ; writeAddress[12]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.979      ;
; 0.741 ; writeAddress[6]                 ; writeAddress[6]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.980      ;
; 0.746 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.379      ; 1.355      ;
; 0.758 ; writeAddress[4]                 ; writeAddress[4]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 0.997      ;
; 0.763 ; writeAddress[0]                 ; writeAddress[0]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.044      ; 1.002      ;
; 0.766 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.379      ; 1.375      ;
; 0.793 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.367      ; 1.390      ;
; 0.798 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.379      ; 1.407      ;
; 0.800 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.751      ; 1.781      ;
; 0.801 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.379      ; 1.410      ;
; 0.807 ; byteBitIn[1]                    ; byteBitIn[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.048      ; 1.050      ;
; 0.814 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.367      ; 1.411      ;
; 0.815 ; byteBitIn[0]                    ; byteBitIn[1]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.048      ; 1.058      ;
; 0.816 ; byteBitIn[0]                    ; byteBitIn[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.048      ; 1.059      ;
; 0.828 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.379      ; 1.437      ;
; 0.829 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.339      ; 1.398      ;
; 0.829 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.367      ; 1.426      ;
; 0.841 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.367      ; 1.438      ;
; 0.842 ; byteBitIn[2]                    ; hiLow                                                                                                  ; dotClock     ; dotClock    ; 0.000        ; 0.188      ; 1.225      ;
; 0.845 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.344      ; 1.419      ;
; 0.858 ; writeAddress[9]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.367      ; 1.455      ;
; 0.875 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.367      ; 1.472      ;
; 0.875 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.328      ; 1.433      ;
; 0.875 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.367      ; 1.472      ;
; 0.892 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.339      ; 1.461      ;
; 0.893 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.367      ; 1.490      ;
; 0.894 ; writeAddress[10]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.367      ; 1.491      ;
; 0.924 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.379      ; 1.533      ;
; 0.953 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.266      ; 1.449      ;
; 0.953 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.266      ; 1.449      ;
; 0.957 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.339      ; 1.526      ;
; 0.965 ; writeAddress[10]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.367      ; 1.562      ;
; 0.971 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.328      ; 1.529      ;
; 0.975 ; byteBitIn[1]                    ; byteBuild[3]                                                                                           ; dotClock     ; dotClock    ; -0.500       ; 0.804      ; 1.474      ;
; 0.994 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.339      ; 1.563      ;
; 0.998 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.344      ; 1.572      ;
; 1.000 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.387      ; 1.617      ;
; 1.000 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.328      ; 1.558      ;
; 1.002 ; byteBitIn[1]                    ; byteBuild[1]                                                                                           ; dotClock     ; dotClock    ; -0.500       ; 0.804      ; 1.501      ;
; 1.021 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.266      ; 1.517      ;
; 1.035 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.344      ; 1.609      ;
; 1.048 ; writeAddress[10]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.266      ; 1.544      ;
; 1.051 ; writeAddress[1]                 ; writeAddress[2]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.295      ;
; 1.051 ; writeAddress[3]                 ; writeAddress[4]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.295      ;
; 1.051 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.344      ; 1.625      ;
; 1.051 ; writeAddress[11]                ; writeAddress[12]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.295      ;
; 1.052 ; writeAddress[0]                 ; writeAddress[1]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.296      ;
; 1.052 ; writeAddress[2]                 ; writeAddress[3]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.296      ;
; 1.052 ; writeAddress[9]                 ; writeAddress[10]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.296      ;
; 1.053 ; writeAddress[8]                 ; writeAddress[9]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.297      ;
; 1.053 ; writeAddress[10]                ; writeAddress[11]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.297      ;
; 1.053 ; writeAddress[12]                ; writeAddress[13]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.297      ;
; 1.054 ; writeAddress[6]                 ; writeAddress[7]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.049      ; 1.298      ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+-------+------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                                                                                                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.401 ; which_bit[2]     ; which_bit[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; which_bit[3]     ; which_bit[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; which_bit[1]     ; which_bit[1]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; which_bit[0]     ; which_bit[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.485 ; which_bit[1]     ; which_bit[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.753      ;
; 0.490 ; which_bit[2]     ; which_bit[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.758      ;
; 0.490 ; which_bit[2]     ; which_bit[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.758      ;
; 0.498 ; currentPixel[11] ; readAddress[11]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.766      ;
; 0.503 ; currentPixel[8]  ; readAddress[8]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.771      ;
; 0.537 ; readAddress[7]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.116      ;
; 0.543 ; readAddress[0]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.127      ;
; 0.545 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.134      ;
; 0.548 ; readAddress[7]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.140      ;
; 0.548 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.121      ;
; 0.550 ; readAddress[4]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.128      ;
; 0.551 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.143      ;
; 0.551 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.142      ;
; 0.554 ; readAddress[11]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.133      ;
; 0.554 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.132      ;
; 0.556 ; readAddress[3]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.137      ;
; 0.556 ; readAddress[7]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.143      ;
; 0.563 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 1.125      ;
; 0.564 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.151      ;
; 0.570 ; readAddress[3]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 1.132      ;
; 0.574 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.155      ;
; 0.575 ; readAddress[7]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.164      ;
; 0.591 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.177      ;
; 0.591 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.176      ;
; 0.593 ; readAddress[7]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.161      ;
; 0.603 ; readAddress[11]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.171      ;
; 0.613 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.196      ;
; 0.654 ; currentPixel[5]  ; readAddress[5]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.922      ;
; 0.666 ; currentPixel[9]  ; readAddress[9]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.933      ;
; 0.676 ; currentPixel[7]  ; readAddress[7]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.944      ;
; 0.696 ; which_bit[3]     ; which_bit[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.705 ; pixelYcount[13]  ; pixelYcount[13]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; pixelYcount[5]   ; pixelYcount[5]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; pixelYcount[3]   ; pixelYcount[3]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; vCurrent[13]     ; vCurrent[13]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; vCurrent[5]      ; vCurrent[5]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; hCurrent[3]      ; hCurrent[3]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; pixelX[6]        ; pixelX[6]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; pixelYcount[11]  ; pixelYcount[11]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; pixelYcount[1]   ; pixelYcount[1]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; vCurrent[11]     ; vCurrent[11]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; vCurrent[1]      ; vCurrent[1]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; hCurrent[13]     ; hCurrent[13]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; hCurrent[5]      ; hCurrent[5]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; pixelYcount[15]  ; pixelYcount[15]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; pixelYcount[6]   ; pixelYcount[6]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; hCurrent[11]     ; hCurrent[11]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; hCurrent[1]      ; hCurrent[1]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; pixelX[5]        ; pixelX[5]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; pixelYcount[9]   ; pixelYcount[9]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; pixelYcount[7]   ; pixelYcount[7]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; pixelY[6]        ; pixelY[6]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; vCurrent[7]      ; vCurrent[7]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; hCurrent[15]     ; hCurrent[15]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; hCurrent[6]      ; hCurrent[6]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; vCurrent[2]      ; vCurrent[2]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; hCurrent[9]      ; hCurrent[9]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; hCurrent[7]      ; hCurrent[7]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; pixelYcount[2]   ; pixelYcount[2]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; pixelY[7]        ; pixelY[7]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; pixelYcount[14]  ; pixelYcount[14]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; pixelYcount[12]  ; pixelYcount[12]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; pixelYcount[10]  ; pixelYcount[10]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; pixelYcount[4]   ; pixelYcount[4]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; vCurrent[14]     ; vCurrent[14]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; vCurrent[12]     ; vCurrent[12]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; vCurrent[8]      ; vCurrent[8]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; hCurrent[2]      ; hCurrent[2]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; pixelYcount[8]   ; pixelYcount[8]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; hCurrent[14]     ; hCurrent[14]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; hCurrent[12]     ; hCurrent[12]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; hCurrent[8]      ; hCurrent[8]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.714 ; pixelX[7]        ; pixelX[7]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.715 ; pixelY[5]        ; pixelY[5]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.720 ; dataEnable       ; greenE[5]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.538      ; 1.453      ;
; 0.721 ; dataEnable       ; redE[5]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 1.453      ;
; 0.724 ; dataEnable       ; greenE[3]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.538      ; 1.457      ;
; 0.729 ; vCurrent[15]     ; vCurrent[15]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.997      ;
; 0.730 ; vCurrent[9]      ; vCurrent[9]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.998      ;
; 0.733 ; pixelYcount[0]   ; pixelYcount[0]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.001      ;
; 0.734 ; hCurrent[0]      ; hCurrent[0]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.001      ;
; 0.753 ; which_bit[1]     ; which_bit[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.021      ;
; 0.755 ; vCurrent[0]      ; vCurrent[0]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.023      ;
; 0.762 ; which_bit[0]     ; which_bit[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.030      ;
; 0.762 ; which_bit[0]     ; which_bit[1]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.030      ;
; 0.762 ; which_bit[0]     ; which_bit[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.030      ;
; 0.768 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.352      ;
; 0.781 ; dataEnable       ; greenE[2]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.529      ; 1.505      ;
; 0.783 ; readAddress[1]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.377      ;
; 0.787 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.368      ;
; 0.787 ; pixelX[3]        ; pixelX[3]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.055      ;
; 0.795 ; pixelX[1]        ; pixelX[1]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.063      ;
; 0.801 ; pixelX[2]        ; pixelX[2]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.069      ;
; 0.802 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.370      ;
; 0.803 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.393      ;
; 0.805 ; pixelX[4]        ; pixelX[4]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.073      ;
+-------+------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                              ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.719 ; pwmBrightness[2] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.987      ;
; 0.891 ; pwmBrightness[3] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.159      ;
; 0.918 ; pwmBrightness[3] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.186      ;
; 0.919 ; pwmBrightness[3] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.187      ;
; 1.021 ; pwmBrightness[0] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.289      ;
; 1.036 ; pwmBrightness[1] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.304      ;
; 1.048 ; pwmBrightness[0] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.316      ;
; 1.049 ; pwmBrightness[0] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.317      ;
; 1.053 ; pwmBrightness[0] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.321      ;
; 1.071 ; pwmBrightness[5] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.339      ;
; 1.072 ; pwmBrightness[7] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.340      ;
; 1.078 ; pwmBrightness[3] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.346      ;
; 1.079 ; pwmBrightness[1] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.347      ;
; 1.153 ; pwmBrightness[3] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.421      ;
; 1.173 ; pwmBrightness[3] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.441      ;
; 1.173 ; pwmBrightness[3] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.441      ;
; 1.200 ; pwmBrightness[6] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.468      ;
; 1.205 ; pwmBrightness[1] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.473      ;
; 1.206 ; pwmBrightness[1] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.474      ;
; 1.214 ; pwmBrightness[4] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.482      ;
; 1.227 ; pwmBrightness[1] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.495      ;
; 1.232 ; pwmBrightness[2] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.500      ;
; 1.259 ; pwmBrightness[2] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.527      ;
; 1.260 ; pwmBrightness[2] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.528      ;
; 1.283 ; pwmBrightness[0] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.551      ;
; 1.283 ; pwmBrightness[0] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.551      ;
; 1.303 ; pwmBrightness[0] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.571      ;
; 1.303 ; pwmBrightness[0] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.571      ;
; 1.368 ; pwmBrightness[4] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.636      ;
; 1.393 ; pwmBrightness[6] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.661      ;
; 1.399 ; pwmBrightness[2] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.667      ;
; 1.441 ; pwmBrightness[1] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.709      ;
; 1.442 ; pwmBrightness[1] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.710      ;
; 1.474 ; pwmBrightness[1] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.742      ;
; 1.480 ; pwmBrightness[5] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.748      ;
; 1.494 ; pwmBrightness[2] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.762      ;
; 1.502 ; pwmBrightness[2] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.770      ;
; 1.514 ; pwmBrightness[2] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.782      ;
; 1.517 ; pwmBrightness[5] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.785      ;
; 1.517 ; pwmBrightness[4] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.785      ;
; 1.530 ; pwmBrightness[4] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.798      ;
; 1.750 ; pwmBrightness[5] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.018      ;
; 1.762 ; pwmBrightness[5] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.030      ;
; 1.764 ; pwmBrightness[5] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.032      ;
; 1.795 ; pwmBrightness[5] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.063      ;
; 1.913 ; pwmBrightness[4] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.181      ;
; 1.915 ; pwmBrightness[4] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.183      ;
; 1.946 ; pwmBrightness[4] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.214      ;
; 2.084 ; pwmBrightness[7] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.352      ;
; 2.086 ; pwmBrightness[7] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.354      ;
; 2.096 ; pwmBrightness[7] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.364      ;
; 2.109 ; pwmBrightness[7] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.377      ;
; 2.111 ; pwmBrightness[7] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.379      ;
; 2.114 ; pwmBrightness[7] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.382      ;
; 2.162 ; pwmBrightness[7] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.426      ;
; 2.343 ; pwmBrightness[6] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.611      ;
; 2.355 ; pwmBrightness[6] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.623      ;
; 2.368 ; pwmBrightness[6] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.636      ;
; 2.370 ; pwmBrightness[6] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.638      ;
; 2.373 ; pwmBrightness[6] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.641      ;
; 2.438 ; pwmBrightness[5] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.702      ;
; 2.459 ; pwmBrightness[4] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.723      ;
; 2.578 ; pwmBrightness[2] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.842      ;
; 2.663 ; pwmBrightness[1] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.927      ;
; 2.693 ; pwmBrightness[0] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.957      ;
; 2.786 ; pwmBrightness[6] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.050      ;
; 3.004 ; pwmBrightness[3] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.268      ;
; 4.227 ; settings[3][8]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.717     ; 1.305      ;
; 4.486 ; settings[3][7]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.311     ; 1.970      ;
; 4.545 ; settings[3][14]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.737     ; 1.603      ;
; 4.574 ; settings[3][9]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.717     ; 1.652      ;
; 4.576 ; settings[3][10]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.717     ; 1.654      ;
; 4.771 ; settings[3][15]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.710     ; 1.856      ;
; 4.794 ; settings[3][4]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.335     ; 2.254      ;
; 4.807 ; settings[3][3]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.335     ; 2.267      ;
; 4.893 ; settings[3][12]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.737     ; 1.951      ;
; 4.916 ; settings[3][2]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.335     ; 2.376      ;
; 4.929 ; settings[3][1]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.335     ; 2.389      ;
; 4.958 ; settings[3][11]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.905     ; 1.848      ;
; 4.963 ; settings[3][6]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.311     ; 2.447      ;
; 4.995 ; settings[3][13]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.575     ; 2.215      ;
; 5.049 ; settings[3][0]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.335     ; 2.509      ;
; 5.050 ; settings[3][5]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.311     ; 2.534      ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'dotClock'                                                                                                                                 ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                 ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_we_reg        ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; dotClock ; Rise       ; dotClock                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; byteBitIn[0]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; byteBitIn[1]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; byteBitIn[2]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[0]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[1]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[2]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[3]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[4]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[5]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[6]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Rise       ; byteBuild[7]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[0]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[1]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[2]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[3]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[4]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[5]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[6]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; dataIn[7]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; hiLow                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][0]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][10]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][11]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][12]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][13]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][14]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][15]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][1]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][2]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][3]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][4]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][5]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][6]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][7]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][8]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[0][9]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][0]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][10]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][11]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][12]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][13]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][14]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][15]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][1]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][2]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][3]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][4]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][5]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][6]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][7]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; dotClock ; Fall       ; settings[1][8]                                                                                         ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10                    ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11                    ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12                    ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13                    ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14                    ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15                    ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9                     ;
; 0.263 ; 4.464        ; 4.201          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 1.893 ; 2.109        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[2]                                                                                               ;
; 1.893 ; 2.109        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[3]                                                                                               ;
; 1.893 ; 2.109        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[4]                                                                                               ;
; 1.893 ; 2.109        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[5]                                                                                               ;
; 1.896 ; 2.112        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[2]                                                                                                ;
; 1.896 ; 2.112        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[3]                                                                                                ;
; 1.896 ; 2.112        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[4]                                                                                                ;
; 1.896 ; 2.112        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[5]                                                                                                ;
; 1.901 ; 2.117        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[3]                                                                                              ;
; 1.901 ; 2.117        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[5]                                                                                              ;
; 1.901 ; 2.117        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[13]                                                                                        ;
; 1.904 ; 2.120        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[2]                                                                                               ;
; 1.904 ; 2.120        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[3]                                                                                               ;
; 1.904 ; 2.120        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[4]                                                                                               ;
; 1.904 ; 2.120        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[5]                                                                                               ;
; 1.905 ; 2.121        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[2]                                                                                              ;
; 1.905 ; 2.121        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[3]                                                                                              ;
; 1.905 ; 2.121        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[4]                                                                                              ;
; 1.905 ; 2.121        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[5]                                                                                              ;
; 1.906 ; 2.122        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[2]                                                                                              ;
; 1.906 ; 2.122        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[5]                                                                                                ;
; 1.947 ; 2.163        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|out_address_reg_b[0]             ;
; 1.947 ; 2.163        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[0]                                                                                                ;
; 1.947 ; 2.163        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[0]                                                                                                ;
; 1.948 ; 2.164        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[1]                                                                                               ;
; 1.948 ; 2.164        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[1]                                                                                              ;
; 1.948 ; 2.164        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[2]                                                                                              ;
; 1.948 ; 2.164        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[3]                                                                                              ;
; 1.948 ; 2.164        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[4]                                                                                              ;
; 1.948 ; 2.164        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[5]                                                                                              ;
; 1.948 ; 2.164        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[6]                                                                                              ;
; 1.948 ; 2.164        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[7]                                                                                              ;
; 1.948 ; 2.164        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[0]                                                                                              ;
; 1.948 ; 2.164        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[1]                                                                                              ;
; 1.948 ; 2.164        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[2]                                                                                              ;
; 1.948 ; 2.164        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[3]                                                                                              ;
; 1.948 ; 2.164        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[4]                                                                                              ;
; 1.948 ; 2.164        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[5]                                                                                              ;
; 1.948 ; 2.164        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[6]                                                                                              ;
; 1.948 ; 2.164        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[7]                                                                                              ;
; 1.948 ; 2.164        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|address_reg_b[0]                 ;
; 1.948 ; 2.164        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[1]                                                                                         ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[0]                                                                                         ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[10]                                                                                        ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[11]                                                                                        ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[12]                                                                                        ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[13]                                                                                        ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[14]                                                                                        ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[15]                                                                                        ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[1]                                                                                         ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[2]                                                                                         ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[3]                                                                                         ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[4]                                                                                         ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[5]                                                                                         ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[6]                                                                                         ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[7]                                                                                         ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[8]                                                                                         ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[9]                                                                                         ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[9]                                                                                         ;
; 1.949 ; 2.165        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[1]                                                                                                ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[1]                                                                                               ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[10]                                                                                       ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[11]                                                                                       ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[12]                                                                                       ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[7]                                                                                        ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[8]                                                                                        ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[9]                                                                                        ;
; 1.950 ; 2.166        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dataEnable                                                                                             ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_50'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock_50 ; Rise       ; clock_50                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                        ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 7999.716  ; 7999.932     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 7999.716  ; 7999.932     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 7999.716  ; 7999.932     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 7999.716  ; 7999.932     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 7999.716  ; 7999.932     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 7999.716  ; 7999.932     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 7999.716  ; 7999.932     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 7999.716  ; 7999.932     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
; 7999.717  ; 7999.933     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 7999.879  ; 8000.063     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 7999.880  ; 8000.064     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 7999.880  ; 8000.064     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 7999.880  ; 8000.064     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 7999.880  ; 8000.064     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 7999.880  ; 8000.064     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 7999.880  ; 8000.064     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 7999.880  ; 8000.064     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 7999.880  ; 8000.064     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
; 7999.965  ; 7999.965     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 7999.965  ; 7999.965     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 7999.986  ; 7999.986     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]|clk                                                 ;
; 7999.986  ; 7999.986     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]|clk                                                 ;
; 7999.986  ; 7999.986     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]|clk                                                 ;
; 7999.986  ; 7999.986     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]|clk                                                 ;
; 7999.986  ; 7999.986     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]|clk                                                 ;
; 7999.986  ; 7999.986     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]|clk                                                 ;
; 7999.986  ; 7999.986     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]|clk                                                 ;
; 7999.986  ; 7999.986     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]|clk                                                 ;
; 7999.987  ; 7999.987     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0|clk                                               ;
; 8000.012  ; 8000.012     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0|clk                                               ;
; 8000.013  ; 8000.013     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]|clk                                                 ;
; 8000.013  ; 8000.013     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]|clk                                                 ;
; 8000.013  ; 8000.013     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]|clk                                                 ;
; 8000.013  ; 8000.013     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]|clk                                                 ;
; 8000.013  ; 8000.013     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]|clk                                                 ;
; 8000.013  ; 8000.013     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]|clk                                                 ;
; 8000.013  ; 8000.013     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]|clk                                                 ;
; 8000.013  ; 8000.013     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]|clk                                                 ;
; 8000.033  ; 8000.033     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 8000.033  ; 8000.033     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 15997.513 ; 16000.000    ; 2.487          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; dotData    ; dotClock   ; 1.853 ; 2.045 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; 3.398 ; 3.385 ; Rise       ; dotClock        ;
; dotReg[*]  ; dotClock   ; 3.349 ; 3.196 ; Rise       ; dotClock        ;
;  dotReg[0] ; dotClock   ; 3.349 ; 3.196 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; 4.878 ; 5.226 ; Fall       ; dotClock        ;
; dotReg[*]  ; dotClock   ; 4.705 ; 4.513 ; Fall       ; dotClock        ;
;  dotReg[0] ; dotClock   ; 4.705 ; 4.513 ; Fall       ; dotClock        ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; dotData    ; dotClock   ; -1.030 ; -1.187 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; -0.826 ; -0.995 ; Rise       ; dotClock        ;
; dotReg[*]  ; dotClock   ; -2.276 ; -2.417 ; Rise       ; dotClock        ;
;  dotReg[0] ; dotClock   ; -2.276 ; -2.417 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; -1.370 ; -1.567 ; Fall       ; dotClock        ;
; dotReg[*]  ; dotClock   ; -1.376 ; -1.512 ; Fall       ; dotClock        ;
;  dotReg[0] ; dotClock   ; -1.376 ; -1.512 ; Fall       ; dotClock        ;
+------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+---------------+------------+--------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+--------+-------+------------+------------------------------------------------+
; pairE0        ; clock_50   ; 9.769  ; 9.368 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 9.769  ; 9.368 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 10.190 ; 9.698 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 10.190 ; 9.698 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 8.701  ; 8.358 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 8.701  ; 8.358 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 5.778  ; 5.590 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 5.778  ; 5.590 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 9.373  ; 8.929 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 9.373  ; 8.929 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 8.576  ; 8.428 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 8.576  ; 8.428 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 8.874  ; 8.710 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 8.874  ; 8.710 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 6.001  ; 5.970 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 6.001  ; 5.970 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 4.567  ; 4.280 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+--------+-------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; pairE0        ; clock_50   ; 5.720 ; 5.489 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 5.720 ; 5.489 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 6.316 ; 6.005 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 6.316 ; 6.005 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 5.826 ; 5.640 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 5.826 ; 5.640 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 4.813 ; 4.607 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 4.813 ; 4.607 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 6.396 ; 6.064 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 6.396 ; 6.064 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 4.986 ; 4.839 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 4.986 ; 4.839 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 5.642 ; 5.510 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 5.642 ; 5.510 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 5.027 ; 4.972 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 5.027 ; 4.972 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 4.035 ; 3.755 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; -8.078 ; -533.039      ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; -3.069 ; -3.069        ;
; dotClock                                       ; -1.741 ; -159.744      ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; dotClock                                       ; 0.120 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.311 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+------------------------------------------------+----------+---------------+
; Clock                                          ; Slack    ; End Point TNS ;
+------------------------------------------------+----------+---------------+
; dotClock                                       ; -3.000   ; -246.344      ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 1.966    ; 0.000         ;
; clock_50                                       ; 9.594    ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 7999.798 ; 0.000         ;
+------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                 ;
+--------+----------------+-----------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node   ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-----------+--------------+------------------------------------------------+--------------+------------+------------+
; -8.078 ; settings[2][0] ; greenE[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.223     ; 5.796      ;
; -8.004 ; settings[2][0] ; redE[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.223     ; 5.722      ;
; -7.989 ; settings[2][2] ; greenE[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.223     ; 5.707      ;
; -7.982 ; settings[2][1] ; greenE[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.223     ; 5.700      ;
; -7.978 ; settings[2][0] ; redO[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.024     ; 5.895      ;
; -7.974 ; settings[2][0] ; redO[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.024     ; 5.891      ;
; -7.960 ; settings[2][0] ; greenE[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.031     ; 5.870      ;
; -7.915 ; settings[2][2] ; redE[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.223     ; 5.633      ;
; -7.908 ; settings[2][1] ; redE[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.223     ; 5.626      ;
; -7.908 ; settings[2][3] ; greenE[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.223     ; 5.626      ;
; -7.891 ; settings[2][0] ; redE[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.030     ; 5.802      ;
; -7.889 ; settings[2][2] ; redO[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.024     ; 5.806      ;
; -7.885 ; settings[2][2] ; redO[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.024     ; 5.802      ;
; -7.882 ; settings[2][1] ; redO[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.024     ; 5.799      ;
; -7.878 ; settings[2][1] ; redO[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.024     ; 5.795      ;
; -7.875 ; settings[2][0] ; blueO[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.042     ; 5.774      ;
; -7.873 ; settings[2][0] ; blueE[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.031     ; 5.783      ;
; -7.871 ; settings[2][2] ; greenE[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.031     ; 5.781      ;
; -7.864 ; settings[2][1] ; greenE[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.031     ; 5.774      ;
; -7.834 ; settings[2][3] ; redE[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.223     ; 5.552      ;
; -7.808 ; settings[2][0] ; greenO[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.034     ; 5.715      ;
; -7.808 ; settings[2][3] ; redO[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.024     ; 5.725      ;
; -7.804 ; settings[2][0] ; greenO[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.034     ; 5.711      ;
; -7.804 ; settings[2][3] ; redO[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.024     ; 5.721      ;
; -7.802 ; settings[2][2] ; redE[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.030     ; 5.713      ;
; -7.795 ; settings[2][0] ; blueE[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.031     ; 5.705      ;
; -7.795 ; settings[2][1] ; redE[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.030     ; 5.706      ;
; -7.790 ; settings[2][3] ; greenE[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.031     ; 5.700      ;
; -7.786 ; settings[2][2] ; blueO[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.042     ; 5.685      ;
; -7.779 ; settings[2][4] ; greenE[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.223     ; 5.497      ;
; -7.779 ; settings[2][1] ; blueO[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.042     ; 5.678      ;
; -7.777 ; settings[2][1] ; blueE[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.031     ; 5.687      ;
; -7.758 ; settings[2][2] ; blueE[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.031     ; 5.668      ;
; -7.743 ; settings[2][0] ; redO[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.024     ; 5.660      ;
; -7.736 ; settings[2][0] ; blueE[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.031     ; 5.646      ;
; -7.721 ; settings[2][3] ; redE[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.030     ; 5.632      ;
; -7.719 ; settings[2][2] ; greenO[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.034     ; 5.626      ;
; -7.715 ; settings[2][2] ; greenO[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.034     ; 5.622      ;
; -7.713 ; settings[2][0] ; blueO[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.042     ; 5.612      ;
; -7.712 ; settings[2][1] ; greenO[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.034     ; 5.619      ;
; -7.710 ; settings[2][0] ; redE[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.223     ; 5.428      ;
; -7.708 ; settings[2][1] ; greenO[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.034     ; 5.615      ;
; -7.705 ; settings[2][4] ; redE[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.223     ; 5.423      ;
; -7.705 ; settings[2][3] ; blueO[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.042     ; 5.604      ;
; -7.699 ; settings[2][1] ; blueE[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.031     ; 5.609      ;
; -7.680 ; settings[2][2] ; blueE[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.031     ; 5.590      ;
; -7.679 ; settings[2][4] ; redO[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.024     ; 5.596      ;
; -7.677 ; settings[2][3] ; blueE[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.031     ; 5.587      ;
; -7.675 ; settings[2][4] ; redO[4]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.024     ; 5.592      ;
; -7.669 ; settings[2][0] ; redE[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.230     ; 5.380      ;
; -7.661 ; settings[2][4] ; greenE[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.031     ; 5.571      ;
; -7.656 ; settings[2][0] ; greenE[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.031     ; 5.566      ;
; -7.654 ; settings[2][2] ; redO[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.024     ; 5.571      ;
; -7.647 ; settings[2][1] ; redO[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.024     ; 5.564      ;
; -7.646 ; settings[2][0] ; blueO[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.042     ; 5.545      ;
; -7.640 ; settings[2][1] ; blueE[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.031     ; 5.550      ;
; -7.638 ; settings[2][3] ; greenO[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.034     ; 5.545      ;
; -7.634 ; settings[2][3] ; greenO[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.034     ; 5.541      ;
; -7.621 ; settings[2][2] ; redE[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.223     ; 5.339      ;
; -7.617 ; settings[2][1] ; blueO[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.042     ; 5.516      ;
; -7.617 ; settings[2][2] ; blueE[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.031     ; 5.527      ;
; -7.614 ; settings[2][0] ; greenE[2] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.037     ; 5.518      ;
; -7.614 ; settings[2][1] ; redE[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.223     ; 5.332      ;
; -7.599 ; settings[2][3] ; blueE[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.031     ; 5.509      ;
; -7.594 ; settings[2][2] ; blueO[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.042     ; 5.493      ;
; -7.592 ; settings[2][4] ; redE[5]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.030     ; 5.503      ;
; -7.580 ; settings[2][2] ; redE[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.230     ; 5.291      ;
; -7.576 ; settings[2][4] ; blueO[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.042     ; 5.475      ;
; -7.573 ; settings[2][1] ; redE[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.230     ; 5.284      ;
; -7.573 ; settings[2][3] ; redO[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.024     ; 5.490      ;
; -7.572 ; settings[2][0] ; greenO[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.034     ; 5.479      ;
; -7.567 ; settings[2][2] ; greenE[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.031     ; 5.477      ;
; -7.560 ; settings[2][1] ; greenE[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.031     ; 5.470      ;
; -7.550 ; settings[2][1] ; blueO[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.042     ; 5.449      ;
; -7.548 ; settings[2][4] ; blueE[5]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.031     ; 5.458      ;
; -7.540 ; settings[2][3] ; redE[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.223     ; 5.258      ;
; -7.527 ; settings[2][2] ; blueO[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.042     ; 5.426      ;
; -7.525 ; settings[2][3] ; blueE[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.031     ; 5.435      ;
; -7.524 ; settings[2][0] ; redO[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.025     ; 5.440      ;
; -7.518 ; settings[2][1] ; greenE[2] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.037     ; 5.422      ;
; -7.517 ; settings[2][2] ; greenE[2] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.037     ; 5.421      ;
; -7.509 ; settings[2][4] ; greenO[5] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.034     ; 5.416      ;
; -7.505 ; settings[2][4] ; greenO[4] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.034     ; 5.412      ;
; -7.503 ; settings[2][3] ; blueO[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.042     ; 5.402      ;
; -7.499 ; settings[2][3] ; redE[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.230     ; 5.210      ;
; -7.486 ; settings[2][3] ; greenE[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.031     ; 5.396      ;
; -7.483 ; settings[2][2] ; greenO[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.034     ; 5.390      ;
; -7.476 ; settings[2][1] ; greenO[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.034     ; 5.383      ;
; -7.470 ; settings[2][4] ; blueE[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.031     ; 5.380      ;
; -7.466 ; settings[2][0] ; blueE[2]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.031     ; 5.376      ;
; -7.444 ; settings[2][4] ; redO[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.024     ; 5.361      ;
; -7.436 ; settings[2][3] ; greenE[2] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.037     ; 5.340      ;
; -7.435 ; settings[2][2] ; redO[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.025     ; 5.351      ;
; -7.428 ; settings[2][1] ; redO[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.025     ; 5.344      ;
; -7.423 ; settings[2][3] ; blueO[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.042     ; 5.322      ;
; -7.411 ; settings[2][4] ; redE[3]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.223     ; 5.129      ;
; -7.402 ; settings[2][3] ; greenO[3] ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.034     ; 5.309      ;
; -7.396 ; settings[2][4] ; blueE[3]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.031     ; 5.306      ;
; -7.374 ; settings[2][4] ; blueO[4]  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.042     ; 5.273      ;
; -7.370 ; settings[2][4] ; redE[2]   ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.230     ; 5.081      ;
+--------+----------------+-----------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                 ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node        ; To Node            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -3.069    ; settings[3][5]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.051     ; 1.455      ;
; -2.993    ; settings[3][2]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.066     ; 1.364      ;
; -2.993    ; settings[3][0]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.066     ; 1.364      ;
; -2.961    ; settings[3][6]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.051     ; 1.347      ;
; -2.960    ; settings[3][1]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.066     ; 1.331      ;
; -2.933    ; settings[3][11]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.433     ; 0.937      ;
; -2.924    ; settings[3][4]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.066     ; 1.295      ;
; -2.893    ; settings[3][3]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.066     ; 1.264      ;
; -2.850    ; settings[3][12]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.320     ; 0.967      ;
; -2.835    ; settings[3][13]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.204     ; 1.068      ;
; -2.785    ; settings[3][15]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.309     ; 0.913      ;
; -2.705    ; settings[3][14]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.320     ; 0.822      ;
; -2.687    ; settings[3][9]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.303     ; 0.821      ;
; -2.683    ; settings[3][10]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.303     ; 0.817      ;
; -2.656    ; settings[3][7]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.051     ; 1.042      ;
; -2.535    ; settings[3][8]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.303     ; 0.669      ;
; 15998.211 ; pwmBrightness[3] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.039     ; 1.737      ;
; 15998.270 ; pwmBrightness[1] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.039     ; 1.678      ;
; 15998.310 ; pwmBrightness[6] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.039     ; 1.638      ;
; 15998.314 ; pwmBrightness[0] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.039     ; 1.634      ;
; 15998.388 ; pwmBrightness[2] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.039     ; 1.560      ;
; 15998.393 ; pwmBrightness[5] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.039     ; 1.555      ;
; 15998.465 ; pwmBrightness[4] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.039     ; 1.483      ;
; 15998.625 ; pwmBrightness[6] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.325      ;
; 15998.625 ; pwmBrightness[6] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.325      ;
; 15998.628 ; pwmBrightness[6] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.322      ;
; 15998.637 ; pwmBrightness[6] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.313      ;
; 15998.651 ; pwmBrightness[6] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.299      ;
; 15998.656 ; pwmBrightness[6] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.294      ;
; 15998.659 ; pwmBrightness[6] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.291      ;
; 15998.731 ; pwmBrightness[7] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.039     ; 1.217      ;
; 15998.747 ; pwmBrightness[1] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.203      ;
; 15998.771 ; pwmBrightness[7] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.179      ;
; 15998.771 ; pwmBrightness[7] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.179      ;
; 15998.774 ; pwmBrightness[7] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.176      ;
; 15998.783 ; pwmBrightness[7] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.167      ;
; 15998.791 ; pwmBrightness[4] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.159      ;
; 15998.791 ; pwmBrightness[4] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.159      ;
; 15998.791 ; pwmBrightness[4] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.159      ;
; 15998.793 ; pwmBrightness[0] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.157      ;
; 15998.794 ; pwmBrightness[4] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.156      ;
; 15998.794 ; pwmBrightness[4] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.156      ;
; 15998.795 ; pwmBrightness[4] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.155      ;
; 15998.796 ; pwmBrightness[1] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.154      ;
; 15998.797 ; pwmBrightness[7] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.153      ;
; 15998.798 ; pwmBrightness[1] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.152      ;
; 15998.802 ; pwmBrightness[7] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.148      ;
; 15998.805 ; pwmBrightness[7] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.145      ;
; 15998.805 ; pwmBrightness[4] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.145      ;
; 15998.812 ; pwmBrightness[0] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.138      ;
; 15998.842 ; pwmBrightness[0] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.108      ;
; 15998.854 ; pwmBrightness[5] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.096      ;
; 15998.854 ; pwmBrightness[5] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.096      ;
; 15998.854 ; pwmBrightness[5] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.096      ;
; 15998.857 ; pwmBrightness[5] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.093      ;
; 15998.857 ; pwmBrightness[5] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.093      ;
; 15998.858 ; pwmBrightness[5] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.092      ;
; 15998.863 ; pwmBrightness[1] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.087      ;
; 15998.863 ; pwmBrightness[2] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.087      ;
; 15998.868 ; pwmBrightness[5] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.082      ;
; 15998.877 ; pwmBrightness[0] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.073      ;
; 15998.881 ; pwmBrightness[2] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.069      ;
; 15998.892 ; pwmBrightness[3] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.058      ;
; 15998.912 ; pwmBrightness[2] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.038      ;
; 15998.915 ; pwmBrightness[3] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.035      ;
; 15998.934 ; pwmBrightness[1] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.016      ;
; 15998.941 ; pwmBrightness[3] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.009      ;
; 15998.946 ; pwmBrightness[2] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.004      ;
; 15998.948 ; pwmBrightness[0] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 1.002      ;
; 15998.980 ; pwmBrightness[3] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.970      ;
; 15999.014 ; pwmBrightness[0] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.936      ;
; 15999.017 ; pwmBrightness[2] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.933      ;
; 15999.052 ; pwmBrightness[1] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.898      ;
; 15999.063 ; pwmBrightness[2] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.887      ;
; 15999.108 ; pwmBrightness[1] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.842      ;
; 15999.145 ; pwmBrightness[0] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.805      ;
; 15999.154 ; pwmBrightness[0] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.796      ;
; 15999.192 ; pwmBrightness[2] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.758      ;
; 15999.192 ; pwmBrightness[1] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.758      ;
; 15999.233 ; pwmBrightness[3] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.717      ;
; 15999.235 ; pwmBrightness[3] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.715      ;
; 15999.364 ; pwmBrightness[3] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.586      ;
; 15999.392 ; pwmBrightness[2] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16000.000    ; -0.037     ; 0.558      ;
+-----------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dotClock'                                                                                                                                                               ;
+--------+--------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.741 ; hiLow        ; whichSetting[7]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.760     ; 1.488      ;
; -1.708 ; byteBitIn[1] ; writeAddress[12]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.509      ;
; -1.708 ; byteBitIn[1] ; writeAddress[0]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.509      ;
; -1.708 ; byteBitIn[1] ; writeAddress[1]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.509      ;
; -1.708 ; byteBitIn[1] ; writeAddress[2]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.509      ;
; -1.708 ; byteBitIn[1] ; writeAddress[3]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.509      ;
; -1.708 ; byteBitIn[1] ; writeAddress[4]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.509      ;
; -1.708 ; byteBitIn[1] ; writeAddress[5]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.509      ;
; -1.708 ; byteBitIn[1] ; writeAddress[6]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.509      ;
; -1.708 ; byteBitIn[1] ; writeAddress[7]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.509      ;
; -1.708 ; byteBitIn[1] ; writeAddress[8]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.509      ;
; -1.708 ; byteBitIn[1] ; writeAddress[9]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.509      ;
; -1.708 ; byteBitIn[1] ; writeAddress[10]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.509      ;
; -1.708 ; byteBitIn[1] ; writeAddress[11]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.509      ;
; -1.708 ; byteBitIn[1] ; writeAddress[13]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.509      ;
; -1.694 ; hiLow        ; whichSetting[6]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.760     ; 1.441      ;
; -1.665 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_we_reg       ; dotClock     ; dotClock    ; 0.500        ; -0.573     ; 1.621      ;
; -1.665 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ; dotClock     ; dotClock    ; 0.500        ; -0.573     ; 1.621      ;
; -1.663 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_datain_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.570     ; 1.622      ;
; -1.647 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_we_reg        ; dotClock     ; dotClock    ; 0.500        ; -0.606     ; 1.570      ;
; -1.647 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.606     ; 1.570      ;
; -1.646 ; hiLow        ; whichSetting[3]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.705     ; 1.448      ;
; -1.645 ; hiLow        ; whichSetting[5]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.760     ; 1.392      ;
; -1.645 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_datain_reg0   ; dotClock     ; dotClock    ; 0.500        ; -0.603     ; 1.571      ;
; -1.617 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_we_reg        ; dotClock     ; dotClock    ; 0.500        ; -0.619     ; 1.527      ;
; -1.617 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_address_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.619     ; 1.527      ;
; -1.615 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_datain_reg0   ; dotClock     ; dotClock    ; 0.500        ; -0.616     ; 1.528      ;
; -1.604 ; byteBitIn[2] ; writeAddress[12]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.405      ;
; -1.604 ; byteBitIn[2] ; writeAddress[0]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.405      ;
; -1.604 ; byteBitIn[2] ; writeAddress[1]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.405      ;
; -1.604 ; byteBitIn[2] ; writeAddress[2]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.405      ;
; -1.604 ; byteBitIn[2] ; writeAddress[3]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.405      ;
; -1.604 ; byteBitIn[2] ; writeAddress[4]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.405      ;
; -1.604 ; byteBitIn[2] ; writeAddress[5]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.405      ;
; -1.604 ; byteBitIn[2] ; writeAddress[6]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.405      ;
; -1.604 ; byteBitIn[2] ; writeAddress[7]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.405      ;
; -1.604 ; byteBitIn[2] ; writeAddress[8]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.405      ;
; -1.604 ; byteBitIn[2] ; writeAddress[9]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.405      ;
; -1.604 ; byteBitIn[2] ; writeAddress[10]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.405      ;
; -1.604 ; byteBitIn[2] ; writeAddress[11]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.405      ;
; -1.604 ; byteBitIn[2] ; writeAddress[13]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.405      ;
; -1.592 ; dataIn[1]    ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_datain_reg0   ; dotClock     ; dotClock    ; 0.500        ; -0.830     ; 1.291      ;
; -1.589 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_we_reg        ; dotClock     ; dotClock    ; 0.500        ; -0.583     ; 1.535      ;
; -1.589 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.583     ; 1.535      ;
; -1.587 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_datain_reg0   ; dotClock     ; dotClock    ; 0.500        ; -0.580     ; 1.536      ;
; -1.583 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_we_reg       ; dotClock     ; dotClock    ; 0.500        ; -0.465     ; 1.647      ;
; -1.583 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ; dotClock     ; dotClock    ; 0.500        ; -0.465     ; 1.647      ;
; -1.581 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_datain_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.462     ; 1.648      ;
; -1.578 ; hiLow        ; whichSetting[4]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.760     ; 1.325      ;
; -1.570 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_we_reg        ; dotClock     ; dotClock    ; 0.500        ; -0.610     ; 1.489      ;
; -1.570 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_address_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.610     ; 1.489      ;
; -1.568 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_datain_reg0   ; dotClock     ; dotClock    ; 0.500        ; -0.607     ; 1.490      ;
; -1.557 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_we_reg        ; dotClock     ; dotClock    ; 0.500        ; -0.578     ; 1.508      ;
; -1.557 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.578     ; 1.508      ;
; -1.555 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_datain_reg0   ; dotClock     ; dotClock    ; 0.500        ; -0.575     ; 1.509      ;
; -1.553 ; byteBitIn[0] ; writeAddress[12]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.354      ;
; -1.553 ; byteBitIn[0] ; writeAddress[0]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.354      ;
; -1.553 ; byteBitIn[0] ; writeAddress[1]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.354      ;
; -1.553 ; byteBitIn[0] ; writeAddress[2]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.354      ;
; -1.553 ; byteBitIn[0] ; writeAddress[3]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.354      ;
; -1.553 ; byteBitIn[0] ; writeAddress[4]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.354      ;
; -1.553 ; byteBitIn[0] ; writeAddress[5]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.354      ;
; -1.553 ; byteBitIn[0] ; writeAddress[6]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.354      ;
; -1.553 ; byteBitIn[0] ; writeAddress[7]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.354      ;
; -1.553 ; byteBitIn[0] ; writeAddress[8]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.354      ;
; -1.553 ; byteBitIn[0] ; writeAddress[9]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.354      ;
; -1.553 ; byteBitIn[0] ; writeAddress[10]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.354      ;
; -1.553 ; byteBitIn[0] ; writeAddress[11]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.354      ;
; -1.553 ; byteBitIn[0] ; writeAddress[13]                                                                                       ; dotClock     ; dotClock    ; 0.500        ; -0.706     ; 1.354      ;
; -1.545 ; hiLow        ; whichSetting[2]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.760     ; 1.292      ;
; -1.520 ; hiLow        ; whichSetting[1]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.760     ; 1.267      ;
; -1.507 ; byteBitIn[1] ; whichSetting[3]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.661     ; 1.353      ;
; -1.505 ; dataIn[3]    ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_datain_reg0   ; dotClock     ; dotClock    ; 0.500        ; -0.830     ; 1.204      ;
; -1.504 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_we_reg       ; dotClock     ; dotClock    ; 0.500        ; -0.666     ; 1.367      ;
; -1.504 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_address_reg0 ; dotClock     ; dotClock    ; 0.500        ; -0.666     ; 1.367      ;
; -1.503 ; dataIn[5]    ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_datain_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.818     ; 1.214      ;
; -1.502 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_datain_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.663     ; 1.368      ;
; -1.497 ; dataIn[6]    ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_datain_reg0   ; dotClock     ; dotClock    ; 0.500        ; -0.843     ; 1.183      ;
; -1.473 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_we_reg       ; dotClock     ; dotClock    ; 0.500        ; -0.615     ; 1.387      ;
; -1.473 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ; dotClock     ; dotClock    ; 0.500        ; -0.615     ; 1.387      ;
; -1.471 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_datain_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.612     ; 1.388      ;
; -1.466 ; dataIn[6]    ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_datain_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.797     ; 1.198      ;
; -1.461 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_we_reg       ; dotClock     ; dotClock    ; 0.500        ; -0.625     ; 1.365      ;
; -1.461 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.500        ; -0.625     ; 1.365      ;
; -1.459 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_datain_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.622     ; 1.366      ;
; -1.440 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_we_reg        ; dotClock     ; dotClock    ; 0.500        ; -0.465     ; 1.504      ;
; -1.440 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_address_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.465     ; 1.504      ;
; -1.438 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_datain_reg0   ; dotClock     ; dotClock    ; 0.500        ; -0.462     ; 1.505      ;
; -1.437 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_we_reg        ; dotClock     ; dotClock    ; 0.500        ; -0.596     ; 1.370      ;
; -1.437 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.596     ; 1.370      ;
; -1.435 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_datain_reg0   ; dotClock     ; dotClock    ; 0.500        ; -0.593     ; 1.371      ;
; -1.414 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_we_reg        ; dotClock     ; dotClock    ; 0.500        ; -0.606     ; 1.337      ;
; -1.414 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_address_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.606     ; 1.337      ;
; -1.412 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_datain_reg0   ; dotClock     ; dotClock    ; 0.500        ; -0.603     ; 1.338      ;
; -1.411 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_we_reg        ; dotClock     ; dotClock    ; 0.500        ; -0.597     ; 1.343      ;
; -1.411 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.500        ; -0.597     ; 1.343      ;
; -1.409 ; writeEnable  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_datain_reg0   ; dotClock     ; dotClock    ; 0.500        ; -0.594     ; 1.344      ;
; -1.396 ; byteBitIn[2] ; whichSetting[3]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.661     ; 1.242      ;
; -1.394 ; dataIn[1]    ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_datain_reg0   ; dotClock     ; dotClock    ; 0.500        ; -0.802     ; 1.121      ;
; -1.345 ; byteBitIn[0] ; whichSetting[3]                                                                                        ; dotClock     ; dotClock    ; 0.500        ; -0.661     ; 1.191      ;
+--------+--------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dotClock'                                                                                                                                                                                  ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.120 ; byteBuild[3]                    ; settings[3][11]                                                                                        ; dotClock     ; dotClock    ; -0.500       ; 0.827      ; 0.531      ;
; 0.131 ; byteBuild[7]                    ; settings[3][15]                                                                                        ; dotClock     ; dotClock    ; -0.500       ; 0.712      ; 0.427      ;
; 0.149 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.379      ; 0.632      ;
; 0.158 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.379      ; 0.641      ;
; 0.160 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.379      ; 0.643      ;
; 0.166 ; writeAddress[11]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.221      ; 0.491      ;
; 0.171 ; writeAddress[0]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.221      ; 0.496      ;
; 0.174 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.218      ; 0.496      ;
; 0.178 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.221      ; 0.503      ;
; 0.185 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.221      ; 0.510      ;
; 0.187 ; writeAddress[10]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.221      ; 0.512      ;
; 0.188 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.219      ; 0.511      ;
; 0.188 ; writeAddress[10]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.379      ; 0.671      ;
; 0.193 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.219      ; 0.516      ;
; 0.194 ; writeAddress[8]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.221      ; 0.519      ;
; 0.195 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.221      ; 0.520      ;
; 0.195 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.221      ; 0.520      ;
; 0.195 ; writeAddress[9]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.221      ; 0.520      ;
; 0.199 ; byteBitIn[1]                    ; byteBitIn[1]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; byteBitIn[2]                    ; byteBitIn[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; hiLow                           ; hiLow                                                                                                  ; dotClock     ; dotClock    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; writeEnable                     ; writeEnable                                                                                            ; dotClock     ; dotClock    ; 0.000        ; 0.024      ; 0.307      ;
; 0.200 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.379      ; 0.683      ;
; 0.201 ; byteBuild[0]                    ; byteBuild[0]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; byteBuild[1]                    ; byteBuild[1]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; byteBuild[2]                    ; byteBuild[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; byteBuild[3]                    ; byteBuild[3]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; byteBuild[4]                    ; byteBuild[4]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; byteBuild[5]                    ; byteBuild[5]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; byteBuild[6]                    ; byteBuild[6]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; byteBuild[7]                    ; byteBuild[7]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; startingRaster.0010000000000000 ; startingRaster.0010000000000000                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.307      ;
; 0.205 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.221      ; 0.530      ;
; 0.206 ; byteBitIn[0]                    ; byteBitIn[0]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.024      ; 0.314      ;
; 0.211 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.221      ; 0.536      ;
; 0.213 ; writeAddress[9]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.379      ; 0.696      ;
; 0.221 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.379      ; 0.704      ;
; 0.228 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.189      ; 0.521      ;
; 0.239 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.200      ; 0.543      ;
; 0.263 ; byteBuild[1]                    ; settings[3][9]                                                                                         ; dotClock     ; dotClock    ; -0.500       ; 0.706      ; 0.553      ;
; 0.299 ; byteBuild[1]                    ; settings[0][1]                                                                                         ; dotClock     ; dotClock    ; -0.500       ; 0.778      ; 0.661      ;
; 0.300 ; byteBuild[6]                    ; settings[3][14]                                                                                        ; dotClock     ; dotClock    ; -0.500       ; 0.698      ; 0.582      ;
; 0.305 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.209      ; 0.618      ;
; 0.312 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.209      ; 0.625      ;
; 0.313 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.218      ; 0.635      ;
; 0.314 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.218      ; 0.636      ;
; 0.314 ; byteBuild[2]                    ; settings[3][10]                                                                                        ; dotClock     ; dotClock    ; -0.500       ; 0.706      ; 0.604      ;
; 0.317 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.219      ; 0.640      ;
; 0.318 ; writeAddress[13]                ; writeAddress[13]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.424      ;
; 0.319 ; writeAddress[1]                 ; writeAddress[1]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; writeAddress[3]                 ; writeAddress[3]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; writeAddress[9]                 ; writeAddress[9]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; writeAddress[11]                ; writeAddress[11]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.425      ;
; 0.320 ; writeAddress[5]                 ; writeAddress[5]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; writeAddress[7]                 ; writeAddress[7]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.426      ;
; 0.321 ; writeAddress[2]                 ; writeAddress[2]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; writeAddress[6]                 ; writeAddress[6]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; writeAddress[12]                ; writeAddress[12]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.427      ;
; 0.322 ; writeAddress[8]                 ; writeAddress[8]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.428      ;
; 0.322 ; writeAddress[10]                ; writeAddress[10]                                                                                       ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.428      ;
; 0.323 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.209      ; 0.636      ;
; 0.324 ; writeAddress[2]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.219      ; 0.647      ;
; 0.324 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.209      ; 0.637      ;
; 0.331 ; writeAddress[4]                 ; writeAddress[4]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.437      ;
; 0.332 ; writeAddress[0]                 ; writeAddress[0]                                                                                        ; dotClock     ; dotClock    ; 0.000        ; 0.022      ; 0.438      ;
; 0.335 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.209      ; 0.648      ;
; 0.345 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.204      ; 0.653      ;
; 0.346 ; writeAddress[1]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.200      ; 0.650      ;
; 0.346 ; byteBuild[6]                    ; settings[5][6]                                                                                         ; dotClock     ; dotClock    ; -0.500       ; 0.676      ; 0.606      ;
; 0.348 ; byteBuild[5]                    ; settings[1][13]                                                                                        ; dotClock     ; dotClock    ; -0.500       ; 0.787      ; 0.719      ;
; 0.350 ; byteBuild[5]                    ; settings[0][5]                                                                                         ; dotClock     ; dotClock    ; -0.500       ; 0.729      ; 0.663      ;
; 0.354 ; byteBitIn[1]                    ; byteBitIn[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.026      ; 0.464      ;
; 0.357 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.218      ; 0.679      ;
; 0.357 ; writeAddress[9]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.219      ; 0.680      ;
; 0.359 ; byteBitIn[0]                    ; byteBitIn[1]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.026      ; 0.469      ;
; 0.360 ; byteBitIn[0]                    ; byteBitIn[2]                                                                                           ; dotClock     ; dotClock    ; 0.000        ; 0.026      ; 0.470      ;
; 0.362 ; byteBitIn[2]                    ; hiLow                                                                                                  ; dotClock     ; dotClock    ; 0.000        ; 0.116      ; 0.562      ;
; 0.363 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.219      ; 0.686      ;
; 0.363 ; byteBuild[1]                    ; settings[1][1]                                                                                         ; dotClock     ; dotClock    ; -0.500       ; 0.714      ; 0.661      ;
; 0.364 ; byteBuild[6]                    ; settings[1][14]                                                                                        ; dotClock     ; dotClock    ; -0.500       ; 0.787      ; 0.735      ;
; 0.365 ; writeAddress[4]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.200      ; 0.669      ;
; 0.365 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.218      ; 0.687      ;
; 0.366 ; writeAddress[10]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.218      ; 0.688      ;
; 0.366 ; byteBuild[7]                    ; settings[1][15]                                                                                        ; dotClock     ; dotClock    ; -0.500       ; 0.787      ; 0.737      ;
; 0.369 ; writeAddress[12]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.379      ; 0.852      ;
; 0.374 ; writeAddress[7]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.189      ; 0.667      ;
; 0.376 ; byteBuild[3]                    ; settings[1][11]                                                                                        ; dotClock     ; dotClock    ; -0.500       ; 0.787      ; 0.747      ;
; 0.376 ; byteBuild[5]                    ; settings[1][5]                                                                                         ; dotClock     ; dotClock    ; -0.500       ; 0.761      ; 0.721      ;
; 0.380 ; byteBuild[1]                    ; settings[1][9]                                                                                         ; dotClock     ; dotClock    ; -0.500       ; 0.787      ; 0.751      ;
; 0.382 ; byteBuild[2]                    ; settings[1][10]                                                                                        ; dotClock     ; dotClock    ; -0.500       ; 0.787      ; 0.753      ;
; 0.387 ; byteBuild[2]                    ; settings[1][2]                                                                                         ; dotClock     ; dotClock    ; -0.500       ; 0.714      ; 0.685      ;
; 0.389 ; byteBuild[4]                    ; settings[0][4]                                                                                         ; dotClock     ; dotClock    ; -0.500       ; 0.693      ; 0.666      ;
; 0.390 ; byteBuild[7]                    ; settings[1][7]                                                                                         ; dotClock     ; dotClock    ; -0.500       ; 0.761      ; 0.735      ;
; 0.391 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.209      ; 0.704      ;
; 0.395 ; writeAddress[3]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.146      ; 0.645      ;
; 0.398 ; writeAddress[10]                ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ; dotClock     ; dotClock    ; 0.000        ; 0.219      ; 0.721      ;
; 0.401 ; byteBuild[3]                    ; settings[1][3]                                                                                         ; dotClock     ; dotClock    ; -0.500       ; 0.761      ; 0.746      ;
; 0.404 ; byteBuild[7]                    ; dataIn[7]                                                                                              ; dotClock     ; dotClock    ; -0.500       ; 0.781      ; 0.769      ;
; 0.405 ; byteBuild[5]                    ; settings[5][5]                                                                                         ; dotClock     ; dotClock    ; -0.500       ; 0.740      ; 0.729      ;
; 0.408 ; writeAddress[6]                 ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ; dotClock     ; dotClock    ; 0.000        ; 0.200      ; 0.712      ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+-------+------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                                                                                                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.186 ; which_bit[2]     ; which_bit[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; which_bit[3]     ; which_bit[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; which_bit[1]     ; which_bit[1]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; which_bit[0]     ; which_bit[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.207 ; readAddress[7]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.495      ;
; 0.208 ; currentPixel[11] ; readAddress[11]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.211 ; readAddress[7]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.503      ;
; 0.211 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.505      ;
; 0.212 ; currentPixel[8]  ; readAddress[8]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.213 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.505      ;
; 0.213 ; readAddress[11]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.501      ;
; 0.213 ; which_bit[1]     ; which_bit[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.334      ;
; 0.214 ; readAddress[0]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.503      ;
; 0.215 ; readAddress[7]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 0.512      ;
; 0.215 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 0.512      ;
; 0.216 ; readAddress[3]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.501      ;
; 0.217 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.512      ;
; 0.219 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.500      ;
; 0.219 ; which_bit[2]     ; which_bit[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.340      ;
; 0.220 ; which_bit[2]     ; which_bit[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.341      ;
; 0.223 ; readAddress[7]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.517      ;
; 0.224 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.509      ;
; 0.224 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.506      ;
; 0.226 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 0.501      ;
; 0.228 ; readAddress[3]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 0.503      ;
; 0.228 ; readAddress[4]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.510      ;
; 0.236 ; readAddress[7]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.518      ;
; 0.238 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.528      ;
; 0.239 ; readAddress[11]  ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.521      ;
; 0.239 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.527      ;
; 0.244 ; readAddress[2]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.531      ;
; 0.272 ; currentPixel[5]  ; readAddress[5]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.284 ; currentPixel[7]  ; readAddress[7]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.405      ;
; 0.289 ; currentPixel[9]  ; readAddress[9]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.408      ;
; 0.298 ; which_bit[3]     ; which_bit[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.303 ; pixelYcount[15]  ; pixelYcount[15]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; pixelX[6]        ; pixelX[6]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; pixelYcount[13]  ; pixelYcount[13]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; pixelYcount[11]  ; pixelYcount[11]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; pixelYcount[5]   ; pixelYcount[5]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; pixelYcount[3]   ; pixelYcount[3]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; pixelYcount[1]   ; pixelYcount[1]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; vCurrent[11]     ; vCurrent[11]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; vCurrent[13]     ; vCurrent[13]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; vCurrent[5]      ; vCurrent[5]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; vCurrent[1]      ; vCurrent[1]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; hCurrent[15]     ; hCurrent[15]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; pixelX[5]        ; pixelX[5]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; pixelYcount[9]   ; pixelYcount[9]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; pixelYcount[7]   ; pixelYcount[7]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; pixelYcount[6]   ; pixelYcount[6]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; pixelY[7]        ; pixelY[7]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; pixelY[6]        ; pixelY[6]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vCurrent[7]      ; vCurrent[7]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vCurrent[2]      ; vCurrent[2]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; hCurrent[13]     ; hCurrent[13]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; hCurrent[11]     ; hCurrent[11]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; hCurrent[5]      ; hCurrent[5]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; hCurrent[3]      ; hCurrent[3]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; hCurrent[1]      ; hCurrent[1]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; pixelX[7]        ; pixelX[7]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; pixelYcount[14]  ; pixelYcount[14]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; pixelYcount[8]   ; pixelYcount[8]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; pixelYcount[4]   ; pixelYcount[4]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; pixelYcount[2]   ; pixelYcount[2]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; vCurrent[14]     ; vCurrent[14]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; vCurrent[8]      ; vCurrent[8]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; hCurrent[9]      ; hCurrent[9]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; hCurrent[7]      ; hCurrent[7]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; hCurrent[6]      ; hCurrent[6]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; hCurrent[2]      ; hCurrent[2]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; pixelYcount[12]  ; pixelYcount[12]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; pixelYcount[10]  ; pixelYcount[10]                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; vCurrent[12]     ; vCurrent[12]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; hCurrent[14]     ; hCurrent[14]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; hCurrent[8]      ; hCurrent[8]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; hCurrent[12]     ; hCurrent[12]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; pixelY[5]        ; pixelY[5]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.315 ; vCurrent[15]     ; vCurrent[15]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.316 ; dataEnable       ; greenE[5]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.635      ;
; 0.316 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.605      ;
; 0.316 ; pixelYcount[0]   ; pixelYcount[0]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; vCurrent[9]      ; vCurrent[9]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; hCurrent[0]      ; hCurrent[0]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.319 ; dataEnable       ; redE[5]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.638      ;
; 0.319 ; dataEnable       ; greenE[3]                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.638      ;
; 0.327 ; vCurrent[0]      ; vCurrent[0]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.448      ;
; 0.327 ; which_bit[1]     ; which_bit[0]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.448      ;
; 0.334 ; readAddress[4]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.615      ;
; 0.334 ; which_bit[0]     ; which_bit[2]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.455      ;
; 0.334 ; which_bit[0]     ; which_bit[3]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.455      ;
; 0.334 ; which_bit[0]     ; which_bit[1]                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.455      ;
; 0.336 ; readAddress[1]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.631      ;
; 0.338 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.620      ;
; 0.339 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.630      ;
; 0.344 ; readAddress[8]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 0.641      ;
; 0.346 ; readAddress[4]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.631      ;
; 0.346 ; readAddress[4]   ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.633      ;
; 0.347 ; currentPixel[4]  ; readAddress[4]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.468      ;
; 0.348 ; currentPixel[6]  ; readAddress[6]                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.469      ;
+-------+------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                              ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.311 ; pwmBrightness[2] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.432      ;
; 0.416 ; pwmBrightness[3] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.537      ;
; 0.419 ; pwmBrightness[3] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.540      ;
; 0.421 ; pwmBrightness[3] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.542      ;
; 0.458 ; pwmBrightness[5] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; pwmBrightness[1] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.580      ;
; 0.463 ; pwmBrightness[1] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.584      ;
; 0.467 ; pwmBrightness[7] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.588      ;
; 0.471 ; pwmBrightness[3] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.592      ;
; 0.471 ; pwmBrightness[0] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.592      ;
; 0.473 ; pwmBrightness[0] ; pwmBrightness[2]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.594      ;
; 0.474 ; pwmBrightness[0] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.595      ;
; 0.476 ; pwmBrightness[0] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.597      ;
; 0.516 ; pwmBrightness[4] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.637      ;
; 0.521 ; pwmBrightness[6] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.642      ;
; 0.525 ; pwmBrightness[1] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.646      ;
; 0.529 ; pwmBrightness[1] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; pwmBrightness[1] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.651      ;
; 0.532 ; pwmBrightness[3] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.653      ;
; 0.553 ; pwmBrightness[3] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.674      ;
; 0.553 ; pwmBrightness[3] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.674      ;
; 0.566 ; pwmBrightness[2] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.687      ;
; 0.569 ; pwmBrightness[2] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.690      ;
; 0.571 ; pwmBrightness[2] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.692      ;
; 0.581 ; pwmBrightness[0] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.702      ;
; 0.581 ; pwmBrightness[0] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.702      ;
; 0.602 ; pwmBrightness[0] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.723      ;
; 0.602 ; pwmBrightness[0] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.723      ;
; 0.615 ; pwmBrightness[6] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.736      ;
; 0.616 ; pwmBrightness[4] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.737      ;
; 0.626 ; pwmBrightness[1] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.747      ;
; 0.626 ; pwmBrightness[1] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.747      ;
; 0.627 ; pwmBrightness[2] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.748      ;
; 0.647 ; pwmBrightness[1] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.768      ;
; 0.667 ; pwmBrightness[5] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.788      ;
; 0.675 ; pwmBrightness[5] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.796      ;
; 0.679 ; pwmBrightness[4] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.800      ;
; 0.687 ; pwmBrightness[4] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.808      ;
; 0.688 ; pwmBrightness[2] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.809      ;
; 0.695 ; pwmBrightness[2] ; pwmBrightness[7]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.816      ;
; 0.704 ; pwmBrightness[2] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.825      ;
; 0.791 ; pwmBrightness[5] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.912      ;
; 0.793 ; pwmBrightness[5] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.914      ;
; 0.803 ; pwmBrightness[5] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.924      ;
; 0.811 ; pwmBrightness[5] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.932      ;
; 0.845 ; pwmBrightness[4] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.966      ;
; 0.855 ; pwmBrightness[4] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.976      ;
; 0.863 ; pwmBrightness[4] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.984      ;
; 0.943 ; pwmBrightness[7] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.064      ;
; 0.951 ; pwmBrightness[7] ; pwmBrightness[6]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.072      ;
; 0.957 ; pwmBrightness[7] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.078      ;
; 0.969 ; pwmBrightness[7] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.090      ;
; 0.975 ; pwmBrightness[7] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.096      ;
; 0.978 ; pwmBrightness[7] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.099      ;
; 0.981 ; pwmBrightness[7] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.100      ;
; 1.062 ; pwmBrightness[6] ; pwmBrightness[4]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.183      ;
; 1.076 ; pwmBrightness[6] ; pwmBrightness[0]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.197      ;
; 1.088 ; pwmBrightness[6] ; pwmBrightness[3]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.209      ;
; 1.094 ; pwmBrightness[6] ; pwmBrightness[5]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.215      ;
; 1.097 ; pwmBrightness[6] ; pwmBrightness[1]   ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.218      ;
; 1.130 ; pwmBrightness[4] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.249      ;
; 1.134 ; pwmBrightness[5] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.253      ;
; 1.205 ; pwmBrightness[2] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.324      ;
; 1.255 ; pwmBrightness[6] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.374      ;
; 1.262 ; pwmBrightness[1] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.381      ;
; 1.267 ; pwmBrightness[0] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.386      ;
; 1.395 ; pwmBrightness[3] ; backlight_pwm~reg0 ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.514      ;
; 2.922 ; settings[3][8]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.026     ; 0.580      ;
; 2.992 ; settings[3][7]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.784     ; 0.892      ;
; 3.082 ; settings[3][9]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.026     ; 0.740      ;
; 3.084 ; settings[3][10]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.026     ; 0.742      ;
; 3.095 ; settings[3][14]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.042     ; 0.737      ;
; 3.197 ; settings[3][4]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.798     ; 1.083      ;
; 3.197 ; settings[3][15]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.032     ; 0.849      ;
; 3.210 ; settings[3][3]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.798     ; 1.096      ;
; 3.227 ; settings[3][6]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.784     ; 1.127      ;
; 3.243 ; settings[3][13]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.931     ; 0.996      ;
; 3.262 ; settings[3][2]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.798     ; 1.148      ;
; 3.268 ; settings[3][12]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.042     ; 0.910      ;
; 3.272 ; settings[3][0]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.798     ; 1.158      ;
; 3.275 ; settings[3][5]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.784     ; 1.175      ;
; 3.275 ; settings[3][1]   ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -1.798     ; 1.161      ;
; 3.295 ; settings[3][11]  ; backlight_pwm~reg0 ; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; -2.151     ; 0.828      ;
+-------+------------------+--------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'dotClock'                                                                                                                                 ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                 ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; dotClock ; Rise       ; dotClock                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; byteBitIn[0]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; byteBitIn[1]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; byteBitIn[2]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; byteBuild[0]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; byteBuild[1]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; byteBuild[2]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; byteBuild[3]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; byteBuild[4]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; byteBuild[5]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; byteBuild[6]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; byteBuild[7]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; dataIn[0]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; dataIn[1]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; dataIn[2]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; dataIn[3]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; dataIn[4]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; dataIn[5]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; dataIn[6]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; dataIn[7]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; hiLow                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][0]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][10]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][11]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][12]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][13]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][14]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][15]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][1]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][2]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][3]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][4]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][5]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][6]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][7]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][8]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[0][9]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][0]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][10]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][11]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][12]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][13]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][14]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][15]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][1]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][2]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][3]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][4]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][5]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][6]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][7]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dotClock ; Fall       ; settings[1][8]                                                                                         ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+-------+--------------+----------------+-----------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                          ; Clock Edge ; Target                                                                                                 ;
+-------+--------------+----------------+-----------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+
; 1.966 ; 2.196        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10                    ;
; 1.966 ; 2.196        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11                    ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14                    ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15                    ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3                     ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4                     ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6                     ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9                     ;
; 1.967 ; 2.197        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0                     ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1                     ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12                    ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13                    ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7                     ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8                     ;
; 1.968 ; 2.198        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 1.969 ; 2.199        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5                     ;
; 1.969 ; 2.199        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 1.970 ; 2.200        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2                     ;
; 1.970 ; 2.200        ; 0.230          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:u2|altsyncram:altsyncram_component|altsyncram_2im1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 2.002 ; 2.186        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[2]                                                                                               ;
; 2.002 ; 2.186        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[3]                                                                                               ;
; 2.002 ; 2.186        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[4]                                                                                               ;
; 2.002 ; 2.186        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[5]                                                                                               ;
; 2.002 ; 2.186        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[3]                                                                                                ;
; 2.002 ; 2.186        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[4]                                                                                                ;
; 2.002 ; 2.186        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[5]                                                                                                ;
; 2.003 ; 2.187        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[2]                                                                                                ;
; 2.005 ; 2.189        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[5]                                                                                                ;
; 2.006 ; 2.190        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[2]                                                                                               ;
; 2.006 ; 2.190        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[3]                                                                                               ;
; 2.006 ; 2.190        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[4]                                                                                               ;
; 2.006 ; 2.190        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[5]                                                                                               ;
; 2.006 ; 2.190        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[2]                                                                                              ;
; 2.006 ; 2.190        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[3]                                                                                              ;
; 2.006 ; 2.190        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[5]                                                                                              ;
; 2.006 ; 2.190        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[2]                                                                                              ;
; 2.006 ; 2.190        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[3]                                                                                              ;
; 2.006 ; 2.190        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[4]                                                                                              ;
; 2.006 ; 2.190        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[5]                                                                                              ;
; 2.006 ; 2.190        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[13]                                                                                        ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[12]                                                                                        ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[0]                                                                                         ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[10]                                                                                        ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[11]                                                                                        ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[12]                                                                                        ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[13]                                                                                        ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[14]                                                                                        ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[15]                                                                                        ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[1]                                                                                         ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[2]                                                                                         ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[3]                                                                                         ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[4]                                                                                         ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[5]                                                                                         ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[6]                                                                                         ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[7]                                                                                         ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[8]                                                                                         ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[9]                                                                                         ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[9]                                                                                         ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[1]                                                                                               ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[0]                                                                                        ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[10]                                                                                       ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[11]                                                                                       ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[12]                                                                                       ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[13]                                                                                       ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[1]                                                                                        ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[2]                                                                                        ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[3]                                                                                        ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[4]                                                                                        ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[5]                                                                                        ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[6]                                                                                        ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[7]                                                                                        ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[8]                                                                                        ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[9]                                                                                        ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dataEnable                                                                                             ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[1]                                                                                              ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[4]                                                                                              ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[1]                                                                                              ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[0]                                                                                            ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[10]                                                                                           ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[11]                                                                                           ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[12]                                                                                           ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[13]                                                                                           ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[14]                                                                                           ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[15]                                                                                           ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[1]                                                                                            ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[2]                                                                                            ;
; 2.029 ; 2.213        ; 0.184          ; Low Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[3]                                                                                            ;
+-------+--------------+----------------+-----------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_50'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock_50 ; Rise       ; clock_50                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                        ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 7999.798  ; 8000.014     ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 7999.799  ; 7999.983     ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0|clk                                               ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]|clk                                                 ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]|clk                                                 ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]|clk                                                 ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]|clk                                                 ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]|clk                                                 ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]|clk                                                 ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]|clk                                                 ;
; 7999.979  ; 7999.979     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]|clk                                                 ;
; 7999.999  ; 7999.999     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 7999.999  ; 7999.999     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 8000.001  ; 8000.001     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 8000.001  ; 8000.001     ; 0.000          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0|clk                                               ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]|clk                                                 ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]|clk                                                 ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]|clk                                                 ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]|clk                                                 ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]|clk                                                 ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]|clk                                                 ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]|clk                                                 ;
; 8000.020  ; 8000.020     ; 0.000          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]|clk                                                 ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; backlight_pwm~reg0                                                   ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[0]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[1]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[2]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[3]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[4]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[5]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[6]                                                     ;
; 15998.000 ; 16000.000    ; 2.000          ; Min Period       ; u1|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pwmBrightness[7]                                                     ;
+-----------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; dotData    ; dotClock   ; 1.142 ; 2.032 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; 1.757 ; 2.645 ; Rise       ; dotClock        ;
; dotReg[*]  ; dotClock   ; 1.708 ; 2.546 ; Rise       ; dotClock        ;
;  dotReg[0] ; dotClock   ; 1.708 ; 2.546 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; 1.816 ; 2.631 ; Fall       ; dotClock        ;
; dotReg[*]  ; dotClock   ; 1.534 ; 2.430 ; Fall       ; dotClock        ;
;  dotReg[0] ; dotClock   ; 1.534 ; 2.430 ; Fall       ; dotClock        ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; dotData    ; dotClock   ; -0.763 ; -1.604 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; -0.641 ; -1.421 ; Rise       ; dotClock        ;
; dotReg[*]  ; dotClock   ; -1.276 ; -2.042 ; Rise       ; dotClock        ;
;  dotReg[0] ; dotClock   ; -1.276 ; -2.042 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; -0.175 ; -0.986 ; Fall       ; dotClock        ;
; dotReg[*]  ; dotClock   ; -0.164 ; -0.946 ; Fall       ; dotClock        ;
;  dotReg[0] ; dotClock   ; -0.164 ; -0.946 ; Fall       ; dotClock        ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; pairE0        ; clock_50   ; 4.736 ; 4.880 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 4.736 ; 4.880 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 4.907 ; 5.093 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 4.907 ; 5.093 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 4.263 ; 4.456 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 4.263 ; 4.456 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 2.814 ; 2.898 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 2.814 ; 2.898 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 4.562 ; 4.694 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 4.562 ; 4.694 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 4.233 ; 4.348 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 4.233 ; 4.348 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 4.448 ; 4.563 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 4.448 ; 4.563 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 3.016 ; 3.160 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 3.016 ; 3.160 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 2.285 ; 2.281 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; pairE0        ; clock_50   ; 2.709 ; 2.799 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 2.709 ; 2.799 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 2.982 ; 3.103 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 2.982 ; 3.103 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 2.802 ; 3.016 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 2.802 ; 3.016 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 2.299 ; 2.382 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 2.299 ; 2.382 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 3.005 ; 3.135 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 3.005 ; 3.135 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 2.391 ; 2.464 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 2.391 ; 2.464 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 2.740 ; 2.941 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 2.740 ; 2.941 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 2.493 ; 2.635 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 2.493 ; 2.635 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 2.020 ; 2.014 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+-------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                           ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; -16.958   ; 0.120 ; N/A      ; N/A     ; -3.201              ;
;  clock_50                                       ; N/A       ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  dotClock                                       ; -3.604    ; 0.120 ; N/A      ; N/A     ; -3.201              ;
;  u1|altpll_component|auto_generated|pll1|clk[0] ; -16.958   ; 0.186 ; N/A      ; N/A     ; 0.263               ;
;  u1|altpll_component|auto_generated|pll1|clk[1] ; -6.117    ; 0.311 ; N/A      ; N/A     ; 7999.716            ;
; Design-wide TNS                                 ; -1591.873 ; 0.0   ; 0.0      ; 0.0     ; -326.566            ;
;  clock_50                                       ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  dotClock                                       ; -442.445  ; 0.000 ; N/A      ; N/A     ; -326.566            ;
;  u1|altpll_component|auto_generated|pll1|clk[0] ; -1143.311 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u1|altpll_component|auto_generated|pll1|clk[1] ; -6.117    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; dotData    ; dotClock   ; 2.178 ; 2.614 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; 3.799 ; 4.084 ; Rise       ; dotClock        ;
; dotReg[*]  ; dotClock   ; 3.744 ; 3.867 ; Rise       ; dotClock        ;
;  dotReg[0] ; dotClock   ; 3.744 ; 3.867 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; 5.346 ; 5.863 ; Fall       ; dotClock        ;
; dotReg[*]  ; dotClock   ; 5.058 ; 5.160 ; Fall       ; dotClock        ;
;  dotReg[0] ; dotClock   ; 5.058 ; 5.160 ; Fall       ; dotClock        ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; dotData    ; dotClock   ; -0.763 ; -1.187 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; -0.641 ; -0.995 ; Rise       ; dotClock        ;
; dotReg[*]  ; dotClock   ; -1.276 ; -2.042 ; Rise       ; dotClock        ;
;  dotReg[0] ; dotClock   ; -1.276 ; -2.042 ; Rise       ; dotClock        ;
; dotLatch   ; dotClock   ; -0.175 ; -0.986 ; Fall       ; dotClock        ;
; dotReg[*]  ; dotClock   ; -0.164 ; -0.946 ; Fall       ; dotClock        ;
;  dotReg[0] ; dotClock   ; -0.164 ; -0.946 ; Fall       ; dotClock        ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+---------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+---------------+------------+--------+--------+------------+------------------------------------------------+
; pairE0        ; clock_50   ; 10.319 ; 10.115 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 10.319 ; 10.115 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 10.727 ; 10.467 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 10.727 ; 10.467 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 9.222  ; 9.092  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 9.222  ; 9.092  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 6.191  ; 6.107  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 6.191  ; 6.107  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 9.907  ; 9.658  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 9.907  ; 9.658  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 9.065  ; 9.026  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 9.065  ; 9.026  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 9.447  ; 9.387  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 9.447  ; 9.387  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 6.461  ; 6.498  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 6.461  ; 6.498  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 4.885  ; 4.710  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; pairE0        ; clock_50   ; 2.709 ; 2.799 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE0(n)     ; clock_50   ; 2.709 ; 2.799 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1        ; clock_50   ; 2.982 ; 3.103 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1(n)     ; clock_50   ; 2.982 ; 3.103 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2        ; clock_50   ; 2.802 ; 3.016 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2(n)     ; clock_50   ; 2.802 ; 3.016 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK      ; clock_50   ; 2.299 ; 2.382 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK(n)   ; clock_50   ; 2.299 ; 2.382 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0        ; clock_50   ; 3.005 ; 3.135 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0(n)     ; clock_50   ; 3.005 ; 3.135 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1        ; clock_50   ; 2.391 ; 2.464 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1(n)     ; clock_50   ; 2.391 ; 2.464 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2        ; clock_50   ; 2.740 ; 2.941 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2(n)     ; clock_50   ; 2.740 ; 2.941 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK      ; clock_50   ; 2.493 ; 2.635 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK(n)   ; clock_50   ; 2.493 ; 2.635 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; backlight_pwm ; clock_50   ; 2.020 ; 2.014 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pairECLK      ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairE2        ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairE1        ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairE0        ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairOCLK      ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairO2        ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairO1        ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairO0        ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; led0          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; backlight_pwm ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pairECLK(n)   ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairE2(n)     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairE1(n)     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairE0(n)     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairOCLK(n)   ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairO2(n)     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairO1(n)     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; pairO0(n)     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; dotReg[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dotReg[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dotEnable               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clock_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dotClock                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dotReg[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dotLatch                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dotData                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pairECLK      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairE2        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.41e-10 s                  ; 2.41e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.41e-10 s                 ; 2.41e-10 s                 ; Yes                       ; Yes                       ;
; pairE1        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairE0        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairOCLK      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairO2        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairO1        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairO0        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; led0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; backlight_pwm ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
; pairECLK(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairE2(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.41e-10 s                  ; 2.41e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.41e-10 s                 ; 2.41e-10 s                 ; Yes                       ; Yes                       ;
; pairE1(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairE0(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairOCLK(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairO2(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairO1(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; pairO0(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.8e-10 s                   ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 1.8e-10 s                  ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pairECLK      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairE2        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.01e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.01e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; pairE1        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairE0        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairOCLK      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairO2        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairO1        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairO0        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; led0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; backlight_pwm ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
; pairECLK(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairE2(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.01e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.01e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; pairE1(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairE0(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairOCLK(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairO2(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairO1(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
; pairO0(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.27e-10 s                  ; 2.27e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.27e-10 s                 ; 2.27e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pairECLK      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairE2        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.7e-10 s                   ; 1.7e-10 s                   ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.7e-10 s                  ; 1.7e-10 s                  ; Yes                       ; Yes                       ;
; pairE1        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairE0        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairOCLK      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairO2        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairO1        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairO0        ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; led0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; backlight_pwm ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; pairECLK(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairE2(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.7e-10 s                   ; 1.7e-10 s                   ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.7e-10 s                  ; 1.7e-10 s                  ; Yes                       ; Yes                       ;
; pairE1(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairE0(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairOCLK(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairO2(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairO1(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; pairO0(n)     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; dotClock                                       ; dotClock                                       ; 423      ; 178      ; 638      ; 318      ;
; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 430549   ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 159350   ; 0        ; 0        ; 0        ;
; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 16       ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 100      ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; dotClock                                       ; dotClock                                       ; 423      ; 178      ; 638      ; 318      ;
; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 430549   ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 159350   ; 0        ; 0        ; 0        ;
; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 16       ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 100      ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 224   ; 224  ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 125   ; 125  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.4 Build 182 03/12/2014 SJ Web Edition
    Info: Processing started: Sun Dec 27 16:48:32 2015
Info: Command: quartus_sta LCD_DMD_driver -c LCD_DMD_driver
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'LCD_DMD_driver.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clock_50 clock_50
    Info (332110): create_generated_clock -source {u1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 112 -duty_cycle 50.00 -name {u1|altpll_component|auto_generated|pll1|clk[0]} {u1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 800 -duty_cycle 50.00 -name {u1|altpll_component|auto_generated|pll1|clk[1]} {u1|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name dotClock dotClock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -16.958
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -16.958           -1143.311 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -6.117              -6.117 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -3.604            -442.445 dotClock 
Info (332146): Worst-case hold slack is 0.435
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.435               0.000 dotClock 
    Info (332119):     0.453               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.772               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -326.166 dotClock 
    Info (332119):     0.263               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.934               0.000 clock_50 
    Info (332119):  7999.718               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -15.550
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -15.550           -1037.710 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.496              -5.496 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -3.507            -416.761 dotClock 
Info (332146): Worst-case hold slack is 0.398
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.398               0.000 dotClock 
    Info (332119):     0.401               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.719               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -326.566 dotClock 
    Info (332119):     0.263               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.943               0.000 clock_50 
    Info (332119):  7999.716               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.078
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.078            -533.039 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.069              -3.069 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.741            -159.744 dotClock 
Info (332146): Worst-case hold slack is 0.120
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.120               0.000 dotClock 
    Info (332119):     0.186               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.311               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -246.344 dotClock 
    Info (332119):     1.966               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.594               0.000 clock_50 
    Info (332119):  7999.798               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 482 megabytes
    Info: Processing ended: Sun Dec 27 16:48:34 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


