0.7
2020.2
Oct 14 2022
05:20:55
E:/Intel_interview/rtl-model/Sin_aprox/Sin_aprox.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
E:/Intel_interview/rtl-model/Sin_aprox/Sin_aprox.srcs/sim_1/imports/src/quadra_tb.sv,1744714381,systemVerilog,,,E:/Intel_interview/rtl-model/Sin_aprox/Sin_aprox.srcs/sources_1/imports/src/quadra.vh,quadra_tb,,uvm,../../../../Sin_aprox.srcs/sources_1/imports/src,,,,,
E:/Intel_interview/rtl-model/Sin_aprox/Sin_aprox.srcs/sources_1/imports/src/lut.sv,1744707626,systemVerilog,E:/Intel_interview/rtl-model/Sin_aprox/Sin_aprox.srcs/sim_1/imports/src/quadra_tb.sv;E:/Intel_interview/rtl-model/Sin_aprox/Sin_aprox.srcs/sources_1/imports/src/quadra.sv;E:/Intel_interview/rtl-model/Sin_aprox/Sin_aprox.srcs/sources_1/imports/src/quadra_top.sv;E:/Intel_interview/rtl-model/Sin_aprox/Sin_aprox.srcs/sources_1/imports/src/square.sv,E:/Intel_interview/rtl-model/Sin_aprox/Sin_aprox.srcs/sources_1/imports/src/quadra.sv,E:/Intel_interview/rtl-model/Sin_aprox/Sin_aprox.srcs/sources_1/imports/src/quadra.vh,$unit_lut_sv_3417025406;lut,,uvm,../../../../Sin_aprox.srcs/sources_1/imports/src,,,,,
E:/Intel_interview/rtl-model/Sin_aprox/Sin_aprox.srcs/sources_1/imports/src/quadra.sv,1744714280,systemVerilog,,E:/Intel_interview/rtl-model/Sin_aprox/Sin_aprox.srcs/sources_1/imports/src/quadra_top.sv,E:/Intel_interview/rtl-model/Sin_aprox/Sin_aprox.srcs/sources_1/imports/src/quadra.vh,quadra,,uvm,../../../../Sin_aprox.srcs/sources_1/imports/src,,,,,
E:/Intel_interview/rtl-model/Sin_aprox/Sin_aprox.srcs/sources_1/imports/src/quadra.vh,1744710947,verilog,,,,,,,,,,,,
E:/Intel_interview/rtl-model/Sin_aprox/Sin_aprox.srcs/sources_1/imports/src/quadra_top.sv,1744744582,systemVerilog,,E:/Intel_interview/rtl-model/Sin_aprox/Sin_aprox.srcs/sources_1/imports/src/square.sv,E:/Intel_interview/rtl-model/Sin_aprox/Sin_aprox.srcs/sources_1/imports/src/quadra.vh,quadra_top,,uvm,../../../../Sin_aprox.srcs/sources_1/imports/src,,,,,
E:/Intel_interview/rtl-model/Sin_aprox/Sin_aprox.srcs/sources_1/imports/src/square.sv,1744711190,systemVerilog,,E:/Intel_interview/rtl-model/Sin_aprox/Sin_aprox.srcs/sim_1/imports/src/quadra_tb.sv,E:/Intel_interview/rtl-model/Sin_aprox/Sin_aprox.srcs/sources_1/imports/src/quadra.vh,square,,uvm,../../../../Sin_aprox.srcs/sources_1/imports/src,,,,,
