GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v'
Analyzing included file 'top_define.vh'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":1)
Back to file '/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":1)
Analyzing included file '/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/static_macro_define.vh'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":2)
Back to file '/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":2)
Analyzing included file 'dds_ii_top_defines.vh'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":3)
Back to file '/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":3)
WARN  (EX3792) : Literal value 'h147AE1 truncated to fit in 6 bits("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":104)
Undeclared symbol 'phase_tlast_i', assumed default net type 'wire'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":251)
Undeclared symbol 'phase_resync_i', assumed default net type 'wire'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":252)
Undeclared symbol 'phase_inc_i', assumed default net type 'wire'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":253)
Undeclared symbol 'phase_off_i', assumed default net type 'wire'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":254)
Undeclared symbol 'phase_tlast_missing_o', assumed default net type 'wire'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":255)
Undeclared symbol 'phase_tlast_unexpected_o', assumed default net type 'wire'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":256)
Undeclared symbol 'config_valid_i', assumed default net type 'wire'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":257)
Undeclared symbol 'config_tlast_i', assumed default net type 'wire'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":258)
Undeclared symbol 'config_inc_i', assumed default net type 'wire'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":259)
Undeclared symbol 'config_off_i', assumed default net type 'wire'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":260)
Undeclared symbol 'config_tlast_missing_o', assumed default net type 'wire'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":261)
Undeclared symbol 'config_tlast_unexpected_o', assumed default net type 'wire'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":262)
Undeclared symbol 'phase_out_o', assumed default net type 'wire'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":264)
Undeclared symbol 'cosine_o', assumed default net type 'wire'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":265)
Undeclared symbol 'chan_id_o', assumed default net type 'wire'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":267)
Analyzing Verilog file '/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_core_encryption.v'
Analyzing included file 'top_define.vh'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_core_encryption.v":1011)
Back to file '/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_core_encryption.v'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_core_encryption.v":1011)
Analyzing included file '/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/static_macro_define.vh'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_core_encryption.v":1011)
Back to file '/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_core_encryption.v'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_core_encryption.v":1011)
WARN  (EX2478) : Non-net output port 'o_chan_id' cannot be initialized at declaration in SystemVerilog mode("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_core_encryption.v":1011)
Undeclared symbol 'o_ch_config', assumed default net type 'wire'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_core_encryption.v":1011)
Undeclared symbol 'o_ch_phase', assumed default net type 'wire'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_core_encryption.v":1011)
WARN  (EX3801) : Parameter 'NEW_TRUNC_WIDTH' becomes localparam in '~dds_taylor_corr.DDS_II_Top' with formal parameter declaration list("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_core_encryption.v":1011)
Compiling module 'DDS_II_Top'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":30)
Compiling module '**'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_core_encryption.v":1011)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_core_encryption.v":1011)
Extracting RAM for identifier '**'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_core_encryption.v":1011)
WARN  (EX3670) : Actual bit length ** differs from formal bit length *** for port '**'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_core_encryption.v":1011)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 6 for port 'i_phase_inc'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":253)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 6 for port 'i_phase_off'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":254)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 6 for port 'i_config_inc'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":259)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 6 for port 'i_config_off'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":260)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 6 for port 'o_phase_out'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":264)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 6 for port 'o_cosine'("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":265)
WARN  (EX1998) : Net 'phase_tlast_i' does not have a driver("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":251)
WARN  (EX1998) : Net 'phase_resync_i' does not have a driver("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":252)
WARN  (EX1998) : Net 'phase_inc_i' does not have a driver("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":253)
WARN  (EX1998) : Net 'phase_off_i' does not have a driver("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":254)
WARN  (EX1998) : Net 'config_valid_i' does not have a driver("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":257)
WARN  (EX1998) : Net 'config_tlast_i' does not have a driver("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":258)
WARN  (EX1998) : Net 'config_inc_i' does not have a driver("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":259)
WARN  (EX1998) : Net 'config_off_i' does not have a driver("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":260)
NOTE  (EX0101) : Current top module is "DDS_II_Top"
WARN  (EX0211) : The output port "o_phase_tlast_missing" of module "~dds_ii_core.DDS_II_Top(WORKMODE=2,CH_NUM=1,DELAY=11,FILENAME="cos_sin_lut.dat",OUTPUT_WIDTH=6,PHASE_WIDTH=6,PINC_TYPE="Fixed",PINC0_INIT=6'b100001,POFF0_INIT=6'b000000,PINC1_INIT=6'b000000,POFF1_INIT=6'b000000,PINC2_INIT=6'b000000,POFF2_INIT=6'b000000,PINC3_INIT=6'b000000,POFF3_INIT=6'b000000,PINC4_INIT=6'b000000,POFF4_INIT=6'b000000,PINC5_INIT=6'b000000,POFF5_INIT=6'b000000,PINC6_INIT=6'b000000,POFF6_INIT=6'b000000,PINC7_INIT=6'b000000,POFF7_INIT=6'b000000,PINC8_INIT=6'b000000,POFF8_INIT=6'b000000,PINC9_INIT=6'b000000,POFF9_INIT=6'b000000,PINCA_INIT=6'b000000,POFFA_INIT=6'b000000,PINCB_INIT=6'b000000,POFFB_INIT=6'b000000,PINCC_INIT=6'b000000,POFFC_INIT=6'b000000,PINCD_INIT=6'b000000,POFFD_INIT=6'b000000,PINCE_INIT=6'b000000,POFFE_INIT=6'b000000,PINCF_INIT=6'b000000,POFFF_INIT=6'b000000)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_core_encryption.v":1011)
WARN  (EX0211) : The output port "o_phase_tlast_unexpected" of module "~dds_ii_core.DDS_II_Top(WORKMODE=2,CH_NUM=1,DELAY=11,FILENAME="cos_sin_lut.dat",OUTPUT_WIDTH=6,PHASE_WIDTH=6,PINC_TYPE="Fixed",PINC0_INIT=6'b100001,POFF0_INIT=6'b000000,PINC1_INIT=6'b000000,POFF1_INIT=6'b000000,PINC2_INIT=6'b000000,POFF2_INIT=6'b000000,PINC3_INIT=6'b000000,POFF3_INIT=6'b000000,PINC4_INIT=6'b000000,POFF4_INIT=6'b000000,PINC5_INIT=6'b000000,POFF5_INIT=6'b000000,PINC6_INIT=6'b000000,POFF6_INIT=6'b000000,PINC7_INIT=6'b000000,POFF7_INIT=6'b000000,PINC8_INIT=6'b000000,POFF8_INIT=6'b000000,PINC9_INIT=6'b000000,POFF9_INIT=6'b000000,PINCA_INIT=6'b000000,POFFA_INIT=6'b000000,PINCB_INIT=6'b000000,POFFB_INIT=6'b000000,PINCC_INIT=6'b000000,POFFC_INIT=6'b000000,PINCD_INIT=6'b000000,POFFD_INIT=6'b000000,PINCE_INIT=6'b000000,POFFE_INIT=6'b000000,PINCF_INIT=6'b000000,POFFF_INIT=6'b000000)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_core_encryption.v":1011)
WARN  (EX0211) : The output port "o_config_tlast_missing" of module "~dds_ii_core.DDS_II_Top(WORKMODE=2,CH_NUM=1,DELAY=11,FILENAME="cos_sin_lut.dat",OUTPUT_WIDTH=6,PHASE_WIDTH=6,PINC_TYPE="Fixed",PINC0_INIT=6'b100001,POFF0_INIT=6'b000000,PINC1_INIT=6'b000000,POFF1_INIT=6'b000000,PINC2_INIT=6'b000000,POFF2_INIT=6'b000000,PINC3_INIT=6'b000000,POFF3_INIT=6'b000000,PINC4_INIT=6'b000000,POFF4_INIT=6'b000000,PINC5_INIT=6'b000000,POFF5_INIT=6'b000000,PINC6_INIT=6'b000000,POFF6_INIT=6'b000000,PINC7_INIT=6'b000000,POFF7_INIT=6'b000000,PINC8_INIT=6'b000000,POFF8_INIT=6'b000000,PINC9_INIT=6'b000000,POFF9_INIT=6'b000000,PINCA_INIT=6'b000000,POFFA_INIT=6'b000000,PINCB_INIT=6'b000000,POFFB_INIT=6'b000000,PINCC_INIT=6'b000000,POFFC_INIT=6'b000000,PINCD_INIT=6'b000000,POFFD_INIT=6'b000000,PINCE_INIT=6'b000000,POFFE_INIT=6'b000000,PINCF_INIT=6'b000000,POFFF_INIT=6'b000000)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_core_encryption.v":1011)
WARN  (EX0211) : The output port "o_config_tlast_unexpected" of module "~dds_ii_core.DDS_II_Top(WORKMODE=2,CH_NUM=1,DELAY=11,FILENAME="cos_sin_lut.dat",OUTPUT_WIDTH=6,PHASE_WIDTH=6,PINC_TYPE="Fixed",PINC0_INIT=6'b100001,POFF0_INIT=6'b000000,PINC1_INIT=6'b000000,POFF1_INIT=6'b000000,PINC2_INIT=6'b000000,POFF2_INIT=6'b000000,PINC3_INIT=6'b000000,POFF3_INIT=6'b000000,PINC4_INIT=6'b000000,POFF4_INIT=6'b000000,PINC5_INIT=6'b000000,POFF5_INIT=6'b000000,PINC6_INIT=6'b000000,POFF6_INIT=6'b000000,PINC7_INIT=6'b000000,POFF7_INIT=6'b000000,PINC8_INIT=6'b000000,POFF8_INIT=6'b000000,PINC9_INIT=6'b000000,POFF9_INIT=6'b000000,PINCA_INIT=6'b000000,POFFA_INIT=6'b000000,PINCB_INIT=6'b000000,POFFB_INIT=6'b000000,PINCC_INIT=6'b000000,POFFC_INIT=6'b000000,PINCD_INIT=6'b000000,POFFD_INIT=6'b000000,PINCE_INIT=6'b000000,POFFE_INIT=6'b000000,PINCF_INIT=6'b000000,POFFF_INIT=6'b000000)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_core_encryption.v":1011)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input rst_n_i is unused("/home/fermata/Development/Software/Gowin_V1.9.10.02_linux/IDE/ipcore/DDS_II/data/dds_ii_top.v":139)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/fermata/Development/FPGA/patatodsp/hdlsrc/gowin_prj/ch62_audio_loopback/src/dds_ii/temp/dds_ii/dds_ii.vg" completed
Generate template file "/home/fermata/Development/FPGA/patatodsp/hdlsrc/gowin_prj/ch62_audio_loopback/src/dds_ii/temp/dds_ii/dds_ii_tmp.v" completed
[100%] Generate report file "/home/fermata/Development/FPGA/patatodsp/hdlsrc/gowin_prj/ch62_audio_loopback/src/dds_ii/temp/dds_ii/dds_ii_syn.rpt.html" completed
GowinSynthesis finish
