derive_pll_clocks
derive_clock_uncertainty

create_clock -name clock50 -period 20.000 [get_ports {clock50}]
create_clock -name audioCk -period  0.250 [get_registers ep:ep|audio:audio|aCount[0]]
create_generated_clock -name spiCk -source [get_ports {clock50}] -divide_by 4 [get_registers {substitute_mcu:controller|spi_controller:spi|sck}]

set_clock_groups -asynchronous \
    -group [get_clocks pll32|altpll_component|auto_generated|pll1|clk[0]] \
    -group [get_clocks pll32|altpll_component|auto_generated|pll1|clk[1]] \
    -group [get_clocks pll56|altpll_component|auto_generated|pll1|clk[0]] \
    -group [get_clocks audioCk] \
    -group [get_clocks spiCk]

set_false_path -from {ear*}
set_false_path -from {joy*}
set_false_path -from {ps2*}
set_false_path -from {sdc*}
set_false_path -from {dram*}
set_false_path -from {sram*}

set_false_path -to   {dsg*}
set_false_path -to   {i2s*}
set_false_path -to   {joy*}
set_false_path -to   {led}
set_false_path -to   {ps2*}
set_false_path -to   {rgb*}
set_false_path -to   {sdc*}
set_false_path -to   {stm}
set_false_path -to   {dram*}
set_false_path -to   {sync*}
