{"blackbox_models": ["/workspace/peripheral-example/openlane/user_project_wrapper/runs/RUN_2025-10-27_22-44-07/tmp/32b384681db747ff81d3a25b453da8d5.bb.v", "/workspace/peripheral-example/verilog/gl/user_project.v"], "libs_synth": ["/workspace/peripheral-example/openlane/user_project_wrapper/runs/RUN_2025-10-27_22-44-07/tmp/12a14d2d08e14b3abf7d84391b1aff94.lib"]}