timestamp 1763745309
version 8.3
tech scmos
style TSMC0.18um(tsmc18)from:t11b
scale 1000 1 9
resistclasses 6700 7500 929000 929000 1 7700 7700 80 80 80 70 70 40
node "GND" 76 153.706 0 0 ndc 160 92 0 0 0 0 0 0 0 0 0 0 0 0 264 156 0 0 0 0 0 0 0 0 0 0
node "OUT" 166 144.786 7 0 ndif 120 64 400 170 0 0 0 0 0 0 0 0 0 0 647 346 0 0 0 0 0 0 0 0 0 0
node "a_23_22#" 102 -5.68434e-14 23 22 pdif 0 0 480 172 0 0 0 0 0 0 0 0 0 0 320 168 0 0 0 0 0 0 0 0 0 0
node "a_15_22#" 102 -5.68434e-14 15 22 pdif 0 0 480 172 0 0 0 0 0 0 0 0 0 0 320 168 0 0 0 0 0 0 0 0 0 0
node "a_7_22#" 102 -5.68434e-14 7 22 pdif 0 0 480 172 0 0 0 0 0 0 0 0 0 0 320 168 0 0 0 0 0 0 0 0 0 0
node "VDD" 123 46.092 0 22 pdc 0 0 400 170 0 0 0 0 0 0 0 0 0 0 476 268 0 0 0 0 0 0 0 0 0 0
node "D" 454 151.618 28 111 pc 0 0 0 0 0 0 0 0 0 0 244 244 0 0 32 24 0 0 0 0 0 0 0 0 0 0
node "C" 454 151.618 20 111 pc 0 0 0 0 0 0 0 0 0 0 244 244 0 0 32 24 0 0 0 0 0 0 0 0 0 0
node "B" 454 151.618 12 111 pc 0 0 0 0 0 0 0 0 0 0 244 244 0 0 32 24 0 0 0 0 0 0 0 0 0 0
node "A" 454 151.618 4 111 pc 0 0 0 0 0 0 0 0 0 0 244 244 0 0 32 24 0 0 0 0 0 0 0 0 0 0
node "w_n6_16#" 1781 4435.43 -6 16 nw 0 0 0 0 4416 280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "VDD" "w_n6_16#" 167.951
cap "VDD" "A" 118.443
cap "D" "w_n6_16#" 78.04
cap "VDD" "a_7_22#" 879.744
cap "C" "w_n6_16#" 78.04
cap "VDD" "B" 118.443
cap "C" "B" 195.786
cap "VDD" "D" 118.443
cap "VDD" "C" 118.443
cap "C" "D" 195.786
cap "OUT" "a_15_22#" 41.238
cap "GND" "OUT" 824.76
cap "a_23_22#" "a_15_22#" 824.76
cap "a_23_22#" "OUT" 865.998
cap "w_n6_16#" "a_15_22#" 8.016
cap "w_n6_16#" "OUT" 140.087
cap "a_7_22#" "a_15_22#" 824.76
cap "a_7_22#" "OUT" 41.238
cap "GND" "A" 24.12
cap "w_n6_16#" "a_23_22#" 8.016
cap "A" "w_n6_16#" 78.04
cap "a_7_22#" "w_n6_16#" 8.016
cap "B" "OUT" 76.572
cap "GND" "B" 24.12
cap "VDD" "OUT" 54.984
cap "VDD" "a_15_22#" 54.984
cap "D" "OUT" 76.572
cap "C" "OUT" 76.572
cap "GND" "D" 24.12
cap "GND" "C" 24.12
cap "B" "w_n6_16#" 78.04
cap "A" "B" 195.786
cap "VDD" "a_23_22#" 54.984
fet nfet 29 0 30 1 20 24 "Gnd!" "D" 4 0 "OUT" 10 0 "GND" 10 0
fet nfet 21 0 22 1 20 24 "Gnd!" "C" 4 0 "GND" 10 0 "OUT" 10 0
fet nfet 13 0 14 1 20 24 "Gnd!" "B" 4 0 "OUT" 10 0 "GND" 10 0
fet nfet 5 0 6 1 20 24 "Gnd!" "A" 4 0 "GND" 10 0 "OUT" 10 0
fet pfet 29 22 30 23 160 164 "w_n6_16#" "D" 4 0 "a_23_22#" 80 0 "OUT" 80 0
fet pfet 21 22 22 23 160 164 "w_n6_16#" "C" 4 0 "a_15_22#" 80 0 "a_23_22#" 80 0
fet pfet 13 22 14 23 160 164 "w_n6_16#" "B" 4 0 "a_7_22#" 80 0 "a_15_22#" 80 0
fet pfet 5 22 6 23 160 164 "w_n6_16#" "A" 4 0 "VDD" 80 0 "a_7_22#" 80 0
subcap "D" -60.61
subcap "C" -60.61
subcap "B" -60.61
subcap "A" -60.61
