

================================================================
== Vitis HLS Report for 'A_IO_L2_in_boundary'
================================================================
* Date:           Sat Oct 15 11:10:24 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.182 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      811|    33645|  4.055 us|  0.168 ms|  811|  33645|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_A_IO_L2_in_intra_trans_fu_138           |A_IO_L2_in_intra_trans           |        1|      515|   5.000 ns|   2.575 us|    1|  515|       no|
        |grp_A_IO_L2_in_inter_trans_boundary_fu_148  |A_IO_L2_in_inter_trans_boundary  |       10|       10|  50.000 ns|  50.000 ns|   10|   10|       no|
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-----------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_280_1     |      808|    33128|  202 ~ 8282|          -|          -|     4|        no|
        | + VITIS_LOOP_281_2    |      200|     8280|   50 ~ 2070|          -|          -|     4|        no|
        |  ++ VITIS_LOOP_282_3  |       48|     2068|    12 ~ 517|          -|          -|     4|        no|
        +-----------------------+---------+---------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 2 
4 --> 5 3 
5 --> 4 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c0_V = alloca i32 1"   --->   Operation 7 'alloca' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_A_PE_1_079, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_A_IO_L2_in_173, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_A_PE_1_079, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_173, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.20ns)   --->   "%local_A_ping_V = alloca i64 1" [src/kernel_kernel.cpp:267]   --->   Operation 12 'alloca' 'local_A_ping_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8> <RAM>
ST_1 : Operation 13 [1/1] (1.20ns)   --->   "%local_A_pong_V = alloca i64 1" [src/kernel_kernel.cpp:269]   --->   Operation 13 'alloca' 'local_A_pong_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln267 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_A_ping_V, i64 666, i64 22, i64 18446744073709551615" [src/kernel_kernel.cpp:267]   --->   Operation 14 'specmemcore' 'specmemcore_ln267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln269 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_A_pong_V, i64 666, i64 22, i64 18446744073709551615" [src/kernel_kernel.cpp:269]   --->   Operation 15 'specmemcore' 'specmemcore_ln269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln280 = store i3 0, i3 %c0_V" [src/kernel_kernel.cpp:280]   --->   Operation 16 'store' 'store_ln280' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%br_ln280 = br void" [src/kernel_kernel.cpp:280]   --->   Operation 17 'br' 'br_ln280' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.91>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 1, void, i1 0, void"   --->   Operation 18 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%c0_V_3 = load i3 %c0_V"   --->   Operation 19 'load' 'c0_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.49ns)   --->   "%icmp_ln1069 = icmp_eq  i3 %c0_V_3, i3 4"   --->   Operation 20 'icmp' 'icmp_ln1069' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.57ns)   --->   "%add_ln870 = add i3 %c0_V_3, i3 1"   --->   Operation 22 'add' 'add_ln870' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln280 = br i1 %icmp_ln1069, void %.split4, void" [src/kernel_kernel.cpp:280]   --->   Operation 23 'br' 'br_ln280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln280 = specloopname void @_ssdm_op_SpecLoopName, void @empty_50" [src/kernel_kernel.cpp:280]   --->   Operation 24 'specloopname' 'specloopname_ln280' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.38ns)   --->   "%br_ln281 = br void" [src/kernel_kernel.cpp:281]   --->   Operation 25 'br' 'br_ln281' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_2 : Operation 26 [2/2] (0.41ns)   --->   "%call_ln333 = call void @A_IO_L2_in_intra_trans, i256 %local_A_ping_V, i32 %fifo_A_PE_1_079, i1 1" [src/kernel_kernel.cpp:333]   --->   Operation 26 'call' 'call_ln333' <Predicate = (icmp_ln1069)> <Delay = 0.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.88>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%c1_V = phi i3 %add_ln870_14, void, i3 0, void %.split4"   --->   Operation 27 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%intra_trans_en_5 = phi i1 1, void, i1 %intra_trans_en, void %.split4"   --->   Operation 28 'phi' 'intra_trans_en_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.49ns)   --->   "%icmp_ln1069_18 = icmp_eq  i3 %c1_V, i3 4"   --->   Operation 29 'icmp' 'icmp_ln1069_18' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_179 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 30 'speclooptripcount' 'empty_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.57ns)   --->   "%add_ln870_14 = add i3 %c1_V, i3 1"   --->   Operation 31 'add' 'add_ln870_14' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln281 = br i1 %icmp_ln1069_18, void %.split2, void" [src/kernel_kernel.cpp:281]   --->   Operation 32 'br' 'br_ln281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln281 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/kernel_kernel.cpp:281]   --->   Operation 33 'specloopname' 'specloopname_ln281' <Predicate = (!icmp_ln1069_18)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln282 = br void" [src/kernel_kernel.cpp:282]   --->   Operation 34 'br' 'br_ln282' <Predicate = (!icmp_ln1069_18)> <Delay = 0.38>
ST_3 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln870 = store i3 %add_ln870, i3 %c0_V"   --->   Operation 35 'store' 'store_ln870' <Predicate = (icmp_ln1069_18)> <Delay = 0.38>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 36 'br' 'br_ln0' <Predicate = (icmp_ln1069_18)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.91>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%c2_V = phi i3 0, void %.split2, i3 %add_ln870_15, void"   --->   Operation 37 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%intra_trans_en_6 = phi i1 %intra_trans_en_5, void %.split2, i1 1, void"   --->   Operation 38 'phi' 'intra_trans_en_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%arb_3 = phi i1 0, void %.split2, i1 %arb, void"   --->   Operation 39 'phi' 'arb_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.49ns)   --->   "%icmp_ln1069_19 = icmp_eq  i3 %c2_V, i3 4"   --->   Operation 40 'icmp' 'icmp_ln1069_19' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_180 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 41 'speclooptripcount' 'empty_180' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.57ns)   --->   "%add_ln870_15 = add i3 %c2_V, i3 1"   --->   Operation 42 'add' 'add_ln870_15' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln282 = br i1 %icmp_ln1069_19, void %.split, void" [src/kernel_kernel.cpp:282]   --->   Operation 43 'br' 'br_ln282' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln282 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [src/kernel_kernel.cpp:282]   --->   Operation 44 'specloopname' 'specloopname_ln282' <Predicate = (!icmp_ln1069_19)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln286 = br i1 %arb_3, void, void" [src/kernel_kernel.cpp:286]   --->   Operation 45 'br' 'br_ln286' <Predicate = (!icmp_ln1069_19)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (0.38ns)   --->   "%call_ln287 = call void @A_IO_L2_in_inter_trans_boundary, i256 %local_A_pong_V, i256 %fifo_A_A_IO_L2_in_173" [src/kernel_kernel.cpp:287]   --->   Operation 46 'call' 'call_ln287' <Predicate = (!icmp_ln1069_19 & !arb_3)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 47 [2/2] (0.41ns)   --->   "%call_ln296 = call void @A_IO_L2_in_intra_trans, i256 %local_A_ping_V, i32 %fifo_A_PE_1_079, i1 %intra_trans_en_6" [src/kernel_kernel.cpp:296]   --->   Operation 47 'call' 'call_ln296' <Predicate = (!icmp_ln1069_19 & !arb_3)> <Delay = 0.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 48 [2/2] (0.38ns)   --->   "%call_ln306 = call void @A_IO_L2_in_inter_trans_boundary, i256 %local_A_ping_V, i256 %fifo_A_A_IO_L2_in_173" [src/kernel_kernel.cpp:306]   --->   Operation 48 'call' 'call_ln306' <Predicate = (!icmp_ln1069_19 & arb_3)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 49 [2/2] (0.41ns)   --->   "%call_ln315 = call void @A_IO_L2_in_intra_trans, i256 %local_A_pong_V, i32 %fifo_A_PE_1_079, i1 %intra_trans_en_6" [src/kernel_kernel.cpp:315]   --->   Operation 49 'call' 'call_ln315' <Predicate = (!icmp_ln1069_19 & arb_3)> <Delay = 0.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 50 'br' 'br_ln0' <Predicate = (icmp_ln1069_19)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.12>
ST_5 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln287 = call void @A_IO_L2_in_inter_trans_boundary, i256 %local_A_pong_V, i256 %fifo_A_A_IO_L2_in_173" [src/kernel_kernel.cpp:287]   --->   Operation 51 'call' 'call_ln287' <Predicate = (!arb_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln296 = call void @A_IO_L2_in_intra_trans, i256 %local_A_ping_V, i32 %fifo_A_PE_1_079, i1 %intra_trans_en_6" [src/kernel_kernel.cpp:296]   --->   Operation 52 'call' 'call_ln296' <Predicate = (!arb_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln305 = br void" [src/kernel_kernel.cpp:305]   --->   Operation 53 'br' 'br_ln305' <Predicate = (!arb_3)> <Delay = 0.00>
ST_5 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln306 = call void @A_IO_L2_in_inter_trans_boundary, i256 %local_A_ping_V, i256 %fifo_A_A_IO_L2_in_173" [src/kernel_kernel.cpp:306]   --->   Operation 54 'call' 'call_ln306' <Predicate = (arb_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln315 = call void @A_IO_L2_in_intra_trans, i256 %local_A_pong_V, i32 %fifo_A_PE_1_079, i1 %intra_trans_en_6" [src/kernel_kernel.cpp:315]   --->   Operation 55 'call' 'call_ln315' <Predicate = (arb_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 56 'br' 'br_ln0' <Predicate = (arb_3)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.12ns)   --->   "%arb = xor i1 %arb_3, i1 1" [src/kernel_kernel.cpp:326]   --->   Operation 57 'xor' 'arb' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 58 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln333 = call void @A_IO_L2_in_intra_trans, i256 %local_A_ping_V, i32 %fifo_A_PE_1_079, i1 1" [src/kernel_kernel.cpp:333]   --->   Operation 59 'call' 'call_ln333' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln354 = ret" [src/kernel_kernel.cpp:354]   --->   Operation 60 'ret' 'ret_ln354' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_A_A_IO_L2_in_173]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_PE_1_079]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c0_V               (alloca           ) [ 0111110]
specmemcore_ln0    (specmemcore      ) [ 0000000]
specmemcore_ln0    (specmemcore      ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
local_A_ping_V     (alloca           ) [ 0011111]
local_A_pong_V     (alloca           ) [ 0011110]
specmemcore_ln267  (specmemcore      ) [ 0000000]
specmemcore_ln269  (specmemcore      ) [ 0000000]
store_ln280        (store            ) [ 0000000]
br_ln280           (br               ) [ 0111110]
intra_trans_en     (phi              ) [ 0011110]
c0_V_3             (load             ) [ 0000000]
icmp_ln1069        (icmp             ) [ 0011110]
empty              (speclooptripcount) [ 0000000]
add_ln870          (add              ) [ 0001110]
br_ln280           (br               ) [ 0000000]
specloopname_ln280 (specloopname     ) [ 0000000]
br_ln281           (br               ) [ 0011110]
c1_V               (phi              ) [ 0001000]
intra_trans_en_5   (phi              ) [ 0001110]
icmp_ln1069_18     (icmp             ) [ 0011110]
empty_179          (speclooptripcount) [ 0000000]
add_ln870_14       (add              ) [ 0011110]
br_ln281           (br               ) [ 0000000]
specloopname_ln281 (specloopname     ) [ 0000000]
br_ln282           (br               ) [ 0011110]
store_ln870        (store            ) [ 0000000]
br_ln0             (br               ) [ 0111110]
c2_V               (phi              ) [ 0000100]
intra_trans_en_6   (phi              ) [ 0000110]
arb_3              (phi              ) [ 0000110]
icmp_ln1069_19     (icmp             ) [ 0011110]
empty_180          (speclooptripcount) [ 0000000]
add_ln870_15       (add              ) [ 0011110]
br_ln282           (br               ) [ 0000000]
specloopname_ln282 (specloopname     ) [ 0000000]
br_ln286           (br               ) [ 0000000]
br_ln0             (br               ) [ 0011110]
call_ln287         (call             ) [ 0000000]
call_ln296         (call             ) [ 0000000]
br_ln305           (br               ) [ 0000000]
call_ln306         (call             ) [ 0000000]
call_ln315         (call             ) [ 0000000]
br_ln0             (br               ) [ 0000000]
arb                (xor              ) [ 0011110]
br_ln0             (br               ) [ 0011110]
call_ln333         (call             ) [ 0000000]
ret_ln354          (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_A_A_IO_L2_in_173">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_173"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_A_PE_1_079">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_1_079"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_intra_trans"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_inter_trans_boundary"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="c0_V_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c0_V/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="local_A_ping_V_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_A_ping_V/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="local_A_pong_V_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_A_pong_V/1 "/>
</bind>
</comp>

<comp id="64" class="1005" name="intra_trans_en_reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="1"/>
<pin id="66" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="intra_trans_en (phireg) "/>
</bind>
</comp>

<comp id="69" class="1004" name="intra_trans_en_phi_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="1"/>
<pin id="71" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="1" slack="1"/>
<pin id="73" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="intra_trans_en/2 "/>
</bind>
</comp>

<comp id="78" class="1005" name="c1_V_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="3" slack="1"/>
<pin id="80" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="c1_V_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="3" slack="0"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="1" slack="1"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="89" class="1005" name="intra_trans_en_5_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="intra_trans_en_5 (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="intra_trans_en_5_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="1" slack="1"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="intra_trans_en_5/3 "/>
</bind>
</comp>

<comp id="102" class="1005" name="c2_V_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="1"/>
<pin id="104" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c2_V (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="c2_V_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="3" slack="0"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c2_V/4 "/>
</bind>
</comp>

<comp id="113" class="1005" name="intra_trans_en_6_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="intra_trans_en_6 (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="intra_trans_en_6_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="1" slack="1"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="intra_trans_en_6/4 "/>
</bind>
</comp>

<comp id="126" class="1005" name="arb_3_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="arb_3 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="arb_3_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="1" slack="1"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arb_3/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_A_IO_L2_in_intra_trans_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="32" slack="0"/>
<pin id="142" dir="0" index="3" bw="1" slack="0"/>
<pin id="143" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln333/2 call_ln296/4 call_ln315/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_A_IO_L2_in_inter_trans_boundary_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="256" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln287/4 call_ln306/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln280_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="3" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln280/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="c0_V_3_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="1"/>
<pin id="162" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c0_V_3/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln1069_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="3" slack="0"/>
<pin id="165" dir="0" index="1" bw="3" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="add_ln870_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln1069_18_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="0"/>
<pin id="177" dir="0" index="1" bw="3" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069_18/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln870_14_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_14/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln870_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="1"/>
<pin id="189" dir="0" index="1" bw="3" slack="2"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln1069_19_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="0" index="1" bw="3" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069_19/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln870_15_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_15/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="arb_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="arb/5 "/>
</bind>
</comp>

<comp id="209" class="1005" name="c0_V_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="0"/>
<pin id="211" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c0_V "/>
</bind>
</comp>

<comp id="219" class="1005" name="add_ln870_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="1"/>
<pin id="221" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln870 "/>
</bind>
</comp>

<comp id="227" class="1005" name="add_ln870_14_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln870_14 "/>
</bind>
</comp>

<comp id="235" class="1005" name="add_ln870_15_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="0"/>
<pin id="237" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln870_15 "/>
</bind>
</comp>

<comp id="240" class="1005" name="arb_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="arb "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="22" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="28" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="68"><net_src comp="30" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="64" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="76"><net_src comp="64" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="77"><net_src comp="69" pin="4"/><net_sink comp="64" pin=0"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="92"><net_src comp="28" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="100"><net_src comp="64" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="101"><net_src comp="93" pin="4"/><net_sink comp="89" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="89" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="113" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="125"><net_src comp="117" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="144"><net_src comp="44" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="147"><net_src comp="117" pin="4"/><net_sink comp="138" pin=3"/></net>

<net id="153"><net_src comp="50" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="0" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="167"><net_src comp="160" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="160" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="38" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="82" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="32" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="82" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="195"><net_src comp="106" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="32" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="106" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="38" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="126" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="28" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="52" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="215"><net_src comp="209" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="222"><net_src comp="169" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="230"><net_src comp="181" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="238"><net_src comp="197" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="243"><net_src comp="203" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="130" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_A_PE_1_079 | {2 4 5 6 }
 - Input state : 
	Port: A_IO_L2_in_boundary : fifo_A_A_IO_L2_in_173 | {4 5 }
  - Chain level:
	State 1
		specmemcore_ln267 : 1
		specmemcore_ln269 : 1
		store_ln280 : 1
	State 2
		icmp_ln1069 : 1
		add_ln870 : 1
		br_ln280 : 2
	State 3
		icmp_ln1069_18 : 1
		add_ln870_14 : 1
		br_ln281 : 2
	State 4
		icmp_ln1069_19 : 1
		add_ln870_15 : 1
		br_ln282 : 2
		br_ln286 : 1
		call_ln296 : 1
		call_ln315 : 1
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|
| Operation|               Functional Unit              |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|
|   call   |      grp_A_IO_L2_in_intra_trans_fu_138     |  0.387  |    33   |   171   |
|          | grp_A_IO_L2_in_inter_trans_boundary_fu_148 |    0    |    8    |    21   |
|----------|--------------------------------------------|---------|---------|---------|
|          |              add_ln870_fu_169              |    0    |    0    |    10   |
|    add   |             add_ln870_14_fu_181            |    0    |    0    |    10   |
|          |             add_ln870_15_fu_197            |    0    |    0    |    10   |
|----------|--------------------------------------------|---------|---------|---------|
|          |             icmp_ln1069_fu_163             |    0    |    0    |    8    |
|   icmp   |            icmp_ln1069_18_fu_175           |    0    |    0    |    8    |
|          |            icmp_ln1069_19_fu_191           |    0    |    0    |    8    |
|----------|--------------------------------------------|---------|---------|---------|
|    xor   |                 arb_fu_203                 |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|
|   Total  |                                            |  0.387  |    41   |   248   |
|----------|--------------------------------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|local_A_ping_V|    8   |    0   |    0   |
|local_A_pong_V|    8   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |   16   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  add_ln870_14_reg_227  |    3   |
|  add_ln870_15_reg_235  |    3   |
|    add_ln870_reg_219   |    3   |
|      arb_3_reg_126     |    1   |
|       arb_reg_240      |    1   |
|      c0_V_reg_209      |    3   |
|       c1_V_reg_78      |    3   |
|      c2_V_reg_102      |    3   |
| intra_trans_en_5_reg_89|    1   |
|intra_trans_en_6_reg_113|    1   |
|  intra_trans_en_reg_64 |    1   |
+------------------------+--------+
|          Total         |   23   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
|       intra_trans_en_reg_64       |  p0  |   3  |   1  |    3   ||    9    |
|      intra_trans_en_5_reg_89      |  p0  |   2  |   1  |    2   ||    9    |
|      intra_trans_en_6_reg_113     |  p0  |   2  |   1  |    2   ||    9    |
|           arb_3_reg_126           |  p0  |   2  |   1  |    2   ||    9    |
| grp_A_IO_L2_in_intra_trans_fu_138 |  p3  |   2  |   1  |    2   ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |   11   || 1.96786 ||    45   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    0   |   41   |   248  |
|   Memory  |   16   |    -   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |   45   |
|  Register |    -   |    -   |   23   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    2   |   64   |   293  |
+-----------+--------+--------+--------+--------+
