INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/artem/OneDrive/Рабочий стол/project_1/project_1.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/artem/OneDrive/Рабочий стол/project_1/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/artem/OneDrive/Рабочий стол/project_1/project_1.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/artem/OneDrive/Рабочий стол/project_1/project_1.srcs/sources_1/new/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/artem/OneDrive/Рабочий стол/project_1/project_1.srcs/sources_1/new/wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wrapper
INFO: [VRFC 10-2458] undeclared symbol Flag, assumed default net type wire [C:/Users/artem/OneDrive/Рабочий стол/project_1/project_1.srcs/sources_1/new/wrapper.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/artem/OneDrive/Рабочий стол/project_1/project_1.srcs/sources_1/new/proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module proc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/artem/OneDrive/Рабочий стол/project_1/project_1.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/artem/OneDrive/Рабочий стол/project_1/project_1.srcs/sources_1/new/LS_U.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LS_U
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/artem/OneDrive/Рабочий стол/project_1/project_1.srcs/sources_1/new/miriscv_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/artem/OneDrive/Рабочий стол/project_1/project_1.srcs/sources_1/new/miriscv_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/artem/OneDrive/Рабочий стол/project_1/project_1.srcs/sources_1/new/CSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/artem/OneDrive/Рабочий стол/project_1/project_1.srcs/sources_1/new/IC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/artem/OneDrive/Рабочий стол/project_1/project_1.srcs/sim_1/new/RF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/artem/OneDrive/Рабочий стол/project_1/project_1.srcs/sim_1/new/mem_tbb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_tbb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/artem/OneDrive/Рабочий стол/project_1/project_1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/artem/OneDrive/Рабочий стол/project_1/project_1.srcs/sim_1/new/tb_decoder_riscv_obf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_decoder_riscv_obf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/artem/OneDrive/Рабочий стол/project_1/project_1.srcs/sim_1/new/proc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module proc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/artem/OneDrive/Рабочий стол/project_1/project_1.srcs/sim_1/new/data_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_tb
