<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_177d1c01</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_177d1c01'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_177d1c01')">rsnoc_z_H_R_G_T2_U_U_177d1c01</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 59.14</td>
<td class="s7 cl rt"><a href="mod2157.html#Line" > 75.81</a></td>
<td class="s5 cl rt"><a href="mod2157.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod2157.html#Toggle" > 42.44</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2157.html#Branch" > 62.07</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2157.html#inst_tag_180581"  onclick="showContent('inst_tag_180581')">config_ss_tb.DUT.flexnoc.flexnoc.PUFCC_apb_s0_T_main.TransportToGeneric</a></td>
<td class="s5 cl rt"> 59.14</td>
<td class="s7 cl rt"><a href="mod2157.html#Line" > 75.81</a></td>
<td class="s5 cl rt"><a href="mod2157.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod2157.html#Toggle" > 42.44</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2157.html#Branch" > 62.07</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_177d1c01'>
<hr>
<a name="inst_tag_180581"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_180581" >config_ss_tb.DUT.flexnoc.flexnoc.PUFCC_apb_s0_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 59.14</td>
<td class="s7 cl rt"><a href="mod2157.html#Line" > 75.81</a></td>
<td class="s5 cl rt"><a href="mod2157.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod2157.html#Toggle" > 42.44</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2157.html#Branch" > 62.07</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.10</td>
<td class="s8 cl rt"> 81.53</td>
<td class="s5 cl rt"> 59.09</td>
<td class="s4 cl rt"> 46.97</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 72.93</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2270.html#inst_tag_200712" >PUFCC_apb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1552.html#inst_tag_107562" id="tag_urg_inst_107562">Ib</a></td>
<td class="s1 cl rt"> 18.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod175.html#inst_tag_12028" id="tag_urg_inst_12028">Ica</a></td>
<td class="s9 cl rt"> 97.16</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 88.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1408.html#inst_tag_83806" id="tag_urg_inst_83806">If</a></td>
<td class="s4 cl rt"> 48.26</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 32.81</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 76.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod458.html#inst_tag_30370" id="tag_urg_inst_30370">Ifpa</a></td>
<td class="s5 cl rt"> 57.56</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.56</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2838.html#inst_tag_253443" id="tag_urg_inst_253443">Io</a></td>
<td class="s3 cl rt"> 34.91</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.91</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1392.html#inst_tag_83395" id="tag_urg_inst_83395">Ip</a></td>
<td class="s5 cl rt"> 50.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1655_0.html#inst_tag_128169" id="tag_urg_inst_128169">Irspp</a></td>
<td class="s4 cl rt"> 42.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1275.html#inst_tag_76980" id="tag_urg_inst_76980">It</a></td>
<td class="s4 cl rt"> 49.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 49.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod320.html#inst_tag_24440" id="tag_urg_inst_24440">uci4f8c0f2108</a></td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1006.html#inst_tag_69377" id="tag_urg_inst_69377">upc</a></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1176.html#inst_tag_76117" id="tag_urg_inst_76117">upc_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1429.html#inst_tag_84987" id="tag_urg_inst_84987">ups</a></td>
<td class="s9 cl rt"> 94.34</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.34</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2686_1.html#inst_tag_233421" id="tag_urg_inst_233421">ursrrerg</a></td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2010_0.html#inst_tag_173483" id="tag_urg_inst_173483">ursrsg</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1182.html#inst_tag_76140" id="tag_urg_inst_76140">uu922e3a49</a></td>
<td class="s6 cl rt"> 68.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod562.html#inst_tag_31871" id="tag_urg_inst_31871">uua42ce297cd</a></td>
<td class="s6 cl rt"> 68.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_177d1c01'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2157.html" >rsnoc_z_H_R_G_T2_U_U_177d1c01</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>62</td><td>47</td><td>75.81</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51487</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51492</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>51498</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51506</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51511</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51528</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51534</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>51538</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>51563</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51652</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>51730</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>51741</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51930</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51935</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>52043</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
51486                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51487      1/1          		if ( ! Sys_Clk_RstN )
51488      1/1          			u_77fb &lt;= #1.0 ( 7'b0 );
51489      1/1          		else if ( u_d27a )
51490      1/1          			u_77fb &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
                        MISSING_ELSE
51491                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51492      1/1          		if ( ! Sys_Clk_RstN )
51493      1/1          			u_f0c &lt;= #1.0 ( 3'b0 );
51494      1/1          		else if ( u_d27a )
51495      1/1          			u_f0c &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
                        MISSING_ELSE
51496                   	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
51497                   	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
51498      1/1          		case ( uu_cc5c_caseSel )
51499      <font color = "red">0/1     ==>  			2'b01   : u_cc5c = 4'b0000 ;</font>
51500      <font color = "red">0/1     ==>  			2'b10   : u_cc5c = 4'b0100 ;</font>
51501      1/1          			2'b0    : u_cc5c = Req1_OpcT ;
51502      <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
51503                   		endcase
51504                   	end
51505                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51506      1/1          		if ( ! Sys_Clk_RstN )
51507      1/1          			u_5ebf &lt;= #1.0 ( 4'b0 );
51508      1/1          		else if ( u_d27a )
51509      1/1          			u_5ebf &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
                        MISSING_ELSE
51510                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51511      1/1          		if ( ! Sys_Clk_RstN )
51512      1/1          			u_ad45 &lt;= #1.0 ( 8'b0 );
51513      1/1          		else if ( u_d27a )
51514      1/1          			u_ad45 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
                        MISSING_ELSE
51515                   	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
51516                   		.Clk( Sys_Clk )
51517                   	,	.Clk_ClkS( Sys_Clk_ClkS )
51518                   	,	.Clk_En( Sys_Clk_En )
51519                   	,	.Clk_EnS( Sys_Clk_EnS )
51520                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
51521                   	,	.Clk_RstN( Sys_Clk_RstN )
51522                   	,	.Clk_Tm( Sys_Clk_Tm )
51523                   	,	.O( u_bb4d )
51524                   	,	.Reset( NextRsp1 )
51525                   	,	.Set( CxtEn &amp; CxtId )
51526                   	);
51527                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51528      1/1          		if ( ! Sys_Clk_RstN )
51529      1/1          			u_81cc &lt;= #1.0 ( 2'b0 );
51530      1/1          		else if ( u_d27a )
51531      1/1          			u_81cc &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
                        MISSING_ELSE
51532                   	rsnoc_z_T_C_S_C_L_R_C_I4f8c0f2108_L17 uci4f8c0f2108( .I_151443210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
51533                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51534      1/1          		if ( ! Sys_Clk_RstN )
51535      1/1          			u_cfef &lt;= #1.0 ( 7'b0 );
51536      1/1          		else if ( u_d27a )
51537      1/1          			u_cfef &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
                        MISSING_ELSE
51538      1/1          	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
51539      1/1          			1'b1    : u_1002 = Cxt_0 ;
51540      <font color = "red">0/1     ==>  			default : u_1002 = 32'b0 ;</font>
51541                   		endcase
51542                   	end
51543                   	rsnoc_z_H_R_U_B_B_A274 Ib(
51544                   		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
51545                   	);
51546                   	rsnoc_z_H_R_N_T_U_P_Pc_b163e57e upc(
51547                   		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
51548                   	);
51549                   	assign uRsp_Status_caseSel =
51550                   		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
51551                   			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
51552                   					&amp;	Rsp2_Status == 2'b01
51553                   				&amp;
51554                   				Rsp_Last
51555                   			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
51556                   				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
51557                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
51558                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
51559                   				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
51560                   		}
51561                   		;
51562                   	always @( uRsp_Status_caseSel ) begin
51563      1/1          		case ( uRsp_Status_caseSel )
51564      1/1          			5'b00001 : Rsp_Status = 2'b10 ;
51565      <font color = "red">0/1     ==>  			5'b00010 : Rsp_Status = 2'b01 ;</font>
51566      1/1          			5'b00100 : Rsp_Status = 2'b10 ;
51567      <font color = "red">0/1     ==>  			5'b01000 : Rsp_Status = 2'b01 ;</font>
51568      1/1          			5'b10000 : Rsp_Status = 2'b10 ;
51569      <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
51570                   		endcase
51571                   	end
51572                   	rsnoc_z_H_R_G_T2_P_U_5c45aeee Ip(
51573                   		.Cxt_AddLd0( CxtPkt_AddLd0 )
51574                   	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
51575                   	,	.Cxt_Echo( CxtPkt_Echo )
51576                   	,	.Cxt_Head( CxtPkt_Head )
51577                   	,	.Cxt_Len1( CxtPkt_Len1 )
51578                   	,	.Cxt_OpcT( CxtPkt_OpcT )
51579                   	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
51580                   	,	.CxtUsed( CxtUsed )
51581                   	,	.Rx_CxtId( 1'b1 )
51582                   	,	.Rx_Head( RxPkt_Head )
51583                   	,	.Rx_Last( RxPkt_Last )
51584                   	,	.Rx_Opc( RxPkt_Opc )
51585                   	,	.Rx_Pld( RxPkt_Pld )
51586                   	,	.Rx_Rdy( RxPkt_Rdy )
51587                   	,	.Rx_Status( RxPkt_Status )
51588                   	,	.Rx_Vld( RxPkt_Vld )
51589                   	,	.Sys_Clk( Sys_Clk )
51590                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
51591                   	,	.Sys_Clk_En( Sys_Clk_En )
51592                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
51593                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
51594                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
51595                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
51596                   	,	.Sys_Pwr_Idle( )
51597                   	,	.Sys_Pwr_WakeUp( )
51598                   	,	.Tx_Data( TxPkt_Data )
51599                   	,	.Tx_Head( TxPkt_Head )
51600                   	,	.Tx_Rdy( TxPkt_Rdy )
51601                   	,	.Tx_Tail( TxPkt_Tail )
51602                   	,	.Tx_Vld( TxPkt_Vld )
51603                   	,	.TxCxtId( TxPktCxtId )
51604                   	,	.TxLast( TxPktLast )
51605                   	);
51606                   	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
51607                   	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
51608                   	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
51609                   	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
51610                   		.CxtUsed( CxtUsed )
51611                   	,	.FreeCxt( CtxFreeId )
51612                   	,	.FreeVld( CxtFreeVld )
51613                   	,	.NewCxt( CxtId )
51614                   	,	.NewRdy( CxtRdy )
51615                   	,	.NewVld( CxtEn )
51616                   	,	.Sys_Clk( Sys_Clk )
51617                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
51618                   	,	.Sys_Clk_En( Sys_Clk_En )
51619                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
51620                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
51621                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
51622                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
51623                   	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
51624                   	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
51625                   	);
51626                   	assign Req1_AddMdL = Req1_AddNttp [31:8];
51627                   	rsnoc_z_H_R_G_T2_O_U_35b1dc78 Io(
51628                   		.Cxt_0( Cxt_0 )
51629                   	,	.CxtUsed( CxtUsed )
51630                   	,	.Rdy( OrdRdy )
51631                   	,	.Req_AddLd0( Req1_AddLd0 )
51632                   	,	.Req_AddMdL( Req1_AddMdL )
51633                   	,	.Req_Len1( Req1_Len1 )
51634                   	,	.Req_OpcT( Req1_OpcT )
51635                   	,	.Req_RouteId( Req1_RouteId )
51636                   	,	.Req_Strm( 1'b0 )
51637                   	,	.ReqRdy( TrnRdy )
51638                   	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
51639                   	,	.Sys_Clk( Sys_Clk )
51640                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
51641                   	,	.Sys_Clk_En( Sys_Clk_En )
51642                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
51643                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
51644                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
51645                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
51646                   	,	.Sys_Pwr_Idle( )
51647                   	,	.Sys_Pwr_WakeUp( )
51648                   	);
51649                   	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Urg );
51650                   	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
51651                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51652      1/1          		if ( ! Sys_Clk_RstN )
51653      1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
51654      1/1          		else if ( NextTrn )
51655      1/1          			ReqHead &lt;= #1.0 ( Pld_Last );
                        MISSING_ELSE
51656                   	rsnoc_z_H_R_G_T2_T_U_5c45aeee It(
51657                   		.AddrBase( IdInfo_0_AddrBase )
51658                   	,	.Cmd_Echo( Req1_Echo )
51659                   	,	.Cmd_KeyId( Req1_KeyId )
51660                   	,	.Cmd_Len1( Req1_Len1 )
51661                   	,	.Cmd_Lock( Req1_Lock )
51662                   	,	.Cmd_OpcT( Req1_OpcT )
51663                   	,	.Cmd_RawAddr( Req1_RawAddr )
51664                   	,	.Cmd_RouteId( Req1_RouteId )
51665                   	,	.Cmd_Status( Req1_Status )
51666                   	,	.Cmd_User( Req1_User )
51667                   	,	.HitId( Translation_0_Id )
51668                   	,	.Pld_Data( Pld_Data )
51669                   	,	.Pld_Last( Pld_Last )
51670                   	,	.Rdy( TrnRdy )
51671                   	,	.Rx_Data( RxErr_Data )
51672                   	,	.Rx_Head( RxErr_Head )
51673                   	,	.Rx_Rdy( RxErr_Rdy )
51674                   	,	.Rx_Tail( RxErr_Tail )
51675                   	,	.Rx_Vld( RxErr_Vld )
51676                   	,	.Sys_Clk( Sys_Clk )
51677                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
51678                   	,	.Sys_Clk_En( Sys_Clk_En )
51679                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
51680                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
51681                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
51682                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
51683                   	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
51684                   	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
51685                   	,	.Vld( TrnVld )
51686                   	);
51687                   	assign Req1_Addr = Req1_RawAddr;
51688                   	assign PipeIn_Addr = Req1_Addr;
51689                   	assign u_cb9b_0 = PipeIn_Addr;
51690                   	assign WrapTrRd = Req1_OpcT == 4'b0001;
51691                   	assign WrapTrWr = Req1_OpcT == 4'b0101;
51692                   	assign u_c4ee = Req1_Len1 [6:2];
51693                   	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 5'b0 );
51694                   	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
51695                   	assign PipeIn_BurstType = Req1_BurstType;
51696                   	assign u_cb9b_1 = PipeIn_BurstType;
51697                   	assign u_cb9b_11 = PipeIn_Opc;
51698                   	assign PipeIn_Urg = Req1_Urg;
51699                   	assign u_cb9b_17 = PipeIn_Urg;
51700                   	assign PipeIn_User = Req1_User;
51701                   	assign u_cb9b_19 = PipeIn_User;
51702                   	assign PipeIn_Data = Pld_Data;
51703                   	assign u_cb9b_2 = PipeIn_Data;
51704                   	assign Req1_Fail = Req1_Status == 2'b11;
51705                   	assign PipeIn_Fail = Req1_Fail;
51706                   	assign u_cb9b_4 = PipeIn_Fail;
51707                   	assign PipeIn_Head = ReqHead;
51708                   	assign u_cb9b_6 = PipeIn_Head;
51709                   	assign PipeIn_Last = Pld_Last;
51710                   	assign u_cb9b_7 = PipeIn_Last;
51711                   	assign PipeIn_Len1 = Req1_Len1;
51712                   	assign u_cb9b_8 = PipeIn_Len1;
51713                   	assign PipeIn_Lock = Req1_Lock;
51714                   	assign u_cb9b_9 = PipeIn_Lock;
51715                   	assign ReqVld = TrnVld &amp; ~ TrnGate;
51716                   	assign PostRdy = GenLcl_Req_Rdy;
51717                   	assign PipeOut_Urg = u_d4d9_17;
51718                   	assign PipeOut_Head = u_d4d9_6;
51719                   	assign PipeOutHead = PipeOut_Head;
51720                   	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
51721                   	assign uReq1_Opc_caseSel =
51722                   		{		Req1_OpcT == 4'b0110
51723                   			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
51724                   			,	Req1_OpcT == 4'b0011
51725                   			,	Req1_OpcT == 4'b0010
51726                   			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
51727                   		}
51728                   		;
51729                   	always @( uReq1_Opc_caseSel ) begin
51730      1/1          		case ( uReq1_Opc_caseSel )
51731      1/1          			5'b00001 : Req1_Opc = 3'b000 ;
51732      <font color = "red">0/1     ==>  			5'b00010 : Req1_Opc = 3'b010 ;</font>
51733      <font color = "red">0/1     ==>  			5'b00100 : Req1_Opc = 3'b001 ;</font>
51734      1/1          			5'b01000 : Req1_Opc = 3'b100 ;
51735      <font color = "red">0/1     ==>  			5'b10000 : Req1_Opc = 3'b101 ;</font>
51736      <font color = "red">0/1     ==>  			default  : Req1_Opc = 3'b000 ;</font>
51737                   		endcase
51738                   	end
51739                   	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
51740                   	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
51741      1/1          		case ( uPipeIn_Opc_caseSel )
51742      <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
51743      <font color = "red">0/1     ==>  			3'b010  : PipeIn_Opc = 3'b000 ;</font>
51744      <font color = "red">0/1     ==>  			3'b100  : PipeIn_Opc = 3'b100 ;</font>
51745      1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
51746      <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
51747                   		endcase
51748                   	end
51749                   	rsnoc_z_H_R_U_P_N_e5534060_A32138010117103001101080 Ifpa(
51750                   		.Rx_0( u_cb9b_0 )
51751                   	,	.Rx_1( u_cb9b_1 )
51752                   	,	.Rx_11( u_cb9b_11 )
51753                   	,	.Rx_14( 1'b0 )
51754                   	,	.Rx_15( 1'b0 )
51755                   	,	.Rx_17( u_cb9b_17 )
51756                   	,	.Rx_19( u_cb9b_19 )
51757                   	,	.Rx_2( u_cb9b_2 )
51758                   	,	.Rx_4( u_cb9b_4 )
51759                   	,	.Rx_6( u_cb9b_6 )
51760                   	,	.Rx_7( u_cb9b_7 )
51761                   	,	.Rx_8( u_cb9b_8 )
51762                   	,	.Rx_9( u_cb9b_9 )
51763                   	,	.RxRdy( ReqRdy )
51764                   	,	.RxVld( ReqVld )
51765                   	,	.Sys_Clk( Sys_Clk )
51766                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
51767                   	,	.Sys_Clk_En( Sys_Clk_En )
51768                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
51769                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
51770                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
51771                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
51772                   	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
51773                   	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
51774                   	,	.Tx_0( u_d4d9_0 )
51775                   	,	.Tx_1( u_d4d9_1 )
51776                   	,	.Tx_11( u_d4d9_11 )
51777                   	,	.Tx_14( u_d4d9_14 )
51778                   	,	.Tx_15( u_d4d9_15 )
51779                   	,	.Tx_17( u_d4d9_17 )
51780                   	,	.Tx_19( u_d4d9_19 )
51781                   	,	.Tx_2( u_d4d9_2 )
51782                   	,	.Tx_4( u_d4d9_4 )
51783                   	,	.Tx_6( u_d4d9_6 )
51784                   	,	.Tx_7( u_d4d9_7 )
51785                   	,	.Tx_8( u_d4d9_8 )
51786                   	,	.Tx_9( u_d4d9_9 )
51787                   	,	.TxRdy( PipeOutRdy )
51788                   	,	.TxVld( PipeOutVld )
51789                   	);
51790                   	assign PipeOut_Addr = u_d4d9_0;
51791                   	assign GenLcl_Req_Addr = PipeOut_Addr;
51792                   	assign PipeOut_Data = u_d4d9_2;
51793                   	assign MyDatum = PipeOut_Data [35:0];
51794                   	assign MyData = { 2'b0 , MyDatum };
51795                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups(
51796                   		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
51797                   	);
51798                   	assign PipeOut_Fail = u_d4d9_4;
51799                   	assign NullBe = PipeOut_Fail;
51800                   	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
51801                   	assign GenLcl_Req_Vld = PostVld;
51802                   	assign PipeOut_Last = u_d4d9_7;
51803                   	assign GenLcl_Req_Last = PipeOut_Last;
51804                   	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
51805                   	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
51806                   	assign PipeOut_BurstType = u_d4d9_1;
51807                   	assign GenLcl_Req_BurstType = PipeOut_BurstType;
51808                   	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
51809                   	assign PipeOut_Len1 = u_d4d9_8;
51810                   	assign GenLcl_Req_Len1 = PipeOut_Len1;
51811                   	assign PipeOut_Lock = u_d4d9_9;
51812                   	assign GenLcl_Req_Lock = PipeOut_Lock;
51813                   	assign PipeOut_Opc = u_d4d9_11;
51814                   	assign GenLcl_Req_Opc = PipeOut_Opc;
51815                   	assign PipeOut_SeqUnOrdered = u_d4d9_14;
51816                   	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
51817                   	assign PipeOut_SeqUnique = u_d4d9_15;
51818                   	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
51819                   	assign PipeOut_User = u_d4d9_19;
51820                   	assign GenLcl_Req_User = PipeOut_User;
51821                   	assign Rsp0_Rdy = Rsp1_Rdy;
51822                   	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
51823                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
51824                   		.Clk( Sys_Clk )
51825                   	,	.Clk_ClkS( Sys_Clk_ClkS )
51826                   	,	.Clk_En( Sys_Clk_En )
51827                   	,	.Clk_EnS( Sys_Clk_EnS )
51828                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
51829                   	,	.Clk_RstN( Sys_Clk_RstN )
51830                   	,	.Clk_Tm( Sys_Clk_Tm )
51831                   	,	.En( GenLcl_Req_Vld )
51832                   	,	.O( u_43f9 )
51833                   	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
51834                   	,	.Set( NullBe &amp; PipeOutHead )
51835                   	);
51836                   	rsnoc_z_H_R_G_U_P_U_922e3a49 uu922e3a49(
51837                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
51838                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
51839                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
51840                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
51841                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
51842                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
51843                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
51844                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
51845                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
51846                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
51847                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
51848                   	,	.GenLcl_Req_User( GenLcl_Req_User )
51849                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
51850                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
51851                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
51852                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
51853                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
51854                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
51855                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
51856                   	,	.GenPrt_Req_Addr( u_Req_Addr )
51857                   	,	.GenPrt_Req_Be( u_Req_Be )
51858                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
51859                   	,	.GenPrt_Req_Data( u_Req_Data )
51860                   	,	.GenPrt_Req_Last( u_Req_Last )
51861                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
51862                   	,	.GenPrt_Req_Lock( u_Req_Lock )
51863                   	,	.GenPrt_Req_Opc( u_Req_Opc )
51864                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
51865                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
51866                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
51867                   	,	.GenPrt_Req_User( u_Req_User )
51868                   	,	.GenPrt_Req_Vld( u_Req_Vld )
51869                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
51870                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
51871                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
51872                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
51873                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
51874                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
51875                   	);
51876                   	rsnoc_z_H_R_G_U_Q_U_a42ce297cd uua42ce297cd(
51877                   		.GenLcl_Req_Addr( u_Req_Addr )
51878                   	,	.GenLcl_Req_Be( u_Req_Be )
51879                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
51880                   	,	.GenLcl_Req_Data( u_Req_Data )
51881                   	,	.GenLcl_Req_Last( u_Req_Last )
51882                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
51883                   	,	.GenLcl_Req_Lock( u_Req_Lock )
51884                   	,	.GenLcl_Req_Opc( u_Req_Opc )
51885                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
51886                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
51887                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
51888                   	,	.GenLcl_Req_User( u_Req_User )
51889                   	,	.GenLcl_Req_Vld( u_Req_Vld )
51890                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
51891                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
51892                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
51893                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
51894                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
51895                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
51896                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
51897                   	,	.GenPrt_Req_Be( Gen_Req_Be )
51898                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
51899                   	,	.GenPrt_Req_Data( Gen_Req_Data )
51900                   	,	.GenPrt_Req_Last( Gen_Req_Last )
51901                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
51902                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
51903                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
51904                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
51905                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
51906                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
51907                   	,	.GenPrt_Req_User( Gen_Req_User )
51908                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
51909                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
51910                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
51911                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
51912                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
51913                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
51914                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
51915                   	,	.Sys_Clk( Sys_Clk )
51916                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
51917                   	,	.Sys_Clk_En( Sys_Clk_En )
51918                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
51919                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
51920                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
51921                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
51922                   	,	.Sys_Pwr_Idle( u_70_Idle )
51923                   	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
51924                   	);
51925                   	assign IdInfo_0_Id = Translation_0_Id;
51926                   	assign IdInfo_1_Id = Req1_KeyId;
51927                   	assign u_b16a = u_236 ? 2'b11 : 2'b0;
51928                   	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
51929                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51930      1/1          		if ( ! Sys_Clk_RstN )
51931      1/1          			Load &lt;= #1.0 ( 2'b0 );
51932      1/1          		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
51933                   	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
51934                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51935      1/1          		if ( ! Sys_Clk_RstN )
51936      1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
51937      1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
51938                   	assign RxInt_Rdy = RxIn_Rdy;
51939                   	assign Rx_Rdy = RxInt_Rdy;
51940                   	assign WakeUp_Rx = Rx_Vld;
51941                   	assign Sys_Pwr_WakeUp = WakeUp_Rx;
51942                   	assign u_5446 = RxIn_Data [110:94];
51943                   	assign Translation_0_Aperture = u_5446 [16:5];
51944                   	assign TxBypData = TxIn_Data [37:0];
51945                   	assign TxLcl_Data =
51946                   		{			{	TxIn_Data [111]
51947                   			,	TxIn_Data [110:94]
51948                   			,	TxIn_Data [93:90]
51949                   			,	TxIn_Data [89:88]
51950                   			,	TxIn_Data [87:81]
51951                   			,	TxIn_Data [80:49]
51952                   			,	TxIn_Data [48:41]
51953                   			,	TxIn_Data [40:38]
51954                   			}
51955                   		,
51956                   		TxBypData
51957                   		};
51958                   	assign Tx_Data = { TxLcl_Data [111:38] , TxLcl_Data [37:0] };
51959                   	assign TxLcl_Head = TxIn_Head;
51960                   	assign Tx_Head = TxLcl_Head;
51961                   	assign TxLcl_Tail = TxIn_Tail;
51962                   	assign Tx_Tail = TxLcl_Tail;
51963                   	assign TxLcl_Vld = TxIn_Vld;
51964                   	assign Tx_Vld = TxLcl_Vld;
51965                   	assign WakeUp_Other = 1'b0;
51966                   	assign u_6807_Data_Datum3_Byte = TxIn_Data [34:27];
51967                   	assign Dbg_Tx_Data_Datum3_Byte = u_6807_Data_Datum3_Byte;
51968                   	assign u_6807_Data_Datum2_Be = TxIn_Data [26];
51969                   	assign Dbg_Tx_Data_Datum2_Be = u_6807_Data_Datum2_Be;
51970                   	assign u_6807_Data_Datum2_Byte = TxIn_Data [25:18];
51971                   	assign Dbg_Tx_Data_Datum2_Byte = u_6807_Data_Datum2_Byte;
51972                   	assign u_6807_Hdr_Status = TxIn_Data [89:88];
51973                   	assign Dbg_Tx_Hdr_Status = u_6807_Hdr_Status;
51974                   	assign u_6807_Hdr_Addr = TxIn_Data [80:49];
51975                   	assign Dbg_Tx_Hdr_Addr = u_6807_Hdr_Addr;
51976                   	assign u_6807_Hdr_Lock = TxIn_Data [111];
51977                   	assign Dbg_Tx_Hdr_Lock = u_6807_Hdr_Lock;
51978                   	assign u_6807_Hdr_Echo = TxIn_Data [40:38];
51979                   	assign Dbg_Tx_Hdr_Echo = u_6807_Hdr_Echo;
51980                   	assign u_6807_Hdr_Len1 = TxIn_Data [87:81];
51981                   	assign Dbg_Tx_Hdr_Len1 = u_6807_Hdr_Len1;
51982                   	assign u_6807_Hdr_User = TxIn_Data [48:41];
51983                   	assign Dbg_Tx_Hdr_User = u_6807_Hdr_User;
51984                   	assign u_6807_Hdr_Opc = TxIn_Data [93:90];
51985                   	assign Dbg_Tx_Hdr_Opc = u_6807_Hdr_Opc;
51986                   	assign u_6807_Hdr_RouteId = TxIn_Data [110:94];
51987                   	assign Dbg_Tx_Hdr_RouteId = u_6807_Hdr_RouteId;
51988                   	assign u_3ded_Data_Last = RxIn_Data [37];
51989                   	assign Dbg_Rx_Data_Last = u_3ded_Data_Last;
51990                   	assign u_3ded_Data_Err = RxIn_Data [36];
51991                   	assign Dbg_Rx_Data_Err = u_3ded_Data_Err;
51992                   	assign u_3ded_Data_Datum1_Be = RxIn_Data [17];
51993                   	assign Dbg_Rx_Data_Datum1_Be = u_3ded_Data_Datum1_Be;
51994                   	assign u_3ded_Data_Datum1_Byte = RxIn_Data [16:9];
51995                   	assign Dbg_Rx_Data_Datum1_Byte = u_3ded_Data_Datum1_Byte;
51996                   	assign u_3ded_Data_Datum0_Be = RxIn_Data [8];
51997                   	assign Dbg_Rx_Data_Datum0_Be = u_3ded_Data_Datum0_Be;
51998                   	assign u_3ded_Data_Datum0_Byte = RxIn_Data [7:0];
51999                   	assign Dbg_Rx_Data_Datum0_Byte = u_3ded_Data_Datum0_Byte;
52000                   	assign u_3ded_Data_Datum3_Be = RxIn_Data [35];
52001                   	assign Dbg_Rx_Data_Datum3_Be = u_3ded_Data_Datum3_Be;
52002                   	assign u_3ded_Data_Datum3_Byte = RxIn_Data [34:27];
52003                   	assign Dbg_Rx_Data_Datum3_Byte = u_3ded_Data_Datum3_Byte;
52004                   	assign u_3ded_Data_Datum2_Be = RxIn_Data [26];
52005                   	assign Dbg_Rx_Data_Datum2_Be = u_3ded_Data_Datum2_Be;
52006                   	assign u_3ded_Data_Datum2_Byte = RxIn_Data [25:18];
52007                   	assign Dbg_Rx_Data_Datum2_Byte = u_3ded_Data_Datum2_Byte;
52008                   	assign u_3ded_Hdr_Status = RxIn_Data [89:88];
52009                   	assign Dbg_Rx_Hdr_Status = u_3ded_Hdr_Status;
52010                   	assign u_3ded_Hdr_Addr = RxIn_Data [80:49];
52011                   	assign Dbg_Rx_Hdr_Addr = u_3ded_Hdr_Addr;
52012                   	assign u_3ded_Hdr_Lock = RxIn_Data [111];
52013                   	assign Dbg_Rx_Hdr_Lock = u_3ded_Hdr_Lock;
52014                   	assign u_3ded_Hdr_Echo = RxIn_Data [40:38];
52015                   	assign Dbg_Rx_Hdr_Echo = u_3ded_Hdr_Echo;
52016                   	assign u_3ded_Hdr_Len1 = RxIn_Data [87:81];
52017                   	assign Dbg_Rx_Hdr_Len1 = u_3ded_Hdr_Len1;
52018                   	assign u_3ded_Hdr_User = RxIn_Data [48:41];
52019                   	assign Dbg_Rx_Hdr_User = u_3ded_Hdr_User;
52020                   	assign u_3ded_Hdr_Opc = RxIn_Data [93:90];
52021                   	assign Dbg_Rx_Hdr_Opc = u_3ded_Hdr_Opc;
52022                   	assign u_3ded_Hdr_RouteId = RxIn_Data [110:94];
52023                   	assign Dbg_Rx_Hdr_RouteId = u_3ded_Hdr_RouteId;
52024                   	assign u_6807_Data_Last = TxIn_Data [37];
52025                   	assign Dbg_Tx_Data_Last = u_6807_Data_Last;
52026                   	assign u_6807_Data_Err = TxIn_Data [36];
52027                   	assign Dbg_Tx_Data_Err = u_6807_Data_Err;
52028                   	assign u_6807_Data_Datum1_Be = TxIn_Data [17];
52029                   	assign Dbg_Tx_Data_Datum1_Be = u_6807_Data_Datum1_Be;
52030                   	assign u_6807_Data_Datum1_Byte = TxIn_Data [16:9];
52031                   	assign Dbg_Tx_Data_Datum1_Byte = u_6807_Data_Datum1_Byte;
52032                   	assign u_6807_Data_Datum0_Be = TxIn_Data [8];
52033                   	assign Dbg_Tx_Data_Datum0_Be = u_6807_Data_Datum0_Be;
52034                   	assign u_6807_Data_Datum0_Byte = TxIn_Data [7:0];
52035                   	assign Dbg_Tx_Data_Datum0_Byte = u_6807_Data_Datum0_Byte;
52036                   	assign u_6807_Data_Datum3_Be = TxIn_Data [35];
52037                   	assign Dbg_Tx_Data_Datum3_Be = u_6807_Data_Datum3_Be;
52038                   	assign u_5ddf = CxtUsed;
52039                   	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
52040                   	// synopsys translate_off
52041                   	// synthesis translate_off
52042                   	always @( posedge Sys_Clk )
52043      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
52044      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
52045      <font color = "grey">unreachable  </font>				dontStop = 0;
52046      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
52047      <font color = "grey">unreachable  </font>				if (!dontStop) begin
52048      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
52049      <font color = "grey">unreachable  </font>					$stop;
52050                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
52051                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2157.html" >rsnoc_z_H_R_G_T2_U_U_177d1c01</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       51490
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       51495
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       51509
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       51514
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       51531
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       51537
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       51694
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       51927
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2157.html" >rsnoc_z_H_R_G_T2_U_U_177d1c01</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">21</td>
<td class="rt">38.89 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">1032</td>
<td class="rt">438</td>
<td class="rt">42.44 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">516</td>
<td class="rt">232</td>
<td class="rt">44.96 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">516</td>
<td class="rt">206</td>
<td class="rt">39.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">54</td>
<td class="rt">21</td>
<td class="rt">38.89 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">1032</td>
<td class="rt">438</td>
<td class="rt">42.44 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">516</td>
<td class="rt">232</td>
<td class="rt">44.96 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">516</td>
<td class="rt">206</td>
<td class="rt">39.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[16:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[25:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[34:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[42:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[63:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[82:81]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[11:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2157.html" >rsnoc_z_H_R_G_T2_U_U_177d1c01</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">36</td>
<td class="rt">62.07 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">51694</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">51927</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">51487</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">51492</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">51498</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">51506</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">51511</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">51528</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">51534</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">51538</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">51563</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51652</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">51730</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">51741</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51930</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51935</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51694      	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51927      	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51487      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
51488      			u_77fb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
51489      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
51490      			u_77fb <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51492      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
51493      			u_f0c <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
51494      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
51495      			u_f0c <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                         <font color = "red">-3-</font>  
           			                         <font color = "red">==></font>  
           			                         <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51498      		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
51499      			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
51500      			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "red">			==></font>
51501      			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
51502      			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51506      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
51507      			u_5ebf <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
51508      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
51509      			u_5ebf <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51511      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
51512      			u_ad45 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
51513      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
51514      			u_ad45 <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51528      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
51529      			u_81cc <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
51530      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
51531      			u_81cc <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51534      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
51535      			u_cfef <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
51536      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
51537      			u_cfef <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51538      	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
           	                           <font color = "red">-1-</font>               		               
51539      			1'b1    : u_1002 = Cxt_0 ;
           <font color = "green">			==></font>
51540      			default : u_1002 = 32'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51563      		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
51564      			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
51565      			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
51566      			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
51567      			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
51568      			5'b10000 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
51569      			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51652      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
51653      			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
51654      		else if ( NextTrn )
           		     <font color = "green">-2-</font>  
51655      			ReqHead <= #1.0 ( Pld_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51730      		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
51731      			5'b00001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
51732      			5'b00010 : Req1_Opc = 3'b010 ;
           <font color = "red">			==></font>
51733      			5'b00100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
51734      			5'b01000 : Req1_Opc = 3'b100 ;
           <font color = "green">			==></font>
51735      			5'b10000 : Req1_Opc = 3'b101 ;
           <font color = "red">			==></font>
51736      			default  : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51741      		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
51742      			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
51743      			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
51744      			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "red">			==></font>
51745      			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
51746      			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51930      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
51931      			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
51932      		else	Load <= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51935      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
51936      			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
51937      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_180581">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_177d1c01">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
