//! Class 2 — AST. LRM annex A (formal grammar), ch3 declaration syntax.
//!
//! Transformation: token stream → AST. The AST is the shape the grammar
//! produces; class 3–9 lowering consumes it.
//!
//! DOD (critical): the AST is SoA + u32 handles, NOT a pointer tree.
//!   - Expressions live in parallel columns (a MultiArrayList): tag, main_tok,
//!     lhs, rhs, extra, str. An ExprId is an index into those columns.
//!   - Statements live in a flat pool; a StmtId indexes it.
//!   - Never store a `*ExprNode`; store an `ExprId`.
//!   - Variable-arity payloads (call args, concat elements, dotted name parts)
//!     live in one shared `u32` pool, addressed by a single `u32` in the row.
//!   - Identifiers/strings are interned once; nodes carry a `StrId`, never a
//!     slice.
//!
//! Determinism: every store is append-only and insertion-ordered, so identical
//! token input yields byte-identical ids in every column. Nothing here hashes
//! pointers or iterates a hash map.
//!
//! Ownership: every list is unmanaged and takes the allocator per call. The
//! intended allocator is the per-compilation arena, so `deinit` is normally
//! unnecessary — it exists anyway (deinit-complete) so an AST can be built on a
//! gpa in tests. `[]const u8` slices handed to `StringInterner.intern` are
//! BORROWED: they must outlive the `SourceFile` (the preprocessed source buffer
//! and the compilation arena both do).
//!
//! NOTE on `std.ArrayList` in 0.16: `ArrayList` *is* the unmanaged list
//! (`std.ArrayListUnmanaged` is a deprecated alias for it). Hence
//! `= .empty` + `append(gpa, x)`.

const Integer = @import("integer.zig");
const IntLiteral = @import("lexer.zig").IntLiteral;
const std = @import("std");

// ---------------------------------------------------------------------------
// Handles
// ---------------------------------------------------------------------------

/// Handle into the expression columns. `enum(u32)` newtype — cannot be confused
/// with a StmtId. LRM annex A (expression grammar).
pub const ExprId = enum(u32) { none = std.math.maxInt(u32), _ };
/// Handle into the statement pool. LRM §5 behavioral statements.
pub const StmtId = enum(u32) { none = std.math.maxInt(u32), _ };
/// Handle into the string intern table. LRM §2.8 identifiers, §2.7 strings.
pub const StrId = enum(u32) { none = std.math.maxInt(u32), _ };

/// Scalar data types. LRM §3.1, §3.2, §3.3, §3.4.1.
/// `realtime` collapses to `.real` and `time` to `.integer` (A.2.1.1
/// parameter_type); the distinction is meaningless in the analog kernel.
/// `.unspecified` is `parameter p = <expr>;` with no type keyword — LRM §3.4.1
/// derives the type from the default expression, which only lowering (which can
/// fold) is able to do. Lowering MUST resolve `.unspecified`; codegen never
/// sees it.
pub const Type = enum(u8) { real, integer, string, unspecified };

/// Port / function-argument direction. LRM §6.5.2.2 (ports), §4.7.2.3
/// (function output/inout args). `.unspecified` is a port named in
/// `list_of_ports` whose direction arrives later as a `port_declaration`
/// (A.1.3 / A.1.4).
pub const Direction = enum(u8) { unspecified, input, output, inout };

/// LRM §3.6.1 / A.1.7 `potential_or_flow`.
pub const PotentialOrFlow = enum(u8) { potential, flow };

// ---------------------------------------------------------------------------
// Operators — LRM §4.2, A.8.6
// ---------------------------------------------------------------------------

/// A.8.6 unary_operator. Stored in the `extra` column of a `.unary` node.
pub const UnaryOp = enum(u8) {
    plus, // +      §4.2.1
    minus, // -      §4.2.1
    logical_not, // !      §4.2.7
    bit_not, // ~      §4.2.8
    reduce_and, // &      §4.2.9
    reduce_nand, // ~&     §4.2.9
    reduce_or, // |      §4.2.9
    reduce_nor, // ~|     §4.2.9
    reduce_xor, // ^      §4.2.9
    reduce_xnor, // ~^ ^~  §4.2.9
};

/// A.8.6 binary_operator. Stored in the `extra` column of a `.binary` node.
pub const BinaryOp = enum(u8) {
    add, // +    §4.2.1
    sub, // -    §4.2.1
    mul, // *    §4.2.1
    div, // /    §4.2.1
    mod, // %    §4.2.1
    pow, // **   §4.2.1
    eq, // ==   §4.2.5
    neq, // !=   §4.2.5
    case_eq, // ===  §4.2.5 (digital; rejected in the analog subset, annex C)
    case_neq, // !==  §4.2.5
    lt, // <    §4.2.4
    le, // <=   §4.2.4
    gt, // >    §4.2.4
    ge, // >=   §4.2.4
    logical_and, // &&   §4.2.7
    logical_or, // ||   §4.2.7
    bit_and, // &    §4.2.8
    bit_or, // |    §4.2.8
    bit_xor, // ^    §4.2.8
    bit_xnor, // ~^ ^~ §4.2.8
    shl, // <<   §4.2.10
    shr, // >>   §4.2.10
    ashl, // <<<  §4.2.10
    ashr, // >>>  §4.2.10
};

// ---------------------------------------------------------------------------
// Expressions
// ---------------------------------------------------------------------------

/// Expression node tag. LRM §4.2 (operators), §4.3/§4.5/§4.6 (calls), §4.4
/// (access functions), §5.10 (event expressions — they are expressions in
/// A.6.5 `analog_event_expression`).
///
/// Column usage per tag is documented on each arm; `main_tok` is always the
/// token the node is reported at (needed by the class-6 finiteness proof, whose
/// failures are compile errors and must name a source location).
pub const ExprTag = enum(u8) {
    // ---- literals & names — §2.6, §2.7, §2.8, A.8.7 ----
    /// `extra` = index into `ExprStore.ints`. LRM §2.6.1.
    int_literal,
    /// Exact four-state or wide constant; rejected by the analog integer boundary.
    logic_literal,
    /// `extra` = index into `ExprStore.reals`. LRM §2.6.2 (incl. SI suffixes).
    real_literal,
    /// `str` = interned, escape-processed contents. LRM §2.7.
    str_literal,
    /// A.2.5 `value_range_expression ::= ... | inf | -inf`. Only legal inside a
    /// `ValueRange`; the finiteness proof (class 6) reads these directly.
    pos_inf,
    neg_inf,
    /// `str` = name. LRM §2.8 (variables, nets, params, genvars, named events).
    ident,
    /// Dotted name: `extra` = StrId list offset (2+ parts). Covers
    /// hierarchical_identifier (§6.8) AND nature_attribute_reference
    /// (§3.6.1.3, e.g. `electrical.potential.abstol`) — lowering tells them
    /// apart by resolving the first part.
    hier_ident,

    // ---- operators — §4.2 ----
    /// `lhs` = operand, `extra` = @intFromEnum(UnaryOp).
    unary,
    /// `lhs`, `rhs` operands, `extra` = @intFromEnum(BinaryOp).
    binary,
    /// §4.2.12 `?:` — `lhs` = cond, `rhs` = then, `extra` = @intFromEnum(else).
    /// Read the third operand with `ExprStore.ternaryElse`.
    ternary,

    // ---- calls (all: `str` = callee name, `extra` = ExprId list offset) ----
    /// §4.7 user-defined analog function call (A.8.2 analog_function_call).
    call,
    /// §4.3 math built-in (A.8.2 analog_built_in_function_name). Lowering maps
    /// the name to a MIR op and to the LRM §4.3 domain table.
    builtin_call,
    /// ch9 system function / task-as-expression, and §9.x `analysis("...")`
    /// (A.8.2 analog_system_function_call, analysis_function_call). `$name`
    /// without parens is this tag with an empty arg list.
    sys_call,
    /// §4.5 analog operator / filter: ddt, ddx, idt, idtmod, absdelay,
    /// transition, slew, last_crossing, limexp, laplace_*, zi_* (A.8.2
    /// analog_filter_function_call). Each occurrence owns runtime state, so it
    /// must stay a distinct tag from `builtin_call`.
    filter_call,
    /// §4.6 small-signal / noise: ac_stim, white_noise, flicker_noise,
    /// noise_table, noise_table_log (A.8.2 analog_small_signal_function_call).
    noise_call,

    // ---- access functions — §4.4 ----
    /// §4.4.1 branch probe: `V(a)`, `V(a,b)`, `I(br)`. `str` = access
    /// identifier (`V`/`I`/nature access name, §3.6.1.4), `lhs` = first
    /// net-or-branch reference, `rhs` = second net reference or `.none`.
    branch_access,
    /// §4.4.2 / §5.4.3 port branch probe `I(<p>)` (A.8.2
    /// port_probe_function_call). `str` = access identifier, `lhs` = port ref.
    port_access,

    // ---- aggregates — §4.2.13, §3.4.4, A.8.1 ----
    /// `{a, b, ...}` — `extra` = ExprId list offset.
    concat,
    /// `{n{...}}` — `lhs` = repeat count, `rhs` = the inner `.concat`.
    multi_concat,
    /// `'{a, b, ...}` assignment pattern (array param defaults §3.4.4, filter
    /// coefficient args §4.5.4) — `extra` = ExprId list offset.
    assign_pattern,
    /// §3.4.4 array / bit select `base[i]` — `lhs` = base, `rhs` = index.
    index,
    /// `msb:lsb` part select and `analog_range_expression` (A.8.3) —
    /// `lhs` = msb, `rhs` = lsb.
    range,

    // ---- event expressions — §5.10, A.6.5 ----
    /// `e1 or e2` / `e1, e2` — `lhs`, `rhs`.
    event_or,
    /// `posedge e` / `negedge e` — `lhs` (digital edges, §5.10.1).
    event_posedge,
    event_negedge,
    /// §5.10.2 `initial_step` / `final_step` — `extra` = StrId list offset of
    /// the analysis-name arguments (empty list = no argument list).
    event_initial_step,
    event_final_step,
    /// §5.10.3 monitored event function: cross, above, timer, absdelta (A.6.5
    /// analog_event_functions). `str` = name, `extra` = ExprId list offset
    /// (a `.none` element is an omitted `analog_expression_or_null` argument).
    event_function,
    /// A.6.5 `driver_update expression` — `lhs` is the signal. §9.22.4: "causes
    /// the statement to execute any time a driver of the signal clock is
    /// updated." A DIGITAL event, and §9.22 paragraph 3 confines the driver
    /// family to a connect module, so this node only ever appears under a
    /// `DiscreteBlock` of a `connectmodule` and is never lowered.
    event_driver_update,
};

/// One expression row. The `ExprStore` keeps these as MultiArrayList columns,
/// so this struct is the *row view*, never an allocated node.
pub const Node = struct {
    tag: ExprTag,
    /// Token index this node is reported at (diagnostics; class 6 errors).
    main_tok: u32 = 0,
    lhs: ExprId = .none,
    rhs: ExprId = .none,
    /// Opcode / literal payload / list offset — see `ExprTag` per-arm docs.
    extra: u32 = 0,
    /// Interned name, `.none` when the tag carries no name.
    str: StrId = .none,
};

/// SoA expression store (one row per expression). LRM annex A.
/// Columns are parallel (a MultiArrayList); ExprId indexes all of them.
pub const ExprStore = struct {
    /// Columns: `.tag`, `.main_tok`, `.lhs`, `.rhs`, `.extra`, `.str`.
    nodes: std.MultiArrayList(Node) = .empty,
    /// Shared variable-arity payload pool. Each list is stored as
    /// `[len, e0, e1, ...]`; a row's `extra` is the offset of the `len` word.
    pool: std.ArrayList(u32) = .empty,
    /// Side table for `.real_literal` values (`extra` indexes it). Kept out of
    /// the row so the common integer/ident rows stay narrow.
    reals: std.ArrayList(f64) = .empty,
    /// Known literals fitting the analog i64 ABI retain source width/sign for
    /// expression sizing. Wider and four-state literals have their own pool.
    ints: std.ArrayList(IntLiteral) = .empty,
    logic: std.ArrayList(Integer.Literal) = .empty,

    pub const empty: ExprStore = .{};

    pub fn deinit(self: *ExprStore, gpa: std.mem.Allocator) void {
        self.nodes.deinit(gpa);
        self.pool.deinit(gpa);
        self.reals.deinit(gpa);
        self.ints.deinit(gpa);
        for (self.logic.items) |literal| gpa.free(literal.planes);
        self.logic.deinit(gpa);
        self.* = .empty;
    }

    /// Append one row (all columns in lockstep) and return its handle.
    pub fn add(self: *ExprStore, gpa: std.mem.Allocator, node: Node) !ExprId {
        const id: u32 = @intCast(self.nodes.len);
        std.debug.assert(id != @intFromEnum(ExprId.none));
        try self.nodes.append(gpa, node);
        return @enumFromInt(id);
    }

    /// Convenience for `.real_literal`: parks the value in `reals`.
    pub fn addReal(self: *ExprStore, gpa: std.mem.Allocator, main_tok: u32, value: f64) !ExprId {
        const idx: u32 = @intCast(self.reals.items.len);
        try self.reals.append(gpa, value);
        return self.add(gpa, .{ .tag = .real_literal, .main_tok = main_tok, .extra = idx });
    }

    /// Synthetic integer constants have the implementation integer width.
    pub fn addInt(self: *ExprStore, gpa: std.mem.Allocator, main_tok: u32, value: i64) !ExprId {
        return self.addIntLiteral(gpa, main_tok, .{ .value = value, .width = 0, .signed = true });
    }

    pub fn addIntLiteral(self: *ExprStore, gpa: std.mem.Allocator, main_tok: u32, literal: IntLiteral) !ExprId {
        const idx: u32 = @intCast(self.ints.items.len);
        try self.ints.append(gpa, literal);
        return self.add(gpa, .{ .tag = .int_literal, .main_tok = main_tok, .extra = idx });
    }

    pub fn addLogic(self: *ExprStore, gpa: std.mem.Allocator, main_tok: u32, literal: Integer.Literal) !ExprId {
        const idx: u32 = @intCast(self.logic.items.len);
        try self.logic.append(gpa, literal);
        return self.add(gpa, .{ .tag = .logic_literal, .main_tok = main_tok, .extra = idx });
    }

    pub fn logicValue(self: *const ExprStore, id: ExprId) Integer.Literal {
        std.debug.assert(self.tag(id) == .logic_literal);
        return self.logic.items[self.extraOf(id)];
    }

    pub fn get(self: *const ExprStore, id: ExprId) Node {
        return self.nodes.get(@intFromEnum(id));
    }

    pub fn tag(self: *const ExprStore, id: ExprId) ExprTag {
        return self.nodes.items(.tag)[@intFromEnum(id)];
    }
    pub fn mainTok(self: *const ExprStore, id: ExprId) u32 {
        return self.nodes.items(.main_tok)[@intFromEnum(id)];
    }
    pub fn lhs(self: *const ExprStore, id: ExprId) ExprId {
        return self.nodes.items(.lhs)[@intFromEnum(id)];
    }
    pub fn rhs(self: *const ExprStore, id: ExprId) ExprId {
        return self.nodes.items(.rhs)[@intFromEnum(id)];
    }
    pub fn extraOf(self: *const ExprStore, id: ExprId) u32 {
        return self.nodes.items(.extra)[@intFromEnum(id)];
    }
    pub fn strOf(self: *const ExprStore, id: ExprId) StrId {
        return self.nodes.items(.str)[@intFromEnum(id)];
    }

    /// §4.2 decoded opcode accessors (assert the tag matches).
    pub fn unOp(self: *const ExprStore, id: ExprId) UnaryOp {
        std.debug.assert(self.tag(id) == .unary);
        return @enumFromInt(@as(u8, @intCast(self.extraOf(id))));
    }
    pub fn binOp(self: *const ExprStore, id: ExprId) BinaryOp {
        std.debug.assert(self.tag(id) == .binary);
        return @enumFromInt(@as(u8, @intCast(self.extraOf(id))));
    }
    /// §4.2.12 third operand of `?:`.
    pub fn ternaryElse(self: *const ExprStore, id: ExprId) ExprId {
        std.debug.assert(self.tag(id) == .ternary);
        return @enumFromInt(self.extraOf(id));
    }
    /// §2.6.1 decoded integer literal.
    pub fn intValue(self: *const ExprStore, id: ExprId) i64 {
        std.debug.assert(self.tag(id) == .int_literal);
        return self.intLiteral(id).value;
    }
    pub fn intLiteral(self: *const ExprStore, id: ExprId) IntLiteral {
        std.debug.assert(self.tag(id) == .int_literal);
        return self.ints.items[self.extraOf(id)];
    }
    /// §2.6.2 decoded real literal.
    pub fn realValue(self: *const ExprStore, id: ExprId) f64 {
        std.debug.assert(self.tag(id) == .real_literal);
        return self.reals.items[self.extraOf(id)];
    }

    /// Store a variable-arity list; returns the offset to put in a row's
    /// `extra`. Deterministic: offsets are assigned in append order.
    pub fn addList(self: *ExprStore, gpa: std.mem.Allocator, items: []const u32) !u32 {
        const off: u32 = @intCast(self.pool.items.len);
        try self.pool.ensureUnusedCapacity(gpa, items.len + 1);
        self.pool.appendAssumeCapacity(@intCast(items.len));
        self.pool.appendSliceAssumeCapacity(items);
        return off;
    }
    pub fn addExprList(self: *ExprStore, gpa: std.mem.Allocator, items: []const ExprId) !u32 {
        return self.addList(gpa, @ptrCast(items));
    }
    pub fn addStrList(self: *ExprStore, gpa: std.mem.Allocator, items: []const StrId) !u32 {
        return self.addList(gpa, @ptrCast(items));
    }

    pub fn list(self: *const ExprStore, off: u32) []const u32 {
        const n = self.pool.items[off];
        return self.pool.items[off + 1 ..][0..n];
    }

    /// Arguments of any call-shaped tag (`call`, `builtin_call`, `sys_call`,
    /// `filter_call`, `noise_call`, `event_function`) and the elements of
    /// `concat` / `assign_pattern`.
    pub fn args(self: *const ExprStore, id: ExprId) []const ExprId {
        return @ptrCast(self.list(self.extraOf(id)));
    }
    /// Parts of a `.hier_ident`, and the analysis names of
    /// `.event_initial_step` / `.event_final_step`.
    pub fn nameParts(self: *const ExprStore, id: ExprId) []const StrId {
        return @ptrCast(self.list(self.extraOf(id)));
    }
};

// ---------------------------------------------------------------------------
// String interning — LRM §2.7, §2.8
// ---------------------------------------------------------------------------

/// Identifier/string intern table. Insertion-ordered ⇒ StrIds are
/// deterministic for a given token stream.
///
/// THE one interning mechanism in the engine: `mir.zig` embeds this same type
/// (`Mir.strings`) and re-exports `StrId` as `Mir.StrId`, so "interned string"
/// has exactly one shape from the lexer to codegen. A StrId is only meaningful
/// against the table it came from (the AST's or the MIR's) — lowering carries
/// a name across with `mir.internString(gpa, file.str(id))`.
///
/// Stored slices are BORROWED — either substrings of the preprocessed source or
/// arena copies made by the parser (escaped identifiers §2.8.1, string literals
/// §2.7 need un-escaping). Both outlive the `SourceFile`; nothing here frees a
/// string. Cold data: only naming/codegen walks it, never a hot loop.
pub const StringInterner = struct {
    strings: std.ArrayList([]const u8) = .empty,
    map: std.StringHashMapUnmanaged(StrId) = .empty,

    pub const empty: StringInterner = .{};

    pub fn deinit(self: *StringInterner, gpa: std.mem.Allocator) void {
        self.strings.deinit(gpa);
        self.map.deinit(gpa);
        self.* = .empty;
    }

    /// Intern `s` (borrowed; must outlive the AST). Idempotent.
    pub fn intern(self: *StringInterner, gpa: std.mem.Allocator, s: []const u8) !StrId {
        const gop = try self.map.getOrPut(gpa, s);
        if (gop.found_existing) return gop.value_ptr.*;
        const id: StrId = @enumFromInt(@as(u32, @intCast(self.strings.items.len)));
        // errdefer: on OOM below, drop the just-inserted key so the table never
        // maps a name to an id that has no string.
        errdefer _ = self.map.remove(s);
        try self.strings.append(gpa, s);
        gop.value_ptr.* = id;
        return id;
    }

    pub fn get(self: *const StringInterner, id: StrId) []const u8 {
        std.debug.assert(id != .none);
        return self.strings.items[@intFromEnum(id)];
    }

    /// Lookup without inserting — used to test a name against a known keyword
    /// set without polluting the table.
    pub fn find(self: *const StringInterner, s: []const u8) ?StrId {
        return self.map.get(s);
    }

    pub fn eql(self: *const StringInterner, id: StrId, s: []const u8) bool {
        return id != .none and std.mem.eql(u8, self.get(id), s);
    }
};

// ---------------------------------------------------------------------------
// Declarations — LRM ch3, ch4 §4.7, ch6
// ---------------------------------------------------------------------------

/// A declared dimension / range: `[msb:lsb]` (A.2.5 `range`, `dimension`).
/// Used by array parameters (§3.4.4), array variables (§3.2.2) and vector
/// ports / nets (§6.5.2).
pub const Dim = struct {
    msb: ExprId,
    lsb: ExprId,
};

/// LRM §3.4.2 value_range: `from [lo:hi]` / `exclude (lo:hi)` / `exclude val`.
/// A.2.5 `value_range`. `lo`/`hi` may be `.pos_inf` / `.neg_inf` nodes.
///
/// CRITICAL: these are the *only* bound evidence the class-6 finiteness proof
/// has. They must survive parse → ParamDecl → Lower.ParamInfo → proof.zig.
/// Dropping them silently turns provable models into unprovable ones.
pub const ValueRange = struct {
    kind: Kind,
    lo: ExprId,
    /// `.none` for a single-value `exclude` and for the string-set form.
    hi: ExprId = .none,
    lo_inclusive: bool = true,
    hi_inclusive: bool = true,
    /// A.2.5 `value_range_type '{ string {, string} }` — offset of a StrId list
    /// in `ExprStore.pool`, or `null` for the numeric forms. LRM §3.4.2 string
    /// parameter value ranges.
    strings: ?u32 = null,

    pub const Kind = enum(u8) { from, exclude };
};

/// Parameter declaration. LRM §3.4 (A.2.1.1 parameter_declaration /
/// local_parameter_declaration, A.2.4 param_assignment). One `ParamDecl` per
/// declared name — the parser expands `parameter real a = 1, b = 2;`.
pub const ParamDecl = struct {
    name: StrId,
    ty: Type, // §3.4.1 (`.unspecified` ⇒ infer from `default`)
    default: ExprId, // §3.4 default expression (constant_mintypmax_expression)
    is_local: bool = false, // §3.4.5 localparam
    /// §3.4.4 array parameter dimensions; empty for a scalar.
    dims: []const Dim = &.{},
    /// §6.3 this parameter's value came from an instance parameter value
    /// assignment (or a paramset), not from its own declaration. Set only by
    /// `ir/elaborate.zig`, when it turns a flattened child's parameter into a
    /// `localparam` carrying the override as its default.
    ///
    /// It is the one thing that distinguishes the two halves of §3.4.2: a
    /// declared default is judged only for well-formed BOUNDS (E0347), while
    /// "the parameter value shall be within the range" is a rule about a value
    /// somebody supplied — and until this pass existed, no value ever was.
    is_override: bool = false,
    /// LRM §3.4.2 value ranges (from/exclude). CRITICAL: these are parsed here
    /// but historically DROPPED before codegen. Class 6 (proof.zig) needs them —
    /// carry them through to Lower.ParamInfo.
    ranges: []const ValueRange = &.{},
    main_tok: u32 = 0,
};

/// LRM §3.4.6 `aliasparam alias = target;` (A.2.1.1 aliasparam_declaration).
pub const AliasParam = struct {
    alias: StrId,
    target: StrId,
};

/// Local variable declaration: `real`/`integer`/`string` (+ `realtime`/`time`
/// folded into those). LRM §3.2, §3.3; A.2.8 analog_block_item_declaration.
/// One per declared name.
pub const VarDecl = struct {
    name: StrId,
    ty: Type,
    /// §3.2.2 array dimensions; empty for a scalar.
    dims: []const Dim = &.{},
    /// A.2.2.1 `variable_identifier = constant_expression`; `.none` if absent.
    init: ExprId = .none,
    main_tok: u32 = 0,
    /// Digital declaration metadata retained for source execution. Analog lowering
    /// continues to use ty/dims; a packed reg range is not an unpacked array.
    storage: enum { variable, reg, time } = .variable,
    packed_range: ?Dim = null,
    is_signed: bool = true,
};

/// A.2.2.1 `net_type` — the wired-logic function a net's drivers resolve
/// through (IEEE 1364-2005 §7.9, Verilog-AMS §3.7). A declaration that names
/// no net type (`electrical a;`, `ground gnd;`) is `.wire`, which is also the
/// §7.9 default resolution.
pub const NetKind = enum(u8) { wire, tri, tri0, tri1, triand, trior, trireg, wand, wor, uwire, supply0, supply1 };

/// A.2.2.2 `strength0`/`strength1`/`charge_strength`, as ONE enum because
/// §1.1's IEEE Std 1364 clause 7 orders all eight on a single scale and the
/// resolution that reads them only ever compares levels:
///
///   supply(7) > strong(6) > pull(5) > large(4) > weak(3) > medium(2)
///             > small(1) > highz(0)
///
/// The numeric values ARE that order, so `@intFromEnum` comparison is the
/// clause's "stronger than". The 0-side/1-side split A.2.2.2 spells into two
/// productions is a property of the KEYWORD, not of the level, so it lives in
/// the parser (which has to reject `(strong0, pull0)`) and not here.
pub const Strength = enum(u8) { highz = 0, small = 1, medium = 2, weak = 3, large = 4, pull = 5, strong = 6, supply = 7 };

/// A.2.2.3 `delay3 ::= # delay_value | # ( delay_value [ , delay_value [ , delay_value ] ] )`.
/// One value means all three; two mean rise and fall with the turn-off delay
/// taken as the minimum of them (IEEE 1364-2005 §7.14); three are given. On a
/// `trireg` the third value is not a turn-off delay at all but A.2.1.3's charge
/// decay time, which is why the third field is spelled for both readings.
/// `.none` throughout is "no delay", which is what every construct meant
/// before delays were parsed.
pub const Delay3 = struct {
    rise: ExprId = .none,
    fall: ExprId = .none,
    /// Turn-off (to z) on a driver, charge decay on a `trireg`.
    off: ExprId = .none,

    /// The two-value form leaves `off` `.none`: §7.14 derives it as the smaller
    /// of rise and fall, and that is a value, not a syntax node. A `trireg`
    /// reads the same `.none` as "no charge decay", which is the reading that
    /// keeps `trireg c;` holding forever.
    pub fn any(self: Delay3) bool {
        return self.rise != .none;
    }
};

/// Net declaration. LRM §3.6.3 (A.2.1.3 net_declaration). One per declared
/// name. In the Verilog-A subset (annex C) the only forms that matter are
/// `<discipline> a, b;` and `ground <discipline> g;`.
pub const NetDecl = struct {
    name: StrId,
    /// A.2.2.1 net type; `.wire` when the declaration names none.
    kind: NetKind = .wire,
    /// §3.6.2 discipline identifier; `.none` when the net is untyped (§3.9
    /// discipline resolution then assigns it).
    discipline: StrId = .none,
    /// §3.6.3 `ground` declaration — a global reference node.
    is_ground: bool = false,
    /// §6.5.2 vector net range; `null` for a scalar.
    range: ?Dim = null,
    /// A.2.1.3 `charge_strength` — `trireg` only, and `medium` is IEEE
    /// 1364-2005 §3.8's default for a `trireg` that names none.
    charge: Strength = .medium,
    /// A.2.1.3 `[ delay3 ]`. On a `trireg` the third value is the charge decay
    /// time; on every other net type it is the turn-off delay of the net's own
    /// transition.
    delay: Delay3 = .{},
    /// A.2.4 net_decl_assignment; `.none` when the declaration has no `=`.
    /// §3.6.3.2 makes this a NODESET value — "the initializer shall be a
    /// constant_expression and will be used as a nodeset value for the
    /// potential of the net by the analog solver" — an initial guess, not an
    /// assignment and not a clamp. Folded by `Lower.lowerModule`.
    init: ExprId = .none,
    main_tok: u32 = 0,
};

/// Branch declaration. LRM §3.12 (A.2.1.3 branch_declaration /
/// port_branch_declaration). One per declared branch name.
pub const BranchDecl = struct {
    name: StrId,
    /// First terminal: an `.ident` or `.index` expression (net or port ref).
    hi: ExprId,
    /// Second terminal; `.none` = implicit global ground (§3.12, §1.3.1.1).
    lo: ExprId = .none,
    /// §3.12 `branch (<p>)` — a port branch, not a node pair.
    is_port_branch: bool = false,
    /// A.2.3 `branch_identifier [ range ]` — array of branches; `null` = scalar.
    range: ?Dim = null,
    main_tok: u32 = 0,
};

/// Module port. LRM §6.5 (A.1.3 port / port_declaration).
pub const Port = struct {
    name: StrId,
    direction: Direction = .unspecified, // §6.5.2.2
    /// §6.5.2.1 discipline identifier; `.none` ⇒ resolved by §3.9.
    discipline: StrId = .none,
    /// §6.5.2 vector port range `[msb:lsb]` from the port DIRECTION
    /// declaration (`inout [0:3] p;`); `null` for a scalar port.
    range: ?Dim = null,
    /// §6.5.2.2 the range from the port TYPE declaration (`electrical [0:3]
    /// p;`). A separate field, not merged into `range`, because the clause's
    /// entire content is that the two "evaluate to the same value" — a rule
    /// with nothing left to compare once the second range has overwritten the
    /// first. Folded and compared in lowering (E0350), which is the only place
    /// a constant expression like `[0:4-1]` can be reduced.
    type_range: ?Dim = null,
    /// A.1.3 `port ::= . port_identifier ( [ port_expression ] )` — the port's
    /// EXTERNAL name, the one an instantiation connects to; `.none` when the
    /// port is named by the net it carries. Several consecutive ports share one
    /// external name when the port expression is a concatenation (§6.5.1).
    /// Only an instantiation can observe it, so nothing reads it yet.
    external_name: StrId = .none,
    main_tok: u32 = 0,
};

/// Analog function argument. LRM §4.7.2 (A.2.6 analog_function_item_declaration
/// → input/output/inout declaration). §4.7.2.3 makes `output`/`inout` args
/// write-back parameters.
pub const FuncArg = struct {
    name: StrId,
    ty: Type,
    direction: Direction, // §4.7.2.3 — `.input` unless declared otherwise
    /// §4.7.2.3/§4.7.2.4 an ARRAY formal, `output [0:1] out;`. A.2.6 spells the
    /// range on the direction declaration (`input_declaration ::= input [ range ]
    /// list_of_identifiers`), and §4.7.1's Example 3 writes it on the matching
    /// block item declaration too (`real a[0:1], b[0:1];`) — either fills this,
    /// and `parseFuncDecl` merges them.
    dims: []const Dim = &.{},
    /// The identifier token, so §4.7.1's "all formal arguments shall have an
    /// associated block item declaration" (E0225) can point at the formal that
    /// never got one. The verdict is only reachable once the whole item list
    /// has been read, by which time the parser's cursor is on `endfunction`.
    main_tok: u32 = 0,
};

/// User-defined analog function. LRM §4.7.1 (A.2.6 analog_function_declaration).
/// The implicit return variable is the function's own name (§4.7.1).
pub const FuncDecl = struct {
    name: StrId,
    ret_ty: Type, // §4.7.1 analog_function_type (default `.real`)
    args: []const FuncArg, // §4.7.2, in declaration order (call order)
    /// §4.7.2 local declarations of the function body.
    params: []const ParamDecl = &.{},
    vars: []const VarDecl = &.{},
    /// §4.7.1 the single `analog_function_statement` (usually a `.block`).
    body: StmtId,
    main_tok: u32 = 0,
};

/// One `analog` construct. LRM §5.2 (A.6.2 analog_construct).
pub const AnalogBlock = struct {
    /// §5.2.1 `analog initial` — evaluated once, at initialization only.
    is_initial: bool = false,
    body: StmtId,
    main_tok: u32 = 0,
    /// Which MODULE INSTANCE wrote this block, after elaboration concatenated
    /// every instance's blocks into the top's (`elaborate.zig`). 0 is the top
    /// itself; each inlined instance gets its own.
    ///
    /// §5.4.1 gives branch identity per module instance, and flattening throws
    /// that away: two instances across the same two nets both spell the pair's
    /// one unnamed branch. Contributions of the same kind then aggregate, which
    /// is the right answer for devices in parallel — but §5.6.1.3's
    /// "contributing a flow to a branch which already has a value retained for
    /// the potential results in the potential being discarded" is stated of ONE
    /// branch, and applying it across instances deletes a source because
    /// something else is wired across it. This scopes that clause back to the
    /// instance that wrote both halves; see `Lower.discardOpposite`.
    unit: u32 = 0,
};

/// One `initial` or `always` construct (A.6.2 initial_construct /
/// always_construct) — §7.2.2's DISCRETE context.
///
/// The analog device pipeline accepts only constant initial assignments and
/// diagnoses other scheduling requirements. The opt-in digital source executor
/// executes supported initial bodies through the event scheduler; its validation
/// rejects unimplemented process forms before execution.
pub const DiscreteBlock = struct {
    /// `always` rather than `initial`. §7.2.2 puts both blocks in the same
    /// context, so the §7.2.2/§4.5.15/§4.7.3/§5.2.1 scans do not read this at all
    /// beyond the diagnostic wording. `Lower.collectInitialState` does: only the
    /// `initial` form has a constant reading to collect.
    is_always: bool = false,
    body: StmtId,
    main_tok: u32 = 0,
};

/// A.6.1 `net_assignment ::= net_lvalue = expression` — one driver of one net
/// (IEEE 1364-2005 §6.1). `assign a = b, c = d;` is two of these.
pub const ContAssign = struct {
    target: ExprId,
    value: ExprId,
    /// A.6.1 `[ drive_strength ]`. IEEE 1364-2005 §7.9 makes the default
    /// `(strong1, strong0)`, so an assignment that names no strength resolves
    /// exactly as it did before strengths existed.
    strength0: Strength = .strong,
    strength1: Strength = .strong,
    /// A.6.1 `[ delay3 ]` — the driver's own delay, §6.1.3 inertial.
    delay: Delay3 = .{},
    main_tok: u32 = 0,
};

/// A.3.4's gate types that compute a logic value. §7.8.5's tables define all
/// twelve; `n_input`, `n_output` and `enable` gates differ only in what their
/// terminal list means, which `GateInst` records in its SHAPE.
pub const GateKind = enum { g_and, g_nand, g_or, g_nor, g_xor, g_xnor, g_buf, g_not, g_bufif0, g_bufif1, g_notif0, g_notif1 };

/// A.3.1 one `gate_instance`. `out` is the output terminal (§7.8.5.1's `out`,
/// or one of `out1..outN` for a `buf`/`not` with several — each of those
/// becomes its own `GateInst` over the same input, since each is a separate
/// driver). `ins` is the rest in source order: the inputs of an n-input gate,
/// `(data, enable)` for an enable gate, the single input of `buf`/`not`.
///
/// A gate IS a driver of `out` (§7.1), which is why it carries the same
/// `drive_strength` and `delay` a `ContAssign` does.
pub const GateInst = struct {
    kind: GateKind,
    out: ExprId,
    ins: []const ExprId,
    strength0: Strength = .strong,
    strength1: Strength = .strong,
    delay: Delay3 = .{},
    main_tok: u32 = 0,
};

/// One port connection of a module instance. LRM §6.2.2 (A.4.1
/// ordered_port_connection / named_port_connection).
///
/// Both spellings are this one row. `name == .none` is the ORDERED form, where
/// the row's position in the list picks the port; a name is the `.p(expr)` form,
/// where it does. `expr == .none` is §6.2.2's UNCONNECTED port, and it is
/// reachable from both — a blank in an ordered list (`u(a, , b)`, the expression
/// is optional in A.4.1) and `.p()` with nothing in the parentheses. §9.19
/// `$port_connected` is exactly this field being `.none` or not.
pub const PortConn = struct {
    name: StrId = .none,
    expr: ExprId = .none,
    main_tok: u32 = 0,
};

/// One `#(...)` entry of a module instance. LRM §6.3 (A.4.1
/// list_of_parameter_assignments), both arms: `name == .none` is the ordered
/// form ("in the order of their declaration"), a name is `.p(expr)`.
pub const ParamOverride = struct {
    name: StrId = .none,
    value: ExprId = .none,
    main_tok: u32 = 0,
};

/// One `defparam` assignment. LRM §6.3.1 (A.1.4 parameter_override, A.2.4
/// defparam_assignment `hierarchical_parameter_identifier = constant_expression`).
///
/// `path` is the WHOLE dotted left-hand side interned as one string, joined by
/// `Elaborate.sep` — which is the same '.' the source wrote, so the key of a
/// defparam and the flat name elaboration gives the parameter it names are the
/// same string and applying one is a map lookup. `value` is a constant
/// expression over parameters "declared in the same module as the defparam
/// statement" (§6.3.1), so it is cloned in the DECLARING module's namespace.
pub const Defparam = struct {
    path: StrId,
    value: ExprId,
    main_tok: u32 = 0,
};

/// A module instance. LRM §6.2.2 (A.4.1 module_instantiation).
///
/// One `Instance` per `module_instance`, so `child #(2.0) a(x), b(y);` is two
/// rows sharing one `params` slice — which is the clause's "one or more module
/// instances can be specified in a single module instantiation statement", and
/// the reason the overrides are copied into both rather than owned by a
/// statement node nothing else would read.
pub const Instance = struct {
    /// §6.2.2 module_or_paramset_identifier — resolved at elaboration, because
    /// the definition may be declared after the use (A.1.2 puts no order on the
    /// descriptions of a source_text).
    module: StrId,
    name: StrId,
    /// §6.2.2 `name_of_module_instance ::= module_instance_identifier [ range ]`
    /// — an ARRAY of instances; `null` for a single one. Folded at elaboration,
    /// where the constant expression can be reduced.
    range: ?Dim = null,
    params: []const ParamOverride = &.{}, // §6.3
    ports: []const PortConn = &.{}, // §6.2.2
    main_tok: u32 = 0,
};

/// A module. LRM §6.2 (A.1.2 module_declaration). Declarations are kept in
/// typed, source-ordered slices rather than a mixed item list: lowering wants
/// them by kind, and a declaration is not a statement.
pub const ModuleDecl = struct {
    name: StrId,
    /// §6.5 in header order — this order defines the terminal order the host
    /// device ABI sees, so it is load-bearing. Keep it.
    ports: []const Port,
    /// §6.2.1 module_parameter_port_list `#(...)` followed by body parameter
    /// declarations, in source order (later defaults may reference earlier
    /// parameters, §3.4).
    params: []const ParamDecl = &.{},
    aliasparams: []const AliasParam = &.{}, // §3.4.6
    vars: []const VarDecl = &.{}, // §3.2/§3.3
    nets: []const NetDecl = &.{}, // §3.6.3
    branches: []const BranchDecl = &.{}, // §3.12
    /// §6.2.2 child instances, in source order. Consumed by `ir/elaborate.zig`,
    /// which flattens them away — nothing after elaboration sees this field.
    instances: []const Instance = &.{},
    /// §6.3.1 `defparam`s written in this module, in source order. Also consumed
    /// by `ir/elaborate.zig` and also invisible after it: a defparam is an
    /// override applied to an instance, and after the flatten the instance is
    /// gone and its parameter carries the value.
    defparams: []const Defparam = &.{},
    genvars: []const StrId = &.{}, // §3.5 (unrolling evidence, §6.6.1)
    /// §5.10.4 named events (A.2.1.3 event_declaration). Names only: an event
    /// carries no value, only a per-timepoint triggered/not flag, which lowering
    /// materializes as an ordinary integer slot in the §2.8 declaration space.
    events: []const StrId = &.{},
    functions: []const FuncDecl = &.{}, // §4.7.1
    /// §5.2 analog blocks in source order.
    analog: []const AnalogBlock = &.{},
    /// A.6.2 `initial`/`always` constructs in source order — §7.2.2's discrete
    /// context.
    discrete: []const DiscreteBlock = &.{},
    /// A.6.1 continuous assignments in source order. One entry per
    /// net_assignment, because each is a separate DRIVER of its net
    /// (IEEE 1364-2005 §6.1).
    assigns: []const ContAssign = &.{},
    /// A.3.1 gate instantiations in source order. Separate from `assigns`
    /// because §7.8.5's value tables are not the expression operators: a gate
    /// input is a logic VALUE, so z on one reads as x.
    gates: []const GateInst = &.{},
    /// §2.9 every `attr_spec` reached anywhere in this module, flattened. NOT
    /// attached to the item each decorated, because both rules the LRM states
    /// about an attribute — §2.9's "constant_expression" and §2.9.2's value
    /// domains — are properties of the attribute ALONE, and nothing downstream
    /// reads an attribute's value.
    ///
    /// `NatureAttr` is the shape because A.9.1 `attr_spec ::= attr_name [ =
    /// constant_expression ]` and A.1.6 `nature_attribute ::= identifier =
    /// nature_attribute_expression` are the same (name, value, token) triple —
    /// `skipAttributes` said so before this field existed.
    attrs: []const NatureAttr = &.{},
    /// A.1.2 the `module_keyword` was `connectmodule` — §7.6's connect module.
    /// `module` and `macromodule` are indistinguishable (§6.2 licenses that);
    /// this third spelling is not, for exactly two reasons:
    ///
    ///  - §7.6 makes a connect module the thing the INSERTION PHASE puts on a
    ///    mixed net, not a design root. VerA does no insertion, so a connect
    ///    module is never instantiated, and `elaborate.pickTop` must not pick
    ///    one as the device merely because nothing instantiates it.
    ///  - §7.2.2 gives its body the discrete context legally: it is the one
    ///    design element that exists to bridge a discrete signal, so an
    ///    `always` inside one is not the E0205 "unsupported module item" that
    ///    the same keyword is in an ordinary module.
    is_connect: bool = false,
    main_tok: u32 = 0,
};

/// Nature attribute: `name = expr;`. LRM §3.6.1 (A.1.6 nature_attribute).
/// The LRM-defined names are `abstol` (§3.6.1.2, REQUIRED for a base nature),
/// `access` (§3.6.1.4), `units` (§3.6.1.3), `idt_nature` (§3.6.1.5),
/// `ddt_nature` (§3.6.1.6), plus user attributes (`huge`, `blowup`, …).
/// `value` may be an `.ident` (A.8.3 nature_attribute_expression allows a
/// nature or access identifier, not just a constant).
pub const NatureAttr = struct {
    name: StrId,
    value: ExprId,
    main_tok: u32 = 0,
};

/// Nature declaration. LRM §3.6.1 (A.1.6 nature_declaration).
pub const NatureDecl = struct {
    name: StrId,
    /// §3.6.1.1 derived nature: `nature x : parent`. `.none` = base nature
    /// (which then MUST declare `abstol` and `access`, §3.6.1).
    parent: StrId = .none,
    /// A.1.6 `parent_nature ::= ... | discipline_identifier . potential_or_flow`
    /// — set when the parent was written as `electrical.potential`.
    parent_access: ?PotentialOrFlow = null,
    attrs: []const NatureAttr = &.{},
    main_tok: u32 = 0,
};

/// Discipline declaration. LRM §3.6.2 (A.1.7 discipline_declaration).
pub const DisciplineDecl = struct {
    name: StrId,
    /// §3.6.2.1 `potential <nature>;` — `.none` for a flow-only discipline.
    potential: StrId = .none,
    /// §3.6.2.1 `flow <nature>;` — `.none` for a signal-flow discipline.
    flow: StrId = .none,
    /// §3.6.2.2 `domain continuous|discrete`.
    domain: Domain = .unspecified,
    /// §3.6.2.3 `potential.abstol = 1e-6;` style overrides.
    overrides: []const Override = &.{},
    /// §3.6.2.7 "Like natures, a discipline can specify user-defined
    /// attributes." A.1.7's discipline_item grammar omits the production; the
    /// prose is read as governing and the annex as a non-exhaustive erratum
    /// (see `Parser.parseDiscipline`). Stored exactly as a nature stores its
    /// user attributes — a `NatureAttr` list the declaration retains.
    /// ponytail: no read syntax reaches these yet. §5.5.3's Syntax 5-4 goes
    /// `net.potential_or_flow.attr`, which lands on the BOUND NATURE's table,
    /// and the LRM gives a discipline-level attribute no access spelling of
    /// its own — the consumer today is a host reading the AST (the same
    /// consumer a nature's `huge`/`blowup` have).
    attrs: []const NatureAttr = &.{},
    main_tok: u32 = 0,

    pub const Domain = enum(u8) { unspecified, continuous, discrete };
    pub const Override = struct {
        which: PotentialOrFlow,
        attr: NatureAttr,
    };
};

/// Paramset. LRM §6.4 (A.1.9 paramset_declaration).
pub const ParamsetDecl = struct {
    name: StrId,
    /// The module (or paramset) this specializes.
    target: StrId,
    params: []const ParamDecl = &.{}, // §6.4 parameter/localparam decls
    aliasparams: []const AliasParam = &.{},
    vars: []const VarDecl = &.{},
    /// `.name = expr;` assignments (A.1.9 paramset_statement).
    overrides: []const ParamsetOverride = &.{},
    /// A.1.9 also allows `analog_function_statement`s in the body.
    body: []const StmtId = &.{},
    main_tok: u32 = 0,
};

pub const ParamsetOverride = struct {
    /// Which flavour of `.identifier` was on the left (A.1.9).
    kind: Kind,
    name: StrId,
    value: ExprId,
    main_tok: u32 = 0,

    pub const Kind = enum(u8) { module_param, output_var, system_param };
};

/// Connect specification block. LRM §7.7 (A.1.8 connectrules_declaration) —
/// an A.1.2 description, so it is a sibling of the module/discipline lists on
/// `SourceFile`, not of any module item. The two item forms share the
/// `connect` keyword and split on what follows the first identifier
/// (`Parser.parseConnectRules`).
pub const ConnectRulesDecl = struct {
    name: StrId,
    /// §7.7.1 connect module auto-insertion statements, in source order.
    insertions: []const ConnectInsertion = &.{},
    /// §7.7.2 discipline resolution statements, in source order — the order is
    /// load-bearing: §7.7.2.1 breaks a multi-match tie by taking "the first
    /// match".
    resolutions: []const ConnectResolution = &.{},
    main_tok: u32 = 0,
};

/// `connect connectmodule_identifier [connect_mode] [#(...)] [overrides] ;`
/// LRM §7.7.1 (A.1.8 connect_insertion): names the connect module the
/// auto-insertion phase (§7.8) would place on a mixed net of the bridged
/// discipline pair.
///
/// ponytail: `mode`, `params` and `overrides` are parsed and checked for
/// well-formedness but have no consumer — they parameterize the INSERTION
/// phase (§7.7.3 parameter passing, §7.7.4 merged/split segregation, §7.7.1
/// discipline/direction overrides), and VerA does no insertion: it emits one
/// analog device, and §7.6 puts insertion after the resolution elaboration
/// does perform. They are carried so a `connectrules` block round-trips
/// losslessly the day an insertion phase exists.
pub const ConnectInsertion = struct {
    /// §7.7.1 connectmodule_identifier — resolved at elaboration, like
    /// `Instance.module`, because A.1.2 puts no order on descriptions.
    module: StrId,
    /// §7.7.4 `merged` | `split`; `.unspecified` when the source wrote none
    /// (§7.8.3 makes `merged` the default, applied by the consumer, not here).
    mode: Mode = .unspecified,
    /// §7.7.3 `#(.tt(3.5n), ...)` — the same A.4.1 parameter_value_assignment
    /// an instance carries, parsed by the same code.
    params: []const ParamOverride = &.{},
    /// §7.7.1 discipline (and optionally direction) overrides, or null when
    /// the statement ends at the parameter list.
    overrides: ?PortOverrides = null,
    main_tok: u32 = 0,

    pub const Mode = enum(u8) { unspecified, merged, split };
    /// A.1.8 connect_port_overrides — two disciplines, each optionally
    /// directed. The grammar fixes the legal direction pairings
    /// (input/output, output/input, inout/inout, or neither); the parser
    /// enforces that, so a stored pair is always one of the four productions.
    pub const PortOverrides = struct {
        a_dir: Direction = .unspecified,
        a: StrId,
        b_dir: Direction = .unspecified,
        b: StrId,
    };
};

/// `connect d1 { , dN } resolveto discipline_or_exclude ;` LRM §7.7.2 (A.1.8
/// connect_resolution): when resolution (annex F.2 step 4.b, third bullet)
/// finds more than one candidate discipline for an undeclared net and the
/// candidate set matches `disciplines`, the net is of discipline `resolved` —
/// which "need not be one of the disciplines specified in the discipline
/// list" (§7.7.2.1). With `exclude` instead, the listed disciplines "are
/// deemed to be incompatible and an error is indicated if they are found on
/// the same net" (§7.7.2).
pub const ConnectResolution = struct {
    /// The discipline list before `resolveto`, in source order.
    disciplines: []const StrId,
    /// The discipline after `resolveto`; `.none` iff `exclude`.
    resolved: StrId = .none,
    /// A.1.8 discipline_identifier_or_exclude took the `exclude` arm.
    exclude: bool = false,
    main_tok: u32 = 0,
};

// ---------------------------------------------------------------------------
// Statements — LRM ch5, A.6
// ---------------------------------------------------------------------------

/// Which of A.6.5's three procedural timing controls a prefixed statement
/// carries. All three suspend the process and then run the same body, so they
/// share `Stmt.event_control`; only what they wait FOR differs.
pub const Timing = enum {
    /// `@(event)` — an edge, a named event, or `@*` (§5.10, §9.7.5).
    event,
    /// `#delay` — `delay_control`, so the statement's `event` is the delay.
    delay,
    /// `wait (expression)` — LEVEL sensitive: if the expression is already true
    /// the body runs without suspending at all, and a resumption re-tests it
    /// instead of firing on whichever change woke the process.
    level,
};

/// Statement node. LRM §5. Kept as a tagged union in a flat pool (closed set →
/// enum+union, not vtable). Statements are walked once by lowering, never in a
/// hot loop, so the union's width (driven by `.block`) is not a cache concern.
pub const Stmt = union(enum) {
    /// A.6.4 `analog_statement_or_null ::= ... | ;`
    empty,
    /// §5.3.2 named block with local declarations (A.6.3 analog_seq_block).
    block: SeqBlock,
    /// §5.7 procedural assignment (A.6.2 analog_variable_assignment). `target`
    /// is an lvalue *expression* (`.ident` or `.index`) so array element
    /// assignment (§3.2.2) is representable.
    ///
    /// `timing` is A.6.2's optional `delay_or_event_control` between the `=`
    /// and the expression — the INTRA-assignment form, which §8.5.3.3 gives a
    /// different meaning from the statement prefix `#5 b = a;`: the right-hand
    /// side is sampled when the statement is reached and only the write waits.
    /// `timing_is_delay` picks `delay_control` over `event_control`, exactly as
    /// `event_control.is_delay` does for the prefix form.
    assign: struct {
        target: ExprId,
        value: ExprId,
        nonblocking: bool = false,
        timing: ExprId = .none,
        timing_is_delay: bool = false,
    },
    /// §5.6 contribution `V(a,b) <+ expr;` — `lhs` is a `.branch_access` or
    /// `.port_access` node (A.8.5 branch_lvalue).
    contribute: struct { lhs: ExprId, rhs: ExprId },
    /// §5.6.7 indirect contribution `V(x) : I(y) == expr;`
    /// (A.6.10 indirect_contribution_statement). Modelled here even though
    /// lowering may reject it — dropping it at parse time would make the error
    /// message a syntax error instead of an unsupported-feature error.
    indirect: struct { lhs: ExprId, probe: ExprId, eqn: ExprId },
    /// §5.8 conditional. `else_s` is `.none` when absent; `else if` chains
    /// nest in `else_s`.
    if_stmt: struct {
        cond: ExprId,
        then_s: StmtId,
        else_s: StmtId,
        /// Syntax 6-8 `if_generate_construct` rather than A.6.6's
        /// `analog_conditional_statement`. The two are one node because the
        /// SEMANTICS are one — §6.6.2 selects an alternative, §5.8 executes one
        /// — and lowering already collapses a constant condition either way.
        /// What only the generate form carries is §6.6's "all expressions in
        /// generate schemes shall be constant expressions, deterministic at
        /// elaboration time", which is E0428.
        is_generate: bool = false,
    },
    /// §5.8.3 case (A.6.7), and Syntax 6-8 `case_generate_construct` when
    /// `is_generate`. An arm with `labels.len == 0` is `default`.
    case_stmt: struct {
        kind: CaseKind = .normal,
        scrutinee: ExprId,
        arms: []const CaseArm,
        is_generate: bool = false,
    },
    /// §5.9.2 `for (init; cond; step) body`. Also carries the genvar
    /// loop-generate form (A.4.2) — lowering decides whether to unroll by
    /// looking the loop variable up in `ModuleDecl.genvars` (§6.6.1).
    for_stmt: struct { init: StmtId, cond: ExprId, step: StmtId, body: StmtId },
    /// §5.9.1 `while (cond) body`.
    while_stmt: struct { cond: ExprId, body: StmtId },
    /// §5.9 `repeat (count) body`.
    repeat_stmt: struct { count: ExprId, body: StmtId },
    /// §5.10 `@(event) body` (A.6.5 analog_event_control_statement). `event` is
    /// one of the `event_*` expression tags, or an `.ident` naming an event.
    ///
    /// `.none` is A.6.5's `@*` / `@ (*)`: the implicit event expression, whose
    /// terms are every net and variable `body` READS. It carries no expression
    /// because the list is derived from the body, not written by the source.
    /// A.6.5 offers it to `event_control` only — `analog_event_control` has no
    /// such alternative, so an analog block rejects it.
    event_control: struct { event: ExprId, body: StmtId, kind: Timing = .event },
    /// §5.10.4 `-> event;` (A.6.5 `event_trigger`). `name` is a
    /// `hierarchical_event_identifier`, so only its last (and, in a flat
    /// elaboration, only) component is kept.
    event_trigger: struct { name: StrId },
    /// §5.11 `disable <block>;` (A.6.5 disable_statement).
    disable: struct { name: StrId },
    /// §5.12 / ch9 analog system task: `$strobe`, `$finish`, `$error`,
    /// `$bound_step` (§9.17.1), `$discontinuity` (§9.17.2), `$limit`
    /// (§9.17.3)… `args` may contain `.none` for an omitted argument
    /// (A.6.9 permits empty argument slots).
    sys_task: struct { name: StrId, args: []const ExprId },
    /// A.6.5 jump_statement — `return` (§4.7.1 analog functions), `break`,
    /// `continue`. `value` is `.none` except for `return expr`.
    jump: struct { kind: JumpKind, value: ExprId = .none },

    pub const JumpKind = enum(u8) { ret, brk, cont };
};

/// §5.8.3 A.6.7 — `case`, `casex`, `casez`. Only `.normal` is meaningful for
/// real-valued analog scrutinees; `casex`/`casez` are kept so the parser can
/// accept them and lowering can diagnose them precisely.
pub const CaseKind = enum(u8) { normal, casex, casez };

/// §5.8.3 one case arm. `labels.len == 0` ⇒ `default`.
pub const CaseArm = struct {
    labels: []const ExprId,
    body: StmtId,
};

/// §5.3.2 sequential block body plus its local declarations
/// (A.6.3 analog_seq_block, A.2.8 analog_block_item_declaration).
/// Local declarations are only legal on a *named* block (§5.3.2).
///
/// Named `SeqBlock`, not `Block`: `Mir.Block` is a CFG basic block, a different
/// concept, and lower.zig imports both namespaces.
pub const SeqBlock = struct {
    name: StrId = .none,
    params: []const ParamDecl = &.{},
    vars: []const VarDecl = &.{},
    body: []const StmtId = &.{},
};

// ---------------------------------------------------------------------------
// Source file — LRM §1 source_text, A.1.2
// ---------------------------------------------------------------------------

/// Root of one parsed file. Arena-owned. LRM §1 source_text / annex A.
pub const SourceFile = struct {
    /// §2.8 interned identifiers and §2.7 strings.
    strings: StringInterner = .empty,
    /// annex A expression grammar, SoA.
    exprs: ExprStore = .empty,
    /// §5 statement pool; a StmtId indexes it.
    stmts: std.ArrayList(Stmt) = .empty,
    /// Token index per statement, parallel to `stmts` (diagnostics — kept in a
    /// separate column so `Stmt` stays a pure union).
    stmt_toks: std.ArrayList(u32) = .empty,

    // Top-level declarations, in source order (A.1.2 description).
    modules: []const ModuleDecl = &.{}, // §6.2
    disciplines: []const DisciplineDecl = &.{}, // §3.6.2
    natures: []const NatureDecl = &.{}, // §3.6.1
    paramsets: []const ParamsetDecl = &.{}, // §6.4
    connectrules: []const ConnectRulesDecl = &.{}, // §7.7

    /// Annex E — how many LEADING entries of `modules` are shipped Table E.1
    /// SPICE primitives rather than the user's own declarations.
    ///
    /// The primitives are prepended as source (`Preprocessor.spice_primitives`),
    /// so they parse into ordinary `ModuleDecl`s and every clause about a module
    /// applies to them unchanged — which is the point of shipping them that way.
    /// Two questions still have to tell them apart, and both are answered by this
    /// count plus the fact that the prelude comes first:
    ///
    ///   - E.3.3: "a module or paramset defined in the Verilog-AMS will always be
    ///     selected in favor of a SPICE primitive ... using exactly the same
    ///     name". A lookup searches `userModules()` before the prefix.
    ///   - §6.2.2's top is a module the user wrote. Nineteen uninstantiated
    ///     primitives are otherwise nineteen roots of the instance graph.
    ///
    /// Zero when the prelude is off (`--no-std-defs`), which is also why the
    /// parser does not set it: it is a property of the compilation, not of the
    /// text.
    builtin_modules: u32 = 0,

    /// Annex E.2 — how many of the LAST `builtin_modules` entries were
    /// synthesized from SPICE `.MODEL`/`.SUBCKT` cards (`spice_cards.synthesize`)
    /// rather than transcribed from Table E.1.
    ///
    /// Two rules have to tell the two apart. E.2.1's second sentence — "if no
    /// exact match is found, the mixed-case name shall match the same name
    /// defined within SPICE regardless of the case" — is about names defined in
    /// the NETLIST, so the case-insensitive fallback in `elaborate.findModule`
    /// must not reach Table E.1's rows, which are ordinary case-sensitive
    /// Verilog-AMS declarations (§2.7). And E.3.2's access-function substitution
    /// is for "analog primitives", which a netlist-derived wrapper is not.
    netlist_modules: u32 = 0,

    /// `modules` minus the Annex E prelude — the declarations that came from the
    /// source the user named. See `builtin_modules`.
    pub fn userModules(self: *const SourceFile) []const ModuleDecl {
        return self.modules[@min(self.builtin_modules, self.modules.len)..];
    }

    /// The Table E.1 rows: the prelude minus its netlist-derived tail.
    pub fn tablePrimitives(self: *const SourceFile) []const ModuleDecl {
        const end = @min(self.builtin_modules, self.modules.len);
        return self.modules[0 .. end - @min(self.netlist_modules, end)];
    }

    /// The modules a SPICE netlist contributed. See `netlist_modules`.
    pub fn netlistModules(self: *const SourceFile) []const ModuleDecl {
        const end = @min(self.builtin_modules, self.modules.len);
        return self.modules[end - @min(self.netlist_modules, end) .. end];
    }

    pub const empty: SourceFile = .{};

    /// Frees the append-only stores. A no-op in practice (arena), present so an
    /// AST built on a gpa is leak-free; the `[]const` decl slices are NOT freed
    /// here — they belong to the arena/caller.
    pub fn deinit(self: *SourceFile, gpa: std.mem.Allocator) void {
        self.strings.deinit(gpa);
        self.exprs.deinit(gpa);
        self.stmts.deinit(gpa);
        self.stmt_toks.deinit(gpa);
        self.* = .empty;
    }

    /// Start from a file that is a PREFIX of this one — see `parser.Seed`.
    ///
    /// The four stores are COPIED, because every stage below the parser appends
    /// to them (`elaborate.Flatten` clones expressions and interns flat names).
    /// A copy keeps every id valid: `ExprId`, `StmtId`, `StrId` and the
    /// `exprs.pool` offsets are all "index into an append-only column", so a
    /// prefix copy means the prefix's ids denote the same rows they denoted in
    /// `src` and everything appended after them gets fresh ones.
    ///
    /// The four DECL slices are BORROWED, not copied. That is sound because
    /// nothing below the parser writes one: every reader takes `*const`
    /// (MEASURED: `*Ast.ModuleDecl` and friends appear nowhere outside
    /// `parser.zig`'s own `findPort`), and `Flatten` builds new decls with new
    /// allocations rather than editing the ones it inlines — its `cloneExpr`
    /// docstring states that invariant ("Every row is appended, never mutated").
    ///
    /// `self` must be `.empty`: this seeds a parse, it does not merge two files.
    pub fn seedFrom(self: *SourceFile, gpa: std.mem.Allocator, src: *const SourceFile) !void {
        std.debug.assert(self.strings.strings.items.len == 0);
        std.debug.assert(self.exprs.nodes.len == 0);
        std.debug.assert(self.stmts.items.len == 0);
        self.strings.strings = try src.strings.strings.clone(gpa);
        self.strings.map = try src.strings.map.clone(gpa);
        self.exprs.nodes = try src.exprs.nodes.clone(gpa);
        self.exprs.pool = try src.exprs.pool.clone(gpa);
        self.exprs.reals = try src.exprs.reals.clone(gpa);
        self.exprs.ints = try src.exprs.ints.clone(gpa);
        for (src.exprs.logic.items) |literal| {
            var copy = literal;
            copy.planes = try gpa.dupe(u64, literal.planes);
            errdefer gpa.free(copy.planes);
            try self.exprs.logic.append(gpa, copy);
        }
        self.stmts = try src.stmts.clone(gpa);
        self.stmt_toks = try src.stmt_toks.clone(gpa);
        self.modules = src.modules;
        self.disciplines = src.disciplines;
        self.natures = src.natures;
        self.paramsets = src.paramsets;
        self.connectrules = src.connectrules;
    }

    /// Append a statement; both columns stay in lockstep.
    pub fn addStmt(self: *SourceFile, gpa: std.mem.Allocator, s: Stmt, main_tok: u32) !StmtId {
        const id: u32 = @intCast(self.stmts.items.len);
        std.debug.assert(id != @intFromEnum(StmtId.none));
        try self.stmts.ensureUnusedCapacity(gpa, 1);
        try self.stmt_toks.ensureUnusedCapacity(gpa, 1);
        self.stmts.appendAssumeCapacity(s);
        self.stmt_toks.appendAssumeCapacity(main_tok);
        return @enumFromInt(id);
    }

    /// By value: the pool may grow during parsing, so no pointer escapes.
    pub fn stmt(self: *const SourceFile, id: StmtId) Stmt {
        return self.stmts.items[@intFromEnum(id)];
    }

    pub fn stmtTok(self: *const SourceFile, id: StmtId) u32 {
        return self.stmt_toks.items[@intFromEnum(id)];
    }

    /// §2.8 resolve an interned name.
    pub fn str(self: *const SourceFile, id: StrId) []const u8 {
        return self.strings.get(id);
    }

    pub fn intern(self: *SourceFile, gpa: std.mem.Allocator, s: []const u8) !StrId {
        return self.strings.intern(gpa, s);
    }

    /// §3.6.1.1: the value expression a (possibly derived) nature gives `attr`,
    /// or null. "A derived nature ... can override the attributes of the base
    /// nature", so the FIRST hit walking up the chain wins.
    ///
    /// Here rather than in a stage because two stages ask: lowering, for
    /// `abstol`/`access`/`units` and for §5.5.3's arbitrary attribute reference,
    /// and elaboration, for Annex E's nature-neutral access functions.
    pub fn natureAttrExpr(self: *const SourceFile, name: StrId, attr: []const u8) ?ExprId {
        var want = name;
        var hops: u32 = 0;
        while (hops < 16) : (hops += 1) {
            const nat = for (self.natures) |*n| {
                if (n.name == want) break n;
            } else return null;
            for (nat.attrs) |a| {
                if (std.mem.eql(u8, self.str(a.name), attr)) return a.value;
            }
            if (nat.parent == .none) return null;
            // A.1.6 `parent_nature ::= nature_identifier | discipline_identifier
            // . potential_or_flow`. In the second form the parent names a
            // DISCIPLINE, so the walk continues at whichever nature that
            // discipline binds to the named half (§3.6.2.6).
            if (nat.parent_access) |half| {
                const d = for (self.disciplines) |*x| {
                    if (x.name == nat.parent) break x;
                } else return null;
                const bound = switch (half) {
                    .potential => d.potential,
                    .flow => d.flow,
                };
                if (bound == .none) return null;
                want = bound;
                continue;
            }
            want = nat.parent;
        }
        return null;
    }

    /// Convenience: append an expression row.
    pub fn addExpr(self: *SourceFile, gpa: std.mem.Allocator, node: Node) !ExprId {
        return self.exprs.add(gpa, node);
    }
};

// ponytail: deliberately not modelled — every one of these is outside the
// Verilog-A subset of annex C, and adding a tag for it would be a tag nothing
// ever produces or consumes:
//   · `+:` / `-:` indexed part-selects (A.8.3 range_expression) — `.range`
//     covers `msb:lsb`, which is all the analog subset uses.
//   · `min:typ:max` (A.8.3 mintypmax_expression) — the parser keeps the typ
//     value; add a `.mintypmax` tag if a fixture ever needs the triple.
//   · digital-only statements (fork/join, blocking vs nonblocking,
//     wait, task/UDP/specify/config declarations) —
//     rejected in the lexer/parser, never AST.

// ---------------------------------------------------------------------------
// Self-check: the store round-trips handles, lists and the §3.4.2 ranges that
// the finiteness proof depends on. Runs under `std.testing.allocator`, so a
// leaked byte fails.
// ---------------------------------------------------------------------------

test "ExprStore round-trips rows, lists and literals" {
    const gpa = std.testing.allocator;
    var f: SourceFile = .empty;
    defer f.deinit(gpa);

    const v = try f.intern(gpa, "V");
    const a = try f.intern(gpa, "a");
    try std.testing.expectEqual(v, try f.intern(gpa, "V")); // idempotent
    try std.testing.expectEqualStrings("a", f.str(a));

    const one = try f.exprs.addInt(gpa, 0, 1);
    const two_pt_5 = try f.exprs.addReal(gpa, 1, 2.5);
    try std.testing.expectEqual(@as(i32, 1), f.exprs.intValue(one));
    try std.testing.expectEqual(@as(f64, 2.5), f.exprs.realValue(two_pt_5));

    const sum = try f.addExpr(gpa, .{
        .tag = .binary,
        .main_tok = 2,
        .lhs = one,
        .rhs = two_pt_5,
        .extra = @intFromEnum(BinaryOp.add),
    });
    try std.testing.expectEqual(BinaryOp.add, f.exprs.binOp(sum));
    try std.testing.expectEqual(one, f.exprs.lhs(sum));

    // `V(a)` — §4.4.1 branch access with a call-style arg list elsewhere.
    const node_a = try f.addExpr(gpa, .{ .tag = .ident, .main_tok = 3, .str = a });
    const probe = try f.addExpr(gpa, .{ .tag = .branch_access, .main_tok = 4, .lhs = node_a, .str = v });
    try std.testing.expectEqual(ExprId.none, f.exprs.rhs(probe));

    // §4.3 call with an argument list in the shared pool.
    const off = try f.exprs.addExprList(gpa, &.{ sum, probe });
    const call = try f.addExpr(gpa, .{ .tag = .builtin_call, .main_tok = 5, .extra = off, .str = try f.intern(gpa, "pow") });
    try std.testing.expectEqualSlices(ExprId, &.{ sum, probe }, f.exprs.args(call));

    // §4.2.12 ternary keeps its third operand in `extra`.
    const t = try f.addExpr(gpa, .{ .tag = .ternary, .lhs = probe, .rhs = one, .extra = @intFromEnum(two_pt_5) });
    try std.testing.expectEqual(two_pt_5, f.exprs.ternaryElse(t));
}

test "ParamDecl carries §3.4.2 ranges through to lowering" {
    const gpa = std.testing.allocator;
    var f: SourceFile = .empty;
    defer f.deinit(gpa);

    // parameter real r = 1k from (0:inf);
    const zero = try f.exprs.addInt(gpa, 0, 0);
    const inf = try f.addExpr(gpa, .{ .tag = .pos_inf, .main_tok = 1 });
    const dflt = try f.exprs.addReal(gpa, 2, 1000.0);
    const ranges = [_]ValueRange{.{
        .kind = .from,
        .lo = zero,
        .hi = inf,
        .lo_inclusive = false,
        .hi_inclusive = false,
    }};
    const p: ParamDecl = .{
        .name = try f.intern(gpa, "r"),
        .ty = .real,
        .default = dflt,
        .ranges = &ranges,
    };
    try std.testing.expectEqual(@as(usize, 1), p.ranges.len);
    try std.testing.expectEqual(ExprTag.pos_inf, f.exprs.tag(p.ranges[0].hi));
    try std.testing.expect(!p.ranges[0].lo_inclusive);
}

test "statement pool keeps handles and token column in lockstep" {
    const gpa = std.testing.allocator;
    var f: SourceFile = .empty;
    defer f.deinit(gpa);

    const lhs = try f.addExpr(gpa, .{ .tag = .branch_access, .str = try f.intern(gpa, "I") });
    const rhs = try f.exprs.addInt(gpa, 0, 0);
    const s0 = try f.addStmt(gpa, .{ .contribute = .{ .lhs = lhs, .rhs = rhs } }, 7);
    const s1 = try f.addStmt(gpa, .empty, 9);
    const blk = try f.addStmt(gpa, .{ .block = .{ .body = &.{ s0, s1 } } }, 6);

    try std.testing.expectEqual(@as(u32, 7), f.stmtTok(s0));
    try std.testing.expectEqual(@as(u32, 6), f.stmtTok(blk));
    switch (f.stmt(blk)) {
        .block => |b| try std.testing.expectEqual(@as(usize, 2), b.body.len),
        else => return error.WrongTag,
    }
    switch (f.stmt(s0)) {
        .contribute => |c| try std.testing.expectEqual(lhs, c.lhs),
        else => return error.WrongTag,
    }
}
