<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4292" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4292{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_4292{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_4292{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4292{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_4292{left:69px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t6_4292{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_4292{left:69px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_4292{left:69px;bottom:1014px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t9_4292{left:69px;bottom:998px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_4292{left:69px;bottom:975px;letter-spacing:-0.28px;word-spacing:-1.03px;}
#tb_4292{left:69px;bottom:958px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tc_4292{left:69px;bottom:890px;letter-spacing:0.16px;}
#td_4292{left:150px;bottom:890px;letter-spacing:0.2px;word-spacing:-0.03px;}
#te_4292{left:69px;bottom:866px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tf_4292{left:69px;bottom:849px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tg_4292{left:69px;bottom:409px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#th_4292{left:69px;bottom:383px;}
#ti_4292{left:95px;bottom:387px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#tj_4292{left:95px;bottom:370px;letter-spacing:-0.16px;word-spacing:-1.29px;}
#tk_4292{left:95px;bottom:353px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#tl_4292{left:69px;bottom:327px;}
#tm_4292{left:95px;bottom:330px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#tn_4292{left:95px;bottom:313px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#to_4292{left:69px;bottom:287px;}
#tp_4292{left:95px;bottom:290px;letter-spacing:-0.15px;word-spacing:-1.1px;}
#tq_4292{left:95px;bottom:273px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#tr_4292{left:69px;bottom:247px;}
#ts_4292{left:95px;bottom:251px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tt_4292{left:69px;bottom:224px;}
#tu_4292{left:95px;bottom:228px;letter-spacing:-0.15px;word-spacing:-1.19px;}
#tv_4292{left:95px;bottom:211px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tw_4292{left:69px;bottom:188px;letter-spacing:-0.16px;word-spacing:-1.11px;}
#tx_4292{left:69px;bottom:171px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ty_4292{left:69px;bottom:154px;letter-spacing:-0.16px;word-spacing:-0.62px;}
#tz_4292{left:69px;bottom:137px;letter-spacing:-0.15px;word-spacing:-0.81px;}
#t10_4292{left:365px;bottom:461px;letter-spacing:0.13px;word-spacing:0.01px;}
#t11_4292{left:457px;bottom:461px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t12_4292{left:448px;bottom:613px;letter-spacing:-0.09px;}
#t13_4292{left:104px;bottom:575px;letter-spacing:0.07px;}
#t14_4292{left:604px;bottom:782px;letter-spacing:0.14px;}
#t15_4292{left:618px;bottom:727px;letter-spacing:-0.18px;}
#t16_4292{left:618px;bottom:703px;letter-spacing:-0.18px;}
#t17_4292{left:617px;bottom:678px;letter-spacing:-0.12px;}
#t18_4292{left:142px;bottom:557px;letter-spacing:-0.1px;word-spacing:0.03px;}
#t19_4292{left:355px;bottom:719px;letter-spacing:-0.13px;}
#t1a_4292{left:350px;bottom:742px;letter-spacing:-0.13px;}
#t1b_4292{left:357px;bottom:647px;letter-spacing:-0.15px;}
#t1c_4292{left:353px;bottom:688px;letter-spacing:-0.27px;}
#t1d_4292{left:354px;bottom:592px;letter-spacing:-0.31px;}
#t1e_4292{left:349px;bottom:622px;letter-spacing:-0.13px;}
#t1f_4292{left:353px;bottom:515px;letter-spacing:-0.34px;}
#t1g_4292{left:348px;bottom:542px;letter-spacing:-0.15px;}
#t1h_4292{left:359px;bottom:569px;letter-spacing:-0.15px;}
#t1i_4292{left:344px;bottom:783px;letter-spacing:-0.05px;word-spacing:0.24px;}
#t1j_4292{left:448px;bottom:597px;letter-spacing:-0.26px;word-spacing:0.19px;}

.s1_4292{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4292{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4292{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4292{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4292{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_4292{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4292{font-size:14px;font-family:Arial_b5v;color:#000;}
.s8_4292{font-size:15px;font-family:Arial_b5v;color:#000;}
.s9_4292{font-size:18px;font-family:Arial_b5v;color:#000;}
.t.v0_4292{transform:scaleX(0.875);}
.t.v1_4292{transform:scaleX(0.887);}
.t.v2_4292{transform:scaleX(0.883);}
.t.v3_4292{transform:scaleX(0.885);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4292" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4292Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4292" style="-webkit-user-select: none;"><object width="935" height="1210" data="4292/4292.svg" type="image/svg+xml" id="pdf4292" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4292" class="t s1_4292">37-2 </span><span id="t2_4292" class="t s1_4292">Vol. 3D </span>
<span id="t3_4292" class="t s2_4292">ENCLAVE EXITING EVENTS </span>
<span id="t4_4292" class="t s3_4292">In all cases, the choice of exit stack and the information pushed onto it is consistent with non-SGX operation. </span>
<span id="t5_4292" class="t s3_4292">Figure 37-1 shows the Application and Exiting Stacks after an exit with a stack switch. An exit without a stack </span>
<span id="t6_4292" class="t s3_4292">switch uses the Application Stack. The ERESUME leaf index value is placed into RAX, the TCS pointer is placed in </span>
<span id="t7_4292" class="t s3_4292">RBX and the AEP (see below) is placed into RCX to facilitate resuming the enclave after the exit. </span>
<span id="t8_4292" class="t s3_4292">Upon an AEX, the AEP (Asynchronous Exit Pointer) is loaded into the RIP. The AEP points to a trampoline code </span>
<span id="t9_4292" class="t s3_4292">sequence which includes the ERESUME instruction that is later used to reenter the enclave. </span>
<span id="ta_4292" class="t s3_4292">The following bits of RFLAGS are cleared before RFLAGS is pushed onto the exit stack: CF, PF, AF, ZF, SF, OF, RF. The </span>
<span id="tb_4292" class="t s3_4292">remaining bits are left unchanged. </span>
<span id="tc_4292" class="t s4_4292">37.2 </span><span id="td_4292" class="t s4_4292">STATE SAVING BY AEX </span>
<span id="te_4292" class="t s3_4292">The State Save Area holds the processor state at the time of an AEX. To allow handling events within the enclave </span>
<span id="tf_4292" class="t s3_4292">and re-entering it after an AEX, the SSA can be a stack of multiple SSA frames as illustrated in Figure 37-2. </span>
<span id="tg_4292" class="t s3_4292">The location of the SSA frames to be used is controlled by the following variables in the TCS and the SECS: </span>
<span id="th_4292" class="t s5_4292">• </span><span id="ti_4292" class="t s3_4292">Size of a frame in the State Save Area (SECS.SSAFRAMESIZE): This defines the number of 4-KByte pages in a </span>
<span id="tj_4292" class="t s3_4292">single frame in the State Save Area. The SSA frame size must be large enough to hold the GPR state, the XSAVE </span>
<span id="tk_4292" class="t s3_4292">state, and the MISC state. </span>
<span id="tl_4292" class="t s5_4292">• </span><span id="tm_4292" class="t s3_4292">Base address of the enclave (SECS.BASEADDR): This defines the enclave's base linear address from which the </span>
<span id="tn_4292" class="t s3_4292">offset to the base of the SSA stack is calculated. </span>
<span id="to_4292" class="t s5_4292">• </span><span id="tp_4292" class="t s3_4292">Number of State Save Area Slots (TCS.NSSA): This defines the total number of slots (frames) in the State Save </span>
<span id="tq_4292" class="t s3_4292">Area stack. </span>
<span id="tr_4292" class="t s5_4292">• </span><span id="ts_4292" class="t s3_4292">Current State Save Area Slot (TCS.CSSA): This defines the slot to use on the next exit. </span>
<span id="tt_4292" class="t s5_4292">• </span><span id="tu_4292" class="t s3_4292">State Save Area Offset (TCS.OSSA): This defines the offset of the base address of a set of State Save Area slots </span>
<span id="tv_4292" class="t s3_4292">from the enclave’s base address. </span>
<span id="tw_4292" class="t s3_4292">When an AEX occurs, hardware selects the SSA frame to use by examining TCS.CSSA. Processor state is saved into </span>
<span id="tx_4292" class="t s3_4292">the SSA frame (see Section 37.4) and loaded with a synthetic state (as described in Section 37.3.1) to avoid </span>
<span id="ty_4292" class="t s3_4292">leaking secrets, RSP and RBP are restored to their values prior to enclave entry, and TCS.CSSA is incremented. As </span>
<span id="tz_4292" class="t s3_4292">will be described later, if an exception takes the last slot, it will not be possible to reenter the enclave to handle the </span>
<span id="t10_4292" class="t s6_4292">Figure 37-2. </span><span id="t11_4292" class="t s6_4292">The SSA Stack </span>
<span id="t12_4292" class="t v0_4292 s7_4292">Current </span>
<span id="t13_4292" class="t v1_4292 s8_4292">SECS.SSAFRAMESIZE </span>
<span id="t14_4292" class="t v2_4292 s9_4292">TCS </span>
<span id="t15_4292" class="t v3_4292 s7_4292">NSSA </span>
<span id="t16_4292" class="t v3_4292 s7_4292">CSSA </span>
<span id="t17_4292" class="t v3_4292 s7_4292">OSSA </span>
<span id="t18_4292" class="t v3_4292 s7_4292">(in pages) </span>
<span id="t19_4292" class="t v3_4292 s7_4292">MISC_N-1 </span>
<span id="t1a_4292" class="t v3_4292 s7_4292">GRP_N-1 </span>
<span id="t1b_4292" class="t v3_4292 s7_4292">GPR_1 </span>
<span id="t1c_4292" class="t v3_4292 s7_4292">XSAVE_N-1 </span>
<span id="t1d_4292" class="t v3_4292 s7_4292">XSAVE_1 </span>
<span id="t1e_4292" class="t v3_4292 s7_4292">MISC_1 </span>
<span id="t1f_4292" class="t v3_4292 s7_4292">XAVE_0 </span>
<span id="t1g_4292" class="t v3_4292 s7_4292">MISC_0 </span>
<span id="t1h_4292" class="t v3_4292 s7_4292">GRP_0 </span>
<span id="t1i_4292" class="t v2_4292 s9_4292">SSA Stack </span>
<span id="t1j_4292" class="t v0_4292 s7_4292">SSA Fram </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
