{#-
  inst vd, vs2, rs1, v0; v0 mask is compulsory

  eew(vd, vs2) = sew, w(src1) = sew,
  src1 is sign-extended/truncated from X[rs1]

  NOTE: vd == 0 is a reserved encoding

  NOTE: it computes vd[i] = op(vs2[i], src1, carry/borrow)
  the order of vs1/vs2 is swapped compared to ordinary riscv inst.
-#}
{%- macro vadc_vxm_body(name, op) %}
  if !isEnabled_VS() then
    return IllegalInstruction();
  end
  if VTYPE.ill then
    return IllegalInstruction();
  end
  if !IsZero(VSTART) then
    return IllegalInstruction();
  end

  let vd: VRegIdx = UInt(GetRD(instruction));
  let vs2: VRegIdx = UInt(GetRS2(instruction));
  let rs1: XRegIdx = UInt(GetRS1(instruction));
  let vm: bit = GetVM(instruction);

  let vl: integer = VL;
  let sew: integer{8, 16, 32, 64} = VTYPE.sew;
  let vreg_align: integer{1, 2, 4, 8} = getAlign(VTYPE);

  if vd == 0 then
    // reserved encoding, same as overlap check with mask
    return IllegalInstruction();
  end
  if vd MOD vreg_align != 0 then
    // vd is not aligned with lmul group
    return IllegalInstruction();
  end
  if vs2 MOD vreg_align != 0 then
    // vs2 is not aligned with elmul group
    return IllegalInstruction();
  end

  case sew of
    when 8 => begin
      let src1: bits(8) = SInt(X[rs1])[7:0];
      for idx = 0 to vl - 1 do
        let src2: bits(8) = VRF_8[vs2, idx];
        let carry: bit = VRF_MASK[0, idx];
        let (res: bits(8), _carry_out: bit) = {{op}}(src2, src1, carry);
        VRF_8[vd, idx] = res;
      end
    end

    when 16 => begin
      let src1: bits(16) = SInt(X[rs1])[15:0];
      for idx = 0 to vl - 1 do
        let src2: bits(16) = VRF_16[vs2, idx];
        let carry: bit = VRF_MASK[0, idx];
        let (res: bits(16), _carry_out: bit) = {{op}}(src2, src1, carry);
        VRF_16[vd, idx] = res;
      end
    end

    when 32 => begin
      let src1: bits(32) = SInt(X[rs1])[31:0];
      for idx = 0 to vl - 1 do
        let src2: bits(32) = VRF_32[vs2, idx];
        let carry: bit = VRF_MASK[0, idx];
        let (res: bits(32), _carry_out: bit) = {{op}}(src2, src1, carry);
        VRF_32[vd, idx] = res;
      end
    end

    when 64 => Todo("support sew=64");

    otherwise => Unreachable();
  end

  logWrite_VREG_elmul(vd, vreg_align);

  makeDirty_VS();
  clear_VSTART();
  PC = PC + 4;
  return Retired();
{% endmacro -%}

func Execute_VADC_VXM(instruction: bits(32)) => Result
begin
{{- vadc_vxm_body("vadc_vxm", "riscv_carryAdd") -}}
end

func Execute_VSBC_VXM(instruction: bits(32)) => Result
begin
{{- vadc_vxm_body("vsbc_vxm", "riscv_borrowSub") -}}
end
