// Seed: 4192000653
module module_0 (
    output tri id_0,
    input uwire id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri1 id_4,
    output wand id_5,
    input uwire id_6,
    input wand id_7,
    input supply1 id_8,
    output supply0 id_9,
    input wand id_10,
    input wire id_11
);
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1
    , id_24,
    output tri1 id_2,
    output wand id_3,
    input tri id_4,
    input wire id_5,
    input uwire id_6,
    input wor id_7,
    input wand id_8,
    input tri0 id_9,
    output tri0 id_10,
    output supply0 id_11,
    input tri1 id_12,
    input wor id_13,
    output tri id_14,
    input wire id_15,
    input uwire id_16,
    input wand id_17,
    output uwire id_18,
    input tri0 id_19,
    input tri id_20,
    input wor id_21,
    input supply1 id_22
);
  wire id_25, id_26;
  assign id_10 = id_21;
  wire id_27, id_28, id_29, id_30, id_31, id_32, id_33, id_34;
  module_0(
      id_14, id_19, id_20, id_21, id_22, id_3, id_16, id_21, id_20, id_14, id_8, id_17
  );
endmodule
