
node_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000002a  00800200  000005ce  00000662  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000005ce  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000011  0080022a  0080022a  0000068c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000068c  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000001a8  00000000  00000000  000006bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000010c7  00000000  00000000  00000864  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000087b  00000000  00000000  0000192b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001580  00000000  00000000  000021a6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000388  00000000  00000000  00003728  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00009f04  00000000  00000000  00003ab0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000897  00000000  00000000  0000d9b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000138  00000000  00000000  0000e24b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00003f76  00000000  00000000  0000e383  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
   2:	00 00       	nop
   4:	df c0       	rjmp	.+446    	; 0x1c4 <__bad_interrupt>
   6:	00 00       	nop
   8:	dd c0       	rjmp	.+442    	; 0x1c4 <__bad_interrupt>
   a:	00 00       	nop
   c:	db c0       	rjmp	.+438    	; 0x1c4 <__bad_interrupt>
   e:	00 00       	nop
  10:	d9 c0       	rjmp	.+434    	; 0x1c4 <__bad_interrupt>
  12:	00 00       	nop
  14:	d7 c0       	rjmp	.+430    	; 0x1c4 <__bad_interrupt>
  16:	00 00       	nop
  18:	d5 c0       	rjmp	.+426    	; 0x1c4 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	d3 c0       	rjmp	.+422    	; 0x1c4 <__bad_interrupt>
  1e:	00 00       	nop
  20:	d1 c0       	rjmp	.+418    	; 0x1c4 <__bad_interrupt>
  22:	00 00       	nop
  24:	cf c0       	rjmp	.+414    	; 0x1c4 <__bad_interrupt>
  26:	00 00       	nop
  28:	cd c0       	rjmp	.+410    	; 0x1c4 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	cb c0       	rjmp	.+406    	; 0x1c4 <__bad_interrupt>
  2e:	00 00       	nop
  30:	c9 c0       	rjmp	.+402    	; 0x1c4 <__bad_interrupt>
  32:	00 00       	nop
  34:	c7 c0       	rjmp	.+398    	; 0x1c4 <__bad_interrupt>
  36:	00 00       	nop
  38:	c5 c0       	rjmp	.+394    	; 0x1c4 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	c3 c0       	rjmp	.+390    	; 0x1c4 <__bad_interrupt>
  3e:	00 00       	nop
  40:	c1 c0       	rjmp	.+386    	; 0x1c4 <__bad_interrupt>
  42:	00 00       	nop
  44:	bf c0       	rjmp	.+382    	; 0x1c4 <__bad_interrupt>
  46:	00 00       	nop
  48:	bd c0       	rjmp	.+378    	; 0x1c4 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	bb c0       	rjmp	.+374    	; 0x1c4 <__bad_interrupt>
  4e:	00 00       	nop
  50:	b9 c0       	rjmp	.+370    	; 0x1c4 <__bad_interrupt>
  52:	00 00       	nop
  54:	b7 c0       	rjmp	.+366    	; 0x1c4 <__bad_interrupt>
  56:	00 00       	nop
  58:	b5 c0       	rjmp	.+362    	; 0x1c4 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	b3 c0       	rjmp	.+358    	; 0x1c4 <__bad_interrupt>
  5e:	00 00       	nop
  60:	b1 c0       	rjmp	.+354    	; 0x1c4 <__bad_interrupt>
  62:	00 00       	nop
  64:	af c0       	rjmp	.+350    	; 0x1c4 <__bad_interrupt>
  66:	00 00       	nop
  68:	ad c0       	rjmp	.+346    	; 0x1c4 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	ab c0       	rjmp	.+342    	; 0x1c4 <__bad_interrupt>
  6e:	00 00       	nop
  70:	a9 c0       	rjmp	.+338    	; 0x1c4 <__bad_interrupt>
  72:	00 00       	nop
  74:	a7 c0       	rjmp	.+334    	; 0x1c4 <__bad_interrupt>
  76:	00 00       	nop
  78:	a5 c0       	rjmp	.+330    	; 0x1c4 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	a3 c0       	rjmp	.+326    	; 0x1c4 <__bad_interrupt>
  7e:	00 00       	nop
  80:	a1 c0       	rjmp	.+322    	; 0x1c4 <__bad_interrupt>
  82:	00 00       	nop
  84:	9f c0       	rjmp	.+318    	; 0x1c4 <__bad_interrupt>
  86:	00 00       	nop
  88:	9d c0       	rjmp	.+314    	; 0x1c4 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	9b c0       	rjmp	.+310    	; 0x1c4 <__bad_interrupt>
  8e:	00 00       	nop
  90:	99 c0       	rjmp	.+306    	; 0x1c4 <__bad_interrupt>
  92:	00 00       	nop
  94:	97 c0       	rjmp	.+302    	; 0x1c4 <__bad_interrupt>
  96:	00 00       	nop
  98:	95 c0       	rjmp	.+298    	; 0x1c4 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	e0 c1       	rjmp	.+960    	; 0x45e <__vector_39>
  9e:	00 00       	nop
  a0:	91 c0       	rjmp	.+290    	; 0x1c4 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	8f c0       	rjmp	.+286    	; 0x1c4 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	8d c0       	rjmp	.+282    	; 0x1c4 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	8b c0       	rjmp	.+278    	; 0x1c4 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	89 c0       	rjmp	.+274    	; 0x1c4 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	87 c0       	rjmp	.+270    	; 0x1c4 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	85 c0       	rjmp	.+266    	; 0x1c4 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	83 c0       	rjmp	.+262    	; 0x1c4 <__bad_interrupt>
  be:	00 00       	nop
  c0:	81 c0       	rjmp	.+258    	; 0x1c4 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	7f c0       	rjmp	.+254    	; 0x1c4 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	7d c0       	rjmp	.+250    	; 0x1c4 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	7b c0       	rjmp	.+246    	; 0x1c4 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	79 c0       	rjmp	.+242    	; 0x1c4 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	77 c0       	rjmp	.+238    	; 0x1c4 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	75 c0       	rjmp	.+234    	; 0x1c4 <__bad_interrupt>
  da:	00 00       	nop
  dc:	73 c0       	rjmp	.+230    	; 0x1c4 <__bad_interrupt>
  de:	00 00       	nop
  e0:	71 c0       	rjmp	.+226    	; 0x1c4 <__bad_interrupt>
  e2:	00 00       	nop
  e4:	4a 02       	muls	r20, r26
  e6:	9c 02       	muls	r25, r28
  e8:	9c 02       	muls	r25, r28
  ea:	9c 02       	muls	r25, r28
  ec:	9c 02       	muls	r25, r28
  ee:	9c 02       	muls	r25, r28
  f0:	9c 02       	muls	r25, r28
  f2:	9c 02       	muls	r25, r28
  f4:	4a 02       	muls	r20, r26
  f6:	9c 02       	muls	r25, r28
  f8:	9c 02       	muls	r25, r28
  fa:	9c 02       	muls	r25, r28
  fc:	9c 02       	muls	r25, r28
  fe:	9c 02       	muls	r25, r28
 100:	9c 02       	muls	r25, r28
 102:	9c 02       	muls	r25, r28
 104:	4c 02       	muls	r20, r28
 106:	9c 02       	muls	r25, r28
 108:	9c 02       	muls	r25, r28
 10a:	9c 02       	muls	r25, r28
 10c:	9c 02       	muls	r25, r28
 10e:	9c 02       	muls	r25, r28
 110:	9c 02       	muls	r25, r28
 112:	9c 02       	muls	r25, r28
 114:	9c 02       	muls	r25, r28
 116:	9c 02       	muls	r25, r28
 118:	9c 02       	muls	r25, r28
 11a:	9c 02       	muls	r25, r28
 11c:	9c 02       	muls	r25, r28
 11e:	9c 02       	muls	r25, r28
 120:	9c 02       	muls	r25, r28
 122:	9c 02       	muls	r25, r28
 124:	4c 02       	muls	r20, r28
 126:	9c 02       	muls	r25, r28
 128:	9c 02       	muls	r25, r28
 12a:	9c 02       	muls	r25, r28
 12c:	9c 02       	muls	r25, r28
 12e:	9c 02       	muls	r25, r28
 130:	9c 02       	muls	r25, r28
 132:	9c 02       	muls	r25, r28
 134:	9c 02       	muls	r25, r28
 136:	9c 02       	muls	r25, r28
 138:	9c 02       	muls	r25, r28
 13a:	9c 02       	muls	r25, r28
 13c:	9c 02       	muls	r25, r28
 13e:	9c 02       	muls	r25, r28
 140:	9c 02       	muls	r25, r28
 142:	9c 02       	muls	r25, r28
 144:	98 02       	muls	r25, r24
 146:	9c 02       	muls	r25, r28
 148:	9c 02       	muls	r25, r28
 14a:	9c 02       	muls	r25, r28
 14c:	9c 02       	muls	r25, r28
 14e:	9c 02       	muls	r25, r28
 150:	9c 02       	muls	r25, r28
 152:	9c 02       	muls	r25, r28
 154:	75 02       	muls	r23, r21
 156:	9c 02       	muls	r25, r28
 158:	9c 02       	muls	r25, r28
 15a:	9c 02       	muls	r25, r28
 15c:	9c 02       	muls	r25, r28
 15e:	9c 02       	muls	r25, r28
 160:	9c 02       	muls	r25, r28
 162:	9c 02       	muls	r25, r28
 164:	9c 02       	muls	r25, r28
 166:	9c 02       	muls	r25, r28
 168:	9c 02       	muls	r25, r28
 16a:	9c 02       	muls	r25, r28
 16c:	9c 02       	muls	r25, r28
 16e:	9c 02       	muls	r25, r28
 170:	9c 02       	muls	r25, r28
 172:	9c 02       	muls	r25, r28
 174:	69 02       	muls	r22, r25
 176:	9c 02       	muls	r25, r28
 178:	9c 02       	muls	r25, r28
 17a:	9c 02       	muls	r25, r28
 17c:	9c 02       	muls	r25, r28
 17e:	9c 02       	muls	r25, r28
 180:	9c 02       	muls	r25, r28
 182:	9c 02       	muls	r25, r28
 184:	87 02       	muls	r24, r23

00000186 <__ctors_end>:
 186:	11 24       	eor	r1, r1
 188:	1f be       	out	0x3f, r1	; 63
 18a:	cf ef       	ldi	r28, 0xFF	; 255
 18c:	d1 e2       	ldi	r29, 0x21	; 33
 18e:	de bf       	out	0x3e, r29	; 62
 190:	cd bf       	out	0x3d, r28	; 61
 192:	00 e0       	ldi	r16, 0x00	; 0
 194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
 196:	12 e0       	ldi	r17, 0x02	; 2
 198:	a0 e0       	ldi	r26, 0x00	; 0
 19a:	b2 e0       	ldi	r27, 0x02	; 2
 19c:	ee ec       	ldi	r30, 0xCE	; 206
 19e:	f5 e0       	ldi	r31, 0x05	; 5
 1a0:	00 e0       	ldi	r16, 0x00	; 0
 1a2:	0b bf       	out	0x3b, r16	; 59
 1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
 1a6:	07 90       	elpm	r0, Z+
 1a8:	0d 92       	st	X+, r0
 1aa:	aa 32       	cpi	r26, 0x2A	; 42
 1ac:	b1 07       	cpc	r27, r17
 1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
 1b0:	22 e0       	ldi	r18, 0x02	; 2
 1b2:	aa e2       	ldi	r26, 0x2A	; 42
 1b4:	b2 e0       	ldi	r27, 0x02	; 2
 1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
 1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
 1ba:	ab 33       	cpi	r26, 0x3B	; 59
 1bc:	b2 07       	cpc	r27, r18
 1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
 1c0:	02 d0       	rcall	.+4      	; 0x1c6 <main>
 1c2:	03 c2       	rjmp	.+1030   	; 0x5ca <_exit>

000001c4 <__bad_interrupt>:
 1c4:	1d cf       	rjmp	.-454    	; 0x0 <__vectors>

000001c6 <main>:




int main (void)
{
 1c6:	cf 93       	push	r28
 1c8:	df 93       	push	r29
 1ca:	00 d0       	rcall	.+0      	; 0x1cc <main+0x6>
 1cc:	cd b7       	in	r28, 0x3d	; 61
 1ce:	de b7       	in	r29, 0x3e	; 62
	can_init();
 1d0:	8e d0       	rcall	.+284    	; 0x2ee <can_init>
	servo_init();
 1d2:	1c d0       	rcall	.+56     	; 0x20c <servo_init>
	init_ADC();
 1d4:	3f d0       	rcall	.+126    	; 0x254 <init_ADC>
	
	TWSR |= 0x02; // Prescaling TWI clock
 1d6:	e9 eb       	ldi	r30, 0xB9	; 185
 1d8:	f0 e0       	ldi	r31, 0x00	; 0
 1da:	80 81       	ld	r24, Z
 1dc:	82 60       	ori	r24, 0x02	; 2
 1de:	80 83       	st	Z, r24
	TWI_Master_Initialise();
 1e0:	12 d1       	rcall	.+548    	; 0x406 <TWI_Master_Initialise>
	sei();
 1e2:	78 94       	sei
	
	DDRB = 0xff;
 1e4:	8f ef       	ldi	r24, 0xFF	; 255
 1e6:	84 b9       	out	0x04, r24	; 4
	PORTB |= (1 << PB7); // LED
 1e8:	2f 9a       	sbi	0x05, 7	; 5
	
	unsigned char test[3] = {0x50,0x00,100};
 1ea:	80 e5       	ldi	r24, 0x50	; 80
 1ec:	89 83       	std	Y+1, r24	; 0x01
 1ee:	1a 82       	std	Y+2, r1	; 0x02
 1f0:	84 e6       	ldi	r24, 0x64	; 100
 1f2:	8b 83       	std	Y+3, r24	; 0x03
	while (1)
	{
		
		/*    TESTING    */

		check_and_report_goal();
 1f4:	4d d0       	rcall	.+154    	; 0x290 <check_and_report_goal>
		TWI_Start_Transceiver_With_Data(test,3);
 1f6:	63 e0       	ldi	r22, 0x03	; 3
 1f8:	ce 01       	movw	r24, r28
 1fa:	01 96       	adiw	r24, 0x01	; 1
 1fc:	0e d1       	rcall	.+540    	; 0x41a <TWI_Start_Transceiver_With_Data>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 1fe:	8f e3       	ldi	r24, 0x3F	; 63
 200:	9c e9       	ldi	r25, 0x9C	; 156
 202:	01 97       	sbiw	r24, 0x01	; 1
 204:	f1 f7       	brne	.-4      	; 0x202 <main+0x3c>
 206:	00 c0       	rjmp	.+0      	; 0x208 <main+0x42>
 208:	00 00       	nop
 20a:	f4 cf       	rjmp	.-24     	; 0x1f4 <main+0x2e>

0000020c <servo_init>:

void servo_init(void)
{

	// Fast PWM mode		
	TCCR1A |=  (1 << WGM11); 
 20c:	e0 e8       	ldi	r30, 0x80	; 128
 20e:	f0 e0       	ldi	r31, 0x00	; 0
 210:	80 81       	ld	r24, Z
 212:	82 60       	ori	r24, 0x02	; 2
 214:	80 83       	st	Z, r24
	TCCR1B |=  (1 << WGM13) | (1 << WGM12);	
 216:	a1 e8       	ldi	r26, 0x81	; 129
 218:	b0 e0       	ldi	r27, 0x00	; 0
 21a:	8c 91       	ld	r24, X
 21c:	88 61       	ori	r24, 0x18	; 24
 21e:	8c 93       	st	X, r24
	
	
	// Prescale
	TCCR1B |= (1 << CS11);
 220:	8c 91       	ld	r24, X
 222:	82 60       	ori	r24, 0x02	; 2
 224:	8c 93       	st	X, r24
	TCCR1B &= ~(1 << CS12) & ~(1 << CS10);	
 226:	8c 91       	ld	r24, X
 228:	8a 7f       	andi	r24, 0xFA	; 250
 22a:	8c 93       	st	X, r24
	
	// Clear OC2A on compare match, set OC2A at BOTTOM			
	TCCR1A |= (1 << COM1A1);
 22c:	80 81       	ld	r24, Z
 22e:	80 68       	ori	r24, 0x80	; 128
 230:	80 83       	st	Z, r24
	TCCR1A &= ~(1 << COM1A0);
 232:	80 81       	ld	r24, Z
 234:	8f 7b       	andi	r24, 0xBF	; 191
 236:	80 83       	st	Z, r24
	// TOP Value
	ICR1 = TOP_VALUE;
 238:	80 e4       	ldi	r24, 0x40	; 64
 23a:	9c e9       	ldi	r25, 0x9C	; 156
 23c:	90 93 87 00 	sts	0x0087, r25
 240:	80 93 86 00 	sts	0x0086, r24
	
	// Compare register
	OCR1A = us_to_compare(900);
 244:	88 e0       	ldi	r24, 0x08	; 8
 246:	97 e0       	ldi	r25, 0x07	; 7
 248:	90 93 89 00 	sts	0x0089, r25
 24c:	80 93 88 00 	sts	0x0088, r24
	
	// Enable output
	DDRB |= (1 << PB6);
 250:	26 9a       	sbi	0x04, 6	; 4
 252:	08 95       	ret

00000254 <init_ADC>:
int recent_goal_counter = 0;

can_message_t goal_msg = {'g',1};

void init_ADC(){
	DDRF &= ~(1 << PF0);
 254:	80 98       	cbi	0x10, 0	; 16
	//ADMUX &= 0xe0;
	ADCSRA |= (1 << ADEN) | (1 << ADATE)  | (1 << ADSC) | (1 << ADPS2) |(1 << ADIE)| (1 << ADPS1) | (1 << ADPS0);
 256:	ea e7       	ldi	r30, 0x7A	; 122
 258:	f0 e0       	ldi	r31, 0x00	; 0
 25a:	80 81       	ld	r24, Z
 25c:	8f 6e       	ori	r24, 0xEF	; 239
 25e:	80 83       	st	Z, r24
	//ADCH //lese fra
	//ADCL //lese fra
	ADMUX  |= (1 <<REFS0) | (1 <<ADLAR);
 260:	ec e7       	ldi	r30, 0x7C	; 124
 262:	f0 e0       	ldi	r31, 0x00	; 0
 264:	80 81       	ld	r24, Z
 266:	80 66       	ori	r24, 0x60	; 96
 268:	80 83       	st	Z, r24
 26a:	08 95       	ret

0000026c <ADC_read>:

uint8_t ADC_read(){
	int mean = 0; int i = 0;
	int nsamples = 4;
	for (i = 0; i <nsamples; i++){
		mean = mean + ADCH;
 26c:	e9 e7       	ldi	r30, 0x79	; 121
 26e:	f0 e0       	ldi	r31, 0x00	; 0
 270:	20 81       	ld	r18, Z
 272:	80 81       	ld	r24, Z
 274:	90 e0       	ldi	r25, 0x00	; 0
 276:	82 0f       	add	r24, r18
 278:	91 1d       	adc	r25, r1
 27a:	20 81       	ld	r18, Z
 27c:	82 0f       	add	r24, r18
 27e:	91 1d       	adc	r25, r1
 280:	20 81       	ld	r18, Z
 282:	82 0f       	add	r24, r18
 284:	91 1d       	adc	r25, r1
	}
	mean = mean/nsamples;
 286:	95 95       	asr	r25
 288:	87 95       	ror	r24
 28a:	95 95       	asr	r25
 28c:	87 95       	ror	r24
	return mean;
}
 28e:	08 95       	ret

00000290 <check_and_report_goal>:

void check_and_report_goal( void ){
	
	int threshold = 20;
	
	if (recent_goal == 0)
 290:	80 91 2c 02 	lds	r24, 0x022C
 294:	90 91 2d 02 	lds	r25, 0x022D
 298:	89 2b       	or	r24, r25
 29a:	79 f4       	brne	.+30     	; 0x2ba <check_and_report_goal+0x2a>
	{
		goal_msg.data[0] = ADC_read();
 29c:	e7 df       	rcall	.-50     	; 0x26c <ADC_read>
 29e:	80 93 02 02 	sts	0x0202, r24
		if(goal_msg.data[0] < threshold){
 2a2:	84 31       	cpi	r24, 0x14	; 20
 2a4:	1c f5       	brge	.+70     	; 0x2ec <check_and_report_goal+0x5c>
			recent_goal = 1;
 2a6:	81 e0       	ldi	r24, 0x01	; 1
 2a8:	90 e0       	ldi	r25, 0x00	; 0
 2aa:	90 93 2d 02 	sts	0x022D, r25
 2ae:	80 93 2c 02 	sts	0x022C, r24
			
			can_message_send(&goal_msg);
 2b2:	80 e0       	ldi	r24, 0x00	; 0
 2b4:	92 e0       	ldi	r25, 0x02	; 2
 2b6:	29 c0       	rjmp	.+82     	; 0x30a <can_message_send>
 2b8:	08 95       	ret
		}

	}
	else // recent_goal == 1 
	{
		recent_goal_counter += 1;
 2ba:	80 91 2a 02 	lds	r24, 0x022A
 2be:	90 91 2b 02 	lds	r25, 0x022B
 2c2:	01 96       	adiw	r24, 0x01	; 1
		if (recent_goal_counter > 1000/40)
 2c4:	8a 31       	cpi	r24, 0x1A	; 26
 2c6:	91 05       	cpc	r25, r1
 2c8:	2c f4       	brge	.+10     	; 0x2d4 <check_and_report_goal+0x44>
		}

	}
	else // recent_goal == 1 
	{
		recent_goal_counter += 1;
 2ca:	90 93 2b 02 	sts	0x022B, r25
 2ce:	80 93 2a 02 	sts	0x022A, r24
 2d2:	08 95       	ret
		if (recent_goal_counter > 1000/40)
		{
			recent_goal_counter = 0;
 2d4:	10 92 2b 02 	sts	0x022B, r1
 2d8:	10 92 2a 02 	sts	0x022A, r1
			if (ADC_read() > threshold){
 2dc:	c7 df       	rcall	.-114    	; 0x26c <ADC_read>
 2de:	90 e0       	ldi	r25, 0x00	; 0
 2e0:	45 97       	sbiw	r24, 0x15	; 21
 2e2:	24 f0       	brlt	.+8      	; 0x2ec <check_and_report_goal+0x5c>
				recent_goal = 0;
 2e4:	10 92 2d 02 	sts	0x022D, r1
 2e8:	10 92 2c 02 	sts	0x022C, r1
 2ec:	08 95       	ret

000002ee <can_init>:
#include "MCP2515.h"

void can_init()
{
	
	mcp2515_init();
 2ee:	6e d0       	rcall	.+220    	; 0x3cc <mcp2515_init>
	
	mcp2515_bit_modify(MCP_RXF0SIDH, 0xff , 0x00);
 2f0:	40 e0       	ldi	r20, 0x00	; 0
 2f2:	6f ef       	ldi	r22, 0xFF	; 255
 2f4:	80 e0       	ldi	r24, 0x00	; 0
 2f6:	45 d0       	rcall	.+138    	; 0x382 <mcp2515_bit_modify>
	mcp2515_bit_modify(MCP_RXF0SIDL, 0xE0 , 0x00);
 2f8:	40 e0       	ldi	r20, 0x00	; 0
 2fa:	60 ee       	ldi	r22, 0xE0	; 224
 2fc:	81 e0       	ldi	r24, 0x01	; 1
 2fe:	41 d0       	rcall	.+130    	; 0x382 <mcp2515_bit_modify>
	mcp2515_bit_modify(MCP_CANCTRL, 0xE0 , MODE_NORMAL);
 300:	40 e0       	ldi	r20, 0x00	; 0
 302:	60 ee       	ldi	r22, 0xE0	; 224
 304:	8f e0       	ldi	r24, 0x0F	; 15
 306:	3d c0       	rjmp	.+122    	; 0x382 <mcp2515_bit_modify>
 308:	08 95       	ret

0000030a <can_message_send>:
	
}


void can_message_send(can_message_t *message)
{
 30a:	1f 93       	push	r17
 30c:	cf 93       	push	r28
 30e:	df 93       	push	r29
 310:	ec 01       	movw	r28, r24
	char i;
	
	// ID
	mcp2515_write(MCP_TXB0CTRL + 1,message->id);
 312:	68 81       	ld	r22, Y
 314:	81 e3       	ldi	r24, 0x31	; 49
 316:	1e d0       	rcall	.+60     	; 0x354 <mcp2515_write>
	mcp2515_write(0x32,0x00);
 318:	60 e0       	ldi	r22, 0x00	; 0
 31a:	82 e3       	ldi	r24, 0x32	; 50
 31c:	1b d0       	rcall	.+54     	; 0x354 <mcp2515_write>
	
	//Length
	mcp2515_write(MCP_TXB0CTRL + 5,message->length);
 31e:	69 81       	ldd	r22, Y+1	; 0x01
 320:	85 e3       	ldi	r24, 0x35	; 53
 322:	18 d0       	rcall	.+48     	; 0x354 <mcp2515_write>
	
	// Data
	for (i = 0; i< message->length; i++){
 324:	89 81       	ldd	r24, Y+1	; 0x01
 326:	18 16       	cp	r1, r24
 328:	74 f4       	brge	.+28     	; 0x346 <can_message_send+0x3c>
 32a:	10 e0       	ldi	r17, 0x00	; 0
		mcp2515_write(MCP_TXB0CTRL + 6 + i, *((message->data)+i) );
 32c:	fe 01       	movw	r30, r28
 32e:	e1 0f       	add	r30, r17
 330:	f1 1d       	adc	r31, r1
 332:	17 fd       	sbrc	r17, 7
 334:	fa 95       	dec	r31
 336:	62 81       	ldd	r22, Z+2	; 0x02
 338:	86 e3       	ldi	r24, 0x36	; 54
 33a:	81 0f       	add	r24, r17
 33c:	0b d0       	rcall	.+22     	; 0x354 <mcp2515_write>
	
	//Length
	mcp2515_write(MCP_TXB0CTRL + 5,message->length);
	
	// Data
	for (i = 0; i< message->length; i++){
 33e:	1f 5f       	subi	r17, 0xFF	; 255
 340:	89 81       	ldd	r24, Y+1	; 0x01
 342:	18 17       	cp	r17, r24
 344:	9c f3       	brlt	.-26     	; 0x32c <can_message_send+0x22>
		mcp2515_write(MCP_TXB0CTRL + 6 + i, *((message->data)+i) );
	}
	
	mcp2515_request_to_send(MCP_RTS_TX0);
 346:	81 e8       	ldi	r24, 0x81	; 129
 348:	90 e0       	ldi	r25, 0x00	; 0
 34a:	13 d0       	rcall	.+38     	; 0x372 <mcp2515_request_to_send>
}
 34c:	df 91       	pop	r29
 34e:	cf 91       	pop	r28
 350:	1f 91       	pop	r17
 352:	08 95       	ret

00000354 <mcp2515_write>:
	
	return result;
}

void mcp2515_write(char addr, char data)
{
 354:	cf 93       	push	r28
 356:	df 93       	push	r29
 358:	d8 2f       	mov	r29, r24
 35a:	c6 2f       	mov	r28, r22
	spi_select();
 35c:	41 d0       	rcall	.+130    	; 0x3e0 <spi_select>
	
	spi_transmit(MCP_WRITE);
 35e:	82 e0       	ldi	r24, 0x02	; 2
 360:	43 d0       	rcall	.+134    	; 0x3e8 <spi_transmit>
	spi_transmit(addr);
 362:	8d 2f       	mov	r24, r29
 364:	41 d0       	rcall	.+130    	; 0x3e8 <spi_transmit>
	spi_transmit(data);
 366:	8c 2f       	mov	r24, r28
 368:	3f d0       	rcall	.+126    	; 0x3e8 <spi_transmit>
	
	spi_deselect();
 36a:	3c d0       	rcall	.+120    	; 0x3e4 <spi_deselect>
	
}
 36c:	df 91       	pop	r29
 36e:	cf 91       	pop	r28
 370:	08 95       	ret

00000372 <mcp2515_request_to_send>:

void mcp2515_request_to_send(int reg)
{
 372:	cf 93       	push	r28
 374:	c8 2f       	mov	r28, r24
	spi_select();
 376:	34 d0       	rcall	.+104    	; 0x3e0 <spi_select>
	
	spi_transmit(reg);
 378:	8c 2f       	mov	r24, r28
 37a:	36 d0       	rcall	.+108    	; 0x3e8 <spi_transmit>
	
	spi_deselect();
 37c:	33 d0       	rcall	.+102    	; 0x3e4 <spi_deselect>
}
 37e:	cf 91       	pop	r28
 380:	08 95       	ret

00000382 <mcp2515_bit_modify>:

void mcp2515_bit_modify(char addr, char mask_byte, char data)
{
 382:	1f 93       	push	r17
 384:	cf 93       	push	r28
 386:	df 93       	push	r29
 388:	18 2f       	mov	r17, r24
 38a:	d6 2f       	mov	r29, r22
 38c:	c4 2f       	mov	r28, r20
	spi_select();
 38e:	28 d0       	rcall	.+80     	; 0x3e0 <spi_select>
	
	spi_transmit(MCP_BITMOD);
 390:	85 e0       	ldi	r24, 0x05	; 5
 392:	2a d0       	rcall	.+84     	; 0x3e8 <spi_transmit>
	spi_transmit(addr);
 394:	81 2f       	mov	r24, r17
 396:	28 d0       	rcall	.+80     	; 0x3e8 <spi_transmit>
	spi_transmit(mask_byte);
 398:	8d 2f       	mov	r24, r29
 39a:	26 d0       	rcall	.+76     	; 0x3e8 <spi_transmit>
	spi_transmit(data);
 39c:	8c 2f       	mov	r24, r28
 39e:	24 d0       	rcall	.+72     	; 0x3e8 <spi_transmit>
	
	spi_deselect();
 3a0:	21 d0       	rcall	.+66     	; 0x3e4 <spi_deselect>
}
 3a2:	df 91       	pop	r29
 3a4:	cf 91       	pop	r28
 3a6:	1f 91       	pop	r17
 3a8:	08 95       	ret

000003aa <mcp2515_reset>:

void mcp2515_reset()
{
	spi_select();
 3aa:	1a d0       	rcall	.+52     	; 0x3e0 <spi_select>
	
	spi_transmit(MCP_RESET);
 3ac:	80 ec       	ldi	r24, 0xC0	; 192
 3ae:	1c d0       	rcall	.+56     	; 0x3e8 <spi_transmit>
	
	spi_deselect();
 3b0:	19 c0       	rjmp	.+50     	; 0x3e4 <spi_deselect>
 3b2:	08 95       	ret

000003b4 <mcp2515_read_status>:
}

char mcp2515_read_status()
{
 3b4:	cf 93       	push	r28
	char output;
	spi_select();
 3b6:	14 d0       	rcall	.+40     	; 0x3e0 <spi_select>
	spi_transmit(MCP_READ);
 3b8:	83 e0       	ldi	r24, 0x03	; 3
 3ba:	16 d0       	rcall	.+44     	; 0x3e8 <spi_transmit>
	spi_transmit(MCP_CANSTAT);
 3bc:	8e e0       	ldi	r24, 0x0E	; 14
 3be:	14 d0       	rcall	.+40     	; 0x3e8 <spi_transmit>
	output = spi_receive();
 3c0:	18 d0       	rcall	.+48     	; 0x3f2 <spi_receive>
 3c2:	c8 2f       	mov	r28, r24
	
	spi_deselect();
 3c4:	0f d0       	rcall	.+30     	; 0x3e4 <spi_deselect>
	return output;
}
 3c6:	8c 2f       	mov	r24, r28
 3c8:	cf 91       	pop	r28
 3ca:	08 95       	ret

000003cc <mcp2515_init>:
#include "spi_control.h"
#include <stdio.h>

void mcp2515_init(){
	char status;
	spi_init();
 3cc:	16 d0       	rcall	.+44     	; 0x3fa <spi_init>
	mcp2515_reset();
 3ce:	ed df       	rcall	.-38     	; 0x3aa <mcp2515_reset>
	
	status = mcp2515_read_status();
 3d0:	f1 df       	rcall	.-30     	; 0x3b4 <mcp2515_read_status>
	if ((status & MODE_MASK) != MODE_CONFIG)
 3d2:	80 7e       	andi	r24, 0xE0	; 224
 3d4:	80 38       	cpi	r24, 0x80	; 128
 3d6:	19 f0       	breq	.+6      	; 0x3de <mcp2515_init+0x12>
	{
		printf("MCP2515 is not in config mode!\n");
 3d8:	8b e0       	ldi	r24, 0x0B	; 11
 3da:	92 e0       	ldi	r25, 0x02	; 2
 3dc:	c9 c0       	rjmp	.+402    	; 0x570 <puts>
 3de:	08 95       	ret

000003e0 <spi_select>:
#include "spi_control.h"
#include <stdio.h>

void spi_select()
{
	PORTB &= ~(1<<PB0);
 3e0:	28 98       	cbi	0x05, 0	; 5
 3e2:	08 95       	ret

000003e4 <spi_deselect>:
}

void spi_deselect()
{
	PORTB |= (1<<PB0);
 3e4:	28 9a       	sbi	0x05, 0	; 5
 3e6:	08 95       	ret

000003e8 <spi_transmit>:


void spi_transmit(char cData)
{
	/* Start transmission */
	SPDR = cData;
 3e8:	8e bd       	out	0x2e, r24	; 46
	
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)))
 3ea:	0d b4       	in	r0, 0x2d	; 45
 3ec:	07 fe       	sbrs	r0, 7
 3ee:	fd cf       	rjmp	.-6      	; 0x3ea <spi_transmit+0x2>
	;
}
 3f0:	08 95       	ret

000003f2 <spi_receive>:
	PORTB |= (1<<PB0);
}

char spi_receive()
{
	spi_transmit(0);
 3f2:	80 e0       	ldi	r24, 0x00	; 0
 3f4:	f9 df       	rcall	.-14     	; 0x3e8 <spi_transmit>
	return SPDR;
 3f6:	8e b5       	in	r24, 0x2e	; 46
}
 3f8:	08 95       	ret

000003fa <spi_init>:
}


void spi_init(){
	/* Set MOSI,SCK and SS output, all others input */
	DDR_SPI |= (1<<DD_MOSI) | (1<<DD_SCK) | (1<<DD_SS);    
 3fa:	84 b1       	in	r24, 0x04	; 4
 3fc:	87 60       	ori	r24, 0x07	; 7
 3fe:	84 b9       	out	0x04, r24	; 4
	
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0);
 400:	81 e5       	ldi	r24, 0x51	; 81
 402:	8c bd       	out	0x2c, r24	; 44
 404:	08 95       	ret

00000406 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
 406:	88 e4       	ldi	r24, 0x48	; 72
 408:	80 93 b8 00 	sts	0x00B8, r24
 40c:	8f ef       	ldi	r24, 0xFF	; 255
 40e:	80 93 bb 00 	sts	0x00BB, r24
 412:	84 e0       	ldi	r24, 0x04	; 4
 414:	80 93 bc 00 	sts	0x00BC, r24
 418:	08 95       	ret

0000041a <TWI_Start_Transceiver_With_Data>:
 41a:	ec eb       	ldi	r30, 0xBC	; 188
 41c:	f0 e0       	ldi	r31, 0x00	; 0
 41e:	20 81       	ld	r18, Z
 420:	20 fd       	sbrc	r18, 0
 422:	fd cf       	rjmp	.-6      	; 0x41e <TWI_Start_Transceiver_With_Data+0x4>
 424:	60 93 30 02 	sts	0x0230, r22
 428:	fc 01       	movw	r30, r24
 42a:	20 81       	ld	r18, Z
 42c:	20 93 31 02 	sts	0x0231, r18
 430:	20 fd       	sbrc	r18, 0
 432:	0c c0       	rjmp	.+24     	; 0x44c <TWI_Start_Transceiver_With_Data+0x32>
 434:	62 30       	cpi	r22, 0x02	; 2
 436:	50 f0       	brcs	.+20     	; 0x44c <TWI_Start_Transceiver_With_Data+0x32>
 438:	dc 01       	movw	r26, r24
 43a:	11 96       	adiw	r26, 0x01	; 1
 43c:	e2 e3       	ldi	r30, 0x32	; 50
 43e:	f2 e0       	ldi	r31, 0x02	; 2
 440:	81 e0       	ldi	r24, 0x01	; 1
 442:	9d 91       	ld	r25, X+
 444:	91 93       	st	Z+, r25
 446:	8f 5f       	subi	r24, 0xFF	; 255
 448:	86 13       	cpse	r24, r22
 44a:	fb cf       	rjmp	.-10     	; 0x442 <TWI_Start_Transceiver_With_Data+0x28>
 44c:	10 92 2f 02 	sts	0x022F, r1
 450:	88 ef       	ldi	r24, 0xF8	; 248
 452:	80 93 0a 02 	sts	0x020A, r24
 456:	85 ea       	ldi	r24, 0xA5	; 165
 458:	80 93 bc 00 	sts	0x00BC, r24
 45c:	08 95       	ret

0000045e <__vector_39>:

ISR(TWI_vect)
{
 45e:	1f 92       	push	r1
 460:	0f 92       	push	r0
 462:	0f b6       	in	r0, 0x3f	; 63
 464:	0f 92       	push	r0
 466:	11 24       	eor	r1, r1
 468:	0b b6       	in	r0, 0x3b	; 59
 46a:	0f 92       	push	r0
 46c:	2f 93       	push	r18
 46e:	3f 93       	push	r19
 470:	8f 93       	push	r24
 472:	9f 93       	push	r25
 474:	af 93       	push	r26
 476:	bf 93       	push	r27
 478:	ef 93       	push	r30
 47a:	ff 93       	push	r31
	static unsigned char TWI_bufPtr;
	
	switch (TWSR)
 47c:	80 91 b9 00 	lds	r24, 0x00B9
 480:	90 e0       	ldi	r25, 0x00	; 0
 482:	fc 01       	movw	r30, r24
 484:	38 97       	sbiw	r30, 0x08	; 8
 486:	e1 35       	cpi	r30, 0x51	; 81
 488:	f1 05       	cpc	r31, r1
 48a:	08 f0       	brcs	.+2      	; 0x48e <__vector_39+0x30>
 48c:	55 c0       	rjmp	.+170    	; 0x538 <__vector_39+0xda>
 48e:	ee 58       	subi	r30, 0x8E	; 142
 490:	ff 4f       	sbci	r31, 0xFF	; 255
 492:	68 c0       	rjmp	.+208    	; 0x564 <__tablejump2__>
	{
		case TWI_START:             // START has been transmitted
		case TWI_REP_START:         // Repeated START has been transmitted
		TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
 494:	10 92 2e 02 	sts	0x022E, r1
		case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
		case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
		if (TWI_bufPtr < TWI_msgSize)
 498:	e0 91 2e 02 	lds	r30, 0x022E
 49c:	80 91 30 02 	lds	r24, 0x0230
 4a0:	e8 17       	cp	r30, r24
 4a2:	70 f4       	brcc	.+28     	; 0x4c0 <__vector_39+0x62>
		{
			TWDR = TWI_buf[TWI_bufPtr++];
 4a4:	81 e0       	ldi	r24, 0x01	; 1
 4a6:	8e 0f       	add	r24, r30
 4a8:	80 93 2e 02 	sts	0x022E, r24
 4ac:	f0 e0       	ldi	r31, 0x00	; 0
 4ae:	ef 5c       	subi	r30, 0xCF	; 207
 4b0:	fd 4f       	sbci	r31, 0xFD	; 253
 4b2:	80 81       	ld	r24, Z
 4b4:	80 93 bb 00 	sts	0x00BB, r24
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 4b8:	85 e8       	ldi	r24, 0x85	; 133
 4ba:	80 93 bc 00 	sts	0x00BC, r24
 4be:	43 c0       	rjmp	.+134    	; 0x546 <__vector_39+0xe8>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
			(0<<TWWC);                                 //
		}else                    // Send STOP after last byte
		{
			TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
 4c0:	80 91 2f 02 	lds	r24, 0x022F
 4c4:	81 60       	ori	r24, 0x01	; 1
 4c6:	80 93 2f 02 	sts	0x022F, r24
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 4ca:	84 e9       	ldi	r24, 0x94	; 148
 4cc:	80 93 bc 00 	sts	0x00BC, r24
 4d0:	3a c0       	rjmp	.+116    	; 0x546 <__vector_39+0xe8>
			(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
		TWI_buf[TWI_bufPtr++] = TWDR;
 4d2:	e0 91 2e 02 	lds	r30, 0x022E
 4d6:	81 e0       	ldi	r24, 0x01	; 1
 4d8:	8e 0f       	add	r24, r30
 4da:	80 93 2e 02 	sts	0x022E, r24
 4de:	80 91 bb 00 	lds	r24, 0x00BB
 4e2:	f0 e0       	ldi	r31, 0x00	; 0
 4e4:	ef 5c       	subi	r30, 0xCF	; 207
 4e6:	fd 4f       	sbci	r31, 0xFD	; 253
 4e8:	80 83       	st	Z, r24
		case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
		if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
 4ea:	20 91 2e 02 	lds	r18, 0x022E
 4ee:	30 e0       	ldi	r19, 0x00	; 0
 4f0:	80 91 30 02 	lds	r24, 0x0230
 4f4:	90 e0       	ldi	r25, 0x00	; 0
 4f6:	01 97       	sbiw	r24, 0x01	; 1
 4f8:	28 17       	cp	r18, r24
 4fa:	39 07       	cpc	r19, r25
 4fc:	24 f4       	brge	.+8      	; 0x506 <__vector_39+0xa8>
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 4fe:	85 ec       	ldi	r24, 0xC5	; 197
 500:	80 93 bc 00 	sts	0x00BC, r24
 504:	20 c0       	rjmp	.+64     	; 0x546 <__vector_39+0xe8>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
			(1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
			(0<<TWWC);                                 //
		}else                    // Send NACK after next reception
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 506:	85 e8       	ldi	r24, 0x85	; 133
 508:	80 93 bc 00 	sts	0x00BC, r24
 50c:	1c c0       	rjmp	.+56     	; 0x546 <__vector_39+0xe8>
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
		TWI_buf[TWI_bufPtr] = TWDR;
 50e:	80 91 bb 00 	lds	r24, 0x00BB
 512:	e0 91 2e 02 	lds	r30, 0x022E
 516:	f0 e0       	ldi	r31, 0x00	; 0
 518:	ef 5c       	subi	r30, 0xCF	; 207
 51a:	fd 4f       	sbci	r31, 0xFD	; 253
 51c:	80 83       	st	Z, r24
		TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
 51e:	80 91 2f 02 	lds	r24, 0x022F
 522:	81 60       	ori	r24, 0x01	; 1
 524:	80 93 2f 02 	sts	0x022F, r24
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 528:	84 e9       	ldi	r24, 0x94	; 148
 52a:	80 93 bc 00 	sts	0x00BC, r24
		(0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
		(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
		(0<<TWWC);                                 //
		break;
 52e:	0b c0       	rjmp	.+22     	; 0x546 <__vector_39+0xe8>
		case TWI_ARB_LOST:          // Arbitration lost
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 530:	85 ea       	ldi	r24, 0xA5	; 165
 532:	80 93 bc 00 	sts	0x00BC, r24
		(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
		(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
		(0<<TWWC);                                 //
		break;
 536:	07 c0       	rjmp	.+14     	; 0x546 <__vector_39+0xe8>
		case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received
		case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
		//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
		case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
		default:
		TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
 538:	80 91 b9 00 	lds	r24, 0x00B9
 53c:	80 93 0a 02 	sts	0x020A, r24
		// Reset TWI Interface
		TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
 540:	84 e0       	ldi	r24, 0x04	; 4
 542:	80 93 bc 00 	sts	0x00BC, r24
		(0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
		(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
		(0<<TWWC);                                 //
	}
}
 546:	ff 91       	pop	r31
 548:	ef 91       	pop	r30
 54a:	bf 91       	pop	r27
 54c:	af 91       	pop	r26
 54e:	9f 91       	pop	r25
 550:	8f 91       	pop	r24
 552:	3f 91       	pop	r19
 554:	2f 91       	pop	r18
 556:	0f 90       	pop	r0
 558:	0b be       	out	0x3b, r0	; 59
 55a:	0f 90       	pop	r0
 55c:	0f be       	out	0x3f, r0	; 63
 55e:	0f 90       	pop	r0
 560:	1f 90       	pop	r1
 562:	18 95       	reti

00000564 <__tablejump2__>:
 564:	ee 0f       	add	r30, r30
 566:	ff 1f       	adc	r31, r31

00000568 <__tablejump__>:
 568:	05 90       	lpm	r0, Z+
 56a:	f4 91       	lpm	r31, Z
 56c:	e0 2d       	mov	r30, r0
 56e:	19 94       	eijmp

00000570 <puts>:
 570:	0f 93       	push	r16
 572:	1f 93       	push	r17
 574:	cf 93       	push	r28
 576:	df 93       	push	r29
 578:	e0 91 37 02 	lds	r30, 0x0237
 57c:	f0 91 38 02 	lds	r31, 0x0238
 580:	23 81       	ldd	r18, Z+3	; 0x03
 582:	21 ff       	sbrs	r18, 1
 584:	1b c0       	rjmp	.+54     	; 0x5bc <puts+0x4c>
 586:	ec 01       	movw	r28, r24
 588:	00 e0       	ldi	r16, 0x00	; 0
 58a:	10 e0       	ldi	r17, 0x00	; 0
 58c:	89 91       	ld	r24, Y+
 58e:	60 91 37 02 	lds	r22, 0x0237
 592:	70 91 38 02 	lds	r23, 0x0238
 596:	db 01       	movw	r26, r22
 598:	18 96       	adiw	r26, 0x08	; 8
 59a:	ed 91       	ld	r30, X+
 59c:	fc 91       	ld	r31, X
 59e:	19 97       	sbiw	r26, 0x09	; 9
 5a0:	88 23       	and	r24, r24
 5a2:	31 f0       	breq	.+12     	; 0x5b0 <puts+0x40>
 5a4:	19 95       	eicall
 5a6:	89 2b       	or	r24, r25
 5a8:	89 f3       	breq	.-30     	; 0x58c <puts+0x1c>
 5aa:	0f ef       	ldi	r16, 0xFF	; 255
 5ac:	1f ef       	ldi	r17, 0xFF	; 255
 5ae:	ee cf       	rjmp	.-36     	; 0x58c <puts+0x1c>
 5b0:	8a e0       	ldi	r24, 0x0A	; 10
 5b2:	19 95       	eicall
 5b4:	89 2b       	or	r24, r25
 5b6:	11 f4       	brne	.+4      	; 0x5bc <puts+0x4c>
 5b8:	c8 01       	movw	r24, r16
 5ba:	02 c0       	rjmp	.+4      	; 0x5c0 <puts+0x50>
 5bc:	8f ef       	ldi	r24, 0xFF	; 255
 5be:	9f ef       	ldi	r25, 0xFF	; 255
 5c0:	df 91       	pop	r29
 5c2:	cf 91       	pop	r28
 5c4:	1f 91       	pop	r17
 5c6:	0f 91       	pop	r16
 5c8:	08 95       	ret

000005ca <_exit>:
 5ca:	f8 94       	cli

000005cc <__stop_program>:
 5cc:	ff cf       	rjmp	.-2      	; 0x5cc <__stop_program>
