{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632990582675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632990582681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 30 10:29:41 2021 " "Processing started: Thu Sep 30 10:29:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632990582681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990582681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projet_vhdl -c projet_vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off projet_vhdl -c projet_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990582681 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632990584612 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632990584613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/bascule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/bascule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BasculeD-rtl " "Found design unit 1: BasculeD-rtl" {  } { { "components/bascule.vhd" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/components/bascule.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990637931 ""} { "Info" "ISGN_ENTITY_NAME" "1 BasculeD " "Found entity 1: BasculeD" {  } { { "components/bascule.vhd" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/components/bascule.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990637931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990637931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/compteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/compteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur-rtl " "Found design unit 1: compteur-rtl" {  } { { "components/compteur.vhd" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/components/compteur.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990637936 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteur " "Found entity 1: compteur" {  } { { "components/compteur.vhd" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/components/compteur.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990637936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990637936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/nios_mcu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/nios_mcu/synthesis/nios_mcu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_mcu-rtl " "Found design unit 1: nios_mcu-rtl" {  } { { "nios/nios_mcu/synthesis/nios_mcu.vhd" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/nios_mcu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990637945 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_mcu " "Found entity 1: nios_mcu" {  } { { "nios/nios_mcu/synthesis/nios_mcu.vhd" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/nios_mcu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990637945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990637945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios_mcu/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios/nios_mcu/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990637951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990637951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios_mcu/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios/nios_mcu/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990637954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990637954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/nios_mcu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios_mcu/synthesis/submodules/nios_mcu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mcu_irq_mapper " "Found entity 1: nios_mcu_irq_mapper" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_irq_mapper.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990637957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990637957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mcu_mm_interconnect_0 " "Found entity 1: nios_mcu_mm_interconnect_0" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990637993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990637993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mcu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_mcu_mm_interconnect_0_avalon_st_adapter" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mcu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_mcu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mcu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_mcu_mm_interconnect_0_rsp_mux_001" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/nios_mcu/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios/nios_mcu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638015 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios/nios_mcu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mcu_mm_interconnect_0_rsp_mux " "Found entity 1: nios_mcu_mm_interconnect_0_rsp_mux" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mcu_mm_interconnect_0_rsp_demux " "Found entity 1: nios_mcu_mm_interconnect_0_rsp_demux" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mcu_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios_mcu_mm_interconnect_0_cmd_mux_002" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mcu_mm_interconnect_0_cmd_mux " "Found entity 1: nios_mcu_mm_interconnect_0_cmd_mux" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mcu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_mcu_mm_interconnect_0_cmd_demux_001" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mcu_mm_interconnect_0_cmd_demux " "Found entity 1: nios_mcu_mm_interconnect_0_cmd_demux" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mcu_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at nios_mcu_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_007.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632990638048 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mcu_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at nios_mcu_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_007.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632990638048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mcu_mm_interconnect_0_router_007_default_decode " "Found entity 1: nios_mcu_mm_interconnect_0_router_007_default_decode" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_007.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638050 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mcu_mm_interconnect_0_router_007 " "Found entity 2: nios_mcu_mm_interconnect_0_router_007" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_007.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638050 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mcu_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_mcu_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_004.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632990638053 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mcu_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_mcu_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_004.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632990638053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mcu_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_mcu_mm_interconnect_0_router_004_default_decode" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_004.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638056 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mcu_mm_interconnect_0_router_004 " "Found entity 2: nios_mcu_mm_interconnect_0_router_004" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_004.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638056 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mcu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_mcu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_002.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632990638059 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mcu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_mcu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_002.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632990638059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mcu_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_mcu_mm_interconnect_0_router_002_default_decode" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_002.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638061 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mcu_mm_interconnect_0_router_002 " "Found entity 2: nios_mcu_mm_interconnect_0_router_002" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_002.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638061 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mcu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_mcu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_001.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632990638064 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mcu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_mcu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_001.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632990638065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mcu_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_mcu_mm_interconnect_0_router_001_default_decode" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_001.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638067 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mcu_mm_interconnect_0_router_001 " "Found entity 2: nios_mcu_mm_interconnect_0_router_001" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_001.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638067 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mcu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_mcu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632990638071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mcu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_mcu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632990638071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mcu_mm_interconnect_0_router_default_decode " "Found entity 1: nios_mcu_mm_interconnect_0_router_default_decode" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638074 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mcu_mm_interconnect_0_router " "Found entity 2: nios_mcu_mm_interconnect_0_router" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios_mcu/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios/nios_mcu/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios_mcu/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios/nios_mcu/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios_mcu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios/nios_mcu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios_mcu/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios/nios_mcu/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios_mcu/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios/nios_mcu/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios_mcu/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios/nios_mcu/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/nios_mcu_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios_mcu/synthesis/submodules/nios_mcu_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mcu_pio_0 " "Found entity 1: nios_mcu_pio_0" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_pio_0.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/nios_mcu_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios_mcu/synthesis/submodules/nios_mcu_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mcu_onchip_ram " "Found entity 1: nios_mcu_onchip_ram" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_onchip_ram.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mcu_nios_cpu " "Found entity 1: nios_mcu_nios_cpu" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mcu_nios_cpu_cpu_register_bank_a_module " "Found entity 1: nios_mcu_nios_cpu_cpu_register_bank_a_module" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638191 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mcu_nios_cpu_cpu_register_bank_b_module " "Found entity 2: nios_mcu_nios_cpu_cpu_register_bank_b_module" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638191 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_mcu_nios_cpu_cpu_nios2_oci_debug " "Found entity 3: nios_mcu_nios_cpu_cpu_nios2_oci_debug" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638191 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_mcu_nios_cpu_cpu_nios2_oci_break " "Found entity 4: nios_mcu_nios_cpu_cpu_nios2_oci_break" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638191 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_mcu_nios_cpu_cpu_nios2_oci_xbrk " "Found entity 5: nios_mcu_nios_cpu_cpu_nios2_oci_xbrk" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638191 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_mcu_nios_cpu_cpu_nios2_oci_dbrk " "Found entity 6: nios_mcu_nios_cpu_cpu_nios2_oci_dbrk" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638191 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_mcu_nios_cpu_cpu_nios2_oci_itrace " "Found entity 7: nios_mcu_nios_cpu_cpu_nios2_oci_itrace" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638191 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_mcu_nios_cpu_cpu_nios2_oci_td_mode " "Found entity 8: nios_mcu_nios_cpu_cpu_nios2_oci_td_mode" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638191 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_mcu_nios_cpu_cpu_nios2_oci_dtrace " "Found entity 9: nios_mcu_nios_cpu_cpu_nios2_oci_dtrace" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638191 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_mcu_nios_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_mcu_nios_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638191 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_mcu_nios_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_mcu_nios_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638191 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_mcu_nios_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_mcu_nios_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638191 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_mcu_nios_cpu_cpu_nios2_oci_fifo " "Found entity 13: nios_mcu_nios_cpu_cpu_nios2_oci_fifo" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638191 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_mcu_nios_cpu_cpu_nios2_oci_pib " "Found entity 14: nios_mcu_nios_cpu_cpu_nios2_oci_pib" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638191 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_mcu_nios_cpu_cpu_nios2_oci_im " "Found entity 15: nios_mcu_nios_cpu_cpu_nios2_oci_im" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638191 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_mcu_nios_cpu_cpu_nios2_performance_monitors " "Found entity 16: nios_mcu_nios_cpu_cpu_nios2_performance_monitors" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638191 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_mcu_nios_cpu_cpu_nios2_avalon_reg " "Found entity 17: nios_mcu_nios_cpu_cpu_nios2_avalon_reg" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638191 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_mcu_nios_cpu_cpu_ociram_sp_ram_module " "Found entity 18: nios_mcu_nios_cpu_cpu_ociram_sp_ram_module" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638191 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_mcu_nios_cpu_cpu_nios2_ocimem " "Found entity 19: nios_mcu_nios_cpu_cpu_nios2_ocimem" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638191 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_mcu_nios_cpu_cpu_nios2_oci " "Found entity 20: nios_mcu_nios_cpu_cpu_nios2_oci" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638191 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_mcu_nios_cpu_cpu " "Found entity 21: nios_mcu_nios_cpu_cpu" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mcu_nios_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios_mcu_nios_cpu_cpu_debug_slave_wrapper" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mcu_nios_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios_mcu_nios_cpu_cpu_debug_slave_sysclk" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu_debug_slave_sysclk.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mcu_nios_cpu_cpu_debug_slave_tck " "Found entity 1: nios_mcu_nios_cpu_cpu_debug_slave_tck" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu_debug_slave_tck.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mcu_nios_cpu_cpu_test_bench " "Found entity 1: nios_mcu_nios_cpu_cpu_test_bench" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu_test_bench.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/nios_mcu_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios/nios_mcu/synthesis/submodules/nios_mcu_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mcu_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_mcu_jtag_uart_0_sim_scfifo_w" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_jtag_uart_0.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638228 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mcu_jtag_uart_0_scfifo_w " "Found entity 2: nios_mcu_jtag_uart_0_scfifo_w" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_jtag_uart_0.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638228 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_mcu_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_mcu_jtag_uart_0_sim_scfifo_r" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_jtag_uart_0.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638228 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_mcu_jtag_uart_0_scfifo_r " "Found entity 4: nios_mcu_jtag_uart_0_scfifo_r" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_jtag_uart_0.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638228 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_mcu_jtag_uart_0 " "Found entity 5: nios_mcu_jtag_uart_0" {  } { { "nios/nios_mcu/synthesis/submodules/nios_mcu_jtag_uart_0.v" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_mcu/synthesis/submodules/AvalonSlave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/nios_mcu/synthesis/submodules/AvalonSlave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AvalonSlave-rtl " "Found design unit 1: AvalonSlave-rtl" {  } { { "nios/nios_mcu/synthesis/submodules/AvalonSlave.vhd" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/AvalonSlave.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638234 ""} { "Info" "ISGN_ENTITY_NAME" "1 AvalonSlave " "Found entity 1: AvalonSlave" {  } { { "nios/nios_mcu/synthesis/submodules/AvalonSlave.vhd" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/AvalonSlave.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/AvalonSlave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/AvalonSlave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AvalonSlave-rtl " "Found design unit 1: AvalonSlave-rtl" {  } { { "src/AvalonSlave.vhd" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/src/AvalonSlave.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638238 ""} { "Info" "ISGN_ENTITY_NAME" "1 AvalonSlave " "Found entity 1: AvalonSlave" {  } { { "src/AvalonSlave.vhd" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/src/AvalonSlave.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/comparateur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/comparateur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparateur-rtl " "Found design unit 1: comparateur-rtl" {  } { { "components/comparateur.vhd" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/components/comparateur.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638241 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparateur " "Found entity 1: comparateur" {  } { { "components/comparateur.vhd" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/components/comparateur.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/projet_vhdl.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/projet_vhdl.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/diviseur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/diviseur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diviseur-rtl " "Found design unit 1: diviseur-rtl" {  } { { "components/diviseur.vhd" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/components/diviseur.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638246 ""} { "Info" "ISGN_ENTITY_NAME" "1 diviseur " "Found entity 1: diviseur" {  } { { "components/diviseur.vhd" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/components/diviseur.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632990638246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638246 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "diviseur " "Elaborating entity \"diviseur\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632990638668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compteur compteur:U1 " "Elaborating entity \"compteur\" for hierarchy \"compteur:U1\"" {  } { { "components/diviseur.vhd" "U1" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/components/diviseur.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632990638677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparateur comparateur:J1 " "Elaborating entity \"comparateur\" for hierarchy \"comparateur:J1\"" {  } { { "components/diviseur.vhd" "J1" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/components/diviseur.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632990638684 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sortie_comparaison comparateur.vhd(20) " "VHDL Process Statement warning at comparateur.vhd(20): inferring latch(es) for signal or variable \"sortie_comparaison\", which holds its previous value in one or more paths through the process" {  } { { "components/comparateur.vhd" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/components/comparateur.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1632990638687 "|diviseur|comparateur:J1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sortie_comparaison\[0\] comparateur.vhd(20) " "Inferred latch for \"sortie_comparaison\[0\]\" at comparateur.vhd(20)" {  } { { "components/comparateur.vhd" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/components/comparateur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638687 "|diviseur|comparateur:J1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sortie_comparaison\[1\] comparateur.vhd(20) " "Inferred latch for \"sortie_comparaison\[1\]\" at comparateur.vhd(20)" {  } { { "components/comparateur.vhd" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/components/comparateur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638688 "|diviseur|comparateur:J1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sortie_comparaison\[2\] comparateur.vhd(20) " "Inferred latch for \"sortie_comparaison\[2\]\" at comparateur.vhd(20)" {  } { { "components/comparateur.vhd" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/components/comparateur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990638688 "|diviseur|comparateur:J1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GeneralOutput\[0\] GND " "Pin \"GeneralOutput\[0\]\" is stuck at GND" {  } { { "components/diviseur.vhd" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/components/diviseur.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632990640797 "|diviseur|GeneralOutput[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1632990640797 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1632990641204 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632990642794 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632990642794 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632990642794 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632990642794 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632990642794 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632990642795 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu 19 " "Ignored 19 assignments for entity \"nios_mcu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632990642795 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_irq_mapper 14 " "Ignored 14 assignments for entity \"nios_mcu_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632990642795 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_jtag_uart_0 24 " "Ignored 24 assignments for entity \"nios_mcu_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632990642795 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"nios_mcu_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632990642795 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"nios_mcu_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632990642795 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"nios_mcu_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632990642796 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"nios_mcu_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632990642796 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"nios_mcu_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632990642796 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"nios_mcu_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632990642796 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_mm_interconnect_0_cmd_mux_002 19 " "Ignored 19 assignments for entity \"nios_mcu_mm_interconnect_0_cmd_mux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632990642796 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"nios_mcu_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632990642797 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"nios_mcu_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632990642797 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"nios_mcu_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632990642797 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_mm_interconnect_0_router_004 36 " "Ignored 36 assignments for entity \"nios_mcu_mm_interconnect_0_router_004\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632990642797 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_mm_interconnect_0_router_007 36 " "Ignored 36 assignments for entity \"nios_mcu_mm_interconnect_0_router_007\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632990642797 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"nios_mcu_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632990642798 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"nios_mcu_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632990642798 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"nios_mcu_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632990642798 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_nios_cpu 149 " "Ignored 149 assignments for entity \"nios_mcu_nios_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632990642798 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_nios_cpu_cpu 179 " "Ignored 179 assignments for entity \"nios_mcu_nios_cpu_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632990642798 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_onchip_ram 40 " "Ignored 40 assignments for entity \"nios_mcu_onchip_ram\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632990642799 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_pio_0 22 " "Ignored 22 assignments for entity \"nios_mcu_pio_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632990642799 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/output_files/projet_vhdl.map.smsg " "Generated suppressed messages file /home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/output_files/projet_vhdl.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990642880 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632990649956 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632990649956 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Enable " "No output dependent on input pin \"Enable\"" {  } { { "components/diviseur.vhd" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/components/diviseur.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632990650123 "|diviseur|Enable"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1632990650123 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632990650124 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632990650124 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632990650124 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632990650124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "947 " "Peak virtual memory: 947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632990650168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 30 10:30:50 2021 " "Processing ended: Thu Sep 30 10:30:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632990650168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632990650168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:25 " "Total CPU time (on all processors): 00:02:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632990650168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632990650168 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1632990654458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632990654460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 30 10:30:52 2021 " "Processing started: Thu Sep 30 10:30:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632990654460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1632990654460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projet_vhdl -c projet_vhdl " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projet_vhdl -c projet_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1632990654461 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1632990654676 ""}
{ "Info" "0" "" "Project  = projet_vhdl" {  } {  } 0 0 "Project  = projet_vhdl" 0 0 "Fitter" 0 0 1632990654680 ""}
{ "Info" "0" "" "Revision = projet_vhdl" {  } {  } 0 0 "Revision = projet_vhdl" 0 0 "Fitter" 0 0 1632990654680 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1632990654952 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1632990654952 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projet_vhdl EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"projet_vhdl\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1632990654966 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1632990655305 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1632990655306 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1632990656040 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1632990656060 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632990656351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632990656351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632990656351 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1632990656351 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/opt/intelFPGA/18.1_lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1_lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632990656364 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/opt/intelFPGA/18.1_lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1_lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632990656364 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/opt/intelFPGA/18.1_lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1_lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632990656364 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/opt/intelFPGA/18.1_lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1_lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632990656364 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/opt/intelFPGA/18.1_lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1_lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632990656364 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1632990656364 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1632990656369 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1632990658473 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/nios_mcu/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios/nios_mcu/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1632990658476 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc " "Reading SDC File: 'nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1632990658479 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_mcu_nios_cpu_cpu.sdc 46 *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_nios2_oci_break:the_nios_mcu_nios_cpu_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at nios_mcu_nios_cpu_cpu.sdc(46): *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_nios2_oci_break:the_nios_mcu_nios_cpu_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1632990658481 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_mcu_nios_cpu_cpu.sdc 46 *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_debug_slave_wrapper:the_nios_mcu_nios_cpu_cpu_debug_slave_wrapper\|nios_mcu_nios_cpu_cpu_debug_slave_tck:the_nios_mcu_nios_cpu_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at nios_mcu_nios_cpu_cpu.sdc(46): *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_debug_slave_wrapper:the_nios_mcu_nios_cpu_cpu_debug_slave_wrapper\|nios_mcu_nios_cpu_cpu_debug_slave_tck:the_nios_mcu_nios_cpu_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1632990658482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_mcu_nios_cpu_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at nios_mcu_nios_cpu_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_mcu_nios_cpu_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_mcu_nios_cpu_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_mcu_nios_cpu_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_mcu_nios_cpu_cpu_jtag_sr*\]" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1632990658484 ""}  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1632990658484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_mcu_nios_cpu_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at nios_mcu_nios_cpu_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1632990658484 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_mcu_nios_cpu_cpu.sdc 47 *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_nios2_oci_debug:the_nios_mcu_nios_cpu_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at nios_mcu_nios_cpu_cpu.sdc(47): *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_nios2_oci_debug:the_nios_mcu_nios_cpu_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1632990658485 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_mcu_nios_cpu_cpu.sdc 47 *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_debug_slave_wrapper:the_nios_mcu_nios_cpu_cpu_debug_slave_wrapper\|nios_mcu_nios_cpu_cpu_debug_slave_tck:the_nios_mcu_nios_cpu_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at nios_mcu_nios_cpu_cpu.sdc(47): *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_debug_slave_wrapper:the_nios_mcu_nios_cpu_cpu_debug_slave_wrapper\|nios_mcu_nios_cpu_cpu_debug_slave_tck:the_nios_mcu_nios_cpu_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1632990658486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_mcu_nios_cpu_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at nios_mcu_nios_cpu_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_mcu_nios_cpu_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_mcu_nios_cpu_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$nios_mcu_nios_cpu_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_mcu_nios_cpu_cpu_jtag_sr\[33\]\]" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1632990658487 ""}  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1632990658487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_mcu_nios_cpu_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at nios_mcu_nios_cpu_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1632990658487 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_mcu_nios_cpu_cpu.sdc 48 *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_nios2_oci_debug:the_nios_mcu_nios_cpu_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at nios_mcu_nios_cpu_cpu.sdc(48): *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_nios2_oci_debug:the_nios_mcu_nios_cpu_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1632990658488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_mcu_nios_cpu_cpu.sdc 48 *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_debug_slave_wrapper:the_nios_mcu_nios_cpu_cpu_debug_slave_wrapper\|nios_mcu_nios_cpu_cpu_debug_slave_tck:the_nios_mcu_nios_cpu_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at nios_mcu_nios_cpu_cpu.sdc(48): *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_debug_slave_wrapper:the_nios_mcu_nios_cpu_cpu_debug_slave_wrapper\|nios_mcu_nios_cpu_cpu_debug_slave_tck:the_nios_mcu_nios_cpu_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1632990658489 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_mcu_nios_cpu_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at nios_mcu_nios_cpu_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_mcu_nios_cpu_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_mcu_nios_cpu_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$nios_mcu_nios_cpu_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_mcu_nios_cpu_cpu_jtag_sr\[0\]\]" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1632990658490 ""}  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1632990658490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_mcu_nios_cpu_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at nios_mcu_nios_cpu_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1632990658490 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_mcu_nios_cpu_cpu.sdc 49 *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_nios2_oci_debug:the_nios_mcu_nios_cpu_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at nios_mcu_nios_cpu_cpu.sdc(49): *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_nios2_oci_debug:the_nios_mcu_nios_cpu_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1632990658491 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_mcu_nios_cpu_cpu.sdc 49 *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_debug_slave_wrapper:the_nios_mcu_nios_cpu_cpu_debug_slave_wrapper\|nios_mcu_nios_cpu_cpu_debug_slave_tck:the_nios_mcu_nios_cpu_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at nios_mcu_nios_cpu_cpu.sdc(49): *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_debug_slave_wrapper:the_nios_mcu_nios_cpu_cpu_debug_slave_wrapper\|nios_mcu_nios_cpu_cpu_debug_slave_tck:the_nios_mcu_nios_cpu_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1632990658491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_mcu_nios_cpu_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at nios_mcu_nios_cpu_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_mcu_nios_cpu_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_mcu_nios_cpu_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$nios_mcu_nios_cpu_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_mcu_nios_cpu_cpu_jtag_sr\[34\]\]" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1632990658492 ""}  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1632990658492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_mcu_nios_cpu_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at nios_mcu_nios_cpu_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1632990658493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_mcu_nios_cpu_cpu.sdc 50 *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_nios2_ocimem:the_nios_mcu_nios_cpu_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at nios_mcu_nios_cpu_cpu.sdc(50): *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_nios2_ocimem:the_nios_mcu_nios_cpu_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1632990658493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_mcu_nios_cpu_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at nios_mcu_nios_cpu_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_mcu_nios_cpu_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_mcu_nios_cpu_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_mcu_nios_cpu_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_mcu_nios_cpu_cpu_jtag_sr*\]" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1632990658494 ""}  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1632990658494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_mcu_nios_cpu_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at nios_mcu_nios_cpu_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1632990658494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_mcu_nios_cpu_cpu.sdc 51 *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_debug_slave_wrapper:the_nios_mcu_nios_cpu_cpu_debug_slave_wrapper\|nios_mcu_nios_cpu_cpu_debug_slave_tck:the_nios_mcu_nios_cpu_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_mcu_nios_cpu_cpu.sdc(51): *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_debug_slave_wrapper:the_nios_mcu_nios_cpu_cpu_debug_slave_wrapper\|nios_mcu_nios_cpu_cpu_debug_slave_tck:the_nios_mcu_nios_cpu_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1632990658496 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_mcu_nios_cpu_cpu.sdc 51 *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_debug_slave_wrapper:the_nios_mcu_nios_cpu_cpu_debug_slave_wrapper\|nios_mcu_nios_cpu_cpu_debug_slave_sysclk:the_nios_mcu_nios_cpu_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_mcu_nios_cpu_cpu.sdc(51): *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_debug_slave_wrapper:the_nios_mcu_nios_cpu_cpu_debug_slave_wrapper\|nios_mcu_nios_cpu_cpu_debug_slave_sysclk:the_nios_mcu_nios_cpu_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1632990658497 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_mcu_nios_cpu_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at nios_mcu_nios_cpu_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$nios_mcu_nios_cpu_cpu_jtag_sr*    -to *\$nios_mcu_nios_cpu_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$nios_mcu_nios_cpu_cpu_jtag_sr*    -to *\$nios_mcu_nios_cpu_cpu_jtag_sysclk_path\|*jdo*" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1632990658498 ""}  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1632990658498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_mcu_nios_cpu_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at nios_mcu_nios_cpu_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1632990658498 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_mcu_nios_cpu_cpu.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_mcu_nios_cpu_cpu.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1632990658499 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_mcu_nios_cpu_cpu.sdc 52 *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_debug_slave_wrapper:the_nios_mcu_nios_cpu_cpu_debug_slave_wrapper\|nios_mcu_nios_cpu_cpu_debug_slave_sysclk:the_nios_mcu_nios_cpu_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_mcu_nios_cpu_cpu.sdc(52): *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_debug_slave_wrapper:the_nios_mcu_nios_cpu_cpu_debug_slave_wrapper\|nios_mcu_nios_cpu_cpu_debug_slave_sysclk:the_nios_mcu_nios_cpu_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1632990658500 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_mcu_nios_cpu_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at nios_mcu_nios_cpu_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_mcu_nios_cpu_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_mcu_nios_cpu_cpu_jtag_sysclk_path\|ir*" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1632990658500 ""}  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1632990658500 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_mcu_nios_cpu_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at nios_mcu_nios_cpu_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1632990658501 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_mcu_nios_cpu_cpu.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_mcu_nios_cpu_cpu.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1632990658502 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_mcu_nios_cpu_cpu.sdc 53 *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_nios2_oci_debug:the_nios_mcu_nios_cpu_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_mcu_nios_cpu_cpu.sdc(53): *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_nios2_oci_debug:the_nios_mcu_nios_cpu_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1632990658503 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_mcu_nios_cpu_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at nios_mcu_nios_cpu_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_mcu_nios_cpu_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_mcu_nios_cpu_cpu_oci_debug_path\|monitor_go" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1632990658504 ""}  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1632990658504 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_mcu_nios_cpu_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at nios_mcu_nios_cpu_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1632990658505 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1632990658507 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1632990658514 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1632990658515 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1632990658517 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node Clock~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1632990658541 ""}  } { { "components/diviseur.vhd" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/components/diviseur.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1632990658541 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1632990659292 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1632990659293 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1632990659294 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1632990659297 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1632990659298 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1632990659299 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1632990659299 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1632990659300 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1632990659300 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1632990659301 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1632990659301 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Impulse " "Node \"Impulse\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1_lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1_lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Impulse" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1632990659341 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1632990659341 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632990659342 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1632990659353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1632990662578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632990662724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1632990662789 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1632990664301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632990664302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1632990665071 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X43_Y23 X53_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X43_Y23 to location X53_Y34" {  } { { "loc" "" { Generic "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X43_Y23 to location X53_Y34"} { { 12 { 0 ""} 43 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1632990668911 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1632990668911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1632990670604 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1632990670604 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1632990670604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632990670609 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.15 " "Total time spent on timing analysis during the Fitter is 0.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1632990671112 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1632990671132 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1632990671795 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1632990671796 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1632990672284 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632990673797 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1632990674837 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/output_files/projet_vhdl.fit.smsg " "Generated suppressed messages file /home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/output_files/projet_vhdl.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1632990674977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 38 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1244 " "Peak virtual memory: 1244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632990675738 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 30 10:31:15 2021 " "Processing ended: Thu Sep 30 10:31:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632990675738 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632990675738 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632990675738 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1632990675738 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1632990680293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632990680301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 30 10:31:19 2021 " "Processing started: Thu Sep 30 10:31:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632990680301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1632990680301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projet_vhdl -c projet_vhdl " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projet_vhdl -c projet_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1632990680302 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1632990681592 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1632990684623 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1632990684759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "790 " "Peak virtual memory: 790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632990685243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 30 10:31:25 2021 " "Processing ended: Thu Sep 30 10:31:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632990685243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632990685243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632990685243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1632990685243 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1632990685721 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1632990689304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632990689307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 30 10:31:27 2021 " "Processing started: Thu Sep 30 10:31:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632990689307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1632990689307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projet_vhdl -c projet_vhdl " "Command: quartus_sta projet_vhdl -c projet_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1632990689308 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1632990689536 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1632990690052 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1632990690052 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1632990690053 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1632990690053 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1632990690053 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1632990690053 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu 19 " "Ignored 19 assignments for entity \"nios_mcu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1632990690053 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_irq_mapper 14 " "Ignored 14 assignments for entity \"nios_mcu_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1632990690054 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_jtag_uart_0 24 " "Ignored 24 assignments for entity \"nios_mcu_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1632990690054 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"nios_mcu_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1632990690054 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"nios_mcu_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1632990690054 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"nios_mcu_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1632990690054 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"nios_mcu_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1632990690055 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"nios_mcu_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1632990690055 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"nios_mcu_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1632990690055 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_mm_interconnect_0_cmd_mux_002 19 " "Ignored 19 assignments for entity \"nios_mcu_mm_interconnect_0_cmd_mux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1632990690055 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"nios_mcu_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1632990690055 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"nios_mcu_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1632990690056 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"nios_mcu_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1632990690056 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_mm_interconnect_0_router_004 36 " "Ignored 36 assignments for entity \"nios_mcu_mm_interconnect_0_router_004\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1632990690056 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_mm_interconnect_0_router_007 36 " "Ignored 36 assignments for entity \"nios_mcu_mm_interconnect_0_router_007\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1632990690056 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"nios_mcu_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1632990690056 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"nios_mcu_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1632990690056 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"nios_mcu_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1632990690057 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_nios_cpu 149 " "Ignored 149 assignments for entity \"nios_mcu_nios_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1632990690057 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_nios_cpu_cpu 179 " "Ignored 179 assignments for entity \"nios_mcu_nios_cpu_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1632990690057 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_onchip_ram 40 " "Ignored 40 assignments for entity \"nios_mcu_onchip_ram\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1632990690057 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mcu_pio_0 22 " "Ignored 22 assignments for entity \"nios_mcu_pio_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1632990690057 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1632990690280 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1632990690280 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632990690565 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632990690565 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1632990691511 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/nios_mcu/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios/nios_mcu/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1632990691548 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc " "Reading SDC File: 'nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1632990691553 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_mcu_nios_cpu_cpu.sdc 46 *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_nios2_oci_break:the_nios_mcu_nios_cpu_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at nios_mcu_nios_cpu_cpu.sdc(46): *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_nios2_oci_break:the_nios_mcu_nios_cpu_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1632990691555 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_mcu_nios_cpu_cpu.sdc 46 *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_debug_slave_wrapper:the_nios_mcu_nios_cpu_cpu_debug_slave_wrapper\|nios_mcu_nios_cpu_cpu_debug_slave_tck:the_nios_mcu_nios_cpu_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at nios_mcu_nios_cpu_cpu.sdc(46): *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_debug_slave_wrapper:the_nios_mcu_nios_cpu_cpu_debug_slave_wrapper\|nios_mcu_nios_cpu_cpu_debug_slave_tck:the_nios_mcu_nios_cpu_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1632990691556 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_mcu_nios_cpu_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at nios_mcu_nios_cpu_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_mcu_nios_cpu_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_mcu_nios_cpu_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_mcu_nios_cpu_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_mcu_nios_cpu_cpu_jtag_sr*\]" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1632990691558 ""}  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1632990691558 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_mcu_nios_cpu_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at nios_mcu_nios_cpu_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1632990691558 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_mcu_nios_cpu_cpu.sdc 47 *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_nios2_oci_debug:the_nios_mcu_nios_cpu_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at nios_mcu_nios_cpu_cpu.sdc(47): *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_nios2_oci_debug:the_nios_mcu_nios_cpu_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1632990691559 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_mcu_nios_cpu_cpu.sdc 47 *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_debug_slave_wrapper:the_nios_mcu_nios_cpu_cpu_debug_slave_wrapper\|nios_mcu_nios_cpu_cpu_debug_slave_tck:the_nios_mcu_nios_cpu_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at nios_mcu_nios_cpu_cpu.sdc(47): *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_debug_slave_wrapper:the_nios_mcu_nios_cpu_cpu_debug_slave_wrapper\|nios_mcu_nios_cpu_cpu_debug_slave_tck:the_nios_mcu_nios_cpu_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1632990691560 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_mcu_nios_cpu_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at nios_mcu_nios_cpu_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_mcu_nios_cpu_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_mcu_nios_cpu_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$nios_mcu_nios_cpu_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_mcu_nios_cpu_cpu_jtag_sr\[33\]\]" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1632990691561 ""}  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1632990691561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_mcu_nios_cpu_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at nios_mcu_nios_cpu_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1632990691562 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_mcu_nios_cpu_cpu.sdc 48 *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_nios2_oci_debug:the_nios_mcu_nios_cpu_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at nios_mcu_nios_cpu_cpu.sdc(48): *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_nios2_oci_debug:the_nios_mcu_nios_cpu_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1632990691563 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_mcu_nios_cpu_cpu.sdc 48 *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_debug_slave_wrapper:the_nios_mcu_nios_cpu_cpu_debug_slave_wrapper\|nios_mcu_nios_cpu_cpu_debug_slave_tck:the_nios_mcu_nios_cpu_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at nios_mcu_nios_cpu_cpu.sdc(48): *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_debug_slave_wrapper:the_nios_mcu_nios_cpu_cpu_debug_slave_wrapper\|nios_mcu_nios_cpu_cpu_debug_slave_tck:the_nios_mcu_nios_cpu_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1632990691563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_mcu_nios_cpu_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at nios_mcu_nios_cpu_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_mcu_nios_cpu_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_mcu_nios_cpu_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$nios_mcu_nios_cpu_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_mcu_nios_cpu_cpu_jtag_sr\[0\]\]" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1632990691564 ""}  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1632990691564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_mcu_nios_cpu_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at nios_mcu_nios_cpu_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1632990691565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_mcu_nios_cpu_cpu.sdc 49 *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_nios2_oci_debug:the_nios_mcu_nios_cpu_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at nios_mcu_nios_cpu_cpu.sdc(49): *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_nios2_oci_debug:the_nios_mcu_nios_cpu_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1632990691565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_mcu_nios_cpu_cpu.sdc 49 *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_debug_slave_wrapper:the_nios_mcu_nios_cpu_cpu_debug_slave_wrapper\|nios_mcu_nios_cpu_cpu_debug_slave_tck:the_nios_mcu_nios_cpu_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at nios_mcu_nios_cpu_cpu.sdc(49): *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_debug_slave_wrapper:the_nios_mcu_nios_cpu_cpu_debug_slave_wrapper\|nios_mcu_nios_cpu_cpu_debug_slave_tck:the_nios_mcu_nios_cpu_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1632990691566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_mcu_nios_cpu_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at nios_mcu_nios_cpu_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_mcu_nios_cpu_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_mcu_nios_cpu_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$nios_mcu_nios_cpu_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_mcu_nios_cpu_cpu_jtag_sr\[34\]\]" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1632990691566 ""}  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1632990691566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_mcu_nios_cpu_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at nios_mcu_nios_cpu_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1632990691567 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_mcu_nios_cpu_cpu.sdc 50 *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_nios2_ocimem:the_nios_mcu_nios_cpu_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at nios_mcu_nios_cpu_cpu.sdc(50): *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_nios2_ocimem:the_nios_mcu_nios_cpu_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1632990691568 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_mcu_nios_cpu_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at nios_mcu_nios_cpu_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_mcu_nios_cpu_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_mcu_nios_cpu_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_mcu_nios_cpu_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_mcu_nios_cpu_cpu_jtag_sr*\]" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1632990691569 ""}  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1632990691569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_mcu_nios_cpu_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at nios_mcu_nios_cpu_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1632990691569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_mcu_nios_cpu_cpu.sdc 51 *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_debug_slave_wrapper:the_nios_mcu_nios_cpu_cpu_debug_slave_wrapper\|nios_mcu_nios_cpu_cpu_debug_slave_tck:the_nios_mcu_nios_cpu_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_mcu_nios_cpu_cpu.sdc(51): *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_debug_slave_wrapper:the_nios_mcu_nios_cpu_cpu_debug_slave_wrapper\|nios_mcu_nios_cpu_cpu_debug_slave_tck:the_nios_mcu_nios_cpu_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1632990691571 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_mcu_nios_cpu_cpu.sdc 51 *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_debug_slave_wrapper:the_nios_mcu_nios_cpu_cpu_debug_slave_wrapper\|nios_mcu_nios_cpu_cpu_debug_slave_sysclk:the_nios_mcu_nios_cpu_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_mcu_nios_cpu_cpu.sdc(51): *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_debug_slave_wrapper:the_nios_mcu_nios_cpu_cpu_debug_slave_wrapper\|nios_mcu_nios_cpu_cpu_debug_slave_sysclk:the_nios_mcu_nios_cpu_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1632990691572 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_mcu_nios_cpu_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at nios_mcu_nios_cpu_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$nios_mcu_nios_cpu_cpu_jtag_sr*    -to *\$nios_mcu_nios_cpu_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$nios_mcu_nios_cpu_cpu_jtag_sr*    -to *\$nios_mcu_nios_cpu_cpu_jtag_sysclk_path\|*jdo*" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1632990691572 ""}  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1632990691572 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_mcu_nios_cpu_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at nios_mcu_nios_cpu_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1632990691573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_mcu_nios_cpu_cpu.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_mcu_nios_cpu_cpu.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1632990691575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_mcu_nios_cpu_cpu.sdc 52 *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_debug_slave_wrapper:the_nios_mcu_nios_cpu_cpu_debug_slave_wrapper\|nios_mcu_nios_cpu_cpu_debug_slave_sysclk:the_nios_mcu_nios_cpu_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_mcu_nios_cpu_cpu.sdc(52): *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_debug_slave_wrapper:the_nios_mcu_nios_cpu_cpu_debug_slave_wrapper\|nios_mcu_nios_cpu_cpu_debug_slave_sysclk:the_nios_mcu_nios_cpu_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1632990691576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_mcu_nios_cpu_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at nios_mcu_nios_cpu_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_mcu_nios_cpu_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_mcu_nios_cpu_cpu_jtag_sysclk_path\|ir*" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1632990691577 ""}  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1632990691577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_mcu_nios_cpu_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at nios_mcu_nios_cpu_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1632990691578 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_mcu_nios_cpu_cpu.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_mcu_nios_cpu_cpu.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1632990691579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_mcu_nios_cpu_cpu.sdc 53 *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_nios2_oci_debug:the_nios_mcu_nios_cpu_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_mcu_nios_cpu_cpu.sdc(53): *nios_mcu_nios_cpu_cpu:*\|nios_mcu_nios_cpu_cpu_nios2_oci:the_nios_mcu_nios_cpu_cpu_nios2_oci\|nios_mcu_nios_cpu_cpu_nios2_oci_debug:the_nios_mcu_nios_cpu_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1632990691580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_mcu_nios_cpu_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at nios_mcu_nios_cpu_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_mcu_nios_cpu_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_mcu_nios_cpu_cpu_oci_debug_path\|monitor_go" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1632990691581 ""}  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1632990691581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_mcu_nios_cpu_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at nios_mcu_nios_cpu_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" "" { Text "/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/nios/nios_mcu/synthesis/submodules/nios_mcu_nios_cpu_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1632990691581 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1632990691585 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1632990691587 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632990691587 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1632990691590 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632990691591 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1632990691594 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1632990691610 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1632990691630 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1632990691630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.028 " "Worst-case setup slack is -0.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632990691634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632990691634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.028              -0.028 Clock  " "   -0.028              -0.028 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632990691634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632990691634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632990691639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632990691639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 Clock  " "    0.357               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632990691639 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632990691639 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1632990691642 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1632990691645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632990691648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632990691648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.000 Clock  " "   -3.000              -6.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632990691648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632990691648 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1632990691712 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1632990691814 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1632990693361 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632990693482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.081 " "Worst-case setup slack is 0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632990693494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632990693494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 Clock  " "    0.081               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632990693494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632990693494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632990693499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632990693499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 Clock  " "    0.311               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632990693499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632990693499 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1632990693504 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1632990693508 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1632990693509 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1632990693509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632990693513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632990693513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.000 Clock  " "   -3.000              -6.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632990693513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632990693513 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1632990693574 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632990693842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.420 " "Worst-case setup slack is 0.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632990693847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632990693847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 Clock  " "    0.420               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632990693847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632990693847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632990693851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632990693851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 Clock  " "    0.186               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632990693851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632990693851 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1632990693855 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1632990693859 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1632990693859 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1632990693859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632990693862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632990693862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.162 Clock  " "   -3.000              -6.162 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632990693862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632990693862 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1632990695439 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1632990695440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 64 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "819 " "Peak virtual memory: 819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632990695535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 30 10:31:35 2021 " "Processing ended: Thu Sep 30 10:31:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632990695535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632990695535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632990695535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1632990695535 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1632990699931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632990699937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 30 10:31:39 2021 " "Processing started: Thu Sep 30 10:31:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632990699937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1632990699937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off projet_vhdl -c projet_vhdl " "Command: quartus_eda --read_settings_files=off --write_settings_files=off projet_vhdl -c projet_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1632990699937 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1632990701354 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projet_vhdl_6_1200mv_85c_slow.vo /home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/simulation/modelsim/ simulation " "Generated file projet_vhdl_6_1200mv_85c_slow.vo in folder \"/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1632990701755 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projet_vhdl_6_1200mv_0c_slow.vo /home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/simulation/modelsim/ simulation " "Generated file projet_vhdl_6_1200mv_0c_slow.vo in folder \"/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1632990701821 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projet_vhdl_min_1200mv_0c_fast.vo /home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/simulation/modelsim/ simulation " "Generated file projet_vhdl_min_1200mv_0c_fast.vo in folder \"/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1632990701887 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projet_vhdl.vo /home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/simulation/modelsim/ simulation " "Generated file projet_vhdl.vo in folder \"/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1632990701960 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projet_vhdl_6_1200mv_85c_v_slow.sdo /home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/simulation/modelsim/ simulation " "Generated file projet_vhdl_6_1200mv_85c_v_slow.sdo in folder \"/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1632990702049 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projet_vhdl_6_1200mv_0c_v_slow.sdo /home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/simulation/modelsim/ simulation " "Generated file projet_vhdl_6_1200mv_0c_v_slow.sdo in folder \"/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1632990702108 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projet_vhdl_min_1200mv_0c_v_fast.sdo /home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/simulation/modelsim/ simulation " "Generated file projet_vhdl_min_1200mv_0c_v_fast.sdo in folder \"/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1632990702166 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projet_vhdl_v.sdo /home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/simulation/modelsim/ simulation " "Generated file projet_vhdl_v.sdo in folder \"/home/lepetitprince/Seafile/Education/Fac/M2_SME/VHDL/projet_vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1632990702251 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1024 " "Peak virtual memory: 1024 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632990702367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 30 10:31:42 2021 " "Processing ended: Thu Sep 30 10:31:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632990702367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632990702367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632990702367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1632990702367 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 138 s " "Quartus Prime Full Compilation was successful. 0 errors, 138 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1632990702832 ""}
