============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  04:46:45 AM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

     Instance       Cells  Cell Area  Net Area  
------------------------------------------------
square_root           715      17474      4584  
  square_mul_58_10    362      10162      1572  
  sub_61_23            99       1158       299  
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  04:46:44 AM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

    Pin           Type      Fanout Load Slew Delay Arrival   
                                   (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------
(clock clock)   launch                                   0 R 
cs_reg[0]/CK                               0             0 R 
cs_reg[0]/Q     DFFRHQX4         3 20.2  174  +314     314 R 
p0052A/A                                        +0     314   
p0052A/Y        INVX2            7 44.6  161  +138     452 F 
p0031A1676/A                                    +0     452   
p0031A1676/Y    NOR2X2           4 22.8  277  +195     647 R 
p0031A1672/B                                    +0     647   
p0031A1672/Y    NAND2XL          1 10.7  179  +149     796 F 
p0030A/B                                        +0     796   
p0030A/Y        NAND2X2          3 17.9  175  +150     946 R 
p0031A1666/A                                    +0     946   
p0031A1666/Y    INVXL            1  5.6   85   +77    1023 F 
p0031A1663/A                                    +0    1023   
p0031A1663/Y    NAND2XL          3 17.2  361  +221    1244 R 
p0031A1874/B0                                   +0    1244   
p0031A1874/Y    OAI221XL         1  6.8  233  +214    1458 F 
cs_reg[0]/D     DFFRHQX4                        +0    1458   
cs_reg[0]/CK    setup                      0  +340    1799 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)   capture                               2000 R 
                uncertainty                   -200    1800 R 
-------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :       1ps 
Start-point  : cs_reg[0]/CK
End-point    : cs_reg[0]/D
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  04:46:44 AM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

                   Leakage   Internal     Net     Switching 
  Instance  Cells Power(nW)  Power(nW) Power(nW)  Power(nW) 
------------------------------------------------------------
square_root   715   563.189 323526.656 99786.905 423313.561 

