{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "core_clock: 10.4000"
  ],
  "cts__clock__skew__hold": 0.0469099,
  "cts__clock__skew__hold__post_repair": 0.043782,
  "cts__clock__skew__hold__pre_repair": 0.043782,
  "cts__clock__skew__setup": 0.0469099,
  "cts__clock__skew__setup__post_repair": 0.043782,
  "cts__clock__skew__setup__pre_repair": 0.043782,
  "cts__cpu__total": 1.72,
  "cts__design__core__area": 24846.4,
  "cts__design__core__area__post_repair": 24846.4,
  "cts__design__core__area__pre_repair": 24846.4,
  "cts__design__die__area": 26593.5,
  "cts__design__die__area__post_repair": 26593.5,
  "cts__design__die__area__pre_repair": 26593.5,
  "cts__design__instance__area": 5853.25,
  "cts__design__instance__area__macros": 0,
  "cts__design__instance__area__macros__post_repair": 0,
  "cts__design__instance__area__macros__pre_repair": 0,
  "cts__design__instance__area__post_repair": 5853.25,
  "cts__design__instance__area__pre_repair": 5853.25,
  "cts__design__instance__area__stdcell": 5853.25,
  "cts__design__instance__area__stdcell__post_repair": 5853.25,
  "cts__design__instance__area__stdcell__pre_repair": 5853.25,
  "cts__design__instance__count": 474,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 474,
  "cts__design__instance__count__pre_repair": 474,
  "cts__design__instance__count__setup_buffer": 0,
  "cts__design__instance__count__stdcell": 474,
  "cts__design__instance__count__stdcell__post_repair": 474,
  "cts__design__instance__count__stdcell__pre_repair": 474,
  "cts__design__instance__displacement__max": 0,
  "cts__design__instance__displacement__mean": 0,
  "cts__design__instance__displacement__total": 0,
  "cts__design__instance__utilization": 0.235578,
  "cts__design__instance__utilization__post_repair": 0.235578,
  "cts__design__instance__utilization__pre_repair": 0.235578,
  "cts__design__instance__utilization__stdcell": 0.235578,
  "cts__design__instance__utilization__stdcell__post_repair": 0.235578,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.235578,
  "cts__design__io": 54,
  "cts__design__io__post_repair": 54,
  "cts__design__io__pre_repair": 54,
  "cts__design__violations": 0,
  "cts__mem__peak": 72744.0,
  "cts__power__internal__total": 0.000287297,
  "cts__power__internal__total__post_repair": 0.000287293,
  "cts__power__internal__total__pre_repair": 0.000287293,
  "cts__power__leakage__total": 7.25243e-08,
  "cts__power__leakage__total__post_repair": 7.25243e-08,
  "cts__power__leakage__total__pre_repair": 7.25243e-08,
  "cts__power__switching__total": 8.93562e-05,
  "cts__power__switching__total__post_repair": 8.90324e-05,
  "cts__power__switching__total__pre_repair": 8.90324e-05,
  "cts__power__total": 0.000376726,
  "cts__power__total__post_repair": 0.000376398,
  "cts__power__total__pre_repair": 0.000376398,
  "cts__route__wirelength__estimated": 9932.48,
  "cts__runtime__total": "0:01.76",
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.875694,
  "cts__timing__drv__max_cap_limit__post_repair": 0.875909,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.875909,
  "cts__timing__drv__max_fanout": 2,
  "cts__timing__drv__max_fanout__post_repair": 2,
  "cts__timing__drv__max_fanout__pre_repair": 2,
  "cts__timing__drv__max_fanout_limit": 8,
  "cts__timing__drv__max_fanout_limit__post_repair": 8,
  "cts__timing__drv__max_fanout_limit__pre_repair": 8,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.877637,
  "cts__timing__drv__max_slew_limit__post_repair": 0.878105,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.878105,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 0,
  "cts__timing__drv__setup_violation_count__pre_repair": 0,
  "cts__timing__setup__tns": 0,
  "cts__timing__setup__tns__post_repair": 0,
  "cts__timing__setup__tns__pre_repair": 0,
  "cts__timing__setup__ws": 6.68656,
  "cts__timing__setup__ws__post_repair": 6.69486,
  "cts__timing__setup__ws__pre_repair": 6.69486,
  "design__io__hpwl": 3073655,
  "detailedplace__cpu__total": 0.4,
  "detailedplace__design__core__area": 24846.4,
  "detailedplace__design__die__area": 26593.5,
  "detailedplace__design__instance__area": 5802.45,
  "detailedplace__design__instance__area__macros": 0,
  "detailedplace__design__instance__area__stdcell": 5802.45,
  "detailedplace__design__instance__count": 467,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 467,
  "detailedplace__design__instance__displacement__max": 16.58,
  "detailedplace__design__instance__displacement__mean": 2.97,
  "detailedplace__design__instance__displacement__total": 1387.31,
  "detailedplace__design__instance__utilization": 0.233533,
  "detailedplace__design__instance__utilization__stdcell": 0.233533,
  "detailedplace__design__io": 54,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 66420.0,
  "detailedplace__power__internal__total": 0.000284354,
  "detailedplace__power__leakage__total": 7.17519e-08,
  "detailedplace__power__switching__total": 7.05645e-05,
  "detailedplace__power__total": 0.00035499,
  "detailedplace__route__wirelength__estimated": 10232.5,
  "detailedplace__runtime__total": "0:00.44",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.90062,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 8,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.878105,
  "detailedplace__timing__drv__setup_violation_count": 0,
  "detailedplace__timing__setup__tns": 0,
  "detailedplace__timing__setup__ws": 7.03507,
  "detailedroute__cpu__total": 128.87,
  "detailedroute__mem__peak": 908864.0,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 284,
  "detailedroute__route__drc_errors__iter:2": 90,
  "detailedroute__route__drc_errors__iter:3": 101,
  "detailedroute__route__drc_errors__iter:4": 18,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 545,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 2661,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 2661,
  "detailedroute__route__wirelength": 11660,
  "detailedroute__route__wirelength__iter:1": 11800,
  "detailedroute__route__wirelength__iter:2": 11695,
  "detailedroute__route__wirelength__iter:3": 11699,
  "detailedroute__route__wirelength__iter:4": 11660,
  "detailedroute__route__wirelength__iter:5": 11660,
  "detailedroute__runtime__total": "1:30.66",
  "fillcell__cpu__total": 0.15,
  "fillcell__mem__peak": 64300.0,
  "fillcell__runtime__total": "0:00.18",
  "finish__clock__skew__hold": 0.0421184,
  "finish__clock__skew__setup": 0.0421184,
  "finish__cpu__total": 2.03,
  "finish__design__core__area": 24846.4,
  "finish__design__die__area": 26593.5,
  "finish__design__instance__area": 24846.4,
  "finish__design__instance__area__macros": 0,
  "finish__design__instance__area__stdcell": 24846.4,
  "finish__design__instance__count": 2279,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 2279,
  "finish__design__instance__utilization": 1,
  "finish__design__instance__utilization__stdcell": 1,
  "finish__design__io": 54,
  "finish__design_powergrid__drop__average__net:VDD__corner:default": 9.62942e-05,
  "finish__design_powergrid__drop__average__net:VSS__corner:default": 9.46515e-05,
  "finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000134654,
  "finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000122952,
  "finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.19987,
  "finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000122952,
  "finish__mem__peak": 120140.0,
  "finish__power__internal__total": 0.000290138,
  "finish__power__leakage__total": 7.40007e-08,
  "finish__power__switching__total": 8.37723e-05,
  "finish__power__total": 0.000373985,
  "finish__runtime__total": "0:02.22",
  "finish__timing__drv__hold_violation_count": 0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.883838,
  "finish__timing__drv__max_fanout": 2,
  "finish__timing__drv__max_fanout_limit": 8,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.884383,
  "finish__timing__drv__setup_violation_count": 0,
  "finish__timing__setup__tns": 0,
  "finish__timing__setup__ws": 6.77083,
  "finish__timing__wns_percent_delay": 437.051381,
  "finish_merge__cpu__total": 1.39,
  "finish_merge__mem__peak": 252136.0,
  "finish_merge__runtime__total": "0:01.68",
  "floorplan__cpu__total": 0.23,
  "floorplan__design__core__area": 24846.4,
  "floorplan__design__die__area": 26593.5,
  "floorplan__design__instance__area": 4915.21,
  "floorplan__design__instance__area__macros": 0,
  "floorplan__design__instance__area__stdcell": 4915.21,
  "floorplan__design__instance__count": 353,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 353,
  "floorplan__design__instance__utilization": 0.197824,
  "floorplan__design__instance__utilization__stdcell": 0.197824,
  "floorplan__design__io": 54,
  "floorplan__mem__peak": 65500.0,
  "floorplan__power__internal__total": 0.000270198,
  "floorplan__power__leakage__total": 5.89096e-08,
  "floorplan__power__switching__total": 6.11794e-05,
  "floorplan__power__total": 0.000331437,
  "floorplan__runtime__total": "0:00.39",
  "floorplan__timing__setup__tns": 0,
  "floorplan__timing__setup__ws": 7.12412,
  "floorplan_io__cpu__total": 0.14,
  "floorplan_io__mem__peak": 62692.0,
  "floorplan_io__runtime__total": "0:00.16",
  "floorplan_macro__cpu__total": 0.13,
  "floorplan_macro__mem__peak": 63480.0,
  "floorplan_macro__runtime__total": "0:00.17",
  "floorplan_pdn__cpu__total": 0.15,
  "floorplan_pdn__mem__peak": 63740.0,
  "floorplan_pdn__runtime__total": "0:00.18",
  "floorplan_tap__cpu__total": 0.14,
  "floorplan_tap__mem__peak": 61988.0,
  "floorplan_tap__runtime__total": "0:00.16",
  "floorplan_tdms__cpu__total": 0.14,
  "floorplan_tdms__mem__peak": 62352.0,
  "floorplan_tdms__runtime__total": "0:00.17",
  "globalplace__cpu__total": 0.95,
  "globalplace__design__core__area": 24846.4,
  "globalplace__design__die__area": 26593.5,
  "globalplace__design__instance__area": 4915.21,
  "globalplace__design__instance__area__macros": 0,
  "globalplace__design__instance__area__stdcell": 4915.21,
  "globalplace__design__instance__count": 353,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 353,
  "globalplace__design__instance__utilization": 0.197824,
  "globalplace__design__instance__utilization__stdcell": 0.197824,
  "globalplace__design__io": 54,
  "globalplace__mem__peak": 126808.0,
  "globalplace__power__internal__total": 0.000271044,
  "globalplace__power__leakage__total": 5.89096e-08,
  "globalplace__power__switching__total": 6.50217e-05,
  "globalplace__power__total": 0.000336125,
  "globalplace__runtime__total": "0:01.00",
  "globalplace__timing__setup__tns": 0,
  "globalplace__timing__setup__ws": 7.09888,
  "globalplace_io__cpu__total": 0.14,
  "globalplace_io__mem__peak": 62988.0,
  "globalplace_io__runtime__total": "0:00.17",
  "globalplace_skip_io__cpu__total": 0.35,
  "globalplace_skip_io__mem__peak": 63572.0,
  "globalplace_skip_io__runtime__total": "0:00.38",
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 0.0555982,
  "globalroute__clock__skew__setup": 0.0555982,
  "globalroute__cpu__total": 0.82,
  "globalroute__design__core__area": 24846.4,
  "globalroute__design__die__area": 26593.5,
  "globalroute__design__instance__area": 5931.27,
  "globalroute__design__instance__area__macros": 0,
  "globalroute__design__instance__area__stdcell": 5931.27,
  "globalroute__design__instance__count": 474,
  "globalroute__design__instance__count__hold_buffer": 0,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__setup_buffer": 0,
  "globalroute__design__instance__count__stdcell": 474,
  "globalroute__design__instance__displacement__max": 0,
  "globalroute__design__instance__displacement__mean": 0,
  "globalroute__design__instance__displacement__total": 0,
  "globalroute__design__instance__utilization": 0.238718,
  "globalroute__design__instance__utilization__stdcell": 0.238718,
  "globalroute__design__io": 54,
  "globalroute__design__violations": 0,
  "globalroute__mem__peak": 128656.0,
  "globalroute__power__internal__total": 0.000293274,
  "globalroute__power__leakage__total": 7.40007e-08,
  "globalroute__power__switching__total": 0.000122656,
  "globalroute__power__total": 0.000416005,
  "globalroute__route__wirelength__estimated": 9996.02,
  "globalroute__runtime__total": "0:00.93",
  "globalroute__timing__clock__slack": 6.49,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.839154,
  "globalroute__timing__drv__max_fanout": 2,
  "globalroute__timing__drv__max_fanout_limit": 8,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.856235,
  "globalroute__timing__drv__setup_violation_count": 0,
  "globalroute__timing__setup__tns": 0,
  "globalroute__timing__setup__ws": 6.49006,
  "placeopt__cpu__total": 0.38,
  "placeopt__design__core__area": 24846.4,
  "placeopt__design__core__area__pre_opt": 24846.4,
  "placeopt__design__die__area": 26593.5,
  "placeopt__design__die__area__pre_opt": 26593.5,
  "placeopt__design__instance__area": 5802.45,
  "placeopt__design__instance__area__macros": 0,
  "placeopt__design__instance__area__macros__pre_opt": 0,
  "placeopt__design__instance__area__pre_opt": 4915.21,
  "placeopt__design__instance__area__stdcell": 5802.45,
  "placeopt__design__instance__area__stdcell__pre_opt": 4915.21,
  "placeopt__design__instance__count": 467,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 353,
  "placeopt__design__instance__count__stdcell": 467,
  "placeopt__design__instance__count__stdcell__pre_opt": 353,
  "placeopt__design__instance__utilization": 0.233533,
  "placeopt__design__instance__utilization__pre_opt": 0.197824,
  "placeopt__design__instance__utilization__stdcell": 0.233533,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.197824,
  "placeopt__design__io": 54,
  "placeopt__design__io__pre_opt": 54,
  "placeopt__mem__peak": 69536.0,
  "placeopt__power__internal__total": 0.000266822,
  "placeopt__power__internal__total__pre_opt": 0.000271044,
  "placeopt__power__leakage__total": 7.24543e-08,
  "placeopt__power__leakage__total__pre_opt": 5.89096e-08,
  "placeopt__power__switching__total": 5.75668e-05,
  "placeopt__power__switching__total__pre_opt": 6.50217e-05,
  "placeopt__power__total": 0.000324461,
  "placeopt__power__total__pre_opt": 0.000336125,
  "placeopt__runtime__total": "0:00.42",
  "placeopt__timing__drv__floating__nets": 0,
  "placeopt__timing__drv__floating__pins": 0,
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.9013,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 8,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.877477,
  "placeopt__timing__drv__setup_violation_count": 0,
  "placeopt__timing__setup__tns": 0,
  "placeopt__timing__setup__tns__pre_opt": 0,
  "placeopt__timing__setup__ws": 7.03622,
  "placeopt__timing__setup__ws__pre_opt": 7.09888,
  "run__flow__design": "gcd",
  "run__flow__generate_date": "2024-02-28 01:14",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-12336-g0efd1b6b2",
  "run__flow__platform": "ihp-sg13g2",
  "run__flow__platform__capacitance_units": "1pF",
  "run__flow__platform__current_units": "1uA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "6eac20cfabf48c6a674180e5a1907ebb21e5fb3b",
  "run__flow__scripts_commit": "6eac20cfabf48c6a674180e5a1907ebb21e5fb3b",
  "run__flow__uuid": "2cc0c774-1246-4694-bbb5-df2457224a3e",
  "run__flow__variant": "base",
  "synth__cpu__total": 1.26,
  "synth__design__instance__area__stdcell": 5188.8816,
  "synth__design__instance__count__stdcell": 382.0,
  "synth__mem__peak": 19784.0,
  "synth__runtime__total": "0:01.32",
  "total_time": "0:01:42.390000"
}