v {xschem version=2.9.9 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
N 3000 -200 3030 -200 { lab=#net12}
N 3120 -150 3180 -150 { lab=Qn8}
N 3180 -290 3180 -150 { lab=Qn8}
N 2880 -290 3180 -290 { lab=Qn8}
N 2880 -290 2880 -200 { lab=Qn8}
N 2880 -200 2910 -200 { lab=Qn8}
N 3090 -110 3090 30 { lab=Q7}
N 2810 30 3090 30 { lab=Q7}
N 2970 -10 2970 30 { lab=Q7}
N 3000 -310 3000 -200 { lab=#net12}
C {devices/lab_pin.sym} 3000 -410 1 0 {name=l37 sig_type=std_logic lab=Q8}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 2860 -170 0 0 {name=X16}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 2980 -170 0 0 {name=X17}
C {devices/lab_pin.sym} 3180 -150 2 0 {name=l38 sig_type=std_logic lab=Qn8}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 2970 -50 3 0 {name=X20 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 2930 -50 3 0 {name=l43 lab=VDD}
C {madvlsi/gnd.sym} 3010 -50 3 0 {name=l44 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 3000 -350 3 0 {name=X24 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 2960 -350 3 0 {name=l54 lab=VDD}
C {madvlsi/gnd.sym} 3040 -350 3 0 {name=l55 lab=GND}
C {devices/lab_pin.sym} 2810 30 0 0 {name=l56 sig_type=std_logic lab=Q7}
C {devices/lab_pin.sym} 2910 -170 0 0 {name=l66 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} 2910 -140 0 0 {name=l67 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} 3030 -140 0 0 {name=l76 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} 3030 -170 0 0 {name=l77 sig_type=std_logic lab=C}
