INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP 15/Desktop/digitaldesignnnn/Lab03/prelab30201/prelab30201.srcs/sources_1/new/ringcounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringcounter
WARNING: [VRFC 10-1315] redeclaration of ansi port t is not allowed [C:/Users/HP 15/Desktop/digitaldesignnnn/Lab03/prelab30201/prelab30201.srcs/sources_1/new/ringcounter.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP 15/Desktop/digitaldesignnnn/Lab03/prelab30201/prelab30201.srcs/sim_1/new/testring.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testring
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP 15/Desktop/digitaldesignnnn/Lab03/prelab30201/prelab30201.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
