{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607693507164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607693507164 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 17:01:46 2020 " "Processing started: Fri Dec 11 17:01:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607693507164 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607693507164 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FuncGenWithFreqAndAmp -c FuncGenWithFreqAndAmp " "Command: quartus_map --read_settings_files=on --write_settings_files=off FuncGenWithFreqAndAmp -c FuncGenWithFreqAndAmp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607693507164 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607693507739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter8.v 1 1 " "Found 1 design units, including 1 entities, in source file counter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter8 " "Found entity 1: counter8" {  } { { "Counter8.v" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/Counter8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607693507820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607693507820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter10.v 1 1 " "Found 1 design units, including 1 entities, in source file counter10.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter10 " "Found entity 1: counter10" {  } { { "Counter10.v" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/Counter10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607693507824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607693507824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/Processor.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607693507828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607693507828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.bdf" "" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/ClockDivider.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607693507831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607693507831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romm.v 1 1 " "Found 1 design units, including 1 entities, in source file romm.v" { { "Info" "ISGN_ENTITY_NAME" "1 romm " "Found entity 1: romm" {  } { { "romm.v" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/romm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607693507835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607693507835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ampselector.v 1 1 " "Found 1 design units, including 1 entities, in source file ampselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 AmpSelector " "Found entity 1: AmpSelector" {  } { { "AmpSelector.v" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/AmpSelector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607693507839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607693507839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "funcgenwithfreqandamp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file funcgenwithfreqandamp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FuncGenWithFreqAndAmp " "Found entity 1: FuncGenWithFreqAndAmp" {  } { { "FuncGenWithFreqAndAmp.bdf" "" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/FuncGenWithFreqAndAmp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607693507842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607693507842 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FuncGenWithFreqAndAmp " "Elaborating entity \"FuncGenWithFreqAndAmp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1607693507936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:inst1 " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:inst1\"" {  } { { "FuncGenWithFreqAndAmp.bdf" "inst1" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/FuncGenWithFreqAndAmp.bdf" { { 40 -64 128 168 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693507940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7476 ClockDivider:inst1\|7476:inst1 " "Elaborating entity \"7476\" for hierarchy \"ClockDivider:inst1\|7476:inst1\"" {  } { { "ClockDivider.bdf" "inst1" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/ClockDivider.bdf" { { 152 1248 1368 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693507964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockDivider:inst1\|7476:inst1 " "Elaborated megafunction instantiation \"ClockDivider:inst1\|7476:inst1\"" {  } { { "ClockDivider.bdf" "" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/ClockDivider.bdf" { { 152 1248 1368 344 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607693507965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 ClockDivider:inst1\|74193:MSB " "Elaborating entity \"74193\" for hierarchy \"ClockDivider:inst1\|74193:MSB\"" {  } { { "ClockDivider.bdf" "MSB" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/ClockDivider.bdf" { { 520 1208 1328 680 "MSB" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693507986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockDivider:inst1\|74193:MSB " "Elaborated megafunction instantiation \"ClockDivider:inst1\|74193:MSB\"" {  } { { "ClockDivider.bdf" "" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/ClockDivider.bdf" { { 520 1208 1328 680 "MSB" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607693507987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AmpSelector AmpSelector:inst " "Elaborating entity \"AmpSelector\" for hierarchy \"AmpSelector:inst\"" {  } { { "FuncGenWithFreqAndAmp.bdf" "inst" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/FuncGenWithFreqAndAmp.bdf" { { 200 1208 1384 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693507991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst6 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst6\"" {  } { { "FuncGenWithFreqAndAmp.bdf" "inst6" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/FuncGenWithFreqAndAmp.bdf" { { 184 936 1048 272 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693508014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst6 " "Elaborated megafunction instantiation \"BUSMUX:inst6\"" {  } { { "FuncGenWithFreqAndAmp.bdf" "" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/FuncGenWithFreqAndAmp.bdf" { { 184 936 1048 272 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607693508015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst6 " "Instantiated megafunction \"BUSMUX:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693508015 ""}  } { { "FuncGenWithFreqAndAmp.bdf" "" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/FuncGenWithFreqAndAmp.bdf" { { 184 936 1048 272 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607693508015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst6\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst6\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693508049 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst6\|lpm_mux:\$00000 BUSMUX:inst6 " "Elaborated megafunction instantiation \"BUSMUX:inst6\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst6\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "FuncGenWithFreqAndAmp.bdf" "" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/FuncGenWithFreqAndAmp.bdf" { { 184 936 1048 272 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693508051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_erc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_erc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_erc " "Found entity 1: mux_erc" {  } { { "db/mux_erc.tdf" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/db/mux_erc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607693508122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607693508122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_erc BUSMUX:inst6\|lpm_mux:\$00000\|mux_erc:auto_generated " "Elaborating entity \"mux_erc\" for hierarchy \"BUSMUX:inst6\|lpm_mux:\$00000\|mux_erc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693508124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:inst2 " "Elaborating entity \"Processor\" for hierarchy \"Processor:inst2\"" {  } { { "FuncGenWithFreqAndAmp.bdf" "inst2" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/FuncGenWithFreqAndAmp.bdf" { { 88 616 792 200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693508128 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Processor.v(32) " "Verilog HDL assignment warning at Processor.v(32): truncated value with size 32 to match size of target (8)" {  } { { "Processor.v" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/Processor.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607693508149 "|FuncGenWithFreqAndAmp|Processor:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Processor.v(42) " "Verilog HDL assignment warning at Processor.v(42): truncated value with size 32 to match size of target (8)" {  } { { "Processor.v" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/Processor.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607693508150 "|FuncGenWithFreqAndAmp|Processor:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Processor.v(70) " "Verilog HDL assignment warning at Processor.v(70): truncated value with size 32 to match size of target (8)" {  } { { "Processor.v" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/Processor.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607693508150 "|FuncGenWithFreqAndAmp|Processor:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Processor.v(95) " "Verilog HDL assignment warning at Processor.v(95): truncated value with size 32 to match size of target (8)" {  } { { "Processor.v" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/Processor.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607693508151 "|FuncGenWithFreqAndAmp|Processor:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Processor.v(96) " "Verilog HDL assignment warning at Processor.v(96): truncated value with size 32 to match size of target (8)" {  } { { "Processor.v" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/Processor.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607693508152 "|FuncGenWithFreqAndAmp|Processor:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Processor.v(98) " "Verilog HDL assignment warning at Processor.v(98): truncated value with size 32 to match size of target (8)" {  } { { "Processor.v" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/Processor.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607693508152 "|FuncGenWithFreqAndAmp|Processor:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Processor.v(99) " "Verilog HDL assignment warning at Processor.v(99): truncated value with size 32 to match size of target (8)" {  } { { "Processor.v" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/Processor.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607693508152 "|FuncGenWithFreqAndAmp|Processor:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Processor.v(100) " "Verilog HDL assignment warning at Processor.v(100): truncated value with size 32 to match size of target (8)" {  } { { "Processor.v" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/Processor.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607693508152 "|FuncGenWithFreqAndAmp|Processor:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Processor.v(101) " "Verilog HDL assignment warning at Processor.v(101): truncated value with size 32 to match size of target (8)" {  } { { "Processor.v" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/Processor.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607693508152 "|FuncGenWithFreqAndAmp|Processor:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter8 counter8:inst3 " "Elaborating entity \"counter8\" for hierarchy \"counter8:inst3\"" {  } { { "FuncGenWithFreqAndAmp.bdf" "inst3" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/FuncGenWithFreqAndAmp.bdf" { { 136 320 464 216 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693508175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romm romm:inst4 " "Elaborating entity \"romm\" for hierarchy \"romm:inst4\"" {  } { { "FuncGenWithFreqAndAmp.bdf" "inst4" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/FuncGenWithFreqAndAmp.bdf" { { 304 624 840 432 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693508179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romm:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romm:inst4\|altsyncram:altsyncram_component\"" {  } { { "romm.v" "altsyncram_component" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/romm.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693508229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romm:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romm:inst4\|altsyncram:altsyncram_component\"" {  } { { "romm.v" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/romm.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607693508230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romm:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"romm:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693508230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693508230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693508230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file arbitrary.mif " "Parameter \"init_file\" = \"arbitrary.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693508230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693508230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693508230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693508230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693508230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693508230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693508230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693508230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693508230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693508230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693508230 ""}  } { { "romm.v" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/romm.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607693508230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3l91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3l91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3l91 " "Found entity 1: altsyncram_3l91" {  } { { "db/altsyncram_3l91.tdf" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/db/altsyncram_3l91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607693508316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607693508316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3l91 romm:inst4\|altsyncram:altsyncram_component\|altsyncram_3l91:auto_generated " "Elaborating entity \"altsyncram_3l91\" for hierarchy \"romm:inst4\|altsyncram:altsyncram_component\|altsyncram_3l91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693508319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter10 counter10:inst7 " "Elaborating entity \"counter10\" for hierarchy \"counter10:inst7\"" {  } { { "FuncGenWithFreqAndAmp.bdf" "inst7" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/FuncGenWithFreqAndAmp.bdf" { { 304 320 464 384 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693508324 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Processor:inst2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Processor:inst2\|Div0\"" {  } { { "Processor.v" "Div0" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/Processor.v" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607693508757 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1607693508757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:inst2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Processor:inst2\|lpm_divide:Div0\"" {  } { { "Processor.v" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/Processor.v" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607693508823 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:inst2\|lpm_divide:Div0 " "Instantiated megafunction \"Processor:inst2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693508823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693508823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693508823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607693508823 ""}  } { { "Processor.v" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/Processor.v" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607693508823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_phm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_phm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_phm " "Found entity 1: lpm_divide_phm" {  } { { "db/lpm_divide_phm.tdf" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/db/lpm_divide_phm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607693508930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607693508930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hkh " "Found entity 1: sign_div_unsign_hkh" {  } { { "db/sign_div_unsign_hkh.tdf" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/db/sign_div_unsign_hkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607693508951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607693508951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m4f " "Found entity 1: alt_u_div_m4f" {  } { { "db/alt_u_div_m4f.tdf" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/db/alt_u_div_m4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607693508979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607693508979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607693509063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607693509063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp3/AmpSelector(Final)/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607693509152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607693509152 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockDivider:inst1\|74193:MSB\|23 ClockDivider:inst1\|74193:MSB\|23~_emulated ClockDivider:inst1\|74193:MSB\|23~1 " "Register \"ClockDivider:inst1\|74193:MSB\|23\" is converted into an equivalent circuit using register \"ClockDivider:inst1\|74193:MSB\|23~_emulated\" and latch \"ClockDivider:inst1\|74193:MSB\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1607693509566 "|FuncGenWithFreqAndAmp|ClockDivider:inst1|74193:MSB|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockDivider:inst1\|74193:MSB\|24 ClockDivider:inst1\|74193:MSB\|24~_emulated ClockDivider:inst1\|74193:MSB\|24~1 " "Register \"ClockDivider:inst1\|74193:MSB\|24\" is converted into an equivalent circuit using register \"ClockDivider:inst1\|74193:MSB\|24~_emulated\" and latch \"ClockDivider:inst1\|74193:MSB\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1607693509566 "|FuncGenWithFreqAndAmp|ClockDivider:inst1|74193:MSB|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockDivider:inst1\|74193:MSB\|25 ClockDivider:inst1\|74193:MSB\|25~_emulated ClockDivider:inst1\|74193:MSB\|25~1 " "Register \"ClockDivider:inst1\|74193:MSB\|25\" is converted into an equivalent circuit using register \"ClockDivider:inst1\|74193:MSB\|25~_emulated\" and latch \"ClockDivider:inst1\|74193:MSB\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1607693509566 "|FuncGenWithFreqAndAmp|ClockDivider:inst1|74193:MSB|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockDivider:inst1\|74193:MSB\|26 ClockDivider:inst1\|74193:MSB\|26~_emulated ClockDivider:inst1\|74193:MSB\|26~1 " "Register \"ClockDivider:inst1\|74193:MSB\|26\" is converted into an equivalent circuit using register \"ClockDivider:inst1\|74193:MSB\|26~_emulated\" and latch \"ClockDivider:inst1\|74193:MSB\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1607693509566 "|FuncGenWithFreqAndAmp|ClockDivider:inst1|74193:MSB|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockDivider:inst1\|74193:LSB\|23 ClockDivider:inst1\|74193:LSB\|23~_emulated ClockDivider:inst1\|74193:LSB\|23~1 " "Register \"ClockDivider:inst1\|74193:LSB\|23\" is converted into an equivalent circuit using register \"ClockDivider:inst1\|74193:LSB\|23~_emulated\" and latch \"ClockDivider:inst1\|74193:LSB\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1607693509566 "|FuncGenWithFreqAndAmp|ClockDivider:inst1|74193:LSB|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockDivider:inst1\|74193:LSB\|24 ClockDivider:inst1\|74193:LSB\|24~_emulated ClockDivider:inst1\|74193:LSB\|24~1 " "Register \"ClockDivider:inst1\|74193:LSB\|24\" is converted into an equivalent circuit using register \"ClockDivider:inst1\|74193:LSB\|24~_emulated\" and latch \"ClockDivider:inst1\|74193:LSB\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1607693509566 "|FuncGenWithFreqAndAmp|ClockDivider:inst1|74193:LSB|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockDivider:inst1\|74193:LSB\|25 ClockDivider:inst1\|74193:LSB\|25~_emulated ClockDivider:inst1\|74193:LSB\|25~1 " "Register \"ClockDivider:inst1\|74193:LSB\|25\" is converted into an equivalent circuit using register \"ClockDivider:inst1\|74193:LSB\|25~_emulated\" and latch \"ClockDivider:inst1\|74193:LSB\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1607693509566 "|FuncGenWithFreqAndAmp|ClockDivider:inst1|74193:LSB|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockDivider:inst1\|74193:LSB\|26 ClockDivider:inst1\|74193:LSB\|26~_emulated ClockDivider:inst1\|74193:LSB\|26~1 " "Register \"ClockDivider:inst1\|74193:LSB\|26\" is converted into an equivalent circuit using register \"ClockDivider:inst1\|74193:LSB\|26~_emulated\" and latch \"ClockDivider:inst1\|74193:LSB\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1607693509566 "|FuncGenWithFreqAndAmp|ClockDivider:inst1|74193:LSB|26"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1607693509566 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1607693510051 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1607693510748 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607693510748 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "404 " "Implemented 404 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1607693510851 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1607693510851 ""} { "Info" "ICUT_CUT_TM_LCELLS" "362 " "Implemented 362 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1607693510851 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1607693510851 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1607693510851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607693510882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 17:01:50 2020 " "Processing ended: Fri Dec 11 17:01:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607693510882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607693510882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607693510882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607693510882 ""}
