# Reading pref.tcl
# do NP_Processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor\ -\ completed\ 1 {C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/Binary_to_BCD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:51:01 on Dec 03,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1" C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/Binary_to_BCD.sv 
# -- Compiling module Binary_to_BCD
# 
# Top level modules:
# 	Binary_to_BCD
# End time: 10:51:01 on Dec 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor\ -\ completed\ 1 {C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:51:01 on Dec 03,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1" C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:51:01 on Dec 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.testbench
# vsim work.testbench 
# Start time: 10:51:05 on Dec 03,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.Binary_to_BCD
vsim work.testbench
# End time: 10:51:08 on Dec 03,2023, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 10:51:08 on Dec 03,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.Binary_to_BCD
run
# Input:         31, Output BCD: 00110001
# Input:         46, Output BCD:  70
# Input:         53, Output BCD:  83
# ** Note: $finish    : C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/testbench.sv(29)
#    Time: 30 ps  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - completed 1/testbench.sv line 29
# End time: 10:51:20 on Dec 03,2023, Elapsed time: 0:00:12
# Errors: 0, Warnings: 0
