{
   "name":"Nxpcase_testlist",
   "purpose":"all Nxp performances tests accessible with runsim -f $WORK_TOP/dv/full_sys/tb/runsim_nxppcie_testlist.json -l all or -l quick ",
            "_comment":"BY DEFAULT: 0ns latency on the DMI interface",
            "_comment1":"simulate with 100ns of latency: runsim -f $WORK_TOP/dv/full_sys/tb/runsim_nxppcie_testlist.json -d Nxp_100ns -l all -so \"k_ace_slave_read_data_chnl_delay_max=160,k_ace_slave_write_resp_chnl_delay_max=160,k_ace_slave_random_dly_dis=1\" ",
            "_comment_label":" ######## LABEL OPTIONs Below ####################################",
            "_comment_label1":"all: all cases // quick: 1 case posted Write , nonposted Write ,nonposted Read",
            "_comment_end":" ######## END of COMMENT  ####################################",
   "project":{"name":"Ncore","version":"3.2"},
    "envlist":{"fsys":"$WORK_TOP/dv/full_sys/tb/runsim_nxppcie_testlist.json"},
	"version": "0.1",
	         "_comment_version_0.1": "first release with label : all & quick",
    "iter": "1",
    "plusargs": {
		"+UVM_MAX_QUIT_COUNT": "1",
        "+UVM_VERBOSITY": "UVM_NONE",
        "+UVM_TIMEOUT": "200000000000",
        "+k_targ_src_id_chk_en": "1",
        "+chiaiu_scb_en": "1",
        "+ioaiu_scb_en": "1",
        "+dce_scb_en": "1",
        "+dmi_scb_en": "1",
        "+dii_scb_en": "1",
	    "+legato_scb_dis": "1",
        "+k_ace_slave_read_data_interleave_dis": "1",
        "+k_timeout": "500000",
        "+wt_expected_end_state": "70",
        "+wt_legal_end_state_with_sf": "30",
        "+disable_pri_check":"1",
        "+wt_legal_end_state_without_sf": "0",
	    "+disable_qos_check":"1",
	    "+k_sim_timeout":"20",
	    "+k_ace_slave_read_data_reorder_size":"1",
	    "+no_bfm_delays":"1",
        "+m_sc_to_ix_st_ch_pct":"0",
        "+m_uc_to_ix_st_ch_pct":"0",
        "+m_uce_to_ix_st_ch_pct":"0",
        "+m_sd_to_ix_st_ch_pct":"0",
        "+m_ud_to_ix_st_ch_pct":"0",
        "+m_udp_to_ix_st_ch_pct":"0",
        "+m_uc_to_sc_st_ch_pct":"0",
        "+m_ud_to_sd_st_ch_pct":"0",
        "+m_sd_to_sc_st_ch_pct":"0",
        "+m_ud_to_sc_st_ch_pct":"0",
        "+m_ud_to_uc_st_ch_pct":"0",
        "+m_uc_to_ud_st_ch_pct":"0",
        "+m_uc_to_udp_st_ch_pct":"0",
        "+m_uce_to_ud_st_ch_pct":"0",
        "+m_uce_to_udp_st_ch_pct":"0",
        "+m_udp_to_ud_st_ch_pct":"0",
        "+k_snprspdata_in_uc_pct":"100",
        "+k_snprspdata_in_sc_pct":"100",
		"+k_stashing_datapull_pct":"100",
	    "+no_way_partitioning":"1",
	    "+use_large_memregion":"1",
	    "+use_dmi_ig_id":"0",
	    "+perf_test":"1",
		"+k_ace_slave_read_data_interbeatdly_dis":"1",
		"+k_ace_slave_read_addr_chnl_burst_pct":"100",
		"+k_ace_slave_read_data_chnl_burst_pct":"100",
		"+k_ace_slave_write_addr_chnl_burst_pct":"100",
		"+k_ace_slave_write_data_chnl_burst_pct":"100",
		"+k_ace_slave_write_resp_chnl_burst_pct":"100",
		"+use_burst_incr":1,
		"+one_memregion_by_aiu":1,
		"+all_ways_for_cache":1,
	    "+newperf_test_scb":"1"
    },
    "defines": "DUMP_ON,ASSERT_ON,INHOUSE_APB_VIP,DATA_ADEPT,COVER_ON,RESILIENCY_TESTING",
    "configlist": {
        "hw_config_nxpauto_v7":{
            "purpose": "Nxp test case: 1CHI (96 OTT) & 2IO(128OTT) Freq1.3Ghz  & 1IO(64OTT):433Mhz // all IOs ACE-LITE-E(with stash), 2 DCE 10 way 1K sets for snoopfilter ,1 DMI SMC size 1MB: 1K sets of 16 ways, 4 data banks & 2 tag banks, 128 RTT & 64 WTT DMI datawidth 256, 2DII 650Mhz",
            "tcl_lib": "hw_config_nxpauto_v7",
            "tcl_dir": "$WORK_TOP/../test_projects/ncore_v3.0_configs/fsys_config/hw_cfg_nxpauto",
            "label"  : [ "all","quick","quick_dii","debug","one" ],
            "compile_args": ""
        },
        "hw_config_nxpauto_v8":{
            "purpose": "Nxp test case: 1CHI (96 OTT) & 4 IO(32OTT) + 1 IO(16 OTT) Freq1.3Ghz datawidth 128 // all IOs ACE-LITE-E(with stash), 2 DCE 10 way 2K sets for snoopfilter ,1 DMI SMC size 1MB: 1K sets of 16 ways, 4 data banks & 2 tag banks, 64 RTT & 32 WTT DMI datawidth 256   // 2DII  1.3Ghz",
            "tcl_lib": "hw_config_nxpauto_v8",
            "tcl_dir": "$WORK_TOP/../test_projects/ncore_v3.0_configs/fsys_config/hw_cfg_nxpauto",
            "label"  : [ "all","quick","quick_dii","debug","one" ],
            "compile_args": ""
        },
   	"hw_config_nxpauto_v9":{
            "purpose": "Nxp test case:1CHI (96 OTT) datawidth 256 & 4 IO(32OTT) + 1 IO(16 OTT) Freq1.3Ghz datawidth 128 // all IOs ACE-LITE-E(with stash), 2 DCE 10 way 2K sets for snoopfilter ,1 DMI SMC size 1MB: 1K sets of 16 ways, 4 data banks & 2 tag banks, 64 RTT & 32 WTT DMI datawidth 256 // 2DII  1.3Ghz",
            "tcl_lib": "hw_config_nxpauto_v9",
            "tcl_dir": "$WORK_TOP/../test_projects/ncore_v3.0_configs/fsys_config/hw_cfg_nxpauto",
            "label"  : [ "all","quick","quick_dii","debug","one" ],
            "compile_args": ""
        },
   	"hw_config_nxpauto_v10":{
            "purpose": "Nxp test case:1CHI (96 OTT) datawidth 256 & 3 IO(32OTT) + NCAIU1: 48 + 1 IO(16 OTT) datawidth 128  Freq1.3Ghz // all IOs ACE-LITE-E(with stash), 2 DCE 10 way 2K sets for snoopfilter ,1 DMI SMC size 1MB: 1K sets of 16 ways, 4 data banks & 2 tag banks, 64 RTT & 32 WTT DMI datawidth 256   // 2DII  16 RTT&WTT 1.3Ghz datawidth:128",
            "tcl_lib": "hw_config_nxpauto_v10",
            "tcl_dir": "$WORK_TOP/../test_projects/ncore_v3.0_configs/fsys_config/hw_cfg_nxpauto",
            "label"  : [ "all","quick","quick_dii","debug","one" ],
            "compile_args": "",
			"_comment": "nxp_eric_beta2_config1_092920221"
        },
 	"hw_config_nxpauto":{
            "purpose": "Nxp test case:1CHI (96 OTT) datawidth 256 & 4 IO(32OTT) + 1 IO(16 OTT) Freq1.3Ghz datawidth 128 // all IOs ACE-LITE-E(with stash), 2 DCE 10 way 2K sets for snoopfilter ,1 DMI SMC size 1MB: 1K sets of 16 ways, 4 data banks & 2 tag banks, 64 RTT & 32 WTT DMI datawidth 256 // 2DII  1.3Ghz",
            "tcl_lib": "hw_config_nxpauto",
            "tcl_dir": "$WORK_TOP/../test_projects/ncore_v3.0_configs/fsys_config/hw_cfg_nxpauto",
            "label"  : [ "all","quick","quick_dii","debug","one" ],
            "compile_args": "",
			"_comment": "beta2_config1_10082021"
        }

	},
	"testlist":{
	      "ncaiu0_posted_write_coh_m1_64B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same AWID=0 /64B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu0_coherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_axid":"0",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "64",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+dmi_mem_order":"10"
					},
				   "label":[ "all","quick","quick_dii"]
			},
			  "ncaiu0_posted_write_coh_m1_64B_AWID2":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same AWID=2 /64B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
					    "+no_way_partitioning":"1",
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu0_coherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_axid":"2",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "64",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+dmi_mem_order":"10"
					},
				   "label":[ "all"]
			},

	       "ncaiu0_nonposted_read_coh_m1_64B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / readOnce  cacheable / same ARID=2 /64B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu0_coherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_axid":"2",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "64",
							"+doff_ioaiu0_nbr_rd_tx":"400",
						    "+dmi_mem_order":"10"
					},
				   "label":[ "all","quick","quick_dii"]
			},
       "ncaiu0_nonposted_read_coh_m1_256B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / readOnce  cacheable / same ARID=2 /256B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu0_coherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_axid":"2",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "256",
							"+doff_ioaiu0_nbr_rd_tx":"400",
						    "+dmi_mem_order":"10"
					},
				   "label":[ "all","quick","quick_dii"]
			},
       "ncaiu0_posted_write_coh_m1_256B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same AWID=0 /256B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu0_coherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_axid":"0",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "256",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+dmi_mem_order":"10"
					},
				   "label":[ "all","quick","quick_dii"]
			},
             "ncaiu0_posted_write_coh_m1_256B_AWID4":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same AWID=4 /256B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu0_coherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "256",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+dmi_mem_order":"10"
					},
				   "label":[ "all"]
			},
            "ncaiu0_posted_write_coh_m2_64B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same AWID=0 /64B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu0_coherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_axid":"0",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "64",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+dmi_mem_order":"16"
					},
				   "label":[ "all","quick","quick_dii","debug"]
			},
       "ncaiu0_nonposted_read_coh_m2_64B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / readOnce  cacheable / same ARID=2 /64B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu0_coherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_axid":"2",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "64",
							"+doff_ioaiu0_nbr_rd_tx":"400",
						    "+dmi_mem_order":"16"
					},
				   "label":[ "all","quick","quick_dii","debug"]
			},

    "ncaiu0_posted_write_coh_m2_256B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same AWID=0 /256B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu0_coherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_axid":"0",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "256",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+dmi_mem_order":"16"
					},
				   "label":[ "all","quick","quick_dii","debug"]
			},
             "ncaiu0_posted_write_coh_m2_256B_AWID4":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same AWID=4 /256B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu0_coherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "256",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+dmi_mem_order":"16"
					},
				   "label":[ "all"]
			},
             "ncaiu0_nonposted_read_coh_m2_256B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / readOnce  cacheable / same ARID=4 /256B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu0_coherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "256",
							"+doff_ioaiu0_nbr_rd_tx":"400",
						    "+dmi_mem_order":"16"
					},
				   "label":[ "all","quick","quick_dii","debug"]
			},
	      "ncaiu0_posted_write_noncoh_m1_64B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same AWID=0 /64B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
                         	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_axid":"0",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "64",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+dmi_mem_order":"10"
					},
				   "label":[ "all","quick","quick_dii"]
			},
			  "ncaiu0_posted_write_noncoh_m1_64B_AWID2":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same AWID=2 /64B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_axid":"2",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "64",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+dmi_mem_order":"10"
					},
				   "label":[ "all"]
			},

	       "ncaiu0_nonposted_read_noncoh_m1_64B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / readOnce  cacheable / same ARID=2 /64B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_axid":"2",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "64",
							"+doff_ioaiu0_nbr_rd_tx":"400",
						    "+dmi_mem_order":"10"
					},
				   "label":[ "all","quick","quick_dii"]
			},
           "ncaiu0_posted_write_noncoh_m1_256B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same AWID=0 /256B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_axid":"0",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "256",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+dmi_mem_order":"10"
					},
				   "label":[ "all","quick","quick_dii"]
			},
             "ncaiu0_posted_write_noncoh_m1_256B_AWID4":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same AWID=4 /256B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "256",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+dmi_mem_order":"10"
					},
				   "label":[ "all"]
			},
             "ncaiu0_nonposted_read_noncoh_m1_256B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / readOnce  cacheable / same ARID=4 /256B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "64",
							"+doff_ioaiu0_nbr_rd_tx":"400",
						    "+dmi_mem_order":"10"
					},
				   "label":[ "all","quick","quick_dii"]
			},
		    "ncaiu0_posted_write_noncoh_m1_1024B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same AWID=0 /1024B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"300",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_axid":"0",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "1024",
							"+doff_ioaiu0_nbr_wr_tx":"100",
						    "+dmi_mem_order":"10"
					},
				   "label":[ "all","quick","quick_dii"]
			},
           "ncaiu0_posted_write_noncoh_m1_1024B_AXID7":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same AWID=7 /1024B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"300",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_axid":"7",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "1024",
							"+doff_ioaiu0_nbr_wr_tx":"100",
						    "+dmi_mem_order":"10"
					},
				   "label":[ "all"]
			},
	       "ncaiu0_nonposted_read_noncoh_m1_1024B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / readOnce  cacheable / same ARID=4 /1024B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"300",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "1024",
							"+doff_ioaiu0_nbr_rd_tx":"100",
						    "+dmi_mem_order":"10"
					},
				   "label":[ "all","quick","quick_dii"]
			},
		   "ncaiu0_posted_write_noncoh_m1_4096B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same AWID=0 /4096B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"50",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_axid":"0",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "4096",
							"+doff_ioaiu0_nbr_wr_tx":"10",
						    "+dmi_mem_order":"10"
					},
				   "label":[ "all","quick","quick_dii"]
			},
	  "ncaiu0_posted_write_noncoh_m1_4096B_AWID11":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same AWID=11 /4096B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"50",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_axid":"11",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "4096",
							"+doff_ioaiu0_nbr_wr_tx":"10",
						    "+dmi_mem_order":"10"
					},
				   "label":[ "all"]
			},
       "ncaiu0_nonposted_read_noncoh_m1_4096B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / readOnce  cacheable / same ARID=12 /4096B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"50",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_axid":"12",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "4096",
							"+doff_ioaiu0_nbr_rd_tx":"10",
						    "+dmi_mem_order":"10"
					},
				   "label":[ "all","quick","quick_dii"]
			},
         "ncaiu0_nonposted_read_noncoh_m2_64B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / readOnce  cacheable / same ARID=2 /64B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_axid":"2",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "64",
							"+doff_ioaiu0_nbr_rd_tx":"400",
						    "+dmi_mem_order":"16"
					},
				   "label":[ "all","quick","quick_dii","debug"]
			},
           "ncaiu0_posted_write_noncoh_m2_64B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / WriteNoSnop no cacheable / but bufferable same AWID=0 /64B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_axid":"0",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "64",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+dmi_mem_order":"16"
					},
				   "label":[ "all","quick","quick_dii"]
			},
           "ncaiu0_posted_write_noncoh_m2_64B_AWID5":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same AWID=5 /64B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_axid":"5",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "64",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+dmi_mem_order":"16"
					},
				   "label":[ "all"]
			},
              "ncaiu0_posted_write_noncoh_m2_256B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same AWID=0 /256B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_axid":"0",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "256",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+dmi_mem_order":"16"
					},
				   "label":[ "all","quick","quick_dii"]
			},
             "ncaiu0_posted_write_noncoh_m2_256B_AWID4":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same AWID=4 /256B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "256",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+dmi_mem_order":"16"
					},
				   "label":[ "all"]
			},
             "ncaiu0_nonposted_read_noncoh_m2_256B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / readOnce  cacheable / same ARID=4 /256B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "64",
							"+doff_ioaiu0_nbr_rd_tx":"400",
						    "+dmi_mem_order":"16"
					},
				   "label":[ "all","quick","quick_dii"]
			},
		    "ncaiu0_posted_write_noncoh_m2_1024B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same AWID=0 /1024B",
					"config":["h/w_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"300",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_axid":"0",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "1024",
							"+doff_ioaiu0_nbr_wr_tx":"100",
						    "+dmi_mem_order":"16"
					},
				   "label":[ "all","quick","quick_dii"]
			},
           "ncaiu0_posted_write_noncoh_m2_1024B_AXID7":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same AWID=7 /1024B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"300",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_axid":"7",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "1024",
							"+doff_ioaiu0_nbr_wr_tx":"100",
						    "+dmi_mem_order":"16"
					},
				   "label":[ "all"]
			},
	       "ncaiu0_nonposted_read_noncoh_m2_1024B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / readOnce  cacheable / same ARID=4 /1024B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"300",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "1024",
							"+doff_ioaiu0_nbr_rd_tx":"100",
						    "+dmi_mem_order":"16"
					},
				   "label":[ "all","quick","quick_dii"]
			},
		   "ncaiu0_posted_write_noncoh_m2_4096B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same AWID=0 /4096B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"50",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_axid":"0",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "4096",
							"+doff_ioaiu0_nbr_wr_tx":"10",
						    "+dmi_mem_order":"16"
					},
				   "label":[ "all","quick","quick_dii"]
			},
	  "ncaiu0_posted_write_noncoh_m2_4096B_AWID11":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same AWID=11 /4096B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"50",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_axid":"11",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "4096",
							"+doff_ioaiu0_nbr_wr_tx":"10",
						    "+dmi_mem_order":"16"
					},
				   "label":[ "all"]
			},
       "ncaiu0_nonposted_read_noncoh_m2_4096B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / readOnce  cacheable / same ARID=12 /4096B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"50",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_axid":"12",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "4096",
							"+doff_ioaiu0_nbr_rd_tx":"10",
						    "+dmi_mem_order":"16"
					},
				   "label":[ "all","quick","quick_dii"]
			},

    "ncaiu0_nonposted_read_alt_64B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1408 consecutive addresses => remove 384 (64 multiples) first tx to calculate the BW / alternate readOnce/readNosnp  cacheable / same ARID=2 & 4 /64B",
					"_comment":"!!!!CAUTION !!!! by default dmi_mem_order=16 but we overwrite some mem region with  -so \"dmi_mem0_order=10,dmi_mem2_order=10\" !!!!!", 
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_coh_allocate_txn":"1",
                            "+force_coh_cacheable_txn":"1",
							"+force_noncoh_unbufferable_txn":"1",
						   	"+ioaiu0_alternate_test":"64n64",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1408",
						    "+ioaiu_num_trans":"1408",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_noncoh_axid":"2",
							"+ioaiu0_force_coh_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "64",
							"+doff_ioaiu0_nbr_rd_tx":"384",
						    "+dmi_mem_order":"16"
					},
				   "label":[ "all","alternate"]
			},
    "ncaiu0_nonposted_read_alt_64B_same_axid":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1408 consecutive addresses => remove 384 (64 multiples) first tx to calculate the BW / alternate readOnce/readNosnp  cacheable / same ARID=2 /64B",
					"_comment":"!!!!CAUTION !!!! by default dmi_mem_order=16 but we overwrite some mem region with  -so \"dmi_mem0_order=10,dmi_mem2_order=10\" !!!!!", 
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_coh_allocate_txn":"1",
                            "+force_coh_cacheable_txn":"1",
							"+force_noncoh_unbufferable_txn":"1",
						   	"+ioaiu0_alternate_test":"64n64",
							"+use_user_addrq":"1408",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1408",
						    "+ioaiu_num_trans":"1408",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_axid":"2",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "64",
							"+doff_ioaiu0_nbr_rd_tx":"384",
						    "+dmi_mem_order":"16"
					},
				   "label":[ "all","alternate"]
			},
   "ncaiu0_nonposted_read_alt_256B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1408 consecutive addresses => remove 384 (64 multiples) first tx to calculate the BW / alternate readOnce/readNosnp  cacheable / same ARID=2 & 4 / coh:64B noncoh:256",
					"_comment":"!!!!CAUTION !!!! by default dmi_mem_order=16 but we overwrite some mem region with  -so \"dmi_mem0_order=10,dmi_mem2_order=10\" !!!!!", 
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_coh_allocate_txn":"1",
                            "+force_coh_cacheable_txn":"1",
							"+force_noncoh_unbufferable_txn":"1",
						    "+perf_coh_txn_size": "64",
						    "+perf_noncoh_txn_size": "256",
						   	"+ioaiu0_alternate_test":"64n16",
							"+use_user_addrq":"1408",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1408",
						    "+ioaiu_num_trans":"880",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_noncoh_axid":"2",
							"+ioaiu0_force_coh_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
							"+doff_ioaiu0_nbr_rd_tx":"240",
						    "+dmi_mem_order":"16"
					},
				   "label":[ "all","alternate"]
			},
    "ncaiu0_nonposted_read_alt_256B_same_id":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1408 consecutive addresses => remove 384 (64 multiples) first tx to calculate the BW / alternate readOnce/readNosnp  cacheable / same ARID=2 / coh:64B noncoh:256",
					"_comment":"!!!!CAUTION !!!! by default dmi_mem_order=16 but we overwrite some mem region with  -so \"dmi_mem0_order=10,dmi_mem2_order=10\" !!!!!", 
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_coh_allocate_txn":"1",
                            "+force_coh_cacheable_txn":"1",
							"+force_noncoh_unbufferable_txn":"1",
						    "+perf_coh_txn_size": "64",
						    "+perf_noncoh_txn_size": "256",
						   	"+ioaiu0_alternate_test":"64n16",
							"+use_user_addrq":"1408",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1408",
						    "+ioaiu_num_trans":"880",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_axid":"2",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
							"+doff_ioaiu0_nbr_rd_tx":"240",
						    "+dmi_mem_order":"16"
					},
				   "label":[ "all","alternate"]
			},
   "ncaiu0_nonposted_read_alt_1K":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1408 consecutive addresses => remove 384 (64 multiples) first tx to calculate the BW / alternate readOnce/readNosnp  cacheable / same ARID=2 & 4 / coh:64B noncoh:1024",
					"_comment":"!!!!CAUTION !!!! by default dmi_mem_order=16 but we overwrite some mem region with  -so \"dmi_mem0_order=10,dmi_mem2_order=10\" !!!!!", 
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_coh_allocate_txn":"1",
                            "+force_coh_cacheable_txn":"1",
							"+force_noncoh_unbufferable_txn":"1",
						    "+perf_coh_txn_size": "64",
						    "+perf_noncoh_txn_size": "1024",
						   	"+ioaiu0_alternate_test":"64n4",
							"+use_user_addrq":"1408",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1408",
						    "+ioaiu_num_trans":"748",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_noncoh_axid":"2",
							"+ioaiu0_force_coh_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
							"+doff_ioaiu0_nbr_rd_tx":"204",
						    "+dmi_mem_order":"16"
					},
				   "label":[ "all","alternate"]
			},
     "ncaiu0_nonposted_read_alt_4K":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1408 consecutive addresses => remove 384 (64 multiples) first tx to calculate the BW / alternate readOnce/readNosnp  cacheable / same ARID=2 & 4 / coh:64B noncoh:4096",
					"_comment":"!!!!CAUTION !!!! by default dmi_mem_order=16 but we overwrite some mem region with  -so \"dmi_mem0_order=10,dmi_mem2_order=10\" !!!!!", 
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_coh_allocate_txn":"1",
                            "+force_coh_cacheable_txn":"1",
							"+force_noncoh_unbufferable_txn":"1",
						    "+perf_coh_txn_size": "64",
						    "+perf_noncoh_txn_size": "4096",
						   	"+ioaiu0_alternate_test":"64n1",
							"+use_user_addrq":"1408",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1408",
						    "+ioaiu_num_trans":"704",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_noncoh_axid":"2",
							"+ioaiu0_force_coh_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
							"+doff_ioaiu0_nbr_rd_tx":"195",
						    "+dmi_mem_order":"16"
					},
				   "label":[ "all","alternate"]
			},
  "ncaiu0_posted_write_alt_64B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1408 consecutive addresses => remove 384 (64 multiples) first tx to calculate the BW / alternate readOnce/readNosnp  cacheable / same ARID=2 & 4 /64B",
					"_comment":"!!!!CAUTION !!!! by default dmi_mem_order=16 but we overwrite some mem region with  -so \"dmi_mem0_order=10,dmi_mem2_order=10\" !!!!!", 
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_coh_allocate_txn":"1",
                            "+force_coh_cacheable_txn":"1",
							"+force_noncoh_unbufferable_txn":"1",
						   	"+ioaiu0_alternate_test":"64n64",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1408",
						    "+ioaiu_num_trans":"1408",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_noncoh_axid":"2",
							"+ioaiu0_force_coh_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "64",
							"+doff_ioaiu0_nbr_wr_tx":"384",
						    "+dmi_mem_order":"16"
					},
				   "label":[ "all","alternate"]
			},
    "ncaiu0_posted_write_alt_64B_same_axid":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1408 consecutive addresses => remove 384 (64 multiples) first tx to calculate the BW / alternate readOnce/readNosnp  cacheable / same ARID=2 /64B",
					"_comment":"!!!!CAUTION !!!! by default dmi_mem_order=16 but we overwrite some mem region with  -so \"dmi_mem0_order=10,dmi_mem2_order=10\" !!!!!", 
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_coh_allocate_txn":"1",
                            "+force_coh_cacheable_txn":"1",
							"+force_noncoh_unbufferable_txn":"1",
						   	"+ioaiu0_alternate_test":"64n64",
							"+use_user_addrq":"1408",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1408",
						    "+ioaiu_num_trans":"1408",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_axid":"2",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "64",
							"+doff_ioaiu0_nbr_wr_tx":"384",
						    "+dmi_mem_order":"16"
					},
				   "label":[ "all","alternate"]
			},
   "ncaiu0_posted_write_alt_256B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1408 consecutive addresses => remove 384 (64 multiples) first tx to calculate the BW / alternate readOnce/readNosnp  cacheable / same ARID=2 & 4 / coh:64B noncoh:256",
					"_comment":"!!!!CAUTION !!!! by default dmi_mem_order=16 but we overwrite some mem region with  -so \"dmi_mem0_order=10,dmi_mem2_order=10\" !!!!!", 
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_coh_allocate_txn":"1",
                            "+force_coh_cacheable_txn":"1",
							"+force_noncoh_unbufferable_txn":"1",
						    "+perf_coh_txn_size": "64",
						    "+perf_noncoh_txn_size": "256",
						   	"+ioaiu0_alternate_test":"64n16",
							"+use_user_addrq":"1408",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1408",
						    "+ioaiu_num_trans":"880",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_noncoh_axid":"2",
							"+ioaiu0_force_coh_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
							"+doff_ioaiu0_nbr_wr_tx":"240",
						    "+dmi_mem_order":"16"
					},
				   "label":[ "all","alternate"]
			},
    "ncaiu0_posted_write_alt_256B_same_id":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1408 consecutive addresses => remove 384 (64 multiples) first tx to calculate the BW / alternate readOnce/readNosnp  cacheable / same ARID=2 / coh:64B noncoh:256",
					"_comment":"!!!!CAUTION !!!! by default dmi_mem_order=16 but we overwrite some mem region with  -so \"dmi_mem0_order=10,dmi_mem2_order=10\" !!!!!", 
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_coh_allocate_txn":"1",
                            "+force_coh_cacheable_txn":"1",
							"+force_noncoh_unbufferable_txn":"1",
						    "+perf_coh_txn_size": "64",
						    "+perf_noncoh_txn_size": "256",
						   	"+ioaiu0_alternate_test":"64n16",
							"+use_user_addrq":"1408",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1408",
						    "+ioaiu_num_trans":"880",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_axid":"2",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
							"+doff_ioaiu0_nbr_wr_tx":"240",
						    "+dmi_mem_order":"16"
					},
				   "label":[ "all","alternate"]
			},
   "ncaiu0_posted_write_alt_1K":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1408 consecutive addresses => remove 384 (64 multiples) first tx to calculate the BW / alternate readOnce/readNosnp  cacheable / same ARID=2 & 4 / coh:64B noncoh:1024",
					"_comment":"!!!!CAUTION !!!! by default dmi_mem_order=16 but we overwrite some mem region with  -so \"dmi_mem0_order=10,dmi_mem2_order=10\" !!!!!", 
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_coh_allocate_txn":"1",
                            "+force_coh_cacheable_txn":"1",
							"+force_noncoh_unbufferable_txn":"1",
						    "+perf_coh_txn_size": "64",
						    "+perf_noncoh_txn_size": "1024",
						   	"+ioaiu0_alternate_test":"64n4",
							"+use_user_addrq":"1408",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1408",
						    "+ioaiu_num_trans":"748",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_noncoh_axid":"2",
							"+ioaiu0_force_coh_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
							"+doff_ioaiu0_nbr_wr_tx":"204",
						    "+dmi_mem_order":"16"
					},
				   "label":[ "all","alternate"]
			},
     "ncaiu0_posted_write_alt_4K":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1408 consecutive addresses => remove 384 (64 multiples) first tx to calculate the BW / alternate readOnce/readNosnp  cacheable / same ARID=2 & 4 / coh:64B noncoh:4096",
					"_comment":"!!!!CAUTION !!!! by default dmi_mem_order=16 but we overwrite some mem region with  -so \"dmi_mem0_order=10,dmi_mem2_order=10\" !!!!!", 
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_coh_allocate_txn":"1",
                            "+force_coh_cacheable_txn":"1",
							"+force_noncoh_unbufferable_txn":"1",
						    "+perf_coh_txn_size": "64",
						    "+perf_noncoh_txn_size": "4096",
						   	"+ioaiu0_alternate_test":"64n1",
							"+use_user_addrq":"1408",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1408",
						    "+ioaiu_num_trans":"704",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_noncoh_axid":"2",
							"+ioaiu0_force_coh_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
							"+doff_ioaiu0_nbr_wr_tx":"195",
						    "+dmi_mem_order":"16"
					},
				   "label":[ "all","alternate"]
			},
 "ncaiu0_nonposted_read_d3_alt_d2_64B64B_sameid":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1408 consecutive addresses => remove 384 (64 multiples) first tx to calculate the BW / alternate readNosnp DII Memregion0 & Memregion1 cacheable / same ARID=1/1K 64B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_coh_allocate_txn":"1",
                            "+force_coh_cacheable_txn":"1",
							"+force_noncoh_unbufferable_txn":"1",
						   	"+ioaiu0_alternate_noncoh_test":"64n64",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1408",
						    "+ioaiu_num_trans":"1408",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_noncoh_axid":"1",
							"+ioaiu0_force_coh_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_noncoh_txn_size": "64",
							"+doff_ioaiu0_nbr_rd_tx":"384",
						    "+use_dii_intrlv_grp": "1",
						    "+dii_mem0_order":"10",
						    "+dii_mem_order":"16"
					},
				   "label":[ "all","alternate_dii"]
			},
"ncaiu0_nonposted_read_d3_alt_d2_64B64B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1408 consecutive addresses => remove 384 (64 multiples) first tx to calculate the BW / alternate readNosnp DII Memregion0 & Memregion1 cacheable / same ARID=1&5 /1K 64B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_coh_allocate_txn":"1",
                            "+force_coh_cacheable_txn":"1",
							"+force_noncoh_unbufferable_txn":"1",
						   	"+ioaiu0_alternate_noncoh_test":"64n64",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1408",
						    "+ioaiu_num_trans":"1408",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_noncoh_axid":"1n5",
							"+ioaiu0_force_coh_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_noncoh_txn_size": "64",
							"+doff_ioaiu0_nbr_rd_tx":"384",
						    "+use_dii_intrlv_grp": "1",
						    "+dii_mem0_order":"10",
						    "+dii_mem_order":"16"
					},
				   "label":[ "all","alternate_dii"]
			},
"ncaiu0_nonposted_read_d3_alt_d2_1K64B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1408 consecutive addresses => remove 384 (64 multiples) first tx to calculate the BW / alternate readNosnp DII Memregion0 & Memregion1 cacheable / same ARID=1&5 /1K 64B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_coh_allocate_txn":"1",
                            "+force_coh_cacheable_txn":"1",
							"+force_noncoh_unbufferable_txn":"1",
						   	"+ioaiu0_alternate_noncoh_test":"4n64",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1408",
						    "+ioaiu_num_trans":"748",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_noncoh_axid":"1n5",
							"+ioaiu0_force_coh_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_noncoh_txn_size": "1024n64",
							"+doff_ioaiu0_nbr_rd_tx":"204",
						    "+use_dii_intrlv_grp": "1",
						    "+dii_mem1_order":"10",
						    "+dii_mem_order":"16"
					},
				   "label":[ "all","alternate_dii"]
			},
"ncaiu0_nonposted_read_d3_alt_d2_1K64B_sameid":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1408 consecutive addresses => remove 384 (64 multiples) first tx to calculate the BW / alternate readNosnp DII Memregion0 & Memregion1 cacheable / same ARID=1 /1K 64B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_coh_allocate_txn":"1",
                            "+force_coh_cacheable_txn":"1",
							"+force_noncoh_unbufferable_txn":"1",
						   	"+ioaiu0_alternate_noncoh_test":"4n64",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1408",
						    "+ioaiu_num_trans":"748",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_noncoh_axid":"1",
							"+ioaiu0_force_coh_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_noncoh_txn_size": "1024n64",
							"+doff_ioaiu0_nbr_rd_tx":"204",
						    "+use_dii_intrlv_grp": "1",
						    "+dii_mem1_order":"10",
						    "+dii_mem_order":"16"
					},
				   "label":[ "all","alternate_dii"]
			},
			
 "ncaiu0_nonposted_read_d3_alt_d2_4K64B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1408 consecutive addresses => remove 384 (64 multiples) first tx to calculate the BW / alternate readNosnp DII Memregion0 & Memregion1 cacheable / same ARID=1 & 5 /4KB 64B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_coh_allocate_txn":"1",
                            "+force_coh_cacheable_txn":"1",
							"+force_noncoh_unbufferable_txn":"1",
						   	"+ioaiu0_alternate_noncoh_test":"1n64",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1408",
						    "+ioaiu_num_trans":"704",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_noncoh_axid":"1n5",
							"+ioaiu0_force_coh_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_noncoh_txn_size": "4096n64",
							"+doff_ioaiu0_nbr_rd_tx":"195",
						    "+use_dii_intrlv_grp": "1",
						    "+dii_mem1_order":"10",
						    "+dii_mem_order":"16"
					},
				   "label":[ "all","alternate_dii"]
			},
 "ncaiu0_nonposted_read_d3_alt_d2_4K64B_sameid":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1408 consecutive addresses => remove 384 (64 multiples) first tx to calculate the BW / alternate readNosnp DII Memregion0 & Memregion1 cacheable / same ARID=1 /4KB 64B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_coh_allocate_txn":"1",
                            "+force_coh_cacheable_txn":"1",
							"+force_noncoh_unbufferable_txn":"1",
						   	"+ioaiu0_alternate_noncoh_test":"1n64",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1408",
						    "+ioaiu_num_trans":"704",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_noncoh_axid":"1",
							"+ioaiu0_force_coh_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_noncoh_txn_size": "4096n64",
							"+doff_ioaiu0_nbr_rd_tx":"195",
						    "+use_dii_intrlv_grp": "1",
						    "+dii_mem1_order":"10",
						    "+dii_mem_order":"16"
					},
				   "label":[ "all","alternate_dii"]
			},
		
	 "ncaiu0_nonposted_read_d3_alt_d2_4K4K":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1408 consecutive addresses => remove 384 (64 multiples) first tx to calculate the BW / alternate readNosnp DII Memregion0 & Memregion1 cacheable / same ARID=1 & 5 /4KB 4KB",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_coh_allocate_txn":"1",
                            "+force_coh_cacheable_txn":"1",
							"+force_noncoh_unbufferable_txn":"1",
						   	"+ioaiu0_alternate_noncoh_test":"1n1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1408",
						    "+ioaiu_num_trans":"22",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_noncoh_axid":"1n5",
							"+ioaiu0_force_coh_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_noncoh_txn_size": "4096n4096",
							"+doff_ioaiu0_nbr_rd_tx":"6",
						    "+use_dii_intrlv_grp": "1",
						    "+dii_mem1_order":"10",
						    "+dii_mem_order":"16"
					},
				   "label":[ "all","alternate_dii"]
			},
"ncaiu0_nonposted_read_d3_alt_d2_4K4K_sameid":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1408 consecutive addresses => remove 384 (64 multiples) first tx to calculate the BW / alternate readNosnp DII Memregion0 & Memregion1 cacheable / same ARID=1/4KB 4KB",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_coh_allocate_txn":"1",
                            "+force_coh_cacheable_txn":"1",
							"+force_noncoh_unbufferable_txn":"1",
						   	"+ioaiu0_alternate_noncoh_test":"1n1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1408",
						    "+ioaiu_num_trans":"22",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_noncoh_axid":"1",
							"+ioaiu0_force_coh_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_noncoh_txn_size": "4096n4096",
							"+doff_ioaiu0_nbr_rd_tx":"6",
						    "+use_dii_intrlv_grp": "1",
						    "+dii_mem1_order":"10",
						    "+dii_mem_order":"16"
					},
				   "label":[ "all","alternate_dii"]
			},
 "ncaiu0_posted_write_d3_alt_d2_64B64B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1408 consecutive addresses => remove 384 (64 multiples) first tx to calculate the BW / alternate readNosnp DII Memregion0 & Memregion1 cacheable / same AWID 1 &5 /64B 64B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_coh_allocate_txn":"1",
                            "+force_coh_cacheable_txn":"1",
							"+force_noncoh_unbufferable_txn":"1",
						   	"+ioaiu0_alternate_noncoh_test":"64n64",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1408",
						    "+ioaiu_num_trans":"1408",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_noncoh_axid":"1n5",
							"+ioaiu0_force_coh_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_noncoh_txn_size": "64n64",
							"+doff_ioaiu0_nbr_wr_tx":"384",
						    "+use_dii_intrlv_grp": "1",
						    "+dii_mem1_order":"10",
						    "+dii_mem_order":"16"
					},
				   "label":[ "all","alternate_dii"]
			},
		"ncaiu0_posted_write_d3_alt_d2_64B64B_sameid":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1408 consecutive addresses => remove 384 (64 multiples) first tx to calculate the BW / alternate readNosnp DII Memregion0 & Memregion1 cacheable / same AWID 1  /64B 64B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_coh_allocate_txn":"1",
                            "+force_coh_cacheable_txn":"1",
							"+force_noncoh_unbufferable_txn":"1",
						   	"+ioaiu0_alternate_noncoh_test":"64n64",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1408",
						    "+ioaiu_num_trans":"1408",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_noncoh_axid":"1",
							"+ioaiu0_force_coh_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_noncoh_txn_size": "64n64",
							"+doff_ioaiu0_nbr_wr_tx":"384",
						    "+use_dii_intrlv_grp": "1",
						    "+dii_mem1_order":"10",
						    "+dii_mem_order":"16"
					},
				   "label":[ "all","alternate_dii"]
			},

 "ncaiu0_posted_write_d3_alt_d2_1K64B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1408 consecutive addresses => remove 384 (64 multiples) first tx to calculate the BW / alternate readNosnp DII Memregion0 & Memregion1 cacheable / same AWID 1 &5  /1K 64B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_coh_allocate_txn":"1",
                            "+force_coh_cacheable_txn":"1",
							"+force_noncoh_unbufferable_txn":"1",
						   	"+ioaiu0_alternate_noncoh_test":"4n64",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1408",
						    "+ioaiu_num_trans":"748",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_noncoh_axid":"1n5",
							"+ioaiu0_force_coh_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_noncoh_txn_size": "1024n64",
							"+doff_ioaiu0_nbr_wr_tx":"204",
						    "+use_dii_intrlv_grp": "1",
						    "+dii_mem1_order":"10",
						    "+dii_mem_order":"16"
					},
				   "label":[ "all","alternate_dii","one"]
			},
	 "ncaiu0_posted_write_d3_alt_d2_1K64B_sameid":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1408 consecutive addresses => remove 384 (64 multiples) first tx to calculate the BW / alternate readNosnp DII Memregion0 & Memregion1 cacheable / same AWID=1 /1K 64B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_coh_allocate_txn":"1",
                            "+force_coh_cacheable_txn":"1",
							"+force_noncoh_unbufferable_txn":"1",
						   	"+ioaiu0_alternate_noncoh_test":"4n64",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1408",
						    "+ioaiu_num_trans":"748",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_noncoh_axid":"1",
							"+ioaiu0_force_coh_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_noncoh_txn_size": "1024n64",
							"+doff_ioaiu0_nbr_wr_tx":"204",
						    "+use_dii_intrlv_grp": "1",
						    "+dii_mem1_order":"10",
						    "+dii_mem_order":"16"
					},
				   "label":[ "all","alternate_dii","one"]
			},
 "ncaiu0_posted_write_d3_alt_d2_4K64B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1408 consecutive addresses => remove 384 (64 multiples) first tx to calculate the BW / alternate readNosnp DII Memregion0 & Memregion1 cacheable / same AWID 1 &5  /4K 64B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_coh_allocate_txn":"1",
                            "+force_coh_cacheable_txn":"1",
							"+force_noncoh_unbufferable_txn":"1",
						   	"+ioaiu0_alternate_noncoh_test":"1n64",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1408",
						    "+ioaiu_num_trans":"704",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_noncoh_axid":"1n5",
							"+ioaiu0_force_coh_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_noncoh_txn_size": "4096n64",
							"+doff_ioaiu0_nbr_wr_tx":"195",
						    "+use_dii_intrlv_grp": "1",
						    "+dii_mem1_order":"10",
						    "+dii_mem_order":"16"
					},
				   "label":[ "all","alternate_dii"]
			},
"ncaiu0_posted_write_d3_alt_d2_4K64B_sameid":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1408 consecutive addresses => remove 384 (64 multiples) first tx to calculate the BW / alternate readNosnp DII Memregion0 & Memregion1 cacheable / same AWID 1  /4K 64B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_coh_allocate_txn":"1",
                            "+force_coh_cacheable_txn":"1",
							"+force_noncoh_unbufferable_txn":"1",
						   	"+ioaiu0_alternate_noncoh_test":"1n64",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1408",
						    "+ioaiu_num_trans":"704",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_noncoh_axid":"1",
							"+ioaiu0_force_coh_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_noncoh_txn_size": "4096n64",
							"+doff_ioaiu0_nbr_wr_tx":"195",
						    "+use_dii_intrlv_grp": "1",
						    "+dii_mem1_order":"10",
						    "+dii_mem_order":"16"
					},
				   "label":[ "all","alternate_dii"]
			},
  "ncaiu0_posted_write_d3_alt_d2_4K4K":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1408 consecutive addresses => remove 384 (64 multiples) first tx to calculate the BW / alternate readNosnp DII Memregion0 & Memregion1 cacheable / same AWID 1 &5  /4K 4K",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_coh_allocate_txn":"1",
                            "+force_coh_cacheable_txn":"1",
							"+force_noncoh_unbufferable_txn":"1",
						   	"+ioaiu0_alternate_noncoh_test":"1n1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1408",
						    "+ioaiu_num_trans":"22",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_noncoh_axid":"1n5",
							"+ioaiu0_force_coh_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_noncoh_txn_size": "4096n4096",
							"+doff_ioaiu0_nbr_wr_tx":"6",
						    "+use_dii_intrlv_grp": "1",
						    "+dii_mem1_order":"10",
						    "+dii_mem_order":"16"
					},
				   "label":[ "all","alternate_dii"]
			},
 "ncaiu0_posted_write_d3_alt_d2_4K4K_sameid":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "seq duty cycle on 1408 consecutive addresses => remove 384 (64 multiples) first tx to calculate the BW / alternate readNosnp DII Memregion0 & Memregion1 cacheable / same AWID 1  /4K 4K",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_coh_allocate_txn":"1",
                            "+force_coh_cacheable_txn":"1",
							"+force_noncoh_unbufferable_txn":"1",
						   	"+ioaiu0_alternate_noncoh_test":"1n1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1408",
						    "+ioaiu_num_trans":"22",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_noncoh_axid":"1n5",
							"+ioaiu0_force_coh_axid":"4",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_noncoh_txn_size": "4096n4096",
							"+doff_ioaiu0_nbr_wr_tx":"6",
						    "+use_dii_intrlv_grp": "1",
						    "+dii_mem1_order":"10",
						    "+dii_mem_order":"16"
					},
				   "label":[ "all","alternate_dii"]
			},

 "2ncaiu_posted_write_noncoh_64B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "2NCAIU seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / WriteNoSnp  cacheable / same ARID=2 & 4 /64B",
					"_comment":"!!!!CAUTION !!!! by default dmi_mem_order=16 but we overwrite some mem region with  -so \"dmi_mem0_order=10,dmi_mem2_order=10\" !!!!!", 
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_coh_allocate_txn":"1",
                            "+force_coh_cacheable_txn":"1",
							"+force_noncoh_unbufferable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
						   	"+ioaiu1_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						    "+ioaiu_num_trans":"1400",
						   	"+ioaiu_en":"0n1",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_noncoh_axid":"2",
							"+doff_ioaiu0_nbr_wr_tx":"400",
							"+ioaiu1_num_addr":"1400",
							"+ioaiu1_seq_case":"1",
						    "+ioaiu1_write_test":"1",
							"+ioaiu1_force_noncoh_axid":"5",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "64",
							"+doff_ioaiu1_nbr_wr_tx":"400",
						    "+dmi_mem_order":"16"
					},
				   "label":[ "all","2IO"]
			},
 "2ncaiu_nonposted_read_noncoh_64B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "2NCAIU seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / readNosnp  cacheable / same ARID=2 & 4 /64B",
					"_comment":"!!!!CAUTION !!!! by default dmi_mem_order=16 but we overwrite some mem region with  -so \"dmi_mem0_order=10,dmi_mem2_order=10\" !!!!!", 
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_coh_allocate_txn":"1",
                            "+force_coh_cacheable_txn":"1",
							"+force_noncoh_unbufferable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
						   	"+ioaiu1_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						    "+ioaiu_num_trans":"1400",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_noncoh_axid":"2",
							"+doff_ioaiu0_nbr_rd_tx":"400",
							"+ioaiu1_num_addr":"1400",
							"+ioaiu1_seq_case":"1",
						    "+ioaiu1_read_test":"1",
							"+ioaiu1_force_noncoh_axid":"5",
						   	"+ioaiu_en":"0n1",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "64",
							"+doff_ioaiu1_nbr_rd_tx":"400",
						    "+dmi_mem_order":"16"
					},
				   "label":[ "all","2IO"]
			},

		   
             "ncaiu0_io_write_noncoh_d3_64B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "DII seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same AWID=0 /64B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
							"+force_unbufferable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_axid":"0",
						   	"+ioaiu_en":"0",
						    "+perf_txn_size": "64",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+use_dii_intrlv_grp": "1",
                    		"+k_axcache_0_to_dii": "1",
                            "+ace_transorder_mode":"2",
						    "+dii_mem_order":"16"
					},
				   "label":[ "all","dii","quick_dii"]
			},
           "ncaiu0_io_read_noncoh_d3_64B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "DII seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same ARID=2 /64B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
						   	"+ioaiu0_noncoherent_test":"1",
                            "+force_unbufferable_txn":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_axid":"2",
						   	"+ioaiu_en":"0",
						    "+perf_txn_size": "64",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+use_dii_intrlv_grp": "1",
                    		"+k_axcache_0_to_dii": "1",
                            "+ace_transorder_mode":"2",
						    "+dii_mem_order":"16"
					},
				   "label":[ "all","dii","quick_dii"]
			},
         "ncaiu0_io_write_noncoh_d3_uniqID_64B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "DII seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same AWID=0 /64B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
                            "+force_modifiable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
                            "+force_unbufferable_txn":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
						   	"+ioaiu_en":"0",
						    "+perf_txn_size": "64",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+use_dii_intrlv_grp": "1",
                    		"+k_axcache_0_to_dii": "1",
                            "+ace_transorder_mode":"2",
						    "+dii_mem_order":"16"
					},
				   "label":[ "all","dii","quick_dii"]
			},
           "ncaiu0_io_read_noncoh_d3_uniqID_64B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "DII seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same ARID=2 /64B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
						   	"+ioaiu0_noncoherent_test":"1",
                            "+force_unbufferable_txn":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
						   	"+ioaiu_en":"0",
						    "+perf_txn_size": "64",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+use_dii_intrlv_grp": "1",
                    		"+k_axcache_0_to_dii": "1",
                            "+ace_transorder_mode":"2",
						    "+dii_mem_order":"16"
					},
				   "label":[ "all","dii","quick_dii"]
			},

		  "ncaiu0_io_write_noncoh_d1_64B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "DII seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same AWID=0 /64B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
						   	"+ioaiu0_noncoherent_test":"1",
                            "+force_unbufferable_txn":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_axid":"0",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "64",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+use_dii_intrlv_grp": "1",
                    		"+k_axcache_0_to_dii": "1",
						    "+dii_mem_order":"18"
					},
				   "label":[ "all","dii","quick_dii"]
			},
           "ncaiu0_io_read_noncoh_d1_64B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "DII seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same ARID=2 /64B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
						   	"+ioaiu0_noncoherent_test":"1",
                            "+force_unbufferable_txn":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_axid":"2",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "64",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+use_dii_intrlv_grp": "1",
                    		"+k_axcache_0_to_dii": "1",
						    "+dii_mem_order":"18"
					},
				   "label":[ "all","dii","quick_dii"]
			},
          "ncaiu0_io_write_noncoh_d2_64B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "DII seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same AWID=0 /64B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
						   	"+ioaiu0_noncoherent_test":"1",
                            "+force_unbufferable_txn":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_axid":"0",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "64",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+use_dii_intrlv_grp": "1",
                    		"+k_axcache_0_to_dii": "1",
						    "+dii_mem_order":"10"
					},
				   "label":[ "all","dii","quick_dii"]
			},
           "ncaiu0_io_read_noncoh_d2_64B":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "DII seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same ARID=2 /64B",
					"config":["hw_config_nxpauto_v7","hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"],
					"iter":1,
					"plusargs":{
						   	"+ioaiu0_noncoherent_test":"1",
                            "+force_unbufferable_txn":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_axid":"2",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "64",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+use_dii_intrlv_grp": "1",
                    		"+k_axcache_0_to_dii": "1",
						    "+dii_mem_order":"10"
					},
				   "label":[ "all","dii","quick_dii"]
			},
	"pcie_producer_consumer_m1_64B_0ns_dmi_flag": {
	    "name": "concerto_fullsys_pcie_test",
	    "purpose": "test configurations: L0, m1, t1, b1, a1, I1, c0. 0 NS latency. DCE/DMI {10, 0, 0, 0} 4KB transfer. Random fixed AXID.",
	    "config": [
		"hw_config_nxpauto_v7",
		"hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"
	    ],
	    "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+ioaiu_en": "0n1",
		"+dmi_alloc_dis": "1",
		"+k_sim_timeout": "2",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+perf_txn_size": "64",
		"+num_iter": "40",
		"+force_axid": "2",
		"+axi_incr_wdata": "1",
		"+axi_mem_init_0": "1",
		"+axi_mem_random_non_cacheline_read_dis": "1",
		"+ace_transorder_mode": "2",
		"+dmi_mem_order": "0x10",
		"+dii_mem_order": "0x18",
		"+use_user_addrq": "1000"
            },
	    "label": [
		"all",
		"producer_consumer"
	    ]
	},
	"pcie_producer_consumer_m1_64B_200ns_dmi_flag": {
	    "name": "concerto_fullsys_pcie_test",
	    "purpose": "test configurations: L1, m1, t1, b1, a1, I1, c0. 200 NS latency. DCE/DMI {10, 0, 0, 0} 4KB transfer. Random fixed AXID",
	    "config": [
		"hw_config_nxpauto_v7",
		"hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"
	    ],
	    "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+ioaiu_en": "0n1",
		"+dmi_alloc_dis": "1",
		"+k_sim_timeout": "2",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_interbeatdly_dis": "1",
		"k_ace_slave_random_dly_dis": "1",
		"k_ace_slave_read_data_chnl_delay_max": "260",	
		"k_ace_slave_write_resp_chnl_delay_max": "260",	
		"+perf_txn_size": "64",
		"+num_iter": "40",
		"+force_axid": "2",
		"+axi_incr_wdata": "1",
		"+axi_mem_init_0": "1",
		"+axi_mem_random_non_cacheline_read_dis": "1",
		"+ace_transorder_mode": "2",
		"+dmi_mem_order": "0x10",
		"+dii_mem_order": "0x18",
		"+use_user_addrq": "1000"
            },
	    "label": [
		"all",
		"producer_consumer"
	    ]
	},
	"pcie_producer_consumer_m1_64B_600ns_dmi_flag": {
	    "name": "concerto_fullsys_pcie_test",
	    "purpose": "test configurations: L3, m1, t1, b1, a1, I1, c0. 600 NS latency. DCE/DMI {10, 0, 0, 0} 4KB transfer. Random fixed AXID",
	    "config": [
		"hw_config_nxpauto_v7",
		"hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"
	    ],
	    "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+ioaiu_en": "0n1",
		"+dmi_alloc_dis": "1",
		"+k_sim_timeout": "2",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_interbeatdly_dis": "1",
		"k_ace_slave_random_dly_dis": "1",
		"k_ace_slave_read_data_chnl_delay_max": "780",	
		"k_ace_slave_write_resp_chnl_delay_max": "780",	
		"+perf_txn_size": "64",
		"+num_iter": "40",
		"+force_axid": "2",
		"+axi_incr_wdata": "1",
		"+axi_mem_init_0": "1",
		"+axi_mem_random_non_cacheline_read_dis": "1",
		"+ace_transorder_mode": "2",
		"+dmi_mem_order": "0x10",
		"+dii_mem_order": "0x18",
		"+use_user_addrq": "1000"
            },
	    "label": [
		"all",
		"producer_consumer"
	    ]
	},
	"pcie_producer_consumer_m2_64B_0ns_dmi_flag": {
	    "name": "concerto_fullsys_pcie_test",
	    "purpose": "test configurations: L0, m2, t1, b1, a1, I1, c0. 0 NS latency. DCE/DMI {10, 1, 1, 0} 4KB transfer. Random fixed AXID.",
	    "config": [
		"hw_config_nxpauto_v7",
		"hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"
	    ],
	    "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+ioaiu_en": "0n1",
		"+dmi_alloc_dis": "1",
                "+force_allocate_txn":"1",
                "+force_cacheable_txn":"1",
		"+k_sim_timeout": "2",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+perf_txn_size": "64",
		"+num_iter": "40",
		"+force_axid": "2",
		"+axi_incr_wdata": "1",
		"+axi_mem_init_0": "1",
		"+axi_mem_random_non_cacheline_read_dis": "1",
		"+ace_transorder_mode": "2",
		"+dmi_mem_order": "0x16",
		"+dii_mem_order": "0x10",
		"+use_user_addrq": "1000"
            },
	    "label": [
		"all",
		"producer_consumer"
	    ]
	},
	"pcie_producer_consumer_m2_64B_200ns_dmi_flag": {
	    "name": "concerto_fullsys_pcie_test",
	    "purpose": "test configurations: L1, m2, t1, b1, a1, I1, c0. 200 NS latency. DCE/DMI {10, 1, 1, 0} 4KB transfer. Random fixed AXID",
	    "config": [
		"hw_config_nxpauto_v7",
		"hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"
	    ],
	    "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+ioaiu_en": "0n1",
		"+dmi_alloc_dis": "1",
                "+force_allocate_txn":"1",
                "+force_cacheable_txn":"1",
		"+k_sim_timeout": "2",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_interbeatdly_dis": "1",
		"k_ace_slave_random_dly_dis": "1",
		"k_ace_slave_read_data_chnl_delay_max": "260",	
		"k_ace_slave_write_resp_chnl_delay_max": "260",	
		"+perf_txn_size": "64",
		"+num_iter": "40",
		"+force_axid": "2",
		"+axi_incr_wdata": "1",
		"+axi_mem_init_0": "1",
		"+axi_mem_random_non_cacheline_read_dis": "1",
		"+ace_transorder_mode": "2",
		"+dmi_mem_order": "0x16",
		"+dii_mem_order": "0x10",
		"+use_user_addrq": "1000"
            },
	    "label": [
		"all",
		"producer_consumer"
	    ]
	},
	"pcie_producer_consumer_m2_64B_600ns_dmi_flag": {
	    "name": "concerto_fullsys_pcie_test",
	    "purpose": "test configurations: L3, m2, t1, b1, a1, I1, c0. 600 NS latency. DCE/DMI {10, 1, 1, 0} 4KB transfer. Random fixed AXID",
	    "config": [
		"hw_config_nxpauto_v7",
		"hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"
	    ],
	    "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+ioaiu_en": "0n1",
		"+dmi_alloc_dis": "1",
                "+force_allocate_txn":"1",
                "+force_cacheable_txn":"1",
		"+k_sim_timeout": "2",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_interbeatdly_dis": "1",
		"k_ace_slave_random_dly_dis": "1",
		"k_ace_slave_read_data_chnl_delay_max": "780",	
		"k_ace_slave_write_resp_chnl_delay_max": "780",	
		"+perf_txn_size": "64",
		"+num_iter": "40",
		"+force_axid": "2",
		"+axi_incr_wdata": "1",
		"+axi_mem_init_0": "1",
		"+axi_mem_random_non_cacheline_read_dis": "1",
		"+ace_transorder_mode": "2",
		"+dmi_mem_order": "0x16",
		"+dii_mem_order": "0x10",
		"+use_user_addrq": "1000"
            },
	    "label": [
		"all",
		"producer_consumer"
	    ]
	},
	"pcie_producer_consumer_m1_256B_0ns_dmi_flag": {
	    "name": "concerto_fullsys_pcie_test",
	    "purpose": "test configurations: L0, m1, t1, b2, a1, I1, c0. 0 NS latency. DCE/DMI {10, 0, 0, 0} 4KB transfer. Random fixed AXID.",
	    "config": [
		"hw_config_nxpauto_v7",
		"hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"
	    ],
	    "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+ioaiu_en": "0n1",
		"+dmi_alloc_dis": "1",
		"+k_sim_timeout": "2",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+perf_txn_size": "256",
		"+num_iter": "40",
		"+force_axid": "2",
		"+axi_incr_wdata": "1",
		"+axi_mem_init_0": "1",
		"+axi_mem_random_non_cacheline_read_dis": "1",
		"+ace_transorder_mode": "2",
		"+dmi_mem_order": "0x10",
		"+dii_mem_order": "0x18",
		"+use_user_addrq": "1000"
            },
	    "label": [
		"all",
		"producer_consumer"
	    ]
	},
	"pcie_producer_consumer_m1_256B_200ns_dmi_flag": {
	    "name": "concerto_fullsys_pcie_test",
	    "purpose": "test configurations: L1, m1, t1, b2, a1, I1, c0. 200 NS latency. DCE/DMI {10, 0, 0, 0} 4KB transfer. Random fixed AXID",
	    "config": [
		"hw_config_nxpauto_v7",
		"hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"
	    ],
	    "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+ioaiu_en": "0n1",
		"+dmi_alloc_dis": "1",
		"+k_sim_timeout": "2",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_interbeatdly_dis": "1",
		"k_ace_slave_random_dly_dis": "1",
		"k_ace_slave_read_data_chnl_delay_max": "260",	
		"k_ace_slave_write_resp_chnl_delay_max": "260",	
		"+perf_txn_size": "256",
		"+num_iter": "40",
		"+force_axid": "2",
		"+axi_incr_wdata": "1",
		"+axi_mem_init_0": "1",
		"+axi_mem_random_non_cacheline_read_dis": "1",
		"+ace_transorder_mode": "2",
		"+dmi_mem_order": "0x10",
		"+dii_mem_order": "0x18",
		"+use_user_addrq": "1000"
            },
	    "label": [
		"all",
		"producer_consumer"
	    ]
	},
	"pcie_producer_consumer_m1_256B_600ns_dmi_flag": {
	    "name": "concerto_fullsys_pcie_test",
	    "purpose": "test configurations: L3, m1, t1, b2, a1, I1, c0. 600 NS latency. DCE/DMI {10, 0, 0, 0} 4KB transfer. Random fixed AXID",
	    "config": [
		"hw_config_nxpauto_v7",
		"hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"
	    ],
	    "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+ioaiu_en": "0n1",
		"+dmi_alloc_dis": "1",
		"+k_sim_timeout": "2",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_interbeatdly_dis": "1",
		"k_ace_slave_random_dly_dis": "1",
		"k_ace_slave_read_data_chnl_delay_max": "780",	
		"k_ace_slave_write_resp_chnl_delay_max": "780",	
		"+perf_txn_size": "256",
		"+num_iter": "40",
		"+force_axid": "2",
		"+axi_incr_wdata": "1",
		"+axi_mem_init_0": "1",
		"+axi_mem_random_non_cacheline_read_dis": "1",
		"+ace_transorder_mode": "2",
		"+dmi_mem_order": "0x10",
		"+dii_mem_order": "0x18",
		"+use_user_addrq": "1000"
            },
	    "label": [
		"all",
		"producer_consumer"
	    ]
	},
	"pcie_producer_consumer_m2_256B_0ns_dmi_flag": {
	    "name": "concerto_fullsys_pcie_test",
	    "purpose": "test configurations: L0, m2, t1, b2, a1, I1, c0. 0 NS latency. DCE/DMI {10, 1, 1, 0} 4KB transfer. Random fixed AXID.",
	    "config": [
		"hw_config_nxpauto_v7",
		"hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"
	    ],
	    "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+ioaiu_en": "0n1",
		"+dmi_alloc_dis": "1",
                "+force_allocate_txn":"1",
                "+force_cacheable_txn":"1",
		"+k_sim_timeout": "2",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+perf_txn_size": "256",
		"+num_iter": "40",
		"+force_axid": "2",
		"+axi_incr_wdata": "1",
		"+axi_mem_init_0": "1",
		"+axi_mem_random_non_cacheline_read_dis": "1",
		"+ace_transorder_mode": "2",
		"+dmi_mem_order": "0x16",
		"+dii_mem_order": "0x10",
		"+use_user_addrq": "1000"
            },
	    "label": [
		"all",
		"producer_consumer"
	    ]
	},
	"pcie_producer_consumer_m2_256B_200ns_dmi_flag": {
	    "name": "concerto_fullsys_pcie_test",
	    "purpose": "test configurations: L1, m2, t1, b2, a1, I1, c0. 200 NS latency. DCE/DMI {10, 1, 1, 0} 4KB transfer. Random fixed AXID",
	    "config": [
		"hw_config_nxpauto_v7",
		"hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"
	    ],
	    "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+ioaiu_en": "0n1",
		"+dmi_alloc_dis": "1",
                "+force_allocate_txn":"1",
                "+force_cacheable_txn":"1",
		"+k_sim_timeout": "2",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_interbeatdly_dis": "1",
		"k_ace_slave_random_dly_dis": "1",
		"k_ace_slave_read_data_chnl_delay_max": "260",	
		"k_ace_slave_write_resp_chnl_delay_max": "260",	
		"+perf_txn_size": "256",
		"+num_iter": "40",
		"+force_axid": "2",
		"+axi_incr_wdata": "1",
		"+axi_mem_init_0": "1",
		"+axi_mem_random_non_cacheline_read_dis": "1",
		"+ace_transorder_mode": "2",
		"+dmi_mem_order": "0x16",
		"+dii_mem_order": "0x10",
		"+use_user_addrq": "1000"
            },
	    "label": [
		"all",
		"producer_consumer"
	    ]
	},
	"pcie_producer_consumer_m2_256B_600ns_dmi_flag": {
	    "name": "concerto_fullsys_pcie_test",
	    "purpose": "test configurations: L3, m2, t1, b2, a1, I1, c0. 600 NS latency. DCE/DMI {10, 1, 1, 0} 4KB transfer. Random fixed AXID",
	    "config": [
		"hw_config_nxpauto_v7",
		"hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"
	    ],
	    "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+ioaiu_en": "0n1",
		"+dmi_alloc_dis": "1",
                "+force_allocate_txn":"1",
                "+force_cacheable_txn":"1",
		"+k_sim_timeout": "2",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_interbeatdly_dis": "1",
		"k_ace_slave_random_dly_dis": "1",
		"k_ace_slave_read_data_chnl_delay_max": "780",	
		"k_ace_slave_write_resp_chnl_delay_max": "780",	
		"+perf_txn_size": "256",
		"+num_iter": "40",
		"+force_axid": "2",
		"+axi_incr_wdata": "1",
		"+axi_mem_init_0": "1",
		"+axi_mem_random_non_cacheline_read_dis": "1",
		"+ace_transorder_mode": "2",
		"+dmi_mem_order": "0x16",
		"+dii_mem_order": "0x10",
		"+use_user_addrq": "1000"
            },
	    "label": [
		"all",
		"producer_consumer"
	    ]
	},
	"pcie_producer_consumer_m1_64B_0ns_dii_flag": {
	    "name": "concerto_fullsys_pcie_test",
	    "purpose": "test configurations: L0, m1, t1, b1, a1, I1, c0. 0 NS latency. DCE/DMI {10, 0, 0, 0} 4KB transfer. Random fixed AXID.",
	    "config": [
		"hw_config_nxpauto_v7",
		"hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"
	    ],
	    "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+ioaiu_en": "0n1",
		"+dmi_alloc_dis": "1",
		"+k_sim_timeout": "2",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+perf_txn_size": "64",
		"+num_iter": "40",
		"+force_axid": "2",
		"+use_dii_addr": "1",
		"+axi_incr_wdata": "1",
		"+axi_mem_init_0": "1",
		"+axi_mem_random_non_cacheline_read_dis": "1",
		"+ace_transorder_mode": "2",
		"+dmi_mem_order": "0x10",
		"+dii_mem_order": "0x18",
		"+use_user_addrq": "1000"
            },
	    "label": [
		"all",
		"producer_consumer"
	    ]
	},
	"pcie_producer_consumer_m1_64B_200ns_dii_flag": {
	    "name": "concerto_fullsys_pcie_test",
	    "purpose": "test configurations: L1, m1, t1, b1, a1, I1, c0. 200 NS latency. DCE/DMI {10, 0, 0, 0} 4KB transfer. Random fixed AXID",
	    "config": [
		"hw_config_nxpauto_v7",
		"hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"
	    ],
	    "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+ioaiu_en": "0n1",
		"+dmi_alloc_dis": "1",
		"+k_sim_timeout": "2",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_interbeatdly_dis": "1",
		"k_ace_slave_random_dly_dis": "1",
		"k_ace_slave_read_data_chnl_delay_max": "260",	
		"k_ace_slave_write_resp_chnl_delay_max": "260",	
		"+perf_txn_size": "64",
		"+num_iter": "40",
		"+force_axid": "2",
		"+use_dii_addr": "1",
		"+axi_incr_wdata": "1",
		"+axi_mem_init_0": "1",
		"+axi_mem_random_non_cacheline_read_dis": "1",
		"+ace_transorder_mode": "2",
		"+dmi_mem_order": "0x10",
		"+dii_mem_order": "0x18",
		"+use_user_addrq": "1000"
            },
	    "label": [
		"all",
		"producer_consumer"
	    ]
	},
	"pcie_producer_consumer_m1_64B_600ns_dii_flag": {
	    "name": "concerto_fullsys_pcie_test",
	    "purpose": "test configurations: L3, m1, t1, b1, a1, I1, c0. 600 NS latency. DCE/DMI {10, 0, 0, 0} 4KB transfer. Random fixed AXID",
	    "config": [
		"hw_config_nxpauto_v7",
		"hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"
	    ],
	    "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+ioaiu_en": "0n1",
		"+dmi_alloc_dis": "1",
		"+k_sim_timeout": "2",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_interbeatdly_dis": "1",
		"k_ace_slave_random_dly_dis": "1",
		"k_ace_slave_read_data_chnl_delay_max": "780",	
		"k_ace_slave_write_resp_chnl_delay_max": "780",	
		"+perf_txn_size": "64",
		"+num_iter": "40",
		"+force_axid": "2",
		"+use_dii_addr": "1",
		"+axi_incr_wdata": "1",
		"+axi_mem_init_0": "1",
		"+axi_mem_random_non_cacheline_read_dis": "1",
		"+ace_transorder_mode": "2",
		"+dmi_mem_order": "0x10",
		"+dii_mem_order": "0x18",
		"+use_user_addrq": "1000"
            },
	    "label": [
		"all",
		"producer_consumer"
	    ]
	},
	"pcie_producer_consumer_m2_64B_0ns_dii_flag": {
	    "name": "concerto_fullsys_pcie_test",
	    "purpose": "test configurations: L0, m2, t1, b1, a1, I1, c0. 0 NS latency. DCE/DMI {10, 1, 1, 0} 4KB transfer. Random fixed AXID.",
	    "config": [
		"hw_config_nxpauto_v7",
		"hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"
	    ],
	    "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+ioaiu_en": "0n1",
		"+dmi_alloc_dis": "1",
                "+force_allocate_txn":"1",
                "+force_cacheable_txn":"1",
		"+k_sim_timeout": "2",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+perf_txn_size": "64",
		"+num_iter": "40",
		"+force_axid": "2",
		"+use_dii_addr": "1",
		"+axi_incr_wdata": "1",
		"+axi_mem_init_0": "1",
		"+axi_mem_random_non_cacheline_read_dis": "1",
		"+ace_transorder_mode": "2",
		"+dmi_mem_order": "0x16",
		"+dii_mem_order": "0x10",
		"+use_user_addrq": "1000"
            },
	    "label": [
		"all",
		"producer_consumer"
	    ]
	},
	"pcie_producer_consumer_m2_64B_200ns_dii_flag": {
	    "name": "concerto_fullsys_pcie_test",
	    "purpose": "test configurations: L1, m2, t1, b1, a1, I1, c0. 200 NS latency. DCE/DMI {10, 1, 1, 0} 4KB transfer. Random fixed AXID",
	    "config": [
		"hw_config_nxpauto_v7",
		"hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"
	    ],
	    "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+ioaiu_en": "0n1",
		"+dmi_alloc_dis": "1",
                "+force_allocate_txn":"1",
                "+force_cacheable_txn":"1",
		"+k_sim_timeout": "2",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_interbeatdly_dis": "1",
		"k_ace_slave_random_dly_dis": "1",
		"k_ace_slave_read_data_chnl_delay_max": "260",	
		"k_ace_slave_write_resp_chnl_delay_max": "260",	
		"+perf_txn_size": "64",
		"+num_iter": "40",
		"+force_axid": "2",
		"+use_dii_addr": "1",
		"+axi_incr_wdata": "1",
		"+axi_mem_init_0": "1",
		"+axi_mem_random_non_cacheline_read_dis": "1",
		"+ace_transorder_mode": "2",
		"+dmi_mem_order": "0x16",
		"+dii_mem_order": "0x10",
		"+use_user_addrq": "1000"
            },
	    "label": [
		"all",
		"producer_consumer"
	    ]
	},
	"pcie_producer_consumer_m2_64B_600ns_dii_flag": {
	    "name": "concerto_fullsys_pcie_test",
	    "purpose": "test configurations: L3, m2, t1, b1, a1, I1, c0. 600 NS latency. DCE/DMI {10, 1, 1, 0} 4KB transfer. Random fixed AXID",
	    "config": [
		"hw_config_nxpauto_v7",
		"hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"
	    ],
	    "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+ioaiu_en": "0n1",
		"+dmi_alloc_dis": "1",
                "+force_allocate_txn":"1",
                "+force_cacheable_txn":"1",
		"+k_sim_timeout": "2",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_interbeatdly_dis": "1",
		"k_ace_slave_random_dly_dis": "1",
		"k_ace_slave_read_data_chnl_delay_max": "780",	
		"k_ace_slave_write_resp_chnl_delay_max": "780",	
		"+perf_txn_size": "64",
		"+num_iter": "40",
		"+force_axid": "2",
		"+use_dii_addr": "1",
		"+axi_incr_wdata": "1",
		"+axi_mem_init_0": "1",
		"+axi_mem_random_non_cacheline_read_dis": "1",
		"+ace_transorder_mode": "2",
		"+dmi_mem_order": "0x16",
		"+dii_mem_order": "0x10",
		"+use_user_addrq": "1000"
            },
	    "label": [
		"all",
		"producer_consumer"
	    ]
	},
	"pcie_producer_consumer_m1_256B_0ns_dii_flag": {
	    "name": "concerto_fullsys_pcie_test",
	    "purpose": "test configurations: L0, m1, t1, b2, a1, I1, c0. 0 NS latency. DCE/DMI {10, 0, 0, 0} 4KB transfer. Random fixed AXID.",
	    "config": [
		"hw_config_nxpauto_v7",
		"hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"
	    ],
	    "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+ioaiu_en": "0n1",
		"+dmi_alloc_dis": "1",
		"+k_sim_timeout": "2",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+perf_txn_size": "256",
		"+num_iter": "40",
		"+force_axid": "2",
		"+use_dii_addr": "1",
		"+axi_incr_wdata": "1",
		"+axi_mem_init_0": "1",
		"+axi_mem_random_non_cacheline_read_dis": "1",
		"+ace_transorder_mode": "2",
		"+dmi_mem_order": "0x10",
		"+dii_mem_order": "0x18",
		"+use_user_addrq": "1000"
            },
	    "label": [
		"all",
		"producer_consumer"
	    ]
	},
	"pcie_producer_consumer_m1_256B_200ns_dii_flag": {
	    "name": "concerto_fullsys_pcie_test",
	    "purpose": "test configurations: L1, m1, t1, b2, a1, I1, c0. 200 NS latency. DCE/DMI {10, 0, 0, 0} 4KB transfer. Random fixed AXID",
	    "config": [
		"hw_config_nxpauto_v7",
		"hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"
	    ],
	    "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+ioaiu_en": "0n1",
		"+dmi_alloc_dis": "1",
		"+k_sim_timeout": "2",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_interbeatdly_dis": "1",
		"k_ace_slave_random_dly_dis": "1",
		"k_ace_slave_read_data_chnl_delay_max": "260",	
		"k_ace_slave_write_resp_chnl_delay_max": "260",	
		"+perf_txn_size": "256",
		"+num_iter": "40",
		"+force_axid": "2",
		"+use_dii_addr": "1",
		"+axi_incr_wdata": "1",
		"+axi_mem_init_0": "1",
		"+axi_mem_random_non_cacheline_read_dis": "1",
		"+ace_transorder_mode": "2",
		"+dmi_mem_order": "0x10",
		"+dii_mem_order": "0x18",
		"+use_user_addrq": "1000"
            },
	    "label": [
		"all",
		"producer_consumer"
	    ]
	},
	"pcie_producer_consumer_m1_256B_600ns_dii_flag": {
	    "name": "concerto_fullsys_pcie_test",
	    "purpose": "test configurations: L3, m1, t1, b2, a1, I1, c0. 600 NS latency. DCE/DMI {10, 0, 0, 0} 4KB transfer. Random fixed AXID",
	    "config": [
		"hw_config_nxpauto_v7",
		"hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"
	    ],
	    "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+ioaiu_en": "0n1",
		"+dmi_alloc_dis": "1",
		"+k_sim_timeout": "2",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_interbeatdly_dis": "1",
		"k_ace_slave_random_dly_dis": "1",
		"k_ace_slave_read_data_chnl_delay_max": "780",	
		"k_ace_slave_write_resp_chnl_delay_max": "780",	
		"+perf_txn_size": "256",
		"+num_iter": "40",
		"+force_axid": "2",
		"+use_dii_addr": "1",
		"+axi_incr_wdata": "1",
		"+axi_mem_init_0": "1",
		"+axi_mem_random_non_cacheline_read_dis": "1",
		"+ace_transorder_mode": "2",
		"+dmi_mem_order": "0x10",
		"+dii_mem_order": "0x18",
		"+use_user_addrq": "1000"
            },
	    "label": [
		"all",
		"producer_consumer"
	    ]
	},
	"pcie_producer_consumer_m2_256B_0ns_dii_flag": {
	    "name": "concerto_fullsys_pcie_test",
	    "purpose": "test configurations: L0, m2, t1, b2, a1, I1, c0. 0 NS latency. DCE/DMI {10, 1, 1, 0} 4KB transfer. Random fixed AXID.",
	    "config": [
		"hw_config_nxpauto_v7",
		"hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"
	    ],
	    "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+ioaiu_en": "0n1",
		"+dmi_alloc_dis": "1",
                "+force_allocate_txn":"1",
                "+force_cacheable_txn":"1",
		"+k_sim_timeout": "2",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+perf_txn_size": "256",
		"+num_iter": "40",
		"+use_dii_addr": "1",
		"+force_axid": "2",
		"+axi_incr_wdata": "1",
		"+axi_mem_init_0": "1",
		"+axi_mem_random_non_cacheline_read_dis": "1",
		"+ace_transorder_mode": "2",
		"+dmi_mem_order": "0x16",
		"+dii_mem_order": "0x10",
		"+use_user_addrq": "1000"
            },
	    "label": [
		"all",
		"producer_consumer"
	    ]
	},
	"pcie_producer_consumer_m2_256B_200ns_dii_flag": {
	    "name": "concerto_fullsys_pcie_test",
	    "purpose": "test configurations: L1, m2, t1, b2, a1, I1, c0. 200 NS latency. DCE/DMI {10, 1, 1, 0} 4KB transfer. Random fixed AXID",
	    "config": [
		"hw_config_nxpauto_v7",
		"hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"
	    ],
	    "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+ioaiu_en": "0n1",
		"+dmi_alloc_dis": "1",
                "+force_allocate_txn":"1",
                "+force_cacheable_txn":"1",
		"+k_sim_timeout": "2",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_interbeatdly_dis": "1",
		"k_ace_slave_random_dly_dis": "1",
		"k_ace_slave_read_data_chnl_delay_max": "260",	
		"k_ace_slave_write_resp_chnl_delay_max": "260",	
		"+perf_txn_size": "256",
		"+num_iter": "40",
		"+force_axid": "2",
		"+use_dii_addr": "1",
		"+axi_incr_wdata": "1",
		"+axi_mem_init_0": "1",
		"+axi_mem_random_non_cacheline_read_dis": "1",
		"+ace_transorder_mode": "2",
		"+dmi_mem_order": "0x16",
		"+dii_mem_order": "0x10",
		"+use_user_addrq": "1000"
            },
	    "label": [
		"all",
		"producer_consumer"
	    ]
	},
	"pcie_producer_consumer_m2_256B_600ns_dii_flag": {
	    "name": "concerto_fullsys_pcie_test",
	    "purpose": "test configurations: L3, m2, t1, b2, a1, I1, c0. 600 NS latency. DCE/DMI {10, 1, 1, 0} 4KB transfer. Random fixed AXID",
	    "config": [
		"hw_config_nxpauto_v7",
		"hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"
	    ],
	    "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+ioaiu_en": "0n1",
		"+dmi_alloc_dis": "1",
                "+force_allocate_txn":"1",
                "+force_cacheable_txn":"1",
		"+k_sim_timeout": "2",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_interbeatdly_dis": "1",
		"k_ace_slave_random_dly_dis": "1",
		"k_ace_slave_read_data_chnl_delay_max": "780",	
		"k_ace_slave_write_resp_chnl_delay_max": "780",	
		"+perf_txn_size": "256",
		"+num_iter": "40",
		"+force_axid": "2",
		"+use_dii_addr": "1",
		"+axi_incr_wdata": "1",
		"+axi_mem_init_0": "1",
		"+axi_mem_random_non_cacheline_read_dis": "1",
		"+ace_transorder_mode": "2",
		"+dmi_mem_order": "0x16",
		"+dii_mem_order": "0x10",
		"+use_user_addrq": "1000"
            },
	    "label": [
		"all",
		"producer_consumer"
	    ]
	},
	"pcie_producer_consumer_mixed_m2_64B_0ns_dmi_flag": {
	    "name": "concerto_fullsys_pcie_test",
	    "purpose": "test configurations: L0, m2, t1, b1, a1, I1, c0. 0 NS latency. DCE/DMI {10, 1, 1, 0} 4KB transfer. Random fixed AXID.  Mixed traffic from CAIU",
	    "config": [
		"hw_config_nxpauto_v7",
		"hw_config_nxpauto_v8","hw_config_nxpauto_v9","hw_config_nxpauto_v10","hw_config_nxpauto"
	    ],
	    "iter": 1,
            "plusargs": {
		"+chi_num_trans": "5000",
		"+chiaiu_en": "0",
		"+chiaiu_read_ratio": "60",
		"+chiaiu_write_ratio": "40",
		"+ioaiu_en": "0n1",
		"+dmi_alloc_dis": "1",
                "+force_allocate_txn":"1",
                "+force_cacheable_txn":"1",
		"+k_sim_timeout": "2",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+perf_txn_size": "64",
		"+num_iter": "64",
		"+force_axid": "2",
		"+use_dii_addr": "1",
		"+axi_incr_wdata": "1",
		"+axi_mem_init_0": "1",
		"+axi_mem_random_non_cacheline_read_dis": "1",
		"+ace_transorder_mode": "2",
		"+dmi_mem_order": "0x16",
		"+dii_mem_order": "0x10",
		"+use_user_addrq": "5000"
            },
	    "label": [
		"all",
		"producer_consumer"
	    ]
	}
	}
}

