

================================================================
== Vivado HLS Report for 'matrix_multiply_alt2'
================================================================
* Date:           Wed Aug  8 19:07:39 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        csynth
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  35.00|    27.694|        4.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   66|   66|   66|   66|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- a_col_loop_a_row_loop_b_col_loop  |   64|   64|         2|          1|          1|    64|    yes   |
        +------------------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_flatten1)
	3  / (!exitcond_flatten1)
3 --> 
	2  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 5 [1/1] (0.67ns)   --->   "%sum_mult = alloca [16 x float], align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:304]   --->   Operation 5 'alloca' 'sum_mult' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 6 [1/1] (0.65ns)   --->   "br label %1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:310]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 3.33>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i7 [ 0, %0 ], [ %indvar_flatten_next1, %ifBlock ]"   --->   Operation 7 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%Col_assign_2 = phi i3 [ 0, %0 ], [ %tmp_i_i_mid2_v, %ifBlock ]" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:316]   --->   Operation 8 'phi' 'Col_assign_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 [ 0, %0 ], [ %indvar_flatten_next, %ifBlock ]"   --->   Operation 9 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%Row_assign = phi i3 [ 0, %0 ], [ %tmp, %ifBlock ]" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 10 'phi' 'Row_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%Col_assign = phi i3 [ 0, %0 ], [ %c, %ifBlock ]"   --->   Operation 11 'phi' 'Col_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.81ns)   --->   "%exitcond_flatten1 = icmp eq i7 %indvar_flatten1, -64"   --->   Operation 12 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 13 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.77ns)   --->   "%indvar_flatten_next1 = add i7 %indvar_flatten1, 1"   --->   Operation 14 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %7, label %.reset7"   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.67ns)   --->   "%k = add i3 %Col_assign_2, 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:310]   --->   Operation 16 'add' 'k' <Predicate = (!exitcond_flatten1)> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.78ns)   --->   "%exitcond_flatten = icmp eq i6 %indvar_flatten, 16"   --->   Operation 17 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten1)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.20ns)   --->   "%Row_assign_mid = select i1 %exitcond_flatten, i3 0, i3 %Row_assign" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 18 'select' 'Row_assign_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.58ns)   --->   "%tmp_mid1 = icmp eq i3 %k, 0" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:322]   --->   Operation 19 'icmp' 'tmp_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.58ns)   --->   "%tmp6 = icmp eq i3 %Col_assign_2, 0" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:322]   --->   Operation 20 'icmp' 'tmp6' <Predicate = (!exitcond_flatten1)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.17ns)   --->   "%tmp_mid2 = select i1 %exitcond_flatten, i1 %tmp_mid1, i1 %tmp6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:322]   --->   Operation 21 'select' 'tmp_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.58ns)   --->   "%tmp_1_mid1 = icmp eq i3 %k, 3" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 22 'icmp' 'tmp_1_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.58ns)   --->   "%tmp_s = icmp eq i3 %Col_assign_2, 3" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 23 'icmp' 'tmp_s' <Predicate = (!exitcond_flatten1)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.17ns)   --->   "%tmp_1_mid2 = select i1 %exitcond_flatten, i1 %tmp_1_mid1, i1 %tmp_s" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 24 'select' 'tmp_1_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.20ns)   --->   "%tmp_i_i_mid2_v = select i1 %exitcond_flatten, i3 %k, i3 %Col_assign_2" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:316]   --->   Operation 25 'select' 'tmp_i_i_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_i_i_mid2_cast = zext i3 %tmp_i_i_mid2_v to i6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312]   --->   Operation 26 'zext' 'tmp_i_i_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node exitcond_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312]   --->   Operation 27 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.58ns)   --->   "%exitcond = icmp eq i3 %Col_assign, -4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312]   --->   Operation 28 'icmp' 'exitcond' <Predicate = (!exitcond_flatten1)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.28ns) (out node of the LUT)   --->   "%exitcond_mid = and i1 %exitcond, %not_exitcond_flatten" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312]   --->   Operation 29 'and' 'exitcond_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.67ns)   --->   "%r = add i3 %Row_assign_mid, 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:311]   --->   Operation 30 'add' 'r' <Predicate = (!exitcond_flatten1)> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node Col_assign_mid2)   --->   "%tmp_2 = or i1 %exitcond_mid, %exitcond_flatten" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312]   --->   Operation 31 'or' 'tmp_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.28ns) (out node of the LUT)   --->   "%Col_assign_mid2 = select i1 %tmp_2, i3 0, i3 %Col_assign" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312]   --->   Operation 32 'select' 'Col_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.20ns)   --->   "%tmp = select i1 %exitcond_mid, i3 %r, i3 %Row_assign_mid" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 33 'select' 'tmp' <Predicate = (!exitcond_flatten1)> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp, i2 0)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 34 'bitconcatenate' 'tmp_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i5 %tmp_1 to i6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:316]   --->   Operation 35 'zext' 'tmp_9_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.78ns)   --->   "%tmp_3 = add i6 %tmp_9_cast, %tmp_i_i_mid2_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:316]   --->   Operation 36 'add' 'tmp_3' <Predicate = (!exitcond_flatten1)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i6 %tmp_3 to i64" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:316]   --->   Operation 37 'zext' 'tmp_10_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [16 x float]* %A, i64 0, i64 %tmp_10_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:316]   --->   Operation 38 'getelementptr' 'A_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (0.67ns)   --->   "%cast_in_a = load float* %A_addr, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:316]   --->   Operation 39 'load' 'cast_in_a' <Predicate = (!exitcond_flatten1)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_i_i2_cast = zext i3 %Col_assign_mid2 to i6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312]   --->   Operation 40 'zext' 'tmp_i_i2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_4 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %Col_assign_mid2, i2 0)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312]   --->   Operation 41 'bitconcatenate' 'tmp_4' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i5 %tmp_4 to i6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:87->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:317]   --->   Operation 42 'zext' 'tmp_12_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.78ns)   --->   "%tmp_5 = add i6 %tmp_12_cast, %tmp_i_i_mid2_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:87->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:317]   --->   Operation 43 'add' 'tmp_5' <Predicate = (!exitcond_flatten1)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i6 %tmp_5 to i64" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:87->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:317]   --->   Operation 44 'zext' 'tmp_13_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [16 x float]* %A, i64 0, i64 %tmp_13_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:87->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:317]   --->   Operation 45 'getelementptr' 'A_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.78ns)   --->   "%tmp_8 = add i6 %tmp_9_cast, %tmp_i_i2_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:327]   --->   Operation 46 'add' 'tmp_8' <Predicate = (!exitcond_flatten1)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i6 %tmp_8 to i64" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:327]   --->   Operation 47 'zext' 'tmp_14_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [16 x float]* %C, i64 0, i64 %tmp_14_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:327]   --->   Operation 48 'getelementptr' 'C_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sum_mult_addr = getelementptr [16 x float]* %sum_mult, i64 0, i64 %tmp_14_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 49 'getelementptr' 'sum_mult_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (0.67ns)   --->   "%cast_in_b = load float* %A_addr_1, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:87->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:317]   --->   Operation 50 'load' 'cast_in_b' <Predicate = (!exitcond_flatten1)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %tmp_mid2, label %2, label %3" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:322]   --->   Operation 51 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (0.67ns)   --->   "%sum_mult_load = load float* %sum_mult_addr, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:327]   --->   Operation 52 'load' 'sum_mult_load' <Predicate = (!exitcond_flatten1 & !tmp_mid2)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %tmp_1_mid2, label %4, label %5" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 53 'br' <Predicate = (!exitcond_flatten1 & !tmp_mid2)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.67ns)   --->   "%c = add i3 %Col_assign_mid2, 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312]   --->   Operation 54 'add' 'c' <Predicate = (!exitcond_flatten1)> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.78ns)   --->   "%indvar_flatten_op = add i6 %indvar_flatten, 1"   --->   Operation 55 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten1)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.38ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i6 1, i6 %indvar_flatten_op"   --->   Operation 56 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten1)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 27.6>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @a_col_loop_a_row_loo)"   --->   Operation 57 'specloopname' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @a_row_loop_b_col_loo)"   --->   Operation 58 'specloopname' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312]   --->   Operation 59 'specloopname' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str7)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312]   --->   Operation 60 'specregionbegin' 'tmp_6' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:313]   --->   Operation 61 'specpipeline' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 62 [1/2] (0.67ns)   --->   "%cast_in_a = load float* %A_addr, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:316]   --->   Operation 62 'load' 'cast_in_a' <Predicate = (!exitcond_flatten1)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 63 [1/2] (0.67ns)   --->   "%cast_in_b = load float* %A_addr_1, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:87->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:317]   --->   Operation 63 'load' 'cast_in_b' <Predicate = (!exitcond_flatten1)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 64 [1/1] (10.5ns)   --->   "%mult = fmul float %cast_in_a, %cast_in_b" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:318]   --->   Operation 64 'fmul' 'mult' <Predicate = (!exitcond_flatten1)> <Delay = 10.5> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 0> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/2] (0.67ns)   --->   "%sum_mult_load = load float* %sum_mult_addr, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:327]   --->   Operation 65 'load' 'sum_mult_load' <Predicate = (!tmp_mid2)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 66 [1/1] (15.8ns)   --->   "%tmp_7 = fadd float %sum_mult_load, %mult" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:327]   --->   Operation 66 'fadd' 'tmp_7' <Predicate = (!tmp_mid2)> <Delay = 15.8> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 0> <II = 1> <Delay = 15.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.67ns)   --->   "store float %tmp_7, float* %sum_mult_addr, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:330]   --->   Operation 67 'store' <Predicate = (!tmp_mid2 & !tmp_1_mid2)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 68 'br' <Predicate = (!tmp_mid2 & !tmp_1_mid2)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.67ns)   --->   "store float %tmp_7, float* %C_addr, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:327]   --->   Operation 69 'store' <Predicate = (!tmp_mid2 & tmp_1_mid2)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br label %6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:328]   --->   Operation 70 'br' <Predicate = (!tmp_mid2 & tmp_1_mid2)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br label %ifBlock"   --->   Operation 71 'br' <Predicate = (!tmp_mid2)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.67ns)   --->   "store float %mult, float* %sum_mult_addr, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 72 'store' <Predicate = (tmp_mid2)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br label %ifBlock" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 73 'br' <Predicate = (tmp_mid2)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str7, i32 %tmp_6)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:332]   --->   Operation 74 'specregionend' 'empty' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 75 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "ret void" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 76 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_mult             (alloca           ) [ 00110]
StgValue_6           (br               ) [ 01110]
indvar_flatten1      (phi              ) [ 00100]
Col_assign_2         (phi              ) [ 00100]
indvar_flatten       (phi              ) [ 00100]
Row_assign           (phi              ) [ 00100]
Col_assign           (phi              ) [ 00100]
exitcond_flatten1    (icmp             ) [ 00110]
StgValue_13          (speclooptripcount) [ 00000]
indvar_flatten_next1 (add              ) [ 01110]
StgValue_15          (br               ) [ 00000]
k                    (add              ) [ 00000]
exitcond_flatten     (icmp             ) [ 00000]
Row_assign_mid       (select           ) [ 00000]
tmp_mid1             (icmp             ) [ 00000]
tmp6                 (icmp             ) [ 00000]
tmp_mid2             (select           ) [ 00110]
tmp_1_mid1           (icmp             ) [ 00000]
tmp_s                (icmp             ) [ 00000]
tmp_1_mid2           (select           ) [ 00110]
tmp_i_i_mid2_v       (select           ) [ 01110]
tmp_i_i_mid2_cast    (zext             ) [ 00000]
not_exitcond_flatten (xor              ) [ 00000]
exitcond             (icmp             ) [ 00000]
exitcond_mid         (and              ) [ 00000]
r                    (add              ) [ 00000]
tmp_2                (or               ) [ 00000]
Col_assign_mid2      (select           ) [ 00000]
tmp                  (select           ) [ 01110]
tmp_1                (bitconcatenate   ) [ 00000]
tmp_9_cast           (zext             ) [ 00000]
tmp_3                (add              ) [ 00000]
tmp_10_cast          (zext             ) [ 00000]
A_addr               (getelementptr    ) [ 00110]
tmp_i_i2_cast        (zext             ) [ 00000]
tmp_4                (bitconcatenate   ) [ 00000]
tmp_12_cast          (zext             ) [ 00000]
tmp_5                (add              ) [ 00000]
tmp_13_cast          (zext             ) [ 00000]
A_addr_1             (getelementptr    ) [ 00110]
tmp_8                (add              ) [ 00000]
tmp_14_cast          (zext             ) [ 00000]
C_addr               (getelementptr    ) [ 00110]
sum_mult_addr        (getelementptr    ) [ 00110]
StgValue_51          (br               ) [ 00000]
StgValue_53          (br               ) [ 00000]
c                    (add              ) [ 01110]
indvar_flatten_op    (add              ) [ 00000]
indvar_flatten_next  (select           ) [ 01110]
StgValue_57          (specloopname     ) [ 00000]
StgValue_58          (specloopname     ) [ 00000]
StgValue_59          (specloopname     ) [ 00000]
tmp_6                (specregionbegin  ) [ 00000]
StgValue_61          (specpipeline     ) [ 00000]
cast_in_a            (load             ) [ 00000]
cast_in_b            (load             ) [ 00000]
mult                 (fmul             ) [ 00000]
sum_mult_load        (load             ) [ 00000]
tmp_7                (fadd             ) [ 00000]
StgValue_67          (store            ) [ 00000]
StgValue_68          (br               ) [ 00000]
StgValue_69          (store            ) [ 00000]
StgValue_70          (br               ) [ 00000]
StgValue_71          (br               ) [ 00000]
StgValue_72          (store            ) [ 00000]
StgValue_73          (br               ) [ 00000]
empty                (specregionend    ) [ 00000]
StgValue_75          (br               ) [ 01110]
StgValue_76          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_col_loop_a_row_loo"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_row_loop_b_col_loo"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="sum_mult_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_mult/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="A_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="6" slack="0"/>
<pin id="66" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="4" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="0"/>
<pin id="95" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="96" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="0"/>
<pin id="98" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cast_in_a/2 cast_in_b/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="A_addr_1_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="6" slack="0"/>
<pin id="79" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="C_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="6" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="sum_mult_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="6" slack="0"/>
<pin id="93" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_mult_addr/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="1"/>
<pin id="106" dir="0" index="4" bw="4" slack="0"/>
<pin id="107" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="0"/>
<pin id="109" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sum_mult_load/2 StgValue_67/3 StgValue_72/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="StgValue_69_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="1"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_69/3 "/>
</bind>
</comp>

<comp id="115" class="1005" name="indvar_flatten1_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="1"/>
<pin id="117" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="indvar_flatten1_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="7" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="Col_assign_2_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="1"/>
<pin id="128" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="Col_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="Col_assign_2_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="3" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Col_assign_2/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="indvar_flatten_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="6" slack="1"/>
<pin id="139" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="indvar_flatten_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="6" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="Row_assign_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="1"/>
<pin id="150" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="Row_assign (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="Row_assign_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="3" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Row_assign/2 "/>
</bind>
</comp>

<comp id="159" class="1005" name="Col_assign_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="1"/>
<pin id="161" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="Col_assign (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="Col_assign_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="3" slack="0"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Col_assign/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_7_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="mult_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mult/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="exitcond_flatten1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="0" index="1" bw="7" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="indvar_flatten_next1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="k_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="exitcond_flatten_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="0" index="1" bw="6" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="Row_assign_mid_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="3" slack="0"/>
<pin id="213" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Row_assign_mid/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_mid1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp6_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp6/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_mid2_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_1_mid1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="0"/>
<pin id="239" dir="0" index="1" bw="3" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_mid1/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_s_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="0"/>
<pin id="245" dir="0" index="1" bw="3" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_1_mid2_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="1" slack="0"/>
<pin id="253" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1_mid2/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_i_i_mid2_v_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="3" slack="0"/>
<pin id="260" dir="0" index="2" bw="3" slack="0"/>
<pin id="261" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i_i_mid2_v/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_i_i_mid2_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="0"/>
<pin id="267" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_mid2_cast/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="not_exitcond_flatten_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="exitcond_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="3" slack="0"/>
<pin id="277" dir="0" index="1" bw="3" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="exitcond_mid_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_mid/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="r_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="Col_assign_mid2_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="3" slack="0"/>
<pin id="303" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Col_assign_mid2/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="3" slack="0"/>
<pin id="310" dir="0" index="2" bw="3" slack="0"/>
<pin id="311" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="0"/>
<pin id="317" dir="0" index="1" bw="3" slack="0"/>
<pin id="318" dir="0" index="2" bw="1" slack="0"/>
<pin id="319" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_9_cast_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="0"/>
<pin id="325" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_3_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="0"/>
<pin id="329" dir="0" index="1" bw="3" slack="0"/>
<pin id="330" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_10_cast_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="6" slack="0"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_i_i2_cast_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="0"/>
<pin id="340" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i2_cast/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_4_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="0"/>
<pin id="344" dir="0" index="1" bw="3" slack="0"/>
<pin id="345" dir="0" index="2" bw="1" slack="0"/>
<pin id="346" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_12_cast_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="0"/>
<pin id="352" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_5_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="0"/>
<pin id="356" dir="0" index="1" bw="3" slack="0"/>
<pin id="357" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_13_cast_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="6" slack="0"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_8_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="5" slack="0"/>
<pin id="367" dir="0" index="1" bw="3" slack="0"/>
<pin id="368" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_14_cast_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="6" slack="0"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="c_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="3" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="indvar_flatten_op_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="indvar_flatten_next_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="6" slack="0"/>
<pin id="393" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="397" class="1005" name="exitcond_flatten1_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="1"/>
<pin id="399" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="401" class="1005" name="indvar_flatten_next1_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="7" slack="0"/>
<pin id="403" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="406" class="1005" name="tmp_mid2_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_mid2 "/>
</bind>
</comp>

<comp id="410" class="1005" name="tmp_1_mid2_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1_mid2 "/>
</bind>
</comp>

<comp id="414" class="1005" name="tmp_i_i_mid2_v_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="3" slack="0"/>
<pin id="416" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="tmp_i_i_mid2_v "/>
</bind>
</comp>

<comp id="419" class="1005" name="tmp_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="3" slack="0"/>
<pin id="421" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="424" class="1005" name="A_addr_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="1"/>
<pin id="426" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="429" class="1005" name="A_addr_1_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="1"/>
<pin id="431" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="434" class="1005" name="C_addr_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="1"/>
<pin id="436" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="439" class="1005" name="sum_mult_addr_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="1"/>
<pin id="441" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sum_mult_addr "/>
</bind>
</comp>

<comp id="445" class="1005" name="c_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="3" slack="0"/>
<pin id="447" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="450" class="1005" name="indvar_flatten_next_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="0"/>
<pin id="452" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="34" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="34" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="34" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="34" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="99"><net_src comp="75" pin="3"/><net_sink comp="69" pin=2"/></net>

<net id="105"><net_src comp="89" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="100" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="170" pin="2"/><net_sink comp="100" pin=4"/></net>

<net id="176"><net_src comp="170" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="181"><net_src comp="69" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="69" pin="7"/><net_sink comp="177" pin=1"/></net>

<net id="183"><net_src comp="177" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="184"><net_src comp="177" pin="2"/><net_sink comp="100" pin=4"/></net>

<net id="189"><net_src comp="119" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="119" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="18" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="130" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="141" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="22" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="203" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="152" pin="4"/><net_sink comp="209" pin=2"/></net>

<net id="221"><net_src comp="197" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="8" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="130" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="8" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="203" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="217" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="223" pin="2"/><net_sink comp="229" pin=2"/></net>

<net id="241"><net_src comp="197" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="24" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="130" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="24" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="203" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="237" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="243" pin="2"/><net_sink comp="249" pin=2"/></net>

<net id="262"><net_src comp="203" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="197" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="130" pin="4"/><net_sink comp="257" pin=2"/></net>

<net id="268"><net_src comp="257" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="203" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="26" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="163" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="28" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="269" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="209" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="20" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="281" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="203" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="8" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="163" pin="4"/><net_sink comp="299" pin=2"/></net>

<net id="312"><net_src comp="281" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="287" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="209" pin="3"/><net_sink comp="307" pin=2"/></net>

<net id="320"><net_src comp="30" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="307" pin="3"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="32" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="326"><net_src comp="315" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="323" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="265" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="341"><net_src comp="299" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="30" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="299" pin="3"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="32" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="353"><net_src comp="342" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="265" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="369"><net_src comp="323" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="338" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="365" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="381"><net_src comp="299" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="20" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="141" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="36" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="203" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="36" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="383" pin="2"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="185" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="191" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="409"><net_src comp="229" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="249" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="257" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="422"><net_src comp="307" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="427"><net_src comp="62" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="432"><net_src comp="75" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="437"><net_src comp="82" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="442"><net_src comp="89" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="448"><net_src comp="377" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="453"><net_src comp="389" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="141" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {3 }
 - Input state : 
	Port: matrix_multiply_alt2 : A | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		StgValue_15 : 2
		k : 1
		exitcond_flatten : 1
		Row_assign_mid : 2
		tmp_mid1 : 2
		tmp6 : 1
		tmp_mid2 : 3
		tmp_1_mid1 : 2
		tmp_s : 1
		tmp_1_mid2 : 3
		tmp_i_i_mid2_v : 2
		tmp_i_i_mid2_cast : 3
		not_exitcond_flatten : 2
		exitcond : 1
		exitcond_mid : 2
		r : 3
		tmp_2 : 2
		Col_assign_mid2 : 2
		tmp : 2
		tmp_1 : 3
		tmp_9_cast : 4
		tmp_3 : 5
		tmp_10_cast : 6
		A_addr : 7
		cast_in_a : 8
		tmp_i_i2_cast : 3
		tmp_4 : 3
		tmp_12_cast : 4
		tmp_5 : 5
		tmp_13_cast : 6
		A_addr_1 : 7
		tmp_8 : 5
		tmp_14_cast : 6
		C_addr : 7
		sum_mult_addr : 7
		cast_in_b : 8
		StgValue_51 : 4
		sum_mult_load : 8
		StgValue_53 : 4
		c : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		mult : 1
		tmp_7 : 2
		StgValue_67 : 3
		StgValue_69 : 3
		StgValue_72 : 2
		empty : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |         tmp_7_fu_170        |    2    |   177   |   194   |
|----------|-----------------------------|---------|---------|---------|
|   fmul   |         mult_fu_177         |    3    |   128   |   135   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next1_fu_191 |    0    |    0    |    15   |
|          |           k_fu_197          |    0    |    0    |    11   |
|          |           r_fu_287          |    0    |    0    |    11   |
|    add   |         tmp_3_fu_327        |    0    |    0    |    15   |
|          |         tmp_5_fu_354        |    0    |    0    |    15   |
|          |         tmp_8_fu_365        |    0    |    0    |    15   |
|          |           c_fu_377          |    0    |    0    |    11   |
|          |   indvar_flatten_op_fu_383  |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten1_fu_185  |    0    |    0    |    11   |
|          |   exitcond_flatten_fu_203   |    0    |    0    |    11   |
|          |       tmp_mid1_fu_217       |    0    |    0    |    9    |
|   icmp   |         tmp6_fu_223         |    0    |    0    |    9    |
|          |      tmp_1_mid1_fu_237      |    0    |    0    |    9    |
|          |         tmp_s_fu_243        |    0    |    0    |    9    |
|          |       exitcond_fu_275       |    0    |    0    |    9    |
|----------|-----------------------------|---------|---------|---------|
|          |    Row_assign_mid_fu_209    |    0    |    0    |    3    |
|          |       tmp_mid2_fu_229       |    0    |    0    |    2    |
|          |      tmp_1_mid2_fu_249      |    0    |    0    |    2    |
|  select  |    tmp_i_i_mid2_v_fu_257    |    0    |    0    |    3    |
|          |    Col_assign_mid2_fu_299   |    0    |    0    |    3    |
|          |          tmp_fu_307         |    0    |    0    |    3    |
|          |  indvar_flatten_next_fu_389 |    0    |    0    |    6    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_269 |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    and   |     exitcond_mid_fu_281     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    or    |         tmp_2_fu_293        |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |   tmp_i_i_mid2_cast_fu_265  |    0    |    0    |    0    |
|          |      tmp_9_cast_fu_323      |    0    |    0    |    0    |
|          |      tmp_10_cast_fu_333     |    0    |    0    |    0    |
|   zext   |     tmp_i_i2_cast_fu_338    |    0    |    0    |    0    |
|          |      tmp_12_cast_fu_350     |    0    |    0    |    0    |
|          |      tmp_13_cast_fu_360     |    0    |    0    |    0    |
|          |      tmp_14_cast_fu_371     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_1_fu_315        |    0    |    0    |    0    |
|          |         tmp_4_fu_342        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    5    |   305   |   532   |
|----------|-----------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|sum_mult|    0   |   64   |    8   |
+--------+--------+--------+--------+
|  Total |    0   |   64   |    8   |
+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      A_addr_1_reg_429      |    4   |
|       A_addr_reg_424       |    4   |
|       C_addr_reg_434       |    4   |
|    Col_assign_2_reg_126    |    3   |
|     Col_assign_reg_159     |    3   |
|     Row_assign_reg_148     |    3   |
|          c_reg_445         |    3   |
|  exitcond_flatten1_reg_397 |    1   |
|   indvar_flatten1_reg_115  |    7   |
|indvar_flatten_next1_reg_401|    7   |
| indvar_flatten_next_reg_450|    6   |
|   indvar_flatten_reg_137   |    6   |
|    sum_mult_addr_reg_439   |    4   |
|     tmp_1_mid2_reg_410     |    1   |
|   tmp_i_i_mid2_v_reg_414   |    3   |
|      tmp_mid2_reg_406      |    1   |
|         tmp_reg_419        |    3   |
+----------------------------+--------+
|            Total           |   63   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_69 |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_69 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_100 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_100 |  p4  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||  2.624  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   305  |   532  |
|   Memory  |    0   |    -   |    -   |   64   |    8   |
|Multiplexer|    -   |    -   |    2   |    -   |   36   |
|  Register |    -   |    -   |    -   |   63   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |    2   |   432  |   576  |
+-----------+--------+--------+--------+--------+--------+
