# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/da1e/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/25b7/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/896c/hdl/verilog" --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_bias_5.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_buffer_1.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_buffer_2.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_buffer_3.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_buffer_4.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_buffer_5.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fadd_32ns_32ns_32_4_full_dsp_1.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fcmp_32ns_32ns_1_2_no_dsp_1.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fmul_32ns_32ns_32_3_max_dsp_1.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_input.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_1.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_2.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_3.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_4.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_0.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_1.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_2.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_3.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_4.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_5.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_0.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_1.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_2.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_3.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_4.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_5.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_6.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_7.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_8.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_9.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_10.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_11.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_12.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_13.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_14.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_15.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_16.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_17.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_18.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_19.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_20.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_21.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_22.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_23.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_24.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_25.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_26.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_27.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_28.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_29.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_30.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_31.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_32.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_33.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_34.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_35.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_36.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_37.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_38.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_39.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_40.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_41.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_42.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_43.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_44.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_45.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_46.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_47.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_0.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_1.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_2.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_3.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_4.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_5.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_6.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_7.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_8.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_9.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_10.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_11.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_12.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_13.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_14.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_15.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_16.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_17.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_18.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_19.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_20.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_21.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_22.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_23.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_24.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_25.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_26.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_27.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_28.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_29.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_30.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_31.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_32.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_33.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_34.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_35.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_0.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_1.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_2.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_3.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_4.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_5.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_6.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_7.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_8.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_9.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_10.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_11.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_12.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_13.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_14.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_15.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_16.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_17.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_18.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_19.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_20.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_21.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_22.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_23.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_0.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_1.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_2.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_3.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_4.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_5.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_7.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_8.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_9.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_regslice_both.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/ip/mlp_nn_ap_fadd_2_full_dsp_32.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/ip/mlp_nn_ap_fcmp_0_no_dsp_32.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/ip/mlp_nn_ap_fmul_1_max_dsp_32.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_mlp_nn_0_0/sim/design_1_mlp_nn_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/sim/bd_48ac.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_48ac_one_0.v" \

sv xil_defaultlib  --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/da1e/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/25b7/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/896c/hdl/verilog" --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_48ac_arsw_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_48ac_rsw_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_48ac_awsw_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_48ac_wsw_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_48ac_bsw_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_48ac_s00mmu_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_48ac_s00tr_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_48ac_s00sic_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_48ac_s00a2s_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_48ac_sarn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_48ac_srn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_48ac_s01mmu_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_48ac_s01tr_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_48ac_s01sic_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_48ac_s01a2s_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_48ac_sawn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_48ac_swn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_48ac_sbn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_48ac_m00s2a_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_48ac_m00arn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_48ac_m00rn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_48ac_m00awn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_48ac_m00wn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_48ac_m00bn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_48ac_m00e_0.sv" \

verilog xil_defaultlib  --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/da1e/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/25b7/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/896c/hdl/verilog" --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/sim/design_1_smartconnect_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../../project_1.srcs/sources_1/new/design_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
