Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Aug 21 14:23:48 2021
| Host         : DESKTOP-C3F5G4E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xcku040
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              13 |            3 |
| No           | Yes                   | No                     |               3 |            0 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               4 |            2 |
| Yes          | Yes                   | No                     |               6 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+-----------------------------------------+-------------------+------------------+----------------+
|        Clock Signal        |              Enable Signal              |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------+-----------------------------------------+-------------------+------------------+----------------+
|  reg_config_inst/clock_20k | reg_config_inst/i2c_data                |                   |                1 |              1 |
|  reg_config_inst/clock_20k | reg_config_inst/reg_index               | rst_n_IBUF_inst/O |                1 |              2 |
|  reg_config_inst/clock_20k | reg_config_inst/u1/E[0]                 | rst_n_IBUF_inst/O |                1 |              2 |
|  reg_config_inst/clock_20k |                                         | rst_n_IBUF_inst/O |                0 |              4 |
|  reg_config_inst/clock_20k | reg_config_inst/u1/cyc_count[5]_i_1_n_0 | rst_n_IBUF_inst/O |                2 |              6 |
|  sys_clk_IBUF_BUFG         |                                         | rst_n_IBUF_inst/O |                3 |             12 |
+----------------------------+-----------------------------------------+-------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     2 |
| 4      |                     1 |
| 6      |                     1 |
| 12     |                     1 |
+--------+-----------------------+


