// Library - 16nm_Tests, Cell - 6T_SDP_BANK_Test, View - schematic
// LAST TIME SAVED: Mar 10 20:09:50 2015
// NETLIST TIME: Apr  2 18:11:48 2015
`timescale 1ps / 1ps 

module cdsModule_94 ( RA_Ack, ReadAck, ReadData, WA_Ack, WD_Ack,
     WriteAck, RD_Ack, RRW, R_Address, WRW, W_Address, WriteData );

output  ReadAck, WriteAck;


output [4:0]  WA_Ack;
output [4:0]  RA_Ack;
output [7:0]  WD_Ack;
output [31:0]  ReadData;

input [31:0]  WriteData;
input [19:0]  R_Address;
input [7:0]  RD_Ack;
input [1:0]  RRW;
input [1:0]  WRW;
input [19:0]  W_Address;

// Buses in the design

wire  [31:0]  ReadDataT;

wire  [4:0]  cdsbus0;

wire  [7:0]  cdsbus1;

wire  [4:0]  cdsbus2;

wire  [19:0]  R_AddressT;

wire  [4:0]  WA_AckT;

wire  [31:0]  cdsbus3;

wire  [31:0]  cdsbus4;

wire  [7:0]  cdsbus5;

wire  [4:0]  RA_AckT;

wire  [19:0]  cdsbus6;

wire  [1:0]  RRWT;

wire  [19:0]  W_AddressT;

wire  [1:0]  WRWT;

wire  [7:0]  RD_AckT;

wire  [31:0]  WriteDataT;

wire  [1:0]  cdsbus7;

wire  [19:0]  cdsbus8;

wire  [1:0]  cdsbus9;

wire  [7:0]  WD_AckT;

// begin interface element definitions

wire cdsNet0;
wire cdsNet1;
reg mixedNet99999;
reg mixedNet99998;
reg mixedNet99994;
reg mixedNet99991;
reg mixedNet99990;
reg mixedNet99989;
reg mixedNet99988;
reg mixedNet99984;
reg mixedNet99983;
reg mixedNet99981;
reg mixedNet99979;
reg mixedNet99974;
reg mixedNet99972;
reg mixedNet99971;
reg mixedNet99970;
reg mixedNet99966;
reg mixedNet99962;
reg mixedNet99958;
reg mixedNet99957;
reg mixedNet99942;
reg mixedNet99935;
reg mixedNet99934;
reg mixedNet99933;
reg mixedNet99931;
reg mixedNet99930;
reg mixedNet99928;
reg mixedNet99919;
reg mixedNet99917;
reg mixedNet99915;
reg mixedNet99914;
reg mixedNet99912;
reg mixedNet99910;
reg mixedNet99907;
reg mixedNet99906;
reg mixedNet99904;
reg mixedNet99903;
reg mixedNet99902;
reg mixedNet99901;
reg mixedNet99899;
reg mixedNet99897;
reg mixedNet99896;
reg mixedNet99888;
reg mixedNet99887;
reg mixedNet99886;
reg mixedNet99885;
reg mixedNet99879;
reg mixedNet99876;
reg mixedNet99873;
reg mixedNet99872;
reg mixedNet99870;
reg mixedNet99869;
reg mixedNet99867;
assign cdsbus2[0] = mixedNet99999;
assign cdsbus0[2] = mixedNet99998;
assign cdsbus0[1] = mixedNet99994;
assign cdsNet0 = mixedNet99991;
assign cdsbus3[16] = mixedNet99990;
assign cdsbus3[19] = mixedNet99989;
assign cdsbus3[31] = mixedNet99988;
assign cdsbus0[4] = mixedNet99984;
assign cdsbus0[0] = mixedNet99983;
assign cdsbus3[30] = mixedNet99981;
assign cdsbus3[28] = mixedNet99979;
assign cdsbus3[20] = mixedNet99974;
assign cdsbus2[3] = mixedNet99972;
assign cdsbus3[17] = mixedNet99971;
assign cdsbus3[21] = mixedNet99970;
assign cdsbus3[11] = mixedNet99966;
assign cdsbus2[2] = mixedNet99962;
assign cdsbus3[10] = mixedNet99958;
assign cdsbus3[9] = mixedNet99957;
assign cdsbus3[14] = mixedNet99942;
assign cdsbus3[27] = mixedNet99935;
assign cdsbus3[8] = mixedNet99934;
assign cdsbus2[1] = mixedNet99933;
assign cdsbus3[7] = mixedNet99931;
assign cdsbus3[29] = mixedNet99930;
assign cdsbus3[4] = mixedNet99928;
assign cdsbus3[13] = mixedNet99919;
assign cdsbus3[22] = mixedNet99917;
assign cdsbus3[26] = mixedNet99915;
assign cdsbus3[5] = mixedNet99914;
assign cdsbus3[6] = mixedNet99912;
assign cdsbus1[1] = mixedNet99910;
assign cdsbus3[25] = mixedNet99907;
assign cdsbus1[0] = mixedNet99906;
assign cdsbus3[24] = mixedNet99904;
assign cdsbus3[18] = mixedNet99903;
assign cdsbus2[4] = mixedNet99902;
assign cdsbus3[23] = mixedNet99901;
assign cdsbus1[7] = mixedNet99899;
assign cdsbus3[3] = mixedNet99897;
assign cdsbus0[3] = mixedNet99896;
assign cdsbus3[2] = mixedNet99888;
assign cdsbus3[1] = mixedNet99887;
assign cdsbus3[0] = mixedNet99886;
assign cdsbus1[6] = mixedNet99885;
assign cdsbus1[5] = mixedNet99879;
assign cdsNet1 = mixedNet99876;
assign cdsbus3[15] = mixedNet99873;
assign cdsbus3[12] = mixedNet99872;
assign cdsbus1[4] = mixedNet99870;
assign cdsbus1[3] = mixedNet99869;
assign cdsbus1[2] = mixedNet99867;

// end interface element definitions



specify 
    specparam CDS_LIBNAME  = "16nm_Tests";
    specparam CDS_CELLNAME = "6T_SDP_BANK_Test";
    specparam CDS_VIEWNAME = "schematic";
endspecify

