.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* Red */
.set Red__0__DM__MASK, 0x38000
.set Red__0__DM__SHIFT, 15
.set Red__0__DR, CYREG_PRT1_DR
.set Red__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Red__0__HSIOM_MASK, 0x00F00000
.set Red__0__HSIOM_SHIFT, 20
.set Red__0__INTCFG, CYREG_PRT1_INTCFG
.set Red__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Red__0__MASK, 0x20
.set Red__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Red__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Red__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Red__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Red__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Red__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Red__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Red__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Red__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Red__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Red__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Red__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Red__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Red__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Red__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Red__0__PC, CYREG_PRT1_PC
.set Red__0__PC2, CYREG_PRT1_PC2
.set Red__0__PORT, 1
.set Red__0__PS, CYREG_PRT1_PS
.set Red__0__SHIFT, 5
.set Red__DR, CYREG_PRT1_DR
.set Red__INTCFG, CYREG_PRT1_INTCFG
.set Red__INTSTAT, CYREG_PRT1_INTSTAT
.set Red__MASK, 0x20
.set Red__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Red__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Red__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Red__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Red__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Red__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Red__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Red__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Red__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Red__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Red__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Red__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Red__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Red__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Red__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Red__PC, CYREG_PRT1_PC
.set Red__PC2, CYREG_PRT1_PC2
.set Red__PORT, 1
.set Red__PS, CYREG_PRT1_PS
.set Red__SHIFT, 5

/* Green */
.set Green__0__DM__MASK, 0x7000
.set Green__0__DM__SHIFT, 12
.set Green__0__DR, CYREG_PRT1_DR
.set Green__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Green__0__HSIOM_MASK, 0x000F0000
.set Green__0__HSIOM_SHIFT, 16
.set Green__0__INTCFG, CYREG_PRT1_INTCFG
.set Green__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Green__0__MASK, 0x10
.set Green__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Green__0__OUT_SEL_SHIFT, 8
.set Green__0__OUT_SEL_VAL, 0
.set Green__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Green__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Green__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Green__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Green__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Green__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Green__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Green__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Green__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Green__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Green__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Green__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Green__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Green__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Green__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Green__0__PC, CYREG_PRT1_PC
.set Green__0__PC2, CYREG_PRT1_PC2
.set Green__0__PORT, 1
.set Green__0__PS, CYREG_PRT1_PS
.set Green__0__SHIFT, 4
.set Green__DR, CYREG_PRT1_DR
.set Green__INTCFG, CYREG_PRT1_INTCFG
.set Green__INTSTAT, CYREG_PRT1_INTSTAT
.set Green__MASK, 0x10
.set Green__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Green__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Green__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Green__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Green__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Green__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Green__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Green__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Green__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Green__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Green__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Green__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Green__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Green__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Green__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Green__PC, CYREG_PRT1_PC
.set Green__PC2, CYREG_PRT1_PC2
.set Green__PORT, 1
.set Green__PS, CYREG_PRT1_PS
.set Green__SHIFT, 4

/* Yellow */
.set Yellow__0__DM__MASK, 0x1C0000
.set Yellow__0__DM__SHIFT, 18
.set Yellow__0__DR, CYREG_PRT1_DR
.set Yellow__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Yellow__0__HSIOM_MASK, 0x0F000000
.set Yellow__0__HSIOM_SHIFT, 24
.set Yellow__0__INTCFG, CYREG_PRT1_INTCFG
.set Yellow__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Yellow__0__MASK, 0x40
.set Yellow__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Yellow__0__OUT_SEL_SHIFT, 12
.set Yellow__0__OUT_SEL_VAL, 3
.set Yellow__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Yellow__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Yellow__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Yellow__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Yellow__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Yellow__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Yellow__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Yellow__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Yellow__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Yellow__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Yellow__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Yellow__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Yellow__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Yellow__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Yellow__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Yellow__0__PC, CYREG_PRT1_PC
.set Yellow__0__PC2, CYREG_PRT1_PC2
.set Yellow__0__PORT, 1
.set Yellow__0__PS, CYREG_PRT1_PS
.set Yellow__0__SHIFT, 6
.set Yellow__DR, CYREG_PRT1_DR
.set Yellow__INTCFG, CYREG_PRT1_INTCFG
.set Yellow__INTSTAT, CYREG_PRT1_INTSTAT
.set Yellow__MASK, 0x40
.set Yellow__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Yellow__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Yellow__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Yellow__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Yellow__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Yellow__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Yellow__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Yellow__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Yellow__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Yellow__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Yellow__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Yellow__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Yellow__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Yellow__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Yellow__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Yellow__PC, CYREG_PRT1_PC
.set Yellow__PC2, CYREG_PRT1_PC2
.set Yellow__PORT, 1
.set Yellow__PS, CYREG_PRT1_PS
.set Yellow__SHIFT, 6

/* FPGA_EN */
.set FPGA_EN__0__DM__MASK, 0xE00
.set FPGA_EN__0__DM__SHIFT, 9
.set FPGA_EN__0__DR, CYREG_PRT1_DR
.set FPGA_EN__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set FPGA_EN__0__HSIOM_MASK, 0x0000F000
.set FPGA_EN__0__HSIOM_SHIFT, 12
.set FPGA_EN__0__INTCFG, CYREG_PRT1_INTCFG
.set FPGA_EN__0__INTSTAT, CYREG_PRT1_INTSTAT
.set FPGA_EN__0__MASK, 0x08
.set FPGA_EN__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set FPGA_EN__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set FPGA_EN__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set FPGA_EN__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set FPGA_EN__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set FPGA_EN__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set FPGA_EN__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set FPGA_EN__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set FPGA_EN__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set FPGA_EN__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set FPGA_EN__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set FPGA_EN__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set FPGA_EN__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set FPGA_EN__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set FPGA_EN__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set FPGA_EN__0__PC, CYREG_PRT1_PC
.set FPGA_EN__0__PC2, CYREG_PRT1_PC2
.set FPGA_EN__0__PORT, 1
.set FPGA_EN__0__PS, CYREG_PRT1_PS
.set FPGA_EN__0__SHIFT, 3
.set FPGA_EN__DR, CYREG_PRT1_DR
.set FPGA_EN__INTCFG, CYREG_PRT1_INTCFG
.set FPGA_EN__INTSTAT, CYREG_PRT1_INTSTAT
.set FPGA_EN__MASK, 0x08
.set FPGA_EN__PA__CFG0, CYREG_UDB_PA1_CFG0
.set FPGA_EN__PA__CFG1, CYREG_UDB_PA1_CFG1
.set FPGA_EN__PA__CFG10, CYREG_UDB_PA1_CFG10
.set FPGA_EN__PA__CFG11, CYREG_UDB_PA1_CFG11
.set FPGA_EN__PA__CFG12, CYREG_UDB_PA1_CFG12
.set FPGA_EN__PA__CFG13, CYREG_UDB_PA1_CFG13
.set FPGA_EN__PA__CFG14, CYREG_UDB_PA1_CFG14
.set FPGA_EN__PA__CFG2, CYREG_UDB_PA1_CFG2
.set FPGA_EN__PA__CFG3, CYREG_UDB_PA1_CFG3
.set FPGA_EN__PA__CFG4, CYREG_UDB_PA1_CFG4
.set FPGA_EN__PA__CFG5, CYREG_UDB_PA1_CFG5
.set FPGA_EN__PA__CFG6, CYREG_UDB_PA1_CFG6
.set FPGA_EN__PA__CFG7, CYREG_UDB_PA1_CFG7
.set FPGA_EN__PA__CFG8, CYREG_UDB_PA1_CFG8
.set FPGA_EN__PA__CFG9, CYREG_UDB_PA1_CFG9
.set FPGA_EN__PC, CYREG_PRT1_PC
.set FPGA_EN__PC2, CYREG_PRT1_PC2
.set FPGA_EN__PORT, 1
.set FPGA_EN__PS, CYREG_PRT1_PS
.set FPGA_EN__SHIFT, 3

/* PCComms_rx */
.set PCComms_rx__0__DM__MASK, 0x07
.set PCComms_rx__0__DM__SHIFT, 0
.set PCComms_rx__0__DR, CYREG_PRT4_DR
.set PCComms_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set PCComms_rx__0__HSIOM_MASK, 0x0000000F
.set PCComms_rx__0__HSIOM_SHIFT, 0
.set PCComms_rx__0__INTCFG, CYREG_PRT4_INTCFG
.set PCComms_rx__0__INTSTAT, CYREG_PRT4_INTSTAT
.set PCComms_rx__0__MASK, 0x01
.set PCComms_rx__0__PC, CYREG_PRT4_PC
.set PCComms_rx__0__PC2, CYREG_PRT4_PC2
.set PCComms_rx__0__PORT, 4
.set PCComms_rx__0__PS, CYREG_PRT4_PS
.set PCComms_rx__0__SHIFT, 0
.set PCComms_rx__DR, CYREG_PRT4_DR
.set PCComms_rx__INTCFG, CYREG_PRT4_INTCFG
.set PCComms_rx__INTSTAT, CYREG_PRT4_INTSTAT
.set PCComms_rx__MASK, 0x01
.set PCComms_rx__PC, CYREG_PRT4_PC
.set PCComms_rx__PC2, CYREG_PRT4_PC2
.set PCComms_rx__PORT, 4
.set PCComms_rx__PS, CYREG_PRT4_PS
.set PCComms_rx__SHIFT, 0

/* PCComms_SCB */
.set PCComms_SCB__BIST_CONTROL, CYREG_SCB0_BIST_CONTROL
.set PCComms_SCB__BIST_DATA, CYREG_SCB0_BIST_DATA
.set PCComms_SCB__CTRL, CYREG_SCB0_CTRL
.set PCComms_SCB__EZ_DATA00, CYREG_SCB0_EZ_DATA00
.set PCComms_SCB__EZ_DATA01, CYREG_SCB0_EZ_DATA01
.set PCComms_SCB__EZ_DATA02, CYREG_SCB0_EZ_DATA02
.set PCComms_SCB__EZ_DATA03, CYREG_SCB0_EZ_DATA03
.set PCComms_SCB__EZ_DATA04, CYREG_SCB0_EZ_DATA04
.set PCComms_SCB__EZ_DATA05, CYREG_SCB0_EZ_DATA05
.set PCComms_SCB__EZ_DATA06, CYREG_SCB0_EZ_DATA06
.set PCComms_SCB__EZ_DATA07, CYREG_SCB0_EZ_DATA07
.set PCComms_SCB__EZ_DATA08, CYREG_SCB0_EZ_DATA08
.set PCComms_SCB__EZ_DATA09, CYREG_SCB0_EZ_DATA09
.set PCComms_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set PCComms_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set PCComms_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set PCComms_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set PCComms_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set PCComms_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set PCComms_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set PCComms_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set PCComms_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set PCComms_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set PCComms_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set PCComms_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set PCComms_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set PCComms_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set PCComms_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set PCComms_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set PCComms_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set PCComms_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set PCComms_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set PCComms_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set PCComms_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set PCComms_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set PCComms_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set PCComms_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set PCComms_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set PCComms_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set PCComms_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set PCComms_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set PCComms_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set PCComms_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set PCComms_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set PCComms_SCB__INTR_M, CYREG_SCB0_INTR_M
.set PCComms_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set PCComms_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set PCComms_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set PCComms_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set PCComms_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set PCComms_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set PCComms_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set PCComms_SCB__INTR_S, CYREG_SCB0_INTR_S
.set PCComms_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set PCComms_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set PCComms_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set PCComms_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set PCComms_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set PCComms_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set PCComms_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set PCComms_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set PCComms_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set PCComms_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set PCComms_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set PCComms_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set PCComms_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set PCComms_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set PCComms_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set PCComms_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set PCComms_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set PCComms_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set PCComms_SCB__SS0_POSISTION, 0
.set PCComms_SCB__SS1_POSISTION, 1
.set PCComms_SCB__SS2_POSISTION, 2
.set PCComms_SCB__SS3_POSISTION, 3
.set PCComms_SCB__STATUS, CYREG_SCB0_STATUS
.set PCComms_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set PCComms_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set PCComms_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set PCComms_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set PCComms_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set PCComms_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set PCComms_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set PCComms_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL

/* PCComms_SCB_IRQ */
.set PCComms_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set PCComms_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set PCComms_SCB_IRQ__INTC_MASK, 0x400
.set PCComms_SCB_IRQ__INTC_NUMBER, 10
.set PCComms_SCB_IRQ__INTC_PRIOR_MASK, 0xC00000
.set PCComms_SCB_IRQ__INTC_PRIOR_NUM, 3
.set PCComms_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set PCComms_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set PCComms_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* PCComms_SCBCLK */
.set PCComms_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set PCComms_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_A00
.set PCComms_SCBCLK__ENABLE_MASK, 0x80000000
.set PCComms_SCBCLK__MASK, 0x80000000
.set PCComms_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_A00

/* PCComms_tx */
.set PCComms_tx__0__DM__MASK, 0x38
.set PCComms_tx__0__DM__SHIFT, 3
.set PCComms_tx__0__DR, CYREG_PRT4_DR
.set PCComms_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set PCComms_tx__0__HSIOM_MASK, 0x000000F0
.set PCComms_tx__0__HSIOM_SHIFT, 4
.set PCComms_tx__0__INTCFG, CYREG_PRT4_INTCFG
.set PCComms_tx__0__INTSTAT, CYREG_PRT4_INTSTAT
.set PCComms_tx__0__MASK, 0x02
.set PCComms_tx__0__PC, CYREG_PRT4_PC
.set PCComms_tx__0__PC2, CYREG_PRT4_PC2
.set PCComms_tx__0__PORT, 4
.set PCComms_tx__0__PS, CYREG_PRT4_PS
.set PCComms_tx__0__SHIFT, 1
.set PCComms_tx__DR, CYREG_PRT4_DR
.set PCComms_tx__INTCFG, CYREG_PRT4_INTCFG
.set PCComms_tx__INTSTAT, CYREG_PRT4_INTSTAT
.set PCComms_tx__MASK, 0x02
.set PCComms_tx__PC, CYREG_PRT4_PC
.set PCComms_tx__PC2, CYREG_PRT4_PC2
.set PCComms_tx__PORT, 4
.set PCComms_tx__PS, CYREG_PRT4_PS
.set PCComms_tx__SHIFT, 1

/* Timer_1_TimerUDB */
.set Timer_1_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_1_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_1_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_1_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_1_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_1_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_1_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_1_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_UDB_W8_MSK_03
.set Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_03
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_03
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_UDB_W8_ST_03
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A0_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A1_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D0_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D1_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F0_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F1_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__A0_REG, CYREG_UDB_W8_A0_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__A1_REG, CYREG_UDB_W8_A1_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__D0_REG, CYREG_UDB_W8_D0_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__D1_REG, CYREG_UDB_W8_D1_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__F0_REG, CYREG_UDB_W8_F0_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__F1_REG, CYREG_UDB_W8_F1_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set Timer_1_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG, CYREG_UDB_W16_A0_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG, CYREG_UDB_W16_A1_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG, CYREG_UDB_W16_D0_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG, CYREG_UDB_W16_D1_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG, CYREG_UDB_W16_F0_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG, CYREG_UDB_W16_F1_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__A0_REG, CYREG_UDB_W8_A0_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__A1_REG, CYREG_UDB_W8_A1_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__D0_REG, CYREG_UDB_W8_D0_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__D1_REG, CYREG_UDB_W8_D1_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__F0_REG, CYREG_UDB_W8_F0_01
.set Timer_1_TimerUDB_sT32_timerdp_u1__F1_REG, CYREG_UDB_W8_F1_01
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG, CYREG_UDB_W16_A0_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG, CYREG_UDB_W16_A1_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG, CYREG_UDB_W16_D0_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG, CYREG_UDB_W16_D1_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG, CYREG_UDB_W16_F0_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG, CYREG_UDB_W16_F1_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__A0_A1_REG, CYREG_UDB_CAT16_A_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__A0_REG, CYREG_UDB_W8_A0_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__A1_REG, CYREG_UDB_W8_A1_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__D0_D1_REG, CYREG_UDB_CAT16_D_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__D0_REG, CYREG_UDB_W8_D0_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__D1_REG, CYREG_UDB_W8_D1_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__F0_F1_REG, CYREG_UDB_CAT16_F_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__F0_REG, CYREG_UDB_W8_F0_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__F1_REG, CYREG_UDB_W8_F1_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set Timer_1_TimerUDB_sT32_timerdp_u2__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set Timer_1_TimerUDB_sT32_timerdp_u3__A0_A1_REG, CYREG_UDB_CAT16_A_03
.set Timer_1_TimerUDB_sT32_timerdp_u3__A0_REG, CYREG_UDB_W8_A0_03
.set Timer_1_TimerUDB_sT32_timerdp_u3__A1_REG, CYREG_UDB_W8_A1_03
.set Timer_1_TimerUDB_sT32_timerdp_u3__D0_D1_REG, CYREG_UDB_CAT16_D_03
.set Timer_1_TimerUDB_sT32_timerdp_u3__D0_REG, CYREG_UDB_W8_D0_03
.set Timer_1_TimerUDB_sT32_timerdp_u3__D1_REG, CYREG_UDB_W8_D1_03
.set Timer_1_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set Timer_1_TimerUDB_sT32_timerdp_u3__F0_F1_REG, CYREG_UDB_CAT16_F_03
.set Timer_1_TimerUDB_sT32_timerdp_u3__F0_REG, CYREG_UDB_W8_F0_03
.set Timer_1_TimerUDB_sT32_timerdp_u3__F1_REG, CYREG_UDB_W8_F1_03
.set Timer_1_TimerUDB_sT32_timerdp_u3__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set Timer_1_TimerUDB_sT32_timerdp_u3__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03

/* Limit_LS */
.set Limit_LS__0__DM__MASK, 0x1C0
.set Limit_LS__0__DM__SHIFT, 6
.set Limit_LS__0__DR, CYREG_PRT2_DR
.set Limit_LS__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Limit_LS__0__HSIOM_MASK, 0x00000F00
.set Limit_LS__0__HSIOM_SHIFT, 8
.set Limit_LS__0__INTCFG, CYREG_PRT2_INTCFG
.set Limit_LS__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Limit_LS__0__MASK, 0x04
.set Limit_LS__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Limit_LS__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Limit_LS__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Limit_LS__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Limit_LS__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Limit_LS__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Limit_LS__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Limit_LS__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Limit_LS__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Limit_LS__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Limit_LS__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Limit_LS__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Limit_LS__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Limit_LS__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Limit_LS__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Limit_LS__0__PC, CYREG_PRT2_PC
.set Limit_LS__0__PC2, CYREG_PRT2_PC2
.set Limit_LS__0__PORT, 2
.set Limit_LS__0__PS, CYREG_PRT2_PS
.set Limit_LS__0__SHIFT, 2
.set Limit_LS__DR, CYREG_PRT2_DR
.set Limit_LS__INTCFG, CYREG_PRT2_INTCFG
.set Limit_LS__INTSTAT, CYREG_PRT2_INTSTAT
.set Limit_LS__MASK, 0x04
.set Limit_LS__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Limit_LS__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Limit_LS__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Limit_LS__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Limit_LS__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Limit_LS__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Limit_LS__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Limit_LS__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Limit_LS__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Limit_LS__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Limit_LS__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Limit_LS__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Limit_LS__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Limit_LS__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Limit_LS__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Limit_LS__PC, CYREG_PRT2_PC
.set Limit_LS__PC2, CYREG_PRT2_PC2
.set Limit_LS__PORT, 2
.set Limit_LS__PS, CYREG_PRT2_PS
.set Limit_LS__SHIFT, 2

/* Limit_LT */
.set Limit_LT__0__DM__MASK, 0x07
.set Limit_LT__0__DM__SHIFT, 0
.set Limit_LT__0__DR, CYREG_PRT2_DR
.set Limit_LT__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Limit_LT__0__HSIOM_MASK, 0x0000000F
.set Limit_LT__0__HSIOM_SHIFT, 0
.set Limit_LT__0__INTCFG, CYREG_PRT2_INTCFG
.set Limit_LT__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Limit_LT__0__MASK, 0x01
.set Limit_LT__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Limit_LT__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Limit_LT__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Limit_LT__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Limit_LT__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Limit_LT__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Limit_LT__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Limit_LT__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Limit_LT__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Limit_LT__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Limit_LT__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Limit_LT__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Limit_LT__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Limit_LT__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Limit_LT__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Limit_LT__0__PC, CYREG_PRT2_PC
.set Limit_LT__0__PC2, CYREG_PRT2_PC2
.set Limit_LT__0__PORT, 2
.set Limit_LT__0__PS, CYREG_PRT2_PS
.set Limit_LT__0__SHIFT, 0
.set Limit_LT__DR, CYREG_PRT2_DR
.set Limit_LT__INTCFG, CYREG_PRT2_INTCFG
.set Limit_LT__INTSTAT, CYREG_PRT2_INTSTAT
.set Limit_LT__MASK, 0x01
.set Limit_LT__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Limit_LT__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Limit_LT__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Limit_LT__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Limit_LT__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Limit_LT__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Limit_LT__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Limit_LT__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Limit_LT__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Limit_LT__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Limit_LT__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Limit_LT__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Limit_LT__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Limit_LT__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Limit_LT__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Limit_LT__PC, CYREG_PRT2_PC
.set Limit_LT__PC2, CYREG_PRT2_PC2
.set Limit_LT__PORT, 2
.set Limit_LT__PS, CYREG_PRT2_PS
.set Limit_LT__SHIFT, 0

/* Limit_RS */
.set Limit_RS__0__DM__MASK, 0xE00
.set Limit_RS__0__DM__SHIFT, 9
.set Limit_RS__0__DR, CYREG_PRT2_DR
.set Limit_RS__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Limit_RS__0__HSIOM_MASK, 0x0000F000
.set Limit_RS__0__HSIOM_SHIFT, 12
.set Limit_RS__0__INTCFG, CYREG_PRT2_INTCFG
.set Limit_RS__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Limit_RS__0__MASK, 0x08
.set Limit_RS__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Limit_RS__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Limit_RS__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Limit_RS__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Limit_RS__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Limit_RS__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Limit_RS__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Limit_RS__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Limit_RS__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Limit_RS__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Limit_RS__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Limit_RS__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Limit_RS__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Limit_RS__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Limit_RS__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Limit_RS__0__PC, CYREG_PRT2_PC
.set Limit_RS__0__PC2, CYREG_PRT2_PC2
.set Limit_RS__0__PORT, 2
.set Limit_RS__0__PS, CYREG_PRT2_PS
.set Limit_RS__0__SHIFT, 3
.set Limit_RS__DR, CYREG_PRT2_DR
.set Limit_RS__INTCFG, CYREG_PRT2_INTCFG
.set Limit_RS__INTSTAT, CYREG_PRT2_INTSTAT
.set Limit_RS__MASK, 0x08
.set Limit_RS__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Limit_RS__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Limit_RS__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Limit_RS__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Limit_RS__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Limit_RS__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Limit_RS__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Limit_RS__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Limit_RS__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Limit_RS__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Limit_RS__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Limit_RS__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Limit_RS__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Limit_RS__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Limit_RS__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Limit_RS__PC, CYREG_PRT2_PC
.set Limit_RS__PC2, CYREG_PRT2_PC2
.set Limit_RS__PORT, 2
.set Limit_RS__PS, CYREG_PRT2_PS
.set Limit_RS__SHIFT, 3

/* Limit_RT */
.set Limit_RT__0__DM__MASK, 0x38
.set Limit_RT__0__DM__SHIFT, 3
.set Limit_RT__0__DR, CYREG_PRT2_DR
.set Limit_RT__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Limit_RT__0__HSIOM_MASK, 0x000000F0
.set Limit_RT__0__HSIOM_SHIFT, 4
.set Limit_RT__0__INTCFG, CYREG_PRT2_INTCFG
.set Limit_RT__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Limit_RT__0__MASK, 0x02
.set Limit_RT__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Limit_RT__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Limit_RT__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Limit_RT__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Limit_RT__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Limit_RT__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Limit_RT__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Limit_RT__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Limit_RT__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Limit_RT__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Limit_RT__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Limit_RT__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Limit_RT__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Limit_RT__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Limit_RT__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Limit_RT__0__PC, CYREG_PRT2_PC
.set Limit_RT__0__PC2, CYREG_PRT2_PC2
.set Limit_RT__0__PORT, 2
.set Limit_RT__0__PS, CYREG_PRT2_PS
.set Limit_RT__0__SHIFT, 1
.set Limit_RT__DR, CYREG_PRT2_DR
.set Limit_RT__INTCFG, CYREG_PRT2_INTCFG
.set Limit_RT__INTSTAT, CYREG_PRT2_INTSTAT
.set Limit_RT__MASK, 0x02
.set Limit_RT__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Limit_RT__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Limit_RT__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Limit_RT__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Limit_RT__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Limit_RT__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Limit_RT__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Limit_RT__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Limit_RT__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Limit_RT__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Limit_RT__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Limit_RT__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Limit_RT__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Limit_RT__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Limit_RT__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Limit_RT__PC, CYREG_PRT2_PC
.set Limit_RT__PC2, CYREG_PRT2_PC2
.set Limit_RT__PORT, 2
.set Limit_RT__PS, CYREG_PRT2_PS
.set Limit_RT__SHIFT, 1

/* MotorComms_rx */
.set MotorComms_rx__0__DM__MASK, 0x7000
.set MotorComms_rx__0__DM__SHIFT, 12
.set MotorComms_rx__0__DR, CYREG_PRT0_DR
.set MotorComms_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set MotorComms_rx__0__HSIOM_MASK, 0x000F0000
.set MotorComms_rx__0__HSIOM_SHIFT, 16
.set MotorComms_rx__0__INTCFG, CYREG_PRT0_INTCFG
.set MotorComms_rx__0__INTSTAT, CYREG_PRT0_INTSTAT
.set MotorComms_rx__0__MASK, 0x10
.set MotorComms_rx__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set MotorComms_rx__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set MotorComms_rx__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set MotorComms_rx__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set MotorComms_rx__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set MotorComms_rx__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set MotorComms_rx__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set MotorComms_rx__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set MotorComms_rx__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set MotorComms_rx__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set MotorComms_rx__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set MotorComms_rx__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set MotorComms_rx__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set MotorComms_rx__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set MotorComms_rx__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set MotorComms_rx__0__PC, CYREG_PRT0_PC
.set MotorComms_rx__0__PC2, CYREG_PRT0_PC2
.set MotorComms_rx__0__PORT, 0
.set MotorComms_rx__0__PS, CYREG_PRT0_PS
.set MotorComms_rx__0__SHIFT, 4
.set MotorComms_rx__DR, CYREG_PRT0_DR
.set MotorComms_rx__INTCFG, CYREG_PRT0_INTCFG
.set MotorComms_rx__INTSTAT, CYREG_PRT0_INTSTAT
.set MotorComms_rx__MASK, 0x10
.set MotorComms_rx__PA__CFG0, CYREG_UDB_PA0_CFG0
.set MotorComms_rx__PA__CFG1, CYREG_UDB_PA0_CFG1
.set MotorComms_rx__PA__CFG10, CYREG_UDB_PA0_CFG10
.set MotorComms_rx__PA__CFG11, CYREG_UDB_PA0_CFG11
.set MotorComms_rx__PA__CFG12, CYREG_UDB_PA0_CFG12
.set MotorComms_rx__PA__CFG13, CYREG_UDB_PA0_CFG13
.set MotorComms_rx__PA__CFG14, CYREG_UDB_PA0_CFG14
.set MotorComms_rx__PA__CFG2, CYREG_UDB_PA0_CFG2
.set MotorComms_rx__PA__CFG3, CYREG_UDB_PA0_CFG3
.set MotorComms_rx__PA__CFG4, CYREG_UDB_PA0_CFG4
.set MotorComms_rx__PA__CFG5, CYREG_UDB_PA0_CFG5
.set MotorComms_rx__PA__CFG6, CYREG_UDB_PA0_CFG6
.set MotorComms_rx__PA__CFG7, CYREG_UDB_PA0_CFG7
.set MotorComms_rx__PA__CFG8, CYREG_UDB_PA0_CFG8
.set MotorComms_rx__PA__CFG9, CYREG_UDB_PA0_CFG9
.set MotorComms_rx__PC, CYREG_PRT0_PC
.set MotorComms_rx__PC2, CYREG_PRT0_PC2
.set MotorComms_rx__PORT, 0
.set MotorComms_rx__PS, CYREG_PRT0_PS
.set MotorComms_rx__SHIFT, 4

/* MotorComms_SCB */
.set MotorComms_SCB__BIST_CONTROL, CYREG_SCB1_BIST_CONTROL
.set MotorComms_SCB__BIST_DATA, CYREG_SCB1_BIST_DATA
.set MotorComms_SCB__CTRL, CYREG_SCB1_CTRL
.set MotorComms_SCB__EZ_DATA00, CYREG_SCB1_EZ_DATA00
.set MotorComms_SCB__EZ_DATA01, CYREG_SCB1_EZ_DATA01
.set MotorComms_SCB__EZ_DATA02, CYREG_SCB1_EZ_DATA02
.set MotorComms_SCB__EZ_DATA03, CYREG_SCB1_EZ_DATA03
.set MotorComms_SCB__EZ_DATA04, CYREG_SCB1_EZ_DATA04
.set MotorComms_SCB__EZ_DATA05, CYREG_SCB1_EZ_DATA05
.set MotorComms_SCB__EZ_DATA06, CYREG_SCB1_EZ_DATA06
.set MotorComms_SCB__EZ_DATA07, CYREG_SCB1_EZ_DATA07
.set MotorComms_SCB__EZ_DATA08, CYREG_SCB1_EZ_DATA08
.set MotorComms_SCB__EZ_DATA09, CYREG_SCB1_EZ_DATA09
.set MotorComms_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set MotorComms_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set MotorComms_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set MotorComms_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set MotorComms_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set MotorComms_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set MotorComms_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set MotorComms_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set MotorComms_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set MotorComms_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set MotorComms_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set MotorComms_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set MotorComms_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set MotorComms_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set MotorComms_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set MotorComms_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set MotorComms_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set MotorComms_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set MotorComms_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set MotorComms_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set MotorComms_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set MotorComms_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set MotorComms_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set MotorComms_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set MotorComms_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set MotorComms_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set MotorComms_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set MotorComms_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set MotorComms_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set MotorComms_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set MotorComms_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set MotorComms_SCB__INTR_M, CYREG_SCB1_INTR_M
.set MotorComms_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set MotorComms_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set MotorComms_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set MotorComms_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set MotorComms_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set MotorComms_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set MotorComms_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set MotorComms_SCB__INTR_S, CYREG_SCB1_INTR_S
.set MotorComms_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set MotorComms_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set MotorComms_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set MotorComms_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set MotorComms_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set MotorComms_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set MotorComms_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set MotorComms_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set MotorComms_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set MotorComms_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set MotorComms_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set MotorComms_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set MotorComms_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set MotorComms_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set MotorComms_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set MotorComms_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set MotorComms_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set MotorComms_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set MotorComms_SCB__SS0_POSISTION, 0
.set MotorComms_SCB__SS1_POSISTION, 1
.set MotorComms_SCB__SS2_POSISTION, 2
.set MotorComms_SCB__SS3_POSISTION, 3
.set MotorComms_SCB__STATUS, CYREG_SCB1_STATUS
.set MotorComms_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set MotorComms_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set MotorComms_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set MotorComms_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set MotorComms_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set MotorComms_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set MotorComms_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set MotorComms_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL

/* MotorComms_SCBCLK */
.set MotorComms_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set MotorComms_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_B00
.set MotorComms_SCBCLK__ENABLE_MASK, 0x80000000
.set MotorComms_SCBCLK__MASK, 0x80000000
.set MotorComms_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_B00

/* MotorComms_tx */
.set MotorComms_tx__0__DM__MASK, 0x38000
.set MotorComms_tx__0__DM__SHIFT, 15
.set MotorComms_tx__0__DR, CYREG_PRT0_DR
.set MotorComms_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set MotorComms_tx__0__HSIOM_MASK, 0x00F00000
.set MotorComms_tx__0__HSIOM_SHIFT, 20
.set MotorComms_tx__0__INTCFG, CYREG_PRT0_INTCFG
.set MotorComms_tx__0__INTSTAT, CYREG_PRT0_INTSTAT
.set MotorComms_tx__0__MASK, 0x20
.set MotorComms_tx__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set MotorComms_tx__0__OUT_SEL_SHIFT, 10
.set MotorComms_tx__0__OUT_SEL_VAL, -1
.set MotorComms_tx__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set MotorComms_tx__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set MotorComms_tx__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set MotorComms_tx__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set MotorComms_tx__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set MotorComms_tx__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set MotorComms_tx__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set MotorComms_tx__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set MotorComms_tx__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set MotorComms_tx__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set MotorComms_tx__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set MotorComms_tx__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set MotorComms_tx__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set MotorComms_tx__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set MotorComms_tx__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set MotorComms_tx__0__PC, CYREG_PRT0_PC
.set MotorComms_tx__0__PC2, CYREG_PRT0_PC2
.set MotorComms_tx__0__PORT, 0
.set MotorComms_tx__0__PS, CYREG_PRT0_PS
.set MotorComms_tx__0__SHIFT, 5
.set MotorComms_tx__DR, CYREG_PRT0_DR
.set MotorComms_tx__INTCFG, CYREG_PRT0_INTCFG
.set MotorComms_tx__INTSTAT, CYREG_PRT0_INTSTAT
.set MotorComms_tx__MASK, 0x20
.set MotorComms_tx__PA__CFG0, CYREG_UDB_PA0_CFG0
.set MotorComms_tx__PA__CFG1, CYREG_UDB_PA0_CFG1
.set MotorComms_tx__PA__CFG10, CYREG_UDB_PA0_CFG10
.set MotorComms_tx__PA__CFG11, CYREG_UDB_PA0_CFG11
.set MotorComms_tx__PA__CFG12, CYREG_UDB_PA0_CFG12
.set MotorComms_tx__PA__CFG13, CYREG_UDB_PA0_CFG13
.set MotorComms_tx__PA__CFG14, CYREG_UDB_PA0_CFG14
.set MotorComms_tx__PA__CFG2, CYREG_UDB_PA0_CFG2
.set MotorComms_tx__PA__CFG3, CYREG_UDB_PA0_CFG3
.set MotorComms_tx__PA__CFG4, CYREG_UDB_PA0_CFG4
.set MotorComms_tx__PA__CFG5, CYREG_UDB_PA0_CFG5
.set MotorComms_tx__PA__CFG6, CYREG_UDB_PA0_CFG6
.set MotorComms_tx__PA__CFG7, CYREG_UDB_PA0_CFG7
.set MotorComms_tx__PA__CFG8, CYREG_UDB_PA0_CFG8
.set MotorComms_tx__PA__CFG9, CYREG_UDB_PA0_CFG9
.set MotorComms_tx__PC, CYREG_PRT0_PC
.set MotorComms_tx__PC2, CYREG_PRT0_PC2
.set MotorComms_tx__PORT, 0
.set MotorComms_tx__PS, CYREG_PRT0_PS
.set MotorComms_tx__SHIFT, 5

/* OpenExhaust */
.set OpenExhaust__0__DM__MASK, 0x7000
.set OpenExhaust__0__DM__SHIFT, 12
.set OpenExhaust__0__DR, CYREG_PRT3_DR
.set OpenExhaust__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set OpenExhaust__0__HSIOM_MASK, 0x000F0000
.set OpenExhaust__0__HSIOM_SHIFT, 16
.set OpenExhaust__0__INTCFG, CYREG_PRT3_INTCFG
.set OpenExhaust__0__INTSTAT, CYREG_PRT3_INTSTAT
.set OpenExhaust__0__MASK, 0x10
.set OpenExhaust__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set OpenExhaust__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set OpenExhaust__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set OpenExhaust__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set OpenExhaust__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set OpenExhaust__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set OpenExhaust__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set OpenExhaust__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set OpenExhaust__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set OpenExhaust__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set OpenExhaust__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set OpenExhaust__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set OpenExhaust__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set OpenExhaust__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set OpenExhaust__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set OpenExhaust__0__PC, CYREG_PRT3_PC
.set OpenExhaust__0__PC2, CYREG_PRT3_PC2
.set OpenExhaust__0__PORT, 3
.set OpenExhaust__0__PS, CYREG_PRT3_PS
.set OpenExhaust__0__SHIFT, 4
.set OpenExhaust__DR, CYREG_PRT3_DR
.set OpenExhaust__INTCFG, CYREG_PRT3_INTCFG
.set OpenExhaust__INTSTAT, CYREG_PRT3_INTSTAT
.set OpenExhaust__MASK, 0x10
.set OpenExhaust__PA__CFG0, CYREG_UDB_PA3_CFG0
.set OpenExhaust__PA__CFG1, CYREG_UDB_PA3_CFG1
.set OpenExhaust__PA__CFG10, CYREG_UDB_PA3_CFG10
.set OpenExhaust__PA__CFG11, CYREG_UDB_PA3_CFG11
.set OpenExhaust__PA__CFG12, CYREG_UDB_PA3_CFG12
.set OpenExhaust__PA__CFG13, CYREG_UDB_PA3_CFG13
.set OpenExhaust__PA__CFG14, CYREG_UDB_PA3_CFG14
.set OpenExhaust__PA__CFG2, CYREG_UDB_PA3_CFG2
.set OpenExhaust__PA__CFG3, CYREG_UDB_PA3_CFG3
.set OpenExhaust__PA__CFG4, CYREG_UDB_PA3_CFG4
.set OpenExhaust__PA__CFG5, CYREG_UDB_PA3_CFG5
.set OpenExhaust__PA__CFG6, CYREG_UDB_PA3_CFG6
.set OpenExhaust__PA__CFG7, CYREG_UDB_PA3_CFG7
.set OpenExhaust__PA__CFG8, CYREG_UDB_PA3_CFG8
.set OpenExhaust__PA__CFG9, CYREG_UDB_PA3_CFG9
.set OpenExhaust__PC, CYREG_PRT3_PC
.set OpenExhaust__PC2, CYREG_PRT3_PC2
.set OpenExhaust__PORT, 3
.set OpenExhaust__PS, CYREG_PRT3_PS
.set OpenExhaust__SHIFT, 4

/* CloseExhaust */
.set CloseExhaust__0__DM__MASK, 0x1C0000
.set CloseExhaust__0__DM__SHIFT, 18
.set CloseExhaust__0__DR, CYREG_PRT3_DR
.set CloseExhaust__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set CloseExhaust__0__HSIOM_MASK, 0x0F000000
.set CloseExhaust__0__HSIOM_SHIFT, 24
.set CloseExhaust__0__INTCFG, CYREG_PRT3_INTCFG
.set CloseExhaust__0__INTSTAT, CYREG_PRT3_INTSTAT
.set CloseExhaust__0__MASK, 0x40
.set CloseExhaust__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set CloseExhaust__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set CloseExhaust__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set CloseExhaust__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set CloseExhaust__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set CloseExhaust__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set CloseExhaust__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set CloseExhaust__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set CloseExhaust__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set CloseExhaust__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set CloseExhaust__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set CloseExhaust__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set CloseExhaust__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set CloseExhaust__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set CloseExhaust__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set CloseExhaust__0__PC, CYREG_PRT3_PC
.set CloseExhaust__0__PC2, CYREG_PRT3_PC2
.set CloseExhaust__0__PORT, 3
.set CloseExhaust__0__PS, CYREG_PRT3_PS
.set CloseExhaust__0__SHIFT, 6
.set CloseExhaust__DR, CYREG_PRT3_DR
.set CloseExhaust__INTCFG, CYREG_PRT3_INTCFG
.set CloseExhaust__INTSTAT, CYREG_PRT3_INTSTAT
.set CloseExhaust__MASK, 0x40
.set CloseExhaust__PA__CFG0, CYREG_UDB_PA3_CFG0
.set CloseExhaust__PA__CFG1, CYREG_UDB_PA3_CFG1
.set CloseExhaust__PA__CFG10, CYREG_UDB_PA3_CFG10
.set CloseExhaust__PA__CFG11, CYREG_UDB_PA3_CFG11
.set CloseExhaust__PA__CFG12, CYREG_UDB_PA3_CFG12
.set CloseExhaust__PA__CFG13, CYREG_UDB_PA3_CFG13
.set CloseExhaust__PA__CFG14, CYREG_UDB_PA3_CFG14
.set CloseExhaust__PA__CFG2, CYREG_UDB_PA3_CFG2
.set CloseExhaust__PA__CFG3, CYREG_UDB_PA3_CFG3
.set CloseExhaust__PA__CFG4, CYREG_UDB_PA3_CFG4
.set CloseExhaust__PA__CFG5, CYREG_UDB_PA3_CFG5
.set CloseExhaust__PA__CFG6, CYREG_UDB_PA3_CFG6
.set CloseExhaust__PA__CFG7, CYREG_UDB_PA3_CFG7
.set CloseExhaust__PA__CFG8, CYREG_UDB_PA3_CFG8
.set CloseExhaust__PA__CFG9, CYREG_UDB_PA3_CFG9
.set CloseExhaust__PC, CYREG_PRT3_PC
.set CloseExhaust__PC2, CYREG_PRT3_PC2
.set CloseExhaust__PORT, 3
.set CloseExhaust__PS, CYREG_PRT3_PS
.set CloseExhaust__SHIFT, 6

/* OpenPressure */
.set OpenPressure__0__DM__MASK, 0xE00
.set OpenPressure__0__DM__SHIFT, 9
.set OpenPressure__0__DR, CYREG_PRT3_DR
.set OpenPressure__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set OpenPressure__0__HSIOM_MASK, 0x0000F000
.set OpenPressure__0__HSIOM_SHIFT, 12
.set OpenPressure__0__INTCFG, CYREG_PRT3_INTCFG
.set OpenPressure__0__INTSTAT, CYREG_PRT3_INTSTAT
.set OpenPressure__0__MASK, 0x08
.set OpenPressure__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set OpenPressure__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set OpenPressure__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set OpenPressure__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set OpenPressure__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set OpenPressure__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set OpenPressure__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set OpenPressure__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set OpenPressure__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set OpenPressure__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set OpenPressure__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set OpenPressure__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set OpenPressure__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set OpenPressure__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set OpenPressure__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set OpenPressure__0__PC, CYREG_PRT3_PC
.set OpenPressure__0__PC2, CYREG_PRT3_PC2
.set OpenPressure__0__PORT, 3
.set OpenPressure__0__PS, CYREG_PRT3_PS
.set OpenPressure__0__SHIFT, 3
.set OpenPressure__DR, CYREG_PRT3_DR
.set OpenPressure__INTCFG, CYREG_PRT3_INTCFG
.set OpenPressure__INTSTAT, CYREG_PRT3_INTSTAT
.set OpenPressure__MASK, 0x08
.set OpenPressure__PA__CFG0, CYREG_UDB_PA3_CFG0
.set OpenPressure__PA__CFG1, CYREG_UDB_PA3_CFG1
.set OpenPressure__PA__CFG10, CYREG_UDB_PA3_CFG10
.set OpenPressure__PA__CFG11, CYREG_UDB_PA3_CFG11
.set OpenPressure__PA__CFG12, CYREG_UDB_PA3_CFG12
.set OpenPressure__PA__CFG13, CYREG_UDB_PA3_CFG13
.set OpenPressure__PA__CFG14, CYREG_UDB_PA3_CFG14
.set OpenPressure__PA__CFG2, CYREG_UDB_PA3_CFG2
.set OpenPressure__PA__CFG3, CYREG_UDB_PA3_CFG3
.set OpenPressure__PA__CFG4, CYREG_UDB_PA3_CFG4
.set OpenPressure__PA__CFG5, CYREG_UDB_PA3_CFG5
.set OpenPressure__PA__CFG6, CYREG_UDB_PA3_CFG6
.set OpenPressure__PA__CFG7, CYREG_UDB_PA3_CFG7
.set OpenPressure__PA__CFG8, CYREG_UDB_PA3_CFG8
.set OpenPressure__PA__CFG9, CYREG_UDB_PA3_CFG9
.set OpenPressure__PC, CYREG_PRT3_PC
.set OpenPressure__PC2, CYREG_PRT3_PC2
.set OpenPressure__PORT, 3
.set OpenPressure__PS, CYREG_PRT3_PS
.set OpenPressure__SHIFT, 3

/* ClosePressure */
.set ClosePressure__0__DM__MASK, 0x38000
.set ClosePressure__0__DM__SHIFT, 15
.set ClosePressure__0__DR, CYREG_PRT3_DR
.set ClosePressure__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set ClosePressure__0__HSIOM_MASK, 0x00F00000
.set ClosePressure__0__HSIOM_SHIFT, 20
.set ClosePressure__0__INTCFG, CYREG_PRT3_INTCFG
.set ClosePressure__0__INTSTAT, CYREG_PRT3_INTSTAT
.set ClosePressure__0__MASK, 0x20
.set ClosePressure__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set ClosePressure__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set ClosePressure__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set ClosePressure__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set ClosePressure__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set ClosePressure__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set ClosePressure__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set ClosePressure__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set ClosePressure__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set ClosePressure__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set ClosePressure__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set ClosePressure__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set ClosePressure__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set ClosePressure__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set ClosePressure__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set ClosePressure__0__PC, CYREG_PRT3_PC
.set ClosePressure__0__PC2, CYREG_PRT3_PC2
.set ClosePressure__0__PORT, 3
.set ClosePressure__0__PS, CYREG_PRT3_PS
.set ClosePressure__0__SHIFT, 5
.set ClosePressure__DR, CYREG_PRT3_DR
.set ClosePressure__INTCFG, CYREG_PRT3_INTCFG
.set ClosePressure__INTSTAT, CYREG_PRT3_INTSTAT
.set ClosePressure__MASK, 0x20
.set ClosePressure__PA__CFG0, CYREG_UDB_PA3_CFG0
.set ClosePressure__PA__CFG1, CYREG_UDB_PA3_CFG1
.set ClosePressure__PA__CFG10, CYREG_UDB_PA3_CFG10
.set ClosePressure__PA__CFG11, CYREG_UDB_PA3_CFG11
.set ClosePressure__PA__CFG12, CYREG_UDB_PA3_CFG12
.set ClosePressure__PA__CFG13, CYREG_UDB_PA3_CFG13
.set ClosePressure__PA__CFG14, CYREG_UDB_PA3_CFG14
.set ClosePressure__PA__CFG2, CYREG_UDB_PA3_CFG2
.set ClosePressure__PA__CFG3, CYREG_UDB_PA3_CFG3
.set ClosePressure__PA__CFG4, CYREG_UDB_PA3_CFG4
.set ClosePressure__PA__CFG5, CYREG_UDB_PA3_CFG5
.set ClosePressure__PA__CFG6, CYREG_UDB_PA3_CFG6
.set ClosePressure__PA__CFG7, CYREG_UDB_PA3_CFG7
.set ClosePressure__PA__CFG8, CYREG_UDB_PA3_CFG8
.set ClosePressure__PA__CFG9, CYREG_UDB_PA3_CFG9
.set ClosePressure__PC, CYREG_PRT3_PC
.set ClosePressure__PC2, CYREG_PRT3_PC2
.set ClosePressure__PORT, 3
.set ClosePressure__PS, CYREG_PRT3_PS
.set ClosePressure__SHIFT, 5

/* Pause_Register */
.set Pause_Register_Sync_ctrl_reg__0__MASK, 0x01
.set Pause_Register_Sync_ctrl_reg__0__POS, 0
.set Pause_Register_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set Pause_Register_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL_03
.set Pause_Register_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_03
.set Pause_Register_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL_03
.set Pause_Register_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_03
.set Pause_Register_Sync_ctrl_reg__MASK, 0x01
.set Pause_Register_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set Pause_Register_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set Pause_Register_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK_03

/* MotorControl1EN */
.set MotorControl1EN__0__DM__MASK, 0x1C0000
.set MotorControl1EN__0__DM__SHIFT, 18
.set MotorControl1EN__0__DR, CYREG_PRT0_DR
.set MotorControl1EN__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set MotorControl1EN__0__HSIOM_MASK, 0x0F000000
.set MotorControl1EN__0__HSIOM_SHIFT, 24
.set MotorControl1EN__0__INTCFG, CYREG_PRT0_INTCFG
.set MotorControl1EN__0__INTSTAT, CYREG_PRT0_INTSTAT
.set MotorControl1EN__0__MASK, 0x40
.set MotorControl1EN__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set MotorControl1EN__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set MotorControl1EN__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set MotorControl1EN__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set MotorControl1EN__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set MotorControl1EN__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set MotorControl1EN__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set MotorControl1EN__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set MotorControl1EN__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set MotorControl1EN__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set MotorControl1EN__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set MotorControl1EN__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set MotorControl1EN__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set MotorControl1EN__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set MotorControl1EN__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set MotorControl1EN__0__PC, CYREG_PRT0_PC
.set MotorControl1EN__0__PC2, CYREG_PRT0_PC2
.set MotorControl1EN__0__PORT, 0
.set MotorControl1EN__0__PS, CYREG_PRT0_PS
.set MotorControl1EN__0__SHIFT, 6
.set MotorControl1EN__DR, CYREG_PRT0_DR
.set MotorControl1EN__INTCFG, CYREG_PRT0_INTCFG
.set MotorControl1EN__INTSTAT, CYREG_PRT0_INTSTAT
.set MotorControl1EN__MASK, 0x40
.set MotorControl1EN__PA__CFG0, CYREG_UDB_PA0_CFG0
.set MotorControl1EN__PA__CFG1, CYREG_UDB_PA0_CFG1
.set MotorControl1EN__PA__CFG10, CYREG_UDB_PA0_CFG10
.set MotorControl1EN__PA__CFG11, CYREG_UDB_PA0_CFG11
.set MotorControl1EN__PA__CFG12, CYREG_UDB_PA0_CFG12
.set MotorControl1EN__PA__CFG13, CYREG_UDB_PA0_CFG13
.set MotorControl1EN__PA__CFG14, CYREG_UDB_PA0_CFG14
.set MotorControl1EN__PA__CFG2, CYREG_UDB_PA0_CFG2
.set MotorControl1EN__PA__CFG3, CYREG_UDB_PA0_CFG3
.set MotorControl1EN__PA__CFG4, CYREG_UDB_PA0_CFG4
.set MotorControl1EN__PA__CFG5, CYREG_UDB_PA0_CFG5
.set MotorControl1EN__PA__CFG6, CYREG_UDB_PA0_CFG6
.set MotorControl1EN__PA__CFG7, CYREG_UDB_PA0_CFG7
.set MotorControl1EN__PA__CFG8, CYREG_UDB_PA0_CFG8
.set MotorControl1EN__PA__CFG9, CYREG_UDB_PA0_CFG9
.set MotorControl1EN__PC, CYREG_PRT0_PC
.set MotorControl1EN__PC2, CYREG_PRT0_PC2
.set MotorControl1EN__PORT, 0
.set MotorControl1EN__PS, CYREG_PRT0_PS
.set MotorControl1EN__SHIFT, 6

/* MotorControl2EN */
.set MotorControl2EN__0__DM__MASK, 0xE00000
.set MotorControl2EN__0__DM__SHIFT, 21
.set MotorControl2EN__0__DR, CYREG_PRT0_DR
.set MotorControl2EN__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set MotorControl2EN__0__HSIOM_MASK, 0xF0000000
.set MotorControl2EN__0__HSIOM_SHIFT, 28
.set MotorControl2EN__0__INTCFG, CYREG_PRT0_INTCFG
.set MotorControl2EN__0__INTSTAT, CYREG_PRT0_INTSTAT
.set MotorControl2EN__0__MASK, 0x80
.set MotorControl2EN__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set MotorControl2EN__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set MotorControl2EN__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set MotorControl2EN__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set MotorControl2EN__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set MotorControl2EN__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set MotorControl2EN__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set MotorControl2EN__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set MotorControl2EN__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set MotorControl2EN__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set MotorControl2EN__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set MotorControl2EN__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set MotorControl2EN__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set MotorControl2EN__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set MotorControl2EN__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set MotorControl2EN__0__PC, CYREG_PRT0_PC
.set MotorControl2EN__0__PC2, CYREG_PRT0_PC2
.set MotorControl2EN__0__PORT, 0
.set MotorControl2EN__0__PS, CYREG_PRT0_PS
.set MotorControl2EN__0__SHIFT, 7
.set MotorControl2EN__DR, CYREG_PRT0_DR
.set MotorControl2EN__INTCFG, CYREG_PRT0_INTCFG
.set MotorControl2EN__INTSTAT, CYREG_PRT0_INTSTAT
.set MotorControl2EN__MASK, 0x80
.set MotorControl2EN__PA__CFG0, CYREG_UDB_PA0_CFG0
.set MotorControl2EN__PA__CFG1, CYREG_UDB_PA0_CFG1
.set MotorControl2EN__PA__CFG10, CYREG_UDB_PA0_CFG10
.set MotorControl2EN__PA__CFG11, CYREG_UDB_PA0_CFG11
.set MotorControl2EN__PA__CFG12, CYREG_UDB_PA0_CFG12
.set MotorControl2EN__PA__CFG13, CYREG_UDB_PA0_CFG13
.set MotorControl2EN__PA__CFG14, CYREG_UDB_PA0_CFG14
.set MotorControl2EN__PA__CFG2, CYREG_UDB_PA0_CFG2
.set MotorControl2EN__PA__CFG3, CYREG_UDB_PA0_CFG3
.set MotorControl2EN__PA__CFG4, CYREG_UDB_PA0_CFG4
.set MotorControl2EN__PA__CFG5, CYREG_UDB_PA0_CFG5
.set MotorControl2EN__PA__CFG6, CYREG_UDB_PA0_CFG6
.set MotorControl2EN__PA__CFG7, CYREG_UDB_PA0_CFG7
.set MotorControl2EN__PA__CFG8, CYREG_UDB_PA0_CFG8
.set MotorControl2EN__PA__CFG9, CYREG_UDB_PA0_CFG9
.set MotorControl2EN__PC, CYREG_PRT0_PC
.set MotorControl2EN__PC2, CYREG_PRT0_PC2
.set MotorControl2EN__PORT, 0
.set MotorControl2EN__PS, CYREG_PRT0_PS
.set MotorControl2EN__SHIFT, 7

/* MotorControl3EN */
.set MotorControl3EN__0__DM__MASK, 0x07
.set MotorControl3EN__0__DM__SHIFT, 0
.set MotorControl3EN__0__DR, CYREG_PRT1_DR
.set MotorControl3EN__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set MotorControl3EN__0__HSIOM_MASK, 0x0000000F
.set MotorControl3EN__0__HSIOM_SHIFT, 0
.set MotorControl3EN__0__INTCFG, CYREG_PRT1_INTCFG
.set MotorControl3EN__0__INTSTAT, CYREG_PRT1_INTSTAT
.set MotorControl3EN__0__MASK, 0x01
.set MotorControl3EN__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set MotorControl3EN__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set MotorControl3EN__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set MotorControl3EN__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set MotorControl3EN__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set MotorControl3EN__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set MotorControl3EN__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set MotorControl3EN__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set MotorControl3EN__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set MotorControl3EN__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set MotorControl3EN__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set MotorControl3EN__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set MotorControl3EN__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set MotorControl3EN__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set MotorControl3EN__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set MotorControl3EN__0__PC, CYREG_PRT1_PC
.set MotorControl3EN__0__PC2, CYREG_PRT1_PC2
.set MotorControl3EN__0__PORT, 1
.set MotorControl3EN__0__PS, CYREG_PRT1_PS
.set MotorControl3EN__0__SHIFT, 0
.set MotorControl3EN__DR, CYREG_PRT1_DR
.set MotorControl3EN__INTCFG, CYREG_PRT1_INTCFG
.set MotorControl3EN__INTSTAT, CYREG_PRT1_INTSTAT
.set MotorControl3EN__MASK, 0x01
.set MotorControl3EN__PA__CFG0, CYREG_UDB_PA1_CFG0
.set MotorControl3EN__PA__CFG1, CYREG_UDB_PA1_CFG1
.set MotorControl3EN__PA__CFG10, CYREG_UDB_PA1_CFG10
.set MotorControl3EN__PA__CFG11, CYREG_UDB_PA1_CFG11
.set MotorControl3EN__PA__CFG12, CYREG_UDB_PA1_CFG12
.set MotorControl3EN__PA__CFG13, CYREG_UDB_PA1_CFG13
.set MotorControl3EN__PA__CFG14, CYREG_UDB_PA1_CFG14
.set MotorControl3EN__PA__CFG2, CYREG_UDB_PA1_CFG2
.set MotorControl3EN__PA__CFG3, CYREG_UDB_PA1_CFG3
.set MotorControl3EN__PA__CFG4, CYREG_UDB_PA1_CFG4
.set MotorControl3EN__PA__CFG5, CYREG_UDB_PA1_CFG5
.set MotorControl3EN__PA__CFG6, CYREG_UDB_PA1_CFG6
.set MotorControl3EN__PA__CFG7, CYREG_UDB_PA1_CFG7
.set MotorControl3EN__PA__CFG8, CYREG_UDB_PA1_CFG8
.set MotorControl3EN__PA__CFG9, CYREG_UDB_PA1_CFG9
.set MotorControl3EN__PC, CYREG_PRT1_PC
.set MotorControl3EN__PC2, CYREG_PRT1_PC2
.set MotorControl3EN__PORT, 1
.set MotorControl3EN__PS, CYREG_PRT1_PS
.set MotorControl3EN__SHIFT, 0

/* MotorControl4EN */
.set MotorControl4EN__0__DM__MASK, 0x38
.set MotorControl4EN__0__DM__SHIFT, 3
.set MotorControl4EN__0__DR, CYREG_PRT1_DR
.set MotorControl4EN__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set MotorControl4EN__0__HSIOM_MASK, 0x000000F0
.set MotorControl4EN__0__HSIOM_SHIFT, 4
.set MotorControl4EN__0__INTCFG, CYREG_PRT1_INTCFG
.set MotorControl4EN__0__INTSTAT, CYREG_PRT1_INTSTAT
.set MotorControl4EN__0__MASK, 0x02
.set MotorControl4EN__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set MotorControl4EN__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set MotorControl4EN__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set MotorControl4EN__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set MotorControl4EN__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set MotorControl4EN__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set MotorControl4EN__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set MotorControl4EN__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set MotorControl4EN__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set MotorControl4EN__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set MotorControl4EN__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set MotorControl4EN__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set MotorControl4EN__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set MotorControl4EN__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set MotorControl4EN__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set MotorControl4EN__0__PC, CYREG_PRT1_PC
.set MotorControl4EN__0__PC2, CYREG_PRT1_PC2
.set MotorControl4EN__0__PORT, 1
.set MotorControl4EN__0__PS, CYREG_PRT1_PS
.set MotorControl4EN__0__SHIFT, 1
.set MotorControl4EN__DR, CYREG_PRT1_DR
.set MotorControl4EN__INTCFG, CYREG_PRT1_INTCFG
.set MotorControl4EN__INTSTAT, CYREG_PRT1_INTSTAT
.set MotorControl4EN__MASK, 0x02
.set MotorControl4EN__PA__CFG0, CYREG_UDB_PA1_CFG0
.set MotorControl4EN__PA__CFG1, CYREG_UDB_PA1_CFG1
.set MotorControl4EN__PA__CFG10, CYREG_UDB_PA1_CFG10
.set MotorControl4EN__PA__CFG11, CYREG_UDB_PA1_CFG11
.set MotorControl4EN__PA__CFG12, CYREG_UDB_PA1_CFG12
.set MotorControl4EN__PA__CFG13, CYREG_UDB_PA1_CFG13
.set MotorControl4EN__PA__CFG14, CYREG_UDB_PA1_CFG14
.set MotorControl4EN__PA__CFG2, CYREG_UDB_PA1_CFG2
.set MotorControl4EN__PA__CFG3, CYREG_UDB_PA1_CFG3
.set MotorControl4EN__PA__CFG4, CYREG_UDB_PA1_CFG4
.set MotorControl4EN__PA__CFG5, CYREG_UDB_PA1_CFG5
.set MotorControl4EN__PA__CFG6, CYREG_UDB_PA1_CFG6
.set MotorControl4EN__PA__CFG7, CYREG_UDB_PA1_CFG7
.set MotorControl4EN__PA__CFG8, CYREG_UDB_PA1_CFG8
.set MotorControl4EN__PA__CFG9, CYREG_UDB_PA1_CFG9
.set MotorControl4EN__PC, CYREG_PRT1_PC
.set MotorControl4EN__PC2, CYREG_PRT1_PC2
.set MotorControl4EN__PORT, 1
.set MotorControl4EN__PS, CYREG_PRT1_PS
.set MotorControl4EN__SHIFT, 1

/* MotorControl5EN */
.set MotorControl5EN__0__DM__MASK, 0x1C0
.set MotorControl5EN__0__DM__SHIFT, 6
.set MotorControl5EN__0__DR, CYREG_PRT1_DR
.set MotorControl5EN__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set MotorControl5EN__0__HSIOM_MASK, 0x00000F00
.set MotorControl5EN__0__HSIOM_SHIFT, 8
.set MotorControl5EN__0__INTCFG, CYREG_PRT1_INTCFG
.set MotorControl5EN__0__INTSTAT, CYREG_PRT1_INTSTAT
.set MotorControl5EN__0__MASK, 0x04
.set MotorControl5EN__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set MotorControl5EN__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set MotorControl5EN__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set MotorControl5EN__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set MotorControl5EN__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set MotorControl5EN__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set MotorControl5EN__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set MotorControl5EN__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set MotorControl5EN__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set MotorControl5EN__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set MotorControl5EN__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set MotorControl5EN__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set MotorControl5EN__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set MotorControl5EN__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set MotorControl5EN__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set MotorControl5EN__0__PC, CYREG_PRT1_PC
.set MotorControl5EN__0__PC2, CYREG_PRT1_PC2
.set MotorControl5EN__0__PORT, 1
.set MotorControl5EN__0__PS, CYREG_PRT1_PS
.set MotorControl5EN__0__SHIFT, 2
.set MotorControl5EN__DR, CYREG_PRT1_DR
.set MotorControl5EN__INTCFG, CYREG_PRT1_INTCFG
.set MotorControl5EN__INTSTAT, CYREG_PRT1_INTSTAT
.set MotorControl5EN__MASK, 0x04
.set MotorControl5EN__PA__CFG0, CYREG_UDB_PA1_CFG0
.set MotorControl5EN__PA__CFG1, CYREG_UDB_PA1_CFG1
.set MotorControl5EN__PA__CFG10, CYREG_UDB_PA1_CFG10
.set MotorControl5EN__PA__CFG11, CYREG_UDB_PA1_CFG11
.set MotorControl5EN__PA__CFG12, CYREG_UDB_PA1_CFG12
.set MotorControl5EN__PA__CFG13, CYREG_UDB_PA1_CFG13
.set MotorControl5EN__PA__CFG14, CYREG_UDB_PA1_CFG14
.set MotorControl5EN__PA__CFG2, CYREG_UDB_PA1_CFG2
.set MotorControl5EN__PA__CFG3, CYREG_UDB_PA1_CFG3
.set MotorControl5EN__PA__CFG4, CYREG_UDB_PA1_CFG4
.set MotorControl5EN__PA__CFG5, CYREG_UDB_PA1_CFG5
.set MotorControl5EN__PA__CFG6, CYREG_UDB_PA1_CFG6
.set MotorControl5EN__PA__CFG7, CYREG_UDB_PA1_CFG7
.set MotorControl5EN__PA__CFG8, CYREG_UDB_PA1_CFG8
.set MotorControl5EN__PA__CFG9, CYREG_UDB_PA1_CFG9
.set MotorControl5EN__PC, CYREG_PRT1_PC
.set MotorControl5EN__PC2, CYREG_PRT1_PC2
.set MotorControl5EN__PORT, 1
.set MotorControl5EN__PS, CYREG_PRT1_PS
.set MotorControl5EN__SHIFT, 2

/* Steering_Register */
.set Steering_Register_Sync_ctrl_reg__0__MASK, 0x01
.set Steering_Register_Sync_ctrl_reg__0__POS, 0
.set Steering_Register_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set Steering_Register_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set Steering_Register_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_02
.set Steering_Register_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set Steering_Register_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_02
.set Steering_Register_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_02
.set Steering_Register_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set Steering_Register_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_02
.set Steering_Register_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set Steering_Register_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set Steering_Register_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL_02
.set Steering_Register_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set Steering_Register_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL_02
.set Steering_Register_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set Steering_Register_Sync_ctrl_reg__MASK, 0x01
.set Steering_Register_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set Steering_Register_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set Steering_Register_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK_02

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_GEN4, 2
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 12
.set CYDEV_CHIP_DIE_PSOC4A, 5
.set CYDEV_CHIP_DIE_PSOC5LP, 11
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 5
.set CYDEV_CHIP_MEMBER_4C, 9
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 6
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4L, 8
.set CYDEV_CHIP_MEMBER_4M, 7
.set CYDEV_CHIP_MEMBER_5A, 11
.set CYDEV_CHIP_MEMBER_5B, 10
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_GEN4_ES, 17
.set CYDEV_CHIP_REV_GEN4_ES2, 33
.set CYDEV_CHIP_REV_GEN4_PRODUCTION, 17
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_ENABLE, 0
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
