# Tiny Tapeout project information
project:
  title:        "DRUM"      # Project title
  author:       "Gökçe Aydos"      # Your name
  discord:      "geko"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "an approximate multiplier"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_drum_goekce"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "drum.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "addr[0]"
  ui[1]: "addr[1]"
  ui[2]: "addr[2]"
  ui[3]: "addr[3]"
  ui[4]: ""
  ui[5]: "result write enable"
  ui[6]: "tristate output enable"
  ui[7]: "RAM write enable"

  # Outputs
  uo[0]: "ram_out(0)"
  uo[1]: "ram_out(1)"
  uo[2]: "ram_out(2)"
  uo[3]: "ram_out(3)"
  uo[4]: "ram_out(4)"
  uo[5]: "ram_out(5)"
  uo[6]: "ram_out(6)"
  uo[7]: "ram_out(7)"

  # Bidirectional pins
  uio[0]: "ram_in(0) or result(0)"
  uio[1]: "ram_in(1) or result(1)"
  uio[2]: "ram_in(2) or result(2)"
  uio[3]: "ram_in(3) or result(3)"
  uio[4]: "ram_in(4) or result(4)"
  uio[5]: "ram_in(5) or result(5)"
  uio[6]: "ram_in(6) or result(6)"
  uio[7]: "ram_in(7) or result(7)"

# Do not change!
yaml_version: 6
