m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 dC:/Users/diego/College/2025/E155/lab3/FPGA/radiant_project/lab3_dw
T_opt
!s110 1757987581
V=LjefjlNkWf=HMo6AgnU^0
04 16 4 work keypad_reader_tb fast 0
=15-a8934a98430d-68c8c2fc-383-2148
R1
!s12f OEM25U5 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2024.2;79
vclock_divider
2C:/Users/diego/College/2025/E155/lab3/FPGA/src/clock_divider.sv
Z4 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
!s110 1757985376
!i10b 1
!s100 G`4MTjDYniLYGUZ=UcoHF2
I=g4B<hcJG:3?l[7b5<ALJ3
S1
R2
w1757893204
8C:/Users/diego/College/2025/E155/lab3/FPGA/src/clock_divider.sv
FC:/Users/diego/College/2025/E155/lab3/FPGA/src/clock_divider.sv
!i122 0
L0 6 22
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2024.2;79
r1
!s85 0
31
!s108 1757985376.000000
!s107 C:/Users/diego/College/2025/E155/lab3/FPGA/src/clock_divider.sv|
!s90 -reportprogress|300|-work|work|C:/Users/diego/College/2025/E155/lab3/FPGA/src/clock_divider.sv|
!i113 0
Z7 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vkeypad_decoder
2C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_decoder.sv
R4
Z8 !s110 1757985409
!i10b 1
!s100 =Id^d[EEON2eiY?B==Xc<2
IZVRN20^UC>3POPZS;PW1S3
S1
R2
w1757989464
8C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_decoder.sv
FC:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_decoder.sv
!i122 9
L0 6 30
R5
R6
r1
!s85 0
31
Z9 !s108 1757985409.000000
!s107 C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_decoder.sv|
!s90 -reportprogress|300|-work|work|C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_decoder.sv|
!i113 0
R7
R3
vkeypad_input
Z10 2C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_input.sv
R4
Z11 DXx4 work 5 state 0 22 CLX?7iH0@N22fNJUEjMS40
DXx4 work 20 keypad_input_sv_unit 0 22 B7KdmneAA_R:jN9Q5Y>7=0
R8
R5
r1
!s85 0
!i10b 1
!s100 kX5ZJLM4@RbZ6e4a8>PFY3
INXn[mX:<U^KhPZFB1GWi40
!s105 keypad_input_sv_unit
S1
R2
Z12 w1757984206
Z13 8C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_input.sv
Z14 FC:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_input.sv
!i122 10
L0 10 39
R6
31
R9
Z15 !s107 C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_input.sv|
Z16 !s90 -reportprogress|300|-work|work|C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_input.sv|
!i113 0
R7
R3
Xkeypad_input_sv_unit
R10
R4
R11
R8
VB7KdmneAA_R:jN9Q5Y>7=0
r1
!s85 0
!i10b 1
!s100 [d<UVUoWCX<fSTCI:2j[A3
IB7KdmneAA_R:jN9Q5Y>7=0
!i103 1
S1
R2
R12
R13
R14
!i122 10
L0 8 0
R6
31
R9
R15
R16
!i113 0
R7
R3
vkeypad_input_tb
Z17 2C:/Users/diego/College/2025/E155/lab3/FPGA/sim/keypad_reader_tb.sv
R4
!s110 1757985433
!i10b 1
!s100 L2VgBcjl6FYXzoiJSlAYe0
IY:_i@CzI_0j;M[JAFl7`=0
S1
R2
w1757984863
Z18 8C:/Users/diego/College/2025/E155/lab3/FPGA/sim/keypad_reader_tb.sv
Z19 FC:/Users/diego/College/2025/E155/lab3/FPGA/sim/keypad_reader_tb.sv
!i122 12
Z20 L0 5 56
R5
R6
r1
!s85 0
31
!s108 1757985433.000000
Z21 !s107 C:/Users/diego/College/2025/E155/lab3/FPGA/sim/keypad_reader_tb.sv|
Z22 !s90 -reportprogress|300|-work|work|C:/Users/diego/College/2025/E155/lab3/FPGA/sim/keypad_reader_tb.sv|
!i113 0
R7
R3
vkeypad_reader
2C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_reader.sv
R4
R8
!i10b 1
!s100 [69AQlcg[9o]X8`oIiEb83
I^TBP:_49:cSMk@Vhk8PMO1
S1
R2
R12
8C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_reader.sv
FC:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_reader.sv
!i122 11
L0 5 43
R5
R6
r1
!s85 0
31
R9
!s107 C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_reader.sv|
!s90 -reportprogress|300|-work|work|C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_reader.sv|
!i113 0
R7
R3
vkeypad_reader_tb
R17
R4
!s110 1757987144
!i10b 1
!s100 YOZTiMcF<?B;2G1hDnVIV2
I@i?zGEmRD2BC[gB<>O>:L0
S1
R2
w1757987129
R18
R19
!i122 17
R20
R5
R6
r1
!s85 0
31
!s108 1757987144.000000
R21
R22
!i113 0
R7
R3
vlab3_dw
2C:/Users/diego/College/2025/E155/lab3/FPGA/src/lab3_dw.sv
R4
Z23 !s110 1757985377
!i10b 1
!s100 1Ge>[@;gCzJo[P;L5ejZ40
IBTIRYSjZP]:KPCzg_Am7n3
S1
R2
w1757990507
8C:/Users/diego/College/2025/E155/lab3/FPGA/src/lab3_dw.sv
FC:/Users/diego/College/2025/E155/lab3/FPGA/src/lab3_dw.sv
!i122 3
R20
R5
R6
r1
!s85 0
31
Z24 !s108 1757985377.000000
!s107 C:/Users/diego/College/2025/E155/lab3/FPGA/src/lab3_dw.sv|
!s90 -reportprogress|300|-work|work|C:/Users/diego/College/2025/E155/lab3/FPGA/src/lab3_dw.sv|
!i113 0
R7
R3
vnext_state_logic
Z25 2C:/Users/diego/College/2025/E155/lab3/FPGA/src/next_state_logic.sv
R4
R11
DXx4 work 24 next_state_logic_sv_unit 0 22 <Vh?[0C8`b^SI[:4Th8nL3
Z26 !s110 1757987576
R5
r1
!s85 0
!i10b 1
!s100 ?HPVIV?Rg^K00jT?F7Hn?0
Id^2CFV^AV<B^Mj0jOf6O@3
!s105 next_state_logic_sv_unit
S1
R2
Z27 w1757987569
Z28 8C:/Users/diego/College/2025/E155/lab3/FPGA/src/next_state_logic.sv
Z29 FC:/Users/diego/College/2025/E155/lab3/FPGA/src/next_state_logic.sv
!i122 19
L0 9 103
R6
31
Z30 !s108 1757987576.000000
Z31 !s107 C:/Users/diego/College/2025/E155/lab3/FPGA/src/next_state_logic.sv|
Z32 !s90 -reportprogress|300|-work|work|C:/Users/diego/College/2025/E155/lab3/FPGA/src/next_state_logic.sv|
!i113 0
R7
R3
Xnext_state_logic_sv_unit
R25
R4
R11
R26
V<Vh?[0C8`b^SI[:4Th8nL3
r1
!s85 0
!i10b 1
!s100 g<dDl:k`G@No[@MXQ?]6n0
I<Vh?[0C8`b^SI[:4Th8nL3
!i103 1
S1
R2
R27
R28
R29
!i122 19
L0 7 0
R6
31
R30
R31
R32
!i113 0
R7
R3
vseven_seg_controller
2C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv
R4
R23
!i10b 1
!s100 GV1IT?`f`>dS3a_ebC1=Y2
ID8ohTa[5ij`L7SL0<:B_O1
S1
R2
w1757990281
8C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv
FC:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv
!i122 4
L0 5 19
R5
R6
r1
!s85 0
31
R24
!s107 C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv|
!s90 -reportprogress|300|-work|work|C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv|
!i113 0
R7
R3
vseven_seg_decoder
2C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_decoder.sv
R4
R23
!i10b 1
!s100 ;cK0APdKL9X2ihgP_5;i=1
IbY>2^3dd;_B;ZnhQ4?NVW1
S1
R2
w1757810352
8C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_decoder.sv
FC:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_decoder.sv
!i122 5
L0 5 31
R5
R6
r1
!s85 0
31
R24
!s107 C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_decoder.sv|
!s90 -reportprogress|300|-work|work|C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_decoder.sv|
!i113 0
R7
R3
Xstate
2C:/Users/diego/College/2025/E155/lab3/FPGA/src/state.sv
R4
R23
!i10b 1
!s100 EE91W57=hE]?QN7=ke6D30
ICLX?7iH0@N22fNJUEjMS40
S1
R2
w1757992716
8C:/Users/diego/College/2025/E155/lab3/FPGA/src/state.sv
FC:/Users/diego/College/2025/E155/lab3/FPGA/src/state.sv
!i122 6
L0 5 0
VCLX?7iH0@N22fNJUEjMS40
R6
r1
!s85 0
31
R24
!s107 C:/Users/diego/College/2025/E155/lab3/FPGA/src/state.sv|
!s90 -reportprogress|300|-work|work|C:/Users/diego/College/2025/E155/lab3/FPGA/src/state.sv|
!i113 0
R7
R3
vsynchronizer
2C:/Users/diego/College/2025/E155/lab3/FPGA/src/synchronizer.sv
R4
!s110 1757985378
!i10b 1
!s100 Do3B0hfF>bQj0QT?YF>202
If^RnY@F>GRm:ZXn1jGXof3
S1
R2
w1757990470
8C:/Users/diego/College/2025/E155/lab3/FPGA/src/synchronizer.sv
FC:/Users/diego/College/2025/E155/lab3/FPGA/src/synchronizer.sv
!i122 7
L0 6 18
R5
R6
r1
!s85 0
31
!s108 1757985378.000000
!s107 C:/Users/diego/College/2025/E155/lab3/FPGA/src/synchronizer.sv|
!s90 -reportprogress|300|-work|work|C:/Users/diego/College/2025/E155/lab3/FPGA/src/synchronizer.sv|
!i113 0
R7
R3
