<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="14" Path="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="b74f6ace77de4373a1e34d81625d76d5"/>
    <Option Name="Part" Val="xc7z030ffg676-2"/>
    <Option Name="CompiledLibDir" Val="$PPRDIR/../../../../../../local/EDA/xilinx_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/ip_cores/wrc-1p-fasec"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/ip_cores/cores"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="XPMLibraries" Val="XPM_CDC"/>
    <Option Name="XPMLibraries" Val="XPM_MEMORY"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/FASEC_prototype.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/FASEC_prototype.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="71"/>
    <Option Name="WTModelSimExportSim" Val="71"/>
    <Option Name="WTQuestaExportSim" Val="71"/>
    <Option Name="WTIesExportSim" Val="71"/>
    <Option Name="WTVcsExportSim" Val="71"/>
    <Option Name="WTRivieraExportSim" Val="71"/>
    <Option Name="WTActivehdlExportSim" Val="71"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/system_design/system_design.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="system_design_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/genrams/generic_shiftreg_fifo.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/user.org/fasec_hwtest_v3_1_0/FASEC_hwtest.srcs/sources_1/new/dac7716_spi.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="synth/system_design_wrc_1p_kintex7_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="system_design_fasec_hwtest_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="ip/system_design_rst_processing_system7_0_100M_2/system_design_rst_processing_system7_0_100M_2.xci"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="ip/system_design_xbar_0/system_design_xbar_0.xci"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="ip/system_design_xlconstant_3_2/system_design_xlconstant_3_2.xci"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="ip/system_design_xadc_wiz_0_0/system_design_xadc_wiz_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="ip/system_design_xadc_axis_fifo_adapter_0_0/system_design_xadc_axis_fifo_adapter_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="ip/system_design_axi_dma_0_0/system_design_axi_dma_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="ip/system_design_axi_interconnect_0_0/system_design_axi_interconnect_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="ip/system_design_xlconcat_0_0/system_design_xlconcat_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="ip/system_design_wrc_1p_kintex7_0_0/system_design_wrc_1p_kintex7_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="ip/system_design_axi_uartlite_0_0/system_design_axi_uartlite_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="ip/system_design_xlconstant_6_0/system_design_xlconstant_6_0.xci"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="ip/system_design_axi_wb_i2c_master_0_1/system_design_axi_wb_i2c_master_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="ip/system_design_rst_wrc_1p_kintex7_0_62M_0/system_design_rst_wrc_1p_kintex7_0_62M_0.xci"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_onewire_master/sockit_owm.v"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="ip/system_design_fasec_hwtest_0_0/system_design_fasec_hwtest_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="ip/system_design_axi_wb_i2c_master_2_0/system_design_axi_wb_i2c_master_2_0.xci"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="ip/system_design_processing_system7_0_0/system_design_processing_system7_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="ip/system_design_processing_system7_0_axi_periph_3/system_design_processing_system7_0_axi_periph_3.xci"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="ip/system_design_axi_interconnect_1_0/system_design_axi_interconnect_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="ip/system_design_auto_pc_1/system_design_auto_pc_1.xci"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="ip/system_design_auto_pc_2/system_design_auto_pc_2.xci"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="hdl/system_design.hwdef"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="hw_handoff/system_design.hwh"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="hw_handoff/system_design_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/ep_tx_vlan_unit.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/ep_tx_packet_injection.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wishbone_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/lm32_sw/wrc.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/genrams/genram_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/endpoint_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/genrams/xilinx/lm32_dpram_sameclock.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wrc_core_2p/xwr_syscon_wb.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/ep_leds_controller.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_mini_nic/wr_mini_nic.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/gen7s-cores/modules/gen7s_cores_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wrc_core_2p/wrc_syscon_wb.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/common/gc_frequency_meter.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_mini_nic/minic_wb_slave.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wrc_core_2p/wrc_syscon_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_shifter.v"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_pps_gen/wr_pps_gen.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_softpll_ng/spll_aligner.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/common/gc_pulse_synchronizer2.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/ep_timestamping_unit.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/ep_tx_path.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_mini_nic/xwr_mini_nic.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_softpll_ng/xwr_softpll_ng.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_uart/xwb_simple_uart.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/fabric/xwrf_mux.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/xwr_endpoint.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wrc_core_2p/wrcore_2p_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_lm32/platform/artix7/jtag_tap.v"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_addsub.v"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_logic_op.v"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_lm32/src/jtag_cores.v"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_pps_gen/pps_gen_wb.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_dp_ram.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_adder.v"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/ep_wishbone_controller.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/ep_rx_path.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_softpll_ng/spll_wb_slave.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_softpll_ng/softpll_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_onewire_master/xwb_onewire_master.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/timing/dmtd_phase_meas.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_softpll_ng/wr_softpll_ng.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/ep_1000basex_pcs.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_lm32/platform/artix7/lm32_multiplier.v"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/wr_endpoint.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/genrams/xilinx/generic_simple_dpram.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wrc_core_2p/wrc_periph.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_pps_gen/xwr_pps_gen.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_spi/spi_clgen.v"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_spi/spi_shift.v"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/platform/xilinx/wr_gtp_phy_artix7/wr_a7_gtps_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/whiterabbit_gtxe2_channel_wrapper_gt.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/gen7s-cores/modules/pll_ad9516_spi/PLL_SPI_ctrl_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wrc_core/wr_core.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/wr-cores/modules/wrc_core/xwr_core.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/wr_gtx_phy_kintex7.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/gen7s-cores/modules/common/ext_pll_10_to_62_compensated.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_dacs/spec_serial_dac_arb.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/hdl_lib/modules/general/counterUpDown.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_dacs/spec_serial_dac.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_spi/spi_top.v"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/wr-cores/modules/wrc_core/wrcore_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_tbi_phy/disparity_gen_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="hdl/system_design.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/hdl_lib/modules/general/doubleBuffer.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/hdl_lib/modules/general/doubleBufferVector.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/hdl_lib/modules/general/spi_transceiver.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="system_design_wrc_1p_kintex7_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="syn/constraints/timing_constraints.xdc"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/genrams/memory_loader_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/hdl_lib/modules/general/doubleBufferEdge.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/hdl_lib/modules/main_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/hdl_lib/modules/general/clockDivider.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/hdl_lib/modules/general/shiftRegister.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/hdl_lib/modules/axi4/axi4lite_slave.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_spi/spi_defines.v"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_si57x_interface/si570_if_wbgen2_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_eca/eca_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/hdl_lib/modules/axi4/axis_wbm_bridge.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_tlu/wb_cores_pkg_gsi.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_simple_pwm/simple_pwm_wbgen2_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/platform/xilinx/wb_xilinx_fpga_loader/xloader_registers_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/platform/xilinx/wr_gtp_phy_artix7/gtp_serie7_wrapper/gtpe_gtrxreset_seq.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/platform/xilinx/wr_gtp_phy_artix7/gtp_serie7_wrapper/gtpe_sync_block.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/platform/xilinx/wr_gtp_phy_artix7/gtp_serie7_wrapper/gtp2p_wizard_sync_pulse.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/platform/xilinx/wr_gtp_phy_artix7/gtp_serie7_wrapper/gtp2p_wizard_tx_manual_phase_align.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/platform/xilinx/wr_gtp_phy_artix7/gtp_serie7_wrapper/gtpe_channel_gt.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/platform/xilinx/wr_gtp_phy_artix7/gtp_serie7_wrapper/whiterabbit_gtpe_2pchannel_wrapper_gt.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/platform/xilinx/wr_gtp_phy_artix7/gtp_serie7_wrapper/wr_gtp_phy_artix7.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/top/wrc-1p-kintex7/wrc_1p_kintex7_top.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="ip_cores/xilinx_ip/mux_buffering_fifo/mux_buffering_fifo.xci"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/gtp_bitslide.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="sim/system_design_wrc_1p_kintex7_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/ep_registers_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/common/gencores_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/endpoint_private_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/genrams/inferred_sync_fifo.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/genrams/inferred_async_fifo.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/ep_crc32_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/ep_sync_detect.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/ep_sync_detect_16bit.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/common/gc_crc_gen.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/common/gc_extend_pulse.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/common/gc_pulse_synchronizer.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/genrams/xilinx/gc_shiftreg.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/genrams/generic/generic_async_fifo.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/timing/dmtd_with_deglitcher.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_mini_nic/minic_wbgen2_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_softpll_ng/spll_wbgen2_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/ep_tx_pcs_8bit.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/ep_tx_pcs_16bit.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/ep_rx_pcs_16bit.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/ep_autonegotiation.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/ep_pcs_tbi_mdio_wb.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/ep_rx_wb_master.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/ep_rx_oob_insert.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/ep_rx_early_address_match.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/ep_clock_alignment_fifo.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/ep_packet_filter.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_dualclock.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/ep_rx_vlan_unit.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/ep_rx_buffer.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/ep_ts_counter.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/ep_rx_pcs_8bit.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/ep_tx_header_processor.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/ep_tx_crc_inserter.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/ep_rx_crc_size_check.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/ep_rx_status_reg_insert.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/ep_rtu_header_extract.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/fabric/wr_fabric_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/cern/wrc_1p_kintex7_v3_1_0/modules/wr_endpoint/ep_tx_inject_ctrl.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/user.org/fasec_hwtest_v3_1_0/ip_cores/hdl_lib/modules/general/spi_transceiver.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/user.org/fasec_hwtest_v3_1_0/ip_cores/hdl_lib/modules/general/counterUpDown.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/user.org/fasec_hwtest_v3_1_0/ip_cores/hdl_lib/modules/general/doubleBufferEdge.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="ip/system_design_auto_pc_0/system_design_auto_pc_0.xci"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/user.org/fasec_hwtest_v3_1_0/ip_cores/hdl_lib/modules/main_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="synth/system_design_fasec_hwtest_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="sim/system_design_fasec_hwtest_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="FASEC_hwtest.srcs/constrs_1/new/hw_ip_constraints.xdc"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/user.org/fasec_hwtest_v3_1_0/FASEC_hwtest.srcs/sources_1/new/pulseMeasure.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/user.org/fasec_hwtest_v3_1_0/ip_cores/hdl_lib/modules/general/clockDivider.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/user.org/fasec_hwtest_v3_1_0/FASEC_hwtest.srcs/sources_1/new/general_fmc.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/user.org/fasec_hwtest_v3_1_0/FASEC_hwtest.srcs/sources_1/new/top_mod.vhd"/>
        <CompFileExtendedInfo CompFileName="system_design.bd" FileRelPathName="/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ipshared/user.org/fasec_hwtest_v3_1_0/ip_cores/hdl_lib/modules/axi4/axi4lite_slave.vhd"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/system_design/hdl/system_design_wrapper.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="system_design_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/new/fasec_constraints_synth.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/fasec_constraints_synth.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="system_design_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SimMode" Val="post-implementation"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z030ffg676-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z030ffg676-2" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream" PostStepTclHook="$PSRCDIR/tcl/copy_bitstream.tcl"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
  </Runs>
</Project>
