{"vcs1":{"timestamp_begin":1731984714.077631949, "rt":2.43, "ut":0.81, "st":0.28}}
{"vcselab":{"timestamp_begin":1731984716.582680226, "rt":1.73, "ut":0.25, "st":0.17}}
{"link":{"timestamp_begin":1731984718.392927188, "rt":0.49, "ut":0.15, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731984713.478542723}
{"VCS_COMP_START_TIME": 1731984713.478542723}
{"VCS_COMP_END_TIME": 1731984720.754933298}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 334668}}
{"stitch_vcselab": {"peak_mem": 231580}}
