\hypertarget{group___u_a_r_t___advanced___features___initialization___type}{}\doxysection{UART Advanced Feature Initialization Type}
\label{group___u_a_r_t___advanced___features___initialization___type}\index{UART Advanced Feature Initialization Type@{UART Advanced Feature Initialization Type}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___advanced___features___initialization___type_gab696b28f33174d038e0bfd300c1b2a77}{UART\+\_\+\+ADVFEATURE\+\_\+\+NO\+\_\+\+INIT}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___advanced___features___initialization___type_ga17c49d1895d43bfd6e0cf993103731ae}{UART\+\_\+\+ADVFEATURE\+\_\+\+TXINVERT\+\_\+\+INIT}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___advanced___features___initialization___type_gad5a4923f3e771d276c6a5332e3945e2a}{UART\+\_\+\+ADVFEATURE\+\_\+\+RXINVERT\+\_\+\+INIT}}~0x00000002U
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___advanced___features___initialization___type_ga3066937ab29631f78820865605e83628}{UART\+\_\+\+ADVFEATURE\+\_\+\+DATAINVERT\+\_\+\+INIT}}~0x00000004U
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___advanced___features___initialization___type_ga56b48c24063e0f04b09f592c3ce7d2ac}{UART\+\_\+\+ADVFEATURE\+\_\+\+SWAP\+\_\+\+INIT}}~0x00000008U
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___advanced___features___initialization___type_ga053355b64de3105a19f3e5560f3557e4}{UART\+\_\+\+ADVFEATURE\+\_\+\+RXOVERRUNDISABLE\+\_\+\+INIT}}~0x00000010U
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___advanced___features___initialization___type_gafd2fb1991911b82d75556eafe228ef90}{UART\+\_\+\+ADVFEATURE\+\_\+\+DMADISABLEONERROR\+\_\+\+INIT}}~0x00000020U
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___advanced___features___initialization___type_ga09fdbb71292c899d6dc89a41e5752564}{UART\+\_\+\+ADVFEATURE\+\_\+\+AUTOBAUDRATE\+\_\+\+INIT}}~0x00000040U
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___advanced___features___initialization___type_ga911654f44cd040f41871ec5af5ec1343}{UART\+\_\+\+ADVFEATURE\+\_\+\+MSBFIRST\+\_\+\+INIT}}~0x00000080U
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___u_a_r_t___advanced___features___initialization___type_ga09fdbb71292c899d6dc89a41e5752564}\label{group___u_a_r_t___advanced___features___initialization___type_ga09fdbb71292c899d6dc89a41e5752564}} 
\index{UART Advanced Feature Initialization Type@{UART Advanced Feature Initialization Type}!UART\_ADVFEATURE\_AUTOBAUDRATE\_INIT@{UART\_ADVFEATURE\_AUTOBAUDRATE\_INIT}}
\index{UART\_ADVFEATURE\_AUTOBAUDRATE\_INIT@{UART\_ADVFEATURE\_AUTOBAUDRATE\_INIT}!UART Advanced Feature Initialization Type@{UART Advanced Feature Initialization Type}}
\doxysubsubsection{\texorpdfstring{UART\_ADVFEATURE\_AUTOBAUDRATE\_INIT}{UART\_ADVFEATURE\_AUTOBAUDRATE\_INIT}}
{\footnotesize\ttfamily \#define UART\+\_\+\+ADVFEATURE\+\_\+\+AUTOBAUDRATE\+\_\+\+INIT~0x00000040U}

Auto Baud rate detection initialization ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source_l00515}{515}} of file \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source}{stm32f7xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{group___u_a_r_t___advanced___features___initialization___type_ga3066937ab29631f78820865605e83628}\label{group___u_a_r_t___advanced___features___initialization___type_ga3066937ab29631f78820865605e83628}} 
\index{UART Advanced Feature Initialization Type@{UART Advanced Feature Initialization Type}!UART\_ADVFEATURE\_DATAINVERT\_INIT@{UART\_ADVFEATURE\_DATAINVERT\_INIT}}
\index{UART\_ADVFEATURE\_DATAINVERT\_INIT@{UART\_ADVFEATURE\_DATAINVERT\_INIT}!UART Advanced Feature Initialization Type@{UART Advanced Feature Initialization Type}}
\doxysubsubsection{\texorpdfstring{UART\_ADVFEATURE\_DATAINVERT\_INIT}{UART\_ADVFEATURE\_DATAINVERT\_INIT}}
{\footnotesize\ttfamily \#define UART\+\_\+\+ADVFEATURE\+\_\+\+DATAINVERT\+\_\+\+INIT~0x00000004U}

Binary data inversion ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source_l00511}{511}} of file \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source}{stm32f7xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{group___u_a_r_t___advanced___features___initialization___type_gafd2fb1991911b82d75556eafe228ef90}\label{group___u_a_r_t___advanced___features___initialization___type_gafd2fb1991911b82d75556eafe228ef90}} 
\index{UART Advanced Feature Initialization Type@{UART Advanced Feature Initialization Type}!UART\_ADVFEATURE\_DMADISABLEONERROR\_INIT@{UART\_ADVFEATURE\_DMADISABLEONERROR\_INIT}}
\index{UART\_ADVFEATURE\_DMADISABLEONERROR\_INIT@{UART\_ADVFEATURE\_DMADISABLEONERROR\_INIT}!UART Advanced Feature Initialization Type@{UART Advanced Feature Initialization Type}}
\doxysubsubsection{\texorpdfstring{UART\_ADVFEATURE\_DMADISABLEONERROR\_INIT}{UART\_ADVFEATURE\_DMADISABLEONERROR\_INIT}}
{\footnotesize\ttfamily \#define UART\+\_\+\+ADVFEATURE\+\_\+\+DMADISABLEONERROR\+\_\+\+INIT~0x00000020U}

DMA disable on Reception Error ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source_l00514}{514}} of file \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source}{stm32f7xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{group___u_a_r_t___advanced___features___initialization___type_ga911654f44cd040f41871ec5af5ec1343}\label{group___u_a_r_t___advanced___features___initialization___type_ga911654f44cd040f41871ec5af5ec1343}} 
\index{UART Advanced Feature Initialization Type@{UART Advanced Feature Initialization Type}!UART\_ADVFEATURE\_MSBFIRST\_INIT@{UART\_ADVFEATURE\_MSBFIRST\_INIT}}
\index{UART\_ADVFEATURE\_MSBFIRST\_INIT@{UART\_ADVFEATURE\_MSBFIRST\_INIT}!UART Advanced Feature Initialization Type@{UART Advanced Feature Initialization Type}}
\doxysubsubsection{\texorpdfstring{UART\_ADVFEATURE\_MSBFIRST\_INIT}{UART\_ADVFEATURE\_MSBFIRST\_INIT}}
{\footnotesize\ttfamily \#define UART\+\_\+\+ADVFEATURE\+\_\+\+MSBFIRST\+\_\+\+INIT~0x00000080U}

Most significant bit sent/received first 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source_l00516}{516}} of file \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source}{stm32f7xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{group___u_a_r_t___advanced___features___initialization___type_gab696b28f33174d038e0bfd300c1b2a77}\label{group___u_a_r_t___advanced___features___initialization___type_gab696b28f33174d038e0bfd300c1b2a77}} 
\index{UART Advanced Feature Initialization Type@{UART Advanced Feature Initialization Type}!UART\_ADVFEATURE\_NO\_INIT@{UART\_ADVFEATURE\_NO\_INIT}}
\index{UART\_ADVFEATURE\_NO\_INIT@{UART\_ADVFEATURE\_NO\_INIT}!UART Advanced Feature Initialization Type@{UART Advanced Feature Initialization Type}}
\doxysubsubsection{\texorpdfstring{UART\_ADVFEATURE\_NO\_INIT}{UART\_ADVFEATURE\_NO\_INIT}}
{\footnotesize\ttfamily \#define UART\+\_\+\+ADVFEATURE\+\_\+\+NO\+\_\+\+INIT~0x00000000U}

No advanced feature initialization ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source_l00508}{508}} of file \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source}{stm32f7xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{group___u_a_r_t___advanced___features___initialization___type_gad5a4923f3e771d276c6a5332e3945e2a}\label{group___u_a_r_t___advanced___features___initialization___type_gad5a4923f3e771d276c6a5332e3945e2a}} 
\index{UART Advanced Feature Initialization Type@{UART Advanced Feature Initialization Type}!UART\_ADVFEATURE\_RXINVERT\_INIT@{UART\_ADVFEATURE\_RXINVERT\_INIT}}
\index{UART\_ADVFEATURE\_RXINVERT\_INIT@{UART\_ADVFEATURE\_RXINVERT\_INIT}!UART Advanced Feature Initialization Type@{UART Advanced Feature Initialization Type}}
\doxysubsubsection{\texorpdfstring{UART\_ADVFEATURE\_RXINVERT\_INIT}{UART\_ADVFEATURE\_RXINVERT\_INIT}}
{\footnotesize\ttfamily \#define UART\+\_\+\+ADVFEATURE\+\_\+\+RXINVERT\+\_\+\+INIT~0x00000002U}

RX pin active level inversion ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source_l00510}{510}} of file \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source}{stm32f7xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{group___u_a_r_t___advanced___features___initialization___type_ga053355b64de3105a19f3e5560f3557e4}\label{group___u_a_r_t___advanced___features___initialization___type_ga053355b64de3105a19f3e5560f3557e4}} 
\index{UART Advanced Feature Initialization Type@{UART Advanced Feature Initialization Type}!UART\_ADVFEATURE\_RXOVERRUNDISABLE\_INIT@{UART\_ADVFEATURE\_RXOVERRUNDISABLE\_INIT}}
\index{UART\_ADVFEATURE\_RXOVERRUNDISABLE\_INIT@{UART\_ADVFEATURE\_RXOVERRUNDISABLE\_INIT}!UART Advanced Feature Initialization Type@{UART Advanced Feature Initialization Type}}
\doxysubsubsection{\texorpdfstring{UART\_ADVFEATURE\_RXOVERRUNDISABLE\_INIT}{UART\_ADVFEATURE\_RXOVERRUNDISABLE\_INIT}}
{\footnotesize\ttfamily \#define UART\+\_\+\+ADVFEATURE\+\_\+\+RXOVERRUNDISABLE\+\_\+\+INIT~0x00000010U}

RX overrun disable ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source_l00513}{513}} of file \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source}{stm32f7xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{group___u_a_r_t___advanced___features___initialization___type_ga56b48c24063e0f04b09f592c3ce7d2ac}\label{group___u_a_r_t___advanced___features___initialization___type_ga56b48c24063e0f04b09f592c3ce7d2ac}} 
\index{UART Advanced Feature Initialization Type@{UART Advanced Feature Initialization Type}!UART\_ADVFEATURE\_SWAP\_INIT@{UART\_ADVFEATURE\_SWAP\_INIT}}
\index{UART\_ADVFEATURE\_SWAP\_INIT@{UART\_ADVFEATURE\_SWAP\_INIT}!UART Advanced Feature Initialization Type@{UART Advanced Feature Initialization Type}}
\doxysubsubsection{\texorpdfstring{UART\_ADVFEATURE\_SWAP\_INIT}{UART\_ADVFEATURE\_SWAP\_INIT}}
{\footnotesize\ttfamily \#define UART\+\_\+\+ADVFEATURE\+\_\+\+SWAP\+\_\+\+INIT~0x00000008U}

TX/\+RX pins swap ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source_l00512}{512}} of file \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source}{stm32f7xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{group___u_a_r_t___advanced___features___initialization___type_ga17c49d1895d43bfd6e0cf993103731ae}\label{group___u_a_r_t___advanced___features___initialization___type_ga17c49d1895d43bfd6e0cf993103731ae}} 
\index{UART Advanced Feature Initialization Type@{UART Advanced Feature Initialization Type}!UART\_ADVFEATURE\_TXINVERT\_INIT@{UART\_ADVFEATURE\_TXINVERT\_INIT}}
\index{UART\_ADVFEATURE\_TXINVERT\_INIT@{UART\_ADVFEATURE\_TXINVERT\_INIT}!UART Advanced Feature Initialization Type@{UART Advanced Feature Initialization Type}}
\doxysubsubsection{\texorpdfstring{UART\_ADVFEATURE\_TXINVERT\_INIT}{UART\_ADVFEATURE\_TXINVERT\_INIT}}
{\footnotesize\ttfamily \#define UART\+\_\+\+ADVFEATURE\+\_\+\+TXINVERT\+\_\+\+INIT~0x00000001U}

TX pin active level inversion ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source_l00509}{509}} of file \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source}{stm32f7xx\+\_\+hal\+\_\+uart.\+h}}.

