// Seed: 1596241987
module module_0 (
    input tri1 id_0
);
  wire id_2;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output wand id_2,
    output supply1 id_3
);
  wand id_5;
  module_0(
      id_0
  ); id_6(
      id_1.id_6, id_5, 1, id_1.id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_9;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_7 = id_2;
  id_8 :
  assert property (@(posedge id_8) 1) begin
    id_7 <= 1;
    id_6 <= 1;
  end
  module_2(
      id_8, id_1, id_8, id_3, id_8, id_8, id_8, id_3
  );
  wire id_9, id_10;
endmodule
