
// File generated by noodle version N-2018.03#7d02e3ca79#180723, Thu Feb 28 14:33:23 2019
// Copyright 2014-2018 Synopsys, Inc. All rights reserved.
// noodle -Pc -B -Iisg +wisg -I../../io_modules -I/CMC/tools/synopsys/asip_designer_vN-2018.03-SP3/linux64/chessdir/../examples/io_modules -D__tct_patch__=300 -D__chess__ -D__programmers_view__ tlx

toolrelease _18R1;

//-- APPLICATION LAYER TYPES --

typ __cchar<8t>[-128,127,1];
typ __schar<8t>[-128,127,1];
typ __uchar<8u>[0,255,1];
typ __sshort<16t>[-32768,32767,1];
typ __ushort<16u>[0,65535,1];
typ __sint<32t>[-2147483648,2147483647,1];
typ __uint<32u>[0,4294967295,1];
typ __slong<32t>[-2147483648,2147483647,1];
typ __ulong<32u>[0,4294967295,1];
typ __slonglong<64t>[-9223372036854775808,9223372036854775807,1];
typ __ulonglong<64u>[-9223372036854775808,9223372036854775807,1];
typ __ffloat<32e>[0,4294967295,1] e(2,8,3,0,0,0);
typ __fdouble<64e>[-9223372036854775808,9223372036854775807,1] e(2,11,3,0,0,0);
typ __flongdouble<64e>[-9223372036854775808,9223372036854775807,1] e(2,11,3,0,0,0);
typ __Pvoid<32u>[0,4294967295,1];

// register field names treated as alias
reg R0<w32> alias R[0] align 1;


// chess_properties
prop release_q = ( q18R1 );
prop breakpoint_focus_stage = ( 2 );
prop ctor_list_memory = ( DMb_stat );
prop default_memory = ( DMb );
prop indirect_stack_access_0 = ( 0 );
prop link_register = ( LR );
prop no_redundant_loads = ( DMb DMh DMw );
prop nr_stacks = ( 1 );
prop padded_promo = ( int16p w32 pad16 int16p addr pad16 );
prop representation = ( __sint w32 __uint w32 __Pvoid w32 __slonglong dint __ulonglong dint __ffloat w32 __fdouble dint );
prop reserved = ( R0 PC ocd_addr ocd_data ocd_instr LC LE LS SP );
prop sp_alignment_0 = ( 4 );
prop sp_location_0 = ( free );
prop sp_offset_type_0 = ( int16 );
prop spill_memory_0 = ( DMb DMh DMw );
prop stack_pointer_0 = ( SP );
prop status_register = ( MC );
prop subsume_constant = ( w32 int16p pad16 );
prop typedef_names = ( float64 float32 );
prop void___complex_ctpat_tie_w32_int16p_uint16 = ( 16 16 0 16 );
prop zloop_count_reserved_register = ( LC );
prop zloop_end_reserved_register = ( LE );
prop zloop_start_reserved_register = ( LS );

