// Seed: 2193087258
module module_0;
  assign id_1 = id_1.id_1;
  wire id_2, id_3;
  assign module_1.id_2 = 0;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    input tri1 id_3,
    output tri0 id_4,
    output tri id_5,
    output tri id_6,
    output logic id_7,
    output supply0 id_8,
    output supply1 id_9,
    output tri0 id_10
);
  always id_7 = 1'd0;
  module_0 modCall_1 ();
  always_latch begin : LABEL_0
    id_7 <= 1'b0;
  end
  buf primCall (id_10, id_3);
endmodule
