Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/XilinxPrj/UCISWL1_Z1/schemat_schemat_sch_tb_isim_beh.exe -prj C:/XilinxPrj/UCISWL1_Z1/schemat_schemat_sch_tb_beh.prj work.schemat_schemat_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/XilinxPrj/UCISWL1_Z1/schemat.vhf" into library work
Parsing VHDL file "C:/XilinxPrj/UCISWL1_Z1/test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture xor2_v of entity XOR2 [xor2_default]
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture xnor2_v of entity XNOR2 [xnor2_default]
Compiling architecture and3_v of entity AND3 [and3_default]
Compiling architecture behavioral of entity schemat [schemat_default]
Compiling architecture behavioral of entity schemat_schemat_sch_tb
Time Resolution for simulation is 1ps.
Compiled 15 VHDL Units
Built simulation executable C:/XilinxPrj/UCISWL1_Z1/schemat_schemat_sch_tb_isim_beh.exe
Fuse Memory Usage: 50516 KB
Fuse CPU Usage: 437 ms
