
---------- Begin Simulation Statistics ----------
final_tick                                20224450000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 233750                       # Simulator instruction rate (inst/s)
host_mem_usage                                4445696                       # Number of bytes of host memory used
host_op_rate                                   383354                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    67.61                       # Real time elapsed on the host
host_tick_rate                              299135350                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15803725                       # Number of instructions simulated
sim_ops                                      25918442                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020224                       # Number of seconds simulated
sim_ticks                                 20224450000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    5803725                       # Number of instructions committed
system.cpu0.committedOps                      9554981                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.969472                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2896306                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     941966                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2506                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     431783                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           88                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       21895931                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.143483                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2661304                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          257                       # TLB misses on write requests
system.cpu0.numCycles                        40448900                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               8458      0.09%      0.09% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                8034557     84.09%     84.18% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6224      0.07%     84.24% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1578      0.02%     84.26% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               139604      1.46%     85.72% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     85.72% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  144      0.00%     85.72% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     85.72% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     85.72% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     85.72% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     85.72% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     85.72% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1170      0.01%     85.73% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     85.73% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1323      0.01%     85.75% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     85.75% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1838      0.02%     85.77% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                17658      0.18%     85.95% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     85.95% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     85.95% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 408      0.00%     85.95% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     85.95% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     85.95% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     85.95% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd            28658      0.30%     86.25% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     86.25% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     86.25% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt            34832      0.36%     86.62% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv               22      0.00%     86.62% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     86.62% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult           49128      0.51%     87.13% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     87.13% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     87.13% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     87.13% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     87.13% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     87.13% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     87.13% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     87.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     87.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     87.13% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     87.13% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     87.13% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     87.13% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     87.13% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     87.13% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     87.13% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     87.13% # Class of committed instruction
system.cpu0.op_class_0::MemRead                737596      7.72%     94.85% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               365574      3.83%     98.68% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            80716      0.84%     99.52% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           45487      0.48%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 9554981                       # Class of committed instruction
system.cpu0.tickCycles                       18552969                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     80                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              4.044890                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5149810                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1469161                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2722                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     672209                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                           93                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        7725252                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.247226                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    4763928                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          278                       # TLB misses on write requests
system.cpu1.numCycles                        40448900                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16363461                       # Class of committed instruction
system.cpu1.tickCycles                       32723648                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158846                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318722                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       575755                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2922                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1151574                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2922                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             146954                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        65384                       # Transaction distribution
system.membus.trans_dist::CleanEvict            93462                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12922                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12922                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        146954                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       478598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       478598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     14416640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     14416640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14416640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            159876                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159876    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              159876                       # Request fanout histogram
system.membus.reqLayer4.occupancy           636573500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          844011500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  20224450000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2593301                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2593301                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2593301                       # number of overall hits
system.cpu0.icache.overall_hits::total        2593301                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        67939                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         67939                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        67939                       # number of overall misses
system.cpu0.icache.overall_misses::total        67939                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1451266500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1451266500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1451266500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1451266500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2661240                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2661240                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2661240                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2661240                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.025529                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.025529                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.025529                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.025529                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 21361.316769                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 21361.316769                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 21361.316769                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 21361.316769                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        67923                       # number of writebacks
system.cpu0.icache.writebacks::total            67923                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        67939                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        67939                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        67939                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        67939                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1383327500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1383327500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1383327500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1383327500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.025529                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.025529                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.025529                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.025529                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 20361.316769                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 20361.316769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 20361.316769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 20361.316769                       # average overall mshr miss latency
system.cpu0.icache.replacements                 67923                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2593301                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2593301                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        67939                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        67939                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1451266500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1451266500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2661240                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2661240                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.025529                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.025529                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 21361.316769                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 21361.316769                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        67939                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        67939                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1383327500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1383327500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.025529                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.025529                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 20361.316769                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 20361.316769                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  20224450000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999281                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2661240                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            67939                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            39.171021                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999281                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999955                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999955                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         21357859                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        21357859                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20224450000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20224450000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20224450000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20224450000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20224450000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20224450000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1180123                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1180123                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1180180                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1180180                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       166636                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        166636                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       166693                       # number of overall misses
system.cpu0.dcache.overall_misses::total       166693                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  11584125000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11584125000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  11584125000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11584125000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1346759                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1346759                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1346873                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1346873                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.123731                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.123731                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.123763                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.123763                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 69517.541228                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 69517.541228                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 69493.769984                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 69493.769984                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        72990                       # number of writebacks
system.cpu0.dcache.writebacks::total            72990                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         9740                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9740                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         9740                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9740                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       156896                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       156896                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       156953                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       156953                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  10794744000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10794744000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  10796872500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10796872500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.116499                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.116499                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.116531                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.116531                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 68801.906996                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 68801.906996                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 68790.481864                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 68790.481864                       # average overall mshr miss latency
system.cpu0.dcache.replacements                156937                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       788343                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         788343                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       147385                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       147385                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  10309553500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10309553500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       935728                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       935728                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.157508                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.157508                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 69949.815110                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 69949.815110                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1465                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1465                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       145920                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       145920                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  10083240500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10083240500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.155943                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.155943                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 69101.154742                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 69101.154742                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       391780                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        391780                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        19251                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        19251                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1274571500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1274571500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       411031                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       411031                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.046836                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.046836                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66208.067113                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66208.067113                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8275                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8275                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        10976                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        10976                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    711503500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    711503500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.026704                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.026704                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 64823.569606                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64823.569606                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data      2128500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      2128500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 37342.105263                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 37342.105263                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  20224450000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999323                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1337133                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           156953                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.519321                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999323                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999958                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999958                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         10931937                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        10931937                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20224450000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  20224450000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20224450000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4693308                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4693308                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4693308                       # number of overall hits
system.cpu1.icache.overall_hits::total        4693308                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        70556                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         70556                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        70556                       # number of overall misses
system.cpu1.icache.overall_misses::total        70556                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1227968000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1227968000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1227968000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1227968000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4763864                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4763864                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4763864                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4763864                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.014811                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.014811                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.014811                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.014811                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 17404.161234                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17404.161234                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 17404.161234                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17404.161234                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        70540                       # number of writebacks
system.cpu1.icache.writebacks::total            70540                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        70556                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        70556                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        70556                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        70556                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1157412000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1157412000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1157412000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1157412000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.014811                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.014811                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.014811                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.014811                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16404.161234                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16404.161234                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16404.161234                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16404.161234                       # average overall mshr miss latency
system.cpu1.icache.replacements                 70540                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4693308                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4693308                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        70556                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        70556                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1227968000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1227968000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4763864                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4763864                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.014811                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.014811                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 17404.161234                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17404.161234                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        70556                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        70556                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1157412000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1157412000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.014811                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.014811                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16404.161234                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16404.161234                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  20224450000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999265                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4763864                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            70556                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            67.518907                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999265                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999954                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999954                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38181468                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38181468                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20224450000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20224450000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20224450000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20224450000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20224450000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20224450000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1810467                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1810467                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1810524                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1810524                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       290366                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        290366                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       290423                       # number of overall misses
system.cpu1.dcache.overall_misses::total       290423                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4875620000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4875620000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4875620000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4875620000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2100833                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2100833                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2100947                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2100947                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.138215                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.138215                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.138234                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.138234                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 16791.290991                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 16791.290991                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 16787.995441                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 16787.995441                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       264371                       # number of writebacks
system.cpu1.dcache.writebacks::total           264371                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        10052                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10052                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        10052                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10052                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       280314                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       280314                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       280371                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       280371                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   4226426000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4226426000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   4227200000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4227200000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.133430                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.133430                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.133450                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.133450                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 15077.470265                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15077.470265                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 15077.165613                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15077.165613                       # average overall mshr miss latency
system.cpu1.dcache.replacements                280355                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1192731                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1192731                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       269890                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       269890                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   4102488500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4102488500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1462621                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1462621                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.184525                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.184525                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 15200.594687                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15200.594687                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         1462                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1462                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       268428                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       268428                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   3786063000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3786063000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.183525                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.183525                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 14104.575529                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14104.575529                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       617736                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        617736                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        20476                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        20476                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data    773131500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    773131500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032083                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032083                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 37757.936120                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 37757.936120                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8590                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8590                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        11886                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11886                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    440363000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    440363000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.018624                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.018624                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 37048.881037                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 37048.881037                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data       774000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       774000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 13578.947368                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 13578.947368                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  20224450000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999303                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2090895                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           280371                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.457601                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999303                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999956                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999956                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         17087947                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        17087947                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20224450000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  20224450000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20224450000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               60854                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               20777                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               66998                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              267314                       # number of demand (read+write) hits
system.l2.demand_hits::total                   415943                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              60854                       # number of overall hits
system.l2.overall_hits::.cpu0.data              20777                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              66998                       # number of overall hits
system.l2.overall_hits::.cpu1.data             267314                       # number of overall hits
system.l2.overall_hits::total                  415943                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              7085                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            136176                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3558                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             13057                       # number of demand (read+write) misses
system.l2.demand_misses::total                 159876                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             7085                       # number of overall misses
system.l2.overall_misses::.cpu0.data           136176                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3558                       # number of overall misses
system.l2.overall_misses::.cpu1.data            13057                       # number of overall misses
system.l2.overall_misses::total                159876                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    575154000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  10336876500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    295745500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data    990090500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12197866500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    575154000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  10336876500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    295745500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data    990090500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12197866500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           67939                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          156953                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           70556                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          280371                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               575819                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          67939                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         156953                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          70556                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         280371                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              575819                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.104285                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.867623                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.050428                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.046570                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.277650                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.104285                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.867623                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.050428                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.046570                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.277650                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81179.110797                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 75908.210698                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83121.275998                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 75828.329632                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76295.794866                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81179.110797                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 75908.210698                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83121.275998                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 75828.329632                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76295.794866                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               65384                       # number of writebacks
system.l2.writebacks::total                     65384                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         7085                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       136176                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3558                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        13057                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            159876                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         7085                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       136176                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3558                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        13057                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           159876                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    504304000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   8975116500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    260165500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data    859520500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10599106500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    504304000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   8975116500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    260165500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data    859520500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10599106500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.104285                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.867623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.050428                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.046570                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.277650                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.104285                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.867623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.050428                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.046570                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.277650                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71179.110797                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 65908.210698                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73121.275998                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 65828.329632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66295.794866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71179.110797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 65908.210698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73121.275998                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 65828.329632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66295.794866                       # average overall mshr miss latency
system.l2.replacements                         161554                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       337361                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           337361                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       337361                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       337361                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       138463                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           138463                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       138463                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       138463                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          214                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           214                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             2362                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             7578                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9940                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           8614                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           4308                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               12922                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    668293500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    340957500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1009251000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        10976                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        11886                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             22862                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.784803                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.362443                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.565217                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 77582.249826                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 79145.194986                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78103.312181                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         8614                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         4308                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          12922                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    582153500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    297877500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    880031000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.784803                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.362443                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.565217                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 67582.249826                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 69145.194986                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68103.312181                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         60854                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         66998                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             127852                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         7085                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3558                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10643                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    575154000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    295745500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    870899500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        67939                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        70556                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         138495                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.104285                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.050428                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.076848                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81179.110797                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83121.275998                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81828.384854                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         7085                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3558                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        10643                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    504304000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    260165500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    764469500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.104285                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.050428                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.076848                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71179.110797                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73121.275998                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71828.384854                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        18415                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       259736                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            278151                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       127562                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         8749                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          136311                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   9668583000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    649133000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  10317716000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       145977                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       268485                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        414462                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.873850                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.032587                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.328887                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 75795.166272                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 74195.108012                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75692.467959                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       127562                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         8749                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       136311                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   8392963000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    561643000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8954606000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.873850                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.032587                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.328887                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 65795.166272                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 64195.108012                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65692.467959                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  20224450000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.578419                       # Cycle average of tags in use
system.l2.tags.total_refs                     1151360                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    162578                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.081893                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      99.081752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       11.814385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      243.828077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       89.321667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      578.532540                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.096760                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.011537                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.238113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.087228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.564973                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998612                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          201                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          647                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9375170                       # Number of tag accesses
system.l2.tags.data_accesses                  9375170                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20224450000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        453440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       8715264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        227712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        835648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10232064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       453440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       227712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        681152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4184576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4184576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           7085                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         136176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          13057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        65384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              65384                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         22420387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        430927120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         11259243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         41318701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             505925452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     22420387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     11259243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         33679630                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      206906789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            206906789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      206906789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        22420387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       430927120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        11259243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        41318701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            712832240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     64834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      7085.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    133364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     11018.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000964848500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3861                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3861                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              376683                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              61078                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159876                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      65384                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159876                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    65384                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4851                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   550                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             21797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             31400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1585                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1162222000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  775125000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4068940750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7497.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26247.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   134777                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   57652                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159876                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                65384                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  147214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27396                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    513.504453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   319.451498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   403.320002                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5917     21.60%     21.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4798     17.51%     39.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2719      9.92%     49.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1613      5.89%     54.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1077      3.93%     58.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          997      3.64%     62.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          867      3.16%     65.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          845      3.08%     68.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8563     31.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27396                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3861                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.147371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.395315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    111.861247                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          3689     95.55%     95.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           69      1.79%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           33      0.85%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           15      0.39%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           17      0.44%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           17      0.44%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.08%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            6      0.16%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            4      0.10%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.05%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3861                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3861                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.783735                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.754378                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.005480                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2316     59.98%     59.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              193      5.00%     64.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1235     31.99%     96.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              107      2.77%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.21%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3861                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9921600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  310464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4147328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10232064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4184576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       490.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       205.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    505.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    206.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20224350500                       # Total gap between requests
system.mem_ctrls.avgGap                      89782.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       453440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      8535296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       227712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       705152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4147328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 22420387.204596415162                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 422028584.213662147522                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 11259243.143818495795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 34866312.804550923407                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 205065057.393402516842                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         7085                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       136176                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3558                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        13057                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        65384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    213940000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   3398350000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    114101750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    342549000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 485010872500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30196.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     24955.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32069.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     26234.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7417883.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             81067560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             43088430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           401367960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          125233020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1596220080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6302802360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2458565760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        11008345170                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.308754                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6323453500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    675220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  13225776500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            114554160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             60879390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           705510540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          213033420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1596220080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7833438180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1169609280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        11693245050                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        578.173698                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2944339250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    675220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  16604890750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  20224450000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            552957                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       402745                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       138463                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          196101                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            22862                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           22862                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        138495                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       414462                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       203801                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       470843                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       211652                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       841097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1727393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      8695168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     14716352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      9030144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     34863488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               67305152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          161554                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4184576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           737373                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003963                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.062825                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 734451     99.60%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2922      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             737373                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1051611000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         420600412                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         105866934                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         236062232                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         101968877                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  20224450000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
