-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Thu Sep 16 12:51:34 EDT 2021                        

Solution Settings: inPlaceNTT_DIT_precomp.v5
  Current state: extract
  Project: Catapult_1
  
  Design Input Files Specified
    $PROJECT_HOME/src/main.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
    $PROJECT_HOME/src/utils.cpp
  
  Processes/Blocks in Design
    Process                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIT_precomp/core                     182  504813     504819            0  0        ? 
    Design Total:                                    182  504813     504819            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                       Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ---------------------------------------------------- ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                 
    BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)      0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)      0.000     0.000      0.000            0.000 2.400          1           0 
    [Lib: ccs_ioport]                                                                                                                  
    ccs_in(14,32)                                             0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_in(15,32)                                             0.000     0.000      0.000            0.000 0.000          1           0 
    ccs_sync_in_wait(12)                                      0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_sync_out_wait(18)                                     0.000     0.000      0.000            0.000 0.000          1           1 
    [Lib: cluster]                                                                                                                     
    modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028()        97.000     0.000      0.000            0.000 0.320          1           1 
    modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350()        64.000     0.000      0.000            0.000 0.320          1           1 
    mult_211a0e259bca55d0a7d87e37cf4e500170bb()            6293.000     0.000      0.000            0.000 0.320          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                   
    mgc_add(10,0,10,0,10)                                    10.000     0.000     10.000            9.000 1.035          1           0 
    mgc_add(11,0,11,0,11)                                    11.000     0.000     11.000           10.000 1.050          1           1 
    mgc_add(12,0,12,0,12)                                    12.000     0.000     12.000           11.000 1.065          3           3 
    mgc_add(13,0,12,0,13)                                    13.000     0.000     13.000           12.000 1.080          5           1 
    mgc_add(13,0,13,0,13)                                    13.000     0.000     13.000           12.000 1.080          1           0 
    mgc_add(20,0,1,1,21)                                     20.000     0.000     20.000           19.000 1.185          1           0 
    mgc_add(20,0,13,1,21)                                    20.000     0.000     20.000           19.000 1.185          0           1 
    mgc_add(32,0,32,0,32)                                    32.000     0.000     32.000           31.000 1.365          3           2 
    mgc_add(4,0,3,1,4)                                        4.000     0.000      4.000            3.000 0.945          1           1 
    mgc_add(5,0,5,0,5)                                        5.000     0.000      5.000            4.000 0.960          1           1 
    mgc_add(9,0,2,1,10)                                       9.000     0.000      9.000            8.000 1.020          1           0 
    mgc_add(9,0,9,0,9)                                        9.000     0.000      9.000            8.000 1.020          1           0 
    mgc_and(1,2)                                              1.000     0.000      1.000            0.000 0.550          0         104 
    mgc_and(1,3)                                              1.000     0.000      1.000            0.000 0.550          0          23 
    mgc_and(1,4)                                              1.000     0.000      1.000            0.000 0.550          0          10 
    mgc_and(1,5)                                              1.000     0.000      1.000            0.000 0.550          0           4 
    mgc_and(1,6)                                              1.000     0.000      1.000            0.000 0.550          0           6 
    mgc_and(1,7)                                              2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_and(2,2)                                              2.000     0.000      2.000            0.000 0.550          0           3 
    mgc_and(3,2)                                              3.000     0.000      3.000            0.000 0.550          0           1 
    mgc_and(32,2)                                            32.000     0.000     32.000            0.000 0.550          0           1 
    mgc_and(9,2)                                              9.000     0.000      9.000            0.000 0.550          0           2 
    mgc_mul(10,0,10,0,10)                                   608.000     1.000      0.000            0.000 3.713          1           1 
    mgc_mul(12,0,12,0,12)                                   608.000     1.000      0.000            0.000 3.792          1           1 
    mgc_mux(1,1,2)                                            1.000     0.000      1.000            0.000 0.080          0         136 
    mgc_mux(10,1,2)                                          10.000     0.000     10.000            0.000 0.080          0           1 
    mgc_mux(11,1,2)                                          11.000     0.000     11.000            0.000 0.080          0           2 
    mgc_mux(12,1,2)                                          12.000     0.000     12.000            0.000 0.080          0           3 
    mgc_mux(20,1,2)                                          20.000     0.000     20.000            0.000 0.080          0           1 
    mgc_mux(3,1,2)                                            3.000     0.000      3.000            0.000 0.080          0           1 
    mgc_mux(32,1,2)                                          32.000     0.000     32.000            0.000 0.080          0          10 
    mgc_mux(4,1,2)                                            4.000     0.000      4.000            0.000 0.080          0           2 
    mgc_mux(9,1,2)                                            9.000     0.000      9.000            0.000 0.080          0           4 
    mgc_mux1hot(1,3)                                          1.446     0.000      1.446            0.000 0.550          0           2 
    mgc_mux1hot(1,4)                                          1.830     0.000      1.830            0.000 1.500          0           1 
    mgc_mux1hot(1,5)                                          2.214     0.000      2.214            0.000 1.500          0           1 
    mgc_mux1hot(1,6)                                          2.598     0.000      2.598            0.000 1.500          0           1 
    mgc_mux1hot(1,7)                                          2.982     0.000      2.982            0.000 1.500          0           1 
    mgc_mux1hot(10,4)                                        18.303     0.000     18.303            0.000 1.500          0           1 
    mgc_mux1hot(11,5)                                        24.358     0.000     24.358            0.000 1.500          0           1 
    mgc_mux1hot(12,3)                                        17.356     0.000     17.356            0.000 0.550          0           1 
    mgc_mux1hot(2,4)                                          3.661     0.000      3.661            0.000 1.500          0           1 
    mgc_mux1hot(3,7)                                          8.947     0.000      8.947            0.000 1.500          0           1 
    mgc_mux1hot(4,3)                                          5.785     0.000      5.785            0.000 0.550          0           1 
    mgc_mux1hot(8,3)                                         11.571     0.000     11.571            0.000 0.550          0           1 
    mgc_mux1hot(9,3)                                         13.017     0.000     13.017            0.000 0.550          0           1 
    mgc_mux1hot(9,4)                                         16.473     0.000     16.473            0.000 1.500          0           2 
    mgc_mux1hot(9,8)                                         30.298     0.000     30.298            0.000 1.500          0           1 
    mgc_nand(1,2)                                             1.000     0.000      1.000            0.000 0.550          0          13 
    mgc_nand(1,3)                                             1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nand(1,4)                                             1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_nand(1,5)                                             1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_nand(12,2)                                           12.000     0.000     12.000            0.000 0.550          0           1 
    mgc_nor(1,2)                                              1.000     0.000      1.000            0.000 0.550          0          44 
    mgc_nor(1,3)                                              1.000     0.000      1.000            0.000 0.550          0          10 
    mgc_nor(1,4)                                              1.000     0.000      1.000            0.000 0.550          0           6 
    mgc_nor(1,5)                                              1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_nor(1,6)                                              1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nor(1,7)                                              2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_not(1)                                                0.000     0.000      0.000            0.000 0.000          0         166 
    mgc_not(10)                                               0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(12)                                               0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(32)                                               0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(4)                                                0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_not(9)                                                0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_or(1,2)                                               1.000     0.000      1.000            0.000 0.550          0          52 
    mgc_or(1,3)                                               1.000     0.000      1.000            0.000 0.550          0          26 
    mgc_or(1,4)                                               1.000     0.000      1.000            0.000 0.550          0          12 
    mgc_or(1,5)                                               1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_or(1,6)                                               1.000     0.000      1.000            0.000 0.550          0           3 
    mgc_or(1,7)                                               2.000     0.000      2.000            0.000 1.500          0           5 
    mgc_or(1,8)                                               2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_or(2,2)                                               2.000     0.000      2.000            0.000 0.550          0           1 
    mgc_or(3,2)                                               3.000     0.000      3.000            0.000 0.550          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(1,0,0,1,1,0,0)                                0.000     0.000      0.000            0.000 0.320          0           7 
    mgc_reg_pos(1,0,0,1,1,1,1)                                0.000     0.000      0.000            0.000 0.320          0           9 
    mgc_reg_pos(10,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(11,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(12,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(13,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(13,0,0,1,1,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(3,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(32,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0          11 
    mgc_reg_pos(4,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(9,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_shift_l(1,0,4,11)                                     9.595     0.000      9.595            0.000 0.550          0           1 
    mgc_shift_l(1,0,4,12)                                    10.442     0.000     10.442            0.000 0.550          1           1 
    mgc_shift_l(1,0,4,13)                                    11.280     0.000     11.280            0.000 0.550          1           1 
    mgc_xnor(1,2)                                             1.000     0.000      1.000            0.000 0.550          0           3 
    [Lib: mgc_ioport]                                                                                                                  
    mgc_io_sync(0)                                            0.000     0.000      0.000            0.000 0.000          5           5 
                                                                                                                                       
    TOTAL AREA (After Assignment):                         9042.078     2.000   1372.000          143.000                              
    
  Area Scores
                      Post-Scheduling    Post-DP & FSM Post-Assignment 
    ----------------- --------------- ---------------- ---------------
    Total Area Score:   7969.7          13218.8          9056.1        
    Total Reg:             0.0              0.0             0.0        
                                                                       
    DataPath:           7969.7 (100%)   13204.8 (100%)   9042.1 (100%) 
      MUX:                 0.0           1060.8   (8%)    769.8   (9%) 
      FUNC:             7969.7 (100%)   11835.0  (90%)   7854.3  (87%) 
      LOGIC:               0.0            309.0   (2%)    418.0   (5%) 
      BUFFER:              0.0              0.0             0.0        
      MEM:                 0.0              0.0             0.0        
      ROM:                 0.0              0.0             0.0        
      REG:                 0.0              0.0             0.0        
                                                                       
    
    FSM:                   0.0             14.0   (0%)     14.0   (0%) 
      FSM-REG:             0.0              0.0             0.0        
      FSM-COMB:            0.0             14.0 (100%)     14.0 (100%) 
                                                                       
    
  Register-to-Variable Mappings
    Register                                       Size(bits) Gated Register CG Opt Done Variables                                             
    ---------------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    COMP_LOOP:twiddle_f#1.sva                              32         Y           Y      COMP_LOOP:twiddle_f#1.sva                             
                                                                                         COMP_LOOP:twiddle_f#2.sva                             
                                                                                         COMP_LOOP:twiddle_f#3.sva                             
                                                                                         COMP_LOOP:twiddle_f#4.sva                             
                                                                                         COMP_LOOP:twiddle_f#5.sva                             
                                                                                         COMP_LOOP:twiddle_f#6.sva                             
                                                                                         COMP_LOOP:twiddle_f#7.sva                             
                                                                                         COMP_LOOP:twiddle_f.sva                               
    COMP_LOOP:twiddle_help#1.sva                           32         Y           Y      COMP_LOOP:twiddle_help#1.sva                          
                                                                                         COMP_LOOP:twiddle_help#2.sva                          
                                                                                         COMP_LOOP:twiddle_help#3.sva                          
                                                                                         COMP_LOOP:twiddle_help#4.sva                          
                                                                                         COMP_LOOP:twiddle_help#5.sva                          
                                                                                         COMP_LOOP:twiddle_help#6.sva                          
                                                                                         COMP_LOOP:twiddle_help#7.sva                          
                                                                                         COMP_LOOP:twiddle_help.sva                            
    VEC_LOOP:j#1.sva                                       32         Y           Y      VEC_LOOP:j#1.sva                                      
                                                                                         VEC_LOOP:modulo_sub(return)#1.sva                     
                                                                                         VEC_LOOP:modulo_sub(return)#2.sva                     
                                                                                         VEC_LOOP:modulo_sub(return)#3.sva                     
                                                                                         VEC_LOOP:modulo_sub(return)#4.sva                     
                                                                                         VEC_LOOP:modulo_sub(return)#5.sva                     
                                                                                         VEC_LOOP:modulo_sub(return)#6.sva                     
                                                                                         VEC_LOOP:modulo_sub(return)#7.sva                     
                                                                                         VEC_LOOP:modulo_sub(return).sva                       
    VEC_LOOP:j#1.sva#1                                     32         Y           Y      VEC_LOOP:j#1.sva#1                                    
    VEC_LOOP:mult(vec)#1.sva                               32         Y                  VEC_LOOP:mult(vec)#1.sva                              
                                                                                         VEC_LOOP:mult(vec)#2.sva                              
                                                                                         VEC_LOOP:mult(vec)#3.sva                              
                                                                                         VEC_LOOP:mult(vec)#4.sva                              
                                                                                         VEC_LOOP:mult(vec)#5.sva                              
                                                                                         VEC_LOOP:mult(vec)#6.sva                              
                                                                                         VEC_LOOP:mult(vec)#7.sva                              
                                                                                         VEC_LOOP:mult(vec).sva                                
    factor1#1.sva                                          32         Y           Y      factor1#1.sva                                         
                                                                                         factor1#2.sva                                         
                                                                                         factor1#3.sva                                         
                                                                                         factor1#4.sva                                         
                                                                                         factor1#5.sva                                         
                                                                                         factor1#6.sva                                         
                                                                                         factor1#7.sva                                         
                                                                                         factor1.sva                                           
    p.sva                                                  32         Y           Y      p.sva                                                 
    twiddle:rsci.qa_d.bfwt(31:0)                           32         Y           Y      twiddle:rsci.qa_d.bfwt(31:0)                          
    twiddle_h:rsci.qa_d.bfwt(31:0)                         32         Y           Y      twiddle_h:rsci.qa_d.bfwt(31:0)                        
    vec:rsci.qa_d.bfwt(31:0)                               32         Y           Y      vec:rsci.qa_d.bfwt(31:0)                              
    vec:rsci.qa_d.bfwt(63:32)                              32         Y           Y      vec:rsci.qa_d.bfwt(63:32)                             
    STAGE_LOOP:lshift.psp.sva                              13         Y           Y      STAGE_LOOP:lshift.psp.sva                             
    VEC_LOOP:j#2(12:0).sva#1                               13         Y           Y      VEC_LOOP:j#2(12:0).sva#1                              
                                                                                         VEC_LOOP:j#3(12:0).sva#1                              
                                                                                         VEC_LOOP:j#4(12:0).sva#1                              
                                                                                         VEC_LOOP:j#5(12:0).sva#1                              
                                                                                         VEC_LOOP:j#6(12:0).sva#1                              
                                                                                         VEC_LOOP:j#7(12:0).sva#1                              
                                                                                         VEC_LOOP:j(12:0).sva#1                                
    COMP_LOOP-2:twiddle_f:lshift.ncse.sva                  12         Y           Y      COMP_LOOP-2:twiddle_f:lshift.ncse.sva                 
    VEC_LOOP:acc#10.cse#1.sva                              12         Y           Y      VEC_LOOP:acc#10.cse#1.sva                             
                                                                                         VEC_LOOP:acc#10.cse#2.sva                             
                                                                                         VEC_LOOP:acc#10.cse#3.sva                             
                                                                                         VEC_LOOP:acc#10.cse#4.sva                             
                                                                                         VEC_LOOP:acc#10.cse#5.sva                             
                                                                                         VEC_LOOP:acc#10.cse#6.sva                             
                                                                                         VEC_LOOP:acc#10.cse#7.sva                             
                                                                                         VEC_LOOP:acc#10.cse.sva                               
    COMP_LOOP-3:twiddle_f:lshift.ncse.sva                  11         Y           Y      COMP_LOOP-3:twiddle_f:lshift.ncse.sva                 
    VEC_LOOP:acc#11.psp.sva(9:0)                           10         Y           Y      VEC_LOOP:acc#11.psp.sva                               
                                                                                         VEC_LOOP:acc#13.psp.sva                               
                                                                                         COMP_LOOP-5:twiddle_f:lshift.itm                      
                                                                                         VEC_LOOP:acc#12.psp.sva                               
    COMP_LOOP:k(12:3).sva(8:0)                              9         Y           Y      COMP_LOOP:k(12:3).sva(8:0)                            
    reg(VEC_LOOP:acc#1)#1.reg                               9         Y           Y      reg(VEC_LOOP:acc#1)#1.reg                             
    COMP_LOOP-1:twiddle_f:acc.cse.sva                       4         Y           Y      COMP_LOOP-1:twiddle_f:acc.cse.sva                     
    STAGE_LOOP:i(3:0).sva                                   4         Y           Y      STAGE_LOOP:i(3:0).sva                                 
    reg(VEC_LOOP:acc#1).reg                                 3         Y           Y      reg(VEC_LOOP:acc#1).reg                               
    COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(20).itm          1         Y           Y      COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(20).itm        
                                                                                         run_ac_sync_tmp_dobj.sva                              
    VEC_LOOP:acc#11.psp.sva(10)                             1         Y           Y      VEC_LOOP:acc#11.psp.sva                               
                                                                                         VEC_LOOP:acc#13.psp.sva                               
                                                                                         COMP_LOOP-5:twiddle_f:lshift.itm                      
                                                                                         VEC_LOOP:acc#12.psp.sva                               
    complete:rsci.bcwt                                      1                            complete:rsci.bcwt                                    
    core.wten.reg                                           1                            core.wten.reg                                         
    reg(complete:rsci.oswt).cse                             1         Y                  reg(complete:rsci.oswt).cse                           
    reg(ensig.cgo#2).cse                                    1         Y                  reg(ensig.cgo#2).cse                                  
    reg(ensig.cgo).cse                                      1         Y                  reg(ensig.cgo).cse                                    
    reg(run:rsci.oswt).cse                                  1         Y                  reg(run:rsci.oswt).cse                                
    reg(twiddle:rsci.oswt).cse                              1         Y                  reg(twiddle:rsci.oswt).cse                            
    reg(vec:rsc.triosy:obj.iswt0).cse                       1         Y                  reg(vec:rsc.triosy:obj.iswt0).cse                     
    reg(vec:rsci.oswt#1).cse                                1         Y                  reg(vec:rsci.oswt#1).cse                              
    reg(vec:rsci.oswt).cse                                  1         Y                  reg(vec:rsci.oswt).cse                                
    run:rsci.bcwt                                           1                            run:rsci.bcwt                                         
    run:rsci.ivld.bfwt                                      1         Y           Y      run:rsci.ivld.bfwt                                    
    twiddle:rsci.bcwt                                       1                            twiddle:rsci.bcwt                                     
    twiddle_h:rsci.bcwt                                     1                            twiddle_h:rsci.bcwt                                   
    vec:rsci.bcwt                                           1                            vec:rsci.bcwt                                         
    vec:rsci.bcwt#1                                         1                            vec:rsci.bcwt#1                                       
                                                                                                                                               
    Total:                                                470            463         423 (Total Gating Ratio: 0.99, CG Opt Gating Ratio: 0.90) 
    
  Timing Report
    Critical Path
      Max Delay:  8.941633
      Slack:      1.0583670000000005
      
      Path                                                                                                                                   Startpoint                                                            Endpoint                                  Delay  Slack  
      -------------------------------------------------------------------------------------------------------------------------------------- --------------------------------------------------------------------- ----------------------------------------- ------ ------
      1                                                                                                                                      inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/twiddle:rsc.adra   8.9416 1.0584 
                                                                                                                                                                                                                                                                           
        Instance                                                                                                                             Component                                                                                                       Delta  Delay  
        --------                                                                                                                             ---------                                                                                                       -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                                inPlaceNTT_DIT_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#76                                                                                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#76.itm                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#237                                                                                                  mgc_not_1                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#237.itm                                                                                                                                                                                                              0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/and#18                                                                                                   mgc_and_1_2                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#16                                                                                                                                                                                                              0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and#313                                                                                                  mgc_and_1_3                                                                                                     0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#285                                                                                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and#314                                                                                                  mgc_and_1_2                                                                                                     0.5500 1.1000 
        inPlaceNTT_DIT_precomp:core/and.dcpl#286                                                                                                                                                                                                             0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or                                                                                   mgc_or_1_3                                                                                                      0.5500 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or.ssc                                                                                                                                                                                               0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#68                                                                             mgc_mux1hot_11_5                                                                                                1.5000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#68.itm                                                                                                                                                                                         0.0000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#99                                                                                                                                                                                              0.0000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#99.itm                                                                                                                                                                                          0.0000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                                                                             mgc_mul_12_0_12_0_12                                                                                            3.7916 6.9416 
        inPlaceNTT_DIT_precomp:core/z.out#8                                                                                                                                                                                                                  0.0000 6.9416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-3)                                                                                                                                                       0.0000 6.9416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-3).itm                                                                                                                                                   0.0000 6.9416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#23                                                                             mgc_mux1hot_9_4                                                                                                 1.5000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#23.rmff                                                                                                                                                                                        0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#98                                                                                                                                                                                              0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm                                                                                                                                                                                          0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core                                                                                                                                                                                  0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)                                                                                                                                                   0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0).itm                                                                                                                                               0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5                                                                                                                                                                                0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm                                                                                                                                                                            0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core                                                                                                                                                            0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#2                                                                                                                           0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d                                                                                                                                                                 0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg                                                                                                                                                                                   0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                              0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d                                                                                                                                                                                       0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d.reg                                                                                                                                                                                                  0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                             0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                      0.0000 8.4416 
        inPlaceNTT_DIT_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                           0.0000 8.4416 
        inPlaceNTT_DIT_precomp/COMP_LOOP:twiddle_f:conc#6                                                                                                                                                                                                    0.0000 8.4416 
        inPlaceNTT_DIT_precomp/COMP_LOOP:twiddle_f:conc#6.itm                                                                                                                                                                                                0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adra_d                                                                                                                                                    0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(11-0)                                                                                                                     0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:asn(adra)                                                                                                                             0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adra                                                                                                                                                      0.0000 8.4416 
        inPlaceNTT_DIT_precomp/twiddle:rsc.adra                                                                                                                                                                                                              0.5000 8.9416 
                                                                                                                                                                                                                                                                           
      2                                                                                                                                      inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/twiddle_h:rsc.adrb 8.9416 1.0584 
                                                                                                                                                                                                                                                                           
        Instance                                                                                                                             Component                                                                                                       Delta  Delay  
        --------                                                                                                                             ---------                                                                                                       -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                                inPlaceNTT_DIT_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#76                                                                                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#76.itm                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#237                                                                                                  mgc_not_1                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#237.itm                                                                                                                                                                                                              0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/and#18                                                                                                   mgc_and_1_2                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#16                                                                                                                                                                                                              0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and#313                                                                                                  mgc_and_1_3                                                                                                     0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#285                                                                                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and#314                                                                                                  mgc_and_1_2                                                                                                     0.5500 1.1000 
        inPlaceNTT_DIT_precomp:core/and.dcpl#286                                                                                                                                                                                                             0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or                                                                                   mgc_or_1_3                                                                                                      0.5500 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or.ssc                                                                                                                                                                                               0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#68                                                                             mgc_mux1hot_11_5                                                                                                1.5000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#68.itm                                                                                                                                                                                         0.0000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#99                                                                                                                                                                                              0.0000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#99.itm                                                                                                                                                                                          0.0000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                                                                             mgc_mul_12_0_12_0_12                                                                                            3.7916 6.9416 
        inPlaceNTT_DIT_precomp:core/z.out#8                                                                                                                                                                                                                  0.0000 6.9416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-3)                                                                                                                                                       0.0000 6.9416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-3).itm                                                                                                                                                   0.0000 6.9416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#23                                                                             mgc_mux1hot_9_4                                                                                                 1.5000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#23.rmff                                                                                                                                                                                        0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_help:conc#6                                                                                                                                                                                            0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm                                                                                                                                                                                        0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core                                                                                                                                                                              0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)                                                                                                                                            0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0).itm                                                                                                                                        0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5                                                                                                                                                                           0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm                                                                                                                                                                       0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d.core                                                                                                                                                      0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#2                                                                                                                  0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d                                                                                                                                                           0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg                                                                                                                                                                               0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:asn(twiddle_h:rsci.adra_d)                                                                                                                                                       0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d                                                                                                                                                                                   0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/twiddle_h:rsci.adra_d.reg                                                                                                                                                                                                0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_help:asn(twiddle_h:rsci.adra_d)                                                                                                                                                                        0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/twiddle_h:rsci.adra_d                                                                                                                                                                                                    0.0000 8.4416 
        inPlaceNTT_DIT_precomp/twiddle_h:rsci.adra_d                                                                                                                                                                                                         0.0000 8.4416 
        inPlaceNTT_DIT_precomp/COMP_LOOP:twiddle_help:conc#6                                                                                                                                                                                                 0.0000 8.4416 
        inPlaceNTT_DIT_precomp/COMP_LOOP:twiddle_help:conc#6.itm                                                                                                                                                                                             0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/adra_d                                                                                                                                                    0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_help:slc(adra_d)(23-12)                                                                                                                 0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_help:asn(adrb)                                                                                                                          0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/adrb                                                                                                                                                      0.0000 8.4416 
        inPlaceNTT_DIT_precomp/twiddle_h:rsc.adrb                                                                                                                                                                                                            0.5000 8.9416 
                                                                                                                                                                                                                                                                           
      3                                                                                                                                      inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/twiddle_h:rsc.adra 8.9416 1.0584 
                                                                                                                                                                                                                                                                           
        Instance                                                                                                                             Component                                                                                                       Delta  Delay  
        --------                                                                                                                             ---------                                                                                                       -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                                inPlaceNTT_DIT_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#76                                                                                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#76.itm                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#237                                                                                                  mgc_not_1                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#237.itm                                                                                                                                                                                                              0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/and#18                                                                                                   mgc_and_1_2                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#16                                                                                                                                                                                                              0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and#313                                                                                                  mgc_and_1_3                                                                                                     0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#285                                                                                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and#314                                                                                                  mgc_and_1_2                                                                                                     0.5500 1.1000 
        inPlaceNTT_DIT_precomp:core/and.dcpl#286                                                                                                                                                                                                             0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or                                                                                   mgc_or_1_3                                                                                                      0.5500 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or.ssc                                                                                                                                                                                               0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#68                                                                             mgc_mux1hot_11_5                                                                                                1.5000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#68.itm                                                                                                                                                                                         0.0000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#99                                                                                                                                                                                              0.0000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#99.itm                                                                                                                                                                                          0.0000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                                                                             mgc_mul_12_0_12_0_12                                                                                            3.7916 6.9416 
        inPlaceNTT_DIT_precomp:core/z.out#8                                                                                                                                                                                                                  0.0000 6.9416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-3)                                                                                                                                                       0.0000 6.9416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-3).itm                                                                                                                                                   0.0000 6.9416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#23                                                                             mgc_mux1hot_9_4                                                                                                 1.5000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#23.rmff                                                                                                                                                                                        0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_help:conc#6                                                                                                                                                                                            0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm                                                                                                                                                                                        0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core                                                                                                                                                                              0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)                                                                                                                                            0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0).itm                                                                                                                                        0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5                                                                                                                                                                           0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm                                                                                                                                                                       0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d.core                                                                                                                                                      0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#2                                                                                                                  0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d                                                                                                                                                           0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg                                                                                                                                                                               0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:asn(twiddle_h:rsci.adra_d)                                                                                                                                                       0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d                                                                                                                                                                                   0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/twiddle_h:rsci.adra_d.reg                                                                                                                                                                                                0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_help:asn(twiddle_h:rsci.adra_d)                                                                                                                                                                        0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/twiddle_h:rsci.adra_d                                                                                                                                                                                                    0.0000 8.4416 
        inPlaceNTT_DIT_precomp/twiddle_h:rsci.adra_d                                                                                                                                                                                                         0.0000 8.4416 
        inPlaceNTT_DIT_precomp/COMP_LOOP:twiddle_help:conc#6                                                                                                                                                                                                 0.0000 8.4416 
        inPlaceNTT_DIT_precomp/COMP_LOOP:twiddle_help:conc#6.itm                                                                                                                                                                                             0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/adra_d                                                                                                                                                    0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_help:slc(adra_d)(11-0)                                                                                                                  0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_help:asn(adra)                                                                                                                          0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/adra                                                                                                                                                      0.0000 8.4416 
        inPlaceNTT_DIT_precomp/twiddle_h:rsc.adra                                                                                                                                                                                                            0.5000 8.9416 
                                                                                                                                                                                                                                                                           
      4                                                                                                                                      inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/twiddle_h:rsc.adra 8.9416 1.0584 
                                                                                                                                                                                                                                                                           
        Instance                                                                                                                             Component                                                                                                       Delta  Delay  
        --------                                                                                                                             ---------                                                                                                       -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                                inPlaceNTT_DIT_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#76                                                                                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#76.itm                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#237                                                                                                  mgc_not_1                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#237.itm                                                                                                                                                                                                              0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/and#18                                                                                                   mgc_and_1_2                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#16                                                                                                                                                                                                              0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and#313                                                                                                  mgc_and_1_3                                                                                                     0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#285                                                                                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and#314                                                                                                  mgc_and_1_2                                                                                                     0.5500 1.1000 
        inPlaceNTT_DIT_precomp:core/and.dcpl#286                                                                                                                                                                                                             0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or                                                                                   mgc_or_1_3                                                                                                      0.5500 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or.ssc                                                                                                                                                                                               0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#68                                                                             mgc_mux1hot_11_5                                                                                                1.5000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#68.itm                                                                                                                                                                                         0.0000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#99                                                                                                                                                                                              0.0000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#99.itm                                                                                                                                                                                          0.0000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                                                                             mgc_mul_12_0_12_0_12                                                                                            3.7916 6.9416 
        inPlaceNTT_DIT_precomp:core/z.out#8                                                                                                                                                                                                                  0.0000 6.9416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#8)(9-0)                                                                                                                                                                                    0.0000 6.9416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#8)(9-0).itm                                                                                                                                                                                0.0000 6.9416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#23                                                                             mgc_mux1hot_9_4                                                                                                 1.5000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#23.rmff                                                                                                                                                                                        0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_help:conc#6                                                                                                                                                                                            0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm                                                                                                                                                                                        0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core                                                                                                                                                                              0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)                                                                                                                                            0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0).itm                                                                                                                                        0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5                                                                                                                                                                           0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm                                                                                                                                                                       0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d.core                                                                                                                                                      0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#2                                                                                                                  0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d                                                                                                                                                           0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg                                                                                                                                                                               0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:asn(twiddle_h:rsci.adra_d)                                                                                                                                                       0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d                                                                                                                                                                                   0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/twiddle_h:rsci.adra_d.reg                                                                                                                                                                                                0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_help:asn(twiddle_h:rsci.adra_d)                                                                                                                                                                        0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/twiddle_h:rsci.adra_d                                                                                                                                                                                                    0.0000 8.4416 
        inPlaceNTT_DIT_precomp/twiddle_h:rsci.adra_d                                                                                                                                                                                                         0.0000 8.4416 
        inPlaceNTT_DIT_precomp/COMP_LOOP:twiddle_help:conc#6                                                                                                                                                                                                 0.0000 8.4416 
        inPlaceNTT_DIT_precomp/COMP_LOOP:twiddle_help:conc#6.itm                                                                                                                                                                                             0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/adra_d                                                                                                                                                    0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_help:slc(adra_d)(11-0)                                                                                                                  0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_help:asn(adra)                                                                                                                          0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/adra                                                                                                                                                      0.0000 8.4416 
        inPlaceNTT_DIT_precomp/twiddle_h:rsc.adra                                                                                                                                                                                                            0.5000 8.9416 
                                                                                                                                                                                                                                                                           
      5                                                                                                                                      inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/twiddle_h:rsc.adra 8.9416 1.0584 
                                                                                                                                                                                                                                                                           
        Instance                                                                                                                             Component                                                                                                       Delta  Delay  
        --------                                                                                                                             ---------                                                                                                       -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                                inPlaceNTT_DIT_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#76                                                                                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#76.itm                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#237                                                                                                  mgc_not_1                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#237.itm                                                                                                                                                                                                              0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/and#18                                                                                                   mgc_and_1_2                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#16                                                                                                                                                                                                              0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and#313                                                                                                  mgc_and_1_3                                                                                                     0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#285                                                                                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and#314                                                                                                  mgc_and_1_2                                                                                                     0.5500 1.1000 
        inPlaceNTT_DIT_precomp:core/and.dcpl#286                                                                                                                                                                                                             0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or                                                                                   mgc_or_1_3                                                                                                      0.5500 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or.ssc                                                                                                                                                                                               0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#68                                                                             mgc_mux1hot_11_5                                                                                                1.5000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#68.itm                                                                                                                                                                                         0.0000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#99                                                                                                                                                                                              0.0000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#99.itm                                                                                                                                                                                          0.0000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                                                                             mgc_mul_12_0_12_0_12                                                                                            3.7916 6.9416 
        inPlaceNTT_DIT_precomp:core/z.out#8                                                                                                                                                                                                                  0.0000 6.9416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#8)(10-0)                                                                                                                                                                                   0.0000 6.9416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#8)(10-0).itm                                                                                                                                                                               0.0000 6.9416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#23                                                                             mgc_mux1hot_9_4                                                                                                 1.5000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#23.rmff                                                                                                                                                                                        0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_help:conc#6                                                                                                                                                                                            0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm                                                                                                                                                                                        0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core                                                                                                                                                                              0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)                                                                                                                                            0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0).itm                                                                                                                                        0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5                                                                                                                                                                           0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm                                                                                                                                                                       0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d.core                                                                                                                                                      0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#2                                                                                                                  0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d                                                                                                                                                           0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg                                                                                                                                                                               0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:asn(twiddle_h:rsci.adra_d)                                                                                                                                                       0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d                                                                                                                                                                                   0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/twiddle_h:rsci.adra_d.reg                                                                                                                                                                                                0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_help:asn(twiddle_h:rsci.adra_d)                                                                                                                                                                        0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/twiddle_h:rsci.adra_d                                                                                                                                                                                                    0.0000 8.4416 
        inPlaceNTT_DIT_precomp/twiddle_h:rsci.adra_d                                                                                                                                                                                                         0.0000 8.4416 
        inPlaceNTT_DIT_precomp/COMP_LOOP:twiddle_help:conc#6                                                                                                                                                                                                 0.0000 8.4416 
        inPlaceNTT_DIT_precomp/COMP_LOOP:twiddle_help:conc#6.itm                                                                                                                                                                                             0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/adra_d                                                                                                                                                    0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_help:slc(adra_d)(11-0)                                                                                                                  0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_help:asn(adra)                                                                                                                          0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/adra                                                                                                                                                      0.0000 8.4416 
        inPlaceNTT_DIT_precomp/twiddle_h:rsc.adra                                                                                                                                                                                                            0.5000 8.9416 
                                                                                                                                                                                                                                                                           
      6                                                                                                                                      inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/twiddle:rsc.adrb   8.9416 1.0584 
                                                                                                                                                                                                                                                                           
        Instance                                                                                                                             Component                                                                                                       Delta  Delay  
        --------                                                                                                                             ---------                                                                                                       -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                                inPlaceNTT_DIT_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#76                                                                                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#76.itm                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#237                                                                                                  mgc_not_1                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#237.itm                                                                                                                                                                                                              0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/and#18                                                                                                   mgc_and_1_2                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#16                                                                                                                                                                                                              0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and#313                                                                                                  mgc_and_1_3                                                                                                     0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#285                                                                                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and#314                                                                                                  mgc_and_1_2                                                                                                     0.5500 1.1000 
        inPlaceNTT_DIT_precomp:core/and.dcpl#286                                                                                                                                                                                                             0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or                                                                                   mgc_or_1_3                                                                                                      0.5500 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or.ssc                                                                                                                                                                                               0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#68                                                                             mgc_mux1hot_11_5                                                                                                1.5000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#68.itm                                                                                                                                                                                         0.0000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#99                                                                                                                                                                                              0.0000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#99.itm                                                                                                                                                                                          0.0000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                                                                             mgc_mul_12_0_12_0_12                                                                                            3.7916 6.9416 
        inPlaceNTT_DIT_precomp:core/z.out#8                                                                                                                                                                                                                  0.0000 6.9416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-3)                                                                                                                                                       0.0000 6.9416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-3).itm                                                                                                                                                   0.0000 6.9416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#23                                                                             mgc_mux1hot_9_4                                                                                                 1.5000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#23.rmff                                                                                                                                                                                        0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#98                                                                                                                                                                                              0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm                                                                                                                                                                                          0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core                                                                                                                                                                                  0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)                                                                                                                                                   0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0).itm                                                                                                                                               0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5                                                                                                                                                                                0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm                                                                                                                                                                            0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core                                                                                                                                                            0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#2                                                                                                                           0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d                                                                                                                                                                 0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg                                                                                                                                                                                   0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                              0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d                                                                                                                                                                                       0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d.reg                                                                                                                                                                                                  0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                             0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                      0.0000 8.4416 
        inPlaceNTT_DIT_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                           0.0000 8.4416 
        inPlaceNTT_DIT_precomp/COMP_LOOP:twiddle_f:conc#6                                                                                                                                                                                                    0.0000 8.4416 
        inPlaceNTT_DIT_precomp/COMP_LOOP:twiddle_f:conc#6.itm                                                                                                                                                                                                0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adra_d                                                                                                                                                    0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(23-12)                                                                                                                    0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:asn(adrb)                                                                                                                             0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adrb                                                                                                                                                      0.0000 8.4416 
        inPlaceNTT_DIT_precomp/twiddle:rsc.adrb                                                                                                                                                                                                              0.5000 8.9416 
                                                                                                                                                                                                                                                                           
      7                                                                                                                                      inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/twiddle:rsc.adrb   8.9416 1.0584 
                                                                                                                                                                                                                                                                           
        Instance                                                                                                                             Component                                                                                                       Delta  Delay  
        --------                                                                                                                             ---------                                                                                                       -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                                inPlaceNTT_DIT_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#76                                                                                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#76.itm                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#237                                                                                                  mgc_not_1                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#237.itm                                                                                                                                                                                                              0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/and#18                                                                                                   mgc_and_1_2                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#16                                                                                                                                                                                                              0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and#313                                                                                                  mgc_and_1_3                                                                                                     0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#285                                                                                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and#314                                                                                                  mgc_and_1_2                                                                                                     0.5500 1.1000 
        inPlaceNTT_DIT_precomp:core/and.dcpl#286                                                                                                                                                                                                             0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or                                                                                   mgc_or_1_3                                                                                                      0.5500 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or.ssc                                                                                                                                                                                               0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#68                                                                             mgc_mux1hot_11_5                                                                                                1.5000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#68.itm                                                                                                                                                                                         0.0000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#99                                                                                                                                                                                              0.0000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#99.itm                                                                                                                                                                                          0.0000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                                                                             mgc_mul_12_0_12_0_12                                                                                            3.7916 6.9416 
        inPlaceNTT_DIT_precomp:core/z.out#8                                                                                                                                                                                                                  0.0000 6.9416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#8)(10-0)                                                                                                                                                                                   0.0000 6.9416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#8)(10-0).itm                                                                                                                                                                               0.0000 6.9416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#23                                                                             mgc_mux1hot_9_4                                                                                                 1.5000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#23.rmff                                                                                                                                                                                        0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#98                                                                                                                                                                                              0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm                                                                                                                                                                                          0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core                                                                                                                                                                                  0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)                                                                                                                                                   0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0).itm                                                                                                                                               0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5                                                                                                                                                                                0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm                                                                                                                                                                            0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core                                                                                                                                                            0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#2                                                                                                                           0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d                                                                                                                                                                 0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg                                                                                                                                                                                   0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                              0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d                                                                                                                                                                                       0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d.reg                                                                                                                                                                                                  0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                             0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                      0.0000 8.4416 
        inPlaceNTT_DIT_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                           0.0000 8.4416 
        inPlaceNTT_DIT_precomp/COMP_LOOP:twiddle_f:conc#6                                                                                                                                                                                                    0.0000 8.4416 
        inPlaceNTT_DIT_precomp/COMP_LOOP:twiddle_f:conc#6.itm                                                                                                                                                                                                0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adra_d                                                                                                                                                    0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(23-12)                                                                                                                    0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:asn(adrb)                                                                                                                             0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adrb                                                                                                                                                      0.0000 8.4416 
        inPlaceNTT_DIT_precomp/twiddle:rsc.adrb                                                                                                                                                                                                              0.5000 8.9416 
                                                                                                                                                                                                                                                                           
      8                                                                                                                                      inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/twiddle:rsc.adrb   8.9416 1.0584 
                                                                                                                                                                                                                                                                           
        Instance                                                                                                                             Component                                                                                                       Delta  Delay  
        --------                                                                                                                             ---------                                                                                                       -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                                inPlaceNTT_DIT_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#76                                                                                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#76.itm                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#237                                                                                                  mgc_not_1                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#237.itm                                                                                                                                                                                                              0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/and#18                                                                                                   mgc_and_1_2                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#16                                                                                                                                                                                                              0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and#313                                                                                                  mgc_and_1_3                                                                                                     0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#285                                                                                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and#314                                                                                                  mgc_and_1_2                                                                                                     0.5500 1.1000 
        inPlaceNTT_DIT_precomp:core/and.dcpl#286                                                                                                                                                                                                             0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or                                                                                   mgc_or_1_3                                                                                                      0.5500 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or.ssc                                                                                                                                                                                               0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#68                                                                             mgc_mux1hot_11_5                                                                                                1.5000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#68.itm                                                                                                                                                                                         0.0000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#99                                                                                                                                                                                              0.0000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#99.itm                                                                                                                                                                                          0.0000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                                                                             mgc_mul_12_0_12_0_12                                                                                            3.7916 6.9416 
        inPlaceNTT_DIT_precomp:core/z.out#8                                                                                                                                                                                                                  0.0000 6.9416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#8)(9-0)                                                                                                                                                                                    0.0000 6.9416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#8)(9-0).itm                                                                                                                                                                                0.0000 6.9416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#23                                                                             mgc_mux1hot_9_4                                                                                                 1.5000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#23.rmff                                                                                                                                                                                        0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#98                                                                                                                                                                                              0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm                                                                                                                                                                                          0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core                                                                                                                                                                                  0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)                                                                                                                                                   0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0).itm                                                                                                                                               0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5                                                                                                                                                                                0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm                                                                                                                                                                            0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core                                                                                                                                                            0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#2                                                                                                                           0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d                                                                                                                                                                 0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg                                                                                                                                                                                   0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                              0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d                                                                                                                                                                                       0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d.reg                                                                                                                                                                                                  0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                             0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                      0.0000 8.4416 
        inPlaceNTT_DIT_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                           0.0000 8.4416 
        inPlaceNTT_DIT_precomp/COMP_LOOP:twiddle_f:conc#6                                                                                                                                                                                                    0.0000 8.4416 
        inPlaceNTT_DIT_precomp/COMP_LOOP:twiddle_f:conc#6.itm                                                                                                                                                                                                0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adra_d                                                                                                                                                    0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(23-12)                                                                                                                    0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:asn(adrb)                                                                                                                             0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adrb                                                                                                                                                      0.0000 8.4416 
        inPlaceNTT_DIT_precomp/twiddle:rsc.adrb                                                                                                                                                                                                              0.5000 8.9416 
                                                                                                                                                                                                                                                                           
      9                                                                                                                                      inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/twiddle:rsc.adrb   8.9416 1.0584 
                                                                                                                                                                                                                                                                           
        Instance                                                                                                                             Component                                                                                                       Delta  Delay  
        --------                                                                                                                             ---------                                                                                                       -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                                inPlaceNTT_DIT_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(2)#81                                                                                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(2)#81.itm                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/and#18                                                                                                   mgc_and_1_2                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#16                                                                                                                                                                                                              0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and#313                                                                                                  mgc_and_1_3                                                                                                     0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#285                                                                                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and#314                                                                                                  mgc_and_1_2                                                                                                     0.5500 1.1000 
        inPlaceNTT_DIT_precomp:core/and.dcpl#286                                                                                                                                                                                                             0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or                                                                                   mgc_or_1_3                                                                                                      0.5500 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or.ssc                                                                                                                                                                                               0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#68                                                                             mgc_mux1hot_11_5                                                                                                1.5000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#68.itm                                                                                                                                                                                         0.0000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#99                                                                                                                                                                                              0.0000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#99.itm                                                                                                                                                                                          0.0000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                                                                             mgc_mul_12_0_12_0_12                                                                                            3.7916 6.9416 
        inPlaceNTT_DIT_precomp:core/z.out#8                                                                                                                                                                                                                  0.0000 6.9416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#8)(9-0)                                                                                                                                                                                    0.0000 6.9416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#8)(9-0).itm                                                                                                                                                                                0.0000 6.9416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#23                                                                             mgc_mux1hot_9_4                                                                                                 1.5000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#23.rmff                                                                                                                                                                                        0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#98                                                                                                                                                                                              0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm                                                                                                                                                                                          0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core                                                                                                                                                                                  0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)                                                                                                                                                   0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0).itm                                                                                                                                               0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5                                                                                                                                                                                0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm                                                                                                                                                                            0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core                                                                                                                                                            0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#2                                                                                                                           0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d                                                                                                                                                                 0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg                                                                                                                                                                                   0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                              0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d                                                                                                                                                                                       0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d.reg                                                                                                                                                                                                  0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                             0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                      0.0000 8.4416 
        inPlaceNTT_DIT_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                           0.0000 8.4416 
        inPlaceNTT_DIT_precomp/COMP_LOOP:twiddle_f:conc#6                                                                                                                                                                                                    0.0000 8.4416 
        inPlaceNTT_DIT_precomp/COMP_LOOP:twiddle_f:conc#6.itm                                                                                                                                                                                                0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adra_d                                                                                                                                                    0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(23-12)                                                                                                                    0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:asn(adrb)                                                                                                                             0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adrb                                                                                                                                                      0.0000 8.4416 
        inPlaceNTT_DIT_precomp/twiddle:rsc.adrb                                                                                                                                                                                                              0.5000 8.9416 
                                                                                                                                                                                                                                                                           
      10                                                                                                                                     inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/twiddle:rsc.adrb   8.9416 1.0584 
                                                                                                                                                                                                                                                                           
        Instance                                                                                                                             Component                                                                                                       Delta  Delay  
        --------                                                                                                                             ---------                                                                                                       -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                                inPlaceNTT_DIT_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(1)#66                                                                                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(1)#66.itm                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#107                                                                                                  mgc_not_1                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#107.itm                                                                                                                                                                                                              0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/and#32                                                                                                   mgc_and_1_3                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#30                                                                                                                                                                                                              0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and#318                                                                                                  mgc_and_1_4                                                                                                     0.5500 1.1000 
        inPlaceNTT_DIT_precomp:core/and.dcpl#290                                                                                                                                                                                                             0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or                                                                                   mgc_or_1_3                                                                                                      0.5500 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or.ssc                                                                                                                                                                                               0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#68                                                                             mgc_mux1hot_11_5                                                                                                1.5000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#68.itm                                                                                                                                                                                         0.0000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#99                                                                                                                                                                                              0.0000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#99.itm                                                                                                                                                                                          0.0000 3.1500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                                                                             mgc_mul_12_0_12_0_12                                                                                            3.7916 6.9416 
        inPlaceNTT_DIT_precomp:core/z.out#8                                                                                                                                                                                                                  0.0000 6.9416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#8)(9-0)                                                                                                                                                                                    0.0000 6.9416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#8)(9-0).itm                                                                                                                                                                                0.0000 6.9416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#23                                                                             mgc_mux1hot_9_4                                                                                                 1.5000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#23.rmff                                                                                                                                                                                        0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#98                                                                                                                                                                                              0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#98.itm                                                                                                                                                                                          0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core                                                                                                                                                                                  0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)                                                                                                                                                   0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0).itm                                                                                                                                               0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5                                                                                                                                                                                0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm                                                                                                                                                                            0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core                                                                                                                                                            0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#2                                                                                                                           0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d                                                                                                                                                                 0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg                                                                                                                                                                                   0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                              0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d                                                                                                                                                                                       0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d.reg                                                                                                                                                                                                  0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                             0.0000 8.4416 
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                      0.0000 8.4416 
        inPlaceNTT_DIT_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                           0.0000 8.4416 
        inPlaceNTT_DIT_precomp/COMP_LOOP:twiddle_f:conc#6                                                                                                                                                                                                    0.0000 8.4416 
        inPlaceNTT_DIT_precomp/COMP_LOOP:twiddle_f:conc#6.itm                                                                                                                                                                                                0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adra_d                                                                                                                                                    0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(23-12)                                                                                                                    0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:asn(adrb)                                                                                                                             0.0000 8.4416 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adrb                                                                                                                                                      0.0000 8.4416 
        inPlaceNTT_DIT_precomp/twiddle:rsc.adrb                                                                                                                                                                                                              0.5000 8.9416 
                                                                                                                                                                                                                                                                           
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                             Port                                                        Slack (Delay) Messages 
      ---------------------------------------------------------------------------------------------------- --------------------------------------------------------- ------- ------- --------
      inPlaceNTT_DIT_precomp:core/reg(run:rsci.oswt)                                                       COMP_LOOP:if:nor.itm                                       8.9000  1.1000          
      inPlaceNTT_DIT_precomp:core/reg(vec:rsci.oswt)                                                       not#355.itm                                                9.1300  0.8700          
      inPlaceNTT_DIT_precomp:core/reg(vec:rsci.oswt#1)                                                     VEC_LOOP:nor.cse                                           8.6600  1.3400          
      inPlaceNTT_DIT_precomp:core/reg(twiddle:rsci.oswt)                                                   nor#58.rmff                                                7.7900  2.2100          
      inPlaceNTT_DIT_precomp:core/reg(complete:rsci.oswt)                                                  and#84.itm                                                 6.3650  3.6350          
      inPlaceNTT_DIT_precomp:core/reg(vec:rsc.triosy:obj.iswt0)                                            and.dcpl#84                                                7.8000  2.2000          
      inPlaceNTT_DIT_precomp:core/reg(ensig.cgo)                                                           not#356.itm                                                9.1300  0.8700          
      inPlaceNTT_DIT_precomp:core/reg(ensig.cgo#2)                                                         not#357.itm                                                8.1100  1.8900          
      inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:i(3:0))                                                   STAGE_LOOP:i:STAGE_LOOP:i:mux.itm                          7.7950  2.2050          
      inPlaceNTT_DIT_precomp:core/reg(p)                                                                   p:rsci.idat                                               10.0000  0.0000          
      inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:lshift.psp)                                               z.out                                                      1.5625  8.4375          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:k(12:3).sva(8:0))                                          COMP_LOOP:k:COMP_LOOP:k:and.itm                            4.6850  5.3150          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:twiddle_f:acc)                                           z.out#2                                                    1.5625  8.4375          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:j#1)                                                        VEC_LOOP:VEC_LOOP:and.itm                                  7.8000  2.2000          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_help#1)                                            twiddle_h:rsci.qa_d.mxwt                                   7.5200  2.4800          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_f#1)                                               twiddle:rsci.qa_d.mxwt                                     7.5200  2.4800          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(20))                          VEC_LOOP:VEC_LOOP:mux.itm                                  3.8900  6.1100          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#10)                                                     z.out#5                                                    2.5900  7.4100          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:j#1)#1                                                      z.out#4                                                    5.3000  4.7000          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#1)                                                      VEC_LOOP:and#4.itm                                         4.6050  5.3950          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#1)#1                                                    VEC_LOOP:and#10.itm                                        4.6050  5.3950          
      inPlaceNTT_DIT_precomp:core/reg(factor1#1)                                                           factor1:factor1:mux.itm                                    7.4400  2.5600          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:mult(vec)#1)                                                factor1:mux.itm                                            7.4400  2.5600          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-2:twiddle_f:lshift.ncse)                                   COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1                    9.1300  0.8700          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:j#2(12:0))                                                  z.out#1                                                    6.1700  3.8300          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-3:twiddle_f:lshift.ncse)                                   COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1                    2.3384  7.6616          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#11.psp)                                                 slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(10).itm                   5.0750  4.9250          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#11.psp)#1                                               slc(VEC_LOOP:VEC_LOOP:mux#1.rgt)(9-0).itm                  5.0750  4.9250          
      inPlaceNTT_DIT_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)                                  if:nor.itm                                                 6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)                             run:rsci.ivld                                              9.9200  0.0800          
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt)                          VEC_LOOP:nor.itm                                           6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt#1)                        VEC_LOOP:nor#2.itm                                         6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)                     VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm                     7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)#1                   VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm                      7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)              COMP_LOOP:twiddle_f:nor.itm                                6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.qa_d.bfwt)#1       COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm       7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)        COMP_LOOP:twiddle_help:nor.itm                             6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.qa_d.bfwt)#1 COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm  7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)                   if:nor#3.itm                                               6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:staller/reg(core.wten)                                                   not#1.itm                                                  8.0300  1.9700          
      inPlaceNTT_DIT_precomp                                                                               run:rsc.rdy                                                9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.adra                                               2.0900  7.9100          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.da                                                 8.0800  1.9200          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.wea                                                6.4300  3.5700          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.adrb                                               2.0900  7.9100          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.db                                                 8.0800  1.9200          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.web                                                6.4300  3.5700          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.triosy.lz                                          9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               p:rsc.triosy.lz                                            9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               r:rsc.triosy.lz                                            9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.adra                                           1.0584  8.9416          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.da                                             9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.wea                                            9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.adrb                                           1.0584  8.9416          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.db                                             9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.web                                            9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.triosy.lz                                      9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.adra                                         1.0584  8.9416          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.da                                           9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.wea                                          9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.adrb                                         1.0584  8.9416          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.db                                           9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.web                                          9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.triosy.lz                                    9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               complete:rsc.vld                                           9.1300  0.8700          
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                         5     1 
    -                                                         4     1 
    -                                                        32     2 
    -                                                        21     1 
    -                                                        13     1 
    -                                                        12     3 
    -                                                        11     1 
    and                                                               
    -                                                         9     2 
    -                                                        32     1 
    -                                                         3     1 
    -                                                         2     3 
    -                                                         1   148 
    chread_sync                                                       
    -                                                         0     1 
    chwrite_sync                                                      
    -                                                         0     1 
    lshift                                                            
    -                                                        13     1 
    -                                                        12     1 
    -                                                        11     1 
    modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028                   
    -                                                        32     1 
    modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350                   
    -                                                        32     1 
    mul                                                               
    -                                                        12     1 
    -                                                        10     1 
    mult_211a0e259bca55d0a7d87e37cf4e500170bb                         
    -                                                        32     1 
    mux                                                               
    -                                                         9     4 
    -                                                         4     2 
    -                                                        32    10 
    -                                                         3     1 
    -                                                        20     1 
    -                                                        12     3 
    -                                                        11     2 
    -                                                        10     1 
    -                                                         1   136 
    mux1h                                                             
    -                                                         9     4 
    -                                                         8     1 
    -                                                         4     1 
    -                                                         3     1 
    -                                                         2     1 
    -                                                        12     1 
    -                                                        11     1 
    -                                                        10     1 
    -                                                         1     6 
    nand                                                              
    -                                                        12     1 
    -                                                         1    18 
    nor                                                               
    -                                                         1    64 
    not                                                               
    -                                                         9     1 
    -                                                         4     2 
    -                                                        32     1 
    -                                                        12     1 
    -                                                        10     1 
    -                                                         1   166 
    or                                                                
    -                                                         3     1 
    -                                                         2     1 
    -                                                         1   101 
    read_port                                                         
    -                                                        32     1 
    read_sync                                                         
    -                                                         0     5 
    reg                                                               
    -                                                         9     2 
    -                                                         4     2 
    -                                                        32    11 
    -                                                         3     1 
    -                                                        13     2 
    -                                                        12     2 
    -                                                        11     1 
    -                                                        10     1 
    -                                                         1    18 
    xnor                                                              
    -                                                         1     3 
    
  End of Report
