<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: svt_ahb_master_if</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_svt_ahb_master_if'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_svt_ahb_master_if')">svt_ahb_master_if</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.75</td>
<td class="s10 cl rt"><a href="mod1668.html#Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod1668.html#Cond" > 50.00</a></td>
<td class="s7 cl rt"><a href="mod1668.html#Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1668.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/DV/subsystem_level/config_ss_verif_env/.//../config_ss_verif_env/tb_src/vips/AMBA/AHB/include/sverilog/svt_ahb_master_if.svi')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/DV/subsystem_level/config_ss_verif_env/.//../config_ss_verif_env/tb_src/vips/AMBA/AHB/include/sverilog/svt_ahb_master_if.svi</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1668.html#inst_tag_200352"  onclick="showContent('inst_tag_200352')">config_ss_tb.config_ss_env_intf.bcpu_ahb_master_intf</a></td>
<td class="s6 cl rt"> 68.75</td>
<td class="s10 cl rt"><a href="mod1668.html#inst_tag_200352_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod1668.html#inst_tag_200352_Cond" > 50.00</a></td>
<td class="s7 cl rt"><a href="mod1668.html#inst_tag_200352_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1668.html#inst_tag_200352_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1668.html#inst_tag_200353"  onclick="showContent('inst_tag_200353')">config_ss_tb.svt_ahb_vif_inst.master_if[0]</a></td>
<td class="s6 cl rt"> 68.75</td>
<td class="s10 cl rt"><a href="mod1668.html#inst_tag_200353_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod1668.html#inst_tag_200353_Cond" > 50.00</a></td>
<td class="s7 cl rt"><a href="mod1668.html#inst_tag_200353_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1668.html#inst_tag_200353_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_200352'>
<hr>
<a name="inst_tag_200352"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy25.html#tag_urg_inst_200352" >config_ss_tb.config_ss_env_intf.bcpu_ahb_master_intf</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.75</td>
<td class="s10 cl rt"><a href="mod1668.html#inst_tag_200352_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod1668.html#inst_tag_200352_Cond" > 50.00</a></td>
<td class="s7 cl rt"><a href="mod1668.html#inst_tag_200352_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1668.html#inst_tag_200352_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.75</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 81.78</td>
<td class="s9 cl rt"> 95.35</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod1971.html#inst_tag_243204" >config_ss_env_intf</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_200353'>
<hr>
<a name="inst_tag_200353"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy25.html#tag_urg_inst_200353" >config_ss_tb.svt_ahb_vif_inst.master_if[0]</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.75</td>
<td class="s10 cl rt"><a href="mod1668.html#inst_tag_200353_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod1668.html#inst_tag_200353_Cond" > 50.00</a></td>
<td class="s7 cl rt"><a href="mod1668.html#inst_tag_200353_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1668.html#inst_tag_200353_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.75</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod121.html#inst_tag_12976" >svt_ahb_vif_inst</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_svt_ahb_master_if'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1668.html" >svt_ahb_master_if</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>289</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
<span style="margin-left:8px;"></span>288                      /**support for signal logging. */
<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC" onclick="var macroSpan=$(this).next().next('#macro_1128581160_289');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC';} else {macroSpan.css('display', 'none');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAV0lEQVQoU4VP2w3AIAi8dg3ngwVwDSZAR3MVak2KiamJ98Pd5Xjh+dBaC7rUayi8YGa4O0opQ07cwVJKqLUi57wPhKuqIKL/hKVttyI8EYGZzcjxSJze7GaHXHvKclWLAAAAAElFTkSuQmCC';}">289        <span onclick="var macroSpan=$(this).next('#macro_1128581160_289');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');} else {macroSpan.css('display', 'none');}">1/1           `SVT_IF_UTIL_SUPPORT_SIGNAL_LOGGING(1)<br/></span><span id="macro_1128581160_289" style="background-color:#F0F0F0; display:block;"><span style="margin-left:8px;"></span><a href="/nfs_cadtools/synopsys/vip_instl_dir/instal_dir/vip/svt/common/T-2022.03/sverilog/src/vcs/svt_if_util.svip" target="_blank">SVT_IF_UTIL_SUPPORT_SIGNAL_LOGGING(1):</a>
<span style="margin-left:8px;"></span>289.1                   `ifdef SVT_FSDB_ENABLE 
<span style="margin-left:8px;"></span>289.2                     bit enable_signal_log = 0; 
<span style="margin-left:8px;"></span>289.3                    
<span style="margin-left:8px;"></span>289.4                     function void set_enable_signal_log(); 
<span style="margin-left:8px;"></span>289.5                       enable_signal_log = 1; 
<span style="margin-left:8px;"></span>289.6                     endfunction 
<span style="margin-left:8px;"></span>289.7                   `else 
<span style="margin-left:8px;"></span>289.8                     function void set_enable_signal_log(); 
<span style="margin-left:8px;"></span>289.9                        
<span style="margin-left:8px;"></span>289.10                    endfunction 
<span style="margin-left:8px;"></span>289.11                  `endif 
<span style="margin-left:8px;"></span>289.12                    string full_name; 
<span style="margin-left:8px;"></span>289.13     1/1            initial full_name = $sformatf(&quot;%m&quot;); 
<span style="margin-left:8px;"></span>289.14                   
<span style="margin-left:8px;"></span>289.15                     
<span style="margin-left:8px;"></span>289.16                    function string get_full_name(); 
<span style="margin-left:8px;"></span>289.17                      get_full_name = full_name; 
<span style="margin-left:8px;"></span>289.18                    endfunction 
<span style="margin-left:8px;"></span>289.19                   
<span style="margin-left:8px;"></span>289.20                    `ifdef SVT_FSDB_ENABLE 
<span style="margin-left:8px;"></span>289.21                    initial begin 
<span style="margin-left:8px;"></span>289.22                  `ifdef QUESTA 
<span style="margin-left:8px;"></span>289.23                       
<span style="margin-left:8px;"></span>289.24                       
<span style="margin-left:8px;"></span>289.25                      static reg [80*8:1] fsdbfile_plus_filename = {&quot;+fsdbfile+&quot;,`SVT_DEBUG_OPTS_FSDB_FILE_NAME}; 
<span style="margin-left:8px;"></span>289.26                  `endif 
<span style="margin-left:8px;"></span>289.27                      wait(enable_signal_log == 1); 
<span style="margin-left:8px;"></span>289.28                  `ifdef SVT_IF_UTIL_DISABLE_DEFAULT_FSDB 
<span style="margin-left:8px;"></span>289.29                       
<span style="margin-left:8px;"></span>289.30                       
<span style="margin-left:8px;"></span>289.31                       
<span style="margin-left:8px;"></span>289.32                       
<span style="margin-left:8px;"></span>289.33                       
<span style="margin-left:8px;"></span>289.34                      $fsdbDumpfile(`SVT_DEBUG_OPTS_FSDB_FILE_NAME, &quot;+no_default&quot;); 
<span style="margin-left:8px;"></span>289.35                  `endif 
<span style="margin-left:8px;"></span>289.36                  `ifdef QUESTA 
<span style="margin-left:8px;"></span>289.37                      $fsdbDumpvars(1,$sformatf(&quot;%m&quot;),&quot;+all&quot;,fsdbfile_plus_filename); 
<span style="margin-left:8px;"></span>289.38                  `else 
<span style="margin-left:8px;"></span>289.39                      $fsdbDumpvars(1,$sformatf(&quot;%m&quot;),&quot;+all&quot;,{&quot;+fsdbfile+&quot;,`SVT_DEBUG_OPTS_FSDB_FILE_NAME}); 
<span style="margin-left:8px;"></span>289.40                  `endif 
<span style="margin-left:8px;"></span>289.41                    end 
<span style="margin-left:8px;"></span>289.42                  `endif</span></pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1668.html" >svt_ahb_master_if</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       105
 EXPRESSION ((common_clock_mode == 1'b0) ? hclk : common_hclk)
             -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109
 EXPRESSION ((common_reset_mode == 1'b0) ? hresetn : common_hresetn)
             -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1668.html" >svt_ahb_master_if</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>common_hclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>common_hresetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1668.html" >svt_ahb_master_if</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">105</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
105          assign internal_hclk = (common_clock_mode == 0) ? hclk : common_hclk;
                                                             <font color = "red">-1-</font>  
                                                             <font color = "red">==></font>  
                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109          assign internal_hresetn = (common_reset_mode == 0) ? hresetn : common_hresetn;
                                                                <font color = "red">-1-</font>  
                                                                <font color = "red">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_200352'>
<a name="inst_tag_200352_Line"></a>
<b>Line Coverage for Instance : <a href="mod1668.html#inst_tag_200352" >config_ss_tb.config_ss_env_intf.bcpu_ahb_master_intf</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>289</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
<span style="margin-left:8px;"></span>288                      /**support for signal logging. */
<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC" onclick="var macroSpan=$(this).next().next('#macro_-980197527_289');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC';} else {macroSpan.css('display', 'none');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAV0lEQVQoU4VP2w3AIAi8dg3ngwVwDSZAR3MVak2KiamJ98Pd5Xjh+dBaC7rUayi8YGa4O0opQ07cwVJKqLUi57wPhKuqIKL/hKVttyI8EYGZzcjxSJze7GaHXHvKclWLAAAAAElFTkSuQmCC';}">289        <span onclick="var macroSpan=$(this).next('#macro_-980197527_289');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');} else {macroSpan.css('display', 'none');}">1/1           `SVT_IF_UTIL_SUPPORT_SIGNAL_LOGGING(1)<br/></span><span id="macro_-980197527_289" style="background-color:#F0F0F0; display:block;"><span style="margin-left:8px;"></span><a href="/nfs_cadtools/synopsys/vip_instl_dir/instal_dir/vip/svt/common/T-2022.03/sverilog/src/vcs/svt_if_util.svip" target="_blank">SVT_IF_UTIL_SUPPORT_SIGNAL_LOGGING(1):</a>
<span style="margin-left:8px;"></span>289.1                   `ifdef SVT_FSDB_ENABLE 
<span style="margin-left:8px;"></span>289.2                     bit enable_signal_log = 0; 
<span style="margin-left:8px;"></span>289.3                    
<span style="margin-left:8px;"></span>289.4                     function void set_enable_signal_log(); 
<span style="margin-left:8px;"></span>289.5                       enable_signal_log = 1; 
<span style="margin-left:8px;"></span>289.6                     endfunction 
<span style="margin-left:8px;"></span>289.7                   `else 
<span style="margin-left:8px;"></span>289.8                     function void set_enable_signal_log(); 
<span style="margin-left:8px;"></span>289.9                        
<span style="margin-left:8px;"></span>289.10                    endfunction 
<span style="margin-left:8px;"></span>289.11                  `endif 
<span style="margin-left:8px;"></span>289.12                    string full_name; 
<span style="margin-left:8px;"></span>289.13     1/1            initial full_name = $sformatf(&quot;%m&quot;); 
<span style="margin-left:8px;"></span>289.14                   
<span style="margin-left:8px;"></span>289.15                     
<span style="margin-left:8px;"></span>289.16                    function string get_full_name(); 
<span style="margin-left:8px;"></span>289.17                      get_full_name = full_name; 
<span style="margin-left:8px;"></span>289.18                    endfunction 
<span style="margin-left:8px;"></span>289.19                   
<span style="margin-left:8px;"></span>289.20                    `ifdef SVT_FSDB_ENABLE 
<span style="margin-left:8px;"></span>289.21                    initial begin 
<span style="margin-left:8px;"></span>289.22                  `ifdef QUESTA 
<span style="margin-left:8px;"></span>289.23                       
<span style="margin-left:8px;"></span>289.24                       
<span style="margin-left:8px;"></span>289.25                      static reg [80*8:1] fsdbfile_plus_filename = {&quot;+fsdbfile+&quot;,`SVT_DEBUG_OPTS_FSDB_FILE_NAME}; 
<span style="margin-left:8px;"></span>289.26                  `endif 
<span style="margin-left:8px;"></span>289.27                      wait(enable_signal_log == 1); 
<span style="margin-left:8px;"></span>289.28                  `ifdef SVT_IF_UTIL_DISABLE_DEFAULT_FSDB 
<span style="margin-left:8px;"></span>289.29                       
<span style="margin-left:8px;"></span>289.30                       
<span style="margin-left:8px;"></span>289.31                       
<span style="margin-left:8px;"></span>289.32                       
<span style="margin-left:8px;"></span>289.33                       
<span style="margin-left:8px;"></span>289.34                      $fsdbDumpfile(`SVT_DEBUG_OPTS_FSDB_FILE_NAME, &quot;+no_default&quot;); 
<span style="margin-left:8px;"></span>289.35                  `endif 
<span style="margin-left:8px;"></span>289.36                  `ifdef QUESTA 
<span style="margin-left:8px;"></span>289.37                      $fsdbDumpvars(1,$sformatf(&quot;%m&quot;),&quot;+all&quot;,fsdbfile_plus_filename); 
<span style="margin-left:8px;"></span>289.38                  `else 
<span style="margin-left:8px;"></span>289.39                      $fsdbDumpvars(1,$sformatf(&quot;%m&quot;),&quot;+all&quot;,{&quot;+fsdbfile+&quot;,`SVT_DEBUG_OPTS_FSDB_FILE_NAME}); 
<span style="margin-left:8px;"></span>289.40                  `endif 
<span style="margin-left:8px;"></span>289.41                    end 
<span style="margin-left:8px;"></span>289.42                  `endif</span></pre>
<hr>
<a name="inst_tag_200352_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1668.html#inst_tag_200352" >config_ss_tb.config_ss_env_intf.bcpu_ahb_master_intf</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       105
 EXPRESSION ((common_clock_mode == 1'b0) ? hclk : common_hclk)
             -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109
 EXPRESSION ((common_reset_mode == 1'b0) ? hresetn : common_hresetn)
             -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_200352_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1668.html#inst_tag_200352" >config_ss_tb.config_ss_env_intf.bcpu_ahb_master_intf</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>common_hclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>common_hresetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_200352_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1668.html#inst_tag_200352" >config_ss_tb.config_ss_env_intf.bcpu_ahb_master_intf</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">105</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
105          assign internal_hclk = (common_clock_mode == 0) ? hclk : common_hclk;
                                                             <font color = "red">-1-</font>  
                                                             <font color = "red">==></font>  
                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109          assign internal_hresetn = (common_reset_mode == 0) ? hresetn : common_hresetn;
                                                                <font color = "red">-1-</font>  
                                                                <font color = "red">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_200353'>
<a name="inst_tag_200353_Line"></a>
<b>Line Coverage for Instance : <a href="mod1668.html#inst_tag_200353" >config_ss_tb.svt_ahb_vif_inst.master_if[0]</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>289</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
<span style="margin-left:8px;"></span>288                      /**support for signal logging. */
<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC" onclick="var macroSpan=$(this).next().next('#macro_-1528586158_289');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC';} else {macroSpan.css('display', 'none');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAV0lEQVQoU4VP2w3AIAi8dg3ngwVwDSZAR3MVak2KiamJ98Pd5Xjh+dBaC7rUayi8YGa4O0opQ07cwVJKqLUi57wPhKuqIKL/hKVttyI8EYGZzcjxSJze7GaHXHvKclWLAAAAAElFTkSuQmCC';}">289        <span onclick="var macroSpan=$(this).next('#macro_-1528586158_289');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');} else {macroSpan.css('display', 'none');}">1/1           `SVT_IF_UTIL_SUPPORT_SIGNAL_LOGGING(1)<br/></span><span id="macro_-1528586158_289" style="background-color:#F0F0F0; display:block;"><span style="margin-left:8px;"></span><a href="/nfs_cadtools/synopsys/vip_instl_dir/instal_dir/vip/svt/common/T-2022.03/sverilog/src/vcs/svt_if_util.svip" target="_blank">SVT_IF_UTIL_SUPPORT_SIGNAL_LOGGING(1):</a>
<span style="margin-left:8px;"></span>289.1                   `ifdef SVT_FSDB_ENABLE 
<span style="margin-left:8px;"></span>289.2                     bit enable_signal_log = 0; 
<span style="margin-left:8px;"></span>289.3                    
<span style="margin-left:8px;"></span>289.4                     function void set_enable_signal_log(); 
<span style="margin-left:8px;"></span>289.5                       enable_signal_log = 1; 
<span style="margin-left:8px;"></span>289.6                     endfunction 
<span style="margin-left:8px;"></span>289.7                   `else 
<span style="margin-left:8px;"></span>289.8                     function void set_enable_signal_log(); 
<span style="margin-left:8px;"></span>289.9                        
<span style="margin-left:8px;"></span>289.10                    endfunction 
<span style="margin-left:8px;"></span>289.11                  `endif 
<span style="margin-left:8px;"></span>289.12                    string full_name; 
<span style="margin-left:8px;"></span>289.13     1/1            initial full_name = $sformatf(&quot;%m&quot;); 
<span style="margin-left:8px;"></span>289.14                   
<span style="margin-left:8px;"></span>289.15                     
<span style="margin-left:8px;"></span>289.16                    function string get_full_name(); 
<span style="margin-left:8px;"></span>289.17                      get_full_name = full_name; 
<span style="margin-left:8px;"></span>289.18                    endfunction 
<span style="margin-left:8px;"></span>289.19                   
<span style="margin-left:8px;"></span>289.20                    `ifdef SVT_FSDB_ENABLE 
<span style="margin-left:8px;"></span>289.21                    initial begin 
<span style="margin-left:8px;"></span>289.22                  `ifdef QUESTA 
<span style="margin-left:8px;"></span>289.23                       
<span style="margin-left:8px;"></span>289.24                       
<span style="margin-left:8px;"></span>289.25                      static reg [80*8:1] fsdbfile_plus_filename = {&quot;+fsdbfile+&quot;,`SVT_DEBUG_OPTS_FSDB_FILE_NAME}; 
<span style="margin-left:8px;"></span>289.26                  `endif 
<span style="margin-left:8px;"></span>289.27                      wait(enable_signal_log == 1); 
<span style="margin-left:8px;"></span>289.28                  `ifdef SVT_IF_UTIL_DISABLE_DEFAULT_FSDB 
<span style="margin-left:8px;"></span>289.29                       
<span style="margin-left:8px;"></span>289.30                       
<span style="margin-left:8px;"></span>289.31                       
<span style="margin-left:8px;"></span>289.32                       
<span style="margin-left:8px;"></span>289.33                       
<span style="margin-left:8px;"></span>289.34                      $fsdbDumpfile(`SVT_DEBUG_OPTS_FSDB_FILE_NAME, &quot;+no_default&quot;); 
<span style="margin-left:8px;"></span>289.35                  `endif 
<span style="margin-left:8px;"></span>289.36                  `ifdef QUESTA 
<span style="margin-left:8px;"></span>289.37                      $fsdbDumpvars(1,$sformatf(&quot;%m&quot;),&quot;+all&quot;,fsdbfile_plus_filename); 
<span style="margin-left:8px;"></span>289.38                  `else 
<span style="margin-left:8px;"></span>289.39                      $fsdbDumpvars(1,$sformatf(&quot;%m&quot;),&quot;+all&quot;,{&quot;+fsdbfile+&quot;,`SVT_DEBUG_OPTS_FSDB_FILE_NAME}); 
<span style="margin-left:8px;"></span>289.40                  `endif 
<span style="margin-left:8px;"></span>289.41                    end 
<span style="margin-left:8px;"></span>289.42                  `endif</span></pre>
<hr>
<a name="inst_tag_200353_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1668.html#inst_tag_200353" >config_ss_tb.svt_ahb_vif_inst.master_if[0]</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       105
 EXPRESSION ((common_clock_mode == 1'b0) ? hclk : common_hclk)
             -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109
 EXPRESSION ((common_reset_mode == 1'b0) ? hresetn : common_hresetn)
             -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_200353_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1668.html#inst_tag_200353" >config_ss_tb.svt_ahb_vif_inst.master_if[0]</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>common_hclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>common_hresetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_200353_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1668.html#inst_tag_200353" >config_ss_tb.svt_ahb_vif_inst.master_if[0]</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">105</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
105          assign internal_hclk = (common_clock_mode == 0) ? hclk : common_hclk;
                                                             <font color = "red">-1-</font>  
                                                             <font color = "red">==></font>  
                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109          assign internal_hresetn = (common_reset_mode == 0) ? hresetn : common_hresetn;
                                                                <font color = "red">-1-</font>  
                                                                <font color = "red">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_200352">
    <li>
      <a href="#inst_tag_200352_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_200352_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_200352_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_200352_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_200353">
    <li>
      <a href="#inst_tag_200353_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_200353_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_200353_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_200353_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_svt_ahb_master_if">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
