skill,link,image_link,partner,title,course_description,rating,num_review,difficulty,num_lecture,duration,price
verilog,https://www.udemy.com/course/software-development-engineer-in-test-sdet-practice-tests/,https://img-c.udemycdn.com/course/240x135/6135295_622a.jpg,Practice Exams Helpline,Software Development Engineer in Test (SDET) Practice Tests,Best Practice Tests of Software Development Engineer in Test (SDET),,,All Levels,300 questions,,Current price: $19.99
verilog,https://www.udemy.com/course/verilog-for-an-engineer-with-xilinx-vivado-design-suite/,https://img-c.udemycdn.com/course/240x135/2940044_4fd3_11.jpg,Kumar Khandagle,Verilog for an FPGA Engineer with Xilinx Vivado Design Suite,Using Xilinx FPGA's,4.5,1590.0,All Levels,260 lectures,16.5 total hours,Current price: $84.99
verilog,https://www.udemy.com/course/verilog-hdl-fundamentals-for-digital-design-and-verification/,https://img-c.udemycdn.com/course/240x135/4261466_f997_3.jpg,Ovidiu Plugariu,Verilog HDL Fundamentals for Digital Design and Verification,Build a strong Verilog language foundation by implementing combinational / sequential digital circuits and testbenches,4.4,1216.0,Intermediate,189 lectures,5.5 total hours,Current price: $79.99
verilog,https://www.udemy.com/course/verilog-hdl-vlsi-hardware-design-comprehensive-masterclass/,https://img-c.udemycdn.com/course/240x135/1041748_8239_2.jpg,Shepherd Tutorials,Verilog HDL: VLSI Hardware Design Comprehensive Masterclass,"From an expert with 15+ years experience. Core Design principles for VLSI, Soc, Processor and FPGA. VHDL alternative.",4.4,3414.0,All Levels,135 lectures,12.5 total hours,Current price: $69.99
verilog,https://www.udemy.com/course/the-complete-verilog-practice-test/,https://img-c.udemycdn.com/course/240x135/6354719_083b_3.jpg,MicroMind Prep,The Complete Verilog Practice Test: Basic to Advanced,300+ Verilog practice test questions covering all topics with explanations!,,,All Levels,324 questions,,Current price: $44.99
verilog,https://www.udemy.com/course/software-development-and-it-complete-guide-to-key-concepts/,https://img-c.udemycdn.com/course/240x135/4879694_6afd_4.jpg,Kamil Kulik â€¢ Software Engineer,Software Development and IT - Complete Guide To Key Concepts,"For new joiners in IT industry: basics of apps, APIs, testing, Cloud, GIT, deployment, containerisation, SDLC, Scrum",4.7,1213.0,All Levels,109 lectures,6.5 total hours,Current price: $84.99
verilog,https://www.udemy.com/course/sdet-learnit/,https://img-c.udemycdn.com/course/240x135/4484366_f1c2.jpg,"Andrii Piatakha, Tigran Ter-Karapetyants, Learn IT University",SDET Java: Automation Testing from Scratch - Complete Guide,Practical guide to become Expert QA Automation Engineer (AQA) and SDET/Test Architect,4.5,810.0,All Levels,388 lectures,74 total hours,Current price: $74.99
verilog,https://www.udemy.com/course/digital-design-using-verilog-hdl-programming-with-practical/,https://img-c.udemycdn.com/course/240x135/3454330_3276_10.jpg,Surender Reddy T,Complete Verilog HDL programming with Examples and Projects,"Fundamentals, Design flow, modeling levels, Datatypes, test bench, Tasks & system tasks, FSM, FPGA & examples & Projects",4.2,317.0,All Levels,105 lectures,8 total hours,Current price: $49.99
verilog,https://www.udemy.com/course/sdet-interview-preparation/,https://img-c.udemycdn.com/course/240x135/6296429_00b6_4.jpg,Jatin Shharma,SDET Interview Prepration,Ace SDET Interviews Fast with Real-World Projects,5.0,11.0,All Levels,10 lectures,22.5 total hours,Current price: $69.99
verilog,https://www.udemy.com/course/system-design-using-verilog/,https://img-c.udemycdn.com/course/240x135/3377118_d2e3_5.jpg,Dr. Yogesh Misra,System Design using Verilog,FPGA Based Design,4.4,616.0,Intermediate,66 lectures,30.5 total hours,Current price: $69.99
verilog,https://www.udemy.com/course/ip-verification-using-system-verilog-part-i/,https://img-c.udemycdn.com/course/240x135/6271705_2fd7_8.jpg,VLSI Mentor,IP Verification using System Verilog (SV) with Project Demo,"Verification in ASIC Flow, System Verilog Language constructs, use of SV in verification, Testbench and Tests",4.2,18.0,,Expert,18.5 total hours,Current price: $54.99
verilog,https://www.udemy.com/course/testerbootcamp/,https://img-c.udemycdn.com/course/240x135/2125112_86f5_8.jpg,"Tarek Roshdy, Nezam Academy, Nezam Team",The Complete 2025 Software Testing Bootcamp,Your Step-by-Step Guide to Becoming a Professional Software Tester,4.5,33946.0,Beginner,395 lectures,37.5 total hours,Current price: $119.99
verilog,https://www.udemy.com/course/lint-essentials-for-rtl-design-engineer/,https://img-c.udemycdn.com/course/240x135/6250793_a44e.jpg,"Kumar Khandagle, Gopinath Khandagle, Surekha Khandagle",Verilog Lint essentials for RTL Design Engineer,Step by Step Guide from Scratch,4.7,8.0,Beginner,77 lectures,3 total hours,Current price: $69.99
verilog,https://www.udemy.com/course/sdet-interview-questions/,https://img-c.udemycdn.com/course/240x135/6057895_0404_2.jpg,Interview Questions Tests,SDET Interview Questions Practice Test,SDET Interview Questions and Answers Practice Test | Freshers to Experienced | Detailed Explanations,5.0,1.0,All Levels,652 questions,,Current price: $19.99
verilog,https://www.udemy.com/course/sdettraining-testarchitect-fullstackqa/,https://img-c.udemycdn.com/course/240x135/2313140_df1a_2.jpg,"QA Click Academy, Rahul Shetty, Venugopal Rao",SDET/Test Architect Essentials -Road to Full stack QA,Advanced Tutorial to Learn essential skills needed to transform your career from QA Engineer to SDET/Test Architect,4.7,3109.0,All Levels,74 lectures,13 total hours,Current price: $74.99
verilog,https://www.udemy.com/course/rtl-fundamentals-in-system-verilog/,https://img-c.udemycdn.com/course/240x135/6125947_79c0.jpg,Ninja S,RTL Fundamentals in System Verilog,Foundational Course that prepares you for RTL Designs of increasing complexity,4.3,16.0,Beginner,70 lectures,2.5 total hours,Current price: $19.99
verilog,https://www.udemy.com/course/verilog-hdl-through-examples/,https://img-c.udemycdn.com/course/240x135/3960932_5c24.jpg,Sujithkumar MA,Verilog HDL Through Examples,Learn Verilog HDL to model digital circuits from the scratch through various examples,4.5,136.0,Beginner,41 lectures,5.5 total hours,Current price: $54.99
verilog,https://www.udemy.com/course/building-a-processor-with-verilog-hdl-from-scratch/,https://img-c.udemycdn.com/course/240x135/5021808_de93.jpg,Kumar Khandagle,Building a Processor with Verilog HDL from Scratch,Using Xilinx Vivado 2020.2,4.6,199.0,Intermediate,64 lectures,3 total hours,Current price: $54.99
verilog,https://www.udemy.com/course/comprehensive-software-testing-bootcamp-beginner-to-expert/,https://img-c.udemycdn.com/course/240x135/5833748_65ca_3.jpg,Sanketh Shanbhag,Learn Software Testing : Beginner to Expert.,A Software Testing Bootcamp for beginners aiming to shape their careers in Software Testing and Quality Assurance (QA),4.5,125.0,Beginner,134 lectures,35 total hours,Current price: $64.99
verilog,https://www.udemy.com/course/communication-series-p1-uart-spi-and-i2c-in-verilog/,https://img-c.udemycdn.com/course/240x135/5554000_1993_9.jpg,Kumar Khandagle,"Communication Series P1 : UART, SPI and I2C in Verilog",A Step-by-Step Guide,4.5,171.0,All Levels,94 lectures,7.5 total hours,Current price: $69.99
