// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module master_fix_dense1_fix_Pipeline_Dense1_Loop28 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_0_address0,
        m_0_ce0,
        m_0_q0,
        m_0_address1,
        m_0_ce1,
        m_0_q1,
        num_V_672_out,
        num_V_672_out_ap_vld,
        grp_fu_1868_p_din0,
        grp_fu_1868_p_din1,
        grp_fu_1868_p_dout0,
        grp_fu_1868_p_ce,
        grp_fu_1964_p_din0,
        grp_fu_1964_p_din1,
        grp_fu_1964_p_dout0,
        grp_fu_1964_p_ce,
        grp_fu_1896_p_din0,
        grp_fu_1896_p_din1,
        grp_fu_1896_p_dout0,
        grp_fu_1896_p_ce,
        grp_fu_1904_p_din0,
        grp_fu_1904_p_din1,
        grp_fu_1904_p_dout0,
        grp_fu_1904_p_ce,
        grp_fu_1912_p_din0,
        grp_fu_1912_p_din1,
        grp_fu_1912_p_dout0,
        grp_fu_1912_p_ce,
        grp_fu_1980_p_din0,
        grp_fu_1980_p_din1,
        grp_fu_1980_p_dout0,
        grp_fu_1980_p_ce,
        grp_fu_1988_p_din0,
        grp_fu_1988_p_din1,
        grp_fu_1988_p_dout0,
        grp_fu_1988_p_ce,
        grp_fu_1876_p_din0,
        grp_fu_1876_p_din1,
        grp_fu_1876_p_dout0,
        grp_fu_1876_p_ce,
        grp_fu_1984_p_din0,
        grp_fu_1984_p_din1,
        grp_fu_1984_p_dout0,
        grp_fu_1984_p_ce,
        grp_fu_1992_p_din0,
        grp_fu_1992_p_din1,
        grp_fu_1992_p_dout0,
        grp_fu_1992_p_ce,
        grp_fu_1880_p_din0,
        grp_fu_1880_p_din1,
        grp_fu_1880_p_dout0,
        grp_fu_1880_p_ce,
        grp_fu_1968_p_din0,
        grp_fu_1968_p_din1,
        grp_fu_1968_p_dout0,
        grp_fu_1968_p_ce,
        grp_fu_1996_p_din0,
        grp_fu_1996_p_din1,
        grp_fu_1996_p_dout0,
        grp_fu_1996_p_ce,
        grp_fu_1884_p_din0,
        grp_fu_1884_p_din1,
        grp_fu_1884_p_dout0,
        grp_fu_1884_p_ce,
        grp_fu_2000_p_din0,
        grp_fu_2000_p_din1,
        grp_fu_2000_p_dout0,
        grp_fu_2000_p_ce,
        grp_fu_1872_p_din0,
        grp_fu_1872_p_din1,
        grp_fu_1872_p_dout0,
        grp_fu_1872_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 15'd1;
parameter    ap_ST_fsm_pp0_stage1 = 15'd2;
parameter    ap_ST_fsm_pp0_stage2 = 15'd4;
parameter    ap_ST_fsm_pp0_stage3 = 15'd8;
parameter    ap_ST_fsm_pp0_stage4 = 15'd16;
parameter    ap_ST_fsm_pp0_stage5 = 15'd32;
parameter    ap_ST_fsm_pp0_stage6 = 15'd64;
parameter    ap_ST_fsm_pp0_stage7 = 15'd128;
parameter    ap_ST_fsm_pp0_stage8 = 15'd256;
parameter    ap_ST_fsm_pp0_stage9 = 15'd512;
parameter    ap_ST_fsm_pp0_stage10 = 15'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 15'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 15'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 15'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] m_0_address0;
output   m_0_ce0;
input  [34:0] m_0_q0;
output  [7:0] m_0_address1;
output   m_0_ce1;
input  [34:0] m_0_q1;
output  [35:0] num_V_672_out;
output   num_V_672_out_ap_vld;
output  [19:0] grp_fu_1868_p_din0;
output  [34:0] grp_fu_1868_p_din1;
input  [53:0] grp_fu_1868_p_dout0;
output   grp_fu_1868_p_ce;
output  [20:0] grp_fu_1964_p_din0;
output  [34:0] grp_fu_1964_p_din1;
input  [54:0] grp_fu_1964_p_dout0;
output   grp_fu_1964_p_ce;
output  [19:0] grp_fu_1896_p_din0;
output  [34:0] grp_fu_1896_p_din1;
input  [54:0] grp_fu_1896_p_dout0;
output   grp_fu_1896_p_ce;
output  [19:0] grp_fu_1904_p_din0;
output  [34:0] grp_fu_1904_p_din1;
input  [54:0] grp_fu_1904_p_dout0;
output   grp_fu_1904_p_ce;
output  [19:0] grp_fu_1912_p_din0;
output  [34:0] grp_fu_1912_p_din1;
input  [54:0] grp_fu_1912_p_dout0;
output   grp_fu_1912_p_ce;
output  [19:0] grp_fu_1980_p_din0;
output  [34:0] grp_fu_1980_p_din1;
input  [54:0] grp_fu_1980_p_dout0;
output   grp_fu_1980_p_ce;
output  [20:0] grp_fu_1988_p_din0;
output  [34:0] grp_fu_1988_p_din1;
input  [54:0] grp_fu_1988_p_dout0;
output   grp_fu_1988_p_ce;
output  [18:0] grp_fu_1876_p_din0;
output  [34:0] grp_fu_1876_p_din1;
input  [53:0] grp_fu_1876_p_dout0;
output   grp_fu_1876_p_ce;
output  [19:0] grp_fu_1984_p_din0;
output  [34:0] grp_fu_1984_p_din1;
input  [54:0] grp_fu_1984_p_dout0;
output   grp_fu_1984_p_ce;
output  [20:0] grp_fu_1992_p_din0;
output  [34:0] grp_fu_1992_p_din1;
input  [54:0] grp_fu_1992_p_dout0;
output   grp_fu_1992_p_ce;
output  [18:0] grp_fu_1880_p_din0;
output  [34:0] grp_fu_1880_p_din1;
input  [53:0] grp_fu_1880_p_dout0;
output   grp_fu_1880_p_ce;
output  [16:0] grp_fu_1968_p_din0;
output  [34:0] grp_fu_1968_p_din1;
input  [51:0] grp_fu_1968_p_dout0;
output   grp_fu_1968_p_ce;
output  [19:0] grp_fu_1996_p_din0;
output  [34:0] grp_fu_1996_p_din1;
input  [54:0] grp_fu_1996_p_dout0;
output   grp_fu_1996_p_ce;
output  [18:0] grp_fu_1884_p_din0;
output  [34:0] grp_fu_1884_p_din1;
input  [53:0] grp_fu_1884_p_dout0;
output   grp_fu_1884_p_ce;
output  [20:0] grp_fu_2000_p_din0;
output  [34:0] grp_fu_2000_p_din1;
input  [54:0] grp_fu_2000_p_dout0;
output   grp_fu_2000_p_ce;
output  [17:0] grp_fu_1872_p_din0;
output  [34:0] grp_fu_1872_p_din1;
input  [52:0] grp_fu_1872_p_dout0;
output   grp_fu_1872_p_ce;

reg ap_idle;
reg[7:0] m_0_address0;
reg m_0_ce0;
reg[7:0] m_0_address1;
reg m_0_ce1;
reg num_V_672_out_ap_vld;

(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state20_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_subdone;
reg   [0:0] icmp_ln285_reg_2109;
reg    ap_condition_exit_pp0_iter0_stage4;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_subdone;
wire   [3:0] firstDense_f_V_4_0_address0;
reg    firstDense_f_V_4_0_ce0;
wire   [18:0] firstDense_f_V_4_0_q0;
wire   [3:0] firstDense_f_V_4_1_address0;
reg    firstDense_f_V_4_1_ce0;
wire   [20:0] firstDense_f_V_4_1_q0;
wire   [3:0] firstDense_f_V_4_2_address0;
reg    firstDense_f_V_4_2_ce0;
wire   [19:0] firstDense_f_V_4_2_q0;
wire   [3:0] firstDense_f_V_4_3_address0;
reg    firstDense_f_V_4_3_ce0;
wire   [19:0] firstDense_f_V_4_3_q0;
wire   [3:0] firstDense_f_V_4_4_address0;
reg    firstDense_f_V_4_4_ce0;
wire   [19:0] firstDense_f_V_4_4_q0;
wire   [3:0] firstDense_f_V_4_5_address0;
reg    firstDense_f_V_4_5_ce0;
wire   [19:0] firstDense_f_V_4_5_q0;
wire   [3:0] firstDense_f_V_4_6_address0;
reg    firstDense_f_V_4_6_ce0;
wire   [20:0] firstDense_f_V_4_6_q0;
wire   [3:0] firstDense_f_V_4_7_address0;
reg    firstDense_f_V_4_7_ce0;
wire   [18:0] firstDense_f_V_4_7_q0;
wire   [3:0] firstDense_f_V_4_8_address0;
reg    firstDense_f_V_4_8_ce0;
wire   [19:0] firstDense_f_V_4_8_q0;
wire   [3:0] firstDense_f_V_4_9_address0;
reg    firstDense_f_V_4_9_ce0;
wire   [20:0] firstDense_f_V_4_9_q0;
wire   [3:0] firstDense_f_V_4_10_address0;
reg    firstDense_f_V_4_10_ce0;
wire   [18:0] firstDense_f_V_4_10_q0;
wire   [3:0] firstDense_f_V_4_11_address0;
reg    firstDense_f_V_4_11_ce0;
wire   [16:0] firstDense_f_V_4_11_q0;
wire   [3:0] firstDense_f_V_4_12_address0;
reg    firstDense_f_V_4_12_ce0;
wire   [19:0] firstDense_f_V_4_12_q0;
wire   [3:0] firstDense_f_V_4_13_address0;
reg    firstDense_f_V_4_13_ce0;
wire   [18:0] firstDense_f_V_4_13_q0;
wire   [3:0] firstDense_f_V_4_14_address0;
reg    firstDense_f_V_4_14_ce0;
wire   [20:0] firstDense_f_V_4_14_q0;
wire   [3:0] firstDense_f_V_4_15_address0;
reg    firstDense_f_V_4_15_ce0;
wire   [17:0] firstDense_f_V_4_15_q0;
reg   [34:0] reg_484;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state17_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state18_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state19_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
reg   [34:0] reg_488;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state16_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln285_fu_505_p2;
wire   [7:0] tmp_s_fu_537_p3;
reg   [7:0] tmp_s_reg_2113;
reg   [18:0] aux2_V_reg_2231;
reg   [20:0] aux2_V_16_reg_2236;
reg   [19:0] aux2_V_17_reg_2241;
reg   [19:0] aux2_V_18_reg_2246;
reg   [19:0] aux2_V_19_reg_2251;
reg   [19:0] aux2_V_20_reg_2256;
reg   [20:0] aux2_V_21_reg_2261;
reg   [18:0] aux2_V_22_reg_2266;
reg   [19:0] aux2_V_23_reg_2271;
reg   [20:0] aux2_V_24_reg_2276;
reg   [18:0] aux2_V_25_reg_2281;
reg   [16:0] aux2_V_26_reg_2286;
reg   [19:0] aux2_V_27_reg_2291;
reg   [18:0] aux2_V_28_reg_2296;
reg   [20:0] aux2_V_29_reg_2301;
reg   [17:0] aux2_V_30_reg_2306;
wire   [53:0] zext_ln1168_fu_626_p1;
wire  signed [53:0] sext_ln1171_fu_630_p1;
wire   [54:0] zext_ln1168_16_fu_639_p1;
wire  signed [54:0] sext_ln1171_31_fu_643_p1;
reg  signed [53:0] r_V_reg_2351;
wire   [17:0] trunc_ln727_fu_680_p1;
reg   [17:0] trunc_ln727_reg_2357;
reg   [54:0] r_V_78_reg_2362;
wire   [17:0] trunc_ln727_31_fu_684_p1;
reg   [17:0] trunc_ln727_31_reg_2367;
wire   [54:0] zext_ln1168_17_fu_688_p1;
wire  signed [54:0] sext_ln1171_32_fu_692_p1;
wire   [54:0] zext_ln1168_18_fu_701_p1;
wire  signed [54:0] sext_ln1171_33_fu_705_p1;
wire   [35:0] num_V_33_fu_808_p2;
reg   [35:0] num_V_33_reg_2402;
wire   [0:0] r_16_fu_814_p2;
reg   [0:0] r_16_reg_2407;
reg   [54:0] r_V_79_reg_2412;
wire   [17:0] trunc_ln727_32_fu_819_p1;
reg   [17:0] trunc_ln727_32_reg_2417;
reg   [54:0] r_V_80_reg_2422;
wire   [17:0] trunc_ln727_33_fu_823_p1;
reg   [17:0] trunc_ln727_33_reg_2427;
wire   [54:0] zext_ln1168_19_fu_827_p1;
wire  signed [54:0] sext_ln1171_34_fu_831_p1;
wire   [54:0] zext_ln1168_20_fu_840_p1;
wire  signed [54:0] sext_ln1171_35_fu_844_p1;
wire   [35:0] num_V_35_fu_934_p2;
reg   [35:0] num_V_35_reg_2462;
wire   [0:0] r_17_fu_940_p2;
reg   [0:0] r_17_reg_2467;
wire   [0:0] r_18_fu_945_p2;
reg   [0:0] r_18_reg_2472;
reg   [54:0] r_V_81_reg_2477;
wire   [17:0] trunc_ln727_34_fu_950_p1;
reg   [17:0] trunc_ln727_34_reg_2482;
reg   [54:0] r_V_82_reg_2487;
wire   [17:0] trunc_ln727_35_fu_954_p1;
reg   [17:0] trunc_ln727_35_reg_2492;
wire   [54:0] zext_ln1168_21_fu_958_p1;
wire  signed [54:0] sext_ln1171_36_fu_962_p1;
wire   [53:0] zext_ln1168_22_fu_971_p1;
wire  signed [53:0] sext_ln1171_37_fu_975_p1;
wire   [35:0] num_V_37_fu_1065_p2;
reg   [35:0] num_V_37_reg_2527;
wire   [0:0] r_19_fu_1071_p2;
reg   [0:0] r_19_reg_2532;
wire   [0:0] r_20_fu_1076_p2;
reg   [0:0] r_20_reg_2537;
reg   [54:0] r_V_83_reg_2542;
wire   [17:0] trunc_ln727_36_fu_1081_p1;
reg   [17:0] trunc_ln727_36_reg_2547;
reg  signed [53:0] r_V_84_reg_2552;
wire   [17:0] trunc_ln727_37_fu_1085_p1;
reg   [17:0] trunc_ln727_37_reg_2558;
wire   [54:0] zext_ln1168_23_fu_1089_p1;
wire  signed [54:0] sext_ln1171_38_fu_1093_p1;
wire   [54:0] zext_ln1168_24_fu_1102_p1;
wire  signed [54:0] sext_ln1171_39_fu_1106_p1;
wire   [35:0] num_V_39_fu_1196_p2;
reg   [35:0] num_V_39_reg_2593;
wire   [0:0] r_21_fu_1202_p2;
reg   [0:0] r_21_reg_2598;
wire   [0:0] r_22_fu_1207_p2;
reg   [0:0] r_22_reg_2603;
reg   [54:0] r_V_85_reg_2608;
wire   [17:0] trunc_ln727_38_fu_1212_p1;
reg   [17:0] trunc_ln727_38_reg_2613;
reg   [54:0] r_V_86_reg_2618;
wire   [17:0] trunc_ln727_39_fu_1216_p1;
reg   [17:0] trunc_ln727_39_reg_2623;
wire   [53:0] zext_ln1168_25_fu_1220_p1;
wire  signed [53:0] sext_ln1171_40_fu_1224_p1;
wire   [51:0] zext_ln1168_26_fu_1233_p1;
wire  signed [51:0] sext_ln1171_41_fu_1237_p1;
wire   [35:0] num_V_41_fu_1299_p2;
reg   [35:0] num_V_41_reg_2648;
wire   [0:0] r_23_fu_1305_p2;
reg   [0:0] r_23_reg_2653;
wire   [0:0] r_24_fu_1310_p2;
reg   [0:0] r_24_reg_2658;
reg  signed [53:0] r_V_87_reg_2663;
wire   [17:0] trunc_ln727_40_fu_1315_p1;
reg   [17:0] trunc_ln727_40_reg_2669;
reg  signed [51:0] r_V_88_reg_2674;
wire   [17:0] trunc_ln727_41_fu_1319_p1;
reg   [17:0] trunc_ln727_41_reg_2680;
wire   [54:0] zext_ln1168_27_fu_1323_p1;
wire  signed [54:0] sext_ln1171_42_fu_1327_p1;
wire   [53:0] zext_ln1168_28_fu_1336_p1;
wire  signed [53:0] sext_ln1171_43_fu_1340_p1;
wire   [35:0] num_V_43_fu_1402_p2;
reg   [35:0] num_V_43_reg_2705;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire   [0:0] r_25_fu_1408_p2;
reg   [0:0] r_25_reg_2710;
wire   [0:0] r_26_fu_1413_p2;
reg   [0:0] r_26_reg_2715;
reg   [54:0] r_V_89_reg_2720;
wire   [17:0] trunc_ln727_42_fu_1418_p1;
reg   [17:0] trunc_ln727_42_reg_2725;
reg  signed [53:0] r_V_90_reg_2730;
wire   [17:0] trunc_ln727_43_fu_1422_p1;
reg   [17:0] trunc_ln727_43_reg_2736;
wire   [54:0] zext_ln1168_29_fu_1426_p1;
wire  signed [54:0] sext_ln1171_44_fu_1430_p1;
wire   [52:0] zext_ln1168_30_fu_1439_p1;
wire  signed [52:0] sext_ln1171_45_fu_1443_p1;
wire   [35:0] num_V_45_fu_1505_p2;
reg   [35:0] num_V_45_reg_2761;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire   [0:0] r_27_fu_1511_p2;
reg   [0:0] r_27_reg_2766;
wire   [0:0] r_28_fu_1516_p2;
reg   [0:0] r_28_reg_2771;
reg   [54:0] r_V_91_reg_2776;
wire   [17:0] trunc_ln727_44_fu_1521_p1;
reg   [17:0] trunc_ln727_44_reg_2781;
reg  signed [52:0] r_V_92_reg_2786;
wire   [17:0] trunc_ln727_45_fu_1525_p1;
reg   [17:0] trunc_ln727_45_reg_2792;
wire   [35:0] num_V_47_fu_1585_p2;
reg   [35:0] num_V_47_reg_2797;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire   [0:0] r_29_fu_1591_p2;
reg   [0:0] r_29_reg_2802;
wire   [0:0] r_30_fu_1596_p2;
reg   [0:0] r_30_reg_2807;
wire   [35:0] num_V_49_fu_1654_p2;
reg   [35:0] num_V_49_reg_2812;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire   [35:0] num_V_51_fu_1713_p2;
reg   [35:0] num_V_51_reg_2817;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire   [35:0] num_V_53_fu_1775_p2;
reg   [35:0] num_V_53_reg_2822;
wire    ap_block_pp0_stage14_11001;
wire   [35:0] num_V_55_fu_1837_p2;
reg   [35:0] num_V_55_reg_2827;
wire   [35:0] num_V_57_fu_1896_p2;
reg   [35:0] num_V_57_reg_2832;
wire   [35:0] num_V_59_fu_1958_p2;
reg   [35:0] num_V_59_reg_2837;
wire   [35:0] num_V_61_fu_2017_p2;
reg   [35:0] num_V_61_reg_2842;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln289_fu_545_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] tmp_31_fu_556_p3;
wire   [63:0] i_8_cast_fu_517_p1;
wire   [63:0] tmp_32_fu_575_p3;
wire    ap_block_pp0_stage1;
wire   [63:0] tmp_33_fu_589_p3;
wire   [63:0] tmp_34_fu_603_p3;
wire    ap_block_pp0_stage2;
wire   [63:0] tmp_35_fu_617_p3;
wire   [63:0] tmp_36_fu_657_p3;
wire    ap_block_pp0_stage3;
wire   [63:0] tmp_37_fu_671_p3;
wire   [63:0] tmp_38_fu_722_p3;
wire    ap_block_pp0_stage4;
wire   [63:0] tmp_39_fu_736_p3;
wire   [63:0] tmp_40_fu_858_p3;
wire    ap_block_pp0_stage5;
wire   [63:0] tmp_41_fu_872_p3;
wire   [63:0] tmp_42_fu_989_p3;
wire    ap_block_pp0_stage6;
wire   [63:0] tmp_43_fu_1003_p3;
wire   [63:0] tmp_44_fu_1120_p3;
wire    ap_block_pp0_stage7;
wire   [63:0] tmp_45_fu_1134_p3;
reg   [35:0] lhs_fu_124;
wire   [35:0] num_V_fu_2079_p2;
reg   [35:0] ap_sig_allocacmp_lhs_load_2;
wire    ap_loop_init;
reg   [3:0] i_fu_128;
reg   [3:0] ap_sig_allocacmp_i_5;
wire   [3:0] add_ln285_fu_511_p2;
wire    ap_block_pp0_stage4_01001;
wire   [7:0] or_ln289_fu_550_p2;
wire   [7:0] or_ln289_15_fu_570_p2;
wire   [7:0] or_ln289_16_fu_584_p2;
wire   [7:0] or_ln289_17_fu_598_p2;
wire   [7:0] or_ln289_18_fu_612_p2;
wire   [7:0] or_ln289_19_fu_652_p2;
wire   [7:0] or_ln289_20_fu_666_p2;
wire   [7:0] or_ln289_21_fu_717_p2;
wire   [7:0] or_ln289_22_fu_731_p2;
wire   [54:0] lhs_32_fu_745_p3;
wire  signed [54:0] sext_ln1245_fu_753_p1;
wire   [54:0] ret_V_fu_756_p2;
wire   [0:0] p_Result_s_fu_772_p3;
wire   [0:0] r_fu_787_p2;
wire   [0:0] or_ln412_fu_792_p2;
wire   [0:0] p_Result_85_fu_780_p3;
wire   [0:0] and_ln412_fu_798_p2;
wire   [35:0] num_V_32_fu_762_p4;
wire   [35:0] zext_ln415_fu_804_p1;
wire   [7:0] or_ln289_23_fu_853_p2;
wire   [7:0] or_ln289_24_fu_867_p2;
wire   [54:0] lhs_34_fu_881_p3;
wire   [54:0] ret_V_16_fu_888_p2;
wire   [0:0] p_Result_56_fu_903_p3;
wire   [0:0] or_ln412_31_fu_919_p2;
wire   [0:0] p_Result_86_fu_911_p3;
wire   [0:0] and_ln412_31_fu_924_p2;
wire   [35:0] num_V_34_fu_893_p4;
wire   [35:0] zext_ln415_31_fu_930_p1;
wire   [7:0] or_ln289_25_fu_984_p2;
wire   [7:0] or_ln289_26_fu_998_p2;
wire   [54:0] lhs_36_fu_1012_p3;
wire   [54:0] ret_V_17_fu_1019_p2;
wire   [0:0] p_Result_58_fu_1034_p3;
wire   [0:0] or_ln412_32_fu_1050_p2;
wire   [0:0] p_Result_87_fu_1042_p3;
wire   [0:0] and_ln412_32_fu_1055_p2;
wire   [35:0] num_V_36_fu_1024_p4;
wire   [35:0] zext_ln415_32_fu_1061_p1;
wire   [7:0] or_ln289_27_fu_1115_p2;
wire   [7:0] or_ln289_28_fu_1129_p2;
wire   [54:0] lhs_38_fu_1143_p3;
wire   [54:0] ret_V_18_fu_1150_p2;
wire   [0:0] p_Result_60_fu_1165_p3;
wire   [0:0] or_ln412_33_fu_1181_p2;
wire   [0:0] p_Result_88_fu_1173_p3;
wire   [0:0] and_ln412_33_fu_1186_p2;
wire   [35:0] num_V_38_fu_1155_p4;
wire   [35:0] zext_ln415_33_fu_1192_p1;
wire    ap_block_pp0_stage8;
wire   [54:0] lhs_40_fu_1246_p3;
wire   [54:0] ret_V_19_fu_1253_p2;
wire   [0:0] p_Result_62_fu_1268_p3;
wire   [0:0] or_ln412_34_fu_1284_p2;
wire   [0:0] p_Result_89_fu_1276_p3;
wire   [0:0] and_ln412_34_fu_1289_p2;
wire   [35:0] num_V_40_fu_1258_p4;
wire   [35:0] zext_ln415_34_fu_1295_p1;
wire    ap_block_pp0_stage9;
wire   [54:0] lhs_42_fu_1349_p3;
wire   [54:0] ret_V_20_fu_1356_p2;
wire   [0:0] p_Result_64_fu_1371_p3;
wire   [0:0] or_ln412_35_fu_1387_p2;
wire   [0:0] p_Result_90_fu_1379_p3;
wire   [0:0] and_ln412_35_fu_1392_p2;
wire   [35:0] num_V_42_fu_1361_p4;
wire   [35:0] zext_ln415_35_fu_1398_p1;
wire    ap_block_pp0_stage10;
wire   [54:0] lhs_44_fu_1452_p3;
wire   [54:0] ret_V_21_fu_1459_p2;
wire   [0:0] p_Result_66_fu_1474_p3;
wire   [0:0] or_ln412_36_fu_1490_p2;
wire   [0:0] p_Result_91_fu_1482_p3;
wire   [0:0] and_ln412_36_fu_1495_p2;
wire   [35:0] num_V_44_fu_1464_p4;
wire   [35:0] zext_ln415_36_fu_1501_p1;
wire    ap_block_pp0_stage11;
wire   [54:0] lhs_46_fu_1529_p3;
wire  signed [54:0] sext_ln1245_14_fu_1536_p1;
wire   [54:0] ret_V_22_fu_1539_p2;
wire   [0:0] p_Result_68_fu_1555_p3;
wire   [0:0] or_ln412_37_fu_1570_p2;
wire   [0:0] p_Result_92_fu_1563_p3;
wire   [0:0] and_ln412_37_fu_1575_p2;
wire   [35:0] num_V_46_fu_1545_p4;
wire   [35:0] zext_ln415_37_fu_1581_p1;
wire    ap_block_pp0_stage12;
wire   [54:0] lhs_48_fu_1601_p3;
wire   [54:0] ret_V_23_fu_1608_p2;
wire   [0:0] p_Result_70_fu_1623_p3;
wire   [0:0] or_ln412_38_fu_1639_p2;
wire   [0:0] p_Result_93_fu_1631_p3;
wire   [0:0] and_ln412_38_fu_1644_p2;
wire   [35:0] num_V_48_fu_1613_p4;
wire   [35:0] zext_ln415_38_fu_1650_p1;
wire    ap_block_pp0_stage13;
wire   [54:0] lhs_50_fu_1660_p3;
wire   [54:0] ret_V_24_fu_1667_p2;
wire   [0:0] p_Result_72_fu_1682_p3;
wire   [0:0] or_ln412_39_fu_1698_p2;
wire   [0:0] p_Result_94_fu_1690_p3;
wire   [0:0] and_ln412_39_fu_1703_p2;
wire   [35:0] num_V_50_fu_1672_p4;
wire   [35:0] zext_ln415_39_fu_1709_p1;
wire    ap_block_pp0_stage14;
wire   [54:0] lhs_52_fu_1719_p3;
wire  signed [54:0] sext_ln1245_15_fu_1726_p1;
wire   [54:0] ret_V_25_fu_1729_p2;
wire   [0:0] p_Result_74_fu_1745_p3;
wire   [0:0] or_ln412_40_fu_1760_p2;
wire   [0:0] p_Result_95_fu_1753_p3;
wire   [0:0] and_ln412_40_fu_1765_p2;
wire   [35:0] num_V_52_fu_1735_p4;
wire   [35:0] zext_ln415_40_fu_1771_p1;
wire   [54:0] lhs_54_fu_1781_p3;
wire  signed [54:0] sext_ln1245_16_fu_1788_p1;
wire   [54:0] ret_V_26_fu_1791_p2;
wire   [0:0] p_Result_76_fu_1807_p3;
wire   [0:0] or_ln412_41_fu_1822_p2;
wire   [0:0] p_Result_96_fu_1815_p3;
wire   [0:0] and_ln412_41_fu_1827_p2;
wire   [35:0] num_V_54_fu_1797_p4;
wire   [35:0] zext_ln415_41_fu_1833_p1;
wire   [54:0] lhs_56_fu_1843_p3;
wire   [54:0] ret_V_27_fu_1850_p2;
wire   [0:0] p_Result_78_fu_1865_p3;
wire   [0:0] or_ln412_42_fu_1881_p2;
wire   [0:0] p_Result_97_fu_1873_p3;
wire   [0:0] and_ln412_42_fu_1886_p2;
wire   [35:0] num_V_56_fu_1855_p4;
wire   [35:0] zext_ln415_42_fu_1892_p1;
wire   [54:0] lhs_58_fu_1902_p3;
wire  signed [54:0] sext_ln1245_17_fu_1909_p1;
wire   [54:0] ret_V_28_fu_1912_p2;
wire   [0:0] p_Result_80_fu_1928_p3;
wire   [0:0] or_ln412_43_fu_1943_p2;
wire   [0:0] p_Result_98_fu_1936_p3;
wire   [0:0] and_ln412_43_fu_1948_p2;
wire   [35:0] num_V_58_fu_1918_p4;
wire   [35:0] zext_ln415_43_fu_1954_p1;
wire   [54:0] lhs_60_fu_1964_p3;
wire   [54:0] ret_V_29_fu_1971_p2;
wire   [0:0] p_Result_82_fu_1986_p3;
wire   [0:0] or_ln412_44_fu_2002_p2;
wire   [0:0] p_Result_99_fu_1994_p3;
wire   [0:0] and_ln412_44_fu_2007_p2;
wire   [35:0] num_V_60_fu_1976_p4;
wire   [35:0] zext_ln415_44_fu_2013_p1;
wire   [54:0] lhs_62_fu_2023_p3;
wire  signed [54:0] sext_ln1245_18_fu_2030_p1;
wire   [54:0] ret_V_30_fu_2033_p2;
wire   [0:0] p_Result_84_fu_2049_p3;
wire   [0:0] or_ln412_45_fu_2064_p2;
wire   [0:0] p_Result_100_fu_2057_p3;
wire   [0:0] and_ln412_45_fu_2069_p2;
wire   [35:0] num_V_62_fu_2039_p4;
wire   [35:0] zext_ln415_45_fu_2075_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [14:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

master_fix_dense1_fix_Pipeline_Dense1_Loop28_firstDense_f_V_4_0 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_4_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_4_0_address0),
    .ce0(firstDense_f_V_4_0_ce0),
    .q0(firstDense_f_V_4_0_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop28_firstDense_f_V_4_1 #(
    .DataWidth( 21 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_4_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_4_1_address0),
    .ce0(firstDense_f_V_4_1_ce0),
    .q0(firstDense_f_V_4_1_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop28_firstDense_f_V_4_2 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_4_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_4_2_address0),
    .ce0(firstDense_f_V_4_2_ce0),
    .q0(firstDense_f_V_4_2_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop28_firstDense_f_V_4_3 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_4_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_4_3_address0),
    .ce0(firstDense_f_V_4_3_ce0),
    .q0(firstDense_f_V_4_3_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop28_firstDense_f_V_4_4 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_4_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_4_4_address0),
    .ce0(firstDense_f_V_4_4_ce0),
    .q0(firstDense_f_V_4_4_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop28_firstDense_f_V_4_5 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_4_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_4_5_address0),
    .ce0(firstDense_f_V_4_5_ce0),
    .q0(firstDense_f_V_4_5_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop28_firstDense_f_V_4_6 #(
    .DataWidth( 21 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_4_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_4_6_address0),
    .ce0(firstDense_f_V_4_6_ce0),
    .q0(firstDense_f_V_4_6_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop28_firstDense_f_V_4_7 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_4_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_4_7_address0),
    .ce0(firstDense_f_V_4_7_ce0),
    .q0(firstDense_f_V_4_7_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop28_firstDense_f_V_4_8 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_4_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_4_8_address0),
    .ce0(firstDense_f_V_4_8_ce0),
    .q0(firstDense_f_V_4_8_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop28_firstDense_f_V_4_9 #(
    .DataWidth( 21 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_4_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_4_9_address0),
    .ce0(firstDense_f_V_4_9_ce0),
    .q0(firstDense_f_V_4_9_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop28_firstDense_f_V_4_10 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_4_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_4_10_address0),
    .ce0(firstDense_f_V_4_10_ce0),
    .q0(firstDense_f_V_4_10_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop28_firstDense_f_V_4_11 #(
    .DataWidth( 17 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_4_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_4_11_address0),
    .ce0(firstDense_f_V_4_11_ce0),
    .q0(firstDense_f_V_4_11_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop28_firstDense_f_V_4_12 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_4_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_4_12_address0),
    .ce0(firstDense_f_V_4_12_ce0),
    .q0(firstDense_f_V_4_12_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop28_firstDense_f_V_4_13 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_4_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_4_13_address0),
    .ce0(firstDense_f_V_4_13_ce0),
    .q0(firstDense_f_V_4_13_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop28_firstDense_f_V_4_14 #(
    .DataWidth( 21 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_4_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_4_14_address0),
    .ce0(firstDense_f_V_4_14_ce0),
    .q0(firstDense_f_V_4_14_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop28_firstDense_f_V_4_15 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_4_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_4_15_address0),
    .ce0(firstDense_f_V_4_15_ce0),
    .q0(firstDense_f_V_4_15_q0)
);

master_fix_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage4),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage4)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage14_subdone) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln285_fu_505_p2 == 1'd0))) begin
            i_fu_128 <= add_ln285_fu_511_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_128 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lhs_fu_124 <= 36'd68719086358;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        lhs_fu_124 <= num_V_fu_2079_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2109 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        aux2_V_16_reg_2236 <= firstDense_f_V_4_1_q0;
        aux2_V_17_reg_2241 <= firstDense_f_V_4_2_q0;
        aux2_V_18_reg_2246 <= firstDense_f_V_4_3_q0;
        aux2_V_19_reg_2251 <= firstDense_f_V_4_4_q0;
        aux2_V_20_reg_2256 <= firstDense_f_V_4_5_q0;
        aux2_V_21_reg_2261 <= firstDense_f_V_4_6_q0;
        aux2_V_22_reg_2266 <= firstDense_f_V_4_7_q0;
        aux2_V_23_reg_2271 <= firstDense_f_V_4_8_q0;
        aux2_V_24_reg_2276 <= firstDense_f_V_4_9_q0;
        aux2_V_25_reg_2281 <= firstDense_f_V_4_10_q0;
        aux2_V_26_reg_2286 <= firstDense_f_V_4_11_q0;
        aux2_V_27_reg_2291 <= firstDense_f_V_4_12_q0;
        aux2_V_28_reg_2296 <= firstDense_f_V_4_13_q0;
        aux2_V_29_reg_2301 <= firstDense_f_V_4_14_q0;
        aux2_V_30_reg_2306 <= firstDense_f_V_4_15_q0;
        aux2_V_reg_2231 <= firstDense_f_V_4_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln285_reg_2109 <= icmp_ln285_fu_505_p2;
        num_V_55_reg_2827 <= num_V_55_fu_1837_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2109 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        num_V_33_reg_2402 <= num_V_33_fu_808_p2;
        r_16_reg_2407 <= r_16_fu_814_p2;
        r_V_79_reg_2412 <= grp_fu_1896_p_dout0;
        r_V_80_reg_2422 <= grp_fu_1904_p_dout0;
        trunc_ln727_32_reg_2417 <= trunc_ln727_32_fu_819_p1;
        trunc_ln727_33_reg_2427 <= trunc_ln727_33_fu_823_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2109 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        num_V_35_reg_2462 <= num_V_35_fu_934_p2;
        r_17_reg_2467 <= r_17_fu_940_p2;
        r_18_reg_2472 <= r_18_fu_945_p2;
        r_V_81_reg_2477 <= grp_fu_1912_p_dout0;
        r_V_82_reg_2487 <= grp_fu_1980_p_dout0;
        trunc_ln727_34_reg_2482 <= trunc_ln727_34_fu_950_p1;
        trunc_ln727_35_reg_2492 <= trunc_ln727_35_fu_954_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2109 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        num_V_37_reg_2527 <= num_V_37_fu_1065_p2;
        r_19_reg_2532 <= r_19_fu_1071_p2;
        r_20_reg_2537 <= r_20_fu_1076_p2;
        r_V_83_reg_2542 <= grp_fu_1988_p_dout0;
        r_V_84_reg_2552 <= grp_fu_1876_p_dout0;
        trunc_ln727_36_reg_2547 <= trunc_ln727_36_fu_1081_p1;
        trunc_ln727_37_reg_2558 <= trunc_ln727_37_fu_1085_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2109 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        num_V_39_reg_2593 <= num_V_39_fu_1196_p2;
        r_21_reg_2598 <= r_21_fu_1202_p2;
        r_22_reg_2603 <= r_22_fu_1207_p2;
        r_V_85_reg_2608 <= grp_fu_1984_p_dout0;
        r_V_86_reg_2618 <= grp_fu_1992_p_dout0;
        trunc_ln727_38_reg_2613 <= trunc_ln727_38_fu_1212_p1;
        trunc_ln727_39_reg_2623 <= trunc_ln727_39_fu_1216_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2109 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        num_V_41_reg_2648 <= num_V_41_fu_1299_p2;
        r_23_reg_2653 <= r_23_fu_1305_p2;
        r_24_reg_2658 <= r_24_fu_1310_p2;
        r_V_87_reg_2663 <= grp_fu_1880_p_dout0;
        r_V_88_reg_2674 <= grp_fu_1968_p_dout0;
        trunc_ln727_40_reg_2669 <= trunc_ln727_40_fu_1315_p1;
        trunc_ln727_41_reg_2680 <= trunc_ln727_41_fu_1319_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2109 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        num_V_43_reg_2705 <= num_V_43_fu_1402_p2;
        r_25_reg_2710 <= r_25_fu_1408_p2;
        r_26_reg_2715 <= r_26_fu_1413_p2;
        r_V_89_reg_2720 <= grp_fu_1996_p_dout0;
        r_V_90_reg_2730 <= grp_fu_1884_p_dout0;
        trunc_ln727_42_reg_2725 <= trunc_ln727_42_fu_1418_p1;
        trunc_ln727_43_reg_2736 <= trunc_ln727_43_fu_1422_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2109 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        num_V_45_reg_2761 <= num_V_45_fu_1505_p2;
        r_27_reg_2766 <= r_27_fu_1511_p2;
        r_28_reg_2771 <= r_28_fu_1516_p2;
        r_V_91_reg_2776 <= grp_fu_2000_p_dout0;
        r_V_92_reg_2786 <= grp_fu_1872_p_dout0;
        trunc_ln727_44_reg_2781 <= trunc_ln727_44_fu_1521_p1;
        trunc_ln727_45_reg_2792 <= trunc_ln727_45_fu_1525_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2109 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        num_V_47_reg_2797 <= num_V_47_fu_1585_p2;
        r_29_reg_2802 <= r_29_fu_1591_p2;
        r_30_reg_2807 <= r_30_fu_1596_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2109 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        num_V_49_reg_2812 <= num_V_49_fu_1654_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2109 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        num_V_51_reg_2817 <= num_V_51_fu_1713_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2109 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        num_V_53_reg_2822 <= num_V_53_fu_1775_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        num_V_57_reg_2832 <= num_V_57_fu_1896_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        num_V_59_reg_2837 <= num_V_59_fu_1958_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        num_V_61_reg_2842 <= num_V_61_fu_2017_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2109 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        r_V_78_reg_2362 <= grp_fu_1964_p_dout0;
        r_V_reg_2351 <= grp_fu_1868_p_dout0;
        trunc_ln727_31_reg_2367 <= trunc_ln727_31_fu_684_p1;
        trunc_ln727_reg_2357 <= trunc_ln727_fu_680_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln285_reg_2109 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln285_reg_2109 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln285_reg_2109 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln285_reg_2109 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln285_reg_2109 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln285_reg_2109 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln285_reg_2109 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln285_reg_2109 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_484 <= m_0_q1;
        reg_488 <= m_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln285_fu_505_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_s_reg_2113[7 : 4] <= tmp_s_fu_537_p3[7 : 4];
    end
end

always @ (*) begin
    if (((icmp_ln285_reg_2109 == 1'd1) & (1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_5 = 4'd0;
    end else begin
        ap_sig_allocacmp_i_5 = i_fu_128;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_sig_allocacmp_lhs_load_2 = num_V_fu_2079_p2;
    end else begin
        ap_sig_allocacmp_lhs_load_2 = lhs_fu_124;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_4_0_ce0 = 1'b1;
    end else begin
        firstDense_f_V_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_4_10_ce0 = 1'b1;
    end else begin
        firstDense_f_V_4_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_4_11_ce0 = 1'b1;
    end else begin
        firstDense_f_V_4_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_4_12_ce0 = 1'b1;
    end else begin
        firstDense_f_V_4_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_4_13_ce0 = 1'b1;
    end else begin
        firstDense_f_V_4_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_4_14_ce0 = 1'b1;
    end else begin
        firstDense_f_V_4_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_4_15_ce0 = 1'b1;
    end else begin
        firstDense_f_V_4_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_4_1_ce0 = 1'b1;
    end else begin
        firstDense_f_V_4_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_4_2_ce0 = 1'b1;
    end else begin
        firstDense_f_V_4_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_4_3_ce0 = 1'b1;
    end else begin
        firstDense_f_V_4_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_4_4_ce0 = 1'b1;
    end else begin
        firstDense_f_V_4_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_4_5_ce0 = 1'b1;
    end else begin
        firstDense_f_V_4_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_4_6_ce0 = 1'b1;
    end else begin
        firstDense_f_V_4_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_4_7_ce0 = 1'b1;
    end else begin
        firstDense_f_V_4_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_4_8_ce0 = 1'b1;
    end else begin
        firstDense_f_V_4_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_4_9_ce0 = 1'b1;
    end else begin
        firstDense_f_V_4_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            m_0_address0 = tmp_45_fu_1134_p3;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            m_0_address0 = tmp_43_fu_1003_p3;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            m_0_address0 = tmp_41_fu_872_p3;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            m_0_address0 = tmp_39_fu_736_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            m_0_address0 = tmp_37_fu_671_p3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            m_0_address0 = tmp_35_fu_617_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            m_0_address0 = tmp_33_fu_589_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            m_0_address0 = tmp_31_fu_556_p3;
        end else begin
            m_0_address0 = 'bx;
        end
    end else begin
        m_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            m_0_address1 = tmp_44_fu_1120_p3;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            m_0_address1 = tmp_42_fu_989_p3;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            m_0_address1 = tmp_40_fu_858_p3;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            m_0_address1 = tmp_38_fu_722_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            m_0_address1 = tmp_36_fu_657_p3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            m_0_address1 = tmp_34_fu_603_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            m_0_address1 = tmp_32_fu_575_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            m_0_address1 = zext_ln289_fu_545_p1;
        end else begin
            m_0_address1 = 'bx;
        end
    end else begin
        m_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        m_0_ce0 = 1'b1;
    end else begin
        m_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        m_0_ce1 = 1'b1;
    end else begin
        m_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln285_reg_2109 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        num_V_672_out_ap_vld = 1'b1;
    end else begin
        num_V_672_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage4)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln285_fu_511_p2 = (ap_sig_allocacmp_i_5 + 4'd1);

assign and_ln412_31_fu_924_p2 = (p_Result_86_fu_911_p3 & or_ln412_31_fu_919_p2);

assign and_ln412_32_fu_1055_p2 = (p_Result_87_fu_1042_p3 & or_ln412_32_fu_1050_p2);

assign and_ln412_33_fu_1186_p2 = (p_Result_88_fu_1173_p3 & or_ln412_33_fu_1181_p2);

assign and_ln412_34_fu_1289_p2 = (p_Result_89_fu_1276_p3 & or_ln412_34_fu_1284_p2);

assign and_ln412_35_fu_1392_p2 = (p_Result_90_fu_1379_p3 & or_ln412_35_fu_1387_p2);

assign and_ln412_36_fu_1495_p2 = (p_Result_91_fu_1482_p3 & or_ln412_36_fu_1490_p2);

assign and_ln412_37_fu_1575_p2 = (p_Result_92_fu_1563_p3 & or_ln412_37_fu_1570_p2);

assign and_ln412_38_fu_1644_p2 = (p_Result_93_fu_1631_p3 & or_ln412_38_fu_1639_p2);

assign and_ln412_39_fu_1703_p2 = (p_Result_94_fu_1690_p3 & or_ln412_39_fu_1698_p2);

assign and_ln412_40_fu_1765_p2 = (p_Result_95_fu_1753_p3 & or_ln412_40_fu_1760_p2);

assign and_ln412_41_fu_1827_p2 = (p_Result_96_fu_1815_p3 & or_ln412_41_fu_1822_p2);

assign and_ln412_42_fu_1886_p2 = (p_Result_97_fu_1873_p3 & or_ln412_42_fu_1881_p2);

assign and_ln412_43_fu_1948_p2 = (p_Result_98_fu_1936_p3 & or_ln412_43_fu_1943_p2);

assign and_ln412_44_fu_2007_p2 = (p_Result_99_fu_1994_p3 & or_ln412_44_fu_2002_p2);

assign and_ln412_45_fu_2069_p2 = (p_Result_100_fu_2057_p3 & or_ln412_45_fu_2064_p2);

assign and_ln412_fu_798_p2 = (p_Result_85_fu_780_p3 & or_ln412_fu_792_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage4;

assign firstDense_f_V_4_0_address0 = i_8_cast_fu_517_p1;

assign firstDense_f_V_4_10_address0 = i_8_cast_fu_517_p1;

assign firstDense_f_V_4_11_address0 = i_8_cast_fu_517_p1;

assign firstDense_f_V_4_12_address0 = i_8_cast_fu_517_p1;

assign firstDense_f_V_4_13_address0 = i_8_cast_fu_517_p1;

assign firstDense_f_V_4_14_address0 = i_8_cast_fu_517_p1;

assign firstDense_f_V_4_15_address0 = i_8_cast_fu_517_p1;

assign firstDense_f_V_4_1_address0 = i_8_cast_fu_517_p1;

assign firstDense_f_V_4_2_address0 = i_8_cast_fu_517_p1;

assign firstDense_f_V_4_3_address0 = i_8_cast_fu_517_p1;

assign firstDense_f_V_4_4_address0 = i_8_cast_fu_517_p1;

assign firstDense_f_V_4_5_address0 = i_8_cast_fu_517_p1;

assign firstDense_f_V_4_6_address0 = i_8_cast_fu_517_p1;

assign firstDense_f_V_4_7_address0 = i_8_cast_fu_517_p1;

assign firstDense_f_V_4_8_address0 = i_8_cast_fu_517_p1;

assign firstDense_f_V_4_9_address0 = i_8_cast_fu_517_p1;

assign grp_fu_1868_p_ce = 1'b1;

assign grp_fu_1868_p_din0 = sext_ln1171_fu_630_p1;

assign grp_fu_1868_p_din1 = zext_ln1168_fu_626_p1;

assign grp_fu_1872_p_ce = 1'b1;

assign grp_fu_1872_p_din0 = sext_ln1171_45_fu_1443_p1;

assign grp_fu_1872_p_din1 = zext_ln1168_30_fu_1439_p1;

assign grp_fu_1876_p_ce = 1'b1;

assign grp_fu_1876_p_din0 = sext_ln1171_37_fu_975_p1;

assign grp_fu_1876_p_din1 = zext_ln1168_22_fu_971_p1;

assign grp_fu_1880_p_ce = 1'b1;

assign grp_fu_1880_p_din0 = sext_ln1171_40_fu_1224_p1;

assign grp_fu_1880_p_din1 = zext_ln1168_25_fu_1220_p1;

assign grp_fu_1884_p_ce = 1'b1;

assign grp_fu_1884_p_din0 = sext_ln1171_43_fu_1340_p1;

assign grp_fu_1884_p_din1 = zext_ln1168_28_fu_1336_p1;

assign grp_fu_1896_p_ce = 1'b1;

assign grp_fu_1896_p_din0 = sext_ln1171_32_fu_692_p1;

assign grp_fu_1896_p_din1 = zext_ln1168_17_fu_688_p1;

assign grp_fu_1904_p_ce = 1'b1;

assign grp_fu_1904_p_din0 = sext_ln1171_33_fu_705_p1;

assign grp_fu_1904_p_din1 = zext_ln1168_18_fu_701_p1;

assign grp_fu_1912_p_ce = 1'b1;

assign grp_fu_1912_p_din0 = sext_ln1171_34_fu_831_p1;

assign grp_fu_1912_p_din1 = zext_ln1168_19_fu_827_p1;

assign grp_fu_1964_p_ce = 1'b1;

assign grp_fu_1964_p_din0 = sext_ln1171_31_fu_643_p1;

assign grp_fu_1964_p_din1 = zext_ln1168_16_fu_639_p1;

assign grp_fu_1968_p_ce = 1'b1;

assign grp_fu_1968_p_din0 = sext_ln1171_41_fu_1237_p1;

assign grp_fu_1968_p_din1 = zext_ln1168_26_fu_1233_p1;

assign grp_fu_1980_p_ce = 1'b1;

assign grp_fu_1980_p_din0 = sext_ln1171_35_fu_844_p1;

assign grp_fu_1980_p_din1 = zext_ln1168_20_fu_840_p1;

assign grp_fu_1984_p_ce = 1'b1;

assign grp_fu_1984_p_din0 = sext_ln1171_38_fu_1093_p1;

assign grp_fu_1984_p_din1 = zext_ln1168_23_fu_1089_p1;

assign grp_fu_1988_p_ce = 1'b1;

assign grp_fu_1988_p_din0 = sext_ln1171_36_fu_962_p1;

assign grp_fu_1988_p_din1 = zext_ln1168_21_fu_958_p1;

assign grp_fu_1992_p_ce = 1'b1;

assign grp_fu_1992_p_din0 = sext_ln1171_39_fu_1106_p1;

assign grp_fu_1992_p_din1 = zext_ln1168_24_fu_1102_p1;

assign grp_fu_1996_p_ce = 1'b1;

assign grp_fu_1996_p_din0 = sext_ln1171_42_fu_1327_p1;

assign grp_fu_1996_p_din1 = zext_ln1168_27_fu_1323_p1;

assign grp_fu_2000_p_ce = 1'b1;

assign grp_fu_2000_p_din0 = sext_ln1171_44_fu_1430_p1;

assign grp_fu_2000_p_din1 = zext_ln1168_29_fu_1426_p1;

assign i_8_cast_fu_517_p1 = ap_sig_allocacmp_i_5;

assign icmp_ln285_fu_505_p2 = ((ap_sig_allocacmp_i_5 == 4'd14) ? 1'b1 : 1'b0);

assign lhs_32_fu_745_p3 = {{ap_sig_allocacmp_lhs_load_2}, {19'd0}};

assign lhs_34_fu_881_p3 = {{num_V_33_reg_2402}, {19'd0}};

assign lhs_36_fu_1012_p3 = {{num_V_35_reg_2462}, {19'd0}};

assign lhs_38_fu_1143_p3 = {{num_V_37_reg_2527}, {19'd0}};

assign lhs_40_fu_1246_p3 = {{num_V_39_reg_2593}, {19'd0}};

assign lhs_42_fu_1349_p3 = {{num_V_41_reg_2648}, {19'd0}};

assign lhs_44_fu_1452_p3 = {{num_V_43_reg_2705}, {19'd0}};

assign lhs_46_fu_1529_p3 = {{num_V_45_reg_2761}, {19'd0}};

assign lhs_48_fu_1601_p3 = {{num_V_47_reg_2797}, {19'd0}};

assign lhs_50_fu_1660_p3 = {{num_V_49_reg_2812}, {19'd0}};

assign lhs_52_fu_1719_p3 = {{num_V_51_reg_2817}, {19'd0}};

assign lhs_54_fu_1781_p3 = {{num_V_53_reg_2822}, {19'd0}};

assign lhs_56_fu_1843_p3 = {{num_V_55_reg_2827}, {19'd0}};

assign lhs_58_fu_1902_p3 = {{num_V_57_reg_2832}, {19'd0}};

assign lhs_60_fu_1964_p3 = {{num_V_59_reg_2837}, {19'd0}};

assign lhs_62_fu_2023_p3 = {{num_V_61_reg_2842}, {19'd0}};

assign num_V_32_fu_762_p4 = {{ret_V_fu_756_p2[54:19]}};

assign num_V_33_fu_808_p2 = (num_V_32_fu_762_p4 + zext_ln415_fu_804_p1);

assign num_V_34_fu_893_p4 = {{ret_V_16_fu_888_p2[54:19]}};

assign num_V_35_fu_934_p2 = (num_V_34_fu_893_p4 + zext_ln415_31_fu_930_p1);

assign num_V_36_fu_1024_p4 = {{ret_V_17_fu_1019_p2[54:19]}};

assign num_V_37_fu_1065_p2 = (num_V_36_fu_1024_p4 + zext_ln415_32_fu_1061_p1);

assign num_V_38_fu_1155_p4 = {{ret_V_18_fu_1150_p2[54:19]}};

assign num_V_39_fu_1196_p2 = (num_V_38_fu_1155_p4 + zext_ln415_33_fu_1192_p1);

assign num_V_40_fu_1258_p4 = {{ret_V_19_fu_1253_p2[54:19]}};

assign num_V_41_fu_1299_p2 = (num_V_40_fu_1258_p4 + zext_ln415_34_fu_1295_p1);

assign num_V_42_fu_1361_p4 = {{ret_V_20_fu_1356_p2[54:19]}};

assign num_V_43_fu_1402_p2 = (num_V_42_fu_1361_p4 + zext_ln415_35_fu_1398_p1);

assign num_V_44_fu_1464_p4 = {{ret_V_21_fu_1459_p2[54:19]}};

assign num_V_45_fu_1505_p2 = (num_V_44_fu_1464_p4 + zext_ln415_36_fu_1501_p1);

assign num_V_46_fu_1545_p4 = {{ret_V_22_fu_1539_p2[54:19]}};

assign num_V_47_fu_1585_p2 = (num_V_46_fu_1545_p4 + zext_ln415_37_fu_1581_p1);

assign num_V_48_fu_1613_p4 = {{ret_V_23_fu_1608_p2[54:19]}};

assign num_V_49_fu_1654_p2 = (num_V_48_fu_1613_p4 + zext_ln415_38_fu_1650_p1);

assign num_V_50_fu_1672_p4 = {{ret_V_24_fu_1667_p2[54:19]}};

assign num_V_51_fu_1713_p2 = (num_V_50_fu_1672_p4 + zext_ln415_39_fu_1709_p1);

assign num_V_52_fu_1735_p4 = {{ret_V_25_fu_1729_p2[54:19]}};

assign num_V_53_fu_1775_p2 = (num_V_52_fu_1735_p4 + zext_ln415_40_fu_1771_p1);

assign num_V_54_fu_1797_p4 = {{ret_V_26_fu_1791_p2[54:19]}};

assign num_V_55_fu_1837_p2 = (num_V_54_fu_1797_p4 + zext_ln415_41_fu_1833_p1);

assign num_V_56_fu_1855_p4 = {{ret_V_27_fu_1850_p2[54:19]}};

assign num_V_57_fu_1896_p2 = (num_V_56_fu_1855_p4 + zext_ln415_42_fu_1892_p1);

assign num_V_58_fu_1918_p4 = {{ret_V_28_fu_1912_p2[54:19]}};

assign num_V_59_fu_1958_p2 = (num_V_58_fu_1918_p4 + zext_ln415_43_fu_1954_p1);

assign num_V_60_fu_1976_p4 = {{ret_V_29_fu_1971_p2[54:19]}};

assign num_V_61_fu_2017_p2 = (num_V_60_fu_1976_p4 + zext_ln415_44_fu_2013_p1);

assign num_V_62_fu_2039_p4 = {{ret_V_30_fu_2033_p2[54:19]}};

assign num_V_672_out = lhs_fu_124;

assign num_V_fu_2079_p2 = (num_V_62_fu_2039_p4 + zext_ln415_45_fu_2075_p1);

assign or_ln289_15_fu_570_p2 = (tmp_s_reg_2113 | 8'd2);

assign or_ln289_16_fu_584_p2 = (tmp_s_reg_2113 | 8'd3);

assign or_ln289_17_fu_598_p2 = (tmp_s_reg_2113 | 8'd4);

assign or_ln289_18_fu_612_p2 = (tmp_s_reg_2113 | 8'd5);

assign or_ln289_19_fu_652_p2 = (tmp_s_reg_2113 | 8'd6);

assign or_ln289_20_fu_666_p2 = (tmp_s_reg_2113 | 8'd7);

assign or_ln289_21_fu_717_p2 = (tmp_s_reg_2113 | 8'd8);

assign or_ln289_22_fu_731_p2 = (tmp_s_reg_2113 | 8'd9);

assign or_ln289_23_fu_853_p2 = (tmp_s_reg_2113 | 8'd10);

assign or_ln289_24_fu_867_p2 = (tmp_s_reg_2113 | 8'd11);

assign or_ln289_25_fu_984_p2 = (tmp_s_reg_2113 | 8'd12);

assign or_ln289_26_fu_998_p2 = (tmp_s_reg_2113 | 8'd13);

assign or_ln289_27_fu_1115_p2 = (tmp_s_reg_2113 | 8'd14);

assign or_ln289_28_fu_1129_p2 = (tmp_s_reg_2113 | 8'd15);

assign or_ln289_fu_550_p2 = (tmp_s_fu_537_p3 | 8'd1);

assign or_ln412_31_fu_919_p2 = (r_16_reg_2407 | p_Result_56_fu_903_p3);

assign or_ln412_32_fu_1050_p2 = (r_17_reg_2467 | p_Result_58_fu_1034_p3);

assign or_ln412_33_fu_1181_p2 = (r_18_reg_2472 | p_Result_60_fu_1165_p3);

assign or_ln412_34_fu_1284_p2 = (r_19_reg_2532 | p_Result_62_fu_1268_p3);

assign or_ln412_35_fu_1387_p2 = (r_20_reg_2537 | p_Result_64_fu_1371_p3);

assign or_ln412_36_fu_1490_p2 = (r_21_reg_2598 | p_Result_66_fu_1474_p3);

assign or_ln412_37_fu_1570_p2 = (r_22_reg_2603 | p_Result_68_fu_1555_p3);

assign or_ln412_38_fu_1639_p2 = (r_23_reg_2653 | p_Result_70_fu_1623_p3);

assign or_ln412_39_fu_1698_p2 = (r_24_reg_2658 | p_Result_72_fu_1682_p3);

assign or_ln412_40_fu_1760_p2 = (r_25_reg_2710 | p_Result_74_fu_1745_p3);

assign or_ln412_41_fu_1822_p2 = (r_26_reg_2715 | p_Result_76_fu_1807_p3);

assign or_ln412_42_fu_1881_p2 = (r_27_reg_2766 | p_Result_78_fu_1865_p3);

assign or_ln412_43_fu_1943_p2 = (r_28_reg_2771 | p_Result_80_fu_1928_p3);

assign or_ln412_44_fu_2002_p2 = (r_29_reg_2802 | p_Result_82_fu_1986_p3);

assign or_ln412_45_fu_2064_p2 = (r_30_reg_2807 | p_Result_84_fu_2049_p3);

assign or_ln412_fu_792_p2 = (r_fu_787_p2 | p_Result_s_fu_772_p3);

assign p_Result_100_fu_2057_p3 = r_V_92_reg_2786[32'd18];

assign p_Result_56_fu_903_p3 = ret_V_16_fu_888_p2[32'd19];

assign p_Result_58_fu_1034_p3 = ret_V_17_fu_1019_p2[32'd19];

assign p_Result_60_fu_1165_p3 = ret_V_18_fu_1150_p2[32'd19];

assign p_Result_62_fu_1268_p3 = ret_V_19_fu_1253_p2[32'd19];

assign p_Result_64_fu_1371_p3 = ret_V_20_fu_1356_p2[32'd19];

assign p_Result_66_fu_1474_p3 = ret_V_21_fu_1459_p2[32'd19];

assign p_Result_68_fu_1555_p3 = ret_V_22_fu_1539_p2[32'd19];

assign p_Result_70_fu_1623_p3 = ret_V_23_fu_1608_p2[32'd19];

assign p_Result_72_fu_1682_p3 = ret_V_24_fu_1667_p2[32'd19];

assign p_Result_74_fu_1745_p3 = ret_V_25_fu_1729_p2[32'd19];

assign p_Result_76_fu_1807_p3 = ret_V_26_fu_1791_p2[32'd19];

assign p_Result_78_fu_1865_p3 = ret_V_27_fu_1850_p2[32'd19];

assign p_Result_80_fu_1928_p3 = ret_V_28_fu_1912_p2[32'd19];

assign p_Result_82_fu_1986_p3 = ret_V_29_fu_1971_p2[32'd19];

assign p_Result_84_fu_2049_p3 = ret_V_30_fu_2033_p2[32'd19];

assign p_Result_85_fu_780_p3 = r_V_reg_2351[32'd18];

assign p_Result_86_fu_911_p3 = ret_V_16_fu_888_p2[32'd18];

assign p_Result_87_fu_1042_p3 = ret_V_17_fu_1019_p2[32'd18];

assign p_Result_88_fu_1173_p3 = ret_V_18_fu_1150_p2[32'd18];

assign p_Result_89_fu_1276_p3 = ret_V_19_fu_1253_p2[32'd18];

assign p_Result_90_fu_1379_p3 = ret_V_20_fu_1356_p2[32'd18];

assign p_Result_91_fu_1482_p3 = ret_V_21_fu_1459_p2[32'd18];

assign p_Result_92_fu_1563_p3 = r_V_84_reg_2552[32'd18];

assign p_Result_93_fu_1631_p3 = ret_V_23_fu_1608_p2[32'd18];

assign p_Result_94_fu_1690_p3 = ret_V_24_fu_1667_p2[32'd18];

assign p_Result_95_fu_1753_p3 = r_V_87_reg_2663[32'd18];

assign p_Result_96_fu_1815_p3 = r_V_88_reg_2674[32'd18];

assign p_Result_97_fu_1873_p3 = ret_V_27_fu_1850_p2[32'd18];

assign p_Result_98_fu_1936_p3 = r_V_90_reg_2730[32'd18];

assign p_Result_99_fu_1994_p3 = ret_V_29_fu_1971_p2[32'd18];

assign p_Result_s_fu_772_p3 = ret_V_fu_756_p2[32'd19];

assign r_16_fu_814_p2 = ((trunc_ln727_31_reg_2367 != 18'd0) ? 1'b1 : 1'b0);

assign r_17_fu_940_p2 = ((trunc_ln727_32_reg_2417 != 18'd0) ? 1'b1 : 1'b0);

assign r_18_fu_945_p2 = ((trunc_ln727_33_reg_2427 != 18'd0) ? 1'b1 : 1'b0);

assign r_19_fu_1071_p2 = ((trunc_ln727_34_reg_2482 != 18'd0) ? 1'b1 : 1'b0);

assign r_20_fu_1076_p2 = ((trunc_ln727_35_reg_2492 != 18'd0) ? 1'b1 : 1'b0);

assign r_21_fu_1202_p2 = ((trunc_ln727_36_reg_2547 != 18'd0) ? 1'b1 : 1'b0);

assign r_22_fu_1207_p2 = ((trunc_ln727_37_reg_2558 != 18'd0) ? 1'b1 : 1'b0);

assign r_23_fu_1305_p2 = ((trunc_ln727_38_reg_2613 != 18'd0) ? 1'b1 : 1'b0);

assign r_24_fu_1310_p2 = ((trunc_ln727_39_reg_2623 != 18'd0) ? 1'b1 : 1'b0);

assign r_25_fu_1408_p2 = ((trunc_ln727_40_reg_2669 != 18'd0) ? 1'b1 : 1'b0);

assign r_26_fu_1413_p2 = ((trunc_ln727_41_reg_2680 != 18'd0) ? 1'b1 : 1'b0);

assign r_27_fu_1511_p2 = ((trunc_ln727_42_reg_2725 != 18'd0) ? 1'b1 : 1'b0);

assign r_28_fu_1516_p2 = ((trunc_ln727_43_reg_2736 != 18'd0) ? 1'b1 : 1'b0);

assign r_29_fu_1591_p2 = ((trunc_ln727_44_reg_2781 != 18'd0) ? 1'b1 : 1'b0);

assign r_30_fu_1596_p2 = ((trunc_ln727_45_reg_2792 != 18'd0) ? 1'b1 : 1'b0);

assign r_fu_787_p2 = ((trunc_ln727_reg_2357 != 18'd0) ? 1'b1 : 1'b0);

assign ret_V_16_fu_888_p2 = (lhs_34_fu_881_p3 + r_V_78_reg_2362);

assign ret_V_17_fu_1019_p2 = (lhs_36_fu_1012_p3 + r_V_79_reg_2412);

assign ret_V_18_fu_1150_p2 = (lhs_38_fu_1143_p3 + r_V_80_reg_2422);

assign ret_V_19_fu_1253_p2 = (lhs_40_fu_1246_p3 + r_V_81_reg_2477);

assign ret_V_20_fu_1356_p2 = (lhs_42_fu_1349_p3 + r_V_82_reg_2487);

assign ret_V_21_fu_1459_p2 = (lhs_44_fu_1452_p3 + r_V_83_reg_2542);

assign ret_V_22_fu_1539_p2 = ($signed(lhs_46_fu_1529_p3) + $signed(sext_ln1245_14_fu_1536_p1));

assign ret_V_23_fu_1608_p2 = (lhs_48_fu_1601_p3 + r_V_85_reg_2608);

assign ret_V_24_fu_1667_p2 = (lhs_50_fu_1660_p3 + r_V_86_reg_2618);

assign ret_V_25_fu_1729_p2 = ($signed(lhs_52_fu_1719_p3) + $signed(sext_ln1245_15_fu_1726_p1));

assign ret_V_26_fu_1791_p2 = ($signed(lhs_54_fu_1781_p3) + $signed(sext_ln1245_16_fu_1788_p1));

assign ret_V_27_fu_1850_p2 = (lhs_56_fu_1843_p3 + r_V_89_reg_2720);

assign ret_V_28_fu_1912_p2 = ($signed(lhs_58_fu_1902_p3) + $signed(sext_ln1245_17_fu_1909_p1));

assign ret_V_29_fu_1971_p2 = (lhs_60_fu_1964_p3 + r_V_91_reg_2776);

assign ret_V_30_fu_2033_p2 = ($signed(lhs_62_fu_2023_p3) + $signed(sext_ln1245_18_fu_2030_p1));

assign ret_V_fu_756_p2 = ($signed(lhs_32_fu_745_p3) + $signed(sext_ln1245_fu_753_p1));

assign sext_ln1171_31_fu_643_p1 = $signed(aux2_V_16_reg_2236);

assign sext_ln1171_32_fu_692_p1 = $signed(aux2_V_17_reg_2241);

assign sext_ln1171_33_fu_705_p1 = $signed(aux2_V_18_reg_2246);

assign sext_ln1171_34_fu_831_p1 = $signed(aux2_V_19_reg_2251);

assign sext_ln1171_35_fu_844_p1 = $signed(aux2_V_20_reg_2256);

assign sext_ln1171_36_fu_962_p1 = $signed(aux2_V_21_reg_2261);

assign sext_ln1171_37_fu_975_p1 = $signed(aux2_V_22_reg_2266);

assign sext_ln1171_38_fu_1093_p1 = $signed(aux2_V_23_reg_2271);

assign sext_ln1171_39_fu_1106_p1 = $signed(aux2_V_24_reg_2276);

assign sext_ln1171_40_fu_1224_p1 = $signed(aux2_V_25_reg_2281);

assign sext_ln1171_41_fu_1237_p1 = $signed(aux2_V_26_reg_2286);

assign sext_ln1171_42_fu_1327_p1 = $signed(aux2_V_27_reg_2291);

assign sext_ln1171_43_fu_1340_p1 = $signed(aux2_V_28_reg_2296);

assign sext_ln1171_44_fu_1430_p1 = $signed(aux2_V_29_reg_2301);

assign sext_ln1171_45_fu_1443_p1 = $signed(aux2_V_30_reg_2306);

assign sext_ln1171_fu_630_p1 = $signed(aux2_V_reg_2231);

assign sext_ln1245_14_fu_1536_p1 = r_V_84_reg_2552;

assign sext_ln1245_15_fu_1726_p1 = r_V_87_reg_2663;

assign sext_ln1245_16_fu_1788_p1 = r_V_88_reg_2674;

assign sext_ln1245_17_fu_1909_p1 = r_V_90_reg_2730;

assign sext_ln1245_18_fu_2030_p1 = r_V_92_reg_2786;

assign sext_ln1245_fu_753_p1 = r_V_reg_2351;

assign tmp_31_fu_556_p3 = {{56'd0}, {or_ln289_fu_550_p2}};

assign tmp_32_fu_575_p3 = {{56'd0}, {or_ln289_15_fu_570_p2}};

assign tmp_33_fu_589_p3 = {{56'd0}, {or_ln289_16_fu_584_p2}};

assign tmp_34_fu_603_p3 = {{56'd0}, {or_ln289_17_fu_598_p2}};

assign tmp_35_fu_617_p3 = {{56'd0}, {or_ln289_18_fu_612_p2}};

assign tmp_36_fu_657_p3 = {{56'd0}, {or_ln289_19_fu_652_p2}};

assign tmp_37_fu_671_p3 = {{56'd0}, {or_ln289_20_fu_666_p2}};

assign tmp_38_fu_722_p3 = {{56'd0}, {or_ln289_21_fu_717_p2}};

assign tmp_39_fu_736_p3 = {{56'd0}, {or_ln289_22_fu_731_p2}};

assign tmp_40_fu_858_p3 = {{56'd0}, {or_ln289_23_fu_853_p2}};

assign tmp_41_fu_872_p3 = {{56'd0}, {or_ln289_24_fu_867_p2}};

assign tmp_42_fu_989_p3 = {{56'd0}, {or_ln289_25_fu_984_p2}};

assign tmp_43_fu_1003_p3 = {{56'd0}, {or_ln289_26_fu_998_p2}};

assign tmp_44_fu_1120_p3 = {{56'd0}, {or_ln289_27_fu_1115_p2}};

assign tmp_45_fu_1134_p3 = {{56'd0}, {or_ln289_28_fu_1129_p2}};

assign tmp_s_fu_537_p3 = {{ap_sig_allocacmp_i_5}, {4'd0}};

assign trunc_ln727_31_fu_684_p1 = grp_fu_1964_p_dout0[17:0];

assign trunc_ln727_32_fu_819_p1 = grp_fu_1896_p_dout0[17:0];

assign trunc_ln727_33_fu_823_p1 = grp_fu_1904_p_dout0[17:0];

assign trunc_ln727_34_fu_950_p1 = grp_fu_1912_p_dout0[17:0];

assign trunc_ln727_35_fu_954_p1 = grp_fu_1980_p_dout0[17:0];

assign trunc_ln727_36_fu_1081_p1 = grp_fu_1988_p_dout0[17:0];

assign trunc_ln727_37_fu_1085_p1 = grp_fu_1876_p_dout0[17:0];

assign trunc_ln727_38_fu_1212_p1 = grp_fu_1984_p_dout0[17:0];

assign trunc_ln727_39_fu_1216_p1 = grp_fu_1992_p_dout0[17:0];

assign trunc_ln727_40_fu_1315_p1 = grp_fu_1880_p_dout0[17:0];

assign trunc_ln727_41_fu_1319_p1 = grp_fu_1968_p_dout0[17:0];

assign trunc_ln727_42_fu_1418_p1 = grp_fu_1996_p_dout0[17:0];

assign trunc_ln727_43_fu_1422_p1 = grp_fu_1884_p_dout0[17:0];

assign trunc_ln727_44_fu_1521_p1 = grp_fu_2000_p_dout0[17:0];

assign trunc_ln727_45_fu_1525_p1 = grp_fu_1872_p_dout0[17:0];

assign trunc_ln727_fu_680_p1 = grp_fu_1868_p_dout0[17:0];

assign zext_ln1168_16_fu_639_p1 = reg_488;

assign zext_ln1168_17_fu_688_p1 = reg_484;

assign zext_ln1168_18_fu_701_p1 = reg_488;

assign zext_ln1168_19_fu_827_p1 = reg_484;

assign zext_ln1168_20_fu_840_p1 = reg_488;

assign zext_ln1168_21_fu_958_p1 = reg_484;

assign zext_ln1168_22_fu_971_p1 = reg_488;

assign zext_ln1168_23_fu_1089_p1 = reg_484;

assign zext_ln1168_24_fu_1102_p1 = reg_488;

assign zext_ln1168_25_fu_1220_p1 = reg_484;

assign zext_ln1168_26_fu_1233_p1 = reg_488;

assign zext_ln1168_27_fu_1323_p1 = reg_484;

assign zext_ln1168_28_fu_1336_p1 = reg_488;

assign zext_ln1168_29_fu_1426_p1 = reg_484;

assign zext_ln1168_30_fu_1439_p1 = reg_488;

assign zext_ln1168_fu_626_p1 = reg_484;

assign zext_ln289_fu_545_p1 = tmp_s_fu_537_p3;

assign zext_ln415_31_fu_930_p1 = and_ln412_31_fu_924_p2;

assign zext_ln415_32_fu_1061_p1 = and_ln412_32_fu_1055_p2;

assign zext_ln415_33_fu_1192_p1 = and_ln412_33_fu_1186_p2;

assign zext_ln415_34_fu_1295_p1 = and_ln412_34_fu_1289_p2;

assign zext_ln415_35_fu_1398_p1 = and_ln412_35_fu_1392_p2;

assign zext_ln415_36_fu_1501_p1 = and_ln412_36_fu_1495_p2;

assign zext_ln415_37_fu_1581_p1 = and_ln412_37_fu_1575_p2;

assign zext_ln415_38_fu_1650_p1 = and_ln412_38_fu_1644_p2;

assign zext_ln415_39_fu_1709_p1 = and_ln412_39_fu_1703_p2;

assign zext_ln415_40_fu_1771_p1 = and_ln412_40_fu_1765_p2;

assign zext_ln415_41_fu_1833_p1 = and_ln412_41_fu_1827_p2;

assign zext_ln415_42_fu_1892_p1 = and_ln412_42_fu_1886_p2;

assign zext_ln415_43_fu_1954_p1 = and_ln412_43_fu_1948_p2;

assign zext_ln415_44_fu_2013_p1 = and_ln412_44_fu_2007_p2;

assign zext_ln415_45_fu_2075_p1 = and_ln412_45_fu_2069_p2;

assign zext_ln415_fu_804_p1 = and_ln412_fu_798_p2;

always @ (posedge ap_clk) begin
    tmp_s_reg_2113[3:0] <= 4'b0000;
end

endmodule //master_fix_dense1_fix_Pipeline_Dense1_Loop28
