s1(30Jan2020:13:20:53):  xmverilog +access+r sim_segment.sv ../src/top.v ../src/extnet.v ../src/rdcnet.v ../src/itgnet.v ../src/layer.v ../src/maxpooling.v ../src/unpooling.v ../src/conv_one.v ../src/common/delay.v ../src/common/fifo.v ../src/common/forward.v ../src/common/integrate.v ../src/common/ram.v ../src/common/stream_patch.v ../src/param/unit12_ext_fixed_param.txt ../src/param/unit12_rdc_fixed_param.txt ../src/param/unit12_mrg_fixed_param.txt ../src/param/unit12_lkh_fixed_param.txt 
s2(30Jan2020:13:26:12):  xmverilog +access+r -sv sim_segment.sv ../src/top.v ../src/extnet.v ../src/rdcnet.v ../src/itgnet.v ../src/layer.v ../src/maxpooling.v ../src/unpooling.v ../src/conv_one.v ../src/common/delay.v ../src/common/fifo.v ../src/common/forward.v ../src/common/integrate.v ../src/common/ram.v ../src/common/stream_patch.v ../src/param/unit12_ext_fixed_param.txt ../src/param/unit12_rdc_fixed_param.txt ../src/param/unit12_mrg_fixed_param.txt ../src/param/unit12_lkh_fixed_param.txt 
s3(30Jan2020:13:28:12):  xmverilog +access+r -sv sim_segment.sv ../src/top.v ../src/extnet.v ../src/rdcnet.v ../src/itgnet.v ../src/layer.v ../src/maxpooling.v ../src/unpooling.v ../src/conv_one.v ../src/common/delay.v ../src/common/fifo.v ../src/common/forward.v ../src/common/integrate.v ../src/common/ram.v ../src/common/stream_patch.v ../src/param/unit12_ext_fixed_param.txt ../src/param/unit12_rdc_fixed_param.txt ../src/param/unit12_mrg_fixed_param.txt ../src/param/unit12_lkh_fixed_param.txt 
s4(30Jan2020:13:29:40):  xmverilog +access+r -sv sim_segment.sv ../src/top.v ../src/extnet.v ../src/rdcnet.v ../src/itgnet.v ../src/layer.v ../src/maxpooling.v ../src/unpooling.v ../src/conv_one.v ../src/common/delay.v ../src/common/fifo.v ../src/common/forward.v ../src/common/integrate.v ../src/common/ram.v ../src/common/stream_patch.v ../src/param/unit12_ext_fixed_param.txt ../src/param/unit12_rdc_fixed_param.txt ../src/param/unit12_mrg_fixed_param.txt ../src/param/unit12_lkh_fixed_param.txt 
s5(30Jan2020:13:29:45):  xmverilog +access+r -sv sim_segment.sv ../src/top.v ../src/extnet.v ../src/rdcnet.v ../src/itgnet.v ../src/layer.v ../src/maxpooling.v ../src/unpooling.v ../src/conv_one.v ../src/common/delay.v ../src/common/fifo.v ../src/common/forward.v ../src/common/integrate.v ../src/common/ram.v ../src/common/stream_patch.v ../src/param/unit12_ext_fixed_param.txt ../src/param/unit12_rdc_fixed_param.txt ../src/param/unit12_mrg_fixed_param.txt ../src/param/unit12_lkh_fixed_param.txt 
s6(30Jan2020:13:34:11):  xmverilog +access+r -sv sim_segment.sv ../src/top.v ../src/extnet.v ../src/rdcnet.v ../src/itgnet.v ../src/layer.v ../src/maxpooling.v ../src/unpooling.v ../src/conv_one.v ../src/common/delay.v ../src/common/fifo.v ../src/common/forward.v ../src/common/integrate.v ../src/common/ram.v ../src/common/stream_patch.v ../src/param/unit12_ext_fixed_param.txt ../src/param/unit12_rdc_fixed_param.txt ../src/param/unit12_mrg_fixed_param.txt ../src/param/unit12_lkh_fixed_param.txt 
s7(30Jan2020:13:45:13):  xmverilog +access+r -sv sim_segment.sv ../src/top.v ../src/extnet.v ../src/rdcnet.v ../src/itgnet.v ../src/layer.v ../src/maxpooling.v ../src/unpooling.v ../src/conv_one.v ../src/common/delay.v ../src/common/fifo.v ../src/common/forward.v ../src/common/integrate.v ../src/common/ram.v ../src/common/stream_patch.v ../src/param/unit12_ext_fixed_param.txt ../src/param/unit12_rdc_fixed_param.txt ../src/param/unit12_mrg_fixed_param.txt ../src/param/unit12_lkh_fixed_param.txt 
