sch2hdl,-intstyle,ise,-family,spartan6,-verilog,/home/udagawa/projects/FPGA/ISE/UPDOWN_CNT2_1/UPDOWN_CNT2.vf,-w,/home/udagawa/projects/FPGA/ISE/UPDOWN_CNT2_1/UPDOWN_CNT2.sch
