// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        col_sum_7_address0,
        col_sum_7_ce0,
        col_sum_7_we0,
        col_sum_7_d0,
        col_sum_7_address1,
        col_sum_7_ce1,
        col_sum_7_we1,
        col_sum_7_d1,
        col_sum_7_q1,
        col_sum_6_address0,
        col_sum_6_ce0,
        col_sum_6_we0,
        col_sum_6_d0,
        col_sum_6_address1,
        col_sum_6_ce1,
        col_sum_6_we1,
        col_sum_6_d1,
        col_sum_6_q1,
        col_sum_5_address0,
        col_sum_5_ce0,
        col_sum_5_we0,
        col_sum_5_d0,
        col_sum_5_address1,
        col_sum_5_ce1,
        col_sum_5_we1,
        col_sum_5_d1,
        col_sum_5_q1,
        col_sum_4_address0,
        col_sum_4_ce0,
        col_sum_4_we0,
        col_sum_4_d0,
        col_sum_4_address1,
        col_sum_4_ce1,
        col_sum_4_we1,
        col_sum_4_d1,
        col_sum_4_q1,
        col_sum_3_address0,
        col_sum_3_ce0,
        col_sum_3_we0,
        col_sum_3_d0,
        col_sum_3_address1,
        col_sum_3_ce1,
        col_sum_3_q1,
        col_sum_2_address0,
        col_sum_2_ce0,
        col_sum_2_we0,
        col_sum_2_d0,
        col_sum_2_address1,
        col_sum_2_ce1,
        col_sum_2_q1,
        col_sum_1_address0,
        col_sum_1_ce0,
        col_sum_1_we0,
        col_sum_1_d0,
        col_sum_1_address1,
        col_sum_1_ce1,
        col_sum_1_q1,
        col_sum_address0,
        col_sum_ce0,
        col_sum_we0,
        col_sum_d0,
        col_sum_address1,
        col_sum_ce1,
        col_sum_q1,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0,
        denom_row_address0,
        denom_row_ce0,
        denom_row_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [2:0] col_sum_7_address0;
output   col_sum_7_ce0;
output   col_sum_7_we0;
output  [23:0] col_sum_7_d0;
output  [2:0] col_sum_7_address1;
output   col_sum_7_ce1;
output   col_sum_7_we1;
output  [23:0] col_sum_7_d1;
input  [23:0] col_sum_7_q1;
output  [2:0] col_sum_6_address0;
output   col_sum_6_ce0;
output   col_sum_6_we0;
output  [23:0] col_sum_6_d0;
output  [2:0] col_sum_6_address1;
output   col_sum_6_ce1;
output   col_sum_6_we1;
output  [23:0] col_sum_6_d1;
input  [23:0] col_sum_6_q1;
output  [2:0] col_sum_5_address0;
output   col_sum_5_ce0;
output   col_sum_5_we0;
output  [23:0] col_sum_5_d0;
output  [2:0] col_sum_5_address1;
output   col_sum_5_ce1;
output   col_sum_5_we1;
output  [23:0] col_sum_5_d1;
input  [23:0] col_sum_5_q1;
output  [2:0] col_sum_4_address0;
output   col_sum_4_ce0;
output   col_sum_4_we0;
output  [23:0] col_sum_4_d0;
output  [2:0] col_sum_4_address1;
output   col_sum_4_ce1;
output   col_sum_4_we1;
output  [23:0] col_sum_4_d1;
input  [23:0] col_sum_4_q1;
output  [2:0] col_sum_3_address0;
output   col_sum_3_ce0;
output   col_sum_3_we0;
output  [23:0] col_sum_3_d0;
output  [2:0] col_sum_3_address1;
output   col_sum_3_ce1;
input  [23:0] col_sum_3_q1;
output  [2:0] col_sum_2_address0;
output   col_sum_2_ce0;
output   col_sum_2_we0;
output  [23:0] col_sum_2_d0;
output  [2:0] col_sum_2_address1;
output   col_sum_2_ce1;
input  [23:0] col_sum_2_q1;
output  [2:0] col_sum_1_address0;
output   col_sum_1_ce0;
output   col_sum_1_we0;
output  [23:0] col_sum_1_d0;
output  [2:0] col_sum_1_address1;
output   col_sum_1_ce1;
input  [23:0] col_sum_1_q1;
output  [2:0] col_sum_address0;
output   col_sum_ce0;
output   col_sum_we0;
output  [23:0] col_sum_d0;
output  [2:0] col_sum_address1;
output   col_sum_ce1;
input  [23:0] col_sum_q1;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0;
output  [7:0] denom_row_address0;
output   denom_row_ce0;
input  [23:0] denom_row_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_d0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln57_reg_2119;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [0:0] icmp_ln57_fu_527_p2;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln57_reg_2119_pp0_iter1_reg;
reg   [0:0] icmp_ln57_reg_2119_pp0_iter2_reg;
reg   [0:0] icmp_ln57_reg_2119_pp0_iter3_reg;
reg   [0:0] icmp_ln57_reg_2119_pp0_iter4_reg;
reg   [0:0] icmp_ln57_reg_2119_pp0_iter5_reg;
reg   [0:0] icmp_ln57_reg_2119_pp0_iter6_reg;
reg   [0:0] icmp_ln57_reg_2119_pp0_iter7_reg;
reg   [0:0] icmp_ln57_reg_2119_pp0_iter8_reg;
reg   [0:0] icmp_ln57_reg_2119_pp0_iter9_reg;
reg   [0:0] icmp_ln57_reg_2119_pp0_iter10_reg;
reg   [0:0] icmp_ln57_reg_2119_pp0_iter11_reg;
reg   [0:0] icmp_ln57_reg_2119_pp0_iter12_reg;
reg   [0:0] icmp_ln57_reg_2119_pp0_iter13_reg;
reg   [0:0] icmp_ln57_reg_2119_pp0_iter14_reg;
reg   [0:0] icmp_ln57_reg_2119_pp0_iter15_reg;
reg   [0:0] icmp_ln57_reg_2119_pp0_iter16_reg;
reg   [0:0] icmp_ln57_reg_2119_pp0_iter17_reg;
reg   [0:0] icmp_ln57_reg_2119_pp0_iter18_reg;
reg   [0:0] icmp_ln57_reg_2119_pp0_iter19_reg;
reg   [0:0] icmp_ln57_reg_2119_pp0_iter20_reg;
wire   [2:0] lshr_ln2_fu_592_p4;
reg   [2:0] lshr_ln2_reg_2128;
reg   [2:0] lshr_ln2_reg_2128_pp0_iter1_reg;
reg   [2:0] lshr_ln2_reg_2128_pp0_iter2_reg;
reg   [2:0] lshr_ln2_reg_2128_pp0_iter3_reg;
reg   [2:0] lshr_ln2_reg_2128_pp0_iter4_reg;
reg   [2:0] lshr_ln2_reg_2128_pp0_iter5_reg;
reg   [2:0] lshr_ln2_reg_2128_pp0_iter6_reg;
reg   [2:0] lshr_ln2_reg_2128_pp0_iter7_reg;
reg   [2:0] lshr_ln2_reg_2128_pp0_iter8_reg;
reg   [2:0] lshr_ln2_reg_2128_pp0_iter9_reg;
reg   [2:0] lshr_ln2_reg_2128_pp0_iter10_reg;
reg   [2:0] lshr_ln2_reg_2128_pp0_iter11_reg;
reg   [2:0] lshr_ln2_reg_2128_pp0_iter12_reg;
reg   [2:0] lshr_ln2_reg_2128_pp0_iter13_reg;
reg   [2:0] lshr_ln2_reg_2128_pp0_iter14_reg;
reg   [2:0] lshr_ln2_reg_2128_pp0_iter15_reg;
reg   [2:0] lshr_ln2_reg_2128_pp0_iter16_reg;
reg   [2:0] lshr_ln2_reg_2128_pp0_iter17_reg;
reg   [2:0] lshr_ln2_reg_2128_pp0_iter18_reg;
reg   [2:0] lshr_ln2_reg_2128_pp0_iter19_reg;
wire   [63:0] zext_ln66_fu_610_p1;
reg   [63:0] zext_ln66_reg_2133;
reg   [63:0] zext_ln66_reg_2133_pp0_iter1_reg;
reg   [63:0] zext_ln66_reg_2133_pp0_iter2_reg;
reg   [63:0] zext_ln66_reg_2133_pp0_iter3_reg;
reg   [63:0] zext_ln66_reg_2133_pp0_iter4_reg;
reg   [63:0] zext_ln66_reg_2133_pp0_iter5_reg;
reg   [63:0] zext_ln66_reg_2133_pp0_iter6_reg;
reg   [63:0] zext_ln66_reg_2133_pp0_iter7_reg;
reg   [63:0] zext_ln66_reg_2133_pp0_iter8_reg;
reg   [63:0] zext_ln66_reg_2133_pp0_iter9_reg;
reg   [63:0] zext_ln66_reg_2133_pp0_iter10_reg;
reg   [63:0] zext_ln66_reg_2133_pp0_iter11_reg;
reg   [63:0] zext_ln66_reg_2133_pp0_iter12_reg;
reg   [63:0] zext_ln66_reg_2133_pp0_iter13_reg;
reg   [63:0] zext_ln66_reg_2133_pp0_iter14_reg;
reg   [63:0] zext_ln66_reg_2133_pp0_iter15_reg;
reg   [63:0] zext_ln66_reg_2133_pp0_iter16_reg;
reg   [63:0] zext_ln66_reg_2133_pp0_iter17_reg;
reg   [63:0] zext_ln66_reg_2133_pp0_iter18_reg;
reg   [63:0] zext_ln66_reg_2133_pp0_iter19_reg;
reg   [63:0] zext_ln66_reg_2133_pp0_iter20_reg;
wire  signed [37:0] conv_i103_fu_643_p1;
reg  signed [37:0] conv_i103_reg_2185;
wire    ap_block_pp0_stage1_11001;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_load_reg_2217;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_load_reg_2222;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_load_reg_2227;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_load_reg_2232;
reg   [2:0] col_sum_addr_reg_2257;
reg   [2:0] col_sum_addr_reg_2257_pp0_iter21_reg;
reg   [2:0] col_sum_1_addr_reg_2263;
reg   [2:0] col_sum_1_addr_reg_2263_pp0_iter21_reg;
reg   [2:0] col_sum_2_addr_reg_2269;
reg   [2:0] col_sum_2_addr_reg_2269_pp0_iter21_reg;
reg   [2:0] col_sum_3_addr_reg_2275;
reg   [2:0] col_sum_3_addr_reg_2275_pp0_iter21_reg;
reg   [2:0] col_sum_4_addr_reg_2281;
reg   [2:0] col_sum_4_addr_reg_2281_pp0_iter21_reg;
reg   [2:0] col_sum_5_addr_reg_2287;
reg   [2:0] col_sum_5_addr_reg_2287_pp0_iter21_reg;
reg   [2:0] col_sum_6_addr_reg_2293;
reg   [2:0] col_sum_6_addr_reg_2293_pp0_iter21_reg;
reg   [2:0] col_sum_7_addr_reg_2299;
reg   [2:0] col_sum_7_addr_reg_2299_pp0_iter21_reg;
reg  signed [23:0] col_sum_load_reg_2305;
reg  signed [23:0] col_sum_1_load_reg_2311;
reg  signed [23:0] col_sum_2_load_reg_2317;
reg  signed [23:0] col_sum_3_load_reg_2323;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr_reg_2329;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr_reg_2334;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr_reg_2339;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr_reg_2344;
wire   [0:0] and_ln68_fu_904_p2;
reg   [0:0] and_ln68_reg_2349;
wire   [0:0] and_ln68_1_fu_916_p2;
reg   [0:0] and_ln68_1_reg_2353;
wire   [0:0] xor_ln68_2_fu_922_p2;
reg   [0:0] xor_ln68_2_reg_2357;
wire   [0:0] and_ln68_2_fu_1070_p2;
reg   [0:0] and_ln68_2_reg_2361;
wire   [0:0] and_ln68_3_fu_1082_p2;
reg   [0:0] and_ln68_3_reg_2365;
wire   [0:0] xor_ln68_5_fu_1088_p2;
reg   [0:0] xor_ln68_5_reg_2369;
wire   [0:0] and_ln68_4_fu_1236_p2;
reg   [0:0] and_ln68_4_reg_2373;
wire   [0:0] and_ln68_5_fu_1248_p2;
reg   [0:0] and_ln68_5_reg_2377;
wire   [0:0] xor_ln68_8_fu_1254_p2;
reg   [0:0] xor_ln68_8_reg_2381;
wire   [0:0] and_ln68_6_fu_1402_p2;
reg   [0:0] and_ln68_6_reg_2385;
wire   [0:0] and_ln68_7_fu_1414_p2;
reg   [0:0] and_ln68_7_reg_2389;
wire   [0:0] xor_ln68_11_fu_1420_p2;
reg   [0:0] xor_ln68_11_reg_2393;
wire   [0:0] and_ln68_8_fu_1570_p2;
reg   [0:0] and_ln68_8_reg_2397;
wire   [0:0] and_ln68_9_fu_1582_p2;
reg   [0:0] and_ln68_9_reg_2401;
wire   [0:0] xor_ln68_14_fu_1588_p2;
reg   [0:0] xor_ln68_14_reg_2405;
wire   [0:0] and_ln68_10_fu_1738_p2;
reg   [0:0] and_ln68_10_reg_2409;
wire   [0:0] and_ln68_11_fu_1750_p2;
reg   [0:0] and_ln68_11_reg_2413;
wire   [0:0] xor_ln68_17_fu_1756_p2;
reg   [0:0] xor_ln68_17_reg_2417;
wire   [0:0] and_ln68_12_fu_1906_p2;
reg   [0:0] and_ln68_12_reg_2421;
wire   [0:0] and_ln68_13_fu_1918_p2;
reg   [0:0] and_ln68_13_reg_2425;
wire   [0:0] xor_ln68_20_fu_1924_p2;
reg   [0:0] xor_ln68_20_reg_2429;
wire   [0:0] and_ln68_14_fu_2074_p2;
reg   [0:0] and_ln68_14_reg_2433;
wire   [0:0] and_ln68_15_fu_2086_p2;
reg   [0:0] and_ln68_15_reg_2437;
wire   [0:0] xor_ln68_23_fu_2092_p2;
reg   [0:0] xor_ln68_23_reg_2441;
wire    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln57_fu_587_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln60_fu_751_p1;
reg   [6:0] j_fu_132;
wire   [6:0] add_ln60_fu_622_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_load;
reg   [8:0] i_fu_136;
wire   [8:0] select_ln57_1_fu_575_p3;
reg   [8:0] ap_sig_allocacmp_i_load;
reg   [11:0] indvar_flatten6_fu_140;
wire   [11:0] add_ln57_1_fu_533_p2;
reg   [11:0] ap_sig_allocacmp_indvar_flatten6_load;
reg    denom_row_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local;
reg    col_sum_ce1_local;
reg    col_sum_we0_local;
reg   [23:0] col_sum_d0_local;
wire   [23:0] add_ln68_fu_870_p2;
reg    col_sum_ce0_local;
reg   [2:0] col_sum_address0_local;
wire    ap_block_pp0_stage1;
reg    col_sum_1_ce1_local;
reg    col_sum_1_we0_local;
reg   [23:0] col_sum_1_d0_local;
wire   [23:0] add_ln68_2_fu_1036_p2;
reg    col_sum_1_ce0_local;
reg   [2:0] col_sum_1_address0_local;
reg    col_sum_2_ce1_local;
reg    col_sum_2_we0_local;
reg   [23:0] col_sum_2_d0_local;
wire   [23:0] add_ln68_4_fu_1202_p2;
reg    col_sum_2_ce0_local;
reg   [2:0] col_sum_2_address0_local;
reg    col_sum_3_ce1_local;
reg    col_sum_3_we0_local;
reg   [23:0] col_sum_3_d0_local;
wire   [23:0] add_ln68_6_fu_1368_p2;
reg    col_sum_3_ce0_local;
reg   [2:0] col_sum_3_address0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0_local;
wire  signed [23:0] t_1_fu_854_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0_local;
wire  signed [23:0] t_3_fu_1020_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0_local;
wire  signed [23:0] t_5_fu_1186_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0_local;
wire  signed [23:0] t_7_fu_1352_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local;
reg    col_sum_4_ce1_local;
reg   [2:0] col_sum_4_address1_local;
reg    col_sum_4_we1_local;
wire   [23:0] add_ln68_8_fu_1535_p2;
reg    col_sum_4_we0_local;
reg   [23:0] col_sum_4_d0_local;
reg    col_sum_4_ce0_local;
reg    col_sum_5_ce1_local;
reg   [2:0] col_sum_5_address1_local;
reg    col_sum_5_we1_local;
wire   [23:0] add_ln68_10_fu_1703_p2;
reg    col_sum_5_we0_local;
reg   [23:0] col_sum_5_d0_local;
reg    col_sum_5_ce0_local;
reg    col_sum_6_ce1_local;
reg   [2:0] col_sum_6_address1_local;
reg    col_sum_6_we1_local;
wire   [23:0] add_ln68_12_fu_1871_p2;
reg    col_sum_6_we0_local;
reg   [23:0] col_sum_6_d0_local;
reg    col_sum_6_ce0_local;
reg    col_sum_7_ce1_local;
reg   [2:0] col_sum_7_address1_local;
reg    col_sum_7_we1_local;
wire   [23:0] add_ln68_14_fu_2039_p2;
reg    col_sum_7_we0_local;
reg   [23:0] col_sum_7_d0_local;
reg    col_sum_7_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0_local;
wire  signed [23:0] t_9_fu_1518_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0_local;
wire  signed [23:0] t_11_fu_1686_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0_local;
wire  signed [23:0] t_13_fu_1854_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0_local;
wire  signed [23:0] t_15_fu_2022_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local;
wire   [0:0] tmp_fu_555_p3;
wire   [5:0] trunc_ln57_fu_545_p1;
wire   [5:0] select_ln57_fu_563_p3;
wire   [8:0] add_ln57_fu_549_p2;
wire   [7:0] trunc_ln57_1_fu_583_p1;
wire   [10:0] tmp_3_fu_602_p3;
wire   [6:0] zext_ln57_1_fu_571_p1;
wire   [37:0] grp_fu_655_p0;
wire  signed [23:0] grp_fu_655_p1;
wire   [37:0] grp_fu_669_p0;
wire  signed [23:0] grp_fu_669_p1;
wire   [37:0] grp_fu_683_p0;
wire  signed [23:0] grp_fu_683_p1;
wire   [37:0] grp_fu_697_p0;
wire  signed [23:0] grp_fu_697_p1;
wire   [37:0] grp_fu_710_p0;
wire  signed [23:0] grp_fu_710_p1;
wire   [37:0] grp_fu_722_p0;
wire  signed [23:0] grp_fu_722_p1;
wire   [37:0] grp_fu_734_p0;
wire  signed [23:0] grp_fu_734_p1;
wire   [37:0] grp_fu_746_p0;
wire  signed [23:0] grp_fu_746_p1;
wire   [37:0] grp_fu_655_p2;
wire   [13:0] tmp_5_fu_782_p4;
wire   [0:0] tmp_23_fu_774_p3;
wire   [0:0] icmp_ln66_1_fu_798_p2;
wire   [0:0] tmp_22_fu_762_p3;
wire   [0:0] or_ln66_fu_804_p2;
wire   [0:0] xor_ln66_fu_810_p2;
wire   [0:0] icmp_ln66_fu_792_p2;
wire   [0:0] xor_ln66_1_fu_822_p2;
wire   [0:0] or_ln66_1_fu_828_p2;
wire   [0:0] and_ln66_fu_816_p2;
wire   [0:0] and_ln66_1_fu_834_p2;
wire   [0:0] or_ln66_2_fu_848_p2;
wire   [23:0] select_ln66_fu_840_p3;
wire   [23:0] t_fu_770_p1;
wire  signed [24:0] sext_ln68_1_fu_866_p1;
wire  signed [24:0] sext_ln68_fu_863_p1;
wire   [24:0] add_ln68_1_fu_876_p2;
wire   [0:0] tmp_24_fu_882_p3;
wire   [0:0] tmp_25_fu_890_p3;
wire   [0:0] xor_ln68_fu_898_p2;
wire   [0:0] xor_ln68_1_fu_910_p2;
wire   [37:0] grp_fu_669_p2;
wire   [13:0] tmp_s_fu_948_p4;
wire   [0:0] tmp_27_fu_940_p3;
wire   [0:0] icmp_ln66_3_fu_964_p2;
wire   [0:0] tmp_26_fu_928_p3;
wire   [0:0] or_ln66_3_fu_970_p2;
wire   [0:0] xor_ln66_2_fu_976_p2;
wire   [0:0] icmp_ln66_2_fu_958_p2;
wire   [0:0] xor_ln66_3_fu_988_p2;
wire   [0:0] or_ln66_4_fu_994_p2;
wire   [0:0] and_ln66_2_fu_982_p2;
wire   [0:0] and_ln66_3_fu_1000_p2;
wire   [0:0] or_ln66_5_fu_1014_p2;
wire   [23:0] select_ln66_2_fu_1006_p3;
wire   [23:0] t_2_fu_936_p1;
wire  signed [24:0] sext_ln68_3_fu_1032_p1;
wire  signed [24:0] sext_ln68_2_fu_1029_p1;
wire   [24:0] add_ln68_3_fu_1042_p2;
wire   [0:0] tmp_28_fu_1048_p3;
wire   [0:0] tmp_29_fu_1056_p3;
wire   [0:0] xor_ln68_3_fu_1064_p2;
wire   [0:0] xor_ln68_4_fu_1076_p2;
wire   [37:0] grp_fu_683_p2;
wire   [13:0] tmp_32_fu_1114_p4;
wire   [0:0] tmp_31_fu_1106_p3;
wire   [0:0] icmp_ln66_5_fu_1130_p2;
wire   [0:0] tmp_30_fu_1094_p3;
wire   [0:0] or_ln66_6_fu_1136_p2;
wire   [0:0] xor_ln66_4_fu_1142_p2;
wire   [0:0] icmp_ln66_4_fu_1124_p2;
wire   [0:0] xor_ln66_5_fu_1154_p2;
wire   [0:0] or_ln66_7_fu_1160_p2;
wire   [0:0] and_ln66_4_fu_1148_p2;
wire   [0:0] and_ln66_5_fu_1166_p2;
wire   [0:0] or_ln66_8_fu_1180_p2;
wire   [23:0] select_ln66_4_fu_1172_p3;
wire   [23:0] t_4_fu_1102_p1;
wire  signed [24:0] sext_ln68_5_fu_1198_p1;
wire  signed [24:0] sext_ln68_4_fu_1195_p1;
wire   [24:0] add_ln68_5_fu_1208_p2;
wire   [0:0] tmp_33_fu_1214_p3;
wire   [0:0] tmp_34_fu_1222_p3;
wire   [0:0] xor_ln68_6_fu_1230_p2;
wire   [0:0] xor_ln68_7_fu_1242_p2;
wire   [37:0] grp_fu_697_p2;
wire   [13:0] tmp_37_fu_1280_p4;
wire   [0:0] tmp_36_fu_1272_p3;
wire   [0:0] icmp_ln66_7_fu_1296_p2;
wire   [0:0] tmp_35_fu_1260_p3;
wire   [0:0] or_ln66_9_fu_1302_p2;
wire   [0:0] xor_ln66_6_fu_1308_p2;
wire   [0:0] icmp_ln66_6_fu_1290_p2;
wire   [0:0] xor_ln66_7_fu_1320_p2;
wire   [0:0] or_ln66_10_fu_1326_p2;
wire   [0:0] and_ln66_6_fu_1314_p2;
wire   [0:0] and_ln66_7_fu_1332_p2;
wire   [0:0] or_ln66_11_fu_1346_p2;
wire   [23:0] select_ln66_6_fu_1338_p3;
wire   [23:0] t_6_fu_1268_p1;
wire  signed [24:0] sext_ln68_7_fu_1364_p1;
wire  signed [24:0] sext_ln68_6_fu_1361_p1;
wire   [24:0] add_ln68_7_fu_1374_p2;
wire   [0:0] tmp_38_fu_1380_p3;
wire   [0:0] tmp_39_fu_1388_p3;
wire   [0:0] xor_ln68_9_fu_1396_p2;
wire   [0:0] xor_ln68_10_fu_1408_p2;
wire   [37:0] grp_fu_710_p2;
wire   [13:0] tmp_42_fu_1446_p4;
wire   [0:0] tmp_41_fu_1438_p3;
wire   [0:0] icmp_ln66_9_fu_1462_p2;
wire   [0:0] tmp_40_fu_1426_p3;
wire   [0:0] or_ln66_12_fu_1468_p2;
wire   [0:0] xor_ln66_8_fu_1474_p2;
wire   [0:0] icmp_ln66_8_fu_1456_p2;
wire   [0:0] xor_ln66_9_fu_1486_p2;
wire   [0:0] or_ln66_13_fu_1492_p2;
wire   [0:0] and_ln66_8_fu_1480_p2;
wire   [0:0] and_ln66_9_fu_1498_p2;
wire   [0:0] or_ln66_14_fu_1512_p2;
wire   [23:0] select_ln66_8_fu_1504_p3;
wire   [23:0] t_8_fu_1434_p1;
wire  signed [23:0] sext_ln68_8_fu_1527_p0;
wire  signed [23:0] add_ln68_8_fu_1535_p0;
wire  signed [24:0] sext_ln68_9_fu_1531_p1;
wire  signed [24:0] sext_ln68_8_fu_1527_p1;
wire   [24:0] add_ln68_9_fu_1542_p2;
wire   [0:0] tmp_43_fu_1548_p3;
wire   [0:0] tmp_44_fu_1556_p3;
wire   [0:0] xor_ln68_12_fu_1564_p2;
wire   [0:0] xor_ln68_13_fu_1576_p2;
wire   [37:0] grp_fu_722_p2;
wire   [13:0] tmp_47_fu_1614_p4;
wire   [0:0] tmp_46_fu_1606_p3;
wire   [0:0] icmp_ln66_11_fu_1630_p2;
wire   [0:0] tmp_45_fu_1594_p3;
wire   [0:0] or_ln66_15_fu_1636_p2;
wire   [0:0] xor_ln66_10_fu_1642_p2;
wire   [0:0] icmp_ln66_10_fu_1624_p2;
wire   [0:0] xor_ln66_11_fu_1654_p2;
wire   [0:0] or_ln66_16_fu_1660_p2;
wire   [0:0] and_ln66_10_fu_1648_p2;
wire   [0:0] and_ln66_11_fu_1666_p2;
wire   [0:0] or_ln66_17_fu_1680_p2;
wire   [23:0] select_ln66_10_fu_1672_p3;
wire   [23:0] t_10_fu_1602_p1;
wire  signed [23:0] sext_ln68_10_fu_1695_p0;
wire  signed [23:0] add_ln68_10_fu_1703_p0;
wire  signed [24:0] sext_ln68_11_fu_1699_p1;
wire  signed [24:0] sext_ln68_10_fu_1695_p1;
wire   [24:0] add_ln68_11_fu_1710_p2;
wire   [0:0] tmp_48_fu_1716_p3;
wire   [0:0] tmp_49_fu_1724_p3;
wire   [0:0] xor_ln68_15_fu_1732_p2;
wire   [0:0] xor_ln68_16_fu_1744_p2;
wire   [37:0] grp_fu_734_p2;
wire   [13:0] tmp_52_fu_1782_p4;
wire   [0:0] tmp_51_fu_1774_p3;
wire   [0:0] icmp_ln66_13_fu_1798_p2;
wire   [0:0] tmp_50_fu_1762_p3;
wire   [0:0] or_ln66_18_fu_1804_p2;
wire   [0:0] xor_ln66_12_fu_1810_p2;
wire   [0:0] icmp_ln66_12_fu_1792_p2;
wire   [0:0] xor_ln66_13_fu_1822_p2;
wire   [0:0] or_ln66_19_fu_1828_p2;
wire   [0:0] and_ln66_12_fu_1816_p2;
wire   [0:0] and_ln66_13_fu_1834_p2;
wire   [0:0] or_ln66_20_fu_1848_p2;
wire   [23:0] select_ln66_12_fu_1840_p3;
wire   [23:0] t_12_fu_1770_p1;
wire  signed [23:0] sext_ln68_12_fu_1863_p0;
wire  signed [23:0] add_ln68_12_fu_1871_p0;
wire  signed [24:0] sext_ln68_13_fu_1867_p1;
wire  signed [24:0] sext_ln68_12_fu_1863_p1;
wire   [24:0] add_ln68_13_fu_1878_p2;
wire   [0:0] tmp_53_fu_1884_p3;
wire   [0:0] tmp_54_fu_1892_p3;
wire   [0:0] xor_ln68_18_fu_1900_p2;
wire   [0:0] xor_ln68_19_fu_1912_p2;
wire   [37:0] grp_fu_746_p2;
wire   [13:0] tmp_57_fu_1950_p4;
wire   [0:0] tmp_56_fu_1942_p3;
wire   [0:0] icmp_ln66_15_fu_1966_p2;
wire   [0:0] tmp_55_fu_1930_p3;
wire   [0:0] or_ln66_21_fu_1972_p2;
wire   [0:0] xor_ln66_14_fu_1978_p2;
wire   [0:0] icmp_ln66_14_fu_1960_p2;
wire   [0:0] xor_ln66_15_fu_1990_p2;
wire   [0:0] or_ln66_22_fu_1996_p2;
wire   [0:0] and_ln66_14_fu_1984_p2;
wire   [0:0] and_ln66_15_fu_2002_p2;
wire   [0:0] or_ln66_23_fu_2016_p2;
wire   [23:0] select_ln66_14_fu_2008_p3;
wire   [23:0] t_14_fu_1938_p1;
wire  signed [23:0] sext_ln68_14_fu_2031_p0;
wire  signed [23:0] add_ln68_14_fu_2039_p0;
wire  signed [24:0] sext_ln68_15_fu_2035_p1;
wire  signed [24:0] sext_ln68_14_fu_2031_p1;
wire   [24:0] add_ln68_15_fu_2046_p2;
wire   [0:0] tmp_58_fu_2052_p3;
wire   [0:0] tmp_59_fu_2060_p3;
wire   [0:0] xor_ln68_21_fu_2068_p2;
wire   [0:0] xor_ln68_22_fu_2080_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter21_stage0;
reg    ap_idle_pp0_0to20;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_1to22;
reg    ap_block_pp0;
wire    ap_enable_operation_441;
reg    ap_enable_state41_pp0_iter20_stage0;
wire    ap_enable_operation_460;
reg    ap_enable_state42_pp0_iter20_stage1;
wire    ap_enable_operation_504;
reg    ap_enable_state43_pp0_iter21_stage0;
reg    ap_predicate_op622_store_state44;
reg    ap_enable_operation_622;
reg    ap_enable_state44_pp0_iter21_stage1;
reg    ap_predicate_op624_store_state44;
reg    ap_enable_operation_624;
wire    ap_enable_operation_444;
wire    ap_enable_operation_462;
wire    ap_enable_operation_537;
reg    ap_predicate_op626_store_state44;
reg    ap_enable_operation_626;
reg    ap_predicate_op628_store_state44;
reg    ap_enable_operation_628;
wire    ap_enable_operation_447;
wire    ap_enable_operation_464;
wire    ap_enable_operation_570;
reg    ap_predicate_op630_store_state44;
reg    ap_enable_operation_630;
reg    ap_predicate_op632_store_state44;
reg    ap_enable_operation_632;
wire    ap_enable_operation_450;
wire    ap_enable_operation_466;
wire    ap_enable_operation_603;
reg    ap_predicate_op634_store_state44;
reg    ap_enable_operation_634;
reg    ap_predicate_op636_store_state44;
reg    ap_enable_operation_636;
wire    ap_enable_operation_615;
wire    ap_enable_operation_655;
wire    ap_enable_operation_661;
reg    ap_predicate_op774_store_state45;
reg    ap_enable_operation_774;
reg    ap_enable_state45_pp0_iter22_stage0;
reg    ap_predicate_op776_store_state45;
reg    ap_enable_operation_776;
wire    ap_enable_operation_617;
wire    ap_enable_operation_689;
wire    ap_enable_operation_695;
reg    ap_predicate_op778_store_state45;
reg    ap_enable_operation_778;
reg    ap_predicate_op780_store_state45;
reg    ap_enable_operation_780;
wire    ap_enable_operation_619;
wire    ap_enable_operation_723;
wire    ap_enable_operation_729;
reg    ap_predicate_op782_store_state45;
reg    ap_enable_operation_782;
reg    ap_predicate_op784_store_state45;
reg    ap_enable_operation_784;
wire    ap_enable_operation_621;
wire    ap_enable_operation_757;
wire    ap_enable_operation_763;
reg    ap_predicate_op786_store_state45;
reg    ap_enable_operation_786;
reg    ap_predicate_op788_store_state45;
reg    ap_enable_operation_788;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_2239;
reg    ap_condition_2244;
reg    ap_condition_2249;
reg    ap_condition_2254;
reg    ap_condition_2259;
reg    ap_condition_2264;
reg    ap_condition_2268;
reg    ap_condition_2272;
reg    ap_condition_2276;
reg    ap_condition_2280;
reg    ap_condition_2286;
reg    ap_condition_2291;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 j_fu_132 = 7'd0;
#0 i_fu_136 = 9'd0;
#0 indvar_flatten6_fu_140 = 12'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_655_p0),
    .din1(grp_fu_655_p1),
    .ce(1'b1),
    .dout(grp_fu_655_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_669_p0),
    .din1(grp_fu_669_p1),
    .ce(1'b1),
    .dout(grp_fu_669_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_683_p0),
    .din1(grp_fu_683_p1),
    .ce(1'b1),
    .dout(grp_fu_683_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_697_p0),
    .din1(grp_fu_697_p1),
    .ce(1'b1),
    .dout(grp_fu_697_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_710_p0),
    .din1(grp_fu_710_p1),
    .ce(1'b1),
    .dout(grp_fu_710_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_722_p0),
    .din1(grp_fu_722_p1),
    .ce(1'b1),
    .dout(grp_fu_722_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_734_p0),
    .din1(grp_fu_734_p1),
    .ce(1'b1),
    .dout(grp_fu_734_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_746_p0),
    .din1(grp_fu_746_p1),
    .ce(1'b1),
    .dout(grp_fu_746_p2)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter21_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter22 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter12_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter13_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter14_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter15_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter16_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter17_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter18_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter19_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter20_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter21_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln57_fu_527_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_136 <= select_ln57_1_fu_575_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_136 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln57_fu_527_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten6_fu_140 <= add_ln57_1_fu_533_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten6_fu_140 <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln57_fu_527_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_132 <= add_ln60_fu_622_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_132 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        and_ln68_10_reg_2409 <= and_ln68_10_fu_1738_p2;
        and_ln68_11_reg_2413 <= and_ln68_11_fu_1750_p2;
        and_ln68_12_reg_2421 <= and_ln68_12_fu_1906_p2;
        and_ln68_13_reg_2425 <= and_ln68_13_fu_1918_p2;
        and_ln68_14_reg_2433 <= and_ln68_14_fu_2074_p2;
        and_ln68_15_reg_2437 <= and_ln68_15_fu_2086_p2;
        and_ln68_8_reg_2397 <= and_ln68_8_fu_1570_p2;
        and_ln68_9_reg_2401 <= and_ln68_9_fu_1582_p2;
        conv_i103_reg_2185 <= conv_i103_fu_643_p1;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_load_reg_2227 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_load_reg_2222 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_load_reg_2217 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_load_reg_2232 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_q0;
        xor_ln68_14_reg_2405 <= xor_ln68_14_fu_1588_p2;
        xor_ln68_17_reg_2417 <= xor_ln68_17_fu_1756_p2;
        xor_ln68_20_reg_2429 <= xor_ln68_20_fu_1924_p2;
        xor_ln68_23_reg_2441 <= xor_ln68_23_fu_2092_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln68_1_reg_2353 <= and_ln68_1_fu_916_p2;
        and_ln68_2_reg_2361 <= and_ln68_2_fu_1070_p2;
        and_ln68_3_reg_2365 <= and_ln68_3_fu_1082_p2;
        and_ln68_4_reg_2373 <= and_ln68_4_fu_1236_p2;
        and_ln68_5_reg_2377 <= and_ln68_5_fu_1248_p2;
        and_ln68_6_reg_2385 <= and_ln68_6_fu_1402_p2;
        and_ln68_7_reg_2389 <= and_ln68_7_fu_1414_p2;
        and_ln68_reg_2349 <= and_ln68_fu_904_p2;
        col_sum_1_addr_reg_2263 <= zext_ln60_fu_751_p1;
        col_sum_1_addr_reg_2263_pp0_iter21_reg <= col_sum_1_addr_reg_2263;
        col_sum_2_addr_reg_2269 <= zext_ln60_fu_751_p1;
        col_sum_2_addr_reg_2269_pp0_iter21_reg <= col_sum_2_addr_reg_2269;
        col_sum_3_addr_reg_2275 <= zext_ln60_fu_751_p1;
        col_sum_3_addr_reg_2275_pp0_iter21_reg <= col_sum_3_addr_reg_2275;
        col_sum_4_addr_reg_2281 <= zext_ln60_fu_751_p1;
        col_sum_4_addr_reg_2281_pp0_iter21_reg <= col_sum_4_addr_reg_2281;
        col_sum_5_addr_reg_2287 <= zext_ln60_fu_751_p1;
        col_sum_5_addr_reg_2287_pp0_iter21_reg <= col_sum_5_addr_reg_2287;
        col_sum_6_addr_reg_2293 <= zext_ln60_fu_751_p1;
        col_sum_6_addr_reg_2293_pp0_iter21_reg <= col_sum_6_addr_reg_2293;
        col_sum_7_addr_reg_2299 <= zext_ln60_fu_751_p1;
        col_sum_7_addr_reg_2299_pp0_iter21_reg <= col_sum_7_addr_reg_2299;
        col_sum_addr_reg_2257 <= zext_ln60_fu_751_p1;
        col_sum_addr_reg_2257_pp0_iter21_reg <= col_sum_addr_reg_2257;
        icmp_ln57_reg_2119 <= icmp_ln57_fu_527_p2;
        icmp_ln57_reg_2119_pp0_iter10_reg <= icmp_ln57_reg_2119_pp0_iter9_reg;
        icmp_ln57_reg_2119_pp0_iter11_reg <= icmp_ln57_reg_2119_pp0_iter10_reg;
        icmp_ln57_reg_2119_pp0_iter12_reg <= icmp_ln57_reg_2119_pp0_iter11_reg;
        icmp_ln57_reg_2119_pp0_iter13_reg <= icmp_ln57_reg_2119_pp0_iter12_reg;
        icmp_ln57_reg_2119_pp0_iter14_reg <= icmp_ln57_reg_2119_pp0_iter13_reg;
        icmp_ln57_reg_2119_pp0_iter15_reg <= icmp_ln57_reg_2119_pp0_iter14_reg;
        icmp_ln57_reg_2119_pp0_iter16_reg <= icmp_ln57_reg_2119_pp0_iter15_reg;
        icmp_ln57_reg_2119_pp0_iter17_reg <= icmp_ln57_reg_2119_pp0_iter16_reg;
        icmp_ln57_reg_2119_pp0_iter18_reg <= icmp_ln57_reg_2119_pp0_iter17_reg;
        icmp_ln57_reg_2119_pp0_iter19_reg <= icmp_ln57_reg_2119_pp0_iter18_reg;
        icmp_ln57_reg_2119_pp0_iter1_reg <= icmp_ln57_reg_2119;
        icmp_ln57_reg_2119_pp0_iter20_reg <= icmp_ln57_reg_2119_pp0_iter19_reg;
        icmp_ln57_reg_2119_pp0_iter2_reg <= icmp_ln57_reg_2119_pp0_iter1_reg;
        icmp_ln57_reg_2119_pp0_iter3_reg <= icmp_ln57_reg_2119_pp0_iter2_reg;
        icmp_ln57_reg_2119_pp0_iter4_reg <= icmp_ln57_reg_2119_pp0_iter3_reg;
        icmp_ln57_reg_2119_pp0_iter5_reg <= icmp_ln57_reg_2119_pp0_iter4_reg;
        icmp_ln57_reg_2119_pp0_iter6_reg <= icmp_ln57_reg_2119_pp0_iter5_reg;
        icmp_ln57_reg_2119_pp0_iter7_reg <= icmp_ln57_reg_2119_pp0_iter6_reg;
        icmp_ln57_reg_2119_pp0_iter8_reg <= icmp_ln57_reg_2119_pp0_iter7_reg;
        icmp_ln57_reg_2119_pp0_iter9_reg <= icmp_ln57_reg_2119_pp0_iter8_reg;
        lshr_ln2_reg_2128 <= {{select_ln57_fu_563_p3[5:3]}};
        lshr_ln2_reg_2128_pp0_iter10_reg <= lshr_ln2_reg_2128_pp0_iter9_reg;
        lshr_ln2_reg_2128_pp0_iter11_reg <= lshr_ln2_reg_2128_pp0_iter10_reg;
        lshr_ln2_reg_2128_pp0_iter12_reg <= lshr_ln2_reg_2128_pp0_iter11_reg;
        lshr_ln2_reg_2128_pp0_iter13_reg <= lshr_ln2_reg_2128_pp0_iter12_reg;
        lshr_ln2_reg_2128_pp0_iter14_reg <= lshr_ln2_reg_2128_pp0_iter13_reg;
        lshr_ln2_reg_2128_pp0_iter15_reg <= lshr_ln2_reg_2128_pp0_iter14_reg;
        lshr_ln2_reg_2128_pp0_iter16_reg <= lshr_ln2_reg_2128_pp0_iter15_reg;
        lshr_ln2_reg_2128_pp0_iter17_reg <= lshr_ln2_reg_2128_pp0_iter16_reg;
        lshr_ln2_reg_2128_pp0_iter18_reg <= lshr_ln2_reg_2128_pp0_iter17_reg;
        lshr_ln2_reg_2128_pp0_iter19_reg <= lshr_ln2_reg_2128_pp0_iter18_reg;
        lshr_ln2_reg_2128_pp0_iter1_reg <= lshr_ln2_reg_2128;
        lshr_ln2_reg_2128_pp0_iter2_reg <= lshr_ln2_reg_2128_pp0_iter1_reg;
        lshr_ln2_reg_2128_pp0_iter3_reg <= lshr_ln2_reg_2128_pp0_iter2_reg;
        lshr_ln2_reg_2128_pp0_iter4_reg <= lshr_ln2_reg_2128_pp0_iter3_reg;
        lshr_ln2_reg_2128_pp0_iter5_reg <= lshr_ln2_reg_2128_pp0_iter4_reg;
        lshr_ln2_reg_2128_pp0_iter6_reg <= lshr_ln2_reg_2128_pp0_iter5_reg;
        lshr_ln2_reg_2128_pp0_iter7_reg <= lshr_ln2_reg_2128_pp0_iter6_reg;
        lshr_ln2_reg_2128_pp0_iter8_reg <= lshr_ln2_reg_2128_pp0_iter7_reg;
        lshr_ln2_reg_2128_pp0_iter9_reg <= lshr_ln2_reg_2128_pp0_iter8_reg;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr_reg_2344 <= zext_ln66_reg_2133_pp0_iter20_reg;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr_reg_2339 <= zext_ln66_reg_2133_pp0_iter20_reg;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr_reg_2334 <= zext_ln66_reg_2133_pp0_iter20_reg;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr_reg_2329 <= zext_ln66_reg_2133_pp0_iter20_reg;
        xor_ln68_11_reg_2393 <= xor_ln68_11_fu_1420_p2;
        xor_ln68_2_reg_2357 <= xor_ln68_2_fu_922_p2;
        xor_ln68_5_reg_2369 <= xor_ln68_5_fu_1088_p2;
        xor_ln68_8_reg_2381 <= xor_ln68_8_fu_1254_p2;
        zext_ln66_reg_2133[10 : 0] <= zext_ln66_fu_610_p1[10 : 0];
        zext_ln66_reg_2133_pp0_iter10_reg[10 : 0] <= zext_ln66_reg_2133_pp0_iter9_reg[10 : 0];
        zext_ln66_reg_2133_pp0_iter11_reg[10 : 0] <= zext_ln66_reg_2133_pp0_iter10_reg[10 : 0];
        zext_ln66_reg_2133_pp0_iter12_reg[10 : 0] <= zext_ln66_reg_2133_pp0_iter11_reg[10 : 0];
        zext_ln66_reg_2133_pp0_iter13_reg[10 : 0] <= zext_ln66_reg_2133_pp0_iter12_reg[10 : 0];
        zext_ln66_reg_2133_pp0_iter14_reg[10 : 0] <= zext_ln66_reg_2133_pp0_iter13_reg[10 : 0];
        zext_ln66_reg_2133_pp0_iter15_reg[10 : 0] <= zext_ln66_reg_2133_pp0_iter14_reg[10 : 0];
        zext_ln66_reg_2133_pp0_iter16_reg[10 : 0] <= zext_ln66_reg_2133_pp0_iter15_reg[10 : 0];
        zext_ln66_reg_2133_pp0_iter17_reg[10 : 0] <= zext_ln66_reg_2133_pp0_iter16_reg[10 : 0];
        zext_ln66_reg_2133_pp0_iter18_reg[10 : 0] <= zext_ln66_reg_2133_pp0_iter17_reg[10 : 0];
        zext_ln66_reg_2133_pp0_iter19_reg[10 : 0] <= zext_ln66_reg_2133_pp0_iter18_reg[10 : 0];
        zext_ln66_reg_2133_pp0_iter1_reg[10 : 0] <= zext_ln66_reg_2133[10 : 0];
        zext_ln66_reg_2133_pp0_iter20_reg[10 : 0] <= zext_ln66_reg_2133_pp0_iter19_reg[10 : 0];
        zext_ln66_reg_2133_pp0_iter2_reg[10 : 0] <= zext_ln66_reg_2133_pp0_iter1_reg[10 : 0];
        zext_ln66_reg_2133_pp0_iter3_reg[10 : 0] <= zext_ln66_reg_2133_pp0_iter2_reg[10 : 0];
        zext_ln66_reg_2133_pp0_iter4_reg[10 : 0] <= zext_ln66_reg_2133_pp0_iter3_reg[10 : 0];
        zext_ln66_reg_2133_pp0_iter5_reg[10 : 0] <= zext_ln66_reg_2133_pp0_iter4_reg[10 : 0];
        zext_ln66_reg_2133_pp0_iter6_reg[10 : 0] <= zext_ln66_reg_2133_pp0_iter5_reg[10 : 0];
        zext_ln66_reg_2133_pp0_iter7_reg[10 : 0] <= zext_ln66_reg_2133_pp0_iter6_reg[10 : 0];
        zext_ln66_reg_2133_pp0_iter8_reg[10 : 0] <= zext_ln66_reg_2133_pp0_iter7_reg[10 : 0];
        zext_ln66_reg_2133_pp0_iter9_reg[10 : 0] <= zext_ln66_reg_2133_pp0_iter8_reg[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        col_sum_1_load_reg_2311 <= col_sum_1_q1;
        col_sum_2_load_reg_2317 <= col_sum_2_q1;
        col_sum_3_load_reg_2323 <= col_sum_3_q1;
        col_sum_load_reg_2305 <= col_sum_q1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln57_reg_2119 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (icmp_ln57_reg_2119_pp0_iter20_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter21_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter21_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter21_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to20 = 1'b1;
    end else begin
        ap_idle_pp0_0to20 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to22 = 1'b1;
    end else begin
        ap_idle_pp0_1to22 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 9'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_136;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten6_load = 12'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten6_load = indvar_flatten6_fu_140;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 7'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_132;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'd0 == and_ln68_2_reg_2361) & (xor_ln68_5_reg_2369 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln68_3_reg_2365) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln68_5_reg_2369 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln68_2_reg_2361) & (1'b0 == ap_block_pp0_stage1)))) begin
        col_sum_1_address0_local = col_sum_1_addr_reg_2263_pp0_iter21_reg;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sum_1_address0_local = col_sum_1_addr_reg_2263;
    end else begin
        col_sum_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'd0 == and_ln68_2_reg_2361) & (xor_ln68_5_reg_2369 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln68_3_reg_2365) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln68_5_reg_2369 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln68_2_reg_2361) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_1_ce0_local = 1'b1;
    end else begin
        col_sum_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_1_ce1_local = 1'b1;
    end else begin
        col_sum_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter21 == 1'b1)) begin
        if ((1'b1 == ap_condition_2244)) begin
            col_sum_1_d0_local = 24'd8388607;
        end else if ((1'b1 == ap_condition_2239)) begin
            col_sum_1_d0_local = 24'd8388608;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            col_sum_1_d0_local = add_ln68_2_fu_1036_p2;
        end else begin
            col_sum_1_d0_local = 'bx;
        end
    end else begin
        col_sum_1_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'd0 == and_ln68_2_reg_2361) & (xor_ln68_5_reg_2369 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln68_3_reg_2365) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln68_5_reg_2369 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln68_2_reg_2361) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_1_we0_local = 1'b1;
    end else begin
        col_sum_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'd0 == and_ln68_4_reg_2373) & (xor_ln68_8_reg_2381 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln68_5_reg_2377) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln68_8_reg_2381 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln68_4_reg_2373) & (1'b0 == ap_block_pp0_stage1)))) begin
        col_sum_2_address0_local = col_sum_2_addr_reg_2269_pp0_iter21_reg;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sum_2_address0_local = col_sum_2_addr_reg_2269;
    end else begin
        col_sum_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'd0 == and_ln68_4_reg_2373) & (xor_ln68_8_reg_2381 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln68_5_reg_2377) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln68_8_reg_2381 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln68_4_reg_2373) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_2_ce0_local = 1'b1;
    end else begin
        col_sum_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_2_ce1_local = 1'b1;
    end else begin
        col_sum_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter21 == 1'b1)) begin
        if ((1'b1 == ap_condition_2254)) begin
            col_sum_2_d0_local = 24'd8388607;
        end else if ((1'b1 == ap_condition_2249)) begin
            col_sum_2_d0_local = 24'd8388608;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            col_sum_2_d0_local = add_ln68_4_fu_1202_p2;
        end else begin
            col_sum_2_d0_local = 'bx;
        end
    end else begin
        col_sum_2_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'd0 == and_ln68_4_reg_2373) & (xor_ln68_8_reg_2381 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln68_5_reg_2377) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln68_8_reg_2381 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln68_4_reg_2373) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_2_we0_local = 1'b1;
    end else begin
        col_sum_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'd0 == and_ln68_6_reg_2385) & (xor_ln68_11_reg_2393 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln68_7_reg_2389) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln68_11_reg_2393 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln68_6_reg_2385) & (1'b0 == ap_block_pp0_stage1)))) begin
        col_sum_3_address0_local = col_sum_3_addr_reg_2275_pp0_iter21_reg;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sum_3_address0_local = col_sum_3_addr_reg_2275;
    end else begin
        col_sum_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'd0 == and_ln68_6_reg_2385) & (xor_ln68_11_reg_2393 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln68_7_reg_2389) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln68_11_reg_2393 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln68_6_reg_2385) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_3_ce0_local = 1'b1;
    end else begin
        col_sum_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_3_ce1_local = 1'b1;
    end else begin
        col_sum_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter21 == 1'b1)) begin
        if ((1'b1 == ap_condition_2264)) begin
            col_sum_3_d0_local = 24'd8388607;
        end else if ((1'b1 == ap_condition_2259)) begin
            col_sum_3_d0_local = 24'd8388608;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            col_sum_3_d0_local = add_ln68_6_fu_1368_p2;
        end else begin
            col_sum_3_d0_local = 'bx;
        end
    end else begin
        col_sum_3_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'd0 == and_ln68_6_reg_2385) & (xor_ln68_11_reg_2393 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln68_7_reg_2389) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln68_11_reg_2393 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln68_6_reg_2385) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_3_we0_local = 1'b1;
    end else begin
        col_sum_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter21 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            col_sum_4_address1_local = col_sum_4_addr_reg_2281_pp0_iter21_reg;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            col_sum_4_address1_local = col_sum_4_addr_reg_2281;
        end else begin
            col_sum_4_address1_local = 'bx;
        end
    end else begin
        col_sum_4_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'd0 == and_ln68_8_reg_2397) & (xor_ln68_14_reg_2405 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln68_9_reg_2401) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (xor_ln68_14_reg_2405 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln68_8_reg_2397) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_4_ce0_local = 1'b1;
    end else begin
        col_sum_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_4_ce1_local = 1'b1;
    end else begin
        col_sum_4_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2268)) begin
        if ((1'd1 == and_ln68_8_reg_2397)) begin
            col_sum_4_d0_local = 24'd8388607;
        end else if (((1'd0 == and_ln68_8_reg_2397) & (1'd1 == and_ln68_9_reg_2401))) begin
            col_sum_4_d0_local = 24'd8388608;
        end else begin
            col_sum_4_d0_local = 'bx;
        end
    end else begin
        col_sum_4_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'd0 == and_ln68_8_reg_2397) & (xor_ln68_14_reg_2405 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln68_9_reg_2401) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (xor_ln68_14_reg_2405 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln68_8_reg_2397) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_4_we0_local = 1'b1;
    end else begin
        col_sum_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        col_sum_4_we1_local = 1'b1;
    end else begin
        col_sum_4_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter21 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            col_sum_5_address1_local = col_sum_5_addr_reg_2287_pp0_iter21_reg;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            col_sum_5_address1_local = col_sum_5_addr_reg_2287;
        end else begin
            col_sum_5_address1_local = 'bx;
        end
    end else begin
        col_sum_5_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'd0 == and_ln68_10_reg_2409) & (xor_ln68_17_reg_2417 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln68_11_reg_2413) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (xor_ln68_17_reg_2417 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln68_10_reg_2409) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_5_ce0_local = 1'b1;
    end else begin
        col_sum_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_5_ce1_local = 1'b1;
    end else begin
        col_sum_5_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2272)) begin
        if ((1'd1 == and_ln68_10_reg_2409)) begin
            col_sum_5_d0_local = 24'd8388607;
        end else if (((1'd0 == and_ln68_10_reg_2409) & (1'd1 == and_ln68_11_reg_2413))) begin
            col_sum_5_d0_local = 24'd8388608;
        end else begin
            col_sum_5_d0_local = 'bx;
        end
    end else begin
        col_sum_5_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'd0 == and_ln68_10_reg_2409) & (xor_ln68_17_reg_2417 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln68_11_reg_2413) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (xor_ln68_17_reg_2417 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln68_10_reg_2409) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_5_we0_local = 1'b1;
    end else begin
        col_sum_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        col_sum_5_we1_local = 1'b1;
    end else begin
        col_sum_5_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter21 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            col_sum_6_address1_local = col_sum_6_addr_reg_2293_pp0_iter21_reg;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            col_sum_6_address1_local = col_sum_6_addr_reg_2293;
        end else begin
            col_sum_6_address1_local = 'bx;
        end
    end else begin
        col_sum_6_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'd0 == and_ln68_12_reg_2421) & (xor_ln68_20_reg_2429 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln68_13_reg_2425) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (xor_ln68_20_reg_2429 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln68_12_reg_2421) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_6_ce0_local = 1'b1;
    end else begin
        col_sum_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_6_ce1_local = 1'b1;
    end else begin
        col_sum_6_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2276)) begin
        if ((1'd1 == and_ln68_12_reg_2421)) begin
            col_sum_6_d0_local = 24'd8388607;
        end else if (((1'd0 == and_ln68_12_reg_2421) & (1'd1 == and_ln68_13_reg_2425))) begin
            col_sum_6_d0_local = 24'd8388608;
        end else begin
            col_sum_6_d0_local = 'bx;
        end
    end else begin
        col_sum_6_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'd0 == and_ln68_12_reg_2421) & (xor_ln68_20_reg_2429 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln68_13_reg_2425) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (xor_ln68_20_reg_2429 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln68_12_reg_2421) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_6_we0_local = 1'b1;
    end else begin
        col_sum_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        col_sum_6_we1_local = 1'b1;
    end else begin
        col_sum_6_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter21 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            col_sum_7_address1_local = col_sum_7_addr_reg_2299_pp0_iter21_reg;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            col_sum_7_address1_local = col_sum_7_addr_reg_2299;
        end else begin
            col_sum_7_address1_local = 'bx;
        end
    end else begin
        col_sum_7_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'd0 == and_ln68_14_reg_2433) & (xor_ln68_23_reg_2441 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln68_15_reg_2437) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (xor_ln68_23_reg_2441 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln68_14_reg_2433) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_7_ce0_local = 1'b1;
    end else begin
        col_sum_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_7_ce1_local = 1'b1;
    end else begin
        col_sum_7_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2280)) begin
        if ((1'd1 == and_ln68_14_reg_2433)) begin
            col_sum_7_d0_local = 24'd8388607;
        end else if (((1'd0 == and_ln68_14_reg_2433) & (1'd1 == and_ln68_15_reg_2437))) begin
            col_sum_7_d0_local = 24'd8388608;
        end else begin
            col_sum_7_d0_local = 'bx;
        end
    end else begin
        col_sum_7_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (1'd0 == and_ln68_14_reg_2433) & (xor_ln68_23_reg_2441 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln68_15_reg_2437) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (xor_ln68_23_reg_2441 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln68_14_reg_2433) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_7_we0_local = 1'b1;
    end else begin
        col_sum_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        col_sum_7_we1_local = 1'b1;
    end else begin
        col_sum_7_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'd0 == and_ln68_reg_2349) & (xor_ln68_2_reg_2357 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln68_1_reg_2353) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln68_2_reg_2357 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln68_reg_2349) & (1'b0 == ap_block_pp0_stage1)))) begin
        col_sum_address0_local = col_sum_addr_reg_2257_pp0_iter21_reg;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        col_sum_address0_local = col_sum_addr_reg_2257;
    end else begin
        col_sum_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'd0 == and_ln68_reg_2349) & (xor_ln68_2_reg_2357 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln68_1_reg_2353) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln68_2_reg_2357 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln68_reg_2349) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_ce0_local = 1'b1;
    end else begin
        col_sum_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_sum_ce1_local = 1'b1;
    end else begin
        col_sum_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter21 == 1'b1)) begin
        if ((1'b1 == ap_condition_2291)) begin
            col_sum_d0_local = 24'd8388607;
        end else if ((1'b1 == ap_condition_2286)) begin
            col_sum_d0_local = 24'd8388608;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            col_sum_d0_local = add_ln68_fu_870_p2;
        end else begin
            col_sum_d0_local = 'bx;
        end
    end else begin
        col_sum_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'd0 == and_ln68_reg_2349) & (xor_ln68_2_reg_2357 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln68_1_reg_2353) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln68_2_reg_2357 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln68_reg_2349) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_sum_we0_local = 1'b1;
    end else begin
        col_sum_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        denom_row_ce0_local = 1'b1;
    end else begin
        denom_row_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_idle_pp0_0to20 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter21_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to22 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln57_1_fu_533_p2 = (ap_sig_allocacmp_indvar_flatten6_load + 12'd1);

assign add_ln57_fu_549_p2 = (ap_sig_allocacmp_i_load + 9'd1);

assign add_ln60_fu_622_p2 = (zext_ln57_1_fu_571_p1 + 7'd8);

assign add_ln68_10_fu_1703_p0 = col_sum_5_q1;

assign add_ln68_10_fu_1703_p2 = ($signed(add_ln68_10_fu_1703_p0) + $signed(t_11_fu_1686_p3));

assign add_ln68_11_fu_1710_p2 = ($signed(sext_ln68_11_fu_1699_p1) + $signed(sext_ln68_10_fu_1695_p1));

assign add_ln68_12_fu_1871_p0 = col_sum_6_q1;

assign add_ln68_12_fu_1871_p2 = ($signed(add_ln68_12_fu_1871_p0) + $signed(t_13_fu_1854_p3));

assign add_ln68_13_fu_1878_p2 = ($signed(sext_ln68_13_fu_1867_p1) + $signed(sext_ln68_12_fu_1863_p1));

assign add_ln68_14_fu_2039_p0 = col_sum_7_q1;

assign add_ln68_14_fu_2039_p2 = ($signed(add_ln68_14_fu_2039_p0) + $signed(t_15_fu_2022_p3));

assign add_ln68_15_fu_2046_p2 = ($signed(sext_ln68_15_fu_2035_p1) + $signed(sext_ln68_14_fu_2031_p1));

assign add_ln68_1_fu_876_p2 = ($signed(sext_ln68_1_fu_866_p1) + $signed(sext_ln68_fu_863_p1));

assign add_ln68_2_fu_1036_p2 = ($signed(col_sum_1_load_reg_2311) + $signed(t_3_fu_1020_p3));

assign add_ln68_3_fu_1042_p2 = ($signed(sext_ln68_3_fu_1032_p1) + $signed(sext_ln68_2_fu_1029_p1));

assign add_ln68_4_fu_1202_p2 = ($signed(col_sum_2_load_reg_2317) + $signed(t_5_fu_1186_p3));

assign add_ln68_5_fu_1208_p2 = ($signed(sext_ln68_5_fu_1198_p1) + $signed(sext_ln68_4_fu_1195_p1));

assign add_ln68_6_fu_1368_p2 = ($signed(col_sum_3_load_reg_2323) + $signed(t_7_fu_1352_p3));

assign add_ln68_7_fu_1374_p2 = ($signed(sext_ln68_7_fu_1364_p1) + $signed(sext_ln68_6_fu_1361_p1));

assign add_ln68_8_fu_1535_p0 = col_sum_4_q1;

assign add_ln68_8_fu_1535_p2 = ($signed(add_ln68_8_fu_1535_p0) + $signed(t_9_fu_1518_p3));

assign add_ln68_9_fu_1542_p2 = ($signed(sext_ln68_9_fu_1531_p1) + $signed(sext_ln68_8_fu_1527_p1));

assign add_ln68_fu_870_p2 = ($signed(col_sum_load_reg_2305) + $signed(t_1_fu_854_p3));

assign and_ln66_10_fu_1648_p2 = (xor_ln66_10_fu_1642_p2 & or_ln66_15_fu_1636_p2);

assign and_ln66_11_fu_1666_p2 = (tmp_45_fu_1594_p3 & or_ln66_16_fu_1660_p2);

assign and_ln66_12_fu_1816_p2 = (xor_ln66_12_fu_1810_p2 & or_ln66_18_fu_1804_p2);

assign and_ln66_13_fu_1834_p2 = (tmp_50_fu_1762_p3 & or_ln66_19_fu_1828_p2);

assign and_ln66_14_fu_1984_p2 = (xor_ln66_14_fu_1978_p2 & or_ln66_21_fu_1972_p2);

assign and_ln66_15_fu_2002_p2 = (tmp_55_fu_1930_p3 & or_ln66_22_fu_1996_p2);

assign and_ln66_1_fu_834_p2 = (tmp_22_fu_762_p3 & or_ln66_1_fu_828_p2);

assign and_ln66_2_fu_982_p2 = (xor_ln66_2_fu_976_p2 & or_ln66_3_fu_970_p2);

assign and_ln66_3_fu_1000_p2 = (tmp_26_fu_928_p3 & or_ln66_4_fu_994_p2);

assign and_ln66_4_fu_1148_p2 = (xor_ln66_4_fu_1142_p2 & or_ln66_6_fu_1136_p2);

assign and_ln66_5_fu_1166_p2 = (tmp_30_fu_1094_p3 & or_ln66_7_fu_1160_p2);

assign and_ln66_6_fu_1314_p2 = (xor_ln66_6_fu_1308_p2 & or_ln66_9_fu_1302_p2);

assign and_ln66_7_fu_1332_p2 = (tmp_35_fu_1260_p3 & or_ln66_10_fu_1326_p2);

assign and_ln66_8_fu_1480_p2 = (xor_ln66_8_fu_1474_p2 & or_ln66_12_fu_1468_p2);

assign and_ln66_9_fu_1498_p2 = (tmp_40_fu_1426_p3 & or_ln66_13_fu_1492_p2);

assign and_ln66_fu_816_p2 = (xor_ln66_fu_810_p2 & or_ln66_fu_804_p2);

assign and_ln68_10_fu_1738_p2 = (xor_ln68_15_fu_1732_p2 & tmp_49_fu_1724_p3);

assign and_ln68_11_fu_1750_p2 = (xor_ln68_16_fu_1744_p2 & tmp_48_fu_1716_p3);

assign and_ln68_12_fu_1906_p2 = (xor_ln68_18_fu_1900_p2 & tmp_54_fu_1892_p3);

assign and_ln68_13_fu_1918_p2 = (xor_ln68_19_fu_1912_p2 & tmp_53_fu_1884_p3);

assign and_ln68_14_fu_2074_p2 = (xor_ln68_21_fu_2068_p2 & tmp_59_fu_2060_p3);

assign and_ln68_15_fu_2086_p2 = (xor_ln68_22_fu_2080_p2 & tmp_58_fu_2052_p3);

assign and_ln68_1_fu_916_p2 = (xor_ln68_1_fu_910_p2 & tmp_24_fu_882_p3);

assign and_ln68_2_fu_1070_p2 = (xor_ln68_3_fu_1064_p2 & tmp_29_fu_1056_p3);

assign and_ln68_3_fu_1082_p2 = (xor_ln68_4_fu_1076_p2 & tmp_28_fu_1048_p3);

assign and_ln68_4_fu_1236_p2 = (xor_ln68_6_fu_1230_p2 & tmp_34_fu_1222_p3);

assign and_ln68_5_fu_1248_p2 = (xor_ln68_7_fu_1242_p2 & tmp_33_fu_1214_p3);

assign and_ln68_6_fu_1402_p2 = (xor_ln68_9_fu_1396_p2 & tmp_39_fu_1388_p3);

assign and_ln68_7_fu_1414_p2 = (xor_ln68_10_fu_1408_p2 & tmp_38_fu_1380_p3);

assign and_ln68_8_fu_1570_p2 = (xor_ln68_12_fu_1564_p2 & tmp_44_fu_1556_p3);

assign and_ln68_9_fu_1582_p2 = (xor_ln68_13_fu_1576_p2 & tmp_43_fu_1548_p3);

assign and_ln68_fu_904_p2 = (xor_ln68_fu_898_p2 & tmp_25_fu_890_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_pp0 = (((ap_ST_fsm_pp0_stage1 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage1_subdone)) | ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone)));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2239 = ((1'd0 == and_ln68_2_reg_2361) & (xor_ln68_5_reg_2369 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln68_3_reg_2365) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_2244 = ((xor_ln68_5_reg_2369 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln68_2_reg_2361) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_2249 = ((1'd0 == and_ln68_4_reg_2373) & (xor_ln68_8_reg_2381 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln68_5_reg_2377) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_2254 = ((xor_ln68_8_reg_2381 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln68_4_reg_2373) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_2259 = ((1'd0 == and_ln68_6_reg_2385) & (xor_ln68_11_reg_2393 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln68_7_reg_2389) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_2264 = ((xor_ln68_11_reg_2393 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln68_6_reg_2385) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_2268 = ((ap_enable_reg_pp0_iter22 == 1'b1) & (xor_ln68_14_reg_2405 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2272 = ((ap_enable_reg_pp0_iter22 == 1'b1) & (xor_ln68_17_reg_2417 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2276 = ((ap_enable_reg_pp0_iter22 == 1'b1) & (xor_ln68_20_reg_2429 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2280 = ((ap_enable_reg_pp0_iter22 == 1'b1) & (xor_ln68_23_reg_2441 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2286 = ((1'd0 == and_ln68_reg_2349) & (xor_ln68_2_reg_2357 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln68_1_reg_2353) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_2291 = ((xor_ln68_2_reg_2357 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln68_reg_2349) & (1'b0 == ap_block_pp0_stage1));
end

assign ap_done = ap_done_sig;

assign ap_enable_operation_441 = (1'b1 == 1'b1);

assign ap_enable_operation_444 = (1'b1 == 1'b1);

assign ap_enable_operation_447 = (1'b1 == 1'b1);

assign ap_enable_operation_450 = (1'b1 == 1'b1);

assign ap_enable_operation_460 = (1'b1 == 1'b1);

assign ap_enable_operation_462 = (1'b1 == 1'b1);

assign ap_enable_operation_464 = (1'b1 == 1'b1);

assign ap_enable_operation_466 = (1'b1 == 1'b1);

assign ap_enable_operation_504 = (1'b1 == 1'b1);

assign ap_enable_operation_537 = (1'b1 == 1'b1);

assign ap_enable_operation_570 = (1'b1 == 1'b1);

assign ap_enable_operation_603 = (1'b1 == 1'b1);

assign ap_enable_operation_615 = (1'b1 == 1'b1);

assign ap_enable_operation_617 = (1'b1 == 1'b1);

assign ap_enable_operation_619 = (1'b1 == 1'b1);

assign ap_enable_operation_621 = (1'b1 == 1'b1);

always @ (*) begin
    ap_enable_operation_622 = (ap_predicate_op622_store_state44 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_624 = (ap_predicate_op624_store_state44 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_626 = (ap_predicate_op626_store_state44 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_628 = (ap_predicate_op628_store_state44 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_630 = (ap_predicate_op630_store_state44 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_632 = (ap_predicate_op632_store_state44 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_634 = (ap_predicate_op634_store_state44 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_636 = (ap_predicate_op636_store_state44 == 1'b1);
end

assign ap_enable_operation_655 = (1'b1 == 1'b1);

assign ap_enable_operation_661 = (1'b1 == 1'b1);

assign ap_enable_operation_689 = (1'b1 == 1'b1);

assign ap_enable_operation_695 = (1'b1 == 1'b1);

assign ap_enable_operation_723 = (1'b1 == 1'b1);

assign ap_enable_operation_729 = (1'b1 == 1'b1);

assign ap_enable_operation_757 = (1'b1 == 1'b1);

assign ap_enable_operation_763 = (1'b1 == 1'b1);

always @ (*) begin
    ap_enable_operation_774 = (ap_predicate_op774_store_state45 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_776 = (ap_predicate_op776_store_state45 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_778 = (ap_predicate_op778_store_state45 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_780 = (ap_predicate_op780_store_state45 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_782 = (ap_predicate_op782_store_state45 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_784 = (ap_predicate_op784_store_state45 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_786 = (ap_predicate_op786_store_state45 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_788 = (ap_predicate_op788_store_state45 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state41_pp0_iter20_stage0 = ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state42_pp0_iter20_stage1 = ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_enable_state43_pp0_iter21_stage0 = ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state44_pp0_iter21_stage1 = ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_enable_state45_pp0_iter22_stage0 = ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

always @ (*) begin
    ap_predicate_op622_store_state44 = ((1'd0 == and_ln68_reg_2349) & (xor_ln68_2_reg_2357 == 1'd1) & (1'd1 == and_ln68_1_reg_2353));
end

always @ (*) begin
    ap_predicate_op624_store_state44 = ((xor_ln68_2_reg_2357 == 1'd1) & (1'd1 == and_ln68_reg_2349));
end

always @ (*) begin
    ap_predicate_op626_store_state44 = ((1'd0 == and_ln68_2_reg_2361) & (xor_ln68_5_reg_2369 == 1'd1) & (1'd1 == and_ln68_3_reg_2365));
end

always @ (*) begin
    ap_predicate_op628_store_state44 = ((xor_ln68_5_reg_2369 == 1'd1) & (1'd1 == and_ln68_2_reg_2361));
end

always @ (*) begin
    ap_predicate_op630_store_state44 = ((1'd0 == and_ln68_4_reg_2373) & (xor_ln68_8_reg_2381 == 1'd1) & (1'd1 == and_ln68_5_reg_2377));
end

always @ (*) begin
    ap_predicate_op632_store_state44 = ((xor_ln68_8_reg_2381 == 1'd1) & (1'd1 == and_ln68_4_reg_2373));
end

always @ (*) begin
    ap_predicate_op634_store_state44 = ((1'd0 == and_ln68_6_reg_2385) & (xor_ln68_11_reg_2393 == 1'd1) & (1'd1 == and_ln68_7_reg_2389));
end

always @ (*) begin
    ap_predicate_op636_store_state44 = ((xor_ln68_11_reg_2393 == 1'd1) & (1'd1 == and_ln68_6_reg_2385));
end

always @ (*) begin
    ap_predicate_op774_store_state45 = ((1'd0 == and_ln68_8_reg_2397) & (xor_ln68_14_reg_2405 == 1'd1) & (1'd1 == and_ln68_9_reg_2401));
end

always @ (*) begin
    ap_predicate_op776_store_state45 = ((xor_ln68_14_reg_2405 == 1'd1) & (1'd1 == and_ln68_8_reg_2397));
end

always @ (*) begin
    ap_predicate_op778_store_state45 = ((1'd0 == and_ln68_10_reg_2409) & (xor_ln68_17_reg_2417 == 1'd1) & (1'd1 == and_ln68_11_reg_2413));
end

always @ (*) begin
    ap_predicate_op780_store_state45 = ((xor_ln68_17_reg_2417 == 1'd1) & (1'd1 == and_ln68_10_reg_2409));
end

always @ (*) begin
    ap_predicate_op782_store_state45 = ((1'd0 == and_ln68_12_reg_2421) & (xor_ln68_20_reg_2429 == 1'd1) & (1'd1 == and_ln68_13_reg_2425));
end

always @ (*) begin
    ap_predicate_op784_store_state45 = ((xor_ln68_20_reg_2429 == 1'd1) & (1'd1 == and_ln68_12_reg_2421));
end

always @ (*) begin
    ap_predicate_op786_store_state45 = ((1'd0 == and_ln68_14_reg_2433) & (xor_ln68_23_reg_2441 == 1'd1) & (1'd1 == and_ln68_15_reg_2437));
end

always @ (*) begin
    ap_predicate_op788_store_state45 = ((xor_ln68_23_reg_2441 == 1'd1) & (1'd1 == and_ln68_14_reg_2433));
end

assign ap_ready = ap_ready_sig;

assign col_sum_1_address0 = col_sum_1_address0_local;

assign col_sum_1_address1 = zext_ln60_fu_751_p1;

assign col_sum_1_ce0 = col_sum_1_ce0_local;

assign col_sum_1_ce1 = col_sum_1_ce1_local;

assign col_sum_1_d0 = col_sum_1_d0_local;

assign col_sum_1_we0 = col_sum_1_we0_local;

assign col_sum_2_address0 = col_sum_2_address0_local;

assign col_sum_2_address1 = zext_ln60_fu_751_p1;

assign col_sum_2_ce0 = col_sum_2_ce0_local;

assign col_sum_2_ce1 = col_sum_2_ce1_local;

assign col_sum_2_d0 = col_sum_2_d0_local;

assign col_sum_2_we0 = col_sum_2_we0_local;

assign col_sum_3_address0 = col_sum_3_address0_local;

assign col_sum_3_address1 = zext_ln60_fu_751_p1;

assign col_sum_3_ce0 = col_sum_3_ce0_local;

assign col_sum_3_ce1 = col_sum_3_ce1_local;

assign col_sum_3_d0 = col_sum_3_d0_local;

assign col_sum_3_we0 = col_sum_3_we0_local;

assign col_sum_4_address0 = col_sum_4_addr_reg_2281_pp0_iter21_reg;

assign col_sum_4_address1 = col_sum_4_address1_local;

assign col_sum_4_ce0 = col_sum_4_ce0_local;

assign col_sum_4_ce1 = col_sum_4_ce1_local;

assign col_sum_4_d0 = col_sum_4_d0_local;

assign col_sum_4_d1 = add_ln68_8_fu_1535_p2;

assign col_sum_4_we0 = col_sum_4_we0_local;

assign col_sum_4_we1 = col_sum_4_we1_local;

assign col_sum_5_address0 = col_sum_5_addr_reg_2287_pp0_iter21_reg;

assign col_sum_5_address1 = col_sum_5_address1_local;

assign col_sum_5_ce0 = col_sum_5_ce0_local;

assign col_sum_5_ce1 = col_sum_5_ce1_local;

assign col_sum_5_d0 = col_sum_5_d0_local;

assign col_sum_5_d1 = add_ln68_10_fu_1703_p2;

assign col_sum_5_we0 = col_sum_5_we0_local;

assign col_sum_5_we1 = col_sum_5_we1_local;

assign col_sum_6_address0 = col_sum_6_addr_reg_2293_pp0_iter21_reg;

assign col_sum_6_address1 = col_sum_6_address1_local;

assign col_sum_6_ce0 = col_sum_6_ce0_local;

assign col_sum_6_ce1 = col_sum_6_ce1_local;

assign col_sum_6_d0 = col_sum_6_d0_local;

assign col_sum_6_d1 = add_ln68_12_fu_1871_p2;

assign col_sum_6_we0 = col_sum_6_we0_local;

assign col_sum_6_we1 = col_sum_6_we1_local;

assign col_sum_7_address0 = col_sum_7_addr_reg_2299_pp0_iter21_reg;

assign col_sum_7_address1 = col_sum_7_address1_local;

assign col_sum_7_ce0 = col_sum_7_ce0_local;

assign col_sum_7_ce1 = col_sum_7_ce1_local;

assign col_sum_7_d0 = col_sum_7_d0_local;

assign col_sum_7_d1 = add_ln68_14_fu_2039_p2;

assign col_sum_7_we0 = col_sum_7_we0_local;

assign col_sum_7_we1 = col_sum_7_we1_local;

assign col_sum_address0 = col_sum_address0_local;

assign col_sum_address1 = zext_ln60_fu_751_p1;

assign col_sum_ce0 = col_sum_ce0_local;

assign col_sum_ce1 = col_sum_ce1_local;

assign col_sum_d0 = col_sum_d0_local;

assign col_sum_we0 = col_sum_we0_local;

assign conv_i103_fu_643_p1 = $signed(denom_row_q0);

assign denom_row_address0 = zext_ln57_fu_587_p1;

assign denom_row_ce0 = denom_row_ce0_local;

assign grp_fu_655_p0 = {{top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_q0}, {14'd0}};

assign grp_fu_655_p1 = conv_i103_fu_643_p1;

assign grp_fu_669_p0 = {{top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_q0}, {14'd0}};

assign grp_fu_669_p1 = conv_i103_fu_643_p1;

assign grp_fu_683_p0 = {{top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_q0}, {14'd0}};

assign grp_fu_683_p1 = conv_i103_fu_643_p1;

assign grp_fu_697_p0 = {{top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_q0}, {14'd0}};

assign grp_fu_697_p1 = conv_i103_fu_643_p1;

assign grp_fu_710_p0 = {{top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_load_reg_2217}, {14'd0}};

assign grp_fu_710_p1 = conv_i103_reg_2185;

assign grp_fu_722_p0 = {{top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_load_reg_2222}, {14'd0}};

assign grp_fu_722_p1 = conv_i103_reg_2185;

assign grp_fu_734_p0 = {{top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_load_reg_2227}, {14'd0}};

assign grp_fu_734_p1 = conv_i103_reg_2185;

assign grp_fu_746_p0 = {{top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_load_reg_2232}, {14'd0}};

assign grp_fu_746_p1 = conv_i103_reg_2185;

assign icmp_ln57_fu_527_p2 = ((ap_sig_allocacmp_indvar_flatten6_load == 12'd2048) ? 1'b1 : 1'b0);

assign icmp_ln66_10_fu_1624_p2 = ((tmp_47_fu_1614_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln66_11_fu_1630_p2 = ((tmp_47_fu_1614_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln66_12_fu_1792_p2 = ((tmp_52_fu_1782_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln66_13_fu_1798_p2 = ((tmp_52_fu_1782_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln66_14_fu_1960_p2 = ((tmp_57_fu_1950_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln66_15_fu_1966_p2 = ((tmp_57_fu_1950_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln66_1_fu_798_p2 = ((tmp_5_fu_782_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln66_2_fu_958_p2 = ((tmp_s_fu_948_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln66_3_fu_964_p2 = ((tmp_s_fu_948_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln66_4_fu_1124_p2 = ((tmp_32_fu_1114_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln66_5_fu_1130_p2 = ((tmp_32_fu_1114_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln66_6_fu_1290_p2 = ((tmp_37_fu_1280_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln66_7_fu_1296_p2 = ((tmp_37_fu_1280_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln66_8_fu_1456_p2 = ((tmp_42_fu_1446_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln66_9_fu_1462_p2 = ((tmp_42_fu_1446_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln66_fu_792_p2 = ((tmp_5_fu_782_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign lshr_ln2_fu_592_p4 = {{select_ln57_fu_563_p3[5:3]}};

assign or_ln66_10_fu_1326_p2 = (xor_ln66_7_fu_1320_p2 | icmp_ln66_6_fu_1290_p2);

assign or_ln66_11_fu_1346_p2 = (and_ln66_7_fu_1332_p2 | and_ln66_6_fu_1314_p2);

assign or_ln66_12_fu_1468_p2 = (tmp_41_fu_1438_p3 | icmp_ln66_9_fu_1462_p2);

assign or_ln66_13_fu_1492_p2 = (xor_ln66_9_fu_1486_p2 | icmp_ln66_8_fu_1456_p2);

assign or_ln66_14_fu_1512_p2 = (and_ln66_9_fu_1498_p2 | and_ln66_8_fu_1480_p2);

assign or_ln66_15_fu_1636_p2 = (tmp_46_fu_1606_p3 | icmp_ln66_11_fu_1630_p2);

assign or_ln66_16_fu_1660_p2 = (xor_ln66_11_fu_1654_p2 | icmp_ln66_10_fu_1624_p2);

assign or_ln66_17_fu_1680_p2 = (and_ln66_11_fu_1666_p2 | and_ln66_10_fu_1648_p2);

assign or_ln66_18_fu_1804_p2 = (tmp_51_fu_1774_p3 | icmp_ln66_13_fu_1798_p2);

assign or_ln66_19_fu_1828_p2 = (xor_ln66_13_fu_1822_p2 | icmp_ln66_12_fu_1792_p2);

assign or_ln66_1_fu_828_p2 = (xor_ln66_1_fu_822_p2 | icmp_ln66_fu_792_p2);

assign or_ln66_20_fu_1848_p2 = (and_ln66_13_fu_1834_p2 | and_ln66_12_fu_1816_p2);

assign or_ln66_21_fu_1972_p2 = (tmp_56_fu_1942_p3 | icmp_ln66_15_fu_1966_p2);

assign or_ln66_22_fu_1996_p2 = (xor_ln66_15_fu_1990_p2 | icmp_ln66_14_fu_1960_p2);

assign or_ln66_23_fu_2016_p2 = (and_ln66_15_fu_2002_p2 | and_ln66_14_fu_1984_p2);

assign or_ln66_2_fu_848_p2 = (and_ln66_fu_816_p2 | and_ln66_1_fu_834_p2);

assign or_ln66_3_fu_970_p2 = (tmp_27_fu_940_p3 | icmp_ln66_3_fu_964_p2);

assign or_ln66_4_fu_994_p2 = (xor_ln66_3_fu_988_p2 | icmp_ln66_2_fu_958_p2);

assign or_ln66_5_fu_1014_p2 = (and_ln66_3_fu_1000_p2 | and_ln66_2_fu_982_p2);

assign or_ln66_6_fu_1136_p2 = (tmp_31_fu_1106_p3 | icmp_ln66_5_fu_1130_p2);

assign or_ln66_7_fu_1160_p2 = (xor_ln66_5_fu_1154_p2 | icmp_ln66_4_fu_1124_p2);

assign or_ln66_8_fu_1180_p2 = (and_ln66_5_fu_1166_p2 | and_ln66_4_fu_1148_p2);

assign or_ln66_9_fu_1302_p2 = (tmp_36_fu_1272_p3 | icmp_ln66_7_fu_1296_p2);

assign or_ln66_fu_804_p2 = (tmp_23_fu_774_p3 | icmp_ln66_1_fu_798_p2);

assign select_ln57_1_fu_575_p3 = ((tmp_fu_555_p3[0:0] == 1'b1) ? add_ln57_fu_549_p2 : ap_sig_allocacmp_i_load);

assign select_ln57_fu_563_p3 = ((tmp_fu_555_p3[0:0] == 1'b1) ? 6'd0 : trunc_ln57_fu_545_p1);

assign select_ln66_10_fu_1672_p3 = ((and_ln66_10_fu_1648_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln66_12_fu_1840_p3 = ((and_ln66_12_fu_1816_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln66_14_fu_2008_p3 = ((and_ln66_14_fu_1984_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln66_2_fu_1006_p3 = ((and_ln66_2_fu_982_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln66_4_fu_1172_p3 = ((and_ln66_4_fu_1148_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln66_6_fu_1338_p3 = ((and_ln66_6_fu_1314_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln66_8_fu_1504_p3 = ((and_ln66_8_fu_1480_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln66_fu_840_p3 = ((and_ln66_fu_816_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln68_10_fu_1695_p0 = col_sum_5_q1;

assign sext_ln68_10_fu_1695_p1 = sext_ln68_10_fu_1695_p0;

assign sext_ln68_11_fu_1699_p1 = t_11_fu_1686_p3;

assign sext_ln68_12_fu_1863_p0 = col_sum_6_q1;

assign sext_ln68_12_fu_1863_p1 = sext_ln68_12_fu_1863_p0;

assign sext_ln68_13_fu_1867_p1 = t_13_fu_1854_p3;

assign sext_ln68_14_fu_2031_p0 = col_sum_7_q1;

assign sext_ln68_14_fu_2031_p1 = sext_ln68_14_fu_2031_p0;

assign sext_ln68_15_fu_2035_p1 = t_15_fu_2022_p3;

assign sext_ln68_1_fu_866_p1 = t_1_fu_854_p3;

assign sext_ln68_2_fu_1029_p1 = col_sum_1_load_reg_2311;

assign sext_ln68_3_fu_1032_p1 = t_3_fu_1020_p3;

assign sext_ln68_4_fu_1195_p1 = col_sum_2_load_reg_2317;

assign sext_ln68_5_fu_1198_p1 = t_5_fu_1186_p3;

assign sext_ln68_6_fu_1361_p1 = col_sum_3_load_reg_2323;

assign sext_ln68_7_fu_1364_p1 = t_7_fu_1352_p3;

assign sext_ln68_8_fu_1527_p0 = col_sum_4_q1;

assign sext_ln68_8_fu_1527_p1 = sext_ln68_8_fu_1527_p0;

assign sext_ln68_9_fu_1531_p1 = t_9_fu_1518_p3;

assign sext_ln68_fu_863_p1 = col_sum_load_reg_2305;

assign t_10_fu_1602_p1 = grp_fu_722_p2[23:0];

assign t_11_fu_1686_p3 = ((or_ln66_17_fu_1680_p2[0:0] == 1'b1) ? select_ln66_10_fu_1672_p3 : t_10_fu_1602_p1);

assign t_12_fu_1770_p1 = grp_fu_734_p2[23:0];

assign t_13_fu_1854_p3 = ((or_ln66_20_fu_1848_p2[0:0] == 1'b1) ? select_ln66_12_fu_1840_p3 : t_12_fu_1770_p1);

assign t_14_fu_1938_p1 = grp_fu_746_p2[23:0];

assign t_15_fu_2022_p3 = ((or_ln66_23_fu_2016_p2[0:0] == 1'b1) ? select_ln66_14_fu_2008_p3 : t_14_fu_1938_p1);

assign t_1_fu_854_p3 = ((or_ln66_2_fu_848_p2[0:0] == 1'b1) ? select_ln66_fu_840_p3 : t_fu_770_p1);

assign t_2_fu_936_p1 = grp_fu_669_p2[23:0];

assign t_3_fu_1020_p3 = ((or_ln66_5_fu_1014_p2[0:0] == 1'b1) ? select_ln66_2_fu_1006_p3 : t_2_fu_936_p1);

assign t_4_fu_1102_p1 = grp_fu_683_p2[23:0];

assign t_5_fu_1186_p3 = ((or_ln66_8_fu_1180_p2[0:0] == 1'b1) ? select_ln66_4_fu_1172_p3 : t_4_fu_1102_p1);

assign t_6_fu_1268_p1 = grp_fu_697_p2[23:0];

assign t_7_fu_1352_p3 = ((or_ln66_11_fu_1346_p2[0:0] == 1'b1) ? select_ln66_6_fu_1338_p3 : t_6_fu_1268_p1);

assign t_8_fu_1434_p1 = grp_fu_710_p2[23:0];

assign t_9_fu_1518_p3 = ((or_ln66_14_fu_1512_p2[0:0] == 1'b1) ? select_ln66_8_fu_1504_p3 : t_8_fu_1434_p1);

assign t_fu_770_p1 = grp_fu_655_p2[23:0];

assign tmp_22_fu_762_p3 = grp_fu_655_p2[32'd37];

assign tmp_23_fu_774_p3 = grp_fu_655_p2[32'd23];

assign tmp_24_fu_882_p3 = add_ln68_1_fu_876_p2[32'd24];

assign tmp_25_fu_890_p3 = add_ln68_fu_870_p2[32'd23];

assign tmp_26_fu_928_p3 = grp_fu_669_p2[32'd37];

assign tmp_27_fu_940_p3 = grp_fu_669_p2[32'd23];

assign tmp_28_fu_1048_p3 = add_ln68_3_fu_1042_p2[32'd24];

assign tmp_29_fu_1056_p3 = add_ln68_2_fu_1036_p2[32'd23];

assign tmp_30_fu_1094_p3 = grp_fu_683_p2[32'd37];

assign tmp_31_fu_1106_p3 = grp_fu_683_p2[32'd23];

assign tmp_32_fu_1114_p4 = {{grp_fu_683_p2[37:24]}};

assign tmp_33_fu_1214_p3 = add_ln68_5_fu_1208_p2[32'd24];

assign tmp_34_fu_1222_p3 = add_ln68_4_fu_1202_p2[32'd23];

assign tmp_35_fu_1260_p3 = grp_fu_697_p2[32'd37];

assign tmp_36_fu_1272_p3 = grp_fu_697_p2[32'd23];

assign tmp_37_fu_1280_p4 = {{grp_fu_697_p2[37:24]}};

assign tmp_38_fu_1380_p3 = add_ln68_7_fu_1374_p2[32'd24];

assign tmp_39_fu_1388_p3 = add_ln68_6_fu_1368_p2[32'd23];

assign tmp_3_fu_602_p3 = {{trunc_ln57_1_fu_583_p1}, {lshr_ln2_fu_592_p4}};

assign tmp_40_fu_1426_p3 = grp_fu_710_p2[32'd37];

assign tmp_41_fu_1438_p3 = grp_fu_710_p2[32'd23];

assign tmp_42_fu_1446_p4 = {{grp_fu_710_p2[37:24]}};

assign tmp_43_fu_1548_p3 = add_ln68_9_fu_1542_p2[32'd24];

assign tmp_44_fu_1556_p3 = add_ln68_8_fu_1535_p2[32'd23];

assign tmp_45_fu_1594_p3 = grp_fu_722_p2[32'd37];

assign tmp_46_fu_1606_p3 = grp_fu_722_p2[32'd23];

assign tmp_47_fu_1614_p4 = {{grp_fu_722_p2[37:24]}};

assign tmp_48_fu_1716_p3 = add_ln68_11_fu_1710_p2[32'd24];

assign tmp_49_fu_1724_p3 = add_ln68_10_fu_1703_p2[32'd23];

assign tmp_50_fu_1762_p3 = grp_fu_734_p2[32'd37];

assign tmp_51_fu_1774_p3 = grp_fu_734_p2[32'd23];

assign tmp_52_fu_1782_p4 = {{grp_fu_734_p2[37:24]}};

assign tmp_53_fu_1884_p3 = add_ln68_13_fu_1878_p2[32'd24];

assign tmp_54_fu_1892_p3 = add_ln68_12_fu_1871_p2[32'd23];

assign tmp_55_fu_1930_p3 = grp_fu_746_p2[32'd37];

assign tmp_56_fu_1942_p3 = grp_fu_746_p2[32'd23];

assign tmp_57_fu_1950_p4 = {{grp_fu_746_p2[37:24]}};

assign tmp_58_fu_2052_p3 = add_ln68_15_fu_2046_p2[32'd24];

assign tmp_59_fu_2060_p3 = add_ln68_14_fu_2039_p2[32'd23];

assign tmp_5_fu_782_p4 = {{grp_fu_655_p2[37:24]}};

assign tmp_fu_555_p3 = ap_sig_allocacmp_j_load[32'd6];

assign tmp_s_fu_948_p4 = {{grp_fu_669_p2[37:24]}};

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0 = zext_ln66_fu_610_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0 = zext_ln66_fu_610_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0 = zext_ln66_fu_610_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0 = zext_ln66_fu_610_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0 = zext_ln66_fu_610_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0 = zext_ln66_fu_610_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0 = zext_ln66_fu_610_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0 = zext_ln66_fu_610_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 = zext_ln66_reg_2133_pp0_iter20_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0 = t_3_fu_1020_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr_reg_2344;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0 = t_15_fu_2022_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr_reg_2339;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0 = t_13_fu_1854_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr_reg_2334;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_d0 = t_11_fu_1686_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr_reg_2329;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_d0 = t_9_fu_1518_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0 = zext_ln66_reg_2133_pp0_iter20_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_d0 = t_7_fu_1352_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0 = zext_ln66_reg_2133_pp0_iter20_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_d0 = t_1_fu_854_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 = zext_ln66_reg_2133_pp0_iter20_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0 = t_5_fu_1186_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0_local;

assign trunc_ln57_1_fu_583_p1 = select_ln57_1_fu_575_p3[7:0];

assign trunc_ln57_fu_545_p1 = ap_sig_allocacmp_j_load[5:0];

assign xor_ln66_10_fu_1642_p2 = (tmp_45_fu_1594_p3 ^ 1'd1);

assign xor_ln66_11_fu_1654_p2 = (tmp_46_fu_1606_p3 ^ 1'd1);

assign xor_ln66_12_fu_1810_p2 = (tmp_50_fu_1762_p3 ^ 1'd1);

assign xor_ln66_13_fu_1822_p2 = (tmp_51_fu_1774_p3 ^ 1'd1);

assign xor_ln66_14_fu_1978_p2 = (tmp_55_fu_1930_p3 ^ 1'd1);

assign xor_ln66_15_fu_1990_p2 = (tmp_56_fu_1942_p3 ^ 1'd1);

assign xor_ln66_1_fu_822_p2 = (tmp_23_fu_774_p3 ^ 1'd1);

assign xor_ln66_2_fu_976_p2 = (tmp_26_fu_928_p3 ^ 1'd1);

assign xor_ln66_3_fu_988_p2 = (tmp_27_fu_940_p3 ^ 1'd1);

assign xor_ln66_4_fu_1142_p2 = (tmp_30_fu_1094_p3 ^ 1'd1);

assign xor_ln66_5_fu_1154_p2 = (tmp_31_fu_1106_p3 ^ 1'd1);

assign xor_ln66_6_fu_1308_p2 = (tmp_35_fu_1260_p3 ^ 1'd1);

assign xor_ln66_7_fu_1320_p2 = (tmp_36_fu_1272_p3 ^ 1'd1);

assign xor_ln66_8_fu_1474_p2 = (tmp_40_fu_1426_p3 ^ 1'd1);

assign xor_ln66_9_fu_1486_p2 = (tmp_41_fu_1438_p3 ^ 1'd1);

assign xor_ln66_fu_810_p2 = (tmp_22_fu_762_p3 ^ 1'd1);

assign xor_ln68_10_fu_1408_p2 = (tmp_39_fu_1388_p3 ^ 1'd1);

assign xor_ln68_11_fu_1420_p2 = (tmp_39_fu_1388_p3 ^ tmp_38_fu_1380_p3);

assign xor_ln68_12_fu_1564_p2 = (tmp_43_fu_1548_p3 ^ 1'd1);

assign xor_ln68_13_fu_1576_p2 = (tmp_44_fu_1556_p3 ^ 1'd1);

assign xor_ln68_14_fu_1588_p2 = (tmp_44_fu_1556_p3 ^ tmp_43_fu_1548_p3);

assign xor_ln68_15_fu_1732_p2 = (tmp_48_fu_1716_p3 ^ 1'd1);

assign xor_ln68_16_fu_1744_p2 = (tmp_49_fu_1724_p3 ^ 1'd1);

assign xor_ln68_17_fu_1756_p2 = (tmp_49_fu_1724_p3 ^ tmp_48_fu_1716_p3);

assign xor_ln68_18_fu_1900_p2 = (tmp_53_fu_1884_p3 ^ 1'd1);

assign xor_ln68_19_fu_1912_p2 = (tmp_54_fu_1892_p3 ^ 1'd1);

assign xor_ln68_1_fu_910_p2 = (tmp_25_fu_890_p3 ^ 1'd1);

assign xor_ln68_20_fu_1924_p2 = (tmp_54_fu_1892_p3 ^ tmp_53_fu_1884_p3);

assign xor_ln68_21_fu_2068_p2 = (tmp_58_fu_2052_p3 ^ 1'd1);

assign xor_ln68_22_fu_2080_p2 = (tmp_59_fu_2060_p3 ^ 1'd1);

assign xor_ln68_23_fu_2092_p2 = (tmp_59_fu_2060_p3 ^ tmp_58_fu_2052_p3);

assign xor_ln68_2_fu_922_p2 = (tmp_25_fu_890_p3 ^ tmp_24_fu_882_p3);

assign xor_ln68_3_fu_1064_p2 = (tmp_28_fu_1048_p3 ^ 1'd1);

assign xor_ln68_4_fu_1076_p2 = (tmp_29_fu_1056_p3 ^ 1'd1);

assign xor_ln68_5_fu_1088_p2 = (tmp_29_fu_1056_p3 ^ tmp_28_fu_1048_p3);

assign xor_ln68_6_fu_1230_p2 = (tmp_33_fu_1214_p3 ^ 1'd1);

assign xor_ln68_7_fu_1242_p2 = (tmp_34_fu_1222_p3 ^ 1'd1);

assign xor_ln68_8_fu_1254_p2 = (tmp_34_fu_1222_p3 ^ tmp_33_fu_1214_p3);

assign xor_ln68_9_fu_1396_p2 = (tmp_38_fu_1380_p3 ^ 1'd1);

assign xor_ln68_fu_898_p2 = (tmp_24_fu_882_p3 ^ 1'd1);

assign zext_ln57_1_fu_571_p1 = select_ln57_fu_563_p3;

assign zext_ln57_fu_587_p1 = select_ln57_1_fu_575_p3;

assign zext_ln60_fu_751_p1 = lshr_ln2_reg_2128_pp0_iter19_reg;

assign zext_ln66_fu_610_p1 = tmp_3_fu_602_p3;

always @ (posedge ap_clk) begin
    zext_ln66_reg_2133[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln66_reg_2133_pp0_iter1_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln66_reg_2133_pp0_iter2_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln66_reg_2133_pp0_iter3_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln66_reg_2133_pp0_iter4_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln66_reg_2133_pp0_iter5_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln66_reg_2133_pp0_iter6_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln66_reg_2133_pp0_iter7_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln66_reg_2133_pp0_iter8_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln66_reg_2133_pp0_iter9_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln66_reg_2133_pp0_iter10_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln66_reg_2133_pp0_iter11_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln66_reg_2133_pp0_iter12_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln66_reg_2133_pp0_iter13_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln66_reg_2133_pp0_iter14_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln66_reg_2133_pp0_iter15_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln66_reg_2133_pp0_iter16_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln66_reg_2133_pp0_iter17_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln66_reg_2133_pp0_iter18_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln66_reg_2133_pp0_iter19_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln66_reg_2133_pp0_iter20_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
end

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5
