// Seed: 1692599709
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 ();
  wire id_1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
  wire id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_4 = id_3;
  wire id_5 = id_3[1];
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  assign id_4[1'd0] = 1;
  tri1 id_6 = 1'b0;
endmodule
