instruction-level parallelism
memory latency
decoupling
vector architectures
