// Seed: 2076740993
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    output id_1,
    output id_2
);
  assign id_1 = 1;
endmodule
