<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeTLA: include/group/brgemm/impl/default_xmx_xe.hpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XeTLA<span id="projectnumber">&#160;v0.3.4</span>
   </div>
   <div id="projectbrief">IntelÂ® Xe Templates for Linear Algebra - API Definition Document</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('default__xmx__xe_8hpp_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">default_xmx_xe.hpp</div></div>
</div><!--header-->
<div class="contents">
<a href="default__xmx__xe_8hpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">* Copyright (c) 2022-2023 Intel Corporation</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">*</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">* Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">* you may not use this file except in compliance with the License.</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">* You may obtain a copy of the License at</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">*</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">*     http://www.apache.org/licenses/LICENSE-2.0</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">*</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">* Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">* distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">* See the License for the specific language governing permissions and</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">* limitations under the License.</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">*******************************************************************************/</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#pragma once</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;group/brgemm/common.hpp&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;group/brgemm/compute_policy.hpp&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a> {</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> compute_attr_, <span class="keyword">typename</span> perf_tuning_knob_,</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>        <span class="keyword">typename</span> tile_shape_, <span class="keyword">typename</span> mem_desc_a_t_, <span class="keyword">typename</span> mem_desc_b_t_,</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>        <span class="keyword">typename</span> pre_processing_t_&gt;</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html">   34</a></span><span class="keyword">class </span><a class="code hl_class" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">brgemm_t</a>&lt;<a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">compute_policy_default_xmx</a>&lt;compute_attr_, perf_tuning_knob_,</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>                       <a class="code hl_enumeration" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a>::<a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">Xe</a>&gt;,</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>        tile_shape_, <span class="comment">// tile shape of workgroup-level gemm</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>        mem_desc_a_t_, <span class="comment">// memory attribute of matA</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>        mem_desc_b_t_, <span class="comment">// memory attribute of matB</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>        pre_processing_t_ <span class="comment">// pre_processing functor</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>        &gt; {</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#a2a8fe370abee6964499cc268dac31b75">   42</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#a2a8fe370abee6964499cc268dac31b75">mem_desc_a_t</a> = mem_desc_a_t_;</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#aaa483cc74347eeb468ac414b3abc542c">   43</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#aaa483cc74347eeb468ac414b3abc542c">mem_desc_b_t</a> = mem_desc_b_t_;</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#aa1db8e37143ae95cdfcd549a7f016f3b">   44</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#aa1db8e37143ae95cdfcd549a7f016f3b">tile_shape</a> = tile_shape_;</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#a650108b13119beafbabfe942b260c77d">   45</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#a650108b13119beafbabfe942b260c77d">pre_processing_t</a> = pre_processing_t_;</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#af5967a5f638d2957727bf12bb185b231">   46</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx_3_01compute__attr___00_01perf__tuni99772a0774107d5e4cbc4d748cebc11b.html">compute_policy</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">compute_policy_default_xmx</a>&lt;compute_attr_,</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>            perf_tuning_knob_, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#a0d7385864f82980c1911aa52dbf03e07">   48</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t k_stride = compute_policy::k_stride;</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#a7eb522f236e11779a974f243fd303cc1">   49</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t sg_tile_m = tile_shape::sg_tile_size_y;</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#ac50a1a7b2ea870380fba5dbd75148668">   50</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t sg_tile_n = tile_shape::sg_tile_size_x;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#ac01244791efaab6784554082e2067b4b">   51</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t wg_size_x = tile_shape::wg_size_x;</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#ae7e5c5af8b247133796c9649d7018eee">   52</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t wg_size_y = tile_shape::wg_size_y;</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#aa885a0e151019045f9a9fc5d8c7ef3f7">   53</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#aa885a0e151019045f9a9fc5d8c7ef3f7">work_group_t</a> = <span class="keyword">typename</span> tile_shape::work_group_t;</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#a26b8342a52a381aeadb6bddf153a7529">   55</a></span>    <span class="keyword">constexpr</span> <span class="keyword">static</span> <a class="code hl_enumeration" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag = compute_policy::arch_tag;</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">    /******** set data type **********/</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>    <span class="keyword">using </span>dtype_a = <span class="keyword">typename</span> mem_desc_a_t::dtype;</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>    <span class="keyword">using </span>dtype_b = <span class="keyword">typename</span> mem_desc_b_t::dtype;</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    <span class="keyword">using </span>dtype_mma_acc = <span class="keyword">typename</span> <a class="code hl_typedef" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx_3_01compute__attr___00_01perf__tuni99772a0774107d5e4cbc4d748cebc11b.html#a82749fbd297c82d6d2eac0abe42b691a">compute_policy::dtype_mma_acc</a>;</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    <span class="keyword">using </span>dtype_mma_a = <span class="keyword">typename</span> <a class="code hl_typedef" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx_3_01compute__attr___00_01perf__tuni99772a0774107d5e4cbc4d748cebc11b.html#ab265bcac4156cefbe682806288140c3c">compute_policy::dtype_mma_a</a>;</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>    <span class="keyword">using </span>dtype_mma_b = <span class="keyword">typename</span> <a class="code hl_typedef" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx_3_01compute__attr___00_01perf__tuni99772a0774107d5e4cbc4d748cebc11b.html#a190846765ad3dcc2dd29c4087a9e00df">compute_policy::dtype_mma_b</a>;</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1limitation_1_1brgemm_1_1default__xmx_1_1check__dtype__default__xmx__xe.html">check_dtype</a></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1limitation_1_1brgemm_1_1default__xmx_1_1check__dtype__default__xmx__xe.html">limitation::brgemm::default_xmx::check_dtype_default_xmx_xe</a>&lt;</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>                    dtype_a, dtype_b, dtype_mma_a, dtype_mma_b&gt;;</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">    /******** set memory attribute **********/</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_a = mem_desc_a_t::layout;</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_b = mem_desc_b_t::layout;</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> mem_space_a = mem_desc_a_t::space;</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> mem_space_b = mem_desc_b_t::space;</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> is_col_major_a</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>            = mem_layout_a == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a>;</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> is_col_major_b</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>            = mem_layout_b == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a>;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> is_local_a = mem_space_a == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>;</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> is_local_b = mem_space_b == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628">tdesc_update_dir</a> update_dir_a = is_col_major_a</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>            ? <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a49c3c2d550aee86a32f48cc7036f300b">tdesc_update_dir::y_dir</a></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>            : <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">tdesc_update_dir::x_dir</a>;</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628">tdesc_update_dir</a> update_dir_b = is_col_major_b</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>            ? <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">tdesc_update_dir::x_dir</a></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>            : <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a49c3c2d550aee86a32f48cc7036f300b">tdesc_update_dir::y_dir</a>;</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1limitation_1_1brgemm_1_1default__xmx_1_1check__memory__default__xmx__xe.html">check_memory</a></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1limitation_1_1brgemm_1_1default__xmx_1_1check__memory__default__xmx__xe.html">limitation::brgemm::default_xmx::check_memory_default_xmx_xe</a>&lt;</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>                    mem_layout_a, mem_layout_b, mem_space_a, mem_space_b&gt;;</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t stages = compute_policy::stages;</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t sync_freq = compute_policy::sync_freq;</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">    /******** set tile layout &amp;&amp; worker scope **********/</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_x_a = k_stride;</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_y_a = sg_tile_m;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_x_b = sg_tile_n;</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_y_b = k_stride;</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_x_c = sg_tile_n;</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_y_c = sg_tile_m;</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_x_a = compute_policy::block_size_x_a;</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_y_a</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>            = (compute_policy::block_size_y_a &gt; tile_size_y_a)</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>            ? tile_size_y_a</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>            : compute_policy::block_size_y_a;</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_x_b = compute_policy::block_size_x_b;</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_y_b = compute_policy::block_size_y_b;</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1arch__attr__t.html">arch_attr</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1arch__attr__t.html">arch_attr_t&lt;arch_tag&gt;</a>;</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1limitation_1_1brgemm_1_1default__xmx_1_1check__tile__size__default__xmx__xe.html">check_tile_size</a></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1limitation_1_1brgemm_1_1default__xmx_1_1check__tile__size__default__xmx__xe.html">limitation::brgemm::default_xmx::check_tile_size_default_xmx_xe</a>&lt;</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>                    <a class="code hl_struct" href="structgpu_1_1xetla_1_1arch__attr__t.html">arch_attr</a>, dtype_mma_a, tile_size_x_a, tile_size_y_a,</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>                    block_size_x_a, block_size_y_a, tile_size_x_b,</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>                    tile_size_y_b, block_size_x_b, block_size_y_b&gt;;</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">    /******** set tile  **********/</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aa">reg_layout</a> reg_layout_a = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>;</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">matA_tile_desc_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;tile_size_x_a, tile_size_y_a,</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>            block_size_x_a, block_size_y_a, reg_layout_a&gt;;</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matA_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t&lt;dtype_a, matA_tile_desc_t&gt;</a>;</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matA_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;dtype_a, <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">matA_tile_desc_t</a>,</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>            is_local_a ? <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a> : <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a>, mem_layout_a,</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>            mem_space_a, arch_tag&gt;;</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matA_acc_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t&lt;dtype_mma_a, matA_tile_desc_t&gt;</a>;</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">matA_prefetch_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">subgroup::prefetch_payload_t</a>&lt;dtype_a,</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t&lt;tile_size_x_a, tile_size_y_a, 1, 1&gt;</a>,</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>            mem_layout_a, mem_space_a, wg_size_x, arch_tag&gt;;</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aa">reg_layout</a> reg_layout_b</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>            = <span class="keyword">sizeof</span>(dtype_b) &lt; <span class="keyword">sizeof</span>(uint32_t) ? <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa9c072496656f07aeb105a1bc09a218b5">reg_layout::vnni_tiled</a></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>                                                 : <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>;</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">matB_tile_desc_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;tile_size_x_b, tile_size_y_b,</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>            block_size_x_b, block_size_y_b, reg_layout_b&gt;;</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matB_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t&lt;dtype_b, matB_tile_desc_t&gt;</a>;</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matB_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;dtype_b, <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">matB_tile_desc_t</a>,</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>            is_local_b ? <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a> : <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a>, mem_layout_b,</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>            mem_space_b, arch_tag&gt;;</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matB_acc_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t&lt;dtype_mma_b, matB_tile_desc_t&gt;</a>;</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">matB_prefetch_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">subgroup::prefetch_payload_t</a>&lt;dtype_b,</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t&lt;tile_size_x_b, tile_size_y_b, 1, 1&gt;</a>,</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>            mem_layout_b, mem_space_b, wg_size_y, arch_tag&gt;;</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#ab2bbe83dff937adbe0b41e6006e75e2a">  143</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">matAcc_tile_desc_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;tile_size_x_c,</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>            tile_size_y_c, block_size_x_b, block_size_y_a, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;;</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#a15b04bb3ab15f5d9e9d7a7ad51d8fb32">  145</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matAcc_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t&lt;dtype_mma_acc, matAcc_tile_desc_t&gt;</a>;</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t.html">tile_mma</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t.html">subgroup::tile_mma_t</a>&lt;<a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matAcc_t</a>, <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matAcc_t</a>, <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matB_acc_t</a>,</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matA_acc_t</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a832cfdf6b64648b0f624ac1b636776d4ad3542ece75d3114721fa3a34198aae2a">mma_engine::xmx</a>, arch_tag&gt;;</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> enable_periodic_sync = (sync_freq != 0);</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t barrier_count_x = wg_size_y &gt; 1 ? wg_size_x : 0;</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t barrier_count_y = wg_size_x &gt; 1 ? wg_size_y : 0;</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span> </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#acd9b86a07bac8fec26a6c39accbeff2d">  155</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t barrier_count</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>            = enable_periodic_sync ? barrier_count_x + barrier_count_y : 0;</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>    <span class="comment">// current only support matA from slm</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#afd351e7534b5c67785ff1023b4cedbb6">  158</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t slm_size = is_local_a</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>            ? sg_tile_m * wg_size_y * k_stride * <span class="keyword">sizeof</span>(dtype_a)</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>            : 0;</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#a510a30a85f989b11cc622e6577e98b08">  162</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> is_2d_block_a</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>            = matA_payload_t::message_type == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a>;</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#a5d67fca7b946e442b4cca5028a645809">  164</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> is_2d_block_b</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>            = matB_payload_t::message_type == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a>;</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#aafa3f829f969e842ec3a74a1a78f9ead">  167</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#aafa3f829f969e842ec3a74a1a78f9ead">pre_processing_arg_t</a> = <span class="keyword">typename</span> pre_processing_t::arguments_t;</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91.html">  171</a></span>    <span class="keyword">struct </span>arguments_t {</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91.html#ada36623683a06bee7f378f193998d288">  173</a></span>        <a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#a2a8fe370abee6964499cc268dac31b75">mem_desc_a_t</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91.html#ada36623683a06bee7f378f193998d288">matA_base_desc</a>;</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91.html#a5e8245ad8389fcbeafb749f618c44eec">  175</a></span>        <a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#aaa483cc74347eeb468ac414b3abc542c">mem_desc_b_t</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91.html#a5e8245ad8389fcbeafb749f618c44eec">matB_base_desc</a>;</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91.html#a7ea0c327cd15a49b36f887f35eedd3fe">  177</a></span>        uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91.html#a7ea0c327cd15a49b36f887f35eedd3fe">inner_loop_count</a>;</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91.html#abdcd6f2f39e5222132739450ce953817">  179</a></span>        <a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#aafa3f829f969e842ec3a74a1a78f9ead">pre_processing_arg_t</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91.html#abdcd6f2f39e5222132739450ce953817">pre_processing_args</a>;</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91.html#a09de7051b264a36f1211c343ef7707ec">  182</a></span>        <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91.html#a09de7051b264a36f1211c343ef7707ec">arguments_t</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91.html#afd60716e9d5b242a25fc7d569a59fe70">  189</a></span>        <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91.html#afd60716e9d5b242a25fc7d569a59fe70">arguments_t</a>(<a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#a2a8fe370abee6964499cc268dac31b75">mem_desc_a_t</a> matA_desc, <a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#aaa483cc74347eeb468ac414b3abc542c">mem_desc_b_t</a> matB_desc,</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>                uint32_t loop_count, <a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#aafa3f829f969e842ec3a74a1a78f9ead">pre_processing_arg_t</a> args = {})</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>            : matA_base_desc(matA_desc)</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>            , matB_base_desc(matB_desc)</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>            , inner_loop_count(loop_count)</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>            , pre_processing_args(args) {}</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>        <span class="comment">// Be aware of the risks: Rule of three (copy constructor, copy assignment, destructor)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>        <span class="comment">// Please check if you need to add self-define destructor</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>        <span class="comment">// inline ~arguments_t(){}</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91.html#ad7eaa524dbfb49f18609c87d8df1efd1">  198</a></span>        <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91.html#ad7eaa524dbfb49f18609c87d8df1efd1">arguments_t</a>(<span class="keyword">const</span> arguments_t &amp;args)</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>            : matA_base_desc(args.matA_base_desc)</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>            , matB_base_desc(args.matB_base_desc)</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>            , inner_loop_count(args.inner_loop_count)</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>            , pre_processing_args(args.pre_processing_args) {}</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91.html#ac9ed17872b88b87367007e3e000f41d1">  203</a></span>        <span class="keyword">inline</span> arguments_t &amp;<a class="code hl_function" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91.html#ac9ed17872b88b87367007e3e000f41d1">operator=</a>(<span class="keyword">const</span> arguments_t &amp;args) {</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>            this-&gt;matA_base_desc = args.matA_base_desc;</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>            this-&gt;matB_base_desc = args.matB_base_desc;</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>            this-&gt;inner_loop_count = args.inner_loop_count;</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>            this-&gt;pre_processing_args = args.pre_processing_args;</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>            <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>        }</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91.html#abd3926335357eaeee3c946d7e6b927f0">  216</a></span>        <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91.html#abd3926335357eaeee3c946d7e6b927f0">init</a>(<a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#a2a8fe370abee6964499cc268dac31b75">mem_desc_a_t</a> matA_desc, <a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#aaa483cc74347eeb468ac414b3abc542c">mem_desc_b_t</a> matB_desc,</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>                uint32_t loop_count, <a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#aafa3f829f969e842ec3a74a1a78f9ead">pre_processing_arg_t</a> args = {}) {</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>            matA_base_desc = matA_desc;</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>            matB_base_desc = matB_desc;</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>            inner_loop_count = loop_count;</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>            pre_processing_args = args;</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>        }</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>    };</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#a460ee55e64c1d7fed444faa1eb0fdf42">  228</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code hl_function" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#a460ee55e64c1d7fed444faa1eb0fdf42">get_matC_offset_x</a>(<a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#aa885a0e151019045f9a9fc5d8c7ef3f7">work_group_t</a> &amp;g) {</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>        int32_t sg_idx = g.get_id() % wg_size_x;</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>        <span class="keywordflow">return</span> sg_idx * sg_tile_n;</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>    }</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span> </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#ab416fdefe8eae85503350df137e1ab5f">  236</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code hl_function" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#ab416fdefe8eae85503350df137e1ab5f">get_matC_offset_y</a>(<a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#aa885a0e151019045f9a9fc5d8c7ef3f7">work_group_t</a> &amp;g) {</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>        int32_t sg_idy = g.get_id() / wg_size_x;</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>        <span class="keywordflow">return</span> sg_idy * sg_tile_m;</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>    }</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#a6956d9a554ae0cf525d241f6f29eabab">  241</a></span>    <a class="code hl_function" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#a6956d9a554ae0cf525d241f6f29eabab">XETLA_MARKER</a>(</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>            <span class="stringliteral">&quot;This release function will wait until all the  r/w and nbarrier &quot;</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>            <span class="stringliteral">&quot;id used in this brgemm have been committed. By default, it will &quot;</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>            <span class="stringliteral">&quot;use barrier_id 0 to do the entire workgroup sync if wg_size &gt; 1. &quot;</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>            <span class="stringliteral">&quot;If you call this function, please set a free barrier id or make &quot;</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>            <span class="stringliteral">&quot;sure barrier_id 0 is not being occupied and you need to allocate &quot;</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>            <span class="stringliteral">&quot;one more barrier count in addition to the brgemm barrier counts.&quot;</span>)</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> static <span class="keywordtype">void</span> release(uint8_t nbarrier_id = 0) {</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>        <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> need_local_fence</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>                = (mem_space_a == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>)</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>                || (mem_space_b == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>);</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (need_local_fence) {</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>            xetla_fence&lt;memory_kind::shared_local&gt;();</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>        }</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>        xetla_fence&lt;memory_kind::untyped_global&gt;();</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>        <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t wg_size = wg_size_x * wg_size_y;</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (wg_size &gt; 1) {</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html">xetla_nbarrier_t&lt;wg_size, wg_size&gt;</a> nbarrier;</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>            nbarrier.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#ae77b04d911300020ab3dff5f9d4f9d54">init_nbarrier</a>(</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>                    nbarrier_id, <a class="code hl_enumvalue" href="group__xetla__util__named__barrier.html#ggaad562941909edcd788dd091e31841fe1a4c44b0011c9c00f486a2d65f1293de8f">nbarrier_role::producer_consumer</a>);</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>            nbarrier.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#a28d22036b1843c45ba25cc070646dc00">arrive_wait</a>();</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>        }</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>    }</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span> </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#afaa5f461539a500fc72cf6cef54dcf59">  272</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="code hl_define" href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a> <span class="keywordtype">void</span> <a class="code hl_function" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#afaa5f461539a500fc72cf6cef54dcf59">operator()</a>(<a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#aa885a0e151019045f9a9fc5d8c7ef3f7">work_group_t</a> &amp;g, <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matAcc_t</a> &amp;matAcc,</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>            arguments_t args, uint32_t slm_base = 0,</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>            uint32_t nbarrier_base = 0) {</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>        int32_t sg_idx = g.get_id() % wg_size_x;</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>        int32_t sg_idy = g.get_id() / wg_size_x;</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span> </div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>        <a class="code hl_define" href="common_2core_2common_8hpp.html#a74bb62574ab90245bc499d3f1c7984c3">DEVICE_ASSERT</a>(g.get_id() &lt; (wg_size_x * wg_size_y),</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>                <span class="stringliteral">&quot;Thread id(%d) should less than wg_size(%d)&quot;</span>, g.get_id(),</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>                wg_size_x * wg_size_y);</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span> </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>        update_sg_tile_tdesc(args, sg_idx, sg_idy);</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>        <a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#a650108b13119beafbabfe942b260c77d">pre_processing_t</a> pre_processing;</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matA_t</a> matA;</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matB_t</a> matB;</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>        <span class="comment">//  &gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt; pre_processing init</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>        pre_processing.<a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#ae57b95dfb6c6ccf59b2fbf440e5b635a">init</a>(g, args.pre_processing_args);</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matA_payload_t</a> matA_payload(args.matA_base_desc);</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matB_payload_t</a> matB_payload(args.matB_base_desc);</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">matA_prefetch_payload_t</a> matA_prefetch_payload(</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>                args.matA_base_desc, sg_idx);</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">matB_prefetch_payload_t</a> matB_prefetch_payload(</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>                args.matB_base_desc, sg_idy);</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html">xetla_nbarrier_t&lt;wg_size_x, wg_size_x&gt;</a> nbarrier_a;</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>        nbarrier_a.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#ae77b04d911300020ab3dff5f9d4f9d54">init_nbarrier</a>(</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>                sg_idy + nbarrier_base, <a class="code hl_enumvalue" href="group__xetla__util__named__barrier.html#ggaad562941909edcd788dd091e31841fe1a4c44b0011c9c00f486a2d65f1293de8f">nbarrier_role::producer_consumer</a>);</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html">xetla_nbarrier_t&lt;wg_size_y, wg_size_y&gt;</a> nbarrier_b;</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>        nbarrier_b.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#ae77b04d911300020ab3dff5f9d4f9d54">init_nbarrier</a>(sg_idx + barrier_count_y + nbarrier_base,</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>                <a class="code hl_enumvalue" href="group__xetla__util__named__barrier.html#ggaad562941909edcd788dd091e31841fe1a4c44b0011c9c00f486a2d65f1293de8f">nbarrier_role::producer_consumer</a>);</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span> </div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; stages; i++) {</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>            subgroup::tile_prefetch&lt;cache_hint::cached, cache_hint::cached&gt;(</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>                    matA_prefetch_payload);</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>            subgroup::tile_prefetch&lt;cache_hint::cached, cache_hint::cached&gt;(</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>                    matB_prefetch_payload);</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>            matA_prefetch_payload.template update_tdesc&lt;update_dir_a&gt;(</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>                    matA_t::tile_size_x);</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>            matB_prefetch_payload.template update_tdesc&lt;update_dir_b&gt;(</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>                    matB_t::tile_size_y);</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>        }</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span> </div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; args.inner_loop_count; i++) {</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>            <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (enable_periodic_sync) {</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>                <span class="keywordflow">if</span> ((i % sync_freq) == 0) {</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>                    <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (wg_size_x &gt; 1) { nbarrier_a.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#af5d567e056aac620a2b7f0728ba5c490">arrive</a>(); }</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>                    <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (wg_size_y &gt; 1) { nbarrier_b.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#af5d567e056aac620a2b7f0728ba5c490">arrive</a>(); }</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>                }</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>            }</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>            subgroup::tile_load&lt;cache_hint::cached, cache_hint::cached&gt;(</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>                    matB, matB_payload);</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>            subgroup::tile_load&lt;cache_hint::cached, cache_hint::cached&gt;(</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>                    matA, matA_payload);</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>            <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (stages != 0) {</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>                subgroup::tile_prefetch&lt;cache_hint::cached, cache_hint::cached&gt;(</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>                        matA_prefetch_payload);</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>                subgroup::tile_prefetch&lt;cache_hint::cached, cache_hint::cached&gt;(</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>                        matB_prefetch_payload);</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>            }</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>            <a class="code hl_define" href="common_2core_2common_8hpp.html#a4894ef2f787a454434527ed8416177d9">SW_BARRIER</a>();</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>            matA_payload.template update_tdesc&lt;update_dir_a&gt;(</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>                    matA_t::tile_size_x);</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>            matB_payload.template update_tdesc&lt;update_dir_b&gt;(</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>                    matB_t::tile_size_y);</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>            <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (stages != 0) {</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>                matA_prefetch_payload.template update_tdesc&lt;update_dir_a&gt;(</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>                        matA_t::tile_size_x);</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>                matB_prefetch_payload.template update_tdesc&lt;update_dir_b&gt;(</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>                        matB_t::tile_size_y);</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>            }</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>            <a class="code hl_define" href="common_2core_2common_8hpp.html#a4894ef2f787a454434527ed8416177d9">SW_BARRIER</a>();</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matA_acc_t</a> matA_acc;</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matB_acc_t</a> matB_acc;</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>            <a class="code hl_function" href="namespacegpu_1_1xetla_1_1subgroup.html#a22a0afd860b0ea831449e77c19f36a4b">subgroup::elemwise_cvt</a>(matA_acc, matA);</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>            <a class="code hl_function" href="namespacegpu_1_1xetla_1_1subgroup.html#afe3350c63d12dc44b15affbe4d5b5e90">subgroup::vnni_transform</a>(matB_acc, matB);</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>            pre_processing(matA_acc, matB_acc, matA, matB);</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>            <a class="code hl_define" href="common_2core_2common_8hpp.html#a4894ef2f787a454434527ed8416177d9">SW_BARRIER</a>();</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>            tile_mma::mma(matAcc, matAcc, matB_acc, matA_acc);</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>            <a class="code hl_define" href="common_2core_2common_8hpp.html#a4894ef2f787a454434527ed8416177d9">SW_BARRIER</a>();</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>            <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (enable_periodic_sync) {</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>                <span class="keywordflow">if</span> ((i % sync_freq) == 0) {</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>                    <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (wg_size_x &gt; 1) { nbarrier_a.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#aadcb3c9fab48cd482e554357fdef4ae0">wait</a>(); }</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>                    <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (wg_size_y &gt; 1) { nbarrier_b.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#aadcb3c9fab48cd482e554357fdef4ae0">wait</a>(); }</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>                }</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>            }</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>        }</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>        <a class="code hl_define" href="common_2core_2common_8hpp.html#a4894ef2f787a454434527ed8416177d9">SW_BARRIER</a>();</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>    }</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span> </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keyword">static</span> <span class="keywordtype">void</span> update_sg_tile_tdesc(</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>            arguments_t &amp;args, int32_t sg_idx, int32_t sg_idy) {</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>        int32_t tile_offset_n = sg_idx * sg_tile_n;</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>        int32_t tile_offset_m = sg_idy * sg_tile_m;</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span> </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>        args.matA_base_desc.update_coord_y(tile_offset_m);</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>        args.matB_base_desc.update_coord_x(tile_offset_n);</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>    }</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>};</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span> </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span> </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>} <span class="comment">// namespace gpu::xetla::group</span></div>
<div class="ttc" id="aclassgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda_html_a2a8fe370abee6964499cc268dac31b75"><div class="ttname"><a href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#a2a8fe370abee6964499cc268dac31b75">gpu::xetla::group::brgemm_t&lt; compute_policy_default_xmx&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::mem_desc_a_t</a></div><div class="ttdeci">mem_desc_a_t_ mem_desc_a_t</div><div class="ttdef"><b>Definition:</b> default_xmx_xe.hpp:42</div></div>
<div class="ttc" id="aclassgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda_html_a460ee55e64c1d7fed444faa1eb0fdf42"><div class="ttname"><a href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#a460ee55e64c1d7fed444faa1eb0fdf42">gpu::xetla::group::brgemm_t&lt; compute_policy_default_xmx&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::get_matC_offset_x</a></div><div class="ttdeci">static __XETLA_API int get_matC_offset_x(work_group_t &amp;g)</div><div class="ttdoc">Gets the subgroup-level tile offset x.</div><div class="ttdef"><b>Definition:</b> default_xmx_xe.hpp:228</div></div>
<div class="ttc" id="aclassgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda_html_a650108b13119beafbabfe942b260c77d"><div class="ttname"><a href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#a650108b13119beafbabfe942b260c77d">gpu::xetla::group::brgemm_t&lt; compute_policy_default_xmx&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::pre_processing_t</a></div><div class="ttdeci">pre_processing_t_ pre_processing_t</div><div class="ttdef"><b>Definition:</b> default_xmx_xe.hpp:45</div></div>
<div class="ttc" id="aclassgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda_html_a6956d9a554ae0cf525d241f6f29eabab"><div class="ttname"><a href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#a6956d9a554ae0cf525d241f6f29eabab">gpu::xetla::group::brgemm_t&lt; compute_policy_default_xmx&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::XETLA_MARKER</a></div><div class="ttdeci">XETLA_MARKER(&quot;This release function will wait until all the  r/w and nbarrier &quot; &quot;id used in this brgemm have been committed. By default, it will &quot; &quot;use barrier_id 0 to do the entire workgroup sync if wg_size &gt; 1. &quot; &quot;If you call this function, please set a free barrier id or make &quot; &quot;sure barrier_id 0 is not being occupied and you need to allocate &quot; &quot;one more barrier count in addition to the brgemm barrier counts.&quot;) __XETLA_API static void release(uint8_t nbarrier_id=0)</div><div class="ttdef"><b>Definition:</b> default_xmx_xe.hpp:241</div></div>
<div class="ttc" id="aclassgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda_html_aa1db8e37143ae95cdfcd549a7f016f3b"><div class="ttname"><a href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#aa1db8e37143ae95cdfcd549a7f016f3b">gpu::xetla::group::brgemm_t&lt; compute_policy_default_xmx&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::tile_shape</a></div><div class="ttdeci">tile_shape_ tile_shape</div><div class="ttdef"><b>Definition:</b> default_xmx_xe.hpp:44</div></div>
<div class="ttc" id="aclassgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda_html_aa885a0e151019045f9a9fc5d8c7ef3f7"><div class="ttname"><a href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#aa885a0e151019045f9a9fc5d8c7ef3f7">gpu::xetla::group::brgemm_t&lt; compute_policy_default_xmx&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::work_group_t</a></div><div class="ttdeci">typename tile_shape::work_group_t work_group_t</div><div class="ttdef"><b>Definition:</b> default_xmx_xe.hpp:53</div></div>
<div class="ttc" id="aclassgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda_html_aaa483cc74347eeb468ac414b3abc542c"><div class="ttname"><a href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#aaa483cc74347eeb468ac414b3abc542c">gpu::xetla::group::brgemm_t&lt; compute_policy_default_xmx&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::mem_desc_b_t</a></div><div class="ttdeci">mem_desc_b_t_ mem_desc_b_t</div><div class="ttdef"><b>Definition:</b> default_xmx_xe.hpp:43</div></div>
<div class="ttc" id="aclassgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda_html_aafa3f829f969e842ec3a74a1a78f9ead"><div class="ttname"><a href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#aafa3f829f969e842ec3a74a1a78f9ead">gpu::xetla::group::brgemm_t&lt; compute_policy_default_xmx&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::pre_processing_arg_t</a></div><div class="ttdeci">typename pre_processing_t::arguments_t pre_processing_arg_t</div><div class="ttdef"><b>Definition:</b> default_xmx_xe.hpp:167</div></div>
<div class="ttc" id="aclassgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda_html_ab416fdefe8eae85503350df137e1ab5f"><div class="ttname"><a href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#ab416fdefe8eae85503350df137e1ab5f">gpu::xetla::group::brgemm_t&lt; compute_policy_default_xmx&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::get_matC_offset_y</a></div><div class="ttdeci">static __XETLA_API int get_matC_offset_y(work_group_t &amp;g)</div><div class="ttdoc">Gets the subgroup-level tile offset y.</div><div class="ttdef"><b>Definition:</b> default_xmx_xe.hpp:236</div></div>
<div class="ttc" id="aclassgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda_html_afaa5f461539a500fc72cf6cef54dcf59"><div class="ttname"><a href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html#afaa5f461539a500fc72cf6cef54dcf59">gpu::xetla::group::brgemm_t&lt; compute_policy_default_xmx&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::operator()</a></div><div class="ttdeci">__XETLA_API KERNEL_FUNC void operator()(work_group_t &amp;g, matAcc_t &amp;matAcc, arguments_t args, uint32_t slm_base=0, uint32_t nbarrier_base=0)</div><div class="ttdoc">Main execution function for brgemm.</div><div class="ttdef"><b>Definition:</b> default_xmx_xe.hpp:272</div></div>
<div class="ttc" id="aclassgpu_1_1xetla_1_1group_1_1brgemm__t_html"><div class="ttname"><a href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">gpu::xetla::group::brgemm_t</a></div><div class="ttdoc">Brgemm functor.</div><div class="ttdef"><b>Definition:</b> api.hpp:50</div></div>
<div class="ttc" id="acommon_2core_2common_8hpp_html_a4894ef2f787a454434527ed8416177d9"><div class="ttname"><a href="common_2core_2common_8hpp.html#a4894ef2f787a454434527ed8416177d9">SW_BARRIER</a></div><div class="ttdeci">#define SW_BARRIER()</div><div class="ttdoc">SW_BARRIER, insert software scheduling barrier, for better code control.</div><div class="ttdef"><b>Definition:</b> common.hpp:256</div></div>
<div class="ttc" id="acommon_2core_2common_8hpp_html_a74bb62574ab90245bc499d3f1c7984c3"><div class="ttname"><a href="common_2core_2common_8hpp.html#a74bb62574ab90245bc499d3f1c7984c3">DEVICE_ASSERT</a></div><div class="ttdeci">#define DEVICE_ASSERT(c, s,...)</div><div class="ttdef"><b>Definition:</b> common.hpp:92</div></div>
<div class="ttc" id="acommon_2core_2common_8hpp_html_a9ed53999886ec13b86a4fe2e0fc16765"><div class="ttname"><a href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a></div><div class="ttdeci">#define __XETLA_API</div><div class="ttdef"><b>Definition:</b> common.hpp:43</div></div>
<div class="ttc" id="agroup__xetla__core__arch__config_html_gaa5a2713edb27d6fed88a3c61673556f1"><div class="ttname"><a href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu::xetla::gpu_arch</a></div><div class="ttdeci">gpu_arch</div><div class="ttdef"><b>Definition:</b> arch_config.hpp:28</div></div>
<div class="ttc" id="agroup__xetla__core__arch__config_html_ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130"><div class="ttname"><a href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu::xetla::gpu_arch::Xe</a></div><div class="ttdeci">@ Xe</div></div>
<div class="ttc" id="agroup__xetla__core_html_gafb2a0442e367d71b79a2f932d0d39c8b"><div class="ttname"><a href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a></div><div class="ttdeci">#define KERNEL_FUNC</div><div class="ttdoc">KERNEL_FUNC macro.</div><div class="ttdef"><b>Definition:</b> common.hpp:39</div></div>
<div class="ttc" id="agroup__xetla__util__named__barrier_html_ggaad562941909edcd788dd091e31841fe1a4c44b0011c9c00f486a2d65f1293de8f"><div class="ttname"><a href="group__xetla__util__named__barrier.html#ggaad562941909edcd788dd091e31841fe1a4c44b0011c9c00f486a2d65f1293de8f">gpu::xetla::nbarrier_role::producer_consumer</a></div><div class="ttdeci">@ producer_consumer</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_1_1group_html"><div class="ttname"><a href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a></div><div class="ttdef"><b>Definition:</b> compute_policy.hpp:24</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_1_1subgroup_html_a22a0afd860b0ea831449e77c19f36a4b"><div class="ttname"><a href="namespacegpu_1_1xetla_1_1subgroup.html#a22a0afd860b0ea831449e77c19f36a4b">gpu::xetla::subgroup::elemwise_cvt</a></div><div class="ttdeci">__XETLA_API std::enable_if_t&lt;(T_src::register_layout !=reg_layout::linear) &amp;&amp;(T_dst::register_layout !=reg_layout::linear) &amp;&amp;(T_src::block_size_y==T_dst::block_size_y) &amp;&amp;(T_src::block_size_x==T_dst::block_size_x) &amp;&amp;(T_src::tile_size_y==T_dst::tile_size_y) &amp;&amp;(T_src::tile_size_x==T_dst::tile_size_x)&gt; elemwise_cvt(T_dst &amp;dst, T_src &amp;src)</div><div class="ttdoc">Is the element wise data conversion, the src and dst tile should have the same layout.</div><div class="ttdef"><b>Definition:</b> op_function.hpp:41</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_1_1subgroup_html_afe3350c63d12dc44b15affbe4d5b5e90"><div class="ttname"><a href="namespacegpu_1_1xetla_1_1subgroup.html#afe3350c63d12dc44b15affbe4d5b5e90">gpu::xetla::subgroup::vnni_transform</a></div><div class="ttdeci">__XETLA_API std::enable_if_t&lt;(T_src::block_size_y==T_dst::block_size_y) &amp;&amp;(T_src::block_size_x==T_dst::block_size_x) &amp;&amp;(T_src::tile_size_y==T_dst::tile_size_y) &amp;&amp;(T_src::tile_size_x==T_dst::tile_size_x)&gt; vnni_transform(T_dst &amp;dst, T_src &amp;src)</div><div class="ttdoc">Changes vnni layout.</div><div class="ttdef"><b>Definition:</b> op_function.hpp:346</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a51137fd81d0d9d2156525a1e279432aa"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aa">gpu::xetla::reg_layout</a></div><div class="ttdeci">reg_layout</div><div class="ttdoc">tile layout in register linear: linear layout with one tile tiled: 2d block stacked in raster order v...</div><div class="ttdef"><b>Definition:</b> common.hpp:156</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">gpu::xetla::reg_layout::tiled</a></div><div class="ttdeci">@ tiled</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a51137fd81d0d9d2156525a1e279432aaa9c072496656f07aeb105a1bc09a218b5"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa9c072496656f07aeb105a1bc09a218b5">gpu::xetla::reg_layout::vnni_tiled</a></div><div class="ttdeci">@ vnni_tiled</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a7f225ed816e841c1d31414d872dae59d"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">gpu::xetla::mem_space</a></div><div class="ttdeci">mem_space</div><div class="ttdef"><b>Definition:</b> common.hpp:107</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">gpu::xetla::mem_space::local</a></div><div class="ttdeci">@ local</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a832cfdf6b64648b0f624ac1b636776d4ad3542ece75d3114721fa3a34198aae2a"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a832cfdf6b64648b0f624ac1b636776d4ad3542ece75d3114721fa3a34198aae2a">gpu::xetla::mma_engine::xmx</a></div><div class="ttdeci">@ xmx</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf"><div class="ttname"><a href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">gpu::xetla::msg_type::scatter</a></div><div class="ttdeci">@ scatter</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6"><div class="ttname"><a href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">gpu::xetla::msg_type::block_2d</a></div><div class="ttdeci">@ block_2d</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_acd7865b31b59cd433a5ff11bd6729628"><div class="ttname"><a href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628">gpu::xetla::tdesc_update_dir</a></div><div class="ttdeci">tdesc_update_dir</div><div class="ttdef"><b>Definition:</b> common.hpp:175</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_acd7865b31b59cd433a5ff11bd6729628a49c3c2d550aee86a32f48cc7036f300b"><div class="ttname"><a href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a49c3c2d550aee86a32f48cc7036f300b">gpu::xetla::tdesc_update_dir::y_dir</a></div><div class="ttdeci">@ y_dir</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9"><div class="ttname"><a href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">gpu::xetla::tdesc_update_dir::x_dir</a></div><div class="ttdeci">@ x_dir</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_af4a355a1806510c5515fad16f5910561"><div class="ttname"><a href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">gpu::xetla::mem_layout</a></div><div class="ttdeci">mem_layout</div><div class="ttdef"><b>Definition:</b> common.hpp:106</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704"><div class="ttname"><a href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">gpu::xetla::mem_layout::col_major</a></div><div class="ttdeci">@ col_major</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1arch__attr__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1arch__attr__t.html">gpu::xetla::arch_attr_t</a></div><div class="ttdef"><b>Definition:</b> arch_config.hpp:70</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91_html_a09de7051b264a36f1211c343ef7707ec"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91.html#a09de7051b264a36f1211c343ef7707ec">gpu::xetla::group::brgemm_t&lt; compute_policy_default_xmx&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::arguments_t::arguments_t</a></div><div class="ttdeci">arguments_t()=default</div><div class="ttdoc">Default construct.</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91_html_a5e8245ad8389fcbeafb749f618c44eec"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91.html#a5e8245ad8389fcbeafb749f618c44eec">gpu::xetla::group::brgemm_t&lt; compute_policy_default_xmx&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::arguments_t::matB_base_desc</a></div><div class="ttdeci">mem_desc_b_t matB_base_desc</div><div class="ttdoc">Is the memory description of matB, including base, shape and coordinate.</div><div class="ttdef"><b>Definition:</b> default_xmx_xe.hpp:175</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91_html_a7ea0c327cd15a49b36f887f35eedd3fe"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91.html#a7ea0c327cd15a49b36f887f35eedd3fe">gpu::xetla::group::brgemm_t&lt; compute_policy_default_xmx&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::arguments_t::inner_loop_count</a></div><div class="ttdeci">uint32_t inner_loop_count</div><div class="ttdoc">Is the total inner loop count required to compute the entire K-dim.</div><div class="ttdef"><b>Definition:</b> default_xmx_xe.hpp:177</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91_html_abd3926335357eaeee3c946d7e6b927f0"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91.html#abd3926335357eaeee3c946d7e6b927f0">gpu::xetla::group::brgemm_t&lt; compute_policy_default_xmx&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::arguments_t::init</a></div><div class="ttdeci">void init(mem_desc_a_t matA_desc, mem_desc_b_t matB_desc, uint32_t loop_count, pre_processing_arg_t args={})</div><div class="ttdoc">Explicit initialization function.</div><div class="ttdef"><b>Definition:</b> default_xmx_xe.hpp:216</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91_html_abdcd6f2f39e5222132739450ce953817"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91.html#abdcd6f2f39e5222132739450ce953817">gpu::xetla::group::brgemm_t&lt; compute_policy_default_xmx&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::arguments_t::pre_processing_args</a></div><div class="ttdeci">pre_processing_arg_t pre_processing_args</div><div class="ttdoc">Is the arguments for pre-processing functor.</div><div class="ttdef"><b>Definition:</b> default_xmx_xe.hpp:179</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91_html_ac9ed17872b88b87367007e3e000f41d1"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91.html#ac9ed17872b88b87367007e3e000f41d1">gpu::xetla::group::brgemm_t&lt; compute_policy_default_xmx&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::arguments_t::operator=</a></div><div class="ttdeci">arguments_t &amp; operator=(const arguments_t &amp;args)</div><div class="ttdef"><b>Definition:</b> default_xmx_xe.hpp:203</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91_html_ad7eaa524dbfb49f18609c87d8df1efd1"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91.html#ad7eaa524dbfb49f18609c87d8df1efd1">gpu::xetla::group::brgemm_t&lt; compute_policy_default_xmx&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::arguments_t::arguments_t</a></div><div class="ttdeci">arguments_t(const arguments_t &amp;args)</div><div class="ttdef"><b>Definition:</b> default_xmx_xe.hpp:198</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91_html_ada36623683a06bee7f378f193998d288"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91.html#ada36623683a06bee7f378f193998d288">gpu::xetla::group::brgemm_t&lt; compute_policy_default_xmx&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::arguments_t::matA_base_desc</a></div><div class="ttdeci">mem_desc_a_t matA_base_desc</div><div class="ttdoc">Is the memory description of matA, including base, shape and coordinate.</div><div class="ttdef"><b>Definition:</b> default_xmx_xe.hpp:173</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91_html_afd60716e9d5b242a25fc7d569a59fe70"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91.html#afd60716e9d5b242a25fc7d569a59fe70">gpu::xetla::group::brgemm_t&lt; compute_policy_default_xmx&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::arguments_t::arguments_t</a></div><div class="ttdeci">arguments_t(mem_desc_a_t matA_desc, mem_desc_b_t matB_desc, uint32_t loop_count, pre_processing_arg_t args={})</div><div class="ttdoc">Constructs a new arguments t object.</div><div class="ttdef"><b>Definition:</b> default_xmx_xe.hpp:189</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx_3_01compute__attr___00_01perf__tuni99772a0774107d5e4cbc4d748cebc11b_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx_3_01compute__attr___00_01perf__tuni99772a0774107d5e4cbc4d748cebc11b.html">gpu::xetla::group::compute_policy_default_xmx&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;</a></div><div class="ttdoc">Specialized for Xe architecture.</div><div class="ttdef"><b>Definition:</b> compute_policy.hpp:40</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx_3_01compute__attr___00_01perf__tuni99772a0774107d5e4cbc4d748cebc11b_html_a190846765ad3dcc2dd29c4087a9e00df"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx_3_01compute__attr___00_01perf__tuni99772a0774107d5e4cbc4d748cebc11b.html#a190846765ad3dcc2dd29c4087a9e00df">gpu::xetla::group::compute_policy_default_xmx&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;::dtype_mma_b</a></div><div class="ttdeci">typename compute_attr::dtype_b dtype_mma_b</div><div class="ttdef"><b>Definition:</b> compute_policy.hpp:49</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx_3_01compute__attr___00_01perf__tuni99772a0774107d5e4cbc4d748cebc11b_html_a82749fbd297c82d6d2eac0abe42b691a"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx_3_01compute__attr___00_01perf__tuni99772a0774107d5e4cbc4d748cebc11b.html#a82749fbd297c82d6d2eac0abe42b691a">gpu::xetla::group::compute_policy_default_xmx&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;::dtype_mma_acc</a></div><div class="ttdeci">typename compute_attr::dtype_acc dtype_mma_acc</div><div class="ttdef"><b>Definition:</b> compute_policy.hpp:47</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx_3_01compute__attr___00_01perf__tuni99772a0774107d5e4cbc4d748cebc11b_html_ab265bcac4156cefbe682806288140c3c"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx_3_01compute__attr___00_01perf__tuni99772a0774107d5e4cbc4d748cebc11b.html#ab265bcac4156cefbe682806288140c3c">gpu::xetla::group::compute_policy_default_xmx&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;::dtype_mma_a</a></div><div class="ttdeci">typename compute_attr::dtype_a dtype_mma_a</div><div class="ttdef"><b>Definition:</b> compute_policy.hpp:48</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">gpu::xetla::group::compute_policy_default_xmx</a></div><div class="ttdoc">Compute policy for xmx engine.</div><div class="ttdef"><b>Definition:</b> compute_policy.hpp:35</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1limitation_1_1brgemm_1_1default__xmx_1_1check__dtype__default__xmx__xe_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1limitation_1_1brgemm_1_1default__xmx_1_1check__dtype__default__xmx__xe.html">gpu::xetla::limitation::brgemm::default_xmx::check_dtype_default_xmx_xe</a></div><div class="ttdef"><b>Definition:</b> limitation.hpp:103</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1limitation_1_1brgemm_1_1default__xmx_1_1check__memory__default__xmx__xe_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1limitation_1_1brgemm_1_1default__xmx_1_1check__memory__default__xmx__xe.html">gpu::xetla::limitation::brgemm::default_xmx::check_memory_default_xmx_xe</a></div><div class="ttdef"><b>Definition:</b> limitation.hpp:121</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1limitation_1_1brgemm_1_1default__xmx_1_1check__tile__size__default__xmx__xe_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1limitation_1_1brgemm_1_1default__xmx_1_1check__tile__size__default__xmx__xe.html">gpu::xetla::limitation::brgemm::default_xmx::check_tile_size_default_xmx_xe</a></div><div class="ttdef"><b>Definition:</b> limitation.hpp:138</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a></div><div class="ttdoc">Is to illustrate the memory information.</div><div class="ttdef"><b>Definition:</b> api.hpp:46</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">gpu::xetla::subgroup::prefetch_payload_t</a></div><div class="ttdoc">Is to illustrate the memory information to prefetch data to cache.</div><div class="ttdef"><b>Definition:</b> api.hpp:58</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1tile__desc__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">gpu::xetla::subgroup::tile_desc_t</a></div><div class="ttdoc">Is to illustrate the tile information about a sub matrix.</div><div class="ttdef"><b>Definition:</b> api.hpp:69</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t.html">gpu::xetla::subgroup::tile_mma_t</a></div><div class="ttdoc">Is the xetla tile mma operation definition API.</div><div class="ttdef"><b>Definition:</b> api.hpp:35</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1tile__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">gpu::xetla::subgroup::tile_t</a></div><div class="ttdoc">Is a struct contains some register file.</div><div class="ttdef"><b>Definition:</b> api.hpp:104</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1tile__t_html_ae57b95dfb6c6ccf59b2fbf440e5b635a"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#ae57b95dfb6c6ccf59b2fbf440e5b635a">gpu::xetla::subgroup::tile_t::init</a></div><div class="ttdeci">__XETLA_API void init(native_type_t&lt; dtype &gt; val)</div><div class="ttdef"><b>Definition:</b> api.hpp:118</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1xetla__nbarrier__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html">gpu::xetla::xetla_nbarrier_t</a></div><div class="ttdoc">xetla nbarrier definition API.</div><div class="ttdef"><b>Definition:</b> raw_send_nbarrier.hpp:42</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1xetla__nbarrier__t_html_a28d22036b1843c45ba25cc070646dc00"><div class="ttname"><a href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#a28d22036b1843c45ba25cc070646dc00">gpu::xetla::xetla_nbarrier_t::arrive_wait</a></div><div class="ttdeci">__XETLA_API void arrive_wait()</div><div class="ttdoc">named barrier signal from subgroup.</div><div class="ttdef"><b>Definition:</b> raw_send_nbarrier.hpp:79</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1xetla__nbarrier__t_html_aadcb3c9fab48cd482e554357fdef4ae0"><div class="ttname"><a href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#aadcb3c9fab48cd482e554357fdef4ae0">gpu::xetla::xetla_nbarrier_t::wait</a></div><div class="ttdeci">__XETLA_API void wait()</div><div class="ttdoc">named barrier wait within subgroup.</div><div class="ttdef"><b>Definition:</b> raw_send_nbarrier.hpp:75</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1xetla__nbarrier__t_html_ae77b04d911300020ab3dff5f9d4f9d54"><div class="ttname"><a href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#ae77b04d911300020ab3dff5f9d4f9d54">gpu::xetla::xetla_nbarrier_t::init_nbarrier</a></div><div class="ttdeci">__XETLA_API void init_nbarrier(uint8_t nbarrier_id, nbarrier_role role=nbarrier_role::producer_consumer)</div><div class="ttdef"><b>Definition:</b> raw_send_nbarrier.hpp:54</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1xetla__nbarrier__t_html_af5d567e056aac620a2b7f0728ba5c490"><div class="ttname"><a href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#af5d567e056aac620a2b7f0728ba5c490">gpu::xetla::xetla_nbarrier_t::arrive</a></div><div class="ttdeci">__XETLA_API void arrive()</div><div class="ttdoc">named barrier signal from subgroup.</div><div class="ttdef"><b>Definition:</b> raw_send_nbarrier.hpp:64</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_a9a5b087e2fab9b66c5792b9867db3d8.html">group</a></li><li class="navelem"><a class="el" href="dir_6acbf26f96a02940f7fe5c0c6fdf520a.html">brgemm</a></li><li class="navelem"><a class="el" href="dir_2ee5e2d47419a2f77a49dd98c3b55e58.html">impl</a></li><li class="navelem"><a class="el" href="default__xmx__xe_8hpp.html">default_xmx_xe.hpp</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5 </li>
  </ul>
</div>
</body>
</html>
