/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:14:00 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_BVNF_INTR2_16_H__
#define BCHP_BVNF_INTR2_16_H__

/***************************************************************************
 *BVNF_INTR2_16 - BVN Front Interrupt Controller 16 (RDC Triggers _95_64_ to CPU) Registers
 ***************************************************************************/
#define BCHP_BVNF_INTR2_16_R5F_STATUS            0x00604000 /* [RO] R5f interrupt Status Register */
#define BCHP_BVNF_INTR2_16_R5F_SET               0x00604004 /* [WO] R5f interrupt Set Register */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR             0x00604008 /* [WO] R5f interrupt Clear Register */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS       0x0060400c /* [RO] R5f interrupt Mask Status Register */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET          0x00604010 /* [WO] R5f interrupt Mask Set Register */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR        0x00604014 /* [WO] R5f interrupt Mask Clear Register */
#define BCHP_BVNF_INTR2_16_PCI_STATUS            0x00604018 /* [RO] PCI interrupt Status Register */
#define BCHP_BVNF_INTR2_16_PCI_SET               0x0060401c /* [WO] PCI interrupt Set Register */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR             0x00604020 /* [WO] PCI interrupt Clear Register */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS       0x00604024 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET          0x00604028 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR        0x0060402c /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *R5F_STATUS - R5f interrupt Status Register
 ***************************************************************************/
/* BVNF_INTR2_16 :: R5F_STATUS :: RDC_TRIG_95_INTR [31:31] */
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_95_INTR_MASK        0x80000000
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_95_INTR_SHIFT       31
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_95_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: R5F_STATUS :: RDC_TRIG_94_INTR [30:30] */
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_94_INTR_MASK        0x40000000
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_94_INTR_SHIFT       30
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_94_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: R5F_STATUS :: RDC_TRIG_93_INTR [29:29] */
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_93_INTR_MASK        0x20000000
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_93_INTR_SHIFT       29
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_93_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: R5F_STATUS :: RDC_TRIG_92_INTR [28:28] */
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_92_INTR_MASK        0x10000000
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_92_INTR_SHIFT       28
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_92_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: R5F_STATUS :: RDC_TRIG_91_INTR [27:27] */
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_91_INTR_MASK        0x08000000
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_91_INTR_SHIFT       27
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_91_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: R5F_STATUS :: RDC_TRIG_90_INTR [26:26] */
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_90_INTR_MASK        0x04000000
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_90_INTR_SHIFT       26
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_90_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: R5F_STATUS :: RDC_TRIG_89_INTR [25:25] */
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_89_INTR_MASK        0x02000000
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_89_INTR_SHIFT       25
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_89_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: R5F_STATUS :: RDC_TRIG_88_INTR [24:24] */
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_88_INTR_MASK        0x01000000
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_88_INTR_SHIFT       24
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_88_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: R5F_STATUS :: RDC_TRIG_87_INTR [23:23] */
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_87_INTR_MASK        0x00800000
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_87_INTR_SHIFT       23
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_87_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: R5F_STATUS :: RDC_TRIG_86_INTR [22:22] */
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_86_INTR_MASK        0x00400000
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_86_INTR_SHIFT       22
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_86_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: R5F_STATUS :: RDC_TRIG_85_INTR [21:21] */
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_85_INTR_MASK        0x00200000
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_85_INTR_SHIFT       21
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_85_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: R5F_STATUS :: RDC_TRIG_84_INTR [20:20] */
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_84_INTR_MASK        0x00100000
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_84_INTR_SHIFT       20
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_84_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: R5F_STATUS :: RDC_TRIG_83_INTR [19:19] */
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_83_INTR_MASK        0x00080000
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_83_INTR_SHIFT       19
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_83_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: R5F_STATUS :: RDC_TRIG_82_INTR [18:18] */
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_82_INTR_MASK        0x00040000
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_82_INTR_SHIFT       18
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_82_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: R5F_STATUS :: RDC_TRIG_81_INTR [17:17] */
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_81_INTR_MASK        0x00020000
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_81_INTR_SHIFT       17
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_81_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: R5F_STATUS :: RDC_TRIG_80_INTR [16:16] */
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_80_INTR_MASK        0x00010000
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_80_INTR_SHIFT       16
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_80_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: R5F_STATUS :: RDC_TRIG_79_INTR [15:15] */
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_79_INTR_MASK        0x00008000
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_79_INTR_SHIFT       15
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_79_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: R5F_STATUS :: RDC_TRIG_78_INTR [14:14] */
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_78_INTR_MASK        0x00004000
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_78_INTR_SHIFT       14
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_78_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: R5F_STATUS :: RDC_TRIG_77_INTR [13:13] */
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_77_INTR_MASK        0x00002000
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_77_INTR_SHIFT       13
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_77_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: R5F_STATUS :: RDC_TRIG_76_INTR [12:12] */
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_76_INTR_MASK        0x00001000
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_76_INTR_SHIFT       12
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_76_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: R5F_STATUS :: RDC_TRIG_75_INTR [11:11] */
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_75_INTR_MASK        0x00000800
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_75_INTR_SHIFT       11
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_75_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: R5F_STATUS :: RDC_TRIG_74_INTR [10:10] */
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_74_INTR_MASK        0x00000400
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_74_INTR_SHIFT       10
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_74_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: R5F_STATUS :: RDC_TRIG_73_INTR [09:09] */
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_73_INTR_MASK        0x00000200
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_73_INTR_SHIFT       9
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_73_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: R5F_STATUS :: RDC_TRIG_72_INTR [08:08] */
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_72_INTR_MASK        0x00000100
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_72_INTR_SHIFT       8
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_72_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: R5F_STATUS :: RDC_TRIG_71_INTR [07:07] */
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_71_INTR_MASK        0x00000080
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_71_INTR_SHIFT       7
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_71_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: R5F_STATUS :: RDC_TRIG_70_INTR [06:06] */
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_70_INTR_MASK        0x00000040
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_70_INTR_SHIFT       6
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_70_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: R5F_STATUS :: RDC_TRIG_69_INTR [05:05] */
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_69_INTR_MASK        0x00000020
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_69_INTR_SHIFT       5
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_69_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: R5F_STATUS :: RDC_TRIG_68_INTR [04:04] */
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_68_INTR_MASK        0x00000010
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_68_INTR_SHIFT       4
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_68_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: R5F_STATUS :: RDC_TRIG_67_INTR [03:03] */
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_67_INTR_MASK        0x00000008
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_67_INTR_SHIFT       3
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_67_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: R5F_STATUS :: RDC_TRIG_66_INTR [02:02] */
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_66_INTR_MASK        0x00000004
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_66_INTR_SHIFT       2
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_66_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: R5F_STATUS :: RDC_TRIG_65_INTR [01:01] */
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_65_INTR_MASK        0x00000002
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_65_INTR_SHIFT       1
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_65_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: R5F_STATUS :: RDC_TRIG_64_INTR [00:00] */
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_64_INTR_MASK        0x00000001
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_64_INTR_SHIFT       0
#define BCHP_BVNF_INTR2_16_R5F_STATUS_RDC_TRIG_64_INTR_DEFAULT     0x00000000

/***************************************************************************
 *R5F_SET - R5f interrupt Set Register
 ***************************************************************************/
/* BVNF_INTR2_16 :: R5F_SET :: RDC_TRIG_95_INTR [31:31] */
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_95_INTR_MASK           0x80000000
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_95_INTR_SHIFT          31
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_95_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: R5F_SET :: RDC_TRIG_94_INTR [30:30] */
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_94_INTR_MASK           0x40000000
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_94_INTR_SHIFT          30
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_94_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: R5F_SET :: RDC_TRIG_93_INTR [29:29] */
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_93_INTR_MASK           0x20000000
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_93_INTR_SHIFT          29
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_93_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: R5F_SET :: RDC_TRIG_92_INTR [28:28] */
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_92_INTR_MASK           0x10000000
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_92_INTR_SHIFT          28
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_92_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: R5F_SET :: RDC_TRIG_91_INTR [27:27] */
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_91_INTR_MASK           0x08000000
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_91_INTR_SHIFT          27
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_91_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: R5F_SET :: RDC_TRIG_90_INTR [26:26] */
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_90_INTR_MASK           0x04000000
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_90_INTR_SHIFT          26
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_90_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: R5F_SET :: RDC_TRIG_89_INTR [25:25] */
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_89_INTR_MASK           0x02000000
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_89_INTR_SHIFT          25
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_89_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: R5F_SET :: RDC_TRIG_88_INTR [24:24] */
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_88_INTR_MASK           0x01000000
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_88_INTR_SHIFT          24
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_88_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: R5F_SET :: RDC_TRIG_87_INTR [23:23] */
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_87_INTR_MASK           0x00800000
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_87_INTR_SHIFT          23
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_87_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: R5F_SET :: RDC_TRIG_86_INTR [22:22] */
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_86_INTR_MASK           0x00400000
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_86_INTR_SHIFT          22
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_86_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: R5F_SET :: RDC_TRIG_85_INTR [21:21] */
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_85_INTR_MASK           0x00200000
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_85_INTR_SHIFT          21
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_85_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: R5F_SET :: RDC_TRIG_84_INTR [20:20] */
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_84_INTR_MASK           0x00100000
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_84_INTR_SHIFT          20
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_84_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: R5F_SET :: RDC_TRIG_83_INTR [19:19] */
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_83_INTR_MASK           0x00080000
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_83_INTR_SHIFT          19
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_83_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: R5F_SET :: RDC_TRIG_82_INTR [18:18] */
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_82_INTR_MASK           0x00040000
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_82_INTR_SHIFT          18
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_82_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: R5F_SET :: RDC_TRIG_81_INTR [17:17] */
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_81_INTR_MASK           0x00020000
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_81_INTR_SHIFT          17
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_81_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: R5F_SET :: RDC_TRIG_80_INTR [16:16] */
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_80_INTR_MASK           0x00010000
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_80_INTR_SHIFT          16
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_80_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: R5F_SET :: RDC_TRIG_79_INTR [15:15] */
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_79_INTR_MASK           0x00008000
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_79_INTR_SHIFT          15
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_79_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: R5F_SET :: RDC_TRIG_78_INTR [14:14] */
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_78_INTR_MASK           0x00004000
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_78_INTR_SHIFT          14
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_78_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: R5F_SET :: RDC_TRIG_77_INTR [13:13] */
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_77_INTR_MASK           0x00002000
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_77_INTR_SHIFT          13
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_77_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: R5F_SET :: RDC_TRIG_76_INTR [12:12] */
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_76_INTR_MASK           0x00001000
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_76_INTR_SHIFT          12
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_76_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: R5F_SET :: RDC_TRIG_75_INTR [11:11] */
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_75_INTR_MASK           0x00000800
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_75_INTR_SHIFT          11
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_75_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: R5F_SET :: RDC_TRIG_74_INTR [10:10] */
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_74_INTR_MASK           0x00000400
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_74_INTR_SHIFT          10
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_74_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: R5F_SET :: RDC_TRIG_73_INTR [09:09] */
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_73_INTR_MASK           0x00000200
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_73_INTR_SHIFT          9
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_73_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: R5F_SET :: RDC_TRIG_72_INTR [08:08] */
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_72_INTR_MASK           0x00000100
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_72_INTR_SHIFT          8
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_72_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: R5F_SET :: RDC_TRIG_71_INTR [07:07] */
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_71_INTR_MASK           0x00000080
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_71_INTR_SHIFT          7
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_71_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: R5F_SET :: RDC_TRIG_70_INTR [06:06] */
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_70_INTR_MASK           0x00000040
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_70_INTR_SHIFT          6
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_70_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: R5F_SET :: RDC_TRIG_69_INTR [05:05] */
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_69_INTR_MASK           0x00000020
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_69_INTR_SHIFT          5
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_69_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: R5F_SET :: RDC_TRIG_68_INTR [04:04] */
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_68_INTR_MASK           0x00000010
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_68_INTR_SHIFT          4
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_68_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: R5F_SET :: RDC_TRIG_67_INTR [03:03] */
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_67_INTR_MASK           0x00000008
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_67_INTR_SHIFT          3
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_67_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: R5F_SET :: RDC_TRIG_66_INTR [02:02] */
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_66_INTR_MASK           0x00000004
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_66_INTR_SHIFT          2
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_66_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: R5F_SET :: RDC_TRIG_65_INTR [01:01] */
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_65_INTR_MASK           0x00000002
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_65_INTR_SHIFT          1
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_65_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: R5F_SET :: RDC_TRIG_64_INTR [00:00] */
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_64_INTR_MASK           0x00000001
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_64_INTR_SHIFT          0
#define BCHP_BVNF_INTR2_16_R5F_SET_RDC_TRIG_64_INTR_DEFAULT        0x00000000

/***************************************************************************
 *R5F_CLEAR - R5f interrupt Clear Register
 ***************************************************************************/
/* BVNF_INTR2_16 :: R5F_CLEAR :: RDC_TRIG_95_INTR [31:31] */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_95_INTR_MASK         0x80000000
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_95_INTR_SHIFT        31
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_95_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: R5F_CLEAR :: RDC_TRIG_94_INTR [30:30] */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_94_INTR_MASK         0x40000000
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_94_INTR_SHIFT        30
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_94_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: R5F_CLEAR :: RDC_TRIG_93_INTR [29:29] */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_93_INTR_MASK         0x20000000
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_93_INTR_SHIFT        29
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_93_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: R5F_CLEAR :: RDC_TRIG_92_INTR [28:28] */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_92_INTR_MASK         0x10000000
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_92_INTR_SHIFT        28
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_92_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: R5F_CLEAR :: RDC_TRIG_91_INTR [27:27] */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_91_INTR_MASK         0x08000000
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_91_INTR_SHIFT        27
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_91_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: R5F_CLEAR :: RDC_TRIG_90_INTR [26:26] */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_90_INTR_MASK         0x04000000
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_90_INTR_SHIFT        26
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_90_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: R5F_CLEAR :: RDC_TRIG_89_INTR [25:25] */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_89_INTR_MASK         0x02000000
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_89_INTR_SHIFT        25
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_89_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: R5F_CLEAR :: RDC_TRIG_88_INTR [24:24] */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_88_INTR_MASK         0x01000000
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_88_INTR_SHIFT        24
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_88_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: R5F_CLEAR :: RDC_TRIG_87_INTR [23:23] */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_87_INTR_MASK         0x00800000
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_87_INTR_SHIFT        23
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_87_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: R5F_CLEAR :: RDC_TRIG_86_INTR [22:22] */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_86_INTR_MASK         0x00400000
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_86_INTR_SHIFT        22
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_86_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: R5F_CLEAR :: RDC_TRIG_85_INTR [21:21] */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_85_INTR_MASK         0x00200000
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_85_INTR_SHIFT        21
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_85_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: R5F_CLEAR :: RDC_TRIG_84_INTR [20:20] */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_84_INTR_MASK         0x00100000
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_84_INTR_SHIFT        20
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_84_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: R5F_CLEAR :: RDC_TRIG_83_INTR [19:19] */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_83_INTR_MASK         0x00080000
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_83_INTR_SHIFT        19
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_83_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: R5F_CLEAR :: RDC_TRIG_82_INTR [18:18] */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_82_INTR_MASK         0x00040000
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_82_INTR_SHIFT        18
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_82_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: R5F_CLEAR :: RDC_TRIG_81_INTR [17:17] */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_81_INTR_MASK         0x00020000
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_81_INTR_SHIFT        17
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_81_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: R5F_CLEAR :: RDC_TRIG_80_INTR [16:16] */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_80_INTR_MASK         0x00010000
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_80_INTR_SHIFT        16
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_80_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: R5F_CLEAR :: RDC_TRIG_79_INTR [15:15] */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_79_INTR_MASK         0x00008000
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_79_INTR_SHIFT        15
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_79_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: R5F_CLEAR :: RDC_TRIG_78_INTR [14:14] */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_78_INTR_MASK         0x00004000
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_78_INTR_SHIFT        14
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_78_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: R5F_CLEAR :: RDC_TRIG_77_INTR [13:13] */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_77_INTR_MASK         0x00002000
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_77_INTR_SHIFT        13
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_77_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: R5F_CLEAR :: RDC_TRIG_76_INTR [12:12] */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_76_INTR_MASK         0x00001000
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_76_INTR_SHIFT        12
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_76_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: R5F_CLEAR :: RDC_TRIG_75_INTR [11:11] */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_75_INTR_MASK         0x00000800
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_75_INTR_SHIFT        11
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_75_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: R5F_CLEAR :: RDC_TRIG_74_INTR [10:10] */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_74_INTR_MASK         0x00000400
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_74_INTR_SHIFT        10
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_74_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: R5F_CLEAR :: RDC_TRIG_73_INTR [09:09] */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_73_INTR_MASK         0x00000200
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_73_INTR_SHIFT        9
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_73_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: R5F_CLEAR :: RDC_TRIG_72_INTR [08:08] */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_72_INTR_MASK         0x00000100
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_72_INTR_SHIFT        8
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_72_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: R5F_CLEAR :: RDC_TRIG_71_INTR [07:07] */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_71_INTR_MASK         0x00000080
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_71_INTR_SHIFT        7
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_71_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: R5F_CLEAR :: RDC_TRIG_70_INTR [06:06] */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_70_INTR_MASK         0x00000040
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_70_INTR_SHIFT        6
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_70_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: R5F_CLEAR :: RDC_TRIG_69_INTR [05:05] */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_69_INTR_MASK         0x00000020
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_69_INTR_SHIFT        5
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_69_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: R5F_CLEAR :: RDC_TRIG_68_INTR [04:04] */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_68_INTR_MASK         0x00000010
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_68_INTR_SHIFT        4
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_68_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: R5F_CLEAR :: RDC_TRIG_67_INTR [03:03] */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_67_INTR_MASK         0x00000008
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_67_INTR_SHIFT        3
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_67_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: R5F_CLEAR :: RDC_TRIG_66_INTR [02:02] */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_66_INTR_MASK         0x00000004
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_66_INTR_SHIFT        2
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_66_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: R5F_CLEAR :: RDC_TRIG_65_INTR [01:01] */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_65_INTR_MASK         0x00000002
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_65_INTR_SHIFT        1
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_65_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: R5F_CLEAR :: RDC_TRIG_64_INTR [00:00] */
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_64_INTR_MASK         0x00000001
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_64_INTR_SHIFT        0
#define BCHP_BVNF_INTR2_16_R5F_CLEAR_RDC_TRIG_64_INTR_DEFAULT      0x00000000

/***************************************************************************
 *R5F_MASK_STATUS - R5f interrupt Mask Status Register
 ***************************************************************************/
/* BVNF_INTR2_16 :: R5F_MASK_STATUS :: RDC_TRIG_95_INTR [31:31] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_95_INTR_MASK   0x80000000
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_95_INTR_SHIFT  31
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_95_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_STATUS :: RDC_TRIG_94_INTR [30:30] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_94_INTR_MASK   0x40000000
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_94_INTR_SHIFT  30
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_94_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_STATUS :: RDC_TRIG_93_INTR [29:29] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_93_INTR_MASK   0x20000000
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_93_INTR_SHIFT  29
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_93_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_STATUS :: RDC_TRIG_92_INTR [28:28] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_92_INTR_MASK   0x10000000
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_92_INTR_SHIFT  28
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_92_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_STATUS :: RDC_TRIG_91_INTR [27:27] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_91_INTR_MASK   0x08000000
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_91_INTR_SHIFT  27
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_91_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_STATUS :: RDC_TRIG_90_INTR [26:26] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_90_INTR_MASK   0x04000000
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_90_INTR_SHIFT  26
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_90_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_STATUS :: RDC_TRIG_89_INTR [25:25] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_89_INTR_MASK   0x02000000
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_89_INTR_SHIFT  25
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_89_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_STATUS :: RDC_TRIG_88_INTR [24:24] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_88_INTR_MASK   0x01000000
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_88_INTR_SHIFT  24
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_88_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_STATUS :: RDC_TRIG_87_INTR [23:23] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_87_INTR_MASK   0x00800000
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_87_INTR_SHIFT  23
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_87_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_STATUS :: RDC_TRIG_86_INTR [22:22] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_86_INTR_MASK   0x00400000
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_86_INTR_SHIFT  22
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_86_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_STATUS :: RDC_TRIG_85_INTR [21:21] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_85_INTR_MASK   0x00200000
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_85_INTR_SHIFT  21
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_85_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_STATUS :: RDC_TRIG_84_INTR [20:20] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_84_INTR_MASK   0x00100000
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_84_INTR_SHIFT  20
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_84_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_STATUS :: RDC_TRIG_83_INTR [19:19] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_83_INTR_MASK   0x00080000
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_83_INTR_SHIFT  19
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_83_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_STATUS :: RDC_TRIG_82_INTR [18:18] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_82_INTR_MASK   0x00040000
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_82_INTR_SHIFT  18
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_82_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_STATUS :: RDC_TRIG_81_INTR [17:17] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_81_INTR_MASK   0x00020000
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_81_INTR_SHIFT  17
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_81_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_STATUS :: RDC_TRIG_80_INTR [16:16] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_80_INTR_MASK   0x00010000
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_80_INTR_SHIFT  16
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_80_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_STATUS :: RDC_TRIG_79_INTR [15:15] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_79_INTR_MASK   0x00008000
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_79_INTR_SHIFT  15
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_79_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_STATUS :: RDC_TRIG_78_INTR [14:14] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_78_INTR_MASK   0x00004000
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_78_INTR_SHIFT  14
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_78_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_STATUS :: RDC_TRIG_77_INTR [13:13] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_77_INTR_MASK   0x00002000
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_77_INTR_SHIFT  13
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_77_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_STATUS :: RDC_TRIG_76_INTR [12:12] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_76_INTR_MASK   0x00001000
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_76_INTR_SHIFT  12
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_76_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_STATUS :: RDC_TRIG_75_INTR [11:11] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_75_INTR_MASK   0x00000800
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_75_INTR_SHIFT  11
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_75_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_STATUS :: RDC_TRIG_74_INTR [10:10] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_74_INTR_MASK   0x00000400
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_74_INTR_SHIFT  10
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_74_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_STATUS :: RDC_TRIG_73_INTR [09:09] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_73_INTR_MASK   0x00000200
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_73_INTR_SHIFT  9
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_73_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_STATUS :: RDC_TRIG_72_INTR [08:08] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_72_INTR_MASK   0x00000100
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_72_INTR_SHIFT  8
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_72_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_STATUS :: RDC_TRIG_71_INTR [07:07] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_71_INTR_MASK   0x00000080
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_71_INTR_SHIFT  7
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_71_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_STATUS :: RDC_TRIG_70_INTR [06:06] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_70_INTR_MASK   0x00000040
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_70_INTR_SHIFT  6
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_70_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_STATUS :: RDC_TRIG_69_INTR [05:05] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_69_INTR_MASK   0x00000020
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_69_INTR_SHIFT  5
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_69_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_STATUS :: RDC_TRIG_68_INTR [04:04] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_68_INTR_MASK   0x00000010
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_68_INTR_SHIFT  4
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_68_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_STATUS :: RDC_TRIG_67_INTR [03:03] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_67_INTR_MASK   0x00000008
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_67_INTR_SHIFT  3
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_67_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_STATUS :: RDC_TRIG_66_INTR [02:02] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_66_INTR_MASK   0x00000004
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_66_INTR_SHIFT  2
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_66_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_STATUS :: RDC_TRIG_65_INTR [01:01] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_65_INTR_MASK   0x00000002
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_65_INTR_SHIFT  1
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_65_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_STATUS :: RDC_TRIG_64_INTR [00:00] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_64_INTR_MASK   0x00000001
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_64_INTR_SHIFT  0
#define BCHP_BVNF_INTR2_16_R5F_MASK_STATUS_RDC_TRIG_64_INTR_DEFAULT 0x00000001

/***************************************************************************
 *R5F_MASK_SET - R5f interrupt Mask Set Register
 ***************************************************************************/
/* BVNF_INTR2_16 :: R5F_MASK_SET :: RDC_TRIG_95_INTR [31:31] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_95_INTR_MASK      0x80000000
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_95_INTR_SHIFT     31
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_95_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_SET :: RDC_TRIG_94_INTR [30:30] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_94_INTR_MASK      0x40000000
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_94_INTR_SHIFT     30
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_94_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_SET :: RDC_TRIG_93_INTR [29:29] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_93_INTR_MASK      0x20000000
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_93_INTR_SHIFT     29
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_93_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_SET :: RDC_TRIG_92_INTR [28:28] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_92_INTR_MASK      0x10000000
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_92_INTR_SHIFT     28
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_92_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_SET :: RDC_TRIG_91_INTR [27:27] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_91_INTR_MASK      0x08000000
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_91_INTR_SHIFT     27
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_91_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_SET :: RDC_TRIG_90_INTR [26:26] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_90_INTR_MASK      0x04000000
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_90_INTR_SHIFT     26
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_90_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_SET :: RDC_TRIG_89_INTR [25:25] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_89_INTR_MASK      0x02000000
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_89_INTR_SHIFT     25
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_89_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_SET :: RDC_TRIG_88_INTR [24:24] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_88_INTR_MASK      0x01000000
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_88_INTR_SHIFT     24
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_88_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_SET :: RDC_TRIG_87_INTR [23:23] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_87_INTR_MASK      0x00800000
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_87_INTR_SHIFT     23
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_87_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_SET :: RDC_TRIG_86_INTR [22:22] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_86_INTR_MASK      0x00400000
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_86_INTR_SHIFT     22
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_86_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_SET :: RDC_TRIG_85_INTR [21:21] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_85_INTR_MASK      0x00200000
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_85_INTR_SHIFT     21
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_85_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_SET :: RDC_TRIG_84_INTR [20:20] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_84_INTR_MASK      0x00100000
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_84_INTR_SHIFT     20
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_84_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_SET :: RDC_TRIG_83_INTR [19:19] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_83_INTR_MASK      0x00080000
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_83_INTR_SHIFT     19
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_83_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_SET :: RDC_TRIG_82_INTR [18:18] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_82_INTR_MASK      0x00040000
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_82_INTR_SHIFT     18
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_82_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_SET :: RDC_TRIG_81_INTR [17:17] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_81_INTR_MASK      0x00020000
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_81_INTR_SHIFT     17
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_81_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_SET :: RDC_TRIG_80_INTR [16:16] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_80_INTR_MASK      0x00010000
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_80_INTR_SHIFT     16
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_80_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_SET :: RDC_TRIG_79_INTR [15:15] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_79_INTR_MASK      0x00008000
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_79_INTR_SHIFT     15
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_79_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_SET :: RDC_TRIG_78_INTR [14:14] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_78_INTR_MASK      0x00004000
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_78_INTR_SHIFT     14
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_78_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_SET :: RDC_TRIG_77_INTR [13:13] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_77_INTR_MASK      0x00002000
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_77_INTR_SHIFT     13
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_77_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_SET :: RDC_TRIG_76_INTR [12:12] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_76_INTR_MASK      0x00001000
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_76_INTR_SHIFT     12
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_76_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_SET :: RDC_TRIG_75_INTR [11:11] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_75_INTR_MASK      0x00000800
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_75_INTR_SHIFT     11
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_75_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_SET :: RDC_TRIG_74_INTR [10:10] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_74_INTR_MASK      0x00000400
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_74_INTR_SHIFT     10
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_74_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_SET :: RDC_TRIG_73_INTR [09:09] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_73_INTR_MASK      0x00000200
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_73_INTR_SHIFT     9
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_73_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_SET :: RDC_TRIG_72_INTR [08:08] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_72_INTR_MASK      0x00000100
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_72_INTR_SHIFT     8
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_72_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_SET :: RDC_TRIG_71_INTR [07:07] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_71_INTR_MASK      0x00000080
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_71_INTR_SHIFT     7
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_71_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_SET :: RDC_TRIG_70_INTR [06:06] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_70_INTR_MASK      0x00000040
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_70_INTR_SHIFT     6
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_70_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_SET :: RDC_TRIG_69_INTR [05:05] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_69_INTR_MASK      0x00000020
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_69_INTR_SHIFT     5
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_69_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_SET :: RDC_TRIG_68_INTR [04:04] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_68_INTR_MASK      0x00000010
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_68_INTR_SHIFT     4
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_68_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_SET :: RDC_TRIG_67_INTR [03:03] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_67_INTR_MASK      0x00000008
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_67_INTR_SHIFT     3
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_67_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_SET :: RDC_TRIG_66_INTR [02:02] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_66_INTR_MASK      0x00000004
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_66_INTR_SHIFT     2
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_66_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_SET :: RDC_TRIG_65_INTR [01:01] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_65_INTR_MASK      0x00000002
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_65_INTR_SHIFT     1
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_65_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_SET :: RDC_TRIG_64_INTR [00:00] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_64_INTR_MASK      0x00000001
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_64_INTR_SHIFT     0
#define BCHP_BVNF_INTR2_16_R5F_MASK_SET_RDC_TRIG_64_INTR_DEFAULT   0x00000001

/***************************************************************************
 *R5F_MASK_CLEAR - R5f interrupt Mask Clear Register
 ***************************************************************************/
/* BVNF_INTR2_16 :: R5F_MASK_CLEAR :: RDC_TRIG_95_INTR [31:31] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_95_INTR_MASK    0x80000000
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_95_INTR_SHIFT   31
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_95_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_CLEAR :: RDC_TRIG_94_INTR [30:30] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_94_INTR_MASK    0x40000000
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_94_INTR_SHIFT   30
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_94_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_CLEAR :: RDC_TRIG_93_INTR [29:29] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_93_INTR_MASK    0x20000000
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_93_INTR_SHIFT   29
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_93_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_CLEAR :: RDC_TRIG_92_INTR [28:28] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_92_INTR_MASK    0x10000000
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_92_INTR_SHIFT   28
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_92_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_CLEAR :: RDC_TRIG_91_INTR [27:27] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_91_INTR_MASK    0x08000000
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_91_INTR_SHIFT   27
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_91_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_CLEAR :: RDC_TRIG_90_INTR [26:26] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_90_INTR_MASK    0x04000000
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_90_INTR_SHIFT   26
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_90_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_CLEAR :: RDC_TRIG_89_INTR [25:25] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_89_INTR_MASK    0x02000000
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_89_INTR_SHIFT   25
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_89_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_CLEAR :: RDC_TRIG_88_INTR [24:24] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_88_INTR_MASK    0x01000000
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_88_INTR_SHIFT   24
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_88_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_CLEAR :: RDC_TRIG_87_INTR [23:23] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_87_INTR_MASK    0x00800000
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_87_INTR_SHIFT   23
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_87_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_CLEAR :: RDC_TRIG_86_INTR [22:22] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_86_INTR_MASK    0x00400000
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_86_INTR_SHIFT   22
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_86_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_CLEAR :: RDC_TRIG_85_INTR [21:21] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_85_INTR_MASK    0x00200000
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_85_INTR_SHIFT   21
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_85_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_CLEAR :: RDC_TRIG_84_INTR [20:20] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_84_INTR_MASK    0x00100000
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_84_INTR_SHIFT   20
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_84_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_CLEAR :: RDC_TRIG_83_INTR [19:19] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_83_INTR_MASK    0x00080000
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_83_INTR_SHIFT   19
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_83_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_CLEAR :: RDC_TRIG_82_INTR [18:18] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_82_INTR_MASK    0x00040000
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_82_INTR_SHIFT   18
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_82_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_CLEAR :: RDC_TRIG_81_INTR [17:17] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_81_INTR_MASK    0x00020000
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_81_INTR_SHIFT   17
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_81_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_CLEAR :: RDC_TRIG_80_INTR [16:16] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_80_INTR_MASK    0x00010000
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_80_INTR_SHIFT   16
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_80_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_CLEAR :: RDC_TRIG_79_INTR [15:15] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_79_INTR_MASK    0x00008000
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_79_INTR_SHIFT   15
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_79_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_CLEAR :: RDC_TRIG_78_INTR [14:14] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_78_INTR_MASK    0x00004000
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_78_INTR_SHIFT   14
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_78_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_CLEAR :: RDC_TRIG_77_INTR [13:13] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_77_INTR_MASK    0x00002000
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_77_INTR_SHIFT   13
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_77_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_CLEAR :: RDC_TRIG_76_INTR [12:12] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_76_INTR_MASK    0x00001000
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_76_INTR_SHIFT   12
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_76_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_CLEAR :: RDC_TRIG_75_INTR [11:11] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_75_INTR_MASK    0x00000800
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_75_INTR_SHIFT   11
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_75_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_CLEAR :: RDC_TRIG_74_INTR [10:10] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_74_INTR_MASK    0x00000400
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_74_INTR_SHIFT   10
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_74_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_CLEAR :: RDC_TRIG_73_INTR [09:09] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_73_INTR_MASK    0x00000200
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_73_INTR_SHIFT   9
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_73_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_CLEAR :: RDC_TRIG_72_INTR [08:08] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_72_INTR_MASK    0x00000100
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_72_INTR_SHIFT   8
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_72_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_CLEAR :: RDC_TRIG_71_INTR [07:07] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_71_INTR_MASK    0x00000080
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_71_INTR_SHIFT   7
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_71_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_CLEAR :: RDC_TRIG_70_INTR [06:06] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_70_INTR_MASK    0x00000040
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_70_INTR_SHIFT   6
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_70_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_CLEAR :: RDC_TRIG_69_INTR [05:05] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_69_INTR_MASK    0x00000020
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_69_INTR_SHIFT   5
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_69_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_CLEAR :: RDC_TRIG_68_INTR [04:04] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_68_INTR_MASK    0x00000010
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_68_INTR_SHIFT   4
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_68_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_CLEAR :: RDC_TRIG_67_INTR [03:03] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_67_INTR_MASK    0x00000008
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_67_INTR_SHIFT   3
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_67_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_CLEAR :: RDC_TRIG_66_INTR [02:02] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_66_INTR_MASK    0x00000004
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_66_INTR_SHIFT   2
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_66_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_CLEAR :: RDC_TRIG_65_INTR [01:01] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_65_INTR_MASK    0x00000002
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_65_INTR_SHIFT   1
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_65_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: R5F_MASK_CLEAR :: RDC_TRIG_64_INTR [00:00] */
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_64_INTR_MASK    0x00000001
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_64_INTR_SHIFT   0
#define BCHP_BVNF_INTR2_16_R5F_MASK_CLEAR_RDC_TRIG_64_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* BVNF_INTR2_16 :: PCI_STATUS :: RDC_TRIG_95_INTR [31:31] */
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_95_INTR_MASK        0x80000000
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_95_INTR_SHIFT       31
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_95_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: PCI_STATUS :: RDC_TRIG_94_INTR [30:30] */
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_94_INTR_MASK        0x40000000
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_94_INTR_SHIFT       30
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_94_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: PCI_STATUS :: RDC_TRIG_93_INTR [29:29] */
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_93_INTR_MASK        0x20000000
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_93_INTR_SHIFT       29
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_93_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: PCI_STATUS :: RDC_TRIG_92_INTR [28:28] */
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_92_INTR_MASK        0x10000000
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_92_INTR_SHIFT       28
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_92_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: PCI_STATUS :: RDC_TRIG_91_INTR [27:27] */
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_91_INTR_MASK        0x08000000
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_91_INTR_SHIFT       27
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_91_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: PCI_STATUS :: RDC_TRIG_90_INTR [26:26] */
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_90_INTR_MASK        0x04000000
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_90_INTR_SHIFT       26
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_90_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: PCI_STATUS :: RDC_TRIG_89_INTR [25:25] */
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_89_INTR_MASK        0x02000000
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_89_INTR_SHIFT       25
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_89_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: PCI_STATUS :: RDC_TRIG_88_INTR [24:24] */
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_88_INTR_MASK        0x01000000
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_88_INTR_SHIFT       24
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_88_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: PCI_STATUS :: RDC_TRIG_87_INTR [23:23] */
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_87_INTR_MASK        0x00800000
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_87_INTR_SHIFT       23
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_87_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: PCI_STATUS :: RDC_TRIG_86_INTR [22:22] */
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_86_INTR_MASK        0x00400000
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_86_INTR_SHIFT       22
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_86_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: PCI_STATUS :: RDC_TRIG_85_INTR [21:21] */
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_85_INTR_MASK        0x00200000
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_85_INTR_SHIFT       21
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_85_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: PCI_STATUS :: RDC_TRIG_84_INTR [20:20] */
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_84_INTR_MASK        0x00100000
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_84_INTR_SHIFT       20
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_84_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: PCI_STATUS :: RDC_TRIG_83_INTR [19:19] */
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_83_INTR_MASK        0x00080000
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_83_INTR_SHIFT       19
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_83_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: PCI_STATUS :: RDC_TRIG_82_INTR [18:18] */
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_82_INTR_MASK        0x00040000
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_82_INTR_SHIFT       18
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_82_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: PCI_STATUS :: RDC_TRIG_81_INTR [17:17] */
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_81_INTR_MASK        0x00020000
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_81_INTR_SHIFT       17
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_81_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: PCI_STATUS :: RDC_TRIG_80_INTR [16:16] */
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_80_INTR_MASK        0x00010000
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_80_INTR_SHIFT       16
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_80_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: PCI_STATUS :: RDC_TRIG_79_INTR [15:15] */
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_79_INTR_MASK        0x00008000
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_79_INTR_SHIFT       15
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_79_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: PCI_STATUS :: RDC_TRIG_78_INTR [14:14] */
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_78_INTR_MASK        0x00004000
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_78_INTR_SHIFT       14
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_78_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: PCI_STATUS :: RDC_TRIG_77_INTR [13:13] */
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_77_INTR_MASK        0x00002000
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_77_INTR_SHIFT       13
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_77_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: PCI_STATUS :: RDC_TRIG_76_INTR [12:12] */
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_76_INTR_MASK        0x00001000
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_76_INTR_SHIFT       12
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_76_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: PCI_STATUS :: RDC_TRIG_75_INTR [11:11] */
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_75_INTR_MASK        0x00000800
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_75_INTR_SHIFT       11
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_75_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: PCI_STATUS :: RDC_TRIG_74_INTR [10:10] */
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_74_INTR_MASK        0x00000400
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_74_INTR_SHIFT       10
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_74_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: PCI_STATUS :: RDC_TRIG_73_INTR [09:09] */
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_73_INTR_MASK        0x00000200
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_73_INTR_SHIFT       9
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_73_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: PCI_STATUS :: RDC_TRIG_72_INTR [08:08] */
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_72_INTR_MASK        0x00000100
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_72_INTR_SHIFT       8
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_72_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: PCI_STATUS :: RDC_TRIG_71_INTR [07:07] */
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_71_INTR_MASK        0x00000080
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_71_INTR_SHIFT       7
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_71_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: PCI_STATUS :: RDC_TRIG_70_INTR [06:06] */
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_70_INTR_MASK        0x00000040
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_70_INTR_SHIFT       6
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_70_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: PCI_STATUS :: RDC_TRIG_69_INTR [05:05] */
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_69_INTR_MASK        0x00000020
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_69_INTR_SHIFT       5
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_69_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: PCI_STATUS :: RDC_TRIG_68_INTR [04:04] */
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_68_INTR_MASK        0x00000010
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_68_INTR_SHIFT       4
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_68_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: PCI_STATUS :: RDC_TRIG_67_INTR [03:03] */
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_67_INTR_MASK        0x00000008
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_67_INTR_SHIFT       3
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_67_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: PCI_STATUS :: RDC_TRIG_66_INTR [02:02] */
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_66_INTR_MASK        0x00000004
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_66_INTR_SHIFT       2
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_66_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: PCI_STATUS :: RDC_TRIG_65_INTR [01:01] */
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_65_INTR_MASK        0x00000002
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_65_INTR_SHIFT       1
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_65_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_16 :: PCI_STATUS :: RDC_TRIG_64_INTR [00:00] */
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_64_INTR_MASK        0x00000001
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_64_INTR_SHIFT       0
#define BCHP_BVNF_INTR2_16_PCI_STATUS_RDC_TRIG_64_INTR_DEFAULT     0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* BVNF_INTR2_16 :: PCI_SET :: RDC_TRIG_95_INTR [31:31] */
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_95_INTR_MASK           0x80000000
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_95_INTR_SHIFT          31
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_95_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: PCI_SET :: RDC_TRIG_94_INTR [30:30] */
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_94_INTR_MASK           0x40000000
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_94_INTR_SHIFT          30
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_94_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: PCI_SET :: RDC_TRIG_93_INTR [29:29] */
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_93_INTR_MASK           0x20000000
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_93_INTR_SHIFT          29
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_93_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: PCI_SET :: RDC_TRIG_92_INTR [28:28] */
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_92_INTR_MASK           0x10000000
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_92_INTR_SHIFT          28
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_92_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: PCI_SET :: RDC_TRIG_91_INTR [27:27] */
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_91_INTR_MASK           0x08000000
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_91_INTR_SHIFT          27
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_91_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: PCI_SET :: RDC_TRIG_90_INTR [26:26] */
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_90_INTR_MASK           0x04000000
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_90_INTR_SHIFT          26
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_90_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: PCI_SET :: RDC_TRIG_89_INTR [25:25] */
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_89_INTR_MASK           0x02000000
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_89_INTR_SHIFT          25
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_89_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: PCI_SET :: RDC_TRIG_88_INTR [24:24] */
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_88_INTR_MASK           0x01000000
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_88_INTR_SHIFT          24
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_88_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: PCI_SET :: RDC_TRIG_87_INTR [23:23] */
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_87_INTR_MASK           0x00800000
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_87_INTR_SHIFT          23
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_87_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: PCI_SET :: RDC_TRIG_86_INTR [22:22] */
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_86_INTR_MASK           0x00400000
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_86_INTR_SHIFT          22
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_86_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: PCI_SET :: RDC_TRIG_85_INTR [21:21] */
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_85_INTR_MASK           0x00200000
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_85_INTR_SHIFT          21
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_85_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: PCI_SET :: RDC_TRIG_84_INTR [20:20] */
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_84_INTR_MASK           0x00100000
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_84_INTR_SHIFT          20
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_84_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: PCI_SET :: RDC_TRIG_83_INTR [19:19] */
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_83_INTR_MASK           0x00080000
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_83_INTR_SHIFT          19
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_83_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: PCI_SET :: RDC_TRIG_82_INTR [18:18] */
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_82_INTR_MASK           0x00040000
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_82_INTR_SHIFT          18
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_82_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: PCI_SET :: RDC_TRIG_81_INTR [17:17] */
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_81_INTR_MASK           0x00020000
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_81_INTR_SHIFT          17
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_81_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: PCI_SET :: RDC_TRIG_80_INTR [16:16] */
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_80_INTR_MASK           0x00010000
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_80_INTR_SHIFT          16
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_80_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: PCI_SET :: RDC_TRIG_79_INTR [15:15] */
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_79_INTR_MASK           0x00008000
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_79_INTR_SHIFT          15
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_79_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: PCI_SET :: RDC_TRIG_78_INTR [14:14] */
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_78_INTR_MASK           0x00004000
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_78_INTR_SHIFT          14
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_78_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: PCI_SET :: RDC_TRIG_77_INTR [13:13] */
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_77_INTR_MASK           0x00002000
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_77_INTR_SHIFT          13
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_77_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: PCI_SET :: RDC_TRIG_76_INTR [12:12] */
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_76_INTR_MASK           0x00001000
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_76_INTR_SHIFT          12
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_76_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: PCI_SET :: RDC_TRIG_75_INTR [11:11] */
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_75_INTR_MASK           0x00000800
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_75_INTR_SHIFT          11
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_75_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: PCI_SET :: RDC_TRIG_74_INTR [10:10] */
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_74_INTR_MASK           0x00000400
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_74_INTR_SHIFT          10
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_74_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: PCI_SET :: RDC_TRIG_73_INTR [09:09] */
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_73_INTR_MASK           0x00000200
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_73_INTR_SHIFT          9
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_73_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: PCI_SET :: RDC_TRIG_72_INTR [08:08] */
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_72_INTR_MASK           0x00000100
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_72_INTR_SHIFT          8
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_72_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: PCI_SET :: RDC_TRIG_71_INTR [07:07] */
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_71_INTR_MASK           0x00000080
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_71_INTR_SHIFT          7
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_71_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: PCI_SET :: RDC_TRIG_70_INTR [06:06] */
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_70_INTR_MASK           0x00000040
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_70_INTR_SHIFT          6
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_70_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: PCI_SET :: RDC_TRIG_69_INTR [05:05] */
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_69_INTR_MASK           0x00000020
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_69_INTR_SHIFT          5
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_69_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: PCI_SET :: RDC_TRIG_68_INTR [04:04] */
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_68_INTR_MASK           0x00000010
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_68_INTR_SHIFT          4
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_68_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: PCI_SET :: RDC_TRIG_67_INTR [03:03] */
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_67_INTR_MASK           0x00000008
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_67_INTR_SHIFT          3
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_67_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: PCI_SET :: RDC_TRIG_66_INTR [02:02] */
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_66_INTR_MASK           0x00000004
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_66_INTR_SHIFT          2
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_66_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: PCI_SET :: RDC_TRIG_65_INTR [01:01] */
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_65_INTR_MASK           0x00000002
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_65_INTR_SHIFT          1
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_65_INTR_DEFAULT        0x00000000

/* BVNF_INTR2_16 :: PCI_SET :: RDC_TRIG_64_INTR [00:00] */
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_64_INTR_MASK           0x00000001
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_64_INTR_SHIFT          0
#define BCHP_BVNF_INTR2_16_PCI_SET_RDC_TRIG_64_INTR_DEFAULT        0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* BVNF_INTR2_16 :: PCI_CLEAR :: RDC_TRIG_95_INTR [31:31] */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_95_INTR_MASK         0x80000000
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_95_INTR_SHIFT        31
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_95_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: PCI_CLEAR :: RDC_TRIG_94_INTR [30:30] */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_94_INTR_MASK         0x40000000
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_94_INTR_SHIFT        30
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_94_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: PCI_CLEAR :: RDC_TRIG_93_INTR [29:29] */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_93_INTR_MASK         0x20000000
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_93_INTR_SHIFT        29
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_93_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: PCI_CLEAR :: RDC_TRIG_92_INTR [28:28] */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_92_INTR_MASK         0x10000000
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_92_INTR_SHIFT        28
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_92_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: PCI_CLEAR :: RDC_TRIG_91_INTR [27:27] */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_91_INTR_MASK         0x08000000
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_91_INTR_SHIFT        27
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_91_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: PCI_CLEAR :: RDC_TRIG_90_INTR [26:26] */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_90_INTR_MASK         0x04000000
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_90_INTR_SHIFT        26
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_90_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: PCI_CLEAR :: RDC_TRIG_89_INTR [25:25] */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_89_INTR_MASK         0x02000000
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_89_INTR_SHIFT        25
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_89_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: PCI_CLEAR :: RDC_TRIG_88_INTR [24:24] */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_88_INTR_MASK         0x01000000
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_88_INTR_SHIFT        24
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_88_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: PCI_CLEAR :: RDC_TRIG_87_INTR [23:23] */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_87_INTR_MASK         0x00800000
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_87_INTR_SHIFT        23
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_87_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: PCI_CLEAR :: RDC_TRIG_86_INTR [22:22] */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_86_INTR_MASK         0x00400000
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_86_INTR_SHIFT        22
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_86_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: PCI_CLEAR :: RDC_TRIG_85_INTR [21:21] */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_85_INTR_MASK         0x00200000
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_85_INTR_SHIFT        21
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_85_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: PCI_CLEAR :: RDC_TRIG_84_INTR [20:20] */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_84_INTR_MASK         0x00100000
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_84_INTR_SHIFT        20
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_84_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: PCI_CLEAR :: RDC_TRIG_83_INTR [19:19] */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_83_INTR_MASK         0x00080000
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_83_INTR_SHIFT        19
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_83_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: PCI_CLEAR :: RDC_TRIG_82_INTR [18:18] */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_82_INTR_MASK         0x00040000
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_82_INTR_SHIFT        18
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_82_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: PCI_CLEAR :: RDC_TRIG_81_INTR [17:17] */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_81_INTR_MASK         0x00020000
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_81_INTR_SHIFT        17
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_81_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: PCI_CLEAR :: RDC_TRIG_80_INTR [16:16] */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_80_INTR_MASK         0x00010000
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_80_INTR_SHIFT        16
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_80_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: PCI_CLEAR :: RDC_TRIG_79_INTR [15:15] */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_79_INTR_MASK         0x00008000
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_79_INTR_SHIFT        15
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_79_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: PCI_CLEAR :: RDC_TRIG_78_INTR [14:14] */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_78_INTR_MASK         0x00004000
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_78_INTR_SHIFT        14
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_78_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: PCI_CLEAR :: RDC_TRIG_77_INTR [13:13] */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_77_INTR_MASK         0x00002000
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_77_INTR_SHIFT        13
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_77_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: PCI_CLEAR :: RDC_TRIG_76_INTR [12:12] */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_76_INTR_MASK         0x00001000
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_76_INTR_SHIFT        12
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_76_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: PCI_CLEAR :: RDC_TRIG_75_INTR [11:11] */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_75_INTR_MASK         0x00000800
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_75_INTR_SHIFT        11
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_75_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: PCI_CLEAR :: RDC_TRIG_74_INTR [10:10] */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_74_INTR_MASK         0x00000400
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_74_INTR_SHIFT        10
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_74_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: PCI_CLEAR :: RDC_TRIG_73_INTR [09:09] */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_73_INTR_MASK         0x00000200
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_73_INTR_SHIFT        9
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_73_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: PCI_CLEAR :: RDC_TRIG_72_INTR [08:08] */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_72_INTR_MASK         0x00000100
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_72_INTR_SHIFT        8
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_72_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: PCI_CLEAR :: RDC_TRIG_71_INTR [07:07] */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_71_INTR_MASK         0x00000080
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_71_INTR_SHIFT        7
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_71_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: PCI_CLEAR :: RDC_TRIG_70_INTR [06:06] */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_70_INTR_MASK         0x00000040
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_70_INTR_SHIFT        6
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_70_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: PCI_CLEAR :: RDC_TRIG_69_INTR [05:05] */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_69_INTR_MASK         0x00000020
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_69_INTR_SHIFT        5
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_69_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: PCI_CLEAR :: RDC_TRIG_68_INTR [04:04] */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_68_INTR_MASK         0x00000010
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_68_INTR_SHIFT        4
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_68_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: PCI_CLEAR :: RDC_TRIG_67_INTR [03:03] */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_67_INTR_MASK         0x00000008
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_67_INTR_SHIFT        3
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_67_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: PCI_CLEAR :: RDC_TRIG_66_INTR [02:02] */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_66_INTR_MASK         0x00000004
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_66_INTR_SHIFT        2
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_66_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: PCI_CLEAR :: RDC_TRIG_65_INTR [01:01] */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_65_INTR_MASK         0x00000002
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_65_INTR_SHIFT        1
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_65_INTR_DEFAULT      0x00000000

/* BVNF_INTR2_16 :: PCI_CLEAR :: RDC_TRIG_64_INTR [00:00] */
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_64_INTR_MASK         0x00000001
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_64_INTR_SHIFT        0
#define BCHP_BVNF_INTR2_16_PCI_CLEAR_RDC_TRIG_64_INTR_DEFAULT      0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* BVNF_INTR2_16 :: PCI_MASK_STATUS :: RDC_TRIG_95_INTR [31:31] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_95_INTR_MASK   0x80000000
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_95_INTR_SHIFT  31
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_95_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_STATUS :: RDC_TRIG_94_INTR [30:30] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_94_INTR_MASK   0x40000000
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_94_INTR_SHIFT  30
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_94_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_STATUS :: RDC_TRIG_93_INTR [29:29] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_93_INTR_MASK   0x20000000
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_93_INTR_SHIFT  29
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_93_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_STATUS :: RDC_TRIG_92_INTR [28:28] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_92_INTR_MASK   0x10000000
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_92_INTR_SHIFT  28
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_92_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_STATUS :: RDC_TRIG_91_INTR [27:27] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_91_INTR_MASK   0x08000000
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_91_INTR_SHIFT  27
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_91_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_STATUS :: RDC_TRIG_90_INTR [26:26] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_90_INTR_MASK   0x04000000
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_90_INTR_SHIFT  26
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_90_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_STATUS :: RDC_TRIG_89_INTR [25:25] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_89_INTR_MASK   0x02000000
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_89_INTR_SHIFT  25
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_89_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_STATUS :: RDC_TRIG_88_INTR [24:24] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_88_INTR_MASK   0x01000000
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_88_INTR_SHIFT  24
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_88_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_STATUS :: RDC_TRIG_87_INTR [23:23] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_87_INTR_MASK   0x00800000
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_87_INTR_SHIFT  23
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_87_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_STATUS :: RDC_TRIG_86_INTR [22:22] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_86_INTR_MASK   0x00400000
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_86_INTR_SHIFT  22
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_86_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_STATUS :: RDC_TRIG_85_INTR [21:21] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_85_INTR_MASK   0x00200000
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_85_INTR_SHIFT  21
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_85_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_STATUS :: RDC_TRIG_84_INTR [20:20] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_84_INTR_MASK   0x00100000
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_84_INTR_SHIFT  20
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_84_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_STATUS :: RDC_TRIG_83_INTR [19:19] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_83_INTR_MASK   0x00080000
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_83_INTR_SHIFT  19
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_83_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_STATUS :: RDC_TRIG_82_INTR [18:18] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_82_INTR_MASK   0x00040000
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_82_INTR_SHIFT  18
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_82_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_STATUS :: RDC_TRIG_81_INTR [17:17] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_81_INTR_MASK   0x00020000
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_81_INTR_SHIFT  17
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_81_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_STATUS :: RDC_TRIG_80_INTR [16:16] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_80_INTR_MASK   0x00010000
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_80_INTR_SHIFT  16
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_80_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_STATUS :: RDC_TRIG_79_INTR [15:15] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_79_INTR_MASK   0x00008000
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_79_INTR_SHIFT  15
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_79_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_STATUS :: RDC_TRIG_78_INTR [14:14] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_78_INTR_MASK   0x00004000
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_78_INTR_SHIFT  14
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_78_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_STATUS :: RDC_TRIG_77_INTR [13:13] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_77_INTR_MASK   0x00002000
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_77_INTR_SHIFT  13
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_77_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_STATUS :: RDC_TRIG_76_INTR [12:12] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_76_INTR_MASK   0x00001000
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_76_INTR_SHIFT  12
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_76_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_STATUS :: RDC_TRIG_75_INTR [11:11] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_75_INTR_MASK   0x00000800
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_75_INTR_SHIFT  11
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_75_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_STATUS :: RDC_TRIG_74_INTR [10:10] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_74_INTR_MASK   0x00000400
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_74_INTR_SHIFT  10
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_74_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_STATUS :: RDC_TRIG_73_INTR [09:09] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_73_INTR_MASK   0x00000200
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_73_INTR_SHIFT  9
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_73_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_STATUS :: RDC_TRIG_72_INTR [08:08] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_72_INTR_MASK   0x00000100
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_72_INTR_SHIFT  8
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_72_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_STATUS :: RDC_TRIG_71_INTR [07:07] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_71_INTR_MASK   0x00000080
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_71_INTR_SHIFT  7
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_71_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_STATUS :: RDC_TRIG_70_INTR [06:06] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_70_INTR_MASK   0x00000040
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_70_INTR_SHIFT  6
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_70_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_STATUS :: RDC_TRIG_69_INTR [05:05] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_69_INTR_MASK   0x00000020
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_69_INTR_SHIFT  5
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_69_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_STATUS :: RDC_TRIG_68_INTR [04:04] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_68_INTR_MASK   0x00000010
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_68_INTR_SHIFT  4
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_68_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_STATUS :: RDC_TRIG_67_INTR [03:03] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_67_INTR_MASK   0x00000008
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_67_INTR_SHIFT  3
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_67_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_STATUS :: RDC_TRIG_66_INTR [02:02] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_66_INTR_MASK   0x00000004
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_66_INTR_SHIFT  2
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_66_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_STATUS :: RDC_TRIG_65_INTR [01:01] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_65_INTR_MASK   0x00000002
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_65_INTR_SHIFT  1
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_65_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_STATUS :: RDC_TRIG_64_INTR [00:00] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_64_INTR_MASK   0x00000001
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_64_INTR_SHIFT  0
#define BCHP_BVNF_INTR2_16_PCI_MASK_STATUS_RDC_TRIG_64_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* BVNF_INTR2_16 :: PCI_MASK_SET :: RDC_TRIG_95_INTR [31:31] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_95_INTR_MASK      0x80000000
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_95_INTR_SHIFT     31
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_95_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_SET :: RDC_TRIG_94_INTR [30:30] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_94_INTR_MASK      0x40000000
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_94_INTR_SHIFT     30
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_94_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_SET :: RDC_TRIG_93_INTR [29:29] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_93_INTR_MASK      0x20000000
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_93_INTR_SHIFT     29
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_93_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_SET :: RDC_TRIG_92_INTR [28:28] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_92_INTR_MASK      0x10000000
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_92_INTR_SHIFT     28
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_92_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_SET :: RDC_TRIG_91_INTR [27:27] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_91_INTR_MASK      0x08000000
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_91_INTR_SHIFT     27
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_91_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_SET :: RDC_TRIG_90_INTR [26:26] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_90_INTR_MASK      0x04000000
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_90_INTR_SHIFT     26
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_90_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_SET :: RDC_TRIG_89_INTR [25:25] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_89_INTR_MASK      0x02000000
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_89_INTR_SHIFT     25
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_89_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_SET :: RDC_TRIG_88_INTR [24:24] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_88_INTR_MASK      0x01000000
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_88_INTR_SHIFT     24
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_88_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_SET :: RDC_TRIG_87_INTR [23:23] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_87_INTR_MASK      0x00800000
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_87_INTR_SHIFT     23
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_87_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_SET :: RDC_TRIG_86_INTR [22:22] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_86_INTR_MASK      0x00400000
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_86_INTR_SHIFT     22
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_86_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_SET :: RDC_TRIG_85_INTR [21:21] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_85_INTR_MASK      0x00200000
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_85_INTR_SHIFT     21
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_85_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_SET :: RDC_TRIG_84_INTR [20:20] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_84_INTR_MASK      0x00100000
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_84_INTR_SHIFT     20
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_84_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_SET :: RDC_TRIG_83_INTR [19:19] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_83_INTR_MASK      0x00080000
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_83_INTR_SHIFT     19
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_83_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_SET :: RDC_TRIG_82_INTR [18:18] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_82_INTR_MASK      0x00040000
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_82_INTR_SHIFT     18
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_82_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_SET :: RDC_TRIG_81_INTR [17:17] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_81_INTR_MASK      0x00020000
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_81_INTR_SHIFT     17
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_81_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_SET :: RDC_TRIG_80_INTR [16:16] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_80_INTR_MASK      0x00010000
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_80_INTR_SHIFT     16
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_80_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_SET :: RDC_TRIG_79_INTR [15:15] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_79_INTR_MASK      0x00008000
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_79_INTR_SHIFT     15
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_79_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_SET :: RDC_TRIG_78_INTR [14:14] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_78_INTR_MASK      0x00004000
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_78_INTR_SHIFT     14
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_78_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_SET :: RDC_TRIG_77_INTR [13:13] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_77_INTR_MASK      0x00002000
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_77_INTR_SHIFT     13
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_77_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_SET :: RDC_TRIG_76_INTR [12:12] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_76_INTR_MASK      0x00001000
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_76_INTR_SHIFT     12
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_76_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_SET :: RDC_TRIG_75_INTR [11:11] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_75_INTR_MASK      0x00000800
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_75_INTR_SHIFT     11
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_75_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_SET :: RDC_TRIG_74_INTR [10:10] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_74_INTR_MASK      0x00000400
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_74_INTR_SHIFT     10
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_74_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_SET :: RDC_TRIG_73_INTR [09:09] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_73_INTR_MASK      0x00000200
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_73_INTR_SHIFT     9
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_73_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_SET :: RDC_TRIG_72_INTR [08:08] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_72_INTR_MASK      0x00000100
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_72_INTR_SHIFT     8
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_72_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_SET :: RDC_TRIG_71_INTR [07:07] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_71_INTR_MASK      0x00000080
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_71_INTR_SHIFT     7
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_71_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_SET :: RDC_TRIG_70_INTR [06:06] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_70_INTR_MASK      0x00000040
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_70_INTR_SHIFT     6
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_70_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_SET :: RDC_TRIG_69_INTR [05:05] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_69_INTR_MASK      0x00000020
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_69_INTR_SHIFT     5
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_69_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_SET :: RDC_TRIG_68_INTR [04:04] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_68_INTR_MASK      0x00000010
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_68_INTR_SHIFT     4
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_68_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_SET :: RDC_TRIG_67_INTR [03:03] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_67_INTR_MASK      0x00000008
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_67_INTR_SHIFT     3
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_67_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_SET :: RDC_TRIG_66_INTR [02:02] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_66_INTR_MASK      0x00000004
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_66_INTR_SHIFT     2
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_66_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_SET :: RDC_TRIG_65_INTR [01:01] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_65_INTR_MASK      0x00000002
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_65_INTR_SHIFT     1
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_65_INTR_DEFAULT   0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_SET :: RDC_TRIG_64_INTR [00:00] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_64_INTR_MASK      0x00000001
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_64_INTR_SHIFT     0
#define BCHP_BVNF_INTR2_16_PCI_MASK_SET_RDC_TRIG_64_INTR_DEFAULT   0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* BVNF_INTR2_16 :: PCI_MASK_CLEAR :: RDC_TRIG_95_INTR [31:31] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_95_INTR_MASK    0x80000000
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_95_INTR_SHIFT   31
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_95_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_CLEAR :: RDC_TRIG_94_INTR [30:30] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_94_INTR_MASK    0x40000000
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_94_INTR_SHIFT   30
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_94_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_CLEAR :: RDC_TRIG_93_INTR [29:29] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_93_INTR_MASK    0x20000000
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_93_INTR_SHIFT   29
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_93_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_CLEAR :: RDC_TRIG_92_INTR [28:28] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_92_INTR_MASK    0x10000000
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_92_INTR_SHIFT   28
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_92_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_CLEAR :: RDC_TRIG_91_INTR [27:27] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_91_INTR_MASK    0x08000000
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_91_INTR_SHIFT   27
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_91_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_CLEAR :: RDC_TRIG_90_INTR [26:26] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_90_INTR_MASK    0x04000000
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_90_INTR_SHIFT   26
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_90_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_CLEAR :: RDC_TRIG_89_INTR [25:25] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_89_INTR_MASK    0x02000000
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_89_INTR_SHIFT   25
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_89_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_CLEAR :: RDC_TRIG_88_INTR [24:24] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_88_INTR_MASK    0x01000000
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_88_INTR_SHIFT   24
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_88_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_CLEAR :: RDC_TRIG_87_INTR [23:23] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_87_INTR_MASK    0x00800000
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_87_INTR_SHIFT   23
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_87_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_CLEAR :: RDC_TRIG_86_INTR [22:22] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_86_INTR_MASK    0x00400000
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_86_INTR_SHIFT   22
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_86_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_CLEAR :: RDC_TRIG_85_INTR [21:21] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_85_INTR_MASK    0x00200000
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_85_INTR_SHIFT   21
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_85_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_CLEAR :: RDC_TRIG_84_INTR [20:20] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_84_INTR_MASK    0x00100000
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_84_INTR_SHIFT   20
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_84_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_CLEAR :: RDC_TRIG_83_INTR [19:19] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_83_INTR_MASK    0x00080000
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_83_INTR_SHIFT   19
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_83_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_CLEAR :: RDC_TRIG_82_INTR [18:18] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_82_INTR_MASK    0x00040000
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_82_INTR_SHIFT   18
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_82_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_CLEAR :: RDC_TRIG_81_INTR [17:17] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_81_INTR_MASK    0x00020000
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_81_INTR_SHIFT   17
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_81_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_CLEAR :: RDC_TRIG_80_INTR [16:16] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_80_INTR_MASK    0x00010000
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_80_INTR_SHIFT   16
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_80_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_CLEAR :: RDC_TRIG_79_INTR [15:15] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_79_INTR_MASK    0x00008000
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_79_INTR_SHIFT   15
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_79_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_CLEAR :: RDC_TRIG_78_INTR [14:14] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_78_INTR_MASK    0x00004000
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_78_INTR_SHIFT   14
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_78_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_CLEAR :: RDC_TRIG_77_INTR [13:13] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_77_INTR_MASK    0x00002000
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_77_INTR_SHIFT   13
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_77_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_CLEAR :: RDC_TRIG_76_INTR [12:12] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_76_INTR_MASK    0x00001000
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_76_INTR_SHIFT   12
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_76_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_CLEAR :: RDC_TRIG_75_INTR [11:11] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_75_INTR_MASK    0x00000800
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_75_INTR_SHIFT   11
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_75_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_CLEAR :: RDC_TRIG_74_INTR [10:10] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_74_INTR_MASK    0x00000400
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_74_INTR_SHIFT   10
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_74_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_CLEAR :: RDC_TRIG_73_INTR [09:09] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_73_INTR_MASK    0x00000200
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_73_INTR_SHIFT   9
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_73_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_CLEAR :: RDC_TRIG_72_INTR [08:08] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_72_INTR_MASK    0x00000100
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_72_INTR_SHIFT   8
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_72_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_CLEAR :: RDC_TRIG_71_INTR [07:07] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_71_INTR_MASK    0x00000080
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_71_INTR_SHIFT   7
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_71_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_CLEAR :: RDC_TRIG_70_INTR [06:06] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_70_INTR_MASK    0x00000040
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_70_INTR_SHIFT   6
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_70_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_CLEAR :: RDC_TRIG_69_INTR [05:05] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_69_INTR_MASK    0x00000020
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_69_INTR_SHIFT   5
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_69_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_CLEAR :: RDC_TRIG_68_INTR [04:04] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_68_INTR_MASK    0x00000010
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_68_INTR_SHIFT   4
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_68_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_CLEAR :: RDC_TRIG_67_INTR [03:03] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_67_INTR_MASK    0x00000008
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_67_INTR_SHIFT   3
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_67_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_CLEAR :: RDC_TRIG_66_INTR [02:02] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_66_INTR_MASK    0x00000004
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_66_INTR_SHIFT   2
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_66_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_CLEAR :: RDC_TRIG_65_INTR [01:01] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_65_INTR_MASK    0x00000002
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_65_INTR_SHIFT   1
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_65_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_16 :: PCI_MASK_CLEAR :: RDC_TRIG_64_INTR [00:00] */
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_64_INTR_MASK    0x00000001
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_64_INTR_SHIFT   0
#define BCHP_BVNF_INTR2_16_PCI_MASK_CLEAR_RDC_TRIG_64_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_BVNF_INTR2_16_H__ */

/* End of File */
