{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Imports\n",
    "import pandas as pd\n",
    "from random import randint\n",
    "from src import *\n",
    "from src.simulator import SIMULATOR"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "sim = SIMULATOR()\n",
    "\n",
    "# --------------------------------------------\n",
    "#               KERNEL CONFIGURATION\n",
    "# --------------------------------------------\n",
    "kernel_path = './kernels/mmul/'\n",
    "kernel_number = 1 \n",
    "column_usage = [True, False] \n",
    "nInstrPerCol = 11 \n",
    "imem_add_start = 0 \n",
    "srf_spm_addres = 0 \n",
    "version=\"\"\n",
    "\n",
    "sim.kernel_config(column_usage, nInstrPerCol, imem_add_start, srf_spm_addres, kernel_number)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "# --------------------------------------------\n",
    "#                DATA SIZES\n",
    "# --------------------------------------------\n",
    "# DISCO-CGRA Configuration\n",
    "nRCs = 4\n",
    "nElementsPerVWRSlice = 32\n",
    "\n",
    "# Basic Block\n",
    "basic_block_rows_A = 4\n",
    "basic_block_cols_A = 32\n",
    "basic_block_cols_B = 32"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Our test\n",
    "nRowsA = 1\n",
    "nColsA = 13\n",
    "nColsB = 5\n",
    "\n",
    "# Only 1 case: (4,32,32), (3,32,32), (2,32,32), (1,32,32), (4,13,32), (4,32,5)\n",
    "# Case 1 and 2: (3,13,32), (2,13,32), (1,13,32)\n",
    "# Case 2 and 3: (4,13,5)\n",
    "# Case 1 and 3: (3,32,5), (2,32,5), (1,32,5)\n",
    "# Case 1, 2 and 3: (3,13,5), (2,13,5), (1,13,5)\n",
    "\n",
    "nRowsAOriginal = nRowsA # Auxiliar for one specific case\n",
    "\n",
    "matrix_A = np.random.randint(1, 15, size=(nRowsA, nColsA))\n",
    "matrix_B = np.random.randint(1, 15, size=(nColsA, nColsB))\n",
    "matrix_C = np.zeros((nRowsA, nColsB), dtype=int)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "SPECIAL CASE 1\n",
      "SPECIAL CASE 2\n",
      "SPECIAL CASE 3\n",
      "SPM 0: [12, 1, 33, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, ]\n",
      "SPM 1: [1, 4, 4, 9, 14, 13, 4, 9, 3, 11, 13, 3, 5, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 10, 2, 13, 6, 8, 3, 3, 11, 3, 3, 2, 11, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 13, 7, 7, 1, 4, 13, 5, 1, 5, 9, 6, 11, 11, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 14, 7, 4, 14, 2, 12, 13, 10, 14, 8, 10, 6, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, ]\n",
      "SPM 2: [14, 3, 5, 14, 11, 6, 1, 13, 7, 14, 4, 11, 4, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, ]\n",
      "SPM 33: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, ]\n",
      "SPM 34: [12, 7, 5, 2, 6, 4, 4, 11, 1, 1, 6, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 7, 5, 2, 6, 4, 4, 11, 1, 1, 6, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 7, 5, 2, 6, 4, 4, 11, 1, 1, 6, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 7, 5, 2, 6, 4, 4, 11, 1, 1, 6, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, ]\n"
     ]
    }
   ],
   "source": [
    "# --------------------------------------------\n",
    "#                LOAD SPM DATA\n",
    "# --------------------------------------------\n",
    "# SPM[0] = SRF (zeros)\n",
    "# SPM[1] -- SPM[32] = B_blocks (duplicated the cols for each RC)\n",
    "# SPM[33] = C_block\n",
    "# SPM[34] = A_block\n",
    "# --------------------------------------------\n",
    "# SRF[0] = Last index of the number of cols on the A block (= nColsA - 1)\n",
    "# SRF[1] = Last index of the number of elements of C on each RC slice (= nElemsOfCPerRC - 1)\n",
    "# SRF[2] = Line of the SPM where the block of C is stored (= 33)\n",
    "# --------------------------------------------\n",
    "\n",
    "# Default SPM lines\n",
    "srf_spm_line = 0\n",
    "b_spm_first_line = srf_spm_line + 1\n",
    "c_spm_line = b_spm_first_line + basic_block_cols_B # B will always use 32 lines independent of the number of columns\n",
    "a_spm_line = c_spm_line + 1\n",
    "\n",
    "# Default SRF values\n",
    "srf = [0 for i in range(SPM_NWORDS)]\n",
    "srf[0] = nColsA -1 # Last index of the number of cols on the A block\n",
    "srf[1] = nColsB -1 # Last index of the number of elements of C on each RC slice\n",
    "srf[2] = 33 # Line of the SPM where the block of C is stored\n",
    "\n",
    "\n",
    "# ------------------------------------\n",
    "# Check data dims and prepare data\n",
    "# ------------------------------------\n",
    "# CASE 1: nRowsA < basic_block_rows_A\n",
    "# ------------------------------------\n",
    "special_case_1 = 1 if (nRowsA < basic_block_rows_A) else 0\n",
    "if special_case_1:\n",
    "    print(\"SPECIAL CASE 1\")\n",
    "# ------------------------------------\n",
    "# CASE 2: nColsA < basic_block_cols_A\n",
    "# ------------------------------------\n",
    "special_case_2 = 1 if (nColsA < basic_block_cols_A) else 0\n",
    "if special_case_2:\n",
    "    print(\"SPECIAL CASE 2\")\n",
    "# ------------------------------------\n",
    "# CASE 3: nColsB < basic_block_cols_B\n",
    "# ------------------------------------\n",
    "special_case_3 = 1 if (nColsB < basic_block_cols_B) else 0\n",
    "if special_case_3:  \n",
    "    print(\"SPECIAL CASE 3\")\n",
    "\n",
    "\n",
    "# ----------------------\n",
    "# Exception (nRowsA = 3)\n",
    "# ----------------------\n",
    "if nRowsA == 3:\n",
    "    # Add padding and let it be 4\n",
    "    new_row = np.zeros(nColsA, dtype=int)\n",
    "    matrix_A = np.vstack([matrix_A, new_row])\n",
    "    nRowsA = 4\n",
    "    vector_A = matrix_A.flatten()\n",
    "    special_case_1 = 0\n",
    "\n",
    "\n",
    "# Auxiliars\n",
    "c_filled_w_zeros = 1 if special_case_1 or special_case_3 else 0\n",
    "special_case_for_b = 0\n",
    "\n",
    "\n",
    "# ----------------------\n",
    "# Matrix C\n",
    "# ----------------------\n",
    "vector_C = np.zeros(SPM_NWORDS, dtype=int) # Default\n",
    "if special_case_3:\n",
    "    nElemsOfCPerRC = [nColsB for i in range(nRCs)]\n",
    "\n",
    "    \n",
    "# ----------------------\n",
    "# Matrix A\n",
    "# ----------------------\n",
    "vector_A = matrix_A.flatten() # Default\n",
    "if special_case_2:  \n",
    "    # Fill VWR_A with 0s\n",
    "    vector_A = np.zeros(shape=0,dtype=int)\n",
    "    for row in range(nRowsA):\n",
    "        row_a = matrix_A[row,:]\n",
    "        row_a_filled = np.concatenate((row_a, np.zeros(nElementsPerVWRSlice - len(row_a), dtype=int)))\n",
    "        vector_A = np.concatenate((vector_A, row_a_filled))\n",
    "\n",
    "if special_case_1:\n",
    "    # Duplicate A\n",
    "    nDuplicateA = int (basic_block_rows_A / nRowsA)\n",
    "    vector_A = np.zeros(shape=0,dtype=int)\n",
    "    for row in range(nRowsA):\n",
    "        row_a = matrix_A[row,:]\n",
    "        row_a_filled = np.concatenate((row_a, np.zeros(nElementsPerVWRSlice - len(row_a), dtype=int)))\n",
    "        vector_aux = np.tile(row_a_filled, nDuplicateA)\n",
    "        vector_A = np.concatenate((vector_A, vector_aux))\n",
    "\n",
    "# ----------------------\n",
    "# Loops\n",
    "# ----------------------\n",
    "if special_case_1:\n",
    "    srf[1] = int(nRowsA*nColsB/nRCs) - 1\n",
    "    if special_case_3 and (nColsB*nRowsA % nRCs != 0):\n",
    "        srf[1]+=1\n",
    "\n",
    "# ----------------------\n",
    "# Matrix B\n",
    "# ----------------------\n",
    "if special_case_1:\n",
    "    special_case_for_b = 1\n",
    "    nDuplicateA = int (nRCs / nRowsA) # 4/2 or 4/1\n",
    "    nElemsOfCPerRC = [int(nColsB/nDuplicateA) for i in range(nRCs)] # 32/2 or 32/4\n",
    "    if special_case_3: # 1 & 3\n",
    "        # It might happen that different RCs have different number of elements of C\n",
    "        extraElems =  nColsB % nDuplicateA\n",
    "        nRCExtraElem = 0\n",
    "        while(extraElems > 0):\n",
    "            for row in range(nRowsA):\n",
    "                nElemsOfCPerRC[nRCExtraElem] += 1\n",
    "                nRCExtraElem += nDuplicateA\n",
    "                nRCExtraElem = nRCExtraElem % nRCs\n",
    "            extraElems -= 1\n",
    "        \n",
    "        auxIndexBForRCs = np.zeros(int(nRCs/nRowsA), dtype=int)\n",
    "        for rc in range(1, int(nRCs/nRowsA)):\n",
    "            auxIndexBForRCs[rc] = auxIndexBForRCs[rc-1] + nElemsOfCPerRC[rc-1]\n",
    "        indexBForRCs = np.tile(auxIndexBForRCs,nRowsA)\n",
    "\n",
    "    else: # Not 3\n",
    "        indexBForRCs = np.tile([nElemsOfCPerRC[rc]*rc for rc in range(int(nRCs/nRowsA))],nRowsA)\n",
    "        \n",
    "    \n",
    "    b_spm_line = b_spm_first_line\n",
    "    itLoop = np.max(nElemsOfCPerRC)\n",
    "    auxElemsCPerRC = nElemsOfCPerRC.copy()\n",
    "    for i in range(itLoop):\n",
    "        vector_B = np.zeros(shape=0,dtype=int)\n",
    "        for rc in range(nRCs):\n",
    "            if auxElemsCPerRC[rc] > 0:\n",
    "                col_b = matrix_B[:,indexBForRCs[rc]]\n",
    "                indexBForRCs[rc] += 1\n",
    "                auxElemsCPerRC[rc] -= 1\n",
    "                col_b_filled = np.concatenate((col_b, np.zeros(nElementsPerVWRSlice - len(col_b), dtype=int)))\n",
    "            else:\n",
    "                col_b_filled = np.zeros(nElementsPerVWRSlice, dtype=int)\n",
    "            vector_B = np.concatenate((vector_B, col_b_filled))\n",
    "        sim.setSPMLine(b_spm_line, vector_B.copy())\n",
    "        b_spm_line+=1\n",
    "\n",
    "\n",
    "# Load SRF\n",
    "sim.setSPMLine(srf_spm_line, srf.copy())\n",
    "\n",
    "# Load matrices A and C\n",
    "sim.setSPMLine(a_spm_line, vector_A.copy())\n",
    "sim.setSPMLine(c_spm_line, vector_C.copy())\n",
    "\n",
    "# Load matrix B (prepared to be filled with 0s)\n",
    "if special_case_for_b == 0:\n",
    "    b_spm_line = b_spm_first_line\n",
    "    for col in range(nColsB):\n",
    "        col_b = matrix_B[:,col]\n",
    "        col_b_filled = np.concatenate((col_b, np.zeros(32 - len(col_b), dtype=int))) # 32 = # slice elements\n",
    "        vector_aux = np.tile(col_b_filled, nRCs)\n",
    "        sim.setSPMLine(b_spm_line, vector_aux.copy())\n",
    "        b_spm_line+=1\n",
    "\n",
    "sim.displaySPMLine(0)  # SRF\n",
    "sim.displaySPMLine(1)  # B\n",
    "sim.displaySPMLine(2)  # B\n",
    "sim.displaySPMLine(33) # C\n",
    "sim.displaySPMLine(34) # A"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "ASM to Hex\n",
      "Processing file: ./kernels/mmul/instructions_asm.csv...\n",
      "Creating file: ./kernels/mmul/dsip_bitstream.h\n",
      "Creating file: ./kernels/mmul/instructions_hex_autogen.csv\n"
     ]
    }
   ],
   "source": [
    "# --------------------------------------------\n",
    "#              COMPILE ASM TO HEX\n",
    "# --------------------------------------------\n",
    "sim.compileAsmToHex(kernel_path, kernel_number, version=version)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Finally, we load the kernel into the internal memory of the specialized units and run it."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Processing file: ./kernels/mmul/instructions_hex_autogen.csv...\n",
      "---------------------\n",
      "       PC: 0\n",
      "---------------------\n",
      "LSU: LOR R7, ZERO, ZERO/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: LOR R5, LAST, ZERO (VWR selected: 0, not writting SRF, R0: 0) --> ALU res = 31\n",
      "LCU: NOP --> ALU res = 0\n",
      "---------------------\n",
      "       PC: 1\n",
      "---------------------\n",
      "LSU: LOR R7, ZERO, SRF(2)/LD.VWR SRF --> ALU res = 33\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: LOR R6, LAST, ZERO (VWR selected: 0, not writting SRF, R0: 0) --> ALU res = 31\n",
      "LCU: NOP --> ALU res = 0\n",
      "---------------------\n",
      "       PC: 2\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: LOR R7, LAST, ZERO (VWR selected: 0, not writting SRF, R0: 0) --> ALU res = 31\n",
      "LCU: SADD R1, ZERO, SRF(1) --> ALU res = 1\n",
      "---------------------\n",
      "       PC: 3\n",
      "---------------------\n",
      "LSU: SADD R7, ONE, R7/LD.VWR VWR_C --> ALU res = 34\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: LOR R0, ZERO, ZERO (VWR selected: 0, not writting SRF, R0: 0) --> ALU res = 0\n",
      "LCU: NOP --> ALU res = 1\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: SADD R7, ONE, ZERO/LD.VWR VWR_A --> ALU res = 1\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: LOR R1, ZERO, ZERO (VWR selected: 0, not writting SRF, R0: 0) --> ALU res = 0\n",
      "LCU: NOP --> ALU res = 1\n",
      "---------------------\n",
      "       PC: 5\n",
      "---------------------\n",
      "LSU: SADD R7, ONE, R7/LD.VWR VWR_B --> ALU res = 2\n",
      "RC0: LOR R0, ZERO, ZERO --> ALU res = 0\n",
      "RC1: LOR R0, ZERO, ZERO --> ALU res = 0\n",
      "RC2: LOR R0, ZERO, ZERO --> ALU res = 0\n",
      "RC3: LOR R0, ZERO, ZERO --> ALU res = 0\n",
      "MXCU: LOR R0, ZERO, ZERO (VWR selected: 0, not writting SRF, R0: 0) --> ALU res = 0\n",
      "LCU: SADD R0, ZERO, SRF(0) --> ALU res = 12\n",
      "---------------------\n",
      "       PC: 6\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "12 * 1 + 0\n",
      "RC0: MAC R0, VWR_A, VWR_B --> ALU res = 12\n",
      "12 * 1 + 0\n",
      "RC1: MAC R0, VWR_A, VWR_B --> ALU res = 12\n",
      "12 * 13 + 0\n",
      "RC2: MAC R0, VWR_A, VWR_B --> ALU res = 156\n",
      "12 * 2 + 0\n",
      "RC3: MAC R0, VWR_A, VWR_B --> ALU res = 24\n",
      "MXCU: SADD R0, R0, ONE (VWR selected: 0, not writting SRF, R0: 1) --> ALU res = 1\n",
      "LCU: BGEPD R0, ZERO, 6 --> ALU res = 11\n",
      "---------------------\n",
      "       PC: 6\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "7 * 4 + 12\n",
      "RC0: MAC R0, VWR_A, VWR_B --> ALU res = 40\n",
      "7 * 10 + 12\n",
      "RC1: MAC R0, VWR_A, VWR_B --> ALU res = 82\n",
      "7 * 7 + 156\n",
      "RC2: MAC R0, VWR_A, VWR_B --> ALU res = 205\n",
      "7 * 14 + 24\n",
      "RC3: MAC R0, VWR_A, VWR_B --> ALU res = 122\n",
      "MXCU: SADD R0, R0, ONE (VWR selected: 0, not writting SRF, R0: 2) --> ALU res = 2\n",
      "LCU: BGEPD R0, ZERO, 6 --> ALU res = 10\n",
      "---------------------\n",
      "       PC: 6\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "5 * 4 + 40\n",
      "RC0: MAC R0, VWR_A, VWR_B --> ALU res = 60\n",
      "5 * 2 + 82\n",
      "RC1: MAC R0, VWR_A, VWR_B --> ALU res = 92\n",
      "5 * 7 + 205\n",
      "RC2: MAC R0, VWR_A, VWR_B --> ALU res = 240\n",
      "5 * 7 + 122\n",
      "RC3: MAC R0, VWR_A, VWR_B --> ALU res = 157\n",
      "MXCU: SADD R0, R0, ONE (VWR selected: 0, not writting SRF, R0: 3) --> ALU res = 3\n",
      "LCU: BGEPD R0, ZERO, 6 --> ALU res = 9\n",
      "---------------------\n",
      "       PC: 6\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "2 * 9 + 60\n",
      "RC0: MAC R0, VWR_A, VWR_B --> ALU res = 78\n",
      "2 * 13 + 92\n",
      "RC1: MAC R0, VWR_A, VWR_B --> ALU res = 118\n",
      "2 * 1 + 240\n",
      "RC2: MAC R0, VWR_A, VWR_B --> ALU res = 242\n",
      "2 * 4 + 157\n",
      "RC3: MAC R0, VWR_A, VWR_B --> ALU res = 165\n",
      "MXCU: SADD R0, R0, ONE (VWR selected: 0, not writting SRF, R0: 4) --> ALU res = 4\n",
      "LCU: BGEPD R0, ZERO, 6 --> ALU res = 8\n",
      "---------------------\n",
      "       PC: 6\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "6 * 14 + 78\n",
      "RC0: MAC R0, VWR_A, VWR_B --> ALU res = 162\n",
      "6 * 6 + 118\n",
      "RC1: MAC R0, VWR_A, VWR_B --> ALU res = 154\n",
      "6 * 4 + 242\n",
      "RC2: MAC R0, VWR_A, VWR_B --> ALU res = 266\n",
      "6 * 14 + 165\n",
      "RC3: MAC R0, VWR_A, VWR_B --> ALU res = 249\n",
      "MXCU: SADD R0, R0, ONE (VWR selected: 0, not writting SRF, R0: 5) --> ALU res = 5\n",
      "LCU: BGEPD R0, ZERO, 6 --> ALU res = 7\n",
      "---------------------\n",
      "       PC: 6\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "4 * 13 + 162\n",
      "RC0: MAC R0, VWR_A, VWR_B --> ALU res = 214\n",
      "4 * 8 + 154\n",
      "RC1: MAC R0, VWR_A, VWR_B --> ALU res = 186\n",
      "4 * 13 + 266\n",
      "RC2: MAC R0, VWR_A, VWR_B --> ALU res = 318\n",
      "4 * 2 + 249\n",
      "RC3: MAC R0, VWR_A, VWR_B --> ALU res = 257\n",
      "MXCU: SADD R0, R0, ONE (VWR selected: 0, not writting SRF, R0: 6) --> ALU res = 6\n",
      "LCU: BGEPD R0, ZERO, 6 --> ALU res = 6\n",
      "---------------------\n",
      "       PC: 6\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "4 * 4 + 214\n",
      "RC0: MAC R0, VWR_A, VWR_B --> ALU res = 230\n",
      "4 * 3 + 186\n",
      "RC1: MAC R0, VWR_A, VWR_B --> ALU res = 198\n",
      "4 * 5 + 318\n",
      "RC2: MAC R0, VWR_A, VWR_B --> ALU res = 338\n",
      "4 * 12 + 257\n",
      "RC3: MAC R0, VWR_A, VWR_B --> ALU res = 305\n",
      "MXCU: SADD R0, R0, ONE (VWR selected: 0, not writting SRF, R0: 7) --> ALU res = 7\n",
      "LCU: BGEPD R0, ZERO, 6 --> ALU res = 5\n",
      "---------------------\n",
      "       PC: 6\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "11 * 9 + 230\n",
      "RC0: MAC R0, VWR_A, VWR_B --> ALU res = 329\n",
      "11 * 3 + 198\n",
      "RC1: MAC R0, VWR_A, VWR_B --> ALU res = 231\n",
      "11 * 1 + 338\n",
      "RC2: MAC R0, VWR_A, VWR_B --> ALU res = 349\n",
      "11 * 13 + 305\n",
      "RC3: MAC R0, VWR_A, VWR_B --> ALU res = 448\n",
      "MXCU: SADD R0, R0, ONE (VWR selected: 0, not writting SRF, R0: 8) --> ALU res = 8\n",
      "LCU: BGEPD R0, ZERO, 6 --> ALU res = 4\n",
      "---------------------\n",
      "       PC: 6\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "1 * 3 + 329\n",
      "RC0: MAC R0, VWR_A, VWR_B --> ALU res = 332\n",
      "1 * 11 + 231\n",
      "RC1: MAC R0, VWR_A, VWR_B --> ALU res = 242\n",
      "1 * 5 + 349\n",
      "RC2: MAC R0, VWR_A, VWR_B --> ALU res = 354\n",
      "1 * 10 + 448\n",
      "RC3: MAC R0, VWR_A, VWR_B --> ALU res = 458\n",
      "MXCU: SADD R0, R0, ONE (VWR selected: 0, not writting SRF, R0: 9) --> ALU res = 9\n",
      "LCU: BGEPD R0, ZERO, 6 --> ALU res = 3\n",
      "---------------------\n",
      "       PC: 6\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "1 * 11 + 332\n",
      "RC0: MAC R0, VWR_A, VWR_B --> ALU res = 343\n",
      "1 * 3 + 242\n",
      "RC1: MAC R0, VWR_A, VWR_B --> ALU res = 245\n",
      "1 * 9 + 354\n",
      "RC2: MAC R0, VWR_A, VWR_B --> ALU res = 363\n",
      "1 * 14 + 458\n",
      "RC3: MAC R0, VWR_A, VWR_B --> ALU res = 472\n",
      "MXCU: SADD R0, R0, ONE (VWR selected: 0, not writting SRF, R0: 10) --> ALU res = 10\n",
      "LCU: BGEPD R0, ZERO, 6 --> ALU res = 2\n",
      "---------------------\n",
      "       PC: 6\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "6 * 13 + 343\n",
      "RC0: MAC R0, VWR_A, VWR_B --> ALU res = 421\n",
      "6 * 3 + 245\n",
      "RC1: MAC R0, VWR_A, VWR_B --> ALU res = 263\n",
      "6 * 6 + 363\n",
      "RC2: MAC R0, VWR_A, VWR_B --> ALU res = 399\n",
      "6 * 8 + 472\n",
      "RC3: MAC R0, VWR_A, VWR_B --> ALU res = 520\n",
      "MXCU: SADD R0, R0, ONE (VWR selected: 0, not writting SRF, R0: 11) --> ALU res = 11\n",
      "LCU: BGEPD R0, ZERO, 6 --> ALU res = 1\n",
      "---------------------\n",
      "       PC: 6\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "1 * 3 + 421\n",
      "RC0: MAC R0, VWR_A, VWR_B --> ALU res = 424\n",
      "1 * 2 + 263\n",
      "RC1: MAC R0, VWR_A, VWR_B --> ALU res = 265\n",
      "1 * 11 + 399\n",
      "RC2: MAC R0, VWR_A, VWR_B --> ALU res = 410\n",
      "1 * 10 + 520\n",
      "RC3: MAC R0, VWR_A, VWR_B --> ALU res = 530\n",
      "MXCU: SADD R0, R0, ONE (VWR selected: 0, not writting SRF, R0: 12) --> ALU res = 12\n",
      "LCU: BGEPD R0, ZERO, 6 --> ALU res = 0\n",
      "---------------------\n",
      "       PC: 6\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "1 * 5 + 424\n",
      "RC0: MAC R0, VWR_A, VWR_B --> ALU res = 429\n",
      "1 * 11 + 265\n",
      "RC1: MAC R0, VWR_A, VWR_B --> ALU res = 276\n",
      "1 * 11 + 410\n",
      "RC2: MAC R0, VWR_A, VWR_B --> ALU res = 421\n",
      "1 * 6 + 530\n",
      "RC3: MAC R0, VWR_A, VWR_B --> ALU res = 536\n",
      "MXCU: SADD R0, R0, ONE (VWR selected: 0, not writting SRF, R0: 13) --> ALU res = 13\n",
      "LCU: BGEPD R0, ZERO, 6 --> ALU res = -1\n",
      "---------------------\n",
      "       PC: 7\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 429\n",
      "RC1: NOP --> ALU res = 276\n",
      "RC2: NOP --> ALU res = 421\n",
      "RC3: NOP --> ALU res = 536\n",
      "MXCU: SADD R0, R1, ZERO (VWR selected: 0, not writting SRF, R0: 0) --> ALU res = 0\n",
      "LCU: NOP --> ALU res = -1\n",
      "---------------------\n",
      "       PC: 8\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, R0, VWR_C --> ALU res = 429\n",
      "RC1: SADD VWR_C, R0, VWR_C --> ALU res = 276\n",
      "RC2: SADD VWR_C, R0, VWR_C --> ALU res = 421\n",
      "RC3: SADD VWR_C, R0, VWR_C --> ALU res = 536\n",
      "MXCU: SADD R1, R1, ONE (VWR selected: 2, not writting SRF, R0: 0) --> ALU res = 1\n",
      "LCU: BGEPD R1, ZERO, 5 --> ALU res = 0\n",
      "---------------------\n",
      "       PC: 5\n",
      "---------------------\n",
      "LSU: SADD R7, ONE, R7/LD.VWR VWR_B --> ALU res = 3\n",
      "RC0: LOR R0, ZERO, ZERO --> ALU res = 0\n",
      "RC1: LOR R0, ZERO, ZERO --> ALU res = 0\n",
      "RC2: LOR R0, ZERO, ZERO --> ALU res = 0\n",
      "RC3: LOR R0, ZERO, ZERO --> ALU res = 0\n",
      "MXCU: LOR R0, ZERO, ZERO (VWR selected: 0, not writting SRF, R0: 0) --> ALU res = 0\n",
      "LCU: SADD R0, ZERO, SRF(0) --> ALU res = 12\n",
      "---------------------\n",
      "       PC: 6\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "12 * 14 + 0\n",
      "RC0: MAC R0, VWR_A, VWR_B --> ALU res = 168\n",
      "12 * 0 + 0\n",
      "RC1: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "12 * 0 + 0\n",
      "RC2: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "12 * 0 + 0\n",
      "RC3: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, R0, ONE (VWR selected: 0, not writting SRF, R0: 1) --> ALU res = 1\n",
      "LCU: BGEPD R0, ZERO, 6 --> ALU res = 11\n",
      "---------------------\n",
      "       PC: 6\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "7 * 3 + 168\n",
      "RC0: MAC R0, VWR_A, VWR_B --> ALU res = 189\n",
      "7 * 0 + 0\n",
      "RC1: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "7 * 0 + 0\n",
      "RC2: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "7 * 0 + 0\n",
      "RC3: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, R0, ONE (VWR selected: 0, not writting SRF, R0: 2) --> ALU res = 2\n",
      "LCU: BGEPD R0, ZERO, 6 --> ALU res = 10\n",
      "---------------------\n",
      "       PC: 6\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "5 * 5 + 189\n",
      "RC0: MAC R0, VWR_A, VWR_B --> ALU res = 214\n",
      "5 * 0 + 0\n",
      "RC1: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "5 * 0 + 0\n",
      "RC2: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "5 * 0 + 0\n",
      "RC3: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, R0, ONE (VWR selected: 0, not writting SRF, R0: 3) --> ALU res = 3\n",
      "LCU: BGEPD R0, ZERO, 6 --> ALU res = 9\n",
      "---------------------\n",
      "       PC: 6\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "2 * 14 + 214\n",
      "RC0: MAC R0, VWR_A, VWR_B --> ALU res = 242\n",
      "2 * 0 + 0\n",
      "RC1: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "2 * 0 + 0\n",
      "RC2: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "2 * 0 + 0\n",
      "RC3: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, R0, ONE (VWR selected: 0, not writting SRF, R0: 4) --> ALU res = 4\n",
      "LCU: BGEPD R0, ZERO, 6 --> ALU res = 8\n",
      "---------------------\n",
      "       PC: 6\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "6 * 11 + 242\n",
      "RC0: MAC R0, VWR_A, VWR_B --> ALU res = 308\n",
      "6 * 0 + 0\n",
      "RC1: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "6 * 0 + 0\n",
      "RC2: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "6 * 0 + 0\n",
      "RC3: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, R0, ONE (VWR selected: 0, not writting SRF, R0: 5) --> ALU res = 5\n",
      "LCU: BGEPD R0, ZERO, 6 --> ALU res = 7\n",
      "---------------------\n",
      "       PC: 6\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "4 * 6 + 308\n",
      "RC0: MAC R0, VWR_A, VWR_B --> ALU res = 332\n",
      "4 * 0 + 0\n",
      "RC1: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "4 * 0 + 0\n",
      "RC2: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "4 * 0 + 0\n",
      "RC3: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, R0, ONE (VWR selected: 0, not writting SRF, R0: 6) --> ALU res = 6\n",
      "LCU: BGEPD R0, ZERO, 6 --> ALU res = 6\n",
      "---------------------\n",
      "       PC: 6\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "4 * 1 + 332\n",
      "RC0: MAC R0, VWR_A, VWR_B --> ALU res = 336\n",
      "4 * 0 + 0\n",
      "RC1: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "4 * 0 + 0\n",
      "RC2: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "4 * 0 + 0\n",
      "RC3: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, R0, ONE (VWR selected: 0, not writting SRF, R0: 7) --> ALU res = 7\n",
      "LCU: BGEPD R0, ZERO, 6 --> ALU res = 5\n",
      "---------------------\n",
      "       PC: 6\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "11 * 13 + 336\n",
      "RC0: MAC R0, VWR_A, VWR_B --> ALU res = 479\n",
      "11 * 0 + 0\n",
      "RC1: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "11 * 0 + 0\n",
      "RC2: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "11 * 0 + 0\n",
      "RC3: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, R0, ONE (VWR selected: 0, not writting SRF, R0: 8) --> ALU res = 8\n",
      "LCU: BGEPD R0, ZERO, 6 --> ALU res = 4\n",
      "---------------------\n",
      "       PC: 6\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "1 * 7 + 479\n",
      "RC0: MAC R0, VWR_A, VWR_B --> ALU res = 486\n",
      "1 * 0 + 0\n",
      "RC1: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "1 * 0 + 0\n",
      "RC2: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "1 * 0 + 0\n",
      "RC3: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, R0, ONE (VWR selected: 0, not writting SRF, R0: 9) --> ALU res = 9\n",
      "LCU: BGEPD R0, ZERO, 6 --> ALU res = 3\n",
      "---------------------\n",
      "       PC: 6\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "1 * 14 + 486\n",
      "RC0: MAC R0, VWR_A, VWR_B --> ALU res = 500\n",
      "1 * 0 + 0\n",
      "RC1: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "1 * 0 + 0\n",
      "RC2: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "1 * 0 + 0\n",
      "RC3: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, R0, ONE (VWR selected: 0, not writting SRF, R0: 10) --> ALU res = 10\n",
      "LCU: BGEPD R0, ZERO, 6 --> ALU res = 2\n",
      "---------------------\n",
      "       PC: 6\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "6 * 4 + 500\n",
      "RC0: MAC R0, VWR_A, VWR_B --> ALU res = 524\n",
      "6 * 0 + 0\n",
      "RC1: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "6 * 0 + 0\n",
      "RC2: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "6 * 0 + 0\n",
      "RC3: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, R0, ONE (VWR selected: 0, not writting SRF, R0: 11) --> ALU res = 11\n",
      "LCU: BGEPD R0, ZERO, 6 --> ALU res = 1\n",
      "---------------------\n",
      "       PC: 6\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "1 * 11 + 524\n",
      "RC0: MAC R0, VWR_A, VWR_B --> ALU res = 535\n",
      "1 * 0 + 0\n",
      "RC1: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "1 * 0 + 0\n",
      "RC2: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "1 * 0 + 0\n",
      "RC3: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, R0, ONE (VWR selected: 0, not writting SRF, R0: 12) --> ALU res = 12\n",
      "LCU: BGEPD R0, ZERO, 6 --> ALU res = 0\n",
      "---------------------\n",
      "       PC: 6\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "1 * 4 + 535\n",
      "RC0: MAC R0, VWR_A, VWR_B --> ALU res = 539\n",
      "1 * 0 + 0\n",
      "RC1: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "1 * 0 + 0\n",
      "RC2: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "1 * 0 + 0\n",
      "RC3: MAC R0, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, R0, ONE (VWR selected: 0, not writting SRF, R0: 13) --> ALU res = 13\n",
      "LCU: BGEPD R0, ZERO, 6 --> ALU res = -1\n",
      "---------------------\n",
      "       PC: 7\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 539\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, R1, ZERO (VWR selected: 0, not writting SRF, R0: 1) --> ALU res = 1\n",
      "LCU: NOP --> ALU res = -1\n",
      "---------------------\n",
      "       PC: 8\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, R0, VWR_C --> ALU res = 539\n",
      "RC1: SADD VWR_C, R0, VWR_C --> ALU res = 0\n",
      "RC2: SADD VWR_C, R0, VWR_C --> ALU res = 0\n",
      "RC3: SADD VWR_C, R0, VWR_C --> ALU res = 0\n",
      "MXCU: SADD R1, R1, ONE (VWR selected: 2, not writting SRF, R0: 1) --> ALU res = 2\n",
      "LCU: BGEPD R1, ZERO, 5 --> ALU res = -1\n",
      "---------------------\n",
      "       PC: 9\n",
      "---------------------\n",
      "LSU: SADD R7, ZERO, SRF(2)/NOP --> ALU res = 33\n",
      "RC0: NOP --> ALU res = 539\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: NOP (VWR selected: 0, not writting SRF, R0: 1) --> ALU res = 2\n",
      "LCU: NOP --> ALU res = -1\n",
      "---------------------\n",
      "       PC: 10\n",
      "---------------------\n",
      "LSU: NOP/STR.VWR VWR_C --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 539\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: NOP (VWR selected: 0, not writting SRF, R0: 1) --> ALU res = 2\n",
      "LCU: EXIT --> ALU res = -1\n",
      "End...\n"
     ]
    }
   ],
   "source": [
    "# --------------------------------------------\n",
    "#                 LOAD KERNEL\n",
    "# --------------------------------------------\n",
    "\n",
    "# This needs the hex instructions, if you don't provide them, generate then compiling the asm\n",
    "sim.kernel_load(kernel_path, version=version + \"_autogen\", kernel_number=kernel_number)\n",
    "\n",
    "# --------------------------------------------\n",
    "#               SIMULATE EXECUTION\n",
    "# --------------------------------------------\n",
    "show_lcu = []\n",
    "show_srf = []\n",
    "show_lsu = []\n",
    "show_rcs = [[],[],[],[]]\n",
    "show_mxcu = []\n",
    "display_ops = [show_lcu, show_lsu, show_mxcu, show_rcs, show_srf]\n",
    "\n",
    "sim.run(kernel_number, display_ops=display_ops)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We can check it more rigorously. We can define our function in python and check that the output matches the CGRA output."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "def mmul (in_A, in_B, nRowsA, nColsA, nColsB, out):\n",
    "    for i in range(nRowsA):\n",
    "        for j in range(nColsB):\n",
    "            sum = 0\n",
    "            for k in range(nColsA):\n",
    "                sum += in_A[i][k] * in_B[k][j]\n",
    "            out[i*nColsB + j] = sum"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Get output from the CGRA\n",
    "disco_cgra_res = sim.getSPMLine(c_spm_line)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Prepare output in some non standar cases\n",
    "if c_filled_w_zeros:\n",
    "    real_C = []\n",
    "    for rc in range(nRCs):\n",
    "        real_C.extend(disco_cgra_res[rc*nElementsPerVWRSlice:rc*nElementsPerVWRSlice + nElemsOfCPerRC[rc]])\n",
    "    disco_cgra_res = real_C\n",
    "if nRowsA != nRowsAOriginal:\n",
    "    disco_cgra_res = disco_cgra_res[:nRowsAOriginal*nColsB]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "The result is correct!\n"
     ]
    }
   ],
   "source": [
    "errors_idx = []\n",
    "expected_output = [0 for i in range(nRowsAOriginal*nColsB)]\n",
    "mmul(matrix_A, matrix_B, nRowsAOriginal, nColsA, nColsB, expected_output)\n",
    "for i in range(len(expected_output)):\n",
    "    if expected_output[i] != disco_cgra_res[i]:\n",
    "        errors_idx.append(i)\n",
    "if len(errors_idx) == 0:\n",
    "    print(\"The result is correct!\")\n",
    "else:\n",
    "    print(\"Oops, something went wrong. There are \" + str(len(errors_idx)) + \" errors.\")\n",
    "    print(errors_idx)\n",
    "    print(\"DISCO-CGRA result:\")\n",
    "    print(disco_cgra_res)\n",
    "    print(\"Expected result:\")\n",
    "    print(expected_output)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "base",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.4"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
