 II
                               
  
	
           ! 
" # $%& ' ( ) " # * + , - . / 01 23 4 5 6 7 	8 (software-defined 
radio; SDR) 9  : ;< $6 7 	8 = > ? 2@A B 
C D E FG H I1 J *
K 
L M N O P Q R S T U H V 4 $ 
W S X YZ[ ( 4 Z\ 
8 ] ^ %_ S ` 	0a , 
b  c D d e f g CMOS h 3
i$^ jk lm no p :  CMOS q r s t 8 ] u P @s t 8 ] v w xy z ) X
YZ[ ( 4 Z\ 
8 ] G { | } ` 	0a , 
b  $~ k l% m Â€ k lÂÂ‚ Âƒ Â„ " !
> Â… : s t v w X YZ[ ( 4 Z\ 
Â† Â‡ Âˆ Â‰ @i6 7 	ÂŠ = ? Â‹ ÂŒ $j	ÂŠ =
? Â‹ ÂŒ Â Â ÂÂ Â‘Â’ r Â“ZI/Q [ B Â“Â”Â• s t 4 
C ( Â–Â“Â— Â˜ X Y8 ] Â™ ÂÂš xÂš
Â› B Â“a 2U x23 4 5 Âœ Â’ r Â“Â Â ÂŸ Â  $Â¡e ~ k lÂ¢ > Â‚ Âƒ e 	K 
Âš Â‘Â£ Â¤
ÂŒ 
K L M Â¥ 800MHz~ 6GHz^ j 8 ] Â¦ Â Âƒ Â§Â¨ ÂŸ Â© ÂªK 
Â§0 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
: 6 7 	8 ZÂŠ = ? Â‹ ÂŒ ZÂÂ Â‘Â’ r Â“ZI/Q [ B Â“Z
C ( Â–Â“Z23 4 5 Âœ
Â’ r Â“
 3
 
%& : s t v w Â† Â‡ Âˆ Â‰ Â«i6 7 	= > ? g ;Â¬ ÂªÂ„ Â‹   Â­ Â® ) D E
	Âš Â‘Â¯ V  (Â°Â™ Â±GSM/EDGEZBluetoothZWCDMAZ802.11a/b/g/nZWi-FiÂ”WiMAX
Â²Â²)Âƒ Â³ j	= > ? Â´ ( & Âµ e 6 7 	8 Fs t v w , 0P > \ ? ( Â€ k l
*)Z: s t v w Â† Â‡ Âˆ Â‰ F6 7 	ÂŠ = ? Â‹ ÂŒ ( Â€ k lÂ)ZÂµ e 6 7 	8 Fs t
v w ZS Â¯ V Â”, b C X Ys t Â¶ Â·Â“( Â€ k lÂ¸)Â” e 6 7 	8 Fs t v w ZS Â¯
V Â¹ Âº Â»Â¼ Â½ Â¸Â¾ Â¿ Ã€ X Ys t Â¶ Â·Â“Ã k ( Â€ k lÃ‚)Â«Q R 4 T D E Ãƒ Ã„ Ã… Ã† Ã‡
Ãˆ Ã‰ÃŠ $Ã‹ ÃŒ | } Â„ Â‹ Ã Ã Ã Â‚ Ã 	Âš Â‘Â¯ V j	= > ? Ã k J 800MHz~6GHz
Ã‘ Ã’ 
Ã“ |  
Ã“ Ã” Ã• & Ã– Â‡ Ã— Â¯ V @Â”Ã˜ Â«2P Ã™ 
Ã“ $ 
 
            
 
Â¡e CMOS Ãš Ã› Ãœ Ã g Ã ÃŸ Ã  Ã¡ Ã¢ e GaAs/BJT, Ã 8 ] Ã£ 2Â¡ CMOSÂ«
i| Â Ã¤ & *} , Ã X YÂ‘Ã¥ Ã¦ Ã§ Â“Â”Ã¨ 
Â‘Ã¥ Ã¦ Ã§ Â“$^ %f g CMOSh 3 2
@iu P q r s t 8 ] Ã© X YZ[ ( 4 Z\ 
8 ] Ãª ^ %_ S ` 	0a , 
b
 c D d e f g CMOS h 3 i$jk lÂ‚ Âƒ d  90nmx 65nmf g h 3 Ãš Ã› i
: s t v w Â† Â‡ Âˆ Â‰ F6 7 	ÂŠ = ? Â‹ ÂŒ 8 ] $^ jk lm nÃ™ s t v w FX
YZ[ ( 4 Z\ 
Â† Â‡ Âˆ Â‰ o p :  CMOS q r s t 8 ] u P @s t 8 ] v w xy
z ) X YZ[ ( 4 Z\ 
8 ] ` 	0a , 
b  $jÃ« ~ Â€ k l~ Ã¬ Ã­ Â“Ã® Q
R Ã¯ Â€ k l*Ã° Ã± 
Ã™ Â—;~ Â€ k l2U x23 4 5 Âœ Â’ r Â“FX YÂ£  Â‘Ã¥ Â¡Â€
k lÂ¸xÂ€ k lÃ‚FX Y- s t Â¶ Â·Â“Ã²T ;Â® Â¶ Â·Â–s t Â‘Ã¥ Ã³ Ã´  Â® ÂŒ 6 7 DSP
Ã° Ã¦ Ã§ 6 7 DSP k Ãµ Â® Â´ Ã¶Ã· Ã¸  2U x23 4 5 Âœ Â’ r Â“Ã  U Ã† Ã¹ Âœ $ 
~ k lÃº Ã k 6 7 	= > ? Ã˜ Â«2@Q R S 
ZD E Âš Â‘" # 	= > ?
 IP nÃ†  Ãƒ Ã„ Ã† ( J E * Ã» Ã¼ Ã $: s t v w FX YZ[ ( 4 Z\ 
Â† Â‡ Âˆ
Â‰ Â¢ Ã½ D Ã¡ 2@Q Ã± Ã¾ N Âš Â‘Ãƒ Ã„ X YÂ‹ ÂŒ 8 ] Ã k Ã€ Â”Ã§  Ãš Ã› P Ã® 2%
.    Ãš Ã› Ã±  Ã’ #  Ã™ 	 
 J  *B  SOC  Ã P    # $ 
 
  	 
  	 
  	 
  	 

 
%&   S ) 	Âš Â‘Â¯ V    Â Âƒ * 800MHz~6GHz   K 
ÂÂ Â‘Â’ r
Â“$ ÂŸ Â„ Â‹      2@   Â£ Â¤    Â§0n Ã€ Â– ) X Â½ : Â› B Â“K 
 
 ÂÂ Â‘Â’ r Â“[1]Ã€  4 Â’ r Â“   ÂÂ Â‘Â’ r Â“[2]Â”8  Ã· Ã¸   ÂÂ Â‘Â’ r Â“
[3]$%& Â¬ ÂªK 
Â’ r Â“Â§0d Ã· Ã¸ !   ÂŠ Ã– c Ã‰ ! Ã© !* " Â« #  $ %
8  Ã· Ã¸ & '  ! ( ) Â¬ Â– 800MHz~6GHz Â™ jr 
K $ * *Ã‰ + Ã™  LC Â› B Â“ ,
' 2@Yc Ã– b C Â¬ Âª - Âƒ 
K Ã© ! .   / 0  !c r  + Â¿ Â”c S , 
Â
Â‘$;Ã™ Ã€  4 Â’ r Â“Â«Ã°    12 E Â» + 3 + Â¿ a u C Â² 4 5 $ 
6 7 8 8 9 : Ã¬ Ã­ Â“Ã– Â) [4]$%ÂŸ ; < Ã¬ Ã­ Â“Ã– Â. t Â Â‘Â”r Â£  u C  =
>$Ã©  ? >% @ Ã¬ c A B 1 Ã– c r u C C D Ãº @ B Ã£ ' ( Âu C Â Â³ $ * *)
LC 4 Ã¬ Ã­ Â“J , 
 Ã  , '  . t Â Â‘Y @ ÂŸ ; < Ã¬ Ã­ Â“Â« E F Ã© !Ã¹ @ Ã¬ c /
)E Â» C D u C Ã® c G $D ÃŸ | H ) Ã¬ Ã­ Â“Â¦ ! I e X Y4 8 8 9 : Ã¬ Ã­ Â“$Â¡e
~ k l J Â• s t 4 
C ( Â–Â“^ jÂ Âƒ * 2@Â¡s t Â‘Ã¥ 9 : s t 9 : Ã¬ Ã­ Â“[5]$ 
jÃ« * " Ã 2U Âœ Â’ r Â“2Ã€ %Ã‚) X Â½ [6]: d  9 : 8 Ã» 7 gate ÂŒ 8 8 Â«Ãˆ K
Â£  8 Ã Io ÃŒ Â£ Â¤ 8 Ã IiYÂ°[7]Zd  9 : 8 Ã L 8 Ã @G H Â£ Â¤ ÂŒ Â¶ M [8]ZN Â¡
 5
              
Â Â‘ C d FÃš e 2Ã– b f ÂK 
Â’ r Â“m Â Â‘$Â Â‘ C d F  Ã’ g Ã§ Â™ YÂÃº Z $
J Y m M1 8 Ã» 7  h i  L i j Ã¥ E . Ã© Â Â‘ k . ^ j l ÃŸ M2Â”M3@Âµ mn C
Â’ r Â® 2Ã™ j Ã¥ X Â–;Ã™ Â Â‘. C $YÂ¸%Q  K 
8 o FÂÂ Â‘Â’ r Â“8 ] $
p *!Â Â‘ f ÂÂ‚ Âƒ VW $^ % p *Â Â‘ÃŒ Ã† 7 8 ]  q r  r ^ jÂ Âƒ Â§Â¨
ÂŸ Â© $8 Ã» 7 M2, M3  !Â«Ã¦ Ã§ 8 Ã» 7 M1Â Â‘Ã™  Â‡ < Â Â‘  G $  Â® Ã³ X Ã
s t Â“@g a Â© u $J ~ k l p * Â’ r Â“m Ã™ & a Â¸v ÂŠ 8 ] Â«Â¬ Â–, Âœ 
Ã© | w Ã™ E C D u C  X $^ jJ | x 8 ] m Âœ G Â¡ y L z { M3 8 Ã» 7 Â«Q R $
a Ã  8 ] . Y~ 8 ] Ãº Â u C C D c | $E Â»R  8 8 w Ã¡ Â 1 V$ 
 
c  
YÂ. Â Â‘ C d F  Ã’ g Ã§ YZ  YÂ¸. 8 o ÂÂ Â‘Â’ r Â“8 ]  
c
YÃ‚%j8 o ÂÂ Â‘Â’ r Â“8 ] FÃ» Ã¼ Y$j8 ] Ã™  65 } ~ h 3 $Â© u Â´ Ã¶Â™
YÂªYÂ€ Ãº Z $Y%Â© u a ^ _ FÂ£ Â¤ ZÂ£  k \ Â s (S11/S22)$Y%Â© u a ^ _
FÂœ (S21)$Â¡Y2 Â‚ Ãº u E F
K % 5.2GHz;  r Âœ % 10.7dB$I1 S11/S22
J 
K N Â¦ G e âˆ’10dB$YÂƒÂ„ Z Â© u a ^ _ FÂ Â‘ Â… s (NF)2 E  G FÂ Â‘ Â… s %
2.9dB$YÂ€%J 6GHz Â» u Â© F	0-  u E Â´ Ã¶%âˆ’6dBm$Â†*%~ 8 ] k lm 
p * ÂÂ Â‘Â’ r Â“Yc Â‡ k l p Â Âˆ - Â‰$J c ÂR  8 8 F  Ã¹ E Âªc ÂÂ Â‘Z
c P 	0- ZÂ” H n@  u C C D $c
c
c
 
YÃ‚. Ã» Ã¼  ÂŠ Y 
 
 7
	

 
 Â¡e ] Ã„  d G s 
C ( Â–Â“Ã– 
K Â Â‘Â† Â‹ ÂŒ  Â %& Ã™ Ã k 
C (
Â–Â“P Ã– Â P  Â© 5 Â Â‘P    Q  * 2@ Â Â J O Â N Â‘ Â a Â› d Â© 5 Â Â‘
VW YÂ’%Ãº Q  VW Y Â“ Â” !d ÃŸ Â­ Âƒx Â© 5 Â• F Ãº Â¶ Â–s t Â– Ã° % Â—
Â˜  j Ã¥ l Â¡s t : Ãµ C Ã  Â‚ O ] Ã Â© 5 Â Â‘$ m âˆ†Î£Ã‰Â™%Â‡ < d G s 8 ] Ã‰
Â™; Â‡ < Â© 5 Â Â‘12 Âš Â‚ O ] J 
C Â£  > Ã Â›  
K Ã« Â Â‘%& Âœ Â |
 Â© 5 Â• F    d Â‹ + Âƒx Â© 5  Â Â ÂŸÃ³ Ã™  Â  X Â“n Â¥
C  Â¡ Â‘Â¶ Ã· . t
 Â¡ Â‘(Accumulator)Â¢ Ã * s t : Ãµ Â® Âœ (CT_DCO) Â®  d @Â€ Â® Â´ Ã¶Ã° %
Â‚ O ]  Â— Â˜ $YÂ£%Q  CT_DCOÃ‰Â™VW m 8 ] Â»Â¼ Y@Ã‡ Â¤ % Â¥   2@d 
Â¦ Ã– 8 ] Ã‰Â™E ÂªÂ Âƒ Âœ ÂŸ$YÂ£*%Q  Âœ Ã‰Â™N Â‘ Ã k Y(CT_DCO)$ 
 
YÂ’. Â§ Â¤ 4 Ã– 	 Â¨ t r  Â› B Â“
C ( Â–Â“VW  
 
 
YÂ£. Ã‡ Â¤ Âœ ÂŸÂ© Â¡8 ] Ã‰Â™Â»Â¼ Y 
 9
 
* Ã« ~ Â» Ã» Ã¼ Â¼ + Ã– Ãœ Ã \ K 
K U Ã† P Â¥   m   2 Â‚ d D E 
K 2
@ E ÂªD E  \ K Ã -  ' ;Âƒ Â™ Â¥ J U Ã† 
K E Â»Ã® D 2 Ã– O ]  Â½ K 0 4 5 
  2@d @   Â¾ 4 Â«Ã°  Â¿ Ã€ 8 ] iÂ± 
DCO I
n
TDC
K K
N
Ï‰ =
âˆ†             (Eq. 1) 
2
DCO RP
I R TDC
K TK
NK fÎ¶ = âˆ†            (Eq. 2) 
 
Â¥4 m   2@> $ Âƒ   Ã Kp Ã‚ H r xnE Â» Ã Ki H r x2nÃƒ Ã„ Â¾ 4 *

K 2@Â’ r xn; O ] Â½ K 0Ã–    Ã… Â s 1 D 2 G H $Â™ j@Â«    2 E Âª
Â™ Ã¶J Â’ r 
K E Â»J D 2 q r O ] Â½ K  Â· Â¸   E ÂªÃœ Ã \ K Â´ Ã¶$YÂ£Z
YÂ£%Â© u  r Â”  G 
K   Ã† 
 \ K Ã‡ { YYÂ£Âƒ%) Â· Â¸   \ K Â»Â¼ Ãˆ

K   Â Y$YÂ£Â€%  Â® Ã» Ã¼ iY$ 
 
 
YÂ£. Â© u  r 
K   Ã† 
 Ã‡ { Y 
 
YÂ£. Â© u  G 
K   Ã† 
 Ã‡ { Y 
0 200 400 600 800
0
10
20
30
40
50
Lo
ck
in
g 
Ti
m
e
 
(us
)
Loop Bandwidth (KHz)
 
YÂ£Âƒ. Â© u \ K Â»Â¼ ÃŒ 
K  Â Y 
 
YÂ£Â€. Ã» Ã¼ iY 
 
 
 
 11 
 
YÂÂ£*. Â¸Â¾ B B Â½ Â” 9 : 8 ] Ã { Y 
YÂÂ£Â%i Â¯ Ã» Ã¼ J Â£  ÂŒ Â© u Â´ Ã¶ Ã‘ Ã’  Ã“ 	% Â± Ã– Ã™ Â… 
b Ã¶Â£  Â´
Ã¶; Ã” Ã’  Ã“ 	1! Ã• Ã– Â… 
b Ã¶Â® Â£  Â´ Ã¶Â¥m   2@ Ã  d Â… 
Ãš e 
  2@Ã– b  Ã j Ã¥ P Â© Â¶ Â·Âª Ã— Ã˜ 
C m N j Ã™ Â EMI 4 5 $YÂÂ£Â¸1%Â£
 ÂŒ 
C H 5 Â´ Ã¶' ( Ãš Ã› %* Ãœ  Â… 
Â¸Â¾ B $ 
 
YÂÂ£Â. Â£  ÂŒ Â© u 
 Â³ Yc J Ã– Â… 
b Ã¶Â£  Ã“ 	 
 
YÂÂ£Â¸. Â© u Â£  ÂŒ 
C ÃŒ Â»Â¼ H 5  
 13
 
YÂÂ£. Ã» Ã¼  Ã¼ (Die photo) 
 
(a) 
 
(b) 
YÂÂ£Âƒ. Â© u Â´ Ã¶(a)
 Â³ Ã€ (b)Phase-Noise 
 
 
Â†Â ) PDC Resolution ÃŒ \ . O ]  Phase Noise In-band@100kHz q r ÂŸ 
 PDC TDC Unit 
Resolution 13.5 18.5 23.5 28 55 ps/Code 
Integral Mode -78.02 -76.84 -74.97 -73.78 -48 dBc/Hz 
Fractional Mode -75.85 -74.62 -73.62 -72.76 -51 dBc/Hz 
 
 
 15
ÂŸ . X   Â® Ã’ decode Â£   DCO* Â‘ Ã€  codeÂŸ1Ã­ Â¤ DSM@ X Ã‡  - $ 
DCO Ã€ %s t X YÂ¶ Â·Â“(digital to analog converterDAC) Ã² Ã 8 8 9 : Ã¬ Ã­ Â“
(Voltage-controlled oscillatorVCO) H Â‘ Ã€ $VCOÂ¡ 5 delay cell z Â–Ã³ DCO Â‡ <
10-phase Â£  $ d 
Â“ d s % 60Â” 59.7G s d s Â¡ DCO 10-phase Â‡ < $ 
O ] 
K !@s t Ã‰4 y z  O ] 
K Ã´ h 3 H Ã¡ q r 2P 2 Ã™ E Â… 
L M  X x
Ã™ | ^ j Ã® ÃŸ s t y z nÂ… 
L M y Ã· Ãš Ã› ÂŸy z Ã 3 r Ãµ %: f J \ . ^ 4 Â»n
DLFÂ£  code Ã¢ e Ã‡ Ã¢ Â“m Ã¶ Â… 
 ^ 4 Â» U  Â… 
 code Ã ÂŸI \ . ^ 4 Â»
code Ã° Yc  Ã· , e code of PLL1f Â KP KIÂŸ k F1 X KP KIÂŸj KP KIÂŸ 9
! q r Ã†  O ] 
K   s $ 
s t Â› B Â“  s ÂŸ KP  KI J Ã†  O ] m D Ã¡ 2 q r 
K (bandwidth)Z. t Ã Ã¸
(phase margin)Â¼ Ã– Â ' 
C (nature frequency)Â”  Ã… Â s (damping ratio)J Ã k ÃŸ 3
m Ã® Ã¹ ÂŸ Â  âˆ†TDCÂ” Kc$ 
a. Open loop transfer function : 
( ) 21 1
2
CR Z
P
TDC
KT sLG s K
s N s
pi Ï‰
pi
+=
âˆ†
 
b. Closed loop transfer function : 
( ) ( )( )
2
2 2
2
1 2
n n
n n
LG s sH s N N
LG s s s
Î¶Ï‰ Ï‰
Î¶Ï‰ Ï‰
+
= =
+ + +
 
 
\.^4: 
2 0.614 /Iz R
P
Kf Mrad s
K
Ï‰ pi= =
 
2
142 2
C
256 1.14 / 181.43 /
2
TDC UGB
P UGB
R UGB z
NK Mrad s kHz s
T K
Ï‰
Ï‰
Ï‰ Ï‰
âˆ†= = â‡’ = =
+
 
1tan 61.63UGB
z
PM Ï‰
Ï‰
âˆ’
ï£« ï£¶= = Â°ï£¬ ï£·ï£­ ï£¸
 
Â… 
 ^4: 
2 766.99 /Iz R
P
Kf krad s
K
Ï‰ pi= =
 
2
142 2
C
1024 286.12 / 45.537 /
2
TDC UGB
P UGB
R UGB z
NK krad s kHz s
T K
Ï‰
Ï‰
Ï‰ Ï‰
âˆ†= = â‡’ = =
+
 
1tan 20.458UGB
z
PM Ï‰
Ï‰
âˆ’
ï£« ï£¶= = Â°ï£¬ ï£·ï£­ ï£¸
 
 
 17
40GHz  
  Q  & *  40GHz  Â• s t \. O ] $% & G { Ãº Â Q  *   Â½  H 8 /
(varactor) V W Ã™ E s t Ã¬ Ã­ Â“ (digital controlled oscillator) Â¬ Âª Ã» Ã¼ T  
 C Ã‡  - $
|  Ã’ Ã— Â„ Â‹ !  , 
  Â• s t \. O ] $ * Ã«  Ã½ Ã½ (bang-bang).t Ã u Â“ (phase 
detector)  % Ã¾    ! c   \K Â» Â¼ % & G g |  ? >     G & Ã½ Ã½ .t Ã
u Â“  Ã‘ Ã’ Ã‰ 4Ã™ E \K  Â» Â¼ 2 @r    Ã™ $j 8 ] @ 90nm s t CMOS h 3 h Ã¢ 
@ 1.2V % R  8 8 Ã†  Â• s t \. O ] C D 46mW+ Â¿ % 0.3mm2\K Â» Â¼ % 23us
RMS Ãº Â r G % 300.87fs$ 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
                       YÂ¸Â£ Ã‚ . Â• s t \. O ] 8 ] V W Y 
 
                          
                               YÂ¸Â£ . Ã» Ã¼ Y 
 
YÂ¸Â£ Ã‚ a YÂ¸Â£ Ã€ Â¨ % 8 ] V W Y a Ã» Ã¼ Y$Â© u  
 Â³ a phase noise Â™ YÂ¸Â£ 
Ãº Z $ 
 
 19
Process 90nm CMOS 
Output frequency 5.025 GHz 
Chip area 0.105 mm^2 
Power consumption 6.3 mW 
Spur -53.61dB 
Jitter Under measurement 
-70dBc/Hz @ 50kHz offset Phase noise 
-103.57dBc/Hz @ 1MHz 
offset 
910us w/o FLA Lock time ( âˆ†f 
~500MHz ) 23us w/ FLA 
1.978ms w/o FLA Lock time ( âˆ†f ~1GHz ) 
24.49us w/ FLA 
              Â† Â¸ Ã» Ã¼ b P Â†  
 
 
 
A.Ã¾Â¯2	 
(1)97 8 98 7( 	 
	 
	 
	 
 2008 8 2009 7) 
1. Chao-Ching Hung, Chihun Lee, Lan-Chou Cho, and Shen-Iuan Liu, "A 57.1-59GHz CMOS 
fractional-N frequency synthesizer using quantization noise shifting technique", IEEE Asian 
Solid-State Circuits Conference (A-SSCC), pp.413-416, Nov. 2008. 
2. Wei-Jen Huang and Shen-Iuan Liu, "A sub-1V low-dropout regulator with an on-chip voltage 
reference", IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 165-168, Nov. 2008. 
3. Jung-Yu Chang, Chi-Nan Chuang, Shen-Iuan Liu, "A 15-20GHz delay-locked loop in 90nm 
CMOS technology", IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 213-216, Nov. 
2008. 
4. I-Hsin Wang and Shen-Iuan Liu, "A 4-bit 10GSample/sec flash ADC with merged interpolation 
and reference voltage", IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 377-380, 
Nov. 2008. 
5. Hong-Lin Chu, Chaung-Lin Hsieh, and Shen-Iuan Liu, "20Gb/s 1/4-rate and 40Gb/s 1/8-rate 
burst-mode CDR circuits in 0.13Âµm CMOS", IEEE Asian Solid-State Circuits Conference 
(A-SSCC), pp. 429-433, Nov. 2008. 
6. Chao-Ching Hung, and Shen-Iuan Liu, "A leakage-suppression technique for phase-locked 
systems in 65nm CMOS technology", International Solid-State Circuits Conference (ISSCC), 
pp. 400-401, Feb. 2009. 
7. Kun-Hung Tsai, and Shen-Iuan Liu, â€œA 43.7mW 96GHz phase-locked loop in 65nm CMOS 
technology,â€ International Solid-State Circuits Conference (ISSCC), pp. 276-277, Feb. 2009. 
8. Bo-Yu Lin, Kun-Hung Tsai, and Shen-Iuan Liu, â€œA 128.24~137.00GHz injection-locked 
 21
resolution varactors", International Symposium on VLSI Design, Automation & Test, 
Taiwan,pp. 245-248, April 2010. 
 
(3) 99 8 100 7( 	 
	 
	 
	 
 2010 8 2011 7) 
1. Chang-Lin Hsieh and Shen-Iuan Liu, "A 40Gb/s adaptive receiver with linear equalizer and 
merged DFE/CDR", 2011 Symposium on VLSI Circuits, pp., June 2011. 
2. Yi-Chieh Huang and Shen-Iuan Liu, "A 6Gb/s receiver with 32.7dB adaptive DFE-IIR 
equalization", International Solid-State Circuits Conference (ISSCC) 2011, pp. 356-357, Feb. 
2011. 
3. Yu-Ming Ying and Shen-Iuan Liu, "A 20Gb/s digitally adaptive equalizer/DFE with blind 
sampling", International Solid-State Circuits Conference (ISSCC) 2011, pp. 444-445, Feb. 2011. 
4. Bo-Yu Lin, I-Ting Lee, Chiao-Hsing Wang, and Shen-Iuan Liu, "A 198.9GHz ~201.0GHz 
injection-locked frequency divider in 65nm CMOS", 2010 Symposium on VLSI Circuits, pp. 
49-50, June 2010. 
 
B.Ã¾Â¯Ã› 
  
(1)97 8 98 7( 	 
	 
	 
	 
 2008 8 2009 7) 
1.Shao-Ku Kao, and Shen-Iuan Liu, "A delay-locked loop with statistical background 
calibration", IEEE Trans. Circuits and Systems- II: Express Briefs, vol. 55, pp.961-965, Oct. 
2008. 
2.Che-Fu Liang, Hong-Lin Chu, and Shen-Iuan Liu, "10Gbps inductorless CDRs with digital 
frequency calibration", IEEE Trans. Circuits and Systems-I: Regular Papers, vol. 55, pp. 
2514-2524, Oct. 2008. 
3.Chao-Chyun Chen, and Shen-Iuan Liu, "An infinite phase shift delay-locked loop with 
voltage-controlled sawtooth delay line", IEEE Journal of Solid-State Circuits, vol. 43, pp. 
2413-2421, Nov. 2008. 
4.Chih-Fan Liao, and Shen-Iuan Liu, "A 40-Gb/s CMOS serial-link receiver with adaptive 
equalization and clock/data recovery", IEEE Journal of Solid-State Circuits, vol. 43, pp. 
2492-2502, Nov. 2008. 
5.Chi-Nan Chuang, and Shen-Iuan Liu, "A 3~8GHz delay-locked loop with cycle jitter 
calibration", IEEE Trans. Circuits and Systems- II: Express Briefs, vol. 55, pp. 1094-1098, 
Nov. 2008. 
6. Shao-Hung Lin, and Shen-Iuan Liu, "Bang-bang phase/frequency detectors for unilateral 
continuous-rate CDR circuits", IEEE Trans. Circuits and Systems- II: Express Briefs, vol. 55, 
pp. 1214-1217, Dec. 2008. 
7.Wei-Ming Lin, Shen-Iuan Liu, Chun-Hung Kuo, Chun-Huai Li, Yao-Jen Hsieh, and 
Chun-Ting Liu, "A phase-locked loop with self-calibrated charge pumps in 3Âµm LTPS-TFT 
Technology", IEEE Trans. Circuits and Systems- II: Express Briefs, vol. 56, pp. 142-146, Feb. 
2009. 
8.Jung-Yu Chang, Che-Wei Fan, Che-Fu Liang, and Shen-Iuan Liu, "A single-PLL UWB 
 23
pre-emphasis using a propagation-time detector", IEEE Trans. Circuits and Systems- II: 
Express Briefs, vol. 57, pp. 178-182, March 2010. 
 
(3) 99 8 100 7( 	 
	 
	 
	 
 2010 8 2011 7) 
1. I-Ting Lee, and Shen-Iuan Liu, "G-Band injection-locked frequency dividers using pi-type LC 
Networks", accepted by IEEE Trans. Circuits and Systems-I: Regular Papers, vol. 58, pp. , 
2011. 
2. Ke-Hou Chen, and Shen-Iuan Liu, "Inductorless wideband CMOS low-noise amplifiers using 
noise-canceling technique", accepted by IEEE Trans. Circuits and Systems-I: Regular Papers, 
vol. 58, pp. , 2011. 
3. Kun-Hung Tsai, and Shen-Iuan Liu, "A 104GHz phase-locked loop using a VCO at second 
pole frequency", IEEE Trans. on VLSI Systems, vol., pp., 2011. 
4. Chang-Lin Hsieh, and Shen-Iuan Liu, "A 1~16Gb/s wide-range clock/data recovery circuit 
with bidirectional frequency detector", IEEE Trans. Circuits and Systems-II: Express Briefs, 
vol. 58, 2011. 
5. Wei-Jen Huang, Shigeisa Nagayasu, and Shen-Iuan Liu, "A rail-to-rail class-B buffer with 
DC level-shifting current mirror and distributed Miller compensation for LCD column 
drivers", IEEE Trans. Circuits and Systems-I: Regular Papers, vol. 58, pp. , 2011. 
6. Bo-Yu Lin, and Shen-Iuan Liu, "A 113.92~118.08GHz injection-locked frequency divider 
with triple-split-inductor technique", IEEE Microwave and Wireless Components Letters, 
vol. , pp, Aug. 2011. 
7. Chao-Ching Hung, and Shen-Iuan Liu, "A 40GHz fast-locked all-digital phase-locked loop 
using modified bang-bang algorithm", IEEE Trans. Circuits and Systems-II: Express Briefs, 
vol. 58, pp.321-325, June 2011. 
8. Bo-Yu Lin, and Shen-Iuan Liu, "Analysis and design of D-band injection-locked frequency 
dividers", IEEE Journal of Solid-State Circuits, vol. 46, pp.1250-1264, June 2011. 
9. Shih-Yuan Kao and Shen-Iuan Liu, "A digitally-calibrated phase-locked loop with supply 
sensitivity suppression", IEEE Trans. on VLSI Systems, vol. 19, pp.592-602, April 2011. 
10. Chao-Ching Hung, and Shen-Iuan Liu, "A noise-filtering technique for fractional-N 
frequency synthesizers", IEEE Trans. Circuits and Systems-II: Express Briefs, vol. 58, pp. 
139-143, March 2011. 
11. Wei-Jen Huang and Shen-Iuan Liu, "A PSRR-enhanced low-dropout regulator", IET 
Electronics Letters, vol. 47, pp. 17-18, Jan. 2011. 
12. I-Ting Lee, Chiao-Hsing Wang, Bo-Yu Lin, and Shen-Iuan Liu, "A 258.16~259.95 GHz 
injection-locked frequency divider", IET Electronics Letters, vol. 46, pp. 1438-1439, Oct. 
2010. 
13. Jung-Yu Chang and Shen-Iuan Liu, "A phase-locked loop with background leakage current 
compensation", IEEE Trans. Circuits and Systems-II: Express Briefs, vol. 57, pp. 666-670, 
Sept. 2010. 
 25
[14] J. Kim and M. A. Horowitz, â€œAdaptive supply serial links with sub-1-V operation and 
per-pin clock recovery,â€ IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1403â€“1413, Nov. 
2002. 
[15] P. Dudek, S. Szczepanski, and J. Hatfield, â€œA high-resolution CMOS time-to-digital 
converter utilizing a Vernier delay line,â€ IEEE J. Solid-State Circuits, vol. 35, no. 2, pp. 
240â€“247, Feb. 2000. 
[16] M. Lee and A. A. Abidi, â€œA 9b, 1.25 ps resolution coarse-fine time-todigital converter in 90 
nm CMOS that amplifies a time residue,â€ IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 
769â€“777, Apr. 2008. 
[17] C. M. Hsu, M. Z. Straayer, and M. H. Perrott, â€œA low-noise wide-BW 3.6-GHz digital 
fractional-N frequency synthesizer with a noiseshaping time-to-digital converter and 
quantization noise cancellation,â€ IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2776â€“2786, 
Dec. 2008. 
[18] D. H. Oh, D. S. Kim, S. Kim, D. K. Jeong, and W. Kim, â€œA 2.8 Gb/s all-digital CDR with a 
10b monotonic DCO,â€ in IEEE Int. Solid-State Circuit Conf. (ISSCC) Dig. Tech. Papers, 
Feb. 2007, pp. 222â€“223. 
[19] C. Lam and B. Razavi, â€œA 2.6 GHz/5.2 GHz frequency synthesizer in 0.4-um CMOS 
technology,â€ IEEE J. Solid-State Circuits, vol. 35, no. 5, pp. 788â€“794, May 2000. 
[20] A. Bevilacqua, â€œAn Ultra-Wideband CMOS LNA for 3.1 to 10.6GHz Wireless Receiver,â€ 
IEEE International Solid-State Circuits Conference, pp. 382-383, Feb. 2004. 
[21] Yueh-Hua.Yu, Yi-Jan Emery Chen and Deukhyoun Heo â€œA 0.6-V Low Power UWB CMOS 
LNA,â€ IEEE Microwave and Wireless Components  Letters, Vol. 17, No. 3,  pp. 229-231, 
Mar. 2007. 
[22] Chang-Wan Kim; Min-Suk Kang; Phan Tuan Anh; Hoon-Tae Kim; Sang-Gug Lee, â€œA 
3.1â€“10.6 GHz Ultra-Wideband CMOS Low Noise Amplifier With Current-Reused 
Technique,â€ IEEE, JSSC, Vol 39, no.40 pp.  544-547, Feb. 2005. 
[23] B. Razavi, Design of Integrated Circuits for Optical Communications, 1st ed. McGraw-Hill, 
2003. 
[24] S. Akhtar et al., â€œQuad band digitally controlled oscillator for WCDMA transmitter in 90nm 
CMOS,â€ IEEE CICC 2006, pp. 129-132. 
[25] C. C. Hsu, and J. T. Wu, â€œA Highly linear 125-MHz CMOS Switched-Resistor 
Programmable- Gain Amplifier, â€ IEEE Journal of Solid-State Circuits, Vol. 38, No. 10, pp 
1663-1670, Oct. 2003 
[26] C. P. Wu, and H. W. Tsao, â€œA 110MHz 84dB Programmable Gain Amplifier with 
RSSI, â€IEEE Radio Frequency Integrated Circuits Symposium, pp 639-642, Jun. 2003 
[27] K. S. Nah, and B. H. Park, â€œA 50-MHz 98-dB Dynamic-Range dB-Linear 
Programmable-Gain Amplifier with 2-dB Gain Steps for 3-V Power Supply, â€Symposium on 
VLSI Circuits Digest of Technical Papers, pp 73-76, 2001 
[28] W. Khalil, T. Y. Chang, X. Jiang, S. R. Naqvi, B. Nikjou, and J. Tseng, â€œA Highly Integrated 
Analog Front-End for 3G,â€ IEEE Journal of Solid-States Circuits, Vol. 38, No. 5, pp 774-781, 
May 2003 
99 å¹´åº¦å°ˆé¡Œç ”ç©¶è¨ˆç•«ç ”ç©¶æˆæœå½™æ•´è¡¨ 
è¨ˆç•«ä¸»æŒäººï¼šåŠ‰æ·±æ·µ è¨ˆç•«ç·¨è™Ÿï¼š99-2220-E-002-008- 
è¨ˆç•«åç¨±ï¼šé‹ç”¨æ•¸ä½è¼”åŠ©æ™ºç”¢å…ƒä»¶ä¹‹è»Ÿé«”ç„¡ç·šæ”¶ç™¼æ©Ÿ--å­è¨ˆç•«äºŒï¼šé‹ç”¨æ•¸ä½è¼”åŠ©æ™ºç”¢å…ƒä»¶ä¹‹è»Ÿé«”ç„¡ç·š
æ¥æ”¶æ©Ÿå‰ç«¯(3/3) 
é‡åŒ– 
æˆæœé …ç›® å¯¦éš›å·²é”æˆ
æ•¸ï¼ˆè¢«æ¥å—
æˆ–å·²ç™¼è¡¨ï¼‰
é æœŸç¸½é”æˆ
æ•¸(å«å¯¦éš›å·²
é”æˆæ•¸) 
æœ¬è¨ˆç•«å¯¦
éš›è²¢ç»ç™¾
åˆ†æ¯” 
å–®ä½ 
å‚™ è¨» ï¼ˆ è³ª åŒ– èªª
æ˜ï¼šå¦‚æ•¸å€‹è¨ˆç•«
å…±åŒæˆæœã€æˆæœ
åˆ— ç‚º è©² æœŸ åˆŠ ä¹‹
å° é¢ æ•… äº‹ ...
ç­‰ï¼‰ 
æœŸåˆŠè«–æ–‡ 0 0 100%  
ç ”ç©¶å ±å‘Š/æŠ€è¡“å ±å‘Š 0 0 100%  
ç ”è¨æœƒè«–æ–‡ 0 0 100% 
ç¯‡ 
 
è«–æ–‡è‘—ä½œ 
å°ˆæ›¸ 0 0 100%   
ç”³è«‹ä¸­ä»¶æ•¸ 5 5 100%  å°ˆåˆ© å·²ç²å¾—ä»¶æ•¸ 0 0 100% ä»¶  
ä»¶æ•¸ 0 0 100% ä»¶  
æŠ€è¡“ç§»è½‰ 
æ¬Šåˆ©é‡‘ 0 0 100% åƒå…ƒ  
ç¢©å£«ç”Ÿ 2 2 100%  
åšå£«ç”Ÿ 3 3 100%  
åšå£«å¾Œç ”ç©¶å“¡ 0 0 100%  
åœ‹å…§ 
åƒèˆ‡è¨ˆç•«äººåŠ› 
ï¼ˆæœ¬åœ‹ç±ï¼‰ 
å°ˆä»»åŠ©ç† 0 0 100% 
äººæ¬¡ 
 
æœŸåˆŠè«–æ–‡ 15 15 100%  
ç ”ç©¶å ±å‘Š/æŠ€è¡“å ±å‘Š 0 0 100%  
ç ”è¨æœƒè«–æ–‡ 15 15 100% 
ç¯‡ 
 
è«–æ–‡è‘—ä½œ 
å°ˆæ›¸ 0 0 100% ç« /æœ¬  
ç”³è«‹ä¸­ä»¶æ•¸ 0 0 100%  å°ˆåˆ© å·²ç²å¾—ä»¶æ•¸ 2 2 100% ä»¶  
ä»¶æ•¸ 0 0 100% ä»¶  
æŠ€è¡“ç§»è½‰ 
æ¬Šåˆ©é‡‘ 0 0 100% åƒå…ƒ  
ç¢©å£«ç”Ÿ 0 0 100%  
åšå£«ç”Ÿ 0 0 100%  
åšå£«å¾Œç ”ç©¶å“¡ 0 0 100%  
åœ‹å¤– 
åƒèˆ‡è¨ˆç•«äººåŠ› 
ï¼ˆå¤–åœ‹ç±ï¼‰ 
å°ˆä»»åŠ©ç† 0 0 100% 
äººæ¬¡ 
 
åœ‹ç§‘æœƒè£œåŠ©å°ˆé¡Œç ”ç©¶è¨ˆç•«æˆæœå ±å‘Šè‡ªè©•è¡¨ 
è«‹å°±ç ”ç©¶å…§å®¹èˆ‡åŸè¨ˆç•«ç›¸ç¬¦ç¨‹åº¦ã€é”æˆé æœŸç›®æ¨™æƒ…æ³ã€ç ”ç©¶æˆæœä¹‹å­¸è¡“æˆ–æ‡‰ç”¨åƒ¹
å€¼ï¼ˆç°¡è¦æ•˜è¿°æˆæœæ‰€ä»£è¡¨ä¹‹æ„ç¾©ã€åƒ¹å€¼ã€å½±éŸ¿æˆ–é€²ä¸€æ­¥ç™¼å±•ä¹‹å¯èƒ½æ€§ï¼‰ã€æ˜¯å¦é©
åˆåœ¨å­¸è¡“æœŸåˆŠç™¼è¡¨æˆ–ç”³è«‹å°ˆåˆ©ã€ä¸»è¦ç™¼ç¾æˆ–å…¶ä»–æœ‰é—œåƒ¹å€¼ç­‰ï¼Œä½œä¸€ç¶œåˆè©•ä¼°ã€‚
1. è«‹å°±ç ”ç©¶å…§å®¹èˆ‡åŸè¨ˆç•«ç›¸ç¬¦ç¨‹åº¦ã€é”æˆé æœŸç›®æ¨™æƒ…æ³ä½œä¸€ç¶œåˆè©•ä¼° 
â– é”æˆç›®æ¨™ 
â–¡æœªé”æˆç›®æ¨™ï¼ˆè«‹èªªæ˜ï¼Œä»¥ 100 å­—ç‚ºé™ï¼‰ 
â–¡å¯¦é©—å¤±æ•— 
â–¡å› æ•…å¯¦é©—ä¸­æ–· 
â–¡å…¶ä»–åŸå›  
èªªæ˜ï¼š 
2. ç ”ç©¶æˆæœåœ¨å­¸è¡“æœŸåˆŠç™¼è¡¨æˆ–ç”³è«‹å°ˆåˆ©ç­‰æƒ…å½¢ï¼š 
è«–æ–‡ï¼šâ– å·²ç™¼è¡¨ â–¡æœªç™¼è¡¨ä¹‹æ–‡ç¨¿ â–¡æ’°å¯«ä¸­ â–¡ç„¡ 
å°ˆåˆ©ï¼šâ– å·²ç²å¾— â–¡ç”³è«‹ä¸­ â–¡ç„¡ 
æŠ€è½‰ï¼šâ–¡å·²æŠ€è½‰ â–¡æ´½è«‡ä¸­ â– ç„¡ 
å…¶ä»–ï¼šï¼ˆä»¥ 100 å­—ç‚ºé™ï¼‰ 
è«–æ–‡æˆæœéƒ¨åˆ†ä»ç„¶æ’°å¯«ä¸­ 
3. è«‹ä¾å­¸è¡“æˆå°±ã€æŠ€è¡“å‰µæ–°ã€ç¤¾æœƒå½±éŸ¿ç­‰æ–¹é¢ï¼Œè©•ä¼°ç ”ç©¶æˆæœä¹‹å­¸è¡“æˆ–æ‡‰ç”¨åƒ¹
å€¼ï¼ˆç°¡è¦æ•˜è¿°æˆæœæ‰€ä»£è¡¨ä¹‹æ„ç¾©ã€åƒ¹å€¼ã€å½±éŸ¿æˆ–é€²ä¸€æ­¥ç™¼å±•ä¹‹å¯èƒ½æ€§ï¼‰ï¼ˆä»¥
500 å­—ç‚ºé™ï¼‰ 
(ä¸€)å­¸è¡“æŠ€è¡“é¢ 
å¦‚ä»Šæ˜¯å€‹çŸ¥è­˜çˆ†ç‚¸çš„æ™‚ä»£ï¼Œå„é¡è¨Šæ¯çš„å‚³é”æ›´æ˜¯ç¬æ¯è¬è®Šï¼Œæ•´å€‹åœ°çƒå®›å¦‚ä¸€å€‹å°æ‘å­ä¸€
èˆ¬ã€‚å¦‚æœäººå€‘æƒ³è¦æ“æœ‰èˆ‡å…¨ä¸–ç•Œæºé€šçš„èƒ½åŠ›ï¼ŒæŒ‰ç…§ç›®å‰çš„é€šè¨Šè¦æ ¼ï¼ŒåŸºæœ¬ä¸Šéœ€è¦æ”œå¸¶å¾ˆå¤š
ä¸åŒçš„é€šè¨Šç”¢å“æ‰æœ‰è¾¦æ³•é”åˆ°ã€‚ç‚ºäº†å…é™¤æ­¤é¡çš„å›°æ“¾ï¼Œä¸€å€‹å…·é«˜åº¦ç›¸å®¹æ€§ä¸”å¯ç¨‹å¼åŒ–çš„è»Ÿ
é«”ç„¡ç·šé›»(SDR)ä¾¿æ‡‰é‹è€Œç”Ÿï¼Œè»Ÿé«”ç„¡ç·šé›»æ”¶ç™¼å™¨å¯ä»¥éš¨è‘—è¼‰æ³¢é »ç‡çš„ä¸åŒéš¨ä¹‹æ”¹è®Šï¼Œä¸¦ä¸”
åœ¨ä¸€å€‹å¯¬é »çš„ç¯„åœå…§ï¼Œçš†èƒ½æä¾›å¤šæ¨£çš„èª¿è®Šæ ¼å¼ã€‚åŸä¾†è»Ÿé«”ç„¡ç·šé›»çš„æ¦‚å¿µæ˜¯æºè‡ªåœ‹é˜²éœ€
æ±‚ï¼Œåˆ©ç”¨ä¸åŒé »æ®µåŒæ™‚é–“é€²è¡Œé€šè¨Šèˆ‡ç›£è½ã€‚éš¨è‘— CMOS è£½ç¨‹å¿«é€Ÿçš„é€²æ­¥ï¼Œè»Ÿé«”ç„¡ç·šé›»åœ¨æˆ
æœ¬ä¸‹é™å¾Œï¼Œå°‡æœ‰æ©Ÿæœƒæ‡‰ç”¨åœ¨æœªä¾†çš„ç„¡ç·šé›»ä¸Šã€‚ 
 
(äºŒ)ç¶“æ¿Ÿé¢æ•ˆç›Š 
éš¨è‘—è£½ç¨‹çš„æ¼”é€²ï¼Œæ•¸ä½é›»è·¯çš„åŠŸèƒ½æ—¥è¶¨å¼·å¤§ï¼Œè€Œé¡æ¯”é›»è·¯çš„è¨­è¨ˆæŒ‘æˆ°åº¦å‰‡è¶Šä¾†è¶Šé«˜ã€‚å°æ–¼
å‚³çµ±çš„é¡æ¯”é›»è·¯è€Œè¨€ï¼Œéƒ½æœ‰å±¬æ–¼è‡ªå·±è¨­è¨ˆåƒæ•¸ï¼Œç•¶è¦é€²å…¥ä¸‹ä¸€ä»£æ–°è£½ç¨‹çš„æ™‚å€™ï¼Œæ•´å¥—è¨­è¨ˆ
æµç¨‹å¿…é ˆé‡æ–°ä¾†éï¼›è‹¥æ¡ç”¨æ•¸ä½åŒ–çš„æ–¹å¼ï¼Œç¯€çœäº†å¤§é‡ redesign çš„ç ”ç©¶é–‹ç™¼æ™‚é–“ï¼Œåƒ…éœ€
ä¿®æ”¹éƒ¨åˆ†çš„åƒæ•¸ï¼Œèˆ‡å‚³çµ±é¡æ¯”é›»è·¯ç›¸æ¯”ï¼Œå¤§å¹…åº¦çš„ä¸‹é™æ‰€éœ€çš„ç ”ç©¶é–‹ç™¼ç¶“è²»ï¼Œä¸¦ä¸”æœƒå¸¶ä¾†
æ•¸ä½åŒ–çš„å¥½è™•ï¼Œä¾‹å¦‚é¢ç©ã€åŠŸç‡â€¦ç­‰çš„æœ€ä½³åŒ–ï¼Œç­‰æ–¼ç„¡å½¢ä¸­ç¯€çœæ™¶ç‰‡æˆæœ¬çš„é–‹éŠ·ã€‚ 
 
(ä¸‰)ç¤¾æœƒé¢æ•ˆç›Š 
