// Seed: 2470948262
`timescale 1ps / 1ps
module module_0 (
    input logic id_2,
    input id_3,
    input id_4,
    input id_5,
    output logic id_6,
    input id_7,
    input id_8,
    output id_9,
    output id_10
);
  assign id_7 = 1;
  assign id_5 = id_4;
endmodule
