Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Nov 30 15:21:24 2022
| Host         : Tyler_Thinkpad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Multiplier_testerSource_timing_summary_routed.rpt -pb Multiplier_testerSource_timing_summary_routed.pb -rpx Multiplier_testerSource_timing_summary_routed.rpx -warn_on_violation
| Design       : Multiplier_testerSource
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    32          
TIMING-18  Warning           Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (21)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: nolabel_line43/U3/data_out_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line43/U4/data_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.526        0.000                      0                  194        0.103        0.000                      0                  194        4.500        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.526        0.000                      0                  194        0.103        0.000                      0                  194        4.500        0.000                       0                   120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/set_cathode_anode/anode_clock1/bit17/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 1.014ns (23.774%)  route 3.251ns (76.226%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.568     5.089    nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit0/clk_IBUF_BUFG
    SLICE_X46Y47         FDRE                                         r  nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/Q
                         net (fo=7, routed)           0.738     6.345    nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_reg_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.469 r  nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_i_2__2/O
                         net (fo=6, routed)           0.751     7.220    nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit10/p_8_in
    SLICE_X47Y51         LUT6 (Prop_lut6_I3_O)        0.124     7.344 r  nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_i_2__1/O
                         net (fo=6, routed)           0.555     7.898    nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit15/p_18_in
    SLICE_X50Y51         LUT6 (Prop_lut6_I3_O)        0.124     8.022 r  nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_i_2__0/O
                         net (fo=3, routed)           0.823     8.846    nolabel_line24/set_cathode_anode/anode_clock1/bit17/p_28_in
    SLICE_X48Y51         LUT3 (Prop_lut3_I1_O)        0.124     8.970 r  nolabel_line24/set_cathode_anode/anode_clock1/bit17/data_out_i_1__16/O
                         net (fo=1, routed)           0.385     9.355    nolabel_line24/set_cathode_anode/anode_clock1/bit17/d_17
    SLICE_X48Y51         FDRE                                         r  nolabel_line24/set_cathode_anode/anode_clock1/bit17/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.442    14.783    nolabel_line24/set_cathode_anode/anode_clock1/bit17/clk_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  nolabel_line24/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X48Y51         FDRE (Setup_fdre_C_D)       -0.047    14.880    nolabel_line24/set_cathode_anode/anode_clock1/bit17/data_out_reg
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/set_cathode_anode/anode_clock1/bit18/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 1.014ns (25.159%)  route 3.016ns (74.841%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.568     5.089    nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit0/clk_IBUF_BUFG
    SLICE_X46Y47         FDRE                                         r  nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/Q
                         net (fo=7, routed)           0.738     6.345    nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_reg_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.469 r  nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_i_2__2/O
                         net (fo=6, routed)           0.751     7.220    nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit10/p_8_in
    SLICE_X47Y51         LUT6 (Prop_lut6_I3_O)        0.124     7.344 r  nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_i_2__1/O
                         net (fo=6, routed)           0.555     7.898    nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit15/p_18_in
    SLICE_X50Y51         LUT6 (Prop_lut6_I3_O)        0.124     8.022 r  nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_i_2__0/O
                         net (fo=3, routed)           0.587     8.609    nolabel_line24/set_cathode_anode/anode_clock1/bit18/p_28_in
    SLICE_X48Y50         LUT4 (Prop_lut4_I2_O)        0.124     8.733 r  nolabel_line24/set_cathode_anode/anode_clock1/bit18/data_out_i_1__15/O
                         net (fo=1, routed)           0.386     9.120    nolabel_line24/set_cathode_anode/anode_clock1/bit18/d_18
    SLICE_X48Y50         FDRE                                         r  nolabel_line24/set_cathode_anode/anode_clock1/bit18/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.442    14.783    nolabel_line24/set_cathode_anode/anode_clock1/bit18/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  nolabel_line24/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X48Y50         FDRE (Setup_fdre_C_D)       -0.067    14.860    nolabel_line24/set_cathode_anode/anode_clock1/bit18/data_out_reg
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/get_answer_segs/nolabel_line29/code2/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 1.185ns (31.227%)  route 2.610ns (68.773%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.568     5.089    nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[3]/Q
                         net (fo=2, routed)           0.680     6.225    nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[3]
    SLICE_X45Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.349 r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_state_i_4/O
                         net (fo=2, routed)           0.812     7.161    nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_state_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.285 f  nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/data_out_i_2__4/O
                         net (fo=4, routed)           0.966     8.251    nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/up_pulse
    SLICE_X41Y51         LUT2 (Prop_lut2_I1_O)        0.149     8.400 r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/data_out_i_3__0/O
                         net (fo=1, routed)           0.152     8.552    nolabel_line24/get_answer_segs/nolabel_line29/debouncer3/data_out_reg_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.332     8.884 r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer3/data_out_i_1/O
                         net (fo=1, routed)           0.000     8.884    nolabel_line24/get_answer_segs/nolabel_line29/code2/next_code_2
    SLICE_X41Y51         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/code2/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.438    14.779    nolabel_line24/get_answer_segs/nolabel_line29/code2/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/code2/data_out_reg/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X41Y51         FDRE (Setup_fdre_C_D)        0.031    14.954    nolabel_line24/get_answer_segs/nolabel_line29/code2/data_out_reg
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/set_cathode_anode/anode_clock1/bit16/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 1.014ns (28.097%)  route 2.595ns (71.903%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.568     5.089    nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit0/clk_IBUF_BUFG
    SLICE_X46Y47         FDRE                                         r  nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/Q
                         net (fo=7, routed)           0.738     6.345    nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_reg_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.469 r  nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_i_2__2/O
                         net (fo=6, routed)           0.751     7.220    nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit10/p_8_in
    SLICE_X47Y51         LUT6 (Prop_lut6_I3_O)        0.124     7.344 r  nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_i_2__1/O
                         net (fo=6, routed)           0.555     7.898    nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit15/p_18_in
    SLICE_X50Y51         LUT6 (Prop_lut6_I3_O)        0.124     8.022 r  nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_i_2__0/O
                         net (fo=3, routed)           0.552     8.574    nolabel_line24/set_cathode_anode/anode_clock1/bit16/p_28_in
    SLICE_X48Y51         LUT2 (Prop_lut2_I1_O)        0.124     8.698 r  nolabel_line24/set_cathode_anode/anode_clock1/bit16/data_out_i_1__14/O
                         net (fo=1, routed)           0.000     8.698    nolabel_line24/set_cathode_anode/anode_clock1/bit16/d_16
    SLICE_X48Y51         FDRE                                         r  nolabel_line24/set_cathode_anode/anode_clock1/bit16/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.442    14.783    nolabel_line24/set_cathode_anode/anode_clock1/bit16/clk_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  nolabel_line24/set_cathode_anode/anode_clock1/bit16/data_out_reg/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X48Y51         FDRE (Setup_fdre_C_D)        0.029    14.956    nolabel_line24/set_cathode_anode/anode_clock1/bit16/data_out_reg
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  6.258    

Slack (MET) :             6.616ns  (required time - arrival time)
  Source:                 nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/get_answer_segs/nolabel_line29/code1/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.890ns (26.639%)  route 2.451ns (73.361%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.555     5.076    nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[15]/Q
                         net (fo=2, routed)           0.677     6.271    nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/PB_cnt_reg[15]
    SLICE_X47Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.395 f  nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/PB_state_i_3__0/O
                         net (fo=2, routed)           0.805     7.200    nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/PB_state_i_3__0_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.324 r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/data_out_i_3__1/O
                         net (fo=4, routed)           0.969     8.293    nolabel_line24/get_answer_segs/nolabel_line29/code2/down_pulse
    SLICE_X41Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.417 r  nolabel_line24/get_answer_segs/nolabel_line29/code2/data_out_i_1__20/O
                         net (fo=1, routed)           0.000     8.417    nolabel_line24/get_answer_segs/nolabel_line29/code1/data_out_reg_2
    SLICE_X41Y51         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/code1/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.438    14.779    nolabel_line24/get_answer_segs/nolabel_line29/code1/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/code1/data_out_reg/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X41Y51         FDRE (Setup_fdre_C_D)        0.031    15.033    nolabel_line24/get_answer_segs/nolabel_line29/code1/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                          -8.417    
  -------------------------------------------------------------------
                         slack                                  6.616    

Slack (MET) :             6.640ns  (required time - arrival time)
  Source:                 nolabel_line24/get_answer_segs/nolabel_line29/debouncer3/PB_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/get_answer_segs/nolabel_line29/code0/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.890ns (26.734%)  route 2.439ns (73.266%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.555     5.076    nolabel_line24/get_answer_segs/nolabel_line29/debouncer3/clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer3/PB_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  nolabel_line24/get_answer_segs/nolabel_line29/debouncer3/PB_cnt_reg[7]/Q
                         net (fo=2, routed)           0.677     6.271    nolabel_line24/get_answer_segs/nolabel_line29/debouncer3/PB_cnt_reg[7]
    SLICE_X43Y51         LUT4 (Prop_lut4_I2_O)        0.124     6.395 r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer3/PB_state_i_5__1/O
                         net (fo=2, routed)           0.943     7.338    nolabel_line24/get_answer_segs/nolabel_line29/debouncer3/PB_state_i_5__1_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.462 f  nolabel_line24/get_answer_segs/nolabel_line29/debouncer3/data_out_i_4__0/O
                         net (fo=3, routed)           0.819     8.281    nolabel_line24/get_answer_segs/nolabel_line29/code2/center_pulse
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.405 r  nolabel_line24/get_answer_segs/nolabel_line29/code2/data_out_i_1__19/O
                         net (fo=1, routed)           0.000     8.405    nolabel_line24/get_answer_segs/nolabel_line29/code0/data_out_reg_8
    SLICE_X41Y51         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/code0/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.438    14.779    nolabel_line24/get_answer_segs/nolabel_line29/code0/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/code0/data_out_reg/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X41Y51         FDRE (Setup_fdre_C_D)        0.029    15.045    nolabel_line24/get_answer_segs/nolabel_line29/code0/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                  6.640    

Slack (MET) :             6.670ns  (required time - arrival time)
  Source:                 nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.890ns (27.400%)  route 2.358ns (72.600%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.568     5.089    nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit0/clk_IBUF_BUFG
    SLICE_X46Y47         FDRE                                         r  nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit0/data_out_reg/Q
                         net (fo=7, routed)           0.738     6.345    nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_reg_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.469 r  nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_i_2__2/O
                         net (fo=6, routed)           0.751     7.220    nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit10/p_8_in
    SLICE_X47Y51         LUT6 (Prop_lut6_I3_O)        0.124     7.344 r  nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_i_2__1/O
                         net (fo=6, routed)           0.870     8.213    nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit15/p_18_in
    SLICE_X50Y51         LUT6 (Prop_lut6_I3_O)        0.124     8.337 r  nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_i_1__13/O
                         net (fo=1, routed)           0.000     8.337    nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit15/d[15]
    SLICE_X50Y51         FDRE                                         r  nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.443    14.784    nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit15/clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_reg/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X50Y51         FDRE (Setup_fdre_C_D)        0.079    15.007    nolabel_line24/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                          -8.337    
  -------------------------------------------------------------------
                         slack                                  6.670    

Slack (MET) :             6.677ns  (required time - arrival time)
  Source:                 nolabel_line43/debouncer1/PB_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/debouncer1/PB_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.828ns (25.256%)  route 2.450ns (74.744%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.554     5.075    nolabel_line43/debouncer1/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  nolabel_line43/debouncer1/PB_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line43/debouncer1/PB_cnt_reg[11]/Q
                         net (fo=2, routed)           0.812     6.343    nolabel_line43/debouncer1/PB_cnt_reg[11]
    SLICE_X37Y52         LUT4 (Prop_lut4_I2_O)        0.124     6.467 f  nolabel_line43/debouncer1/data_out_i_8/O
                         net (fo=1, routed)           0.799     7.266    nolabel_line43/debouncer1/data_out_i_8_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I0_O)        0.124     7.390 r  nolabel_line43/debouncer1/data_out_i_3/O
                         net (fo=3, routed)           0.839     8.229    nolabel_line43/debouncer1/p_2_in
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.353 r  nolabel_line43/debouncer1/PB_state_i_1/O
                         net (fo=1, routed)           0.000     8.353    nolabel_line43/debouncer1/PB_state_i_1_n_0
    SLICE_X40Y51         FDRE                                         r  nolabel_line43/debouncer1/PB_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.438    14.779    nolabel_line43/debouncer1/clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  nolabel_line43/debouncer1/PB_state_reg/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X40Y51         FDRE (Setup_fdre_C_D)        0.029    15.031    nolabel_line43/debouncer1/PB_state_reg
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                  6.677    

Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 nolabel_line43/debouncer2/PB_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/debouncer2/PB_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.580ns (21.499%)  route 2.118ns (78.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.566     5.087    nolabel_line43/debouncer2/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  nolabel_line43/debouncer2/PB_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  nolabel_line43/debouncer2/PB_sync_1_reg/Q
                         net (fo=2, routed)           0.952     6.496    nolabel_line43/debouncer2/PB_sync_1_reg_n_0
    SLICE_X38Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.620 r  nolabel_line43/debouncer2/PB_cnt[0]_i_1__3/O
                         net (fo=16, routed)          1.165     7.785    nolabel_line43/debouncer2/PB_idle
    SLICE_X39Y52         FDRE                                         r  nolabel_line43/debouncer2/PB_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.436    14.777    nolabel_line43/debouncer2/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  nolabel_line43/debouncer2/PB_cnt_reg[12]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X39Y52         FDRE (Setup_fdre_C_R)       -0.429    14.492    nolabel_line43/debouncer2/PB_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -7.785    
  -------------------------------------------------------------------
                         slack                                  6.707    

Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 nolabel_line43/debouncer2/PB_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/debouncer2/PB_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.580ns (21.499%)  route 2.118ns (78.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.566     5.087    nolabel_line43/debouncer2/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  nolabel_line43/debouncer2/PB_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  nolabel_line43/debouncer2/PB_sync_1_reg/Q
                         net (fo=2, routed)           0.952     6.496    nolabel_line43/debouncer2/PB_sync_1_reg_n_0
    SLICE_X38Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.620 r  nolabel_line43/debouncer2/PB_cnt[0]_i_1__3/O
                         net (fo=16, routed)          1.165     7.785    nolabel_line43/debouncer2/PB_idle
    SLICE_X39Y52         FDRE                                         r  nolabel_line43/debouncer2/PB_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.436    14.777    nolabel_line43/debouncer2/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  nolabel_line43/debouncer2/PB_cnt_reg[13]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X39Y52         FDRE (Setup_fdre_C_R)       -0.429    14.492    nolabel_line43/debouncer2/PB_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -7.785    
  -------------------------------------------------------------------
                         slack                                  6.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 nolabel_line43/debouncer2/PB_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/debouncer2/PB_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    nolabel_line43/debouncer2/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  nolabel_line43/debouncer2/PB_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line43/debouncer2/PB_cnt_reg[3]/Q
                         net (fo=2, routed)           0.119     1.707    nolabel_line43/debouncer2/PB_cnt_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  nolabel_line43/debouncer2/PB_cnt_reg[0]_i_2__3/CO[3]
                         net (fo=1, routed)           0.001     1.868    nolabel_line43/debouncer2/PB_cnt_reg[0]_i_2__3_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  nolabel_line43/debouncer2/PB_cnt_reg[4]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.922    nolabel_line43/debouncer2/PB_cnt_reg[4]_i_1__3_n_7
    SLICE_X39Y50         FDRE                                         r  nolabel_line43/debouncer2/PB_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.830     1.958    nolabel_line43/debouncer2/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  nolabel_line43/debouncer2/PB_cnt_reg[4]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line43/debouncer2/PB_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 nolabel_line43/debouncer2/PB_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/debouncer2/PB_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    nolabel_line43/debouncer2/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  nolabel_line43/debouncer2/PB_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line43/debouncer2/PB_cnt_reg[3]/Q
                         net (fo=2, routed)           0.119     1.707    nolabel_line43/debouncer2/PB_cnt_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  nolabel_line43/debouncer2/PB_cnt_reg[0]_i_2__3/CO[3]
                         net (fo=1, routed)           0.001     1.868    nolabel_line43/debouncer2/PB_cnt_reg[0]_i_2__3_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  nolabel_line43/debouncer2/PB_cnt_reg[4]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     1.933    nolabel_line43/debouncer2/PB_cnt_reg[4]_i_1__3_n_5
    SLICE_X39Y50         FDRE                                         r  nolabel_line43/debouncer2/PB_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.830     1.958    nolabel_line43/debouncer2/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  nolabel_line43/debouncer2/PB_cnt_reg[6]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line43/debouncer2/PB_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.565     1.448    nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[2]/Q
                         net (fo=2, routed)           0.133     1.722    nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[2]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.882    nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]_i_2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.936    nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[4]_i_1_n_7
    SLICE_X44Y50         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.833     1.960    nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[4]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 nolabel_line43/debouncer1/PB_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/debouncer1/PB_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    nolabel_line43/debouncer1/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  nolabel_line43/debouncer1/PB_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line43/debouncer1/PB_cnt_reg[2]/Q
                         net (fo=2, routed)           0.133     1.721    nolabel_line43/debouncer1/PB_cnt_reg[2]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  nolabel_line43/debouncer1/PB_cnt_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.001     1.881    nolabel_line43/debouncer1/PB_cnt_reg[0]_i_2__2_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  nolabel_line43/debouncer1/PB_cnt_reg[4]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.935    nolabel_line43/debouncer1/PB_cnt_reg[4]_i_1__2_n_7
    SLICE_X36Y50         FDRE                                         r  nolabel_line43/debouncer1/PB_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.830     1.958    nolabel_line43/debouncer1/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  nolabel_line43/debouncer1/PB_cnt_reg[4]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line43/debouncer1/PB_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.565     1.448    nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[2]/Q
                         net (fo=2, routed)           0.133     1.722    nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[2]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.882    nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]_i_2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.947    nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[4]_i_1_n_5
    SLICE_X44Y50         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.833     1.960    nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[6]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 nolabel_line43/debouncer1/PB_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/debouncer1/PB_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    nolabel_line43/debouncer1/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  nolabel_line43/debouncer1/PB_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line43/debouncer1/PB_cnt_reg[2]/Q
                         net (fo=2, routed)           0.133     1.721    nolabel_line43/debouncer1/PB_cnt_reg[2]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  nolabel_line43/debouncer1/PB_cnt_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.001     1.881    nolabel_line43/debouncer1/PB_cnt_reg[0]_i_2__2_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  nolabel_line43/debouncer1/PB_cnt_reg[4]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.946    nolabel_line43/debouncer1/PB_cnt_reg[4]_i_1__2_n_5
    SLICE_X36Y50         FDRE                                         r  nolabel_line43/debouncer1/PB_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.830     1.958    nolabel_line43/debouncer1/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  nolabel_line43/debouncer1/PB_cnt_reg[6]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line43/debouncer1/PB_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 nolabel_line43/debouncer2/PB_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/debouncer2/PB_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    nolabel_line43/debouncer2/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  nolabel_line43/debouncer2/PB_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line43/debouncer2/PB_cnt_reg[3]/Q
                         net (fo=2, routed)           0.119     1.707    nolabel_line43/debouncer2/PB_cnt_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  nolabel_line43/debouncer2/PB_cnt_reg[0]_i_2__3/CO[3]
                         net (fo=1, routed)           0.001     1.868    nolabel_line43/debouncer2/PB_cnt_reg[0]_i_2__3_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  nolabel_line43/debouncer2/PB_cnt_reg[4]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     1.958    nolabel_line43/debouncer2/PB_cnt_reg[4]_i_1__3_n_6
    SLICE_X39Y50         FDRE                                         r  nolabel_line43/debouncer2/PB_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.830     1.958    nolabel_line43/debouncer2/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  nolabel_line43/debouncer2/PB_cnt_reg[5]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line43/debouncer2/PB_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 nolabel_line43/debouncer2/PB_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/debouncer2/PB_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    nolabel_line43/debouncer2/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  nolabel_line43/debouncer2/PB_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line43/debouncer2/PB_cnt_reg[3]/Q
                         net (fo=2, routed)           0.119     1.707    nolabel_line43/debouncer2/PB_cnt_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  nolabel_line43/debouncer2/PB_cnt_reg[0]_i_2__3/CO[3]
                         net (fo=1, routed)           0.001     1.868    nolabel_line43/debouncer2/PB_cnt_reg[0]_i_2__3_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  nolabel_line43/debouncer2/PB_cnt_reg[4]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.958    nolabel_line43/debouncer2/PB_cnt_reg[4]_i_1__3_n_4
    SLICE_X39Y50         FDRE                                         r  nolabel_line43/debouncer2/PB_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.830     1.958    nolabel_line43/debouncer2/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  nolabel_line43/debouncer2/PB_cnt_reg[7]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line43/debouncer2/PB_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 nolabel_line43/debouncer2/PB_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/debouncer2/PB_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    nolabel_line43/debouncer2/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  nolabel_line43/debouncer2/PB_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line43/debouncer2/PB_cnt_reg[3]/Q
                         net (fo=2, routed)           0.119     1.707    nolabel_line43/debouncer2/PB_cnt_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  nolabel_line43/debouncer2/PB_cnt_reg[0]_i_2__3/CO[3]
                         net (fo=1, routed)           0.001     1.868    nolabel_line43/debouncer2/PB_cnt_reg[0]_i_2__3_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  nolabel_line43/debouncer2/PB_cnt_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     1.907    nolabel_line43/debouncer2/PB_cnt_reg[4]_i_1__3_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  nolabel_line43/debouncer2/PB_cnt_reg[8]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.961    nolabel_line43/debouncer2/PB_cnt_reg[8]_i_1__3_n_7
    SLICE_X39Y51         FDRE                                         r  nolabel_line43/debouncer2/PB_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.830     1.958    nolabel_line43/debouncer2/clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  nolabel_line43/debouncer2/PB_cnt_reg[8]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line43/debouncer2/PB_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.116     1.702    nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg_n_0
    SLICE_X47Y52         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.833     1.960    nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X47Y52         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/PB_sync_1_reg/C
                         clock pessimism             -0.478     1.482    
    SLICE_X47Y52         FDRE (Hold_fdre_C_D)         0.075     1.557    nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y51   nolabel_line24/get_answer_segs/nolabel_line29/code0/data_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y51   nolabel_line24/get_answer_segs/nolabel_line29/code1/data_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y51   nolabel_line24/get_answer_segs/nolabel_line29/code2/data_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y49   nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y51   nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y51   nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y52   nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y52   nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y52   nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y51   nolabel_line24/get_answer_segs/nolabel_line29/code0/data_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y51   nolabel_line24/get_answer_segs/nolabel_line29/code0/data_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y51   nolabel_line24/get_answer_segs/nolabel_line29/code1/data_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y51   nolabel_line24/get_answer_segs/nolabel_line29/code1/data_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y51   nolabel_line24/get_answer_segs/nolabel_line29/code2/data_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y51   nolabel_line24/get_answer_segs/nolabel_line29/code2/data_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y49   nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y49   nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y51   nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y51   nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y51   nolabel_line24/get_answer_segs/nolabel_line29/code0/data_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y51   nolabel_line24/get_answer_segs/nolabel_line29/code0/data_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y51   nolabel_line24/get_answer_segs/nolabel_line29/code1/data_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y51   nolabel_line24/get_answer_segs/nolabel_line29/code1/data_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y51   nolabel_line24/get_answer_segs/nolabel_line29/code2/data_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y51   nolabel_line24/get_answer_segs/nolabel_line29/code2/data_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y49   nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y49   nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y51   nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y51   nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line56/num1/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.558ns  (logic 5.644ns (30.411%)  route 12.914ns (69.589%))
  Logic Levels:           13  (FDRE=1 LUT5=6 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE                         0.000     0.000 r  nolabel_line56/num1/bit0/data_out_reg/C
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  nolabel_line56/num1/bit0/data_out_reg/Q
                         net (fo=9, routed)           1.029     1.547    nolabel_line56/num2/bit1/num1[0]
    SLICE_X46Y57         LUT6 (Prop_lut6_I3_O)        0.124     1.671 r  nolabel_line56/num2/bit1/seg_OBUF[6]_inst_i_41/O
                         net (fo=3, routed)           0.803     2.475    nolabel_line56/num2/bit3/Carry_3
    SLICE_X46Y59         LUT5 (Prop_lut5_I2_O)        0.146     2.621 r  nolabel_line56/num2/bit3/seg_OBUF[6]_inst_i_40/O
                         net (fo=3, routed)           0.493     3.113    nolabel_line56/num2/bit5/Carry_1
    SLICE_X46Y59         LUT5 (Prop_lut5_I2_O)        0.328     3.441 r  nolabel_line56/num2/bit5/seg_OBUF[6]_inst_i_28/O
                         net (fo=10, routed)          0.799     4.240    nolabel_line56/num2/bit7/Carry_3
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.364 r  nolabel_line56/num2/bit7/led_OBUF[12]_inst_i_5/O
                         net (fo=3, routed)           0.592     4.956    nolabel_line56/num2/bit9/Carry_1
    SLICE_X43Y59         LUT5 (Prop_lut5_I2_O)        0.124     5.080 r  nolabel_line56/num2/bit9/led_OBUF[12]_inst_i_4/O
                         net (fo=11, routed)          0.574     5.653    nolabel_line56/num2/bit11/Carry_3
    SLICE_X41Y58         LUT5 (Prop_lut5_I2_O)        0.124     5.777 r  nolabel_line56/num2/bit11/led_OBUF[12]_inst_i_3/O
                         net (fo=4, routed)           0.815     6.593    nolabel_line56/num2/bit14/Carry_1
    SLICE_X41Y57         LUT6 (Prop_lut6_I2_O)        0.124     6.717 r  nolabel_line56/num2/bit14/seg_OBUF[6]_inst_i_25/O
                         net (fo=8, routed)           1.373     8.090    nolabel_line56/num2/bit14/data_out_reg_1
    SLICE_X42Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.214 f  nolabel_line56/num2/bit14/seg_OBUF[6]_inst_i_17/O
                         net (fo=14, routed)          0.791     9.005    nolabel_line56/num2/bit2/is_value_behind_0__3
    SLICE_X45Y56         LUT5 (Prop_lut5_I4_O)        0.124     9.129 r  nolabel_line56/num2/bit2/seg_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           1.015    10.144    nolabel_line43/U3/seg_OBUF[3]_inst_i_1_1
    SLICE_X45Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.268 r  nolabel_line43/U3/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.164    11.431    nolabel_line43/U4/seg[6][2]
    SLICE_X46Y54         LUT6 (Prop_lut6_I1_O)        0.124    11.555 r  nolabel_line43/U4/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.467    15.022    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    18.558 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.558    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line56/num1/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.510ns  (logic 5.628ns (30.404%)  route 12.882ns (69.596%))
  Logic Levels:           13  (FDRE=1 LUT5=6 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE                         0.000     0.000 r  nolabel_line56/num1/bit0/data_out_reg/C
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  nolabel_line56/num1/bit0/data_out_reg/Q
                         net (fo=9, routed)           1.029     1.547    nolabel_line56/num2/bit1/num1[0]
    SLICE_X46Y57         LUT6 (Prop_lut6_I3_O)        0.124     1.671 r  nolabel_line56/num2/bit1/seg_OBUF[6]_inst_i_41/O
                         net (fo=3, routed)           0.803     2.475    nolabel_line56/num2/bit3/Carry_3
    SLICE_X46Y59         LUT5 (Prop_lut5_I2_O)        0.146     2.621 r  nolabel_line56/num2/bit3/seg_OBUF[6]_inst_i_40/O
                         net (fo=3, routed)           0.493     3.113    nolabel_line56/num2/bit5/Carry_1
    SLICE_X46Y59         LUT5 (Prop_lut5_I2_O)        0.328     3.441 r  nolabel_line56/num2/bit5/seg_OBUF[6]_inst_i_28/O
                         net (fo=10, routed)          0.799     4.240    nolabel_line56/num2/bit7/Carry_3
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.364 r  nolabel_line56/num2/bit7/led_OBUF[12]_inst_i_5/O
                         net (fo=3, routed)           0.592     4.956    nolabel_line56/num2/bit9/Carry_1
    SLICE_X43Y59         LUT5 (Prop_lut5_I2_O)        0.124     5.080 r  nolabel_line56/num2/bit9/led_OBUF[12]_inst_i_4/O
                         net (fo=11, routed)          0.574     5.653    nolabel_line56/num2/bit11/Carry_3
    SLICE_X41Y58         LUT5 (Prop_lut5_I2_O)        0.124     5.777 r  nolabel_line56/num2/bit11/led_OBUF[12]_inst_i_3/O
                         net (fo=4, routed)           0.815     6.593    nolabel_line56/num2/bit14/Carry_1
    SLICE_X41Y57         LUT6 (Prop_lut6_I2_O)        0.124     6.717 r  nolabel_line56/num2/bit14/seg_OBUF[6]_inst_i_25/O
                         net (fo=8, routed)           1.373     8.090    nolabel_line56/num2/bit14/data_out_reg_1
    SLICE_X42Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.214 f  nolabel_line56/num2/bit14/seg_OBUF[6]_inst_i_17/O
                         net (fo=14, routed)          1.012     9.226    nolabel_line56/num2/bit1/is_value_behind_0__3
    SLICE_X45Y57         LUT5 (Prop_lut5_I4_O)        0.124     9.350 r  nolabel_line56/num2/bit1/seg_OBUF[4]_inst_i_10/O
                         net (fo=1, routed)           1.094    10.444    nolabel_line43/U3/seg_OBUF[4]_inst_i_1_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.568 r  nolabel_line43/U3/seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.825    11.392    nolabel_line43/U4/seg[6][3]
    SLICE_X44Y53         LUT6 (Prop_lut6_I1_O)        0.124    11.516 r  nolabel_line43/U4/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.474    14.990    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    18.510 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.510    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line56/num1/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.934ns  (logic 5.643ns (31.466%)  route 12.291ns (68.534%))
  Logic Levels:           13  (FDRE=1 LUT5=6 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE                         0.000     0.000 r  nolabel_line56/num1/bit0/data_out_reg/C
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  nolabel_line56/num1/bit0/data_out_reg/Q
                         net (fo=9, routed)           1.029     1.547    nolabel_line56/num2/bit1/num1[0]
    SLICE_X46Y57         LUT6 (Prop_lut6_I3_O)        0.124     1.671 r  nolabel_line56/num2/bit1/seg_OBUF[6]_inst_i_41/O
                         net (fo=3, routed)           0.803     2.475    nolabel_line56/num2/bit3/Carry_3
    SLICE_X46Y59         LUT5 (Prop_lut5_I2_O)        0.146     2.621 r  nolabel_line56/num2/bit3/seg_OBUF[6]_inst_i_40/O
                         net (fo=3, routed)           0.493     3.113    nolabel_line56/num2/bit5/Carry_1
    SLICE_X46Y59         LUT5 (Prop_lut5_I2_O)        0.328     3.441 r  nolabel_line56/num2/bit5/seg_OBUF[6]_inst_i_28/O
                         net (fo=10, routed)          0.799     4.240    nolabel_line56/num2/bit7/Carry_3
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.364 r  nolabel_line56/num2/bit7/led_OBUF[12]_inst_i_5/O
                         net (fo=3, routed)           0.592     4.956    nolabel_line56/num2/bit9/Carry_1
    SLICE_X43Y59         LUT5 (Prop_lut5_I2_O)        0.124     5.080 r  nolabel_line56/num2/bit9/led_OBUF[12]_inst_i_4/O
                         net (fo=11, routed)          0.574     5.653    nolabel_line56/num2/bit11/Carry_3
    SLICE_X41Y58         LUT5 (Prop_lut5_I2_O)        0.124     5.777 r  nolabel_line56/num2/bit11/led_OBUF[12]_inst_i_3/O
                         net (fo=4, routed)           0.815     6.593    nolabel_line56/num2/bit14/Carry_1
    SLICE_X41Y57         LUT6 (Prop_lut6_I2_O)        0.124     6.717 r  nolabel_line56/num2/bit14/seg_OBUF[6]_inst_i_25/O
                         net (fo=8, routed)           1.373     8.090    nolabel_line56/num2/bit14/data_out_reg_1
    SLICE_X42Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.214 f  nolabel_line56/num2/bit14/seg_OBUF[6]_inst_i_17/O
                         net (fo=14, routed)          0.871     9.085    nolabel_line56/num2/bit2/is_value_behind_0__3
    SLICE_X43Y56         LUT5 (Prop_lut5_I4_O)        0.124     9.209 r  nolabel_line56/num2/bit2/seg_OBUF[2]_inst_i_10/O
                         net (fo=1, routed)           0.667     9.876    nolabel_line43/U3/seg_OBUF[2]_inst_i_1_1
    SLICE_X43Y56         LUT6 (Prop_lut6_I3_O)        0.124    10.000 r  nolabel_line43/U3/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.964    10.964    nolabel_line43/U4/seg[6][1]
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124    11.088 r  nolabel_line43/U4/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.311    14.399    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    17.934 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.934    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line56/num1/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.889ns  (logic 5.612ns (31.373%)  route 12.277ns (68.627%))
  Logic Levels:           13  (FDRE=1 LUT5=5 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE                         0.000     0.000 r  nolabel_line56/num1/bit0/data_out_reg/C
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  nolabel_line56/num1/bit0/data_out_reg/Q
                         net (fo=9, routed)           1.029     1.547    nolabel_line56/num2/bit1/num1[0]
    SLICE_X46Y57         LUT6 (Prop_lut6_I3_O)        0.124     1.671 r  nolabel_line56/num2/bit1/seg_OBUF[6]_inst_i_41/O
                         net (fo=3, routed)           0.803     2.475    nolabel_line56/num2/bit3/Carry_3
    SLICE_X46Y59         LUT5 (Prop_lut5_I2_O)        0.146     2.621 r  nolabel_line56/num2/bit3/seg_OBUF[6]_inst_i_40/O
                         net (fo=3, routed)           0.493     3.113    nolabel_line56/num2/bit5/Carry_1
    SLICE_X46Y59         LUT5 (Prop_lut5_I2_O)        0.328     3.441 r  nolabel_line56/num2/bit5/seg_OBUF[6]_inst_i_28/O
                         net (fo=10, routed)          0.799     4.240    nolabel_line56/num2/bit7/Carry_3
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.364 r  nolabel_line56/num2/bit7/led_OBUF[12]_inst_i_5/O
                         net (fo=3, routed)           0.592     4.956    nolabel_line56/num2/bit9/Carry_1
    SLICE_X43Y59         LUT5 (Prop_lut5_I2_O)        0.124     5.080 r  nolabel_line56/num2/bit9/led_OBUF[12]_inst_i_4/O
                         net (fo=11, routed)          0.574     5.653    nolabel_line56/num2/bit11/Carry_3
    SLICE_X41Y58         LUT5 (Prop_lut5_I2_O)        0.124     5.777 r  nolabel_line56/num2/bit11/led_OBUF[12]_inst_i_3/O
                         net (fo=4, routed)           0.815     6.593    nolabel_line56/num2/bit14/Carry_1
    SLICE_X41Y57         LUT6 (Prop_lut6_I2_O)        0.124     6.717 r  nolabel_line56/num2/bit14/seg_OBUF[6]_inst_i_25/O
                         net (fo=8, routed)           1.373     8.090    nolabel_line56/num2/bit14/data_out_reg_1
    SLICE_X42Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.214 f  nolabel_line56/num2/bit14/seg_OBUF[6]_inst_i_17/O
                         net (fo=14, routed)          0.473     8.687    nolabel_line56/num2/bit9/is_value_behind_0__3
    SLICE_X43Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.811 r  nolabel_line56/num2/bit9/seg_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           1.098     9.910    nolabel_line43/U4/DigitToOutput1_if_code2NOT[5]
    SLICE_X45Y55         LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  nolabel_line43/U4/seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.713    10.747    nolabel_line43/U4/nolabel_line24/final_digit1[5]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.871 r  nolabel_line43/U4/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.514    14.385    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    17.889 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.889    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line56/num1/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.879ns  (logic 5.869ns (32.828%)  route 12.010ns (67.172%))
  Logic Levels:           13  (FDRE=1 LUT5=6 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE                         0.000     0.000 r  nolabel_line56/num1/bit0/data_out_reg/C
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  nolabel_line56/num1/bit0/data_out_reg/Q
                         net (fo=9, routed)           1.029     1.547    nolabel_line56/num2/bit1/num1[0]
    SLICE_X46Y57         LUT6 (Prop_lut6_I3_O)        0.124     1.671 r  nolabel_line56/num2/bit1/seg_OBUF[6]_inst_i_41/O
                         net (fo=3, routed)           0.803     2.475    nolabel_line56/num2/bit3/Carry_3
    SLICE_X46Y59         LUT5 (Prop_lut5_I2_O)        0.146     2.621 r  nolabel_line56/num2/bit3/seg_OBUF[6]_inst_i_40/O
                         net (fo=3, routed)           0.493     3.113    nolabel_line56/num2/bit5/Carry_1
    SLICE_X46Y59         LUT5 (Prop_lut5_I2_O)        0.328     3.441 r  nolabel_line56/num2/bit5/seg_OBUF[6]_inst_i_28/O
                         net (fo=10, routed)          0.799     4.240    nolabel_line56/num2/bit7/Carry_3
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.364 r  nolabel_line56/num2/bit7/led_OBUF[12]_inst_i_5/O
                         net (fo=3, routed)           0.592     4.956    nolabel_line56/num2/bit9/Carry_1
    SLICE_X43Y59         LUT5 (Prop_lut5_I2_O)        0.124     5.080 r  nolabel_line56/num2/bit9/led_OBUF[12]_inst_i_4/O
                         net (fo=11, routed)          0.574     5.653    nolabel_line56/num2/bit11/Carry_3
    SLICE_X41Y58         LUT5 (Prop_lut5_I2_O)        0.124     5.777 r  nolabel_line56/num2/bit11/led_OBUF[12]_inst_i_3/O
                         net (fo=4, routed)           0.816     6.594    nolabel_line56/num2/bit13/Carry_1
    SLICE_X41Y57         LUT5 (Prop_lut5_I2_O)        0.152     6.746 r  nolabel_line56/num2/bit13/led_OBUF[12]_inst_i_2/O
                         net (fo=9, routed)           0.840     7.585    nolabel_line56/num2/bit13/Carry_3
    SLICE_X40Y58         LUT6 (Prop_lut6_I1_O)        0.326     7.911 r  nolabel_line56/num2/bit13/seg_OBUF[6]_inst_i_19/O
                         net (fo=4, routed)           0.853     8.765    nolabel_line24/get_answer_segs/nolabel_line29/code0/seg_OBUF[6]_inst_i_4
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124     8.889 r  nolabel_line24/get_answer_segs/nolabel_line29/code0/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.264     9.153    nolabel_line43/U3/seg_OBUF[6]_inst_i_1_1
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124     9.277 r  nolabel_line43/U3/seg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           1.080    10.357    nolabel_line43/U4/seg[6]_0[5]
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.124    10.481 r  nolabel_line43/U4/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.867    14.348    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    17.879 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.879    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line56/num1/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.575ns  (logic 5.619ns (31.970%)  route 11.956ns (68.030%))
  Logic Levels:           13  (FDRE=1 LUT5=6 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE                         0.000     0.000 r  nolabel_line56/num1/bit0/data_out_reg/C
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  nolabel_line56/num1/bit0/data_out_reg/Q
                         net (fo=9, routed)           1.029     1.547    nolabel_line56/num2/bit1/num1[0]
    SLICE_X46Y57         LUT6 (Prop_lut6_I3_O)        0.124     1.671 r  nolabel_line56/num2/bit1/seg_OBUF[6]_inst_i_41/O
                         net (fo=3, routed)           0.803     2.475    nolabel_line56/num2/bit3/Carry_3
    SLICE_X46Y59         LUT5 (Prop_lut5_I2_O)        0.146     2.621 r  nolabel_line56/num2/bit3/seg_OBUF[6]_inst_i_40/O
                         net (fo=3, routed)           0.493     3.113    nolabel_line56/num2/bit5/Carry_1
    SLICE_X46Y59         LUT5 (Prop_lut5_I2_O)        0.328     3.441 r  nolabel_line56/num2/bit5/seg_OBUF[6]_inst_i_28/O
                         net (fo=10, routed)          0.799     4.240    nolabel_line56/num2/bit7/Carry_3
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.364 r  nolabel_line56/num2/bit7/led_OBUF[12]_inst_i_5/O
                         net (fo=3, routed)           0.592     4.956    nolabel_line56/num2/bit9/Carry_1
    SLICE_X43Y59         LUT5 (Prop_lut5_I2_O)        0.124     5.080 r  nolabel_line56/num2/bit9/led_OBUF[12]_inst_i_4/O
                         net (fo=11, routed)          0.574     5.653    nolabel_line56/num2/bit11/Carry_3
    SLICE_X41Y58         LUT5 (Prop_lut5_I2_O)        0.124     5.777 r  nolabel_line56/num2/bit11/led_OBUF[12]_inst_i_3/O
                         net (fo=4, routed)           0.815     6.593    nolabel_line56/num2/bit14/Carry_1
    SLICE_X41Y57         LUT6 (Prop_lut6_I2_O)        0.124     6.717 r  nolabel_line56/num2/bit14/seg_OBUF[6]_inst_i_25/O
                         net (fo=8, routed)           1.373     8.090    nolabel_line56/num2/bit14/data_out_reg_1
    SLICE_X42Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.214 f  nolabel_line56/num2/bit14/seg_OBUF[6]_inst_i_17/O
                         net (fo=14, routed)          0.791     9.005    nolabel_line56/num2/bit2/is_value_behind_0__3
    SLICE_X44Y56         LUT5 (Prop_lut5_I4_O)        0.124     9.129 r  nolabel_line56/num2/bit2/seg_OBUF[0]_inst_i_10/O
                         net (fo=1, routed)           0.586     9.715    nolabel_line43/U3/seg_OBUF[0]_inst_i_1_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I3_O)        0.124     9.839 r  nolabel_line43/U3/seg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.797    10.636    nolabel_line43/U4/seg[6][0]
    SLICE_X41Y54         LUT6 (Prop_lut6_I1_O)        0.124    10.760 r  nolabel_line43/U4/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.304    14.064    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    17.575 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.575    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line56/num1/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.550ns  (logic 5.637ns (32.121%)  route 11.913ns (67.879%))
  Logic Levels:           13  (FDRE=1 LUT5=5 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE                         0.000     0.000 r  nolabel_line56/num1/bit0/data_out_reg/C
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  nolabel_line56/num1/bit0/data_out_reg/Q
                         net (fo=9, routed)           1.029     1.547    nolabel_line56/num2/bit1/num1[0]
    SLICE_X46Y57         LUT6 (Prop_lut6_I3_O)        0.124     1.671 r  nolabel_line56/num2/bit1/seg_OBUF[6]_inst_i_41/O
                         net (fo=3, routed)           0.803     2.475    nolabel_line56/num2/bit3/Carry_3
    SLICE_X46Y59         LUT5 (Prop_lut5_I2_O)        0.146     2.621 r  nolabel_line56/num2/bit3/seg_OBUF[6]_inst_i_40/O
                         net (fo=3, routed)           0.493     3.113    nolabel_line56/num2/bit5/Carry_1
    SLICE_X46Y59         LUT5 (Prop_lut5_I2_O)        0.328     3.441 r  nolabel_line56/num2/bit5/seg_OBUF[6]_inst_i_28/O
                         net (fo=10, routed)          0.799     4.240    nolabel_line56/num2/bit7/Carry_3
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.364 r  nolabel_line56/num2/bit7/led_OBUF[12]_inst_i_5/O
                         net (fo=3, routed)           0.592     4.956    nolabel_line56/num2/bit9/Carry_1
    SLICE_X43Y59         LUT5 (Prop_lut5_I2_O)        0.124     5.080 r  nolabel_line56/num2/bit9/led_OBUF[12]_inst_i_4/O
                         net (fo=11, routed)          0.574     5.653    nolabel_line56/num2/bit11/Carry_3
    SLICE_X41Y58         LUT5 (Prop_lut5_I2_O)        0.124     5.777 r  nolabel_line56/num2/bit11/led_OBUF[12]_inst_i_3/O
                         net (fo=4, routed)           0.815     6.593    nolabel_line56/num2/bit14/Carry_1
    SLICE_X41Y57         LUT6 (Prop_lut6_I2_O)        0.124     6.717 r  nolabel_line56/num2/bit14/seg_OBUF[6]_inst_i_25/O
                         net (fo=8, routed)           1.373     8.090    nolabel_line56/num2/bit14/data_out_reg_1
    SLICE_X42Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.214 f  nolabel_line56/num2/bit14/seg_OBUF[6]_inst_i_17/O
                         net (fo=14, routed)          0.473     8.687    nolabel_line56/num2/bit9/is_value_behind_0__3
    SLICE_X40Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.811 r  nolabel_line56/num2/bit9/seg_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.800     9.611    nolabel_line43/U4/DigitToOutput1_if_code2NOT[1]
    SLICE_X40Y54         LUT6 (Prop_lut6_I2_O)        0.124     9.735 r  nolabel_line43/U4/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.870    10.605    nolabel_line43/U3/final_digit1[0]
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.729 r  nolabel_line43/U3/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.292    14.021    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    17.550 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.550    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line56/num1/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.957ns  (logic 5.484ns (39.293%)  route 8.473ns (60.707%))
  Logic Levels:           10  (FDRE=1 LUT3=1 LUT5=6 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE                         0.000     0.000 r  nolabel_line56/num1/bit0/data_out_reg/C
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  nolabel_line56/num1/bit0/data_out_reg/Q
                         net (fo=9, routed)           1.029     1.547    nolabel_line56/num2/bit1/num1[0]
    SLICE_X46Y57         LUT6 (Prop_lut6_I3_O)        0.124     1.671 r  nolabel_line56/num2/bit1/seg_OBUF[6]_inst_i_41/O
                         net (fo=3, routed)           0.803     2.475    nolabel_line56/num2/bit3/Carry_3
    SLICE_X46Y59         LUT5 (Prop_lut5_I2_O)        0.146     2.621 r  nolabel_line56/num2/bit3/seg_OBUF[6]_inst_i_40/O
                         net (fo=3, routed)           0.493     3.113    nolabel_line56/num2/bit5/Carry_1
    SLICE_X46Y59         LUT5 (Prop_lut5_I2_O)        0.328     3.441 r  nolabel_line56/num2/bit5/seg_OBUF[6]_inst_i_28/O
                         net (fo=10, routed)          0.799     4.240    nolabel_line56/num2/bit7/Carry_3
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.364 r  nolabel_line56/num2/bit7/led_OBUF[12]_inst_i_5/O
                         net (fo=3, routed)           0.592     4.956    nolabel_line56/num2/bit9/Carry_1
    SLICE_X43Y59         LUT5 (Prop_lut5_I2_O)        0.124     5.080 r  nolabel_line56/num2/bit9/led_OBUF[12]_inst_i_4/O
                         net (fo=11, routed)          0.574     5.653    nolabel_line56/num2/bit11/Carry_3
    SLICE_X41Y58         LUT5 (Prop_lut5_I2_O)        0.124     5.777 r  nolabel_line56/num2/bit11/led_OBUF[12]_inst_i_3/O
                         net (fo=4, routed)           0.816     6.594    nolabel_line56/num2/bit13/Carry_1
    SLICE_X41Y57         LUT5 (Prop_lut5_I2_O)        0.152     6.746 r  nolabel_line56/num2/bit13/led_OBUF[12]_inst_i_2/O
                         net (fo=9, routed)           0.354     7.100    nolabel_line56/num2/bit13/Carry_3
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.326     7.426 r  nolabel_line56/num2/bit13/led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.013    10.439    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.957 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.957    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            nolabel_line56/num1/bit7/data_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.804ns  (logic 1.459ns (25.137%)  route 4.345ns (74.863%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=9, routed)           4.345     5.804    nolabel_line56/num1/bit7/sw_IBUF[0]
    SLICE_X46Y56         FDRE                                         r  nolabel_line56/num1/bit7/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            nolabel_line56/num1/bit6/data_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.590ns  (logic 1.450ns (25.936%)  route 4.140ns (74.064%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=9, routed)           4.140     5.590    nolabel_line56/num1/bit6/sw_IBUF[0]
    SLICE_X46Y59         FDRE                                         r  nolabel_line56/num1/bit6/data_out_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            nolabel_line56/num2/bit10/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.138ns  (logic 0.226ns (19.857%)  route 0.912ns (80.143%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=10, routed)          0.912     1.138    nolabel_line56/num2/bit10/sw_IBUF[0]
    SLICE_X43Y59         FDRE                                         r  nolabel_line56/num2/bit10/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            nolabel_line56/num1/bit10/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.198ns  (logic 0.226ns (18.859%)  route 0.972ns (81.141%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=10, routed)          0.972     1.198    nolabel_line56/num1/bit10/sw_IBUF[0]
    SLICE_X42Y59         FDRE                                         r  nolabel_line56/num1/bit10/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            nolabel_line56/num1/bit9/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.215ns  (logic 0.220ns (18.131%)  route 0.995ns (81.869%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=10, routed)          0.995     1.215    nolabel_line56/num1/bit9/sw_IBUF[0]
    SLICE_X42Y59         FDRE                                         r  nolabel_line56/num1/bit9/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            nolabel_line56/num1/bit11/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.255ns  (logic 0.232ns (18.476%)  route 1.023ns (81.524%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=10, routed)          1.023     1.255    nolabel_line56/num1/bit11/sw_IBUF[0]
    SLICE_X42Y56         FDRE                                         r  nolabel_line56/num1/bit11/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            nolabel_line56/num2/bit15/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.263ns  (logic 0.224ns (17.754%)  route 1.039ns (82.246%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=10, routed)          1.039     1.263    nolabel_line56/num2/bit15/sw_IBUF[0]
    SLICE_X41Y56         FDRE                                         r  nolabel_line56/num2/bit15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            nolabel_line56/num2/bit9/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.275ns  (logic 0.220ns (17.274%)  route 1.055ns (82.726%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=10, routed)          1.055     1.275    nolabel_line56/num2/bit9/sw_IBUF[0]
    SLICE_X43Y59         FDRE                                         r  nolabel_line56/num2/bit9/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            nolabel_line56/num1/bit15/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.305ns  (logic 0.224ns (17.184%)  route 1.081ns (82.816%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=10, routed)          1.081     1.305    nolabel_line56/num1/bit15/sw_IBUF[0]
    SLICE_X42Y56         FDRE                                         r  nolabel_line56/num1/bit15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            nolabel_line56/num2/bit11/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.315ns  (logic 0.232ns (17.630%)  route 1.083ns (82.370%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=10, routed)          1.083     1.315    nolabel_line56/num2/bit11/sw_IBUF[0]
    SLICE_X43Y56         FDRE                                         r  nolabel_line56/num2/bit11/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            nolabel_line56/num2/bit14/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.358ns  (logic 0.223ns (16.437%)  route 1.135ns (83.563%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=10, routed)          1.135     1.358    nolabel_line56/num2/bit14/sw_IBUF[0]
    SLICE_X41Y57         FDRE                                         r  nolabel_line56/num2/bit14/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            nolabel_line56/num1/bit13/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.389ns  (logic 0.221ns (15.912%)  route 1.168ns (84.088%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[13]_inst/O
                         net (fo=10, routed)          1.168     1.389    nolabel_line56/num1/bit13/sw_IBUF[0]
    SLICE_X40Y57         FDRE                                         r  nolabel_line56/num1/bit13/data_out_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line24/get_answer_segs/nolabel_line29/code0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.343ns  (logic 4.332ns (35.101%)  route 8.010ns (64.899%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.555     5.076    nolabel_line24/get_answer_segs/nolabel_line29/code0/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/code0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  nolabel_line24/get_answer_segs/nolabel_line29/code0/data_out_reg/Q
                         net (fo=42, routed)          2.685     8.217    nolabel_line56/num2/bit9/answer_select_code[0]
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.341 r  nolabel_line56/num2/bit9/seg_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           1.098     9.439    nolabel_line43/U4/DigitToOutput1_if_code2NOT[5]
    SLICE_X45Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.563 r  nolabel_line43/U4/seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.713    10.276    nolabel_line43/U4/nolabel_line24/final_digit1[5]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.400 r  nolabel_line43/U4/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.514    13.914    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    17.418 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.418    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.247ns  (logic 4.472ns (36.513%)  route 7.776ns (63.487%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.555     5.076    nolabel_line43/U3/clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  nolabel_line43/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  nolabel_line43/U3/data_out_reg/Q
                         net (fo=52, routed)          1.542     7.074    nolabel_line43/U3/data_out_reg_0
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.124     7.198 r  nolabel_line43/U3/led_OBUF[13]_inst_i_1/O
                         net (fo=11, routed)          1.349     8.546    nolabel_line24/get_answer_segs/nolabel_line29/code0/led_OBUF[0]
    SLICE_X39Y55         LUT6 (Prop_lut6_I1_O)        0.124     8.670 r  nolabel_line24/get_answer_segs/nolabel_line29/code0/seg_OBUF[4]_inst_i_11/O
                         net (fo=1, routed)           1.102     9.772    nolabel_line43/U3/seg_OBUF[4]_inst_i_1_1
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124     9.896 r  nolabel_line43/U3/seg_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.309    10.206    nolabel_line43/U4/seg[6]_0[3]
    SLICE_X44Y53         LUT6 (Prop_lut6_I2_O)        0.124    10.330 r  nolabel_line43/U4/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.474    13.803    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    17.323 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.323    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line24/get_answer_segs/nolabel_line29/code1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.021ns  (logic 4.364ns (36.299%)  route 7.658ns (63.701%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.555     5.076    nolabel_line24/get_answer_segs/nolabel_line29/code1/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/code1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  nolabel_line24/get_answer_segs/nolabel_line29/code1/data_out_reg/Q
                         net (fo=44, routed)          2.013     7.544    nolabel_line56/num2/bit2/answer_select_code[1]
    SLICE_X45Y56         LUT5 (Prop_lut5_I2_O)        0.124     7.668 r  nolabel_line56/num2/bit2/seg_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           1.015     8.683    nolabel_line43/U3/seg_OBUF[3]_inst_i_1_1
    SLICE_X45Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.807 r  nolabel_line43/U3/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.164     9.971    nolabel_line43/U4/seg[6][2]
    SLICE_X46Y54         LUT6 (Prop_lut6_I1_O)        0.124    10.095 r  nolabel_line43/U4/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.467    13.562    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    17.097 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.097    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.755ns  (logic 4.481ns (38.122%)  route 7.274ns (61.878%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.555     5.076    nolabel_line43/U3/clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  nolabel_line43/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  nolabel_line43/U3/data_out_reg/Q
                         net (fo=52, routed)          1.542     7.074    nolabel_line43/U3/data_out_reg_0
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.124     7.198 r  nolabel_line43/U3/led_OBUF[13]_inst_i_1/O
                         net (fo=11, routed)          1.437     8.635    nolabel_line24/get_answer_segs/nolabel_line29/code2/led_OBUF[0]
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.759 r  nolabel_line24/get_answer_segs/nolabel_line29/code2/seg_OBUF[1]_inst_i_13/O
                         net (fo=1, routed)           0.405     9.164    nolabel_line43/U3/seg_OBUF[1]_inst_i_1_3
    SLICE_X41Y55         LUT6 (Prop_lut6_I1_O)        0.124     9.288 r  nolabel_line43/U3/seg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.597     9.885    nolabel_line43/U3/nolabel_line24/final_digit2[1]
    SLICE_X42Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.009 r  nolabel_line43/U3/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.292    13.301    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    16.831 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.831    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line24/get_answer_segs/nolabel_line29/code0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.695ns  (logic 4.363ns (37.306%)  route 7.332ns (62.694%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.555     5.076    nolabel_line24/get_answer_segs/nolabel_line29/code0/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/code0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  nolabel_line24/get_answer_segs/nolabel_line29/code0/data_out_reg/Q
                         net (fo=42, routed)          2.450     7.982    nolabel_line56/num2/bit9/answer_select_code[0]
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.106 r  nolabel_line56/num2/bit9/seg_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.754     8.859    nolabel_line43/U4/DigitToOutput1_if_code2NOT[2]
    SLICE_X43Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.983 r  nolabel_line43/U4/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.818     9.801    nolabel_line43/U4/nolabel_line24/final_digit1[2]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124     9.925 r  nolabel_line43/U4/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.311    13.236    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    16.771 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.771    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line24/get_answer_segs/nolabel_line29/code1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.455ns  (logic 4.339ns (37.875%)  route 7.116ns (62.125%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.555     5.076    nolabel_line24/get_answer_segs/nolabel_line29/code1/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/code1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  nolabel_line24/get_answer_segs/nolabel_line29/code1/data_out_reg/Q
                         net (fo=44, routed)          2.341     7.873    nolabel_line56/num2/bit9/answer_select_code[1]
    SLICE_X40Y55         LUT5 (Prop_lut5_I3_O)        0.124     7.997 r  nolabel_line56/num2/bit9/seg_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.674     8.671    nolabel_line43/U3/seg_OBUF[0]_inst_i_1
    SLICE_X40Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.795 r  nolabel_line43/U3/seg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.797     9.592    nolabel_line43/U4/seg[6][0]
    SLICE_X41Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.716 r  nolabel_line43/U4/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.304    13.020    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    16.531 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.531    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.313ns  (logic 4.587ns (40.549%)  route 6.726ns (59.451%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.555     5.076    nolabel_line43/U3/clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  nolabel_line43/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  nolabel_line43/U3/data_out_reg/Q
                         net (fo=52, routed)          1.421     6.952    nolabel_line43/U4/led[1]
    SLICE_X45Y55         LUT5 (Prop_lut5_I4_O)        0.150     7.102 r  nolabel_line43/U4/seg_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.789     7.892    nolabel_line43/U4/data_out_reg_4
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.326     8.218 r  nolabel_line43/U4/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.649     8.867    nolabel_line43/U4/nolabel_line24/final_digit1[6]
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.991 r  nolabel_line43/U4/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.867    12.858    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    16.389 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.389    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.156ns  (logic 4.316ns (42.497%)  route 5.840ns (57.503%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.555     5.076    nolabel_line43/U3/clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  nolabel_line43/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  nolabel_line43/U3/data_out_reg/Q
                         net (fo=52, routed)          1.703     7.235    nolabel_line24/get_answer_segs/nolabel_line29/code0/led_OBUF[14]
    SLICE_X37Y51         LUT5 (Prop_lut5_I4_O)        0.152     7.387 r  nolabel_line24/get_answer_segs/nolabel_line29/code0/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.137    11.524    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.708    15.232 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.232    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.000ns  (logic 4.324ns (43.246%)  route 5.675ns (56.754%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.555     5.076    nolabel_line43/U3/clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  nolabel_line43/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  nolabel_line43/U3/data_out_reg/Q
                         net (fo=52, routed)          1.542     7.074    nolabel_line24/get_answer_segs/nolabel_line29/code1/led_OBUF[14]
    SLICE_X37Y53         LUT4 (Prop_lut4_I3_O)        0.152     7.226 r  nolabel_line24/get_answer_segs/nolabel_line29/code1/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.134    11.359    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.716    15.076 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.076    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.906ns  (logic 4.085ns (41.237%)  route 5.821ns (58.763%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.555     5.076    nolabel_line43/U3/clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  nolabel_line43/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  nolabel_line43/U3/data_out_reg/Q
                         net (fo=52, routed)          1.702     7.234    nolabel_line24/get_answer_segs/nolabel_line29/code2/led_OBUF[14]
    SLICE_X37Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.358 r  nolabel_line24/get_answer_segs/nolabel_line29/code2/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.119    11.477    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    14.982 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.982    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line24/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.501ns  (logic 1.390ns (55.573%)  route 1.111ns (44.427%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.565     1.448    nolabel_line24/set_cathode_anode/anode_clock1/bit18/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  nolabel_line24/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  nolabel_line24/set_cathode_anode/anode_clock1/bit18/data_out_reg/Q
                         net (fo=12, routed)          0.210     1.799    nolabel_line24/set_cathode_anode/anode_clock1/bit18/data_out_reg_0
    SLICE_X48Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.844 r  nolabel_line24/set_cathode_anode/anode_clock1/bit18/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.901     2.746    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.950 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.950    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line24/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.581ns  (logic 1.445ns (55.989%)  route 1.136ns (44.011%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.565     1.448    nolabel_line24/set_cathode_anode/anode_clock1/bit18/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  nolabel_line24/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  nolabel_line24/set_cathode_anode/anode_clock1/bit18/data_out_reg/Q
                         net (fo=12, routed)          0.210     1.799    nolabel_line24/set_cathode_anode/anode_clock1/bit18/data_out_reg_0
    SLICE_X48Y50         LUT2 (Prop_lut2_I0_O)        0.042     1.841 r  nolabel_line24/set_cathode_anode/anode_clock1/bit18/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.926     2.767    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.262     4.030 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.030    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line24/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.609ns  (logic 1.462ns (56.047%)  route 1.147ns (43.953%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.565     1.448    nolabel_line24/set_cathode_anode/anode_clock1/bit18/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  nolabel_line24/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  nolabel_line24/set_cathode_anode/anode_clock1/bit18/data_out_reg/Q
                         net (fo=12, routed)          0.199     1.789    nolabel_line24/set_cathode_anode/anode_clock1/bit18/data_out_reg_0
    SLICE_X48Y50         LUT2 (Prop_lut2_I0_O)        0.043     1.832 r  nolabel_line24/set_cathode_anode/anode_clock1/bit18/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.948     2.779    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     4.057 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.057    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line24/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.614ns  (logic 1.481ns (56.647%)  route 1.133ns (43.353%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.565     1.448    nolabel_line24/set_cathode_anode/anode_clock1/bit18/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  nolabel_line24/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  nolabel_line24/set_cathode_anode/anode_clock1/bit18/data_out_reg/Q
                         net (fo=12, routed)          0.194     1.783    nolabel_line24/set_cathode_anode/anode_clock1/bit17/an[2]
    SLICE_X48Y51         LUT2 (Prop_lut2_I1_O)        0.049     1.832 r  nolabel_line24/set_cathode_anode/anode_clock1/bit17/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.939     2.772    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.291     4.063 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.063    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line24/get_answer_segs/nolabel_line29/code2/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.629ns  (logic 1.488ns (56.585%)  route 1.141ns (43.415%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    nolabel_line24/get_answer_segs/nolabel_line29/code2/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/code2/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  nolabel_line24/get_answer_segs/nolabel_line29/code2/data_out_reg/Q
                         net (fo=39, routed)          0.222     1.809    nolabel_line43/U4/answer_select_code[1]
    SLICE_X37Y51         LUT4 (Prop_lut4_I3_O)        0.051     1.860 r  nolabel_line43/U4/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.919     2.779    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.296     4.074 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.074    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.648ns  (logic 1.383ns (52.249%)  route 1.264ns (47.751%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    nolabel_line43/U3/clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  nolabel_line43/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line43/U3/data_out_reg/Q
                         net (fo=52, routed)          0.518     2.104    led_OBUF[14]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.130 r  led_OBUF_BUFG[14]_inst/O
                         net (fo=17, routed)          0.746     2.877    led_OBUF_BUFG[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     4.093 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.093    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line24/get_answer_segs/nolabel_line29/code2/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.859ns  (logic 1.459ns (51.035%)  route 1.400ns (48.965%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    nolabel_line24/get_answer_segs/nolabel_line29/code2/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/code2/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  nolabel_line24/get_answer_segs/nolabel_line29/code2/data_out_reg/Q
                         net (fo=39, routed)          0.241     1.828    nolabel_line24/get_answer_segs/nolabel_line29/code2/data_out_reg_0
    SLICE_X37Y51         LUT5 (Prop_lut5_I0_O)        0.049     1.877 r  nolabel_line24/get_answer_segs/nolabel_line29/code2/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.159     3.035    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.269     4.304 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.304    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line24/get_answer_segs/nolabel_line29/code0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.866ns  (logic 1.396ns (48.690%)  route 1.471ns (51.310%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    nolabel_line24/get_answer_segs/nolabel_line29/code0/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/code0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line24/get_answer_segs/nolabel_line29/code0/data_out_reg/Q
                         net (fo=42, routed)          0.202     1.788    nolabel_line24/get_answer_segs/nolabel_line29/code0/data_out_reg_0
    SLICE_X37Y51         LUT5 (Prop_lut5_I0_O)        0.045     1.833 r  nolabel_line24/get_answer_segs/nolabel_line29/code0/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.269     3.102    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     4.312 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.312    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line24/get_answer_segs/nolabel_line29/code2/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.886ns  (logic 1.396ns (48.373%)  route 1.490ns (51.627%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    nolabel_line24/get_answer_segs/nolabel_line29/code2/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/code2/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  nolabel_line24/get_answer_segs/nolabel_line29/code2/data_out_reg/Q
                         net (fo=39, routed)          0.222     1.809    nolabel_line43/U4/answer_select_code[1]
    SLICE_X37Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.854 r  nolabel_line43/U4/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.268     3.121    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     4.331 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.331    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line24/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.984ns  (logic 1.416ns (47.454%)  route 1.568ns (52.546%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.565     1.448    nolabel_line24/set_cathode_anode/anode_clock1/bit18/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  nolabel_line24/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  nolabel_line24/set_cathode_anode/anode_clock1/bit18/data_out_reg/Q
                         net (fo=12, routed)          0.430     2.019    nolabel_line43/U3/sel[1]
    SLICE_X42Y54         LUT6 (Prop_lut6_I3_O)        0.045     2.064 r  nolabel_line43/U3/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.138     3.202    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.432 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.432    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.060ns  (logic 1.578ns (31.179%)  route 3.483ns (68.821%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           3.483     4.936    nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/btnU_IBUF
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.060 r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_i_1/O
                         net (fo=1, routed)           0.000     5.060    nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/p_0_in
    SLICE_X42Y47         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.448     4.789    nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X42Y47         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line24/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.595ns  (logic 1.565ns (34.062%)  route 3.030ns (65.938%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1, routed)           3.030     4.471    nolabel_line24/get_answer_segs/nolabel_line29/debouncer3/btnC_IBUF
    SLICE_X36Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.595 r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_i_1__1/O
                         net (fo=1, routed)           0.000     4.595    nolabel_line24/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_i_1__1_n_0
    SLICE_X36Y47         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.446     4.787    nolabel_line24/get_answer_segs/nolabel_line29/debouncer3/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            nolabel_line43/debouncer2/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.595ns  (logic 1.575ns (34.283%)  route 3.019ns (65.717%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=1, routed)           3.019     4.471    nolabel_line43/debouncer2/btnR_IBUF
    SLICE_X36Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.595 r  nolabel_line43/debouncer2/PB_sync_0_i_1__3/O
                         net (fo=1, routed)           0.000     4.595    nolabel_line43/debouncer2/PB_sync_0_i_1__3_n_0
    SLICE_X36Y47         FDRE                                         r  nolabel_line43/debouncer2/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.446     4.787    nolabel_line43/debouncer2/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  nolabel_line43/debouncer2/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            nolabel_line43/debouncer1/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.440ns  (logic 1.575ns (35.475%)  route 2.865ns (64.525%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=1, routed)           2.865     4.316    nolabel_line43/debouncer1/btnL_IBUF
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.124     4.440 r  nolabel_line43/debouncer1/PB_sync_0_i_1__2/O
                         net (fo=1, routed)           0.000     4.440    nolabel_line43/debouncer1/p_0_in
    SLICE_X32Y50         FDRE                                         r  nolabel_line43/debouncer1/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.436     4.777    nolabel_line43/debouncer1/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  nolabel_line43/debouncer1/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.346ns  (logic 1.576ns (36.276%)  route 2.769ns (63.724%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=1, routed)           2.769     4.222    nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/btnD_IBUF
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.346 r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_i_1__0/O
                         net (fo=1, routed)           0.000     4.346    nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_i_1__0_n_0
    SLICE_X43Y52         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.438     4.779    nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.499ns  (logic 0.266ns (17.718%)  route 1.233ns (82.282%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  btnD_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.454    nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/btnD_IBUF
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.499 r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_i_1__0/O
                         net (fo=1, routed)           0.000     1.499    nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_i_1__0_n_0
    SLICE_X43Y52         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.959    nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            nolabel_line43/debouncer1/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.264ns (17.050%)  route 1.286ns (82.950%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.286     1.506    nolabel_line43/debouncer1/btnL_IBUF
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.551 r  nolabel_line43/debouncer1/PB_sync_0_i_1__2/O
                         net (fo=1, routed)           0.000     1.551    nolabel_line43/debouncer1/p_0_in
    SLICE_X32Y50         FDRE                                         r  nolabel_line43/debouncer1/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.830     1.958    nolabel_line43/debouncer1/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  nolabel_line43/debouncer1/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line24/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.611ns  (logic 0.255ns (15.802%)  route 1.356ns (84.198%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.356     1.566    nolabel_line24/get_answer_segs/nolabel_line29/debouncer3/btnC_IBUF
    SLICE_X36Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.611 r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_i_1__1/O
                         net (fo=1, routed)           0.000     1.611    nolabel_line24/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_i_1__1_n_0
    SLICE_X36Y47         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.833     1.960    nolabel_line24/get_answer_segs/nolabel_line29/debouncer3/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            nolabel_line43/debouncer2/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.627ns  (logic 0.264ns (16.246%)  route 1.362ns (83.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.362     1.582    nolabel_line43/debouncer2/btnR_IBUF
    SLICE_X36Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.627 r  nolabel_line43/debouncer2/PB_sync_0_i_1__3/O
                         net (fo=1, routed)           0.000     1.627    nolabel_line43/debouncer2/PB_sync_0_i_1__3_n_0
    SLICE_X36Y47         FDRE                                         r  nolabel_line43/debouncer2/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.833     1.960    nolabel_line43/debouncer2/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  nolabel_line43/debouncer2/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.787ns  (logic 0.267ns (14.931%)  route 1.521ns (85.069%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.521     1.742    nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/btnU_IBUF
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.787 r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_i_1/O
                         net (fo=1, routed)           0.000     1.787    nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/p_0_in
    SLICE_X42Y47         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.834     1.961    nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X42Y47         FDRE                                         r  nolabel_line24/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/C





