###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       124391   # Number of WRITE/WRITEP commands
num_reads_done                 =       505565   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       381714   # Number of read row buffer hits
num_read_cmds                  =       505570   # Number of READ/READP commands
num_writes_done                =       124449   # Number of read requests issued
num_write_row_hits             =        90183   # Number of write row buffer hits
num_act_cmds                   =       158560   # Number of ACT commands
num_pre_cmds                   =       158529   # Number of PRE commands
num_ondemand_pres              =       134613   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9375160   # Cyles of rank active rank.0
rank_active_cycles.1           =      9094839   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       624840   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       905161   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       582329   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5747   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1484   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2053   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1912   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2558   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4331   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         7696   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1420   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          794   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19732   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =          269   # Write cmd latency (cycles)
write_latency[40-59]           =          517   # Write cmd latency (cycles)
write_latency[60-79]           =         1058   # Write cmd latency (cycles)
write_latency[80-99]           =         2251   # Write cmd latency (cycles)
write_latency[100-119]         =         3262   # Write cmd latency (cycles)
write_latency[120-139]         =         4522   # Write cmd latency (cycles)
write_latency[140-159]         =         5767   # Write cmd latency (cycles)
write_latency[160-179]         =         6724   # Write cmd latency (cycles)
write_latency[180-199]         =         7105   # Write cmd latency (cycles)
write_latency[200-]            =        92911   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       228065   # Read request latency (cycles)
read_latency[40-59]            =        66480   # Read request latency (cycles)
read_latency[60-79]            =        82578   # Read request latency (cycles)
read_latency[80-99]            =        24160   # Read request latency (cycles)
read_latency[100-119]          =        19095   # Read request latency (cycles)
read_latency[120-139]          =        17025   # Read request latency (cycles)
read_latency[140-159]          =         8622   # Read request latency (cycles)
read_latency[160-179]          =         6625   # Read request latency (cycles)
read_latency[180-199]          =         5088   # Read request latency (cycles)
read_latency[200-]             =        47826   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   6.2096e+08   # Write energy
read_energy                    =  2.03846e+09   # Read energy
act_energy                     =   4.3382e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.99923e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.34477e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8501e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.67518e+09   # Active standby energy rank.1
average_read_latency           =      90.7816   # Average read request latency (cycles)
average_interarrival           =      15.8716   # Average request interarrival latency (cycles)
total_energy                   =  1.60576e+10   # Total energy (pJ)
average_power                  =      1605.76   # Average power (mW)
average_bandwidth              =      5.37612   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       152205   # Number of WRITE/WRITEP commands
num_reads_done                 =       535948   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       392171   # Number of read row buffer hits
num_read_cmds                  =       535952   # Number of READ/READP commands
num_writes_done                =       152265   # Number of read requests issued
num_write_row_hits             =       107317   # Number of write row buffer hits
num_act_cmds                   =       189372   # Number of ACT commands
num_pre_cmds                   =       189341   # Number of PRE commands
num_ondemand_pres              =       166121   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9228714   # Cyles of rank active rank.0
rank_active_cycles.1           =      9195226   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       771286   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       804774   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       642320   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4225   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1396   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2015   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1926   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2572   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4182   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         7882   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1288   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          782   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19660   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =          273   # Write cmd latency (cycles)
write_latency[40-59]           =          409   # Write cmd latency (cycles)
write_latency[60-79]           =         1117   # Write cmd latency (cycles)
write_latency[80-99]           =         2540   # Write cmd latency (cycles)
write_latency[100-119]         =         3792   # Write cmd latency (cycles)
write_latency[120-139]         =         5407   # Write cmd latency (cycles)
write_latency[140-159]         =         7040   # Write cmd latency (cycles)
write_latency[160-179]         =         8124   # Write cmd latency (cycles)
write_latency[180-199]         =         8991   # Write cmd latency (cycles)
write_latency[200-]            =       114510   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       220315   # Read request latency (cycles)
read_latency[40-59]            =        64749   # Read request latency (cycles)
read_latency[60-79]            =        92110   # Read request latency (cycles)
read_latency[80-99]            =        27603   # Read request latency (cycles)
read_latency[100-119]          =        21659   # Read request latency (cycles)
read_latency[120-139]          =        19030   # Read request latency (cycles)
read_latency[140-159]          =         9997   # Read request latency (cycles)
read_latency[160-179]          =         7569   # Read request latency (cycles)
read_latency[180-199]          =         5877   # Read request latency (cycles)
read_latency[200-]             =        67037   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.59807e+08   # Write energy
read_energy                    =  2.16096e+09   # Read energy
act_energy                     =  5.18122e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.70217e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.86292e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.75872e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73782e+09   # Active standby energy rank.1
average_read_latency           =      111.331   # Average read request latency (cycles)
average_interarrival           =      14.5296   # Average request interarrival latency (cycles)
total_energy                   =  1.63966e+10   # Total energy (pJ)
average_power                  =      1639.66   # Average power (mW)
average_bandwidth              =      5.87275   # Average bandwidth
