# Analyze included Verilog files...
# Generated by syn.cmd

  analyze -format verilog -lib enumerate_lib ./define.v
