==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 16146 ; free virtual = 31100
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 16146 ; free virtual = 31100
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Ext_KWTA32k' (top.cc:205).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (top.cc:155).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (top.cc:154).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (top.cc:153).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (top.cc:152).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_32bit' (top.cc:142).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_32bit' (top.cc:141).
INFO: [XFORM 203-603] Inlining function 'log_2_64bit' into 'Ext_KWTA32k' (top.cc:312).
INFO: [XFORM 203-603] Inlining function 'log_2_32bit' into 'Ext_KWTA32k' (top.cc:350).
INFO: [XFORM 203-603] Inlining function 'log_2_32bit' into 'Ext_KWTA32k' (top.cc:326).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 504.547 ; gain = 128.984 ; free physical = 16109 ; free virtual = 31072
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] top.cc:277: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 504.547 ; gain = 128.984 ; free physical = 16096 ; free virtual = 31061
INFO: [XFORM 203-101] Partitioning array 'top_heap.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'heap_tree.V'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cc:484:6) to (top.cc:518:46) in function 'Ext_KWTA32k'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cc:451:29) to (top.cc:456:17) in function 'Ext_KWTA32k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cc:277:27) to (top.cc:283:17) in function 'Ext_KWTA32k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cc:457:27) to (top.cc:462:17) in function 'Ext_KWTA32k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cc:527:39) to (top.cc:532:43) in function 'Ext_KWTA32k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cc:284:43) to (top.cc:290:17) in function 'Ext_KWTA32k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cc:533:26) to (top.cc:535:46) in function 'Ext_KWTA32k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cc:353:54) to (top.cc:379:43) in function 'Ext_KWTA32k'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cc:380:26) to (top.cc:386:46) in function 'Ext_KWTA32k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cc:387:42) to (top.cc:393:47) in function 'Ext_KWTA32k'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i64P.i2' into 'Ext_KWTA32k'.
INFO: [XFORM 203-11] Balancing expressions in function 'Ext_KWTA32k' (top.cc:159)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 504.547 ; gain = 128.984 ; free physical = 16056 ; free virtual = 31023
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 568.336 ; gain = 192.773 ; free physical = 16054 ; free virtual = 31022
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Ext_KWTA32k' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Ext_KWTA32k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.44 seconds; current allocated memory: 135.960 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 138.818 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Ext_KWTA32k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/com_port_layer_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/com_port_target_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/com_port_allocated_addr_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/com_port_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Ext_KWTA32k' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_maintain_mask_V' to 'Ext_KWTA32k_maintbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'top_heap_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_heap_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_heap_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_heap_V_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_heap_tree_V_0' to 'Ext_KWTA32k_heap_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_heap_tree_V_1' to 'Ext_KWTA32k_heap_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_heap_tree_V_2' to 'Ext_KWTA32k_heap_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_heap_tree_V_3' to 'Ext_KWTA32k_heap_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_group_tree_V' to 'Ext_KWTA32k_groupg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_group_tree_mask_V' to 'Ext_KWTA32k_grouphbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_shift_constant_V' to 'Ext_KWTA32k_shiftibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_mark_mask_V' to 'Ext_KWTA32k_mark_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_extra_mask_V' to 'Ext_KWTA32k_extrakbM' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 14589 ; free virtual = 30207
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 14589 ; free virtual = 30207
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Ext_KWTA32k' (top.cc:202).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (top.cc:155).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (top.cc:154).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (top.cc:153).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (top.cc:152).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_32bit' (top.cc:142).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_32bit' (top.cc:141).
INFO: [XFORM 203-603] Inlining function 'log_2_64bit' into 'Ext_KWTA32k' (top.cc:341).
INFO: [XFORM 203-603] Inlining function 'log_2_64bit' into 'Ext_KWTA32k' (top.cc:307).
INFO: [XFORM 203-603] Inlining function 'log_2_32bit' into 'Ext_KWTA32k' (top.cc:317).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.512 ; gain = 128.949 ; free physical = 14542 ; free virtual = 30163
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] top.cc:274: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.512 ; gain = 128.949 ; free physical = 14529 ; free virtual = 30152
INFO: [XFORM 203-101] Partitioning array 'top_heap.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'heap_tree.V'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top.cc:509:46) in function 'Ext_KWTA32k'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cc:274:27) to (top.cc:280:17) in function 'Ext_KWTA32k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cc:448:27) to (top.cc:453:17) in function 'Ext_KWTA32k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cc:281:43) to (top.cc:287:17) in function 'Ext_KWTA32k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cc:454:43) to (top.cc:459:17) in function 'Ext_KWTA32k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cc:524:26) to (top.cc:526:46) in function 'Ext_KWTA32k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cc:527:42) to (top.cc:529:47) in function 'Ext_KWTA32k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cc:344:54) to (top.cc:370:43) in function 'Ext_KWTA32k'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cc:371:26) to (top.cc:377:46) in function 'Ext_KWTA32k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cc:378:42) to (top.cc:384:47) in function 'Ext_KWTA32k'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i64P.i2' into 'Ext_KWTA32k'.
INFO: [XFORM 203-11] Balancing expressions in function 'Ext_KWTA32k' (top.cc:159)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 504.512 ; gain = 128.949 ; free physical = 14490 ; free virtual = 30115
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 568.320 ; gain = 192.758 ; free physical = 14483 ; free virtual = 30108
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Ext_KWTA32k' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Ext_KWTA32k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.79 seconds; current allocated memory: 131.943 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 135.033 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Ext_KWTA32k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/com_port_layer_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/com_port_target_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/com_port_allocated_addr_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/com_port_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Ext_KWTA32k' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_maintain_mask_V' to 'Ext_KWTA32k_maintbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'top_heap_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_heap_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_heap_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_heap_V_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_heap_tree_V_0' to 'Ext_KWTA32k_heap_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_heap_tree_V_1' to 'Ext_KWTA32k_heap_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_heap_tree_V_2' to 'Ext_KWTA32k_heap_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_heap_tree_V_3' to 'Ext_KWTA32k_heap_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_group_tree_V' to 'Ext_KWTA32k_groupg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_group_tree_mask_V' to 'Ext_KWTA32k_grouphbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_shift_constant_V' to 'Ext_KWTA32k_shiftibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_mark_mask_V' to 'Ext_KWTA32k_mark_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_extra_mask_V' to 'Ext_KWTA32k_extrakbM' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'Ext_KWTA32k_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 14694 ; free virtual = 30315
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 14694 ; free virtual = 30314
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Ext_KWTA32k' (Ext_KWTA32k_0/solution1/top.cc:202).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_KWTA32k_0/solution1/top.cc:155).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_KWTA32k_0/solution1/top.cc:154).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_KWTA32k_0/solution1/top.cc:153).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_KWTA32k_0/solution1/top.cc:152).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_32bit' (Ext_KWTA32k_0/solution1/top.cc:142).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_32bit' (Ext_KWTA32k_0/solution1/top.cc:141).
INFO: [XFORM 203-603] Inlining function 'log_2_64bit' into 'Ext_KWTA32k' (Ext_KWTA32k_0/solution1/top.cc:341).
INFO: [XFORM 203-603] Inlining function 'log_2_64bit' into 'Ext_KWTA32k' (Ext_KWTA32k_0/solution1/top.cc:307).
INFO: [XFORM 203-603] Inlining function 'log_2_32bit' into 'Ext_KWTA32k' (Ext_KWTA32k_0/solution1/top.cc:317).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.512 ; gain = 128.949 ; free physical = 14679 ; free virtual = 30303
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] Ext_KWTA32k_0/solution1/top.cc:274: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.512 ; gain = 128.949 ; free physical = 14650 ; free virtual = 30276
INFO: [XFORM 203-101] Partitioning array 'top_heap.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'heap_tree.V'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Ext_KWTA32k_0/solution1/top.cc:509:46) in function 'Ext_KWTA32k'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:274:27) to (Ext_KWTA32k_0/solution1/top.cc:280:17) in function 'Ext_KWTA32k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:448:27) to (Ext_KWTA32k_0/solution1/top.cc:453:17) in function 'Ext_KWTA32k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:281:43) to (Ext_KWTA32k_0/solution1/top.cc:287:17) in function 'Ext_KWTA32k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:454:43) to (Ext_KWTA32k_0/solution1/top.cc:459:17) in function 'Ext_KWTA32k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:524:26) to (Ext_KWTA32k_0/solution1/top.cc:526:46) in function 'Ext_KWTA32k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:527:42) to (Ext_KWTA32k_0/solution1/top.cc:529:47) in function 'Ext_KWTA32k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:344:54) to (Ext_KWTA32k_0/solution1/top.cc:370:43) in function 'Ext_KWTA32k'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:371:26) to (Ext_KWTA32k_0/solution1/top.cc:377:46) in function 'Ext_KWTA32k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:378:42) to (Ext_KWTA32k_0/solution1/top.cc:384:47) in function 'Ext_KWTA32k'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i64P.i2' into 'Ext_KWTA32k'.
INFO: [XFORM 203-11] Balancing expressions in function 'Ext_KWTA32k' (Ext_KWTA32k_0/solution1/top.cc:159)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 504.512 ; gain = 128.949 ; free physical = 14611 ; free virtual = 30239
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 568.320 ; gain = 192.758 ; free physical = 14620 ; free virtual = 30249
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Ext_KWTA32k' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Ext_KWTA32k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.95 seconds; current allocated memory: 132.061 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 135.152 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Ext_KWTA32k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/com_port_layer_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/com_port_target_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/com_port_allocated_addr_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/com_port_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Ext_KWTA32k' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_maintain_mask_V' to 'Ext_KWTA32k_maintbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'top_heap_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_heap_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_heap_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_heap_V_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_heap_tree_V_0' to 'Ext_KWTA32k_heap_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_heap_tree_V_1' to 'Ext_KWTA32k_heap_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_heap_tree_V_2' to 'Ext_KWTA32k_heap_eOg' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'Ext_KWTA32k_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 375.680 ; gain = 0.113 ; free physical = 14774 ; free virtual = 30395
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 375.680 ; gain = 0.113 ; free physical = 14774 ; free virtual = 30395
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_KWTA32k_0/solution1/top.cc:155).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_KWTA32k_0/solution1/top.cc:154).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_KWTA32k_0/solution1/top.cc:153).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_KWTA32k_0/solution1/top.cc:152).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_32bit' (Ext_KWTA32k_0/solution1/top.cc:142).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_32bit' (Ext_KWTA32k_0/solution1/top.cc:141).
INFO: [XFORM 203-603] Inlining function 'log_2_64bit' into 'Ext_KWTA32k' (Ext_KWTA32k_0/solution1/top.cc:341).
INFO: [XFORM 203-603] Inlining function 'log_2_64bit' into 'Ext_KWTA32k' (Ext_KWTA32k_0/solution1/top.cc:307).
INFO: [XFORM 203-603] Inlining function 'log_2_64bit' into 'Ext_KWTA32k' (Ext_KWTA32k_0/solution1/top.cc:202).
INFO: [XFORM 203-603] Inlining function 'log_2_32bit' into 'Ext_KWTA32k' (Ext_KWTA32k_0/solution1/top.cc:317).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 504.512 ; gain = 128.945 ; free physical = 14743 ; free virtual = 30368
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] Ext_KWTA32k_0/solution1/top.cc:274: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.512 ; gain = 128.945 ; free physical = 14748 ; free virtual = 30374
INFO: [XFORM 203-101] Partitioning array 'top_heap.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'heap_tree.V'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Ext_KWTA32k_0/solution1/top.cc:509:46) in function 'Ext_KWTA32k'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:274:27) to (Ext_KWTA32k_0/solution1/top.cc:280:17) in function 'Ext_KWTA32k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:448:27) to (Ext_KWTA32k_0/solution1/top.cc:453:17) in function 'Ext_KWTA32k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:281:43) to (Ext_KWTA32k_0/solution1/top.cc:287:17) in function 'Ext_KWTA32k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:454:43) to (Ext_KWTA32k_0/solution1/top.cc:459:17) in function 'Ext_KWTA32k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:524:26) to (Ext_KWTA32k_0/solution1/top.cc:526:46) in function 'Ext_KWTA32k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:527:42) to (Ext_KWTA32k_0/solution1/top.cc:529:47) in function 'Ext_KWTA32k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:344:54) to (Ext_KWTA32k_0/solution1/top.cc:370:43) in function 'Ext_KWTA32k'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:371:26) to (Ext_KWTA32k_0/solution1/top.cc:377:46) in function 'Ext_KWTA32k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:378:42) to (Ext_KWTA32k_0/solution1/top.cc:384:47) in function 'Ext_KWTA32k'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i64P.i2' into 'Ext_KWTA32k'.
INFO: [XFORM 203-11] Balancing expressions in function 'Ext_KWTA32k' (Ext_KWTA32k_0/solution1/top.cc:159)...13 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 504.512 ; gain = 128.945 ; free physical = 14692 ; free virtual = 30321
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 568.324 ; gain = 192.758 ; free physical = 14683 ; free virtual = 30313
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Ext_KWTA32k' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Ext_KWTA32k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.07 seconds; current allocated memory: 133.037 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 136.246 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Ext_KWTA32k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/com_port_layer_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/com_port_target_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/com_port_allocated_addr_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/com_port_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Ext_KWTA32k' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_maintain_mask_V' to 'Ext_KWTA32k_maintbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'top_heap_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_heap_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_heap_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_heap_V_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_heap_tree_V_0' to 'Ext_KWTA32k_heap_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_heap_tree_V_1' to 'Ext_KWTA32k_heap_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_heap_tree_V_2' to 'Ext_KWTA32k_heap_eOg' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'Ext_KWTA32k_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 14774 ; free virtual = 30399
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 14775 ; free virtual = 30399
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_KWTA32k_0/solution1/top.cc:155).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_KWTA32k_0/solution1/top.cc:154).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_KWTA32k_0/solution1/top.cc:153).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_KWTA32k_0/solution1/top.cc:152).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_32bit' (Ext_KWTA32k_0/solution1/top.cc:142).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_32bit' (Ext_KWTA32k_0/solution1/top.cc:141).
INFO: [XFORM 203-603] Inlining function 'log_2_64bit' into 'Ext_KWTA32k' (Ext_KWTA32k_0/solution1/top.cc:341).
INFO: [XFORM 203-603] Inlining function 'log_2_64bit' into 'Ext_KWTA32k' (Ext_KWTA32k_0/solution1/top.cc:307).
INFO: [XFORM 203-603] Inlining function 'log_2_64bit' into 'Ext_KWTA32k' (Ext_KWTA32k_0/solution1/top.cc:202).
INFO: [XFORM 203-603] Inlining function 'log_2_32bit' into 'Ext_KWTA32k' (Ext_KWTA32k_0/solution1/top.cc:317).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 504.508 ; gain = 128.945 ; free physical = 14726 ; free virtual = 30354
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] Ext_KWTA32k_0/solution1/top.cc:274: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.508 ; gain = 128.945 ; free physical = 14730 ; free virtual = 30360
INFO: [XFORM 203-101] Partitioning array 'top_heap.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'heap_tree.V'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Ext_KWTA32k_0/solution1/top.cc:509:46) in function 'Ext_KWTA32k'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:274:27) to (Ext_KWTA32k_0/solution1/top.cc:280:17) in function 'Ext_KWTA32k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:448:27) to (Ext_KWTA32k_0/solution1/top.cc:453:17) in function 'Ext_KWTA32k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:281:43) to (Ext_KWTA32k_0/solution1/top.cc:287:17) in function 'Ext_KWTA32k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:454:43) to (Ext_KWTA32k_0/solution1/top.cc:459:17) in function 'Ext_KWTA32k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:524:26) to (Ext_KWTA32k_0/solution1/top.cc:526:46) in function 'Ext_KWTA32k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:527:42) to (Ext_KWTA32k_0/solution1/top.cc:529:47) in function 'Ext_KWTA32k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:344:54) to (Ext_KWTA32k_0/solution1/top.cc:370:43) in function 'Ext_KWTA32k'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:371:26) to (Ext_KWTA32k_0/solution1/top.cc:377:46) in function 'Ext_KWTA32k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:378:42) to (Ext_KWTA32k_0/solution1/top.cc:384:47) in function 'Ext_KWTA32k'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i64P.i2' into 'Ext_KWTA32k'.
INFO: [XFORM 203-11] Balancing expressions in function 'Ext_KWTA32k' (Ext_KWTA32k_0/solution1/top.cc:159)...13 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 504.508 ; gain = 128.945 ; free physical = 14691 ; free virtual = 30323
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 568.320 ; gain = 192.758 ; free physical = 14682 ; free virtual = 30315
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Ext_KWTA32k' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Ext_KWTA32k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.96 seconds; current allocated memory: 133.037 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 136.243 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Ext_KWTA32k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/com_port_layer_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/com_port_target_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/com_port_allocated_addr_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/com_port_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Ext_KWTA32k' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_maintain_mask_V' to 'Ext_KWTA32k_maintbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'top_heap_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_heap_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_heap_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_heap_V_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_heap_tree_V_0' to 'Ext_KWTA32k_heap_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_heap_tree_V_1' to 'Ext_KWTA32k_heap_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_heap_tree_V_2' to 'Ext_KWTA32k_heap_eOg' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'Ext_KWTA32k_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 13898 ; free virtual = 29885
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 13898 ; free virtual = 29885
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Ext_KWTA32k' (Ext_KWTA32k_0/solution1/top.cc:202).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_KWTA32k_0/solution1/top.cc:155).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_KWTA32k_0/solution1/top.cc:154).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_KWTA32k_0/solution1/top.cc:153).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_KWTA32k_0/solution1/top.cc:152).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_32bit' (Ext_KWTA32k_0/solution1/top.cc:142).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_32bit' (Ext_KWTA32k_0/solution1/top.cc:141).
INFO: [XFORM 203-603] Inlining function 'log_2_64bit' into 'Ext_KWTA32k' (Ext_KWTA32k_0/solution1/top.cc:341).
INFO: [XFORM 203-603] Inlining function 'log_2_64bit' into 'Ext_KWTA32k' (Ext_KWTA32k_0/solution1/top.cc:307).
INFO: [XFORM 203-603] Inlining function 'log_2_32bit' into 'Ext_KWTA32k' (Ext_KWTA32k_0/solution1/top.cc:317).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 504.508 ; gain = 128.945 ; free physical = 13867 ; free virtual = 29857
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] Ext_KWTA32k_0/solution1/top.cc:274: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.508 ; gain = 128.945 ; free physical = 13854 ; free virtual = 29846
INFO: [XFORM 203-101] Partitioning array 'top_heap.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'heap_tree.V'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Ext_KWTA32k_0/solution1/top.cc:509:46) in function 'Ext_KWTA32k'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:274:27) to (Ext_KWTA32k_0/solution1/top.cc:280:17) in function 'Ext_KWTA32k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:448:27) to (Ext_KWTA32k_0/solution1/top.cc:453:17) in function 'Ext_KWTA32k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:281:43) to (Ext_KWTA32k_0/solution1/top.cc:287:17) in function 'Ext_KWTA32k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:454:43) to (Ext_KWTA32k_0/solution1/top.cc:459:17) in function 'Ext_KWTA32k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:524:26) to (Ext_KWTA32k_0/solution1/top.cc:526:46) in function 'Ext_KWTA32k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:527:42) to (Ext_KWTA32k_0/solution1/top.cc:529:47) in function 'Ext_KWTA32k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:344:54) to (Ext_KWTA32k_0/solution1/top.cc:370:43) in function 'Ext_KWTA32k'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:371:26) to (Ext_KWTA32k_0/solution1/top.cc:377:46) in function 'Ext_KWTA32k'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA32k_0/solution1/top.cc:378:42) to (Ext_KWTA32k_0/solution1/top.cc:384:47) in function 'Ext_KWTA32k'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i64P.i2' into 'Ext_KWTA32k'.
INFO: [XFORM 203-11] Balancing expressions in function 'Ext_KWTA32k' (Ext_KWTA32k_0/solution1/top.cc:159)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 504.508 ; gain = 128.945 ; free physical = 13816 ; free virtual = 29810
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 568.320 ; gain = 192.758 ; free physical = 13809 ; free virtual = 29804
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Ext_KWTA32k' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Ext_KWTA32k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.66 seconds; current allocated memory: 132.078 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 135.169 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Ext_KWTA32k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/com_port_layer_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/com_port_target_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/com_port_allocated_addr_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA32k/com_port_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Ext_KWTA32k' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_maintain_mask_V' to 'Ext_KWTA32k_maintbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'top_heap_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_heap_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_heap_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_heap_V_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_heap_tree_V_0' to 'Ext_KWTA32k_heap_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_heap_tree_V_1' to 'Ext_KWTA32k_heap_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA32k_heap_tree_V_2' to 'Ext_KWTA32k_heap_eOg' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

