
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035310                       # Number of seconds simulated
sim_ticks                                 35309987500                       # Number of ticks simulated
final_tick                                35309987500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 103523                       # Simulator instruction rate (inst/s)
host_op_rate                                   186535                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               36554102                       # Simulator tick rate (ticks/s)
host_mem_usage                                2217520                       # Number of bytes of host memory used
host_seconds                                   965.97                       # Real time elapsed on the host
sim_insts                                   100000003                       # Number of instructions simulated
sim_ops                                     180186122                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             67456                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             24256                       # Number of bytes read from this memory
system.physmem.bytes_read::total                91712                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        67456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           67456                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst               1054                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                379                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1433                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst              1910394                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data               686944                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 2597339                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         1910394                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1910394                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             1910394                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data              686944                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                2597339                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1289.624880                       # Cycle average of tags in use
system.l2.total_refs                              206                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1303                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.158097                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks             1.944806                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst            1047.504841                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             240.175232                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.000119                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.063935                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.014659                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.078712                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                  204                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                    2                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     206                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks                2                       # number of Writeback hits
system.l2.Writeback_hits::total                     2                       # number of Writeback hits
system.l2.demand_hits::cpu.inst                   204                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                     2                       # number of demand (read+write) hits
system.l2.demand_hits::total                      206                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  204                       # number of overall hits
system.l2.overall_hits::cpu.data                    2                       # number of overall hits
system.l2.overall_hits::total                     206                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               1054                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                247                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1301                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 132                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                1054                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 379                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1433                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1054                       # number of overall misses
system.l2.overall_misses::cpu.data                379                       # number of overall misses
system.l2.overall_misses::total                  1433                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     56103000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     13467000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        69570000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data      7101500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       7101500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      56103000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      20568500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         76671500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     56103000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     20568500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        76671500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             1258                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              249                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                1507                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks            2                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                 2                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               132                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1258                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               381                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1639                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1258                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              381                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1639                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.837838                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.991968                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.863305                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.837838                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.994751                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.874314                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.837838                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.994751                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.874314                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53228.652751                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 54522.267206                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53474.250576                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 53799.242424                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53799.242424                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53228.652751                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 54270.448549                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53504.187020                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53228.652751                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 54270.448549                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53504.187020                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst          1054                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           247                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1301                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            132                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1054                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            379                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1433                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1054                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           379                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1433                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     43232500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     10447000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     53679500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      5505500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5505500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     43232500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     15952500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     59185000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     43232500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     15952500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     59185000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.837838                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.991968                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.863305                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.837838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.994751                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.874314                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.837838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.994751                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.874314                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41017.552182                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 42295.546559                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41260.184473                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 41708.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41708.333333                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41017.552182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 42091.029024                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41301.465457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41017.552182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 42091.029024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41301.465457                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 7732686                       # Number of BP lookups
system.cpu.branchPred.condPredicted           7732686                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            281805                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4397966                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3589823                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.624619                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   67                       # Number of system calls
system.cpu.numCycles                         70619976                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           10015829                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      107817678                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     7732686                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3589823                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      30319396                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1567224                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               28950381                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            68                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   9911714                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 83793                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           70564975                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.753927                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.575967                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 41182367     58.36%     58.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1178277      1.67%     60.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2121091      3.01%     63.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1573893      2.23%     65.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   970535      1.38%     66.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1616222      2.29%     68.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1023523      1.45%     70.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1108248      1.57%     71.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 19790819     28.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             70564975                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.109497                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.526731                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 15001758                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              25087833                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  23819309                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               5376801                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1279274                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              193126076                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1279274                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 19644755                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2450940                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2073                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  24535341                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              22652592                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              191799045                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    23                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               12556897                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               7578719                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents             8671                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           254554139                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             453156217                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        410716539                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          42439678                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             238759966                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 15794061                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                118                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            118                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  53357628                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             26735440                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            10211049                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1729582                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1272425                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  189284111                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1516                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 185978720                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             66738                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         9015396                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     12581562                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1448                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      70564975                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.635567                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.669003                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5795069      8.21%      8.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            11403968     16.16%     24.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            22704195     32.17%     56.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10688579     15.15%     71.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             8820013     12.50%     84.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5951088      8.43%     92.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             4373188      6.20%     98.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              804995      1.14%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               23880      0.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        70564975                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  627495      7.64%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               7356819     89.57%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 218781      2.66%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 10644      0.13%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            126833      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             132654621     71.33%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            16542575      8.89%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26602122     14.30%     94.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10052569      5.41%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              185978720                       # Type of FU issued
system.cpu.iq.rate                           2.633514                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     8213739                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.044165                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          408835185                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         180835650                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    168072362                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            41967703                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           17472745                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     17273568                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              169411514                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                24654112                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           736405                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       485798                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         5772                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         7708                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       212885                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2074                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            31                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1279274                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   23506                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 14049                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           189285627                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            114747                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              26735440                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             10211049                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                112                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  12215                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           7708                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         151979                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       190431                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               342410                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             185486658                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              26550659                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            492058                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     36587569                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  6695393                       # Number of branches executed
system.cpu.iew.exec_stores                   10036910                       # Number of stores executed
system.cpu.iew.exec_rate                     2.626547                       # Inst execution rate
system.cpu.iew.wb_sent                      185387885                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     185345930                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 147988333                       # num instructions producing a value
system.cpu.iew.wb_consumers                 255154354                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.624554                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.579995                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         9100622                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              68                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            281816                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     69285701                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.600625                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.555506                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      8519397     12.30%     12.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     25638683     37.00%     49.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     11558586     16.68%     65.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      7739737     11.17%     77.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2254841      3.25%     80.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2378654      3.43%     83.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       744264      1.07%     84.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       779474      1.13%     86.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      9672065     13.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     69285701                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000003                       # Number of instructions committed
system.cpu.commit.committedOps              180186122                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       36247806                       # Number of memory references committed
system.cpu.commit.loads                      26249642                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    6191981                       # Number of branches committed
system.cpu.commit.fp_insts                   17251268                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 163636978                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               9672065                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    248900380                       # The number of ROB reads
system.cpu.rob.rob_writes                   379855424                       # The number of ROB writes
system.cpu.timesIdled                             747                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           55001                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000003                       # Number of Instructions Simulated
system.cpu.committedOps                     180186122                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000003                       # Number of Instructions Simulated
system.cpu.cpi                               0.706200                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.706200                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.416030                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.416030                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                344117055                       # number of integer regfile reads
system.cpu.int_regfile_writes               228379463                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  39917281                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 16999536                       # number of floating regfile writes
system.cpu.misc_regfile_reads                50412358                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                    346                       # number of replacements
system.cpu.icache.tagsinuse                909.221098                       # Cycle average of tags in use
system.cpu.icache.total_refs                  9910077                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   1258                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                7877.644674                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     909.221098                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.887911                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.887911                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      9910077                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9910077                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       9910077                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9910077                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      9910077                       # number of overall hits
system.cpu.icache.overall_hits::total         9910077                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1637                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1637                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1637                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1637                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1637                       # number of overall misses
system.cpu.icache.overall_misses::total          1637                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     75124500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     75124500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     75124500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     75124500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     75124500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     75124500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      9911714                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9911714                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      9911714                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9911714                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      9911714                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9911714                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000165                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000165                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000165                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000165                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000165                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000165                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 45891.569945                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45891.569945                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 45891.569945                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45891.569945                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 45891.569945                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45891.569945                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          444                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          379                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          379                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          379                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          379                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          379                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          379                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1258                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1258                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1258                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1258                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1258                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1258                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     59406500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     59406500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     59406500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     59406500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     59406500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     59406500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 47222.972973                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47222.972973                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 47222.972973                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47222.972973                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 47222.972973                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47222.972973                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                      2                       # number of replacements
system.cpu.dcache.tagsinuse                364.879109                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 35829511                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                    381                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               94040.711286                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     364.879109                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.356327                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.356327                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     25831205                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25831205                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      9998306                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9998306                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      35829511                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35829511                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     35829511                       # number of overall hits
system.cpu.dcache.overall_hits::total        35829511                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          473                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           473                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          132                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          132                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          605                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            605                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          605                       # number of overall misses
system.cpu.dcache.overall_misses::total           605                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     23380500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23380500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      7497500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7497500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     30878000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     30878000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     30878000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     30878000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     25831678                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     25831678                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      9998438                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      9998438                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     35830116                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35830116                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     35830116                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35830116                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000018                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000013                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000017                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000017                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 49430.232558                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49430.232558                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 56799.242424                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56799.242424                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 51038.016529                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51038.016529                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 51038.016529                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51038.016529                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          241                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.125000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu.dcache.writebacks::total                 2                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          224                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          224                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          224                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          224                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          224                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          224                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          249                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          249                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          132                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          132                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          381                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          381                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          381                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          381                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     13740500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13740500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      7233500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7233500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     20974000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     20974000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     20974000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     20974000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000013                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000011                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000011                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55182.730924                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55182.730924                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 54799.242424                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54799.242424                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 55049.868766                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55049.868766                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 55049.868766                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55049.868766                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
