#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Apr 26 12:35:57 2024
# Process ID: 10100
# Current directory: D:/VHDL project/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14608 D:\VHDL project\project\project.xpr
# Log file: D:/VHDL project/project/vivado.log
# Journal file: D:/VHDL project/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/VHDL project/project/project.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.4/data/ip'.
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/VHDL project/project/project.srcs/sources_1/new/Auto_Mode.vhd" into library xil_defaultlib [D:/VHDL project/project/project.srcs/sources_1/new/Auto_Mode.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/VHDL project/project/project.srcs/sources_1/new/Manual_Mode.vhd" into library xil_defaultlib [D:/VHDL project/project/project.srcs/sources_1/new/Manual_Mode.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/VHDL project/project/project.srcs/sources_1/new/Seven_Segment_Display.vhd" into library xil_defaultlib [D:/VHDL project/project/project.srcs/sources_1/new/Seven_Segment_Display.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/VHDL project/project/project.srcs/sources_1/new/Test_Mode.vhd" into library xil_defaultlib [D:/VHDL project/project/project.srcs/sources_1/new/Test_Mode.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/VHDL project/project/project.srcs/sources_1/new/led_dimmer.vhd" into library xil_defaultlib [D:/VHDL project/project/project.srcs/sources_1/new/led_dimmer.vhd:1]
[Fri Apr 26 13:07:45 2024] Launched synth_1...
Run output will be captured here: D:/VHDL project/project/project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Apr 26 13:08:46 2024] Launched impl_1...
Run output will be captured here: D:/VHDL project/project/project.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/VHDL project/project/project.srcs/sources_1/new/Auto_Mode.vhd" into library xil_defaultlib [D:/VHDL project/project/project.srcs/sources_1/new/Auto_Mode.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/VHDL project/project/project.srcs/sources_1/new/Manual_Mode.vhd" into library xil_defaultlib [D:/VHDL project/project/project.srcs/sources_1/new/Manual_Mode.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/VHDL project/project/project.srcs/sources_1/new/Seven_Segment_Display.vhd" into library xil_defaultlib [D:/VHDL project/project/project.srcs/sources_1/new/Seven_Segment_Display.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/VHDL project/project/project.srcs/sources_1/new/Test_Mode.vhd" into library xil_defaultlib [D:/VHDL project/project/project.srcs/sources_1/new/Test_Mode.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/VHDL project/project/project.srcs/sources_1/new/led_dimmer.vhd" into library xil_defaultlib [D:/VHDL project/project/project.srcs/sources_1/new/led_dimmer.vhd:1]
[Fri Apr 26 13:10:17 2024] Launched synth_1...
Run output will be captured here: D:/VHDL project/project/project.runs/synth_1/runme.log
add_files -fileset constrs_1 -norecurse {{D:/VHDL project/Basys-3-Master.xdc}}
remove_files  -fileset constrs_1 D:/basys3/Basys3_sw_Demo.xdc
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/VHDL project/project/project.srcs/sources_1/new/led_dimmer.vhd" into library xil_defaultlib [D:/VHDL project/project/project.srcs/sources_1/new/led_dimmer.vhd:1]
[Fri Apr 26 13:50:18 2024] Launched synth_1...
Run output will be captured here: D:/VHDL project/project/project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Apr 26 13:53:22 2024] Launched impl_1...
Run output will be captured here: D:/VHDL project/project/project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Apr 26 13:54:25 2024] Launched impl_1...
Run output will be captured here: D:/VHDL project/project/project.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/VHDL project/project/project.srcs/sources_1/new/Auto_Mode.vhd" into library xil_defaultlib [D:/VHDL project/project/project.srcs/sources_1/new/Auto_Mode.vhd:1]
[Fri Apr 26 14:07:24 2024] Launched synth_1...
Run output will be captured here: D:/VHDL project/project/project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Apr 26 14:08:27 2024] Launched impl_1...
Run output will be captured here: D:/VHDL project/project/project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Apr 26 14:09:29 2024] Launched impl_1...
Run output will be captured here: D:/VHDL project/project/project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BA2A15A
set_property PROGRAM.FILE {D:/VHDL project/project/project.runs/impl_1/Main_Controller.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {D:/VHDL project/project/project.runs/impl_1/Main_Controller.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/VHDL project/project/project.srcs/sources_1/new/Manual_Mode.vhd" into library xil_defaultlib [D:/VHDL project/project/project.srcs/sources_1/new/Manual_Mode.vhd:1]
[Fri Apr 26 14:35:48 2024] Launched synth_1...
Run output will be captured here: D:/VHDL project/project/project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/VHDL project/project/project.srcs/sources_1/new/led_dimmer.vhd" into library xil_defaultlib [D:/VHDL project/project/project.srcs/sources_1/new/led_dimmer.vhd:1]
[Fri Apr 26 14:38:29 2024] Launched synth_1...
Run output will be captured here: D:/VHDL project/project/project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/VHDL project/project/project.srcs/sources_1/new/Manual_Mode.vhd" into library xil_defaultlib [D:/VHDL project/project/project.srcs/sources_1/new/Manual_Mode.vhd:1]
[Fri Apr 26 14:42:01 2024] Launched synth_1...
Run output will be captured here: D:/VHDL project/project/project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Apr 26 14:42:43 2024] Launched impl_1...
Run output will be captured here: D:/VHDL project/project/project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Apr 26 14:43:42 2024] Launched impl_1...
Run output will be captured here: D:/VHDL project/project/project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BA2A15A
set_property PROGRAM.FILE {D:/VHDL project/project/project.runs/impl_1/Main_Controller.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {D:/VHDL project/project/project.runs/impl_1/Main_Controller.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
close_hw
reset_run synth_1
launch_runs impl_1 -jobs 4
[Fri Apr 26 14:51:36 2024] Launched synth_1...
Run output will be captured here: D:/VHDL project/project/project.runs/synth_1/runme.log
[Fri Apr 26 14:51:36 2024] Launched impl_1...
Run output will be captured here: D:/VHDL project/project/project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Apr 26 14:53:15 2024] Launched impl_1...
Run output will be captured here: D:/VHDL project/project/project.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Apr 26 14:53:49 2024] Launched impl_1...
Run output will be captured here: D:/VHDL project/project/project.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/VHDL project/project/project.srcs/sources_1/new/Manual_Mode.vhd" into library xil_defaultlib [D:/VHDL project/project/project.srcs/sources_1/new/Manual_Mode.vhd:1]
[Fri Apr 26 15:04:52 2024] Launched synth_1...
Run output will be captured here: D:/VHDL project/project/project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Apr 26 15:05:36 2024] Launched impl_1...
Run output will be captured here: D:/VHDL project/project/project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Apr 26 15:06:38 2024] Launched impl_1...
Run output will be captured here: D:/VHDL project/project/project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BA2A15A
set_property PROGRAM.FILE {D:/VHDL project/project/project.runs/impl_1/Main_Controller.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {D:/VHDL project/project/project.runs/impl_1/Main_Controller.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 15:10:48 2024...
