#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Oct 31 19:29:25 2022
# Process ID: 29180
# Current directory: C:/Users/husain/week01
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23352 C:\Users\husain\week01\week01.xpr
# Log file: C:/Users/husain/week01/vivado.log
# Journal file: C:/Users/husain/week01\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/husain/week01/week01.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 1159.934 ; gain = 495.664
update_compile_order -fileset sources_1
file mkdir C:/Users/husain/week01/week01.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/husain/week01/week01.srcs/sim_1/new/matrix_mult_TB.v w ]
add_files -fileset sim_1 C:/Users/husain/week01/week01.srcs/sim_1/new/matrix_mult_TB.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/husain/week01/week01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'matrix_mult_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husain/week01/week01.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matrix_mult_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husain/week01/week01.srcs/sources_1/new/matrix_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husain/week01/week01.srcs/sim_1/new/matrix_mult_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mult_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husain/week01/week01.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1194.344 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '18' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husain/week01/week01.sim/sim_1/behav/xsim'
"xelab -wto 52d4d64787024793bdd264d793c5af76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot matrix_mult_TB_behav xil_defaultlib.matrix_mult_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 52d4d64787024793bdd264d793c5af76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot matrix_mult_TB_behav xil_defaultlib.matrix_mult_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.matrix_mult
Compiling module xil_defaultlib.matrix_mult_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot matrix_mult_TB_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/husain/week01/week01.sim/sim_1/behav/xsim/xsim.dir/matrix_mult_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/husain/week01/week01.sim/sim_1/behav/xsim/xsim.dir/matrix_mult_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 31 19:49:52 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 92.336 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 31 19:49:52 2022...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 1194.344 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '41' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/husain/week01/week01.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "matrix_mult_TB_behav -key {Behavioral:sim_1:Functional:matrix_mult_TB} -tclbatch {matrix_mult_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source matrix_mult_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 415 ns : File "C:/Users/husain/week01/week01.srcs/sim_1/new/matrix_mult_TB.v" Line 57
xsim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1218.113 ; gain = 4.980
INFO: [USF-XSim-96] XSim completed. Design snapshot 'matrix_mult_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:01:19 . Memory (MB): peak = 1218.113 ; gain = 23.770
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1258.633 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/husain/week01/week01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'matrix_mult_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husain/week01/week01.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matrix_mult_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husain/week01/week01.srcs/sources_1/new/matrix_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husain/week01/week01.srcs/sim_1/new/matrix_mult_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mult_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/husain/week01/week01.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husain/week01/week01.sim/sim_1/behav/xsim'
"xelab -wto 52d4d64787024793bdd264d793c5af76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot matrix_mult_TB_behav xil_defaultlib.matrix_mult_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 52d4d64787024793bdd264d793c5af76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot matrix_mult_TB_behav xil_defaultlib.matrix_mult_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.matrix_mult
Compiling module xil_defaultlib.matrix_mult_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot matrix_mult_TB_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1258.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1258.633 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 415 ns : File "C:/Users/husain/week01/week01.srcs/sim_1/new/matrix_mult_TB.v" Line 57
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1258.633 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:42 . Memory (MB): peak = 1258.633 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1258.633 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/husain/week01/week01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'matrix_mult_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husain/week01/week01.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matrix_mult_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husain/week01/week01.srcs/sources_1/new/matrix_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husain/week01/week01.srcs/sim_1/new/matrix_mult_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mult_TB
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/husain/week01/week01.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/husain/week01/week01.sim/sim_1/behav/xsim'
"xelab -wto 52d4d64787024793bdd264d793c5af76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot matrix_mult_TB_behav xil_defaultlib.matrix_mult_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 52d4d64787024793bdd264d793c5af76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot matrix_mult_TB_behav xil_defaultlib.matrix_mult_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.matrix_mult
Compiling module xil_defaultlib.matrix_mult_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot matrix_mult_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1258.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1258.633 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 415 ns : File "C:/Users/husain/week01/week01.srcs/sim_1/new/matrix_mult_TB.v" Line 57
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1258.633 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:31 . Memory (MB): peak = 1258.633 ; gain = 0.000
save_wave_config {C:/Users/husain/week01/matrix_mult_TB_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/husain/week01/matrix_mult_TB_behav.wcfg
set_property xsim.view C:/Users/husain/week01/matrix_mult_TB_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1267.090 ; gain = 6.086
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  1 00:28:12 2022...
