######### Kria ExampleDesign example design change log ##############

2025.1 Changes
Converted all xlconcat, xlconstant and xlslice Xilinx IP instances to inline HDL references
Updated the zynq_ultra_ps configuration to enable IPI7-10 to APU

2024.1 Changes 
Initial version