{"Source Block": ["verilog-ethernet/rtl/eth_mac_10g_tx.v@82:92@HdlIdDef", "\nreg swap_lanes;\nreg unswap_lanes;\n\nreg lanes_swapped = 0;\nreg [31:0] swap_txd = 0;\nreg [3:0] swap_txc = 0;\n\nreg [63:0] input_axis_tdata_masked;\n\nreg [63:0] input_tdata_reg = 0, input_tdata_next;\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_mac_10g_tx.v@81:91", "reg update_crc;\n\nreg swap_lanes;\nreg unswap_lanes;\n\nreg lanes_swapped = 0;\nreg [31:0] swap_txd = 0;\nreg [3:0] swap_txc = 0;\n\nreg [63:0] input_axis_tdata_masked;\n\n"], ["verilog-ethernet/rtl/eth_mac_10g_tx.v@85:95", "\nreg lanes_swapped = 0;\nreg [31:0] swap_txd = 0;\nreg [3:0] swap_txc = 0;\n\nreg [63:0] input_axis_tdata_masked;\n\nreg [63:0] input_tdata_reg = 0, input_tdata_next;\nreg [7:0]  input_tkeep_reg = 0, input_tkeep_next;\n\nreg [63:0] fcs_output_txd_0;\n"], ["verilog-ethernet/rtl/eth_mac_10g_tx.v@83:93", "reg swap_lanes;\nreg unswap_lanes;\n\nreg lanes_swapped = 0;\nreg [31:0] swap_txd = 0;\nreg [3:0] swap_txc = 0;\n\nreg [63:0] input_axis_tdata_masked;\n\nreg [63:0] input_tdata_reg = 0, input_tdata_next;\nreg [7:0]  input_tkeep_reg = 0, input_tkeep_next;\n"]], "Diff Content": {"Delete": [[87, "reg [31:0] swap_txd = 0;\n"]], "Add": []}}