ENTITY sensor IS
    PORT (
	clk : in std_logic  ; 
	clr : in std_logic  ; 
	uni : inout std_logic_vector (3 downto 0) ; 
	dec : inout std_logic_vector (2 downto 0) ; 
	sensores : in std_logic_vector (1 downto 0)
    ) ;
END sensor ;
