srcscan starts
=============== Using precompiled files for SV std libs ===========
INFO: The Verilog library search path for library "std" is now "C:/Xilinx/2025.1/Vivado/data/precomp_hsv/sv/std" (VERI-1509)
INFO: The Verilog library search path for library "uvm" is now "C:/Xilinx/2025.1/Vivado/data/precomp_hsv/sv/uvm" (VERI-1509)
INFO: analyzing module disp_mux (VERI-9002)
INFO: analyzing module rx_test (VERI-9002)
INFO: analyzing module uart_rx (VERI-9002)
INFO: analyzing module rx_test_top (VERI-9002)
C:/Users/santiago/AppData/Local/Temp/VivadoEditorAssist11292327148964232502.tmp(35): INFO: undeclared symbol 'rdrf_clr', assumed default net type 'wire' (VERI-2561)
C:/Users/santiago/AppData/Local/Temp/VivadoEditorAssist11292327148964232502.tmp(35): INFO: undeclared symbol 'rdrf', assumed default net type 'wire' (VERI-2561)
INFO: analyzing module debouncing (VERI-9002)
INFO: analyzing module tx_test (VERI-9002)
INFO: analyzing module uart_tx (VERI-9002)
INFO: analyzing module tx_test_top (VERI-9002)
C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv(37): INFO: undeclared symbol


y', assumed default net type 'wire' (VERI-2561)
C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/uart/uart/uart.srcs/sources_1/new/tx_test_top.sv(37): INFO: undeclared symbol 'tdre', assumed default net type 'wire' (VERI-2561)
srcscan exits with return value 0
