13:57:36 **** Build of project hello_world_bsp ****
make -k all 
libgen -hw ../basic_system_hw_platform/system.xml\
	       -lp C:/materija/IgorRA83-2013/LPRS2/lab5 -lp D:/work/lprs2/2013_2014/Resene_vezbe/lab56/basic_system\
	       -pe microblaze_0 \
	       -log libgen.log \
	       system.mss
libgen
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Command Line: libgen -hw ../basic_system_hw_platform/system.xml -lp
C:/materija/IgorRA83-2013/LPRS2/lab5 -lp
D:/work/lprs2/2013_2014/Resene_vezbe/lab56/basic_system -pe microblaze_0 -log
libgen.log system.mss 


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mlittle-endian -mno-xl-soft-mul -mxl-barrel-shift
-mxl-pattern-compare -mcpu=v8.50.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g
-ffunction-sections -fdata-sections"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mlittle-endian -mno-xl-soft-mul -mxl-barrel-shift
-mxl-pattern-compare -mcpu=v8.50.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g
-ffunction-sections -fdata-sections"'.
Compiling common
Compiling standalone
Compiling uartlite
Compiling bram
Compiling my_peripheral
Compiling vga_periph_mem
Compiling cpu
Running execs_generate.
Finished building libraries

13:57:45 Build Finished (took 9s.380ms)

