=====
SETUP
24.387
14.582
38.969
clk_i_ibuf
0.000
2.088
u_tx/clk_cnt_18_s0
2.332
2.790
u_tx/txd_s10
4.270
5.296
u_tx/txd_s5
5.715
6.814
u_tx/txd_s14
8.138
9.170
u_tx/n285_s5
13.550
14.582
u_tx/clk_cnt_12_s0
14.582
=====
SETUP
24.871
14.098
38.969
clk_i_ibuf
0.000
2.088
u_tx/clk_cnt_18_s0
2.332
2.790
u_tx/txd_s10
4.270
5.296
u_tx/txd_s5
5.715
6.814
u_tx/txd_s14
8.138
9.170
u_tx/n277_s5
13.066
14.098
u_tx/clk_cnt_20_s0
14.098
=====
SETUP
25.063
13.906
38.969
clk_i_ibuf
0.000
2.088
u_tx/clk_cnt_18_s0
2.332
2.790
u_tx/txd_s10
4.270
5.296
u_tx/txd_s5
5.715
6.814
u_tx/txd_s14
8.138
9.170
u_tx/n296_s5
13.084
13.906
u_tx/clk_cnt_1_s0
13.906
=====
SETUP
25.063
13.906
38.969
clk_i_ibuf
0.000
2.088
u_tx/clk_cnt_18_s0
2.332
2.790
u_tx/txd_s10
4.270
5.296
u_tx/txd_s5
5.715
6.814
u_tx/txd_s14
8.138
9.170
u_tx/n294_s5
13.084
13.906
u_tx/clk_cnt_3_s0
13.906
=====
SETUP
25.259
13.710
38.969
clk_i_ibuf
0.000
2.088
u_tx/clk_cnt_18_s0
2.332
2.790
u_tx/txd_s10
4.270
5.296
u_tx/txd_s5
5.715
6.814
u_tx/txd_s14
8.138
9.170
u_tx/n297_s5
13.084
13.710
u_tx/clk_cnt_0_s0
13.710
=====
SETUP
25.557
13.412
38.969
clk_i_ibuf
0.000
2.088
u_tx/clk_cnt_18_s0
2.332
2.790
u_tx/txd_s10
4.270
5.296
u_tx/txd_s5
5.715
6.814
u_tx/txd_s14
8.138
9.170
u_tx/n281_s5
12.590
13.412
u_tx/clk_cnt_16_s0
13.412
=====
SETUP
25.557
13.412
38.969
clk_i_ibuf
0.000
2.088
u_tx/clk_cnt_18_s0
2.332
2.790
u_tx/txd_s10
4.270
5.296
u_tx/txd_s5
5.715
6.814
u_tx/txd_s14
8.138
9.170
u_tx/n280_s5
12.590
13.412
u_tx/clk_cnt_17_s0
13.412
=====
SETUP
25.906
13.420
39.326
clk_i_ibuf
0.000
2.088
u_tx/clk_cnt_18_s0
2.332
2.790
u_tx/txd_s10
4.270
5.296
u_tx/txd_s5
5.715
6.814
u_tx/txd_s14
8.138
9.164
u_tx/txd_s1
13.420
=====
SETUP
26.050
12.919
38.969
clk_i_ibuf
0.000
2.088
u_tx/clk_cnt_18_s0
2.332
2.790
u_tx/txd_s10
4.270
5.296
u_tx/txd_s5
5.715
6.814
u_tx/txd_s14
8.138
9.170
u_tx/n270_s5
12.097
12.919
u_tx/clk_cnt_27_s0
12.919
=====
SETUP
26.474
12.495
38.969
clk_i_ibuf
0.000
2.088
u_tx/clk_cnt_18_s0
2.332
2.790
u_tx/txd_s10
4.270
5.296
u_tx/txd_s5
5.715
6.814
u_tx/txd_s14
8.138
9.170
u_tx/n278_s5
11.463
12.495
u_tx/clk_cnt_19_s0
12.495
=====
SETUP
26.483
12.486
38.969
clk_i_ibuf
0.000
2.088
u_tx/clk_cnt_18_s0
2.332
2.790
u_tx/txd_s10
4.270
5.296
u_tx/txd_s5
5.715
6.814
u_tx/txd_s14
8.138
9.170
u_tx/n273_s5
11.454
12.486
u_tx/clk_cnt_24_s0
12.486
=====
SETUP
26.488
12.481
38.969
clk_i_ibuf
0.000
2.088
u_tx/clk_cnt_18_s0
2.332
2.790
u_tx/txd_s10
4.270
5.296
u_tx/txd_s5
5.715
6.814
u_tx/txd_s14
8.138
9.170
u_tx/n272_s5
11.449
12.481
u_tx/clk_cnt_25_s0
12.481
=====
SETUP
26.488
12.481
38.969
clk_i_ibuf
0.000
2.088
u_tx/clk_cnt_18_s0
2.332
2.790
u_tx/txd_s10
4.270
5.296
u_tx/txd_s5
5.715
6.814
u_tx/txd_s14
8.138
9.170
u_tx/n271_s5
11.449
12.481
u_tx/clk_cnt_26_s0
12.481
=====
SETUP
26.738
12.231
38.969
clk_i_ibuf
0.000
2.088
u_tx/clk_cnt_18_s0
2.332
2.790
u_tx/txd_s10
4.270
5.296
u_tx/txd_s5
5.715
6.814
u_tx/txd_s14
8.138
9.170
u_tx/n293_s5
11.132
12.231
u_tx/clk_cnt_4_s0
12.231
=====
SETUP
26.738
12.231
38.969
clk_i_ibuf
0.000
2.088
u_tx/clk_cnt_18_s0
2.332
2.790
u_tx/txd_s10
4.270
5.296
u_tx/txd_s5
5.715
6.814
u_tx/txd_s14
8.138
9.170
u_tx/n269_s5
11.132
12.231
u_tx/clk_cnt_28_s0
12.231
=====
SETUP
26.798
12.171
38.969
clk_i_ibuf
0.000
2.088
u_tx/bit_idx_0_s1
2.332
2.790
u_tx/n106_s3
3.642
4.674
u_tx/n112_s15
5.505
5.942
u_tx/n112_s13
5.942
6.105
u_tx/n264_s10
6.605
7.637
u_tx/txd_s1
12.171
=====
SETUP
27.232
11.737
38.969
clk_i_ibuf
0.000
2.088
u_tx/clk_cnt_18_s0
2.332
2.790
u_tx/txd_s10
4.270
5.296
u_tx/txd_s5
5.715
6.814
u_tx/txd_s14
8.138
9.170
u_tx/n267_s5
10.638
11.737
u_tx/clk_cnt_30_s0
11.737
=====
SETUP
27.558
11.411
38.969
clk_i_ibuf
0.000
2.088
u_rx/clk_cnt_5_s0
2.332
2.790
u_rx/n208_s10
3.939
5.038
u_rx/n208_s5
5.843
6.869
u_rx/n208_s2
7.294
8.326
u_rx/n307_s7
10.312
11.411
u_rx/clk_cnt_13_s0
11.411
=====
SETUP
27.629
11.340
38.969
clk_i_ibuf
0.000
2.088
u_rx/clk_cnt_5_s0
2.332
2.790
u_rx/n208_s10
3.939
5.038
u_rx/n208_s5
5.843
6.869
u_rx/n208_s2
7.294
8.326
u_rx/n312_s7
10.308
11.340
u_rx/clk_cnt_8_s0
11.340
=====
SETUP
27.667
11.302
38.969
clk_i_ibuf
0.000
2.088
u_tx/clk_cnt_18_s0
2.332
2.790
u_tx/txd_s10
4.270
5.296
u_tx/txd_s5
5.715
6.814
u_tx/txd_s14
8.138
9.170
u_tx/n276_s5
10.480
11.302
u_tx/clk_cnt_21_s0
11.302
=====
SETUP
27.798
11.170
38.969
clk_i_ibuf
0.000
2.088
u_rx/clk_cnt_20_s0
2.332
2.790
u_rx/n208_s13
3.606
4.705
u_rx/n208_s6
5.526
6.625
u_rx/n208_s18
7.129
8.161
u_rx/n297_s7
10.138
11.170
u_rx/clk_cnt_23_s0
11.170
=====
SETUP
27.852
11.117
38.969
clk_i_ibuf
0.000
2.088
u_rx/clk_cnt_20_s0
2.332
2.790
u_rx/n208_s13
3.606
4.705
u_rx/n208_s6
5.526
6.625
u_rx/n208_s18
7.129
8.161
u_rx/n302_s7
10.018
11.117
u_rx/clk_cnt_18_s0
11.117
=====
SETUP
27.919
11.050
38.969
clk_i_ibuf
0.000
2.088
u_rx/clk_cnt_20_s0
2.332
2.790
u_rx/n208_s13
3.606
4.705
u_rx/n208_s6
5.526
6.625
u_rx/n208_s18
7.129
8.161
u_rx/n296_s7
10.018
11.050
u_rx/clk_cnt_24_s0
11.050
=====
SETUP
27.919
11.050
38.969
clk_i_ibuf
0.000
2.088
u_rx/clk_cnt_20_s0
2.332
2.790
u_rx/n208_s13
3.606
4.705
u_rx/n208_s6
5.526
6.625
u_rx/n208_s18
7.129
8.161
u_rx/n295_s7
10.018
11.050
u_rx/clk_cnt_25_s0
11.050
=====
SETUP
28.022
11.304
39.326
clk_i_ibuf
0.000
2.088
u_rx/clk_cnt_5_s0
2.332
2.790
u_rx/n208_s10
3.939
5.038
u_rx/n208_s5
5.843
6.869
u_rx/n208_s2
7.294
8.326
u_rx/bit_idx_2_s3
9.157
9.782
u_rx/bit_idx_1_s1
11.304
=====
HOLD
0.479
2.141
1.663
clk_i_ibuf
0.000
1.392
u_copy/wdata_r_0_s0
1.577
1.910
mem_b_mem_b_0_0_s
2.141
=====
HOLD
0.512
2.175
1.663
clk_i_ibuf
0.000
1.392
u_copy/wdata_r_1_s0
1.577
1.910
mem_b_mem_b_0_0_s
2.175
=====
HOLD
0.708
2.284
1.577
clk_i_ibuf
0.000
1.392
u_tx/clk_cnt_2_s0
1.577
1.910
u_tx/n295_s7
1.912
2.284
u_tx/clk_cnt_2_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_i_ibuf
0.000
1.392
u_tx/clk_cnt_9_s0
1.577
1.910
u_tx/n288_s5
1.912
2.284
u_tx/clk_cnt_9_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_i_ibuf
0.000
1.392
u_tx/clk_cnt_17_s0
1.577
1.910
u_tx/n280_s5
1.912
2.284
u_tx/clk_cnt_17_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_i_ibuf
0.000
1.392
u_tx/clk_cnt_24_s0
1.577
1.910
u_tx/n273_s5
1.912
2.284
u_tx/clk_cnt_24_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_i_ibuf
0.000
1.392
u_tx/clk_cnt_25_s0
1.577
1.910
u_tx/n272_s5
1.912
2.284
u_tx/clk_cnt_25_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_i_ibuf
0.000
1.392
u_tx/clk_cnt_28_s0
1.577
1.910
u_tx/n269_s5
1.912
2.284
u_tx/clk_cnt_28_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_i_ibuf
0.000
1.392
u_tx/clk_cnt_30_s0
1.577
1.910
u_tx/n267_s5
1.912
2.284
u_tx/clk_cnt_30_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_i_ibuf
0.000
1.392
u_send/idx_3_s2
1.577
1.910
u_send/n104_s8
1.912
2.284
u_send/idx_3_s2
2.284
=====
HOLD
0.708
2.284
1.577
clk_i_ibuf
0.000
1.392
u_send/st_2_s0
1.577
1.910
u_send/n120_s9
1.912
2.284
u_send/st_2_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_i_ibuf
0.000
1.392
u_send/st_4_s0
1.577
1.910
u_send/n116_s11
1.912
2.284
u_send/st_4_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_i_ibuf
0.000
1.392
u_copy/st_3_s0
1.577
1.910
u_copy/n118_s7
1.912
2.284
u_copy/st_3_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_i_ibuf
0.000
1.392
u_rx/clk_cnt_2_s0
1.577
1.910
u_rx/n318_s7
1.912
2.284
u_rx/clk_cnt_2_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_i_ibuf
0.000
1.392
u_rx/clk_cnt_21_s0
1.577
1.910
u_rx/n299_s7
1.912
2.284
u_rx/clk_cnt_21_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_i_ibuf
0.000
1.392
u_rx/clk_cnt_31_s0
1.577
1.910
u_rx/n289_s7
1.912
2.284
u_rx/clk_cnt_31_s0
2.284
=====
HOLD
0.709
2.285
1.577
clk_i_ibuf
0.000
1.392
u_tx/bit_idx_0_s1
1.577
1.910
u_tx/n310_s7
1.913
2.285
u_tx/bit_idx_0_s1
2.285
=====
HOLD
0.709
2.285
1.577
clk_i_ibuf
0.000
1.392
u_tx/clk_cnt_8_s0
1.577
1.910
u_tx/n289_s8
1.913
2.285
u_tx/clk_cnt_8_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk_i_ibuf
0.000
1.392
u_tx/clk_cnt_13_s0
1.577
1.910
u_tx/n284_s7
1.913
2.285
u_tx/clk_cnt_13_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk_i_ibuf
0.000
1.392
u_tx/clk_cnt_19_s0
1.577
1.910
u_tx/n278_s5
1.913
2.285
u_tx/clk_cnt_19_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk_i_ibuf
0.000
1.392
u_tx/clk_cnt_20_s0
1.577
1.910
u_tx/n277_s5
1.913
2.285
u_tx/clk_cnt_20_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk_i_ibuf
0.000
1.392
u_tx/clk_cnt_21_s0
1.577
1.910
u_tx/n276_s5
1.913
2.285
u_tx/clk_cnt_21_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk_i_ibuf
0.000
1.392
u_tx/clk_cnt_27_s0
1.577
1.910
u_tx/n270_s5
1.913
2.285
u_tx/clk_cnt_27_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk_i_ibuf
0.000
1.392
u_send/idx_1_s2
1.577
1.910
u_send/n108_s8
1.913
2.285
u_send/idx_1_s2
2.285
=====
HOLD
0.709
2.285
1.577
clk_i_ibuf
0.000
1.392
u_send/idx_2_s2
1.577
1.910
u_send/n106_s9
1.913
2.285
u_send/idx_2_s2
2.285
