<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>if_bcereg.h source code [netbsd/sys/dev/pci/if_bcereg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/if_bcereg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='if_bcereg.h.html'>if_bcereg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* $NetBSD: if_bcereg.h,v 1.4 2005/12/11 12:22:49 christos Exp $	 */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2003 Clifford Wright. All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="8">8</th><td><i> * are met:</i></td></tr>
<tr><th id="9">9</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="10">10</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="13">13</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="14">14</th><td><i> * 3. The name of the author may not be used to endorse or promote products</i></td></tr>
<tr><th id="15">15</th><td><i> *    derived from this software without specific prior written permission.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="18">18</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="19">19</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="20">20</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="21">21</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</i></td></tr>
<tr><th id="22">22</th><td><i> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</i></td></tr>
<tr><th id="23">23</th><td><i> * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</i></td></tr>
<tr><th id="24">24</th><td><i> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</i></td></tr>
<tr><th id="25">25</th><td><i> * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="26">26</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</i></td></tr>
<tr><th id="27">27</th><td><i> * SUCH DAMAGE.</i></td></tr>
<tr><th id="28">28</th><td><i> */</i></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><i>/* Broadcom BCM440x */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/* PCI registers defined in the PCI 2.2 spec. */</i></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/BCE_PCI_BAR0" data-ref="_M/BCE_PCI_BAR0">BCE_PCI_BAR0</dfn>			0x10</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/* Sonics SB register access */</i></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/BCE_REG_WIN" data-ref="_M/BCE_REG_WIN">BCE_REG_WIN</dfn>			0x80</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/BCE_SONICS_WIN" data-ref="_M/BCE_SONICS_WIN">BCE_SONICS_WIN</dfn>			0x18002000</u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><i>/* Sonics PCI control */</i></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/BCE_SPCI_TR2" data-ref="_M/BCE_SPCI_TR2">BCE_SPCI_TR2</dfn>			0x0108	/* Sonics to PCI translation</u></td></tr>
<tr><th id="41">41</th><td><u>						 * 2 */</u></td></tr>
<tr><th id="42">42</th><td><i>/* bit defines */</i></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/SBTOPCI_PREF" data-ref="_M/SBTOPCI_PREF">SBTOPCI_PREF</dfn>			0x4	/* prefetch enable */</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/SBTOPCI_BURST" data-ref="_M/SBTOPCI_BURST">SBTOPCI_BURST</dfn>			0x8	/* burst enable */</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/BCE_SBINTVEC" data-ref="_M/BCE_SBINTVEC">BCE_SBINTVEC</dfn>			0x0f94</u></td></tr>
<tr><th id="46">46</th><td><i>/* interrupt bits */</i></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/SBIV_ENET0" data-ref="_M/SBIV_ENET0">SBIV_ENET0</dfn>			0x02	/* enable for enet 0 */</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/SBIV_ENET1" data-ref="_M/SBIV_ENET1">SBIV_ENET1</dfn>			0x40	/* enable for enet 1 */</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><i>/* Host Interface Registers */</i></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/BCE_DEVCTL" data-ref="_M/BCE_DEVCTL">BCE_DEVCTL</dfn>			0x0000	/* device control */</u></td></tr>
<tr><th id="54">54</th><td><i>/* device control bits */</i></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/BCE_DC_IP" data-ref="_M/BCE_DC_IP">BCE_DC_IP</dfn>			0x00000400	/* internal phy present */</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/BCE_DC_ER" data-ref="_M/BCE_DC_ER">BCE_DC_ER</dfn>			0x00008000	/* ephy reset */</u></td></tr>
<tr><th id="57">57</th><td><i>/* Interrupt Control */</i></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/BCE_INT_STS" data-ref="_M/BCE_INT_STS">BCE_INT_STS</dfn>			0x0020</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/BCE_INT_MASK" data-ref="_M/BCE_INT_MASK">BCE_INT_MASK</dfn>			0x0024</u></td></tr>
<tr><th id="60">60</th><td><i>/* bits for both status, and mask */</i></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/I_TO" data-ref="_M/I_TO">I_TO</dfn>				0x00000080	/* general timeout */</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/I_PC" data-ref="_M/I_PC">I_PC</dfn>				0x00000400	/* descriptor error */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/I_PD" data-ref="_M/I_PD">I_PD</dfn>				0x00000800	/* data error */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/I_DE" data-ref="_M/I_DE">I_DE</dfn>				0x00001000	/* desc. protocol error */</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/I_RU" data-ref="_M/I_RU">I_RU</dfn>				0x00002000	/* rx desc. underflow */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/I_RO" data-ref="_M/I_RO">I_RO</dfn>				0x00004000	/* rx fifo overflow */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/I_XU" data-ref="_M/I_XU">I_XU</dfn>				0x00008000	/* tx fifo underflow */</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/I_RI" data-ref="_M/I_RI">I_RI</dfn>				0x00010000	/* receive interrupt */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/I_XI" data-ref="_M/I_XI">I_XI</dfn>				0x01000000	/* transmit interrupt */</u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><i>/* Ethernet MAC Control */</i></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/BCE_MACCTL" data-ref="_M/BCE_MACCTL">BCE_MACCTL</dfn>			0x00A8	/* ethernet mac control */</u></td></tr>
<tr><th id="73">73</th><td><i>/* mac control bits */</i></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/BCE_EMC_CG" data-ref="_M/BCE_EMC_CG">BCE_EMC_CG</dfn>			0x00000001	/* crc32 generation */</u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><i>/* DMA Interrupt control */</i></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/BCE_DMAI_CTL" data-ref="_M/BCE_DMAI_CTL">BCE_DMAI_CTL</dfn>			0x0100</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><i>/* DMA registers */</i></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/BCE_DMA_TXCTL" data-ref="_M/BCE_DMA_TXCTL">BCE_DMA_TXCTL</dfn>			0x0200	/* transmit control */</u></td></tr>
<tr><th id="81">81</th><td><i>/* transmit control bits */</i></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/XC_XE" data-ref="_M/XC_XE">XC_XE</dfn>				0x1	/* transmit enable */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/XC_LE" data-ref="_M/XC_LE">XC_LE</dfn>				0x4	/* loopback enable */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/BCE_DMA_TXADDR" data-ref="_M/BCE_DMA_TXADDR">BCE_DMA_TXADDR</dfn>			0x0204	/* tx ring base address */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/BCE_DMA_DPTR" data-ref="_M/BCE_DMA_DPTR">BCE_DMA_DPTR</dfn>			0x0208	/* last tx descriptor */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/BCE_DMA_TXSTATUS" data-ref="_M/BCE_DMA_TXSTATUS">BCE_DMA_TXSTATUS</dfn>		0x020C	/* active desc, etc */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/BCE_DMA_RXCTL" data-ref="_M/BCE_DMA_RXCTL">BCE_DMA_RXCTL</dfn>			0x0210	/* enable, etc */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/BCE_DMA_RXADDR" data-ref="_M/BCE_DMA_RXADDR">BCE_DMA_RXADDR</dfn>			0x0214	/* rx ring base address */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/BCE_DMA_RXDPTR" data-ref="_M/BCE_DMA_RXDPTR">BCE_DMA_RXDPTR</dfn>			0x0218	/* last descriptor */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/BCE_DMA_RXSTATUS" data-ref="_M/BCE_DMA_RXSTATUS">BCE_DMA_RXSTATUS</dfn>		0x021C	/* active desc, etc */</u></td></tr>
<tr><th id="91">91</th><td><i>/* receive status bits */</i></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/RS_CD_MASK" data-ref="_M/RS_CD_MASK">RS_CD_MASK</dfn>			0x0fff	/* current descriptor pointer */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/RS_DMA_IDLE" data-ref="_M/RS_DMA_IDLE">RS_DMA_IDLE</dfn>			0x2000	/* DMA is idle */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/RS_ERROR" data-ref="_M/RS_ERROR">RS_ERROR</dfn>			0xf0000	/* had an error */</u></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><i>/* Ethernet MAC control registers */</i></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/BCE_RX_CTL" data-ref="_M/BCE_RX_CTL">BCE_RX_CTL</dfn>			0x0400	/* receive config */</u></td></tr>
<tr><th id="98">98</th><td><i>/* config bits */</i></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/ERC_DB" data-ref="_M/ERC_DB">ERC_DB</dfn>				0x00000001	/* disable broadcast */</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/ERC_AM" data-ref="_M/ERC_AM">ERC_AM</dfn>				0x00000002	/* rx all multicast */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/ERC_PE" data-ref="_M/ERC_PE">ERC_PE</dfn>				0x00000008	/* promiscuous enable */</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/BCE_RX_MAX" data-ref="_M/BCE_RX_MAX">BCE_RX_MAX</dfn>			0x0404	/* max packet length */</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/BCE_TX_MAX" data-ref="_M/BCE_TX_MAX">BCE_TX_MAX</dfn>			0x0408</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/BCE_MI_CTL" data-ref="_M/BCE_MI_CTL">BCE_MI_CTL</dfn>			0x0410</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/BCE_MI_COMM" data-ref="_M/BCE_MI_COMM">BCE_MI_COMM</dfn>			0x0414</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/BCE_MI_STS" data-ref="_M/BCE_MI_STS">BCE_MI_STS</dfn>			0x041C</u></td></tr>
<tr><th id="108">108</th><td><i>/* mii status bits */</i></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/BCE_MIINTR" data-ref="_M/BCE_MIINTR">BCE_MIINTR</dfn>			0x00000001	/* mii mdio interrupt */</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/BCE_FILT_LOW" data-ref="_M/BCE_FILT_LOW">BCE_FILT_LOW</dfn>			0x0420	/* mac low 4 bytes */</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/BCE_FILT_HI" data-ref="_M/BCE_FILT_HI">BCE_FILT_HI</dfn>			0x0424	/* mac hi 2 bytes */</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/BCE_FILT_CTL" data-ref="_M/BCE_FILT_CTL">BCE_FILT_CTL</dfn>			0x0428	/* packet filter ctrl */</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/BCE_ENET_CTL" data-ref="_M/BCE_ENET_CTL">BCE_ENET_CTL</dfn>			0x042C</u></td></tr>
<tr><th id="115">115</th><td><i>/* bits for mac control */</i></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/EC_EE" data-ref="_M/EC_EE">EC_EE</dfn>				0x00000001	/* emac enable */</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/EC_ED" data-ref="_M/EC_ED">EC_ED</dfn>				0x00000002	/* disable emac */</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/EC_ES" data-ref="_M/EC_ES">EC_ES</dfn>				0x00000004	/* soft reset emac */</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/EC_EP" data-ref="_M/EC_EP">EC_EP</dfn>				0x00000008	/* external phy */</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/BCE_TX_CTL" data-ref="_M/BCE_TX_CTL">BCE_TX_CTL</dfn>			0x0430</u></td></tr>
<tr><th id="121">121</th><td><i>/* bits for transmit control */</i></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/EXC_FD" data-ref="_M/EXC_FD">EXC_FD</dfn>				0x00000001	/* full duplex */</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/BCE_TX_WATER" data-ref="_M/BCE_TX_WATER">BCE_TX_WATER</dfn>			0x0434	/* tx watermark */</u></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><i>/* statistics counters */</i></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/BCE_RX_PKTS" data-ref="_M/BCE_RX_PKTS">BCE_RX_PKTS</dfn>			0x058C</u></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><i>/* SiliconBackplane registers */</i></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/BCE_SBIMSTATE" data-ref="_M/BCE_SBIMSTATE">BCE_SBIMSTATE</dfn>			0x0f90</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/BCE_SBTMSTATELOW" data-ref="_M/BCE_SBTMSTATELOW">BCE_SBTMSTATELOW</dfn>		0x0f98</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/BCE_SBTMSTATEHI" data-ref="_M/BCE_SBTMSTATEHI">BCE_SBTMSTATEHI</dfn>			0x0f9C</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/SBTML_RESET" data-ref="_M/SBTML_RESET">SBTML_RESET</dfn>			0x1	/* reset */</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/SBTML_REJ" data-ref="_M/SBTML_REJ">SBTML_REJ</dfn>			0x2	/* reject */</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/SBTML_CLK" data-ref="_M/SBTML_CLK">SBTML_CLK</dfn>			0x10000	/* clock enable */</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/SBTML_FGC" data-ref="_M/SBTML_FGC">SBTML_FGC</dfn>			0x20000	/* force gated clocks on */</u></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><i>/* MI communication register */</i></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/BCE_MICOMM_DATA" data-ref="_M/BCE_MICOMM_DATA">BCE_MICOMM_DATA</dfn>			0x0000FFFF</u></td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/BCE_MIREG" data-ref="_M/BCE_MIREG">BCE_MIREG</dfn>(x)			((x &amp; 0x1F) &lt;&lt; 18)</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/BCE_MIPHY" data-ref="_M/BCE_MIPHY">BCE_MIPHY</dfn>(x)			((x &amp; 0x1F) &lt;&lt; 23)</u></td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><i>/* Magic constants.... */</i></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/BCE_MAGIC_PHYEMAC_BASE" data-ref="_M/BCE_MAGIC_PHYEMAC_BASE">BCE_MAGIC_PHYEMAC_BASE</dfn>		0x1000</u></td></tr>
<tr><th id="145">145</th><td><u>#define	 <dfn class="macro" id="_M/BCE_MAGIC_PHY" data-ref="_M/BCE_MAGIC_PHY">BCE_MAGIC_PHY</dfn>			(BCE_MAGIC_PHYEMAC_BASE + 90)</u></td></tr>
<tr><th id="146">146</th><td><u>#define	 <dfn class="macro" id="_M/BCE_MAGIC_ENET0" data-ref="_M/BCE_MAGIC_ENET0">BCE_MAGIC_ENET0</dfn>		(BCE_MAGIC_PHYEMAC_BASE + 79)</u></td></tr>
<tr><th id="147">147</th><td><u>#define	 <dfn class="macro" id="_M/BCE_MAGIC_ENET1" data-ref="_M/BCE_MAGIC_ENET1">BCE_MAGIC_ENET1</dfn>		(BCE_MAGIC_PHYEMAC_BASE + 78)</u></td></tr>
<tr><th id="148">148</th><td><u>#define	 <dfn class="macro" id="_M/BCE_MAGIC_ENET2" data-ref="_M/BCE_MAGIC_ENET2">BCE_MAGIC_ENET2</dfn>		(BCE_MAGIC_PHYEMAC_BASE + 81)</u></td></tr>
<tr><th id="149">149</th><td><u>#define	 <dfn class="macro" id="_M/BCE_MAGIC_ENET3" data-ref="_M/BCE_MAGIC_ENET3">BCE_MAGIC_ENET3</dfn>		(BCE_MAGIC_PHYEMAC_BASE + 80)</u></td></tr>
<tr><th id="150">150</th><td><u>#define	 <dfn class="macro" id="_M/BCE_MAGIC_ENET4" data-ref="_M/BCE_MAGIC_ENET4">BCE_MAGIC_ENET4</dfn>		(BCE_MAGIC_PHYEMAC_BASE + 83)</u></td></tr>
<tr><th id="151">151</th><td><u>#define	 <dfn class="macro" id="_M/BCE_MAGIC_ENET5" data-ref="_M/BCE_MAGIC_ENET5">BCE_MAGIC_ENET5</dfn>		(BCE_MAGIC_PHYEMAC_BASE + 82)</u></td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><u>#define  <dfn class="macro" id="_M/SBIM_MAGIC_ERRORBITS" data-ref="_M/SBIM_MAGIC_ERRORBITS">SBIM_MAGIC_ERRORBITS</dfn>		0x60000</u></td></tr>
<tr><th id="154">154</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='if_bce.c.html'>netbsd/sys/dev/pci/if_bce.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
