// Seed: 3758470603
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_0,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wor id_10, id_11, id_12, id_13, id_14;
  logic id_15 = 1;
  assign id_11 = -1 - id_11;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output tri0 id_2,
    output supply0 id_3,
    input tri id_4,
    input wire id_5,
    input wand id_6,
    input tri0 id_7,
    input wor id_8,
    output uwire id_9
    , id_25,
    output wand id_10,
    input supply0 id_11,
    input tri id_12,
    output wor id_13,
    output supply1 id_14,
    output supply1 id_15,
    output wand id_16,
    input supply0 id_17,
    input supply1 id_18,
    output supply0 id_19
    , id_26,
    output tri0 id_20,
    input supply0 id_21,
    output wand id_22,
    input tri0 id_23
);
  logic [1 'b0 : -1] id_27;
  wire id_28;
  wire [-1 : -1] id_29;
  module_0 modCall_1 (
      id_26,
      id_26,
      id_27,
      id_28,
      id_27,
      id_28,
      id_26,
      id_25,
      id_26
  );
  assign modCall_1.id_11 = 0;
endmodule
