Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Mar 13 16:02:27 2019
| Host         : HERO-VI running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 86
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 1          |
| TIMING-20 | Warning  | Non-clocked latch             | 84         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell riscv/decode/O_data_reg[31]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) riscv/decode/O_data_reg[10]/CLR, riscv/decode/O_data_reg[11]/CLR, riscv/decode/O_data_reg[12]/CLR, riscv/decode/O_data_reg[13]/CLR, riscv/decode/O_data_reg[14]/CLR, riscv/decode/O_data_reg[15]/CLR, riscv/decode/O_data_reg[16]/CLR, riscv/decode/O_data_reg[17]/CLR, riscv/decode/O_data_reg[18]/CLR, riscv/decode/O_data_reg[19]/CLR, riscv/decode/O_data_reg[20]/CLR, riscv/decode/O_data_reg[21]/CLR, riscv/decode/O_data_reg[22]/CLR, riscv/decode/O_data_reg[23]/CLR, riscv/decode/O_data_reg[24]/CLR (the first 15 of 30 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on CPU_RESETN relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch riscv/alu/O_data_reg[0] cannot be properly analyzed as its control pin riscv/alu/O_data_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch riscv/alu/O_data_reg[10] cannot be properly analyzed as its control pin riscv/alu/O_data_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch riscv/alu/O_data_reg[11] cannot be properly analyzed as its control pin riscv/alu/O_data_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch riscv/alu/O_data_reg[12] cannot be properly analyzed as its control pin riscv/alu/O_data_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch riscv/alu/O_data_reg[13] cannot be properly analyzed as its control pin riscv/alu/O_data_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch riscv/alu/O_data_reg[14] cannot be properly analyzed as its control pin riscv/alu/O_data_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch riscv/alu/O_data_reg[15] cannot be properly analyzed as its control pin riscv/alu/O_data_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch riscv/alu/O_data_reg[16] cannot be properly analyzed as its control pin riscv/alu/O_data_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch riscv/alu/O_data_reg[17] cannot be properly analyzed as its control pin riscv/alu/O_data_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch riscv/alu/O_data_reg[18] cannot be properly analyzed as its control pin riscv/alu/O_data_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch riscv/alu/O_data_reg[19] cannot be properly analyzed as its control pin riscv/alu/O_data_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch riscv/alu/O_data_reg[1] cannot be properly analyzed as its control pin riscv/alu/O_data_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch riscv/alu/O_data_reg[20] cannot be properly analyzed as its control pin riscv/alu/O_data_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch riscv/alu/O_data_reg[21] cannot be properly analyzed as its control pin riscv/alu/O_data_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch riscv/alu/O_data_reg[22] cannot be properly analyzed as its control pin riscv/alu/O_data_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch riscv/alu/O_data_reg[23] cannot be properly analyzed as its control pin riscv/alu/O_data_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch riscv/alu/O_data_reg[24] cannot be properly analyzed as its control pin riscv/alu/O_data_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch riscv/alu/O_data_reg[25] cannot be properly analyzed as its control pin riscv/alu/O_data_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch riscv/alu/O_data_reg[26] cannot be properly analyzed as its control pin riscv/alu/O_data_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch riscv/alu/O_data_reg[27] cannot be properly analyzed as its control pin riscv/alu/O_data_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch riscv/alu/O_data_reg[28] cannot be properly analyzed as its control pin riscv/alu/O_data_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch riscv/alu/O_data_reg[29] cannot be properly analyzed as its control pin riscv/alu/O_data_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch riscv/alu/O_data_reg[2] cannot be properly analyzed as its control pin riscv/alu/O_data_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch riscv/alu/O_data_reg[30] cannot be properly analyzed as its control pin riscv/alu/O_data_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch riscv/alu/O_data_reg[31] cannot be properly analyzed as its control pin riscv/alu/O_data_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch riscv/alu/O_data_reg[3] cannot be properly analyzed as its control pin riscv/alu/O_data_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch riscv/alu/O_data_reg[4] cannot be properly analyzed as its control pin riscv/alu/O_data_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch riscv/alu/O_data_reg[5] cannot be properly analyzed as its control pin riscv/alu/O_data_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch riscv/alu/O_data_reg[6] cannot be properly analyzed as its control pin riscv/alu/O_data_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch riscv/alu/O_data_reg[7] cannot be properly analyzed as its control pin riscv/alu/O_data_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch riscv/alu/O_data_reg[8] cannot be properly analyzed as its control pin riscv/alu/O_data_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch riscv/alu/O_data_reg[9] cannot be properly analyzed as its control pin riscv/alu/O_data_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch riscv/ctrl/register_control_reg[0] cannot be properly analyzed as its control pin riscv/ctrl/register_control_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch riscv/ctrl/register_control_reg[10] cannot be properly analyzed as its control pin riscv/ctrl/register_control_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch riscv/ctrl/register_control_reg[11] cannot be properly analyzed as its control pin riscv/ctrl/register_control_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch riscv/ctrl/register_control_reg[12] cannot be properly analyzed as its control pin riscv/ctrl/register_control_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch riscv/ctrl/register_control_reg[13] cannot be properly analyzed as its control pin riscv/ctrl/register_control_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch riscv/ctrl/register_control_reg[14] cannot be properly analyzed as its control pin riscv/ctrl/register_control_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch riscv/ctrl/register_control_reg[15] cannot be properly analyzed as its control pin riscv/ctrl/register_control_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch riscv/ctrl/register_control_reg[16] cannot be properly analyzed as its control pin riscv/ctrl/register_control_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch riscv/ctrl/register_control_reg[17] cannot be properly analyzed as its control pin riscv/ctrl/register_control_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch riscv/ctrl/register_control_reg[18] cannot be properly analyzed as its control pin riscv/ctrl/register_control_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch riscv/ctrl/register_control_reg[19] cannot be properly analyzed as its control pin riscv/ctrl/register_control_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch riscv/ctrl/register_control_reg[20] cannot be properly analyzed as its control pin riscv/ctrl/register_control_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch riscv/ctrl/register_control_reg[21] cannot be properly analyzed as its control pin riscv/ctrl/register_control_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch riscv/ctrl/register_control_reg[22] cannot be properly analyzed as its control pin riscv/ctrl/register_control_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch riscv/ctrl/register_control_reg[2] cannot be properly analyzed as its control pin riscv/ctrl/register_control_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch riscv/ctrl/register_control_reg[3] cannot be properly analyzed as its control pin riscv/ctrl/register_control_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch riscv/ctrl/register_control_reg[4] cannot be properly analyzed as its control pin riscv/ctrl/register_control_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch riscv/ctrl/register_control_reg[5] cannot be properly analyzed as its control pin riscv/ctrl/register_control_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch riscv/ctrl/register_control_reg[6] cannot be properly analyzed as its control pin riscv/ctrl/register_control_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch riscv/ctrl/register_control_reg[7] cannot be properly analyzed as its control pin riscv/ctrl/register_control_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch riscv/ctrl/register_control_reg[8] cannot be properly analyzed as its control pin riscv/ctrl/register_control_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch riscv/ctrl/register_control_reg[9] cannot be properly analyzed as its control pin riscv/ctrl/register_control_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch riscv/decode/O_data_reg[10] cannot be properly analyzed as its control pin riscv/decode/O_data_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch riscv/decode/O_data_reg[11] cannot be properly analyzed as its control pin riscv/decode/O_data_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch riscv/decode/O_data_reg[12] cannot be properly analyzed as its control pin riscv/decode/O_data_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch riscv/decode/O_data_reg[13] cannot be properly analyzed as its control pin riscv/decode/O_data_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch riscv/decode/O_data_reg[14] cannot be properly analyzed as its control pin riscv/decode/O_data_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch riscv/decode/O_data_reg[15] cannot be properly analyzed as its control pin riscv/decode/O_data_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch riscv/decode/O_data_reg[16] cannot be properly analyzed as its control pin riscv/decode/O_data_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch riscv/decode/O_data_reg[17] cannot be properly analyzed as its control pin riscv/decode/O_data_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch riscv/decode/O_data_reg[18] cannot be properly analyzed as its control pin riscv/decode/O_data_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch riscv/decode/O_data_reg[19] cannot be properly analyzed as its control pin riscv/decode/O_data_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch riscv/decode/O_data_reg[20] cannot be properly analyzed as its control pin riscv/decode/O_data_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch riscv/decode/O_data_reg[21] cannot be properly analyzed as its control pin riscv/decode/O_data_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch riscv/decode/O_data_reg[22] cannot be properly analyzed as its control pin riscv/decode/O_data_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#68 Warning
Non-clocked latch  
The latch riscv/decode/O_data_reg[23] cannot be properly analyzed as its control pin riscv/decode/O_data_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#69 Warning
Non-clocked latch  
The latch riscv/decode/O_data_reg[24] cannot be properly analyzed as its control pin riscv/decode/O_data_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#70 Warning
Non-clocked latch  
The latch riscv/decode/O_data_reg[25] cannot be properly analyzed as its control pin riscv/decode/O_data_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#71 Warning
Non-clocked latch  
The latch riscv/decode/O_data_reg[26] cannot be properly analyzed as its control pin riscv/decode/O_data_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#72 Warning
Non-clocked latch  
The latch riscv/decode/O_data_reg[27] cannot be properly analyzed as its control pin riscv/decode/O_data_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#73 Warning
Non-clocked latch  
The latch riscv/decode/O_data_reg[28] cannot be properly analyzed as its control pin riscv/decode/O_data_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#74 Warning
Non-clocked latch  
The latch riscv/decode/O_data_reg[29] cannot be properly analyzed as its control pin riscv/decode/O_data_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#75 Warning
Non-clocked latch  
The latch riscv/decode/O_data_reg[2] cannot be properly analyzed as its control pin riscv/decode/O_data_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#76 Warning
Non-clocked latch  
The latch riscv/decode/O_data_reg[30] cannot be properly analyzed as its control pin riscv/decode/O_data_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#77 Warning
Non-clocked latch  
The latch riscv/decode/O_data_reg[31] cannot be properly analyzed as its control pin riscv/decode/O_data_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#78 Warning
Non-clocked latch  
The latch riscv/decode/O_data_reg[3] cannot be properly analyzed as its control pin riscv/decode/O_data_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#79 Warning
Non-clocked latch  
The latch riscv/decode/O_data_reg[4] cannot be properly analyzed as its control pin riscv/decode/O_data_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#80 Warning
Non-clocked latch  
The latch riscv/decode/O_data_reg[5] cannot be properly analyzed as its control pin riscv/decode/O_data_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#81 Warning
Non-clocked latch  
The latch riscv/decode/O_data_reg[6] cannot be properly analyzed as its control pin riscv/decode/O_data_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#82 Warning
Non-clocked latch  
The latch riscv/decode/O_data_reg[7] cannot be properly analyzed as its control pin riscv/decode/O_data_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#83 Warning
Non-clocked latch  
The latch riscv/decode/O_data_reg[8] cannot be properly analyzed as its control pin riscv/decode/O_data_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#84 Warning
Non-clocked latch  
The latch riscv/decode/O_data_reg[9] cannot be properly analyzed as its control pin riscv/decode/O_data_reg[9]/G is not reached by a timing clock
Related violations: <none>


