
---------- Begin Simulation Statistics ----------
final_tick                                  371151000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 131229                       # Simulator instruction rate (inst/s)
host_mem_usage                                 855668                       # Number of bytes of host memory used
host_op_rate                                   167322                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.62                       # Real time elapsed on the host
host_tick_rate                               48704426                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000002                       # Number of instructions simulated
sim_ops                                       1275067                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000371                       # Number of seconds simulated
sim_ticks                                   371151000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.606810                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  134690                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               136593                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7055                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            204306                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                469                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1143                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              674                       # Number of indirect misses.
system.cpu.branchPred.lookups                  261150                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect        95555                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong        56119                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect        89830                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong        61844                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          277                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           66                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0        11001                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         2901                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4          666                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6          346                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         6942                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8          940                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9         1667                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10         1558                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11         2282                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12          892                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13         1613                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14         1171                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15          838                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16         1380                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17         1453                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18         1120                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19          912                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20          769                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22         1940                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24         2365                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26         1862                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28         1343                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         2169                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit          355                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong         1232                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect       102898                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         1036                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2         1952                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4          472                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         2854                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         6800                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8          990                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9         1761                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10         7412                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11         1394                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12         1147                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13         1856                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14         1332                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15         1037                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16         1444                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17         1142                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18         1280                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19         1072                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20         1398                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22         1571                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24         1970                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26         1994                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28         2018                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30         3065                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        39731                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          649                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong         2829                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   19178                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          172                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    299295                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   276253                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              6404                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     199789                       # Number of branches committed
system.cpu.commit.bw_lim_events                 86134                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             405                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          214441                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1002214                       # Number of instructions committed
system.cpu.commit.committedOps                1277279                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       626626                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.038343                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.814350                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       301756     48.16%     48.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        90275     14.41%     62.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        51837      8.27%     70.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        43017      6.86%     77.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        25180      4.02%     81.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        11065      1.77%     83.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        12372      1.97%     85.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         4990      0.80%     86.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        86134     13.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       626626                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                15547                       # Number of function calls committed.
system.cpu.commit.int_insts                   1131445                       # Number of committed integer instructions.
system.cpu.commit.loads                        187072                       # Number of loads committed
system.cpu.commit.membars                         384                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          861      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           756222     59.21%     59.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            7535      0.59%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               23      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2196      0.17%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              4      0.00%     60.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          10982      0.86%     60.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         10950      0.86%     61.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        15330      1.20%     62.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           2212      0.17%     63.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         16014      1.25%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            1597      0.13%     64.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            2100      0.16%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            2000      0.16%     64.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     64.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3853      0.30%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     65.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          187072     14.65%     79.78% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         258328     20.22%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1277279                       # Class of committed instruction
system.cpu.commit.refs                         445400                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     96081                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000002                       # Number of Instructions Simulated
system.cpu.committedOps                       1275067                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.742302                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.742302                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                239022                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   662                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               131096                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1597574                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   141803                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    249035                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   6496                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2505                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 20755                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      261150                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    157977                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        467292                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2017                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          107                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1344580                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   14294                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.351811                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             182557                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             154337                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.811363                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             657111                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.521428                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.140176                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   348325     53.01%     53.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    23632      3.60%     56.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    27656      4.21%     60.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    30837      4.69%     65.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    31384      4.78%     70.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    30870      4.70%     74.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    47784      7.27%     82.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    14171      2.16%     84.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   102452     15.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               657111                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           85192                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                11895                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   212923                       # Number of branches executed
system.cpu.iew.exec_nop                          2687                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.861834                       # Inst execution rate
system.cpu.iew.exec_refs                       480552                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     266534                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   30022                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                229901                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                453                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               644                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               292791                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1492153                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                214018                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             16892                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1382045                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    127                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   240                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   6496                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   396                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           161                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              297                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        42824                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        34431                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             70                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2505                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           9390                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1186513                       # num instructions consuming a value
system.cpu.iew.wb_count                       1367463                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.568161                       # average fanout of values written-back
system.cpu.iew.wb_producers                    674131                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.842190                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1374742                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1621778                       # number of integer regfile reads
system.cpu.int_regfile_writes                  838864                       # number of integer regfile writes
system.cpu.ipc                               1.347161                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.347161                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               998      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                829308     59.28%     59.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 7609      0.54%     59.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    28      0.00%     59.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2197      0.16%     60.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   4      0.00%     60.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               10983      0.79%     60.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              10950      0.78%     61.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           15330      1.10%     62.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                2212      0.16%     62.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              16097      1.15%     64.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1811      0.13%     64.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 2359      0.17%     64.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 2282      0.16%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                4283      0.31%     64.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               219731     15.71%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              272755     19.50%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1398937                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       43962                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.031425                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    7219     16.42%     16.42% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     13      0.03%     16.45% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     16.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     16.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     16.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     16.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     16.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc              2190      4.98%     21.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     21.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     21.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     21.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     21.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     21.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     52      0.12%     21.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     62      0.14%     21.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     21.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     21.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     21.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     21.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     21.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     21.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     21.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     21.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     21.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     21.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     21.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     21.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     21.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     21.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     21.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     21.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     21.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     21.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     21.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     21.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     21.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     21.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     21.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     21.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     21.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     21.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     21.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     21.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     21.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   7316     16.64%     38.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 27110     61.67%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1342253                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3302227                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1269728                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1600011                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1489013                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1398937                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 453                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          214328                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2240                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             48                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       193555                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        657111                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.128920                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.441391                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              278120     42.32%     42.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               72738     11.07%     53.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               50307      7.66%     61.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               80997     12.33%     73.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               55228      8.40%     81.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               38544      5.87%     87.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               28076      4.27%     91.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               24302      3.70%     95.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               28799      4.38%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          657111                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.884590                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  99648                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             198960                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        97735                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            103851                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              1873                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            21229                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               229901                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              292791                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1127954                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  45403                       # number of misc regfile writes
system.cpu.numCycles                           742303                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   31082                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1164220                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    541                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   153081                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    398                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    11                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2573258                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1560444                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1380122                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    256102                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 146174                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   6496                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                153264                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   215859                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1883723                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          57086                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               3503                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     60035                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            456                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           123940                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2031718                       # The number of ROB reads
system.cpu.rob.rob_writes                     3014020                       # The number of ROB writes
system.cpu.timesIdled                             847                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   120536                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   92784                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    20                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1880                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1721                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         4415                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1411                       # Transaction distribution
system.membus.trans_dist::ReadExReq               456                       # Transaction distribution
system.membus.trans_dist::ReadExResp              456                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1411                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            13                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       119488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  119488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1880                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1880    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1880                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2346500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            9886750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    371151000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2054                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          580                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          821                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             320                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              467                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             467                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1313                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          741                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          173                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          173                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3447                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         3662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  7109                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       136576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       114432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 251008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2694                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000371                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019266                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2693     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2694                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            3608500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1898999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1969999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    371151000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  245                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  409                       # number of demand (read+write) hits
system.l2.demand_hits::total                      654                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 245                       # number of overall hits
system.l2.overall_hits::.cpu.data                 409                       # number of overall hits
system.l2.overall_hits::total                     654                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1068                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                799                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1867                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1068                       # number of overall misses
system.l2.overall_misses::.cpu.data               799                       # number of overall misses
system.l2.overall_misses::total                  1867                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     83627500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     64742000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        148369500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     83627500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     64742000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       148369500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1313                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1208                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2521                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1313                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1208                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2521                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.813404                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.661424                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.740579                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.813404                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.661424                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.740579                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78302.902622                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81028.785982                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79469.469738                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78302.902622                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81028.785982                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79469.469738                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1068                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           799                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1867                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1068                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          799                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1867                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     72947500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     56752000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    129699500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     72947500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     56752000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    129699500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.813404                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.661424                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.740579                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.813404                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.661424                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.740579                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68302.902622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71028.785982                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69469.469738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68302.902622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71028.785982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69469.469738                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          580                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              580                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          580                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          580                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          820                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              820                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          820                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          820                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    11                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             456                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 456                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     36653000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      36653000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           467                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               467                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.976445                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.976445                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80379.385965                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80379.385965                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          456                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            456                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     32093000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     32093000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.976445                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.976445                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70379.385965                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70379.385965                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            245                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                245                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1068                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1068                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     83627500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     83627500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1313                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1313                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.813404                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.813404                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78302.902622                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78302.902622                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1068                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1068                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     72947500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     72947500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.813404                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.813404                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68302.902622                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68302.902622                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           398                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               398                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          343                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             343                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     28089000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     28089000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          741                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           741                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.462888                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.462888                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81892.128280                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81892.128280                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          343                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          343                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     24659000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     24659000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.462888                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.462888                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71892.128280                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71892.128280                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data           160                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               160                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              13                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          173                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           173                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.075145                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.075145                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       246500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       246500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.075145                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.075145                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18961.538462                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18961.538462                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    371151000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1571.392330                       # Cycle average of tags in use
system.l2.tags.total_refs                        4401                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2036                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.161591                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.498537                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       965.191752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       599.702041                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.029455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.018301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.047955                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1876                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1824                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.057251                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     37348                       # Number of tag accesses
system.l2.tags.data_accesses                    37348                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    371151000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          68352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          51136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             119488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        68352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         68352                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1068                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1867                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         184162241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         137776808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             321939049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    184162241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        184162241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        184162241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        137776808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            321939049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1068.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       799.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000577500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3767                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1867                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1867                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     17820750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    9335000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                52827000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9545.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28295.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1446                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1867                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    284.190476                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   185.885137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.585457                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          132     31.43%     31.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          114     27.14%     58.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           62     14.76%     73.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           33      7.86%     81.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           26      6.19%     87.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      3.33%     90.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      0.95%     91.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      1.90%     93.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           27      6.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          420                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 119488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  119488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       321.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    321.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     369996500                       # Total gap between requests
system.mem_ctrls.avgGap                     198177.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        68352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        51136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 184162241.244129747152                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 137776807.822153240442                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1068                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          799                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28999750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     23827250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27153.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29821.34                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    77.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1692180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               895620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6525960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     28888080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        151671300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         14798880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          204472020                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        550.913294                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     37200500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     12220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    321730500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1313760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               698280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             6804420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     28888080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         90643680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         66190560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          194538780                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        524.149955                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    171329000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     12220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    187602000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    371151000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       156317                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           156317                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       156317                       # number of overall hits
system.cpu.icache.overall_hits::total          156317                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1660                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1660                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1660                       # number of overall misses
system.cpu.icache.overall_misses::total          1660                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    108308496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    108308496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    108308496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    108308496                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       157977                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       157977                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       157977                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       157977                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010508                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010508                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010508                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010508                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65246.081928                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65246.081928                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65246.081928                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65246.081928                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          922                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    40.086957                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          821                       # number of writebacks
system.cpu.icache.writebacks::total               821                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          347                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          347                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          347                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          347                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1313                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1313                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1313                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1313                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     88219497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     88219497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     88219497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     88219497                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008311                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008311                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008311                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008311                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 67189.258949                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67189.258949                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 67189.258949                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67189.258949                       # average overall mshr miss latency
system.cpu.icache.replacements                    821                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       156317                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          156317                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1660                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1660                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    108308496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    108308496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       157977                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       157977                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010508                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010508                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65246.081928                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65246.081928                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          347                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          347                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1313                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1313                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     88219497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     88219497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008311                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008311                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 67189.258949                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67189.258949                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    371151000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           461.614751                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              157630                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1313                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            120.053313                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   461.614751                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.901591                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.901591                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          490                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            317267                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           317267                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    371151000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    371151000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    371151000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    371151000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    371151000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       468504                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           468504                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       468777                       # number of overall hits
system.cpu.dcache.overall_hits::total          468777                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4699                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4699                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4709                       # number of overall misses
system.cpu.dcache.overall_misses::total          4709                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    212942364                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    212942364                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    212942364                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    212942364                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       473203                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       473203                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       473486                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       473486                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009930                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009930                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009945                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009945                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45316.527772                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45316.527772                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45220.293905                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45220.293905                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7524                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               170                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.258824                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          580                       # number of writebacks
system.cpu.dcache.writebacks::total               580                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3323                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3323                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3323                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3323                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1376                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1376                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1381                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1381                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     72791495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     72791495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     73193495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     73193495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002908                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002908                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002917                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002917                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52900.795785                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52900.795785                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 53000.358436                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53000.358436                       # average overall mshr miss latency
system.cpu.dcache.replacements                    900                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       213698                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          213698                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1443                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1443                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     79131000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     79131000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       215141                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       215141                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006707                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006707                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54837.837838                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54837.837838                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          707                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          707                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          736                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          736                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     32993000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     32993000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003421                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003421                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44827.445652                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44827.445652                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       254806                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         254806                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3249                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3249                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    133589367                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    133589367                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       258055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       258055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012590                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012590                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41117.072022                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41117.072022                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2616                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2616                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          633                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          633                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     39583498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     39583498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002453                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002453                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62533.172196                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62533.172196                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          273                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           273                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          283                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          283                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.035336                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.035336                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       402000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       402000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.017668                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.017668                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        80400                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        80400                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       221997                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       221997                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31713.857143                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31713.857143                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       214997                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       214997                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30713.857143                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30713.857143                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          410                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          410                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          410                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          410                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          384                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          384                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    371151000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           397.840327                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              470952                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1381                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            341.022448                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   397.840327                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.777032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.777032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          416                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            949941                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           949941                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    371151000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    371151000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
