Loading plugins phase: Elapsed time ==> 0s.200ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\MattiaCP\Documents\GITHUB\SoftHand2\firmware.cydsn\firmware.cyprj -d CY8C3246PVI-147 -s C:\Users\MattiaCP\Documents\GITHUB\SoftHand2\firmware.cydsn\Generated_Source\PSoC3 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.558ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.112ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  firmware.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\MattiaCP\Documents\GITHUB\SoftHand2\firmware.cydsn\firmware.cyprj -dcpsoc3 firmware.v -verilog
======================================================================

======================================================================
Compiling:  firmware.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\MattiaCP\Documents\GITHUB\SoftHand2\firmware.cydsn\firmware.cyprj -dcpsoc3 firmware.v -verilog
======================================================================

======================================================================
Compiling:  firmware.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\MattiaCP\Documents\GITHUB\SoftHand2\firmware.cydsn\firmware.cyprj -dcpsoc3 -verilog firmware.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Feb 07 17:16:47 2017


======================================================================
Compiling:  firmware.v
Program  :   vpp
Options  :    -yv2 -q10 firmware.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Feb 07 17:16:47 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'firmware.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
firmware.v (line 3646, col 79):  Note: Substituting module 'cmp_vv_vv' for '='.
firmware.v (line 3691, col 55):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  firmware.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\MattiaCP\Documents\GITHUB\SoftHand2\firmware.cydsn\firmware.cyprj -dcpsoc3 -verilog firmware.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Feb 07 17:16:47 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\MattiaCP\Documents\GITHUB\SoftHand2\firmware.cydsn\codegentemp\firmware.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Users\MattiaCP\Documents\GITHUB\SoftHand2\firmware.cydsn\codegentemp\firmware.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  firmware.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\MattiaCP\Documents\GITHUB\SoftHand2\firmware.cydsn\firmware.cyprj -dcpsoc3 -verilog firmware.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Feb 07 17:16:49 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\MattiaCP\Documents\GITHUB\SoftHand2\firmware.cydsn\codegentemp\firmware.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Users\MattiaCP\Documents\GITHUB\SoftHand2\firmware.cydsn\codegentemp\firmware.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_RS485:BUART:reset_sr\
	Net_6141
	\UART_RS485:BUART:rx_bitclk_pre16x\
	\UART_RS485:BUART:rx_count7_bit8_wire\
	Net_6140
	\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_1\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_1\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:lt_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:gt_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:lti_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:gti_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xeq\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xlt\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xlte\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xgt\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xgte\
	\UART_RS485:BUART:sRX:MODULE_2:lt\
	\UART_RS485:BUART:sRX:MODULE_2:eq\
	\UART_RS485:BUART:sRX:MODULE_2:gt\
	\UART_RS485:BUART:sRX:MODULE_2:gte\
	\UART_RS485:BUART:sRX:MODULE_2:lte\
	\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_0\
	\PWM_MOTORS:PWMUDB:km_run\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode2_2\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode2_1\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode2_0\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode1_2\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode1_1\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode1_0\
	\PWM_MOTORS:PWMUDB:capt_rising\
	\PWM_MOTORS:PWMUDB:capt_falling\
	\PWM_MOTORS:PWMUDB:trig_rise\
	\PWM_MOTORS:PWMUDB:trig_fall\
	\PWM_MOTORS:PWMUDB:sc_kill\
	\PWM_MOTORS:PWMUDB:min_kill\
	\PWM_MOTORS:PWMUDB:km_tc\
	\PWM_MOTORS:PWMUDB:db_tc\
	\PWM_MOTORS:PWMUDB:dith_sel\
	\PWM_MOTORS:Net_101\
	\PWM_MOTORS:Net_96\
	\PWM_MOTORS:PWMUDB:MODULE_4:b_31\
	\PWM_MOTORS:PWMUDB:MODULE_4:b_30\
	\PWM_MOTORS:PWMUDB:MODULE_4:b_29\
	\PWM_MOTORS:PWMUDB:MODULE_4:b_28\
	\PWM_MOTORS:PWMUDB:MODULE_4:b_27\
	\PWM_MOTORS:PWMUDB:MODULE_4:b_26\
	\PWM_MOTORS:PWMUDB:MODULE_4:b_25\
	\PWM_MOTORS:PWMUDB:MODULE_4:b_24\
	\PWM_MOTORS:PWMUDB:MODULE_4:b_23\
	\PWM_MOTORS:PWMUDB:MODULE_4:b_22\
	\PWM_MOTORS:PWMUDB:MODULE_4:b_21\
	\PWM_MOTORS:PWMUDB:MODULE_4:b_20\
	\PWM_MOTORS:PWMUDB:MODULE_4:b_19\
	\PWM_MOTORS:PWMUDB:MODULE_4:b_18\
	\PWM_MOTORS:PWMUDB:MODULE_4:b_17\
	\PWM_MOTORS:PWMUDB:MODULE_4:b_16\
	\PWM_MOTORS:PWMUDB:MODULE_4:b_15\
	\PWM_MOTORS:PWMUDB:MODULE_4:b_14\
	\PWM_MOTORS:PWMUDB:MODULE_4:b_13\
	\PWM_MOTORS:PWMUDB:MODULE_4:b_12\
	\PWM_MOTORS:PWMUDB:MODULE_4:b_11\
	\PWM_MOTORS:PWMUDB:MODULE_4:b_10\
	\PWM_MOTORS:PWMUDB:MODULE_4:b_9\
	\PWM_MOTORS:PWMUDB:MODULE_4:b_8\
	\PWM_MOTORS:PWMUDB:MODULE_4:b_7\
	\PWM_MOTORS:PWMUDB:MODULE_4:b_6\
	\PWM_MOTORS:PWMUDB:MODULE_4:b_5\
	\PWM_MOTORS:PWMUDB:MODULE_4:b_4\
	\PWM_MOTORS:PWMUDB:MODULE_4:b_3\
	\PWM_MOTORS:PWMUDB:MODULE_4:b_2\
	\PWM_MOTORS:PWMUDB:MODULE_4:b_1\
	\PWM_MOTORS:PWMUDB:MODULE_4:b_0\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_31\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_30\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_29\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_28\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_27\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_26\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_25\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_24\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:b_31\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:b_30\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:b_29\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:b_28\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:b_27\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:b_26\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:b_25\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:b_24\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:b_23\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:b_22\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:b_21\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:b_20\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:b_19\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:b_18\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:b_17\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:b_16\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:b_15\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:b_14\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:b_13\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:b_12\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:b_11\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:b_10\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:b_9\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:b_8\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:b_7\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:b_6\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:b_5\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:b_4\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:b_3\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:b_2\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:b_1\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:b_0\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_31\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_30\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_29\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_28\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_27\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_26\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_25\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_24\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_23\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_22\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_21\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_20\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_19\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_18\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_17\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_16\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_15\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_14\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_13\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_12\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_11\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_10\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_9\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_8\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_7\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_6\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_5\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_4\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_3\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_2\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3451
	Net_3445
	Net_3444
	\PWM_MOTORS:Net_113\
	\PWM_MOTORS:Net_107\
	\PWM_MOTORS:Net_114\
	Net_1279
	\COUNTER_ENC:Net_82\
	\COUNTER_ENC:Net_95\
	\COUNTER_ENC:Net_91\
	\COUNTER_ENC:Net_102\
	\COUNTER_ENC:CounterUDB:ctrl_cmod_2\
	\COUNTER_ENC:CounterUDB:ctrl_cmod_1\
	\COUNTER_ENC:CounterUDB:ctrl_cmod_0\
	\SHIFTREG_ENC_2:Net_1\
	\SHIFTREG_ENC_2:Net_2\
	\SHIFTREG_ENC_2:bSR:ctrl_f0_full\
	\SHIFTREG_ENC_1:Net_1\
	\SHIFTREG_ENC_1:Net_2\
	\SHIFTREG_ENC_1:bSR:ctrl_f0_full\
	Net_6494
	\SHIFTREG_ENC_4:Net_1\
	\SHIFTREG_ENC_4:Net_2\
	\SHIFTREG_ENC_4:bSR:ctrl_f0_full\
	\SHIFTREG_ENC_3:Net_1\
	\SHIFTREG_ENC_3:Net_2\
	\SHIFTREG_ENC_3:bSR:ctrl_f0_full\
	Net_6497
	Net_6512
	Net_6513
	Net_6514
	Net_6515
	Net_6516
	Net_6517
	Net_6518
	Net_2292
	Net_2293
	Net_2294
	Net_2296
	Net_2297
	Net_2298
	Net_2299
	Net_2591
	Net_2592
	Net_2593
	Net_2594
	Net_2595
	Net_2596
	\MY_TIMER:Net_260\
	Net_3304
	Net_3309
	\MY_TIMER:Net_53\
	\MY_TIMER:TimerUDB:ctrl_ten\
	\MY_TIMER:TimerUDB:ctrl_cmode_0\
	\MY_TIMER:TimerUDB:ctrl_tmode_1\
	\MY_TIMER:TimerUDB:ctrl_tmode_0\
	\MY_TIMER:TimerUDB:ctrl_ic_1\
	\MY_TIMER:TimerUDB:ctrl_ic_0\
	Net_3308
	\MY_TIMER:TimerUDB:zeros_3\
	\MY_TIMER:Net_102\
	\MY_TIMER:Net_266\
	Net_2830
	Net_2831
	Net_2832
	Net_2834
	Net_2835
	Net_2836
	Net_2837
	Net_3149
	Net_3212
	Net_3213
	Net_3214
	Net_3215
	Net_3216
	Net_3217
	Net_3218
	Net_3603
	Net_3604
	Net_3605
	Net_3606
	Net_3607
	Net_3608
	\BasicCounter:MODULE_5:b_31\
	\BasicCounter:MODULE_5:b_30\
	\BasicCounter:MODULE_5:b_29\
	\BasicCounter:MODULE_5:b_28\
	\BasicCounter:MODULE_5:b_27\
	\BasicCounter:MODULE_5:b_26\
	\BasicCounter:MODULE_5:b_25\
	\BasicCounter:MODULE_5:b_24\
	\BasicCounter:MODULE_5:b_23\
	\BasicCounter:MODULE_5:b_22\
	\BasicCounter:MODULE_5:b_21\
	\BasicCounter:MODULE_5:b_20\
	\BasicCounter:MODULE_5:b_19\
	\BasicCounter:MODULE_5:b_18\
	\BasicCounter:MODULE_5:b_17\
	\BasicCounter:MODULE_5:b_16\
	\BasicCounter:MODULE_5:b_15\
	\BasicCounter:MODULE_5:b_14\
	\BasicCounter:MODULE_5:b_13\
	\BasicCounter:MODULE_5:b_12\
	\BasicCounter:MODULE_5:b_11\
	\BasicCounter:MODULE_5:b_10\
	\BasicCounter:MODULE_5:b_9\
	\BasicCounter:MODULE_5:b_8\
	\BasicCounter:MODULE_5:b_7\
	\BasicCounter:MODULE_5:b_6\
	\BasicCounter:MODULE_5:b_5\
	\BasicCounter:MODULE_5:b_4\
	\BasicCounter:MODULE_5:b_3\
	\BasicCounter:MODULE_5:b_2\
	\BasicCounter:MODULE_5:b_1\
	\BasicCounter:MODULE_5:b_0\
	\BasicCounter:MODULE_5:g2:a0:a_31\
	\BasicCounter:MODULE_5:g2:a0:a_30\
	\BasicCounter:MODULE_5:g2:a0:a_29\
	\BasicCounter:MODULE_5:g2:a0:a_28\
	\BasicCounter:MODULE_5:g2:a0:a_27\
	\BasicCounter:MODULE_5:g2:a0:a_26\
	\BasicCounter:MODULE_5:g2:a0:a_25\
	\BasicCounter:MODULE_5:g2:a0:a_24\
	\BasicCounter:MODULE_5:g2:a0:b_31\
	\BasicCounter:MODULE_5:g2:a0:b_30\
	\BasicCounter:MODULE_5:g2:a0:b_29\
	\BasicCounter:MODULE_5:g2:a0:b_28\
	\BasicCounter:MODULE_5:g2:a0:b_27\
	\BasicCounter:MODULE_5:g2:a0:b_26\
	\BasicCounter:MODULE_5:g2:a0:b_25\
	\BasicCounter:MODULE_5:g2:a0:b_24\
	\BasicCounter:MODULE_5:g2:a0:b_23\
	\BasicCounter:MODULE_5:g2:a0:b_22\
	\BasicCounter:MODULE_5:g2:a0:b_21\
	\BasicCounter:MODULE_5:g2:a0:b_20\
	\BasicCounter:MODULE_5:g2:a0:b_19\
	\BasicCounter:MODULE_5:g2:a0:b_18\
	\BasicCounter:MODULE_5:g2:a0:b_17\
	\BasicCounter:MODULE_5:g2:a0:b_16\
	\BasicCounter:MODULE_5:g2:a0:b_15\
	\BasicCounter:MODULE_5:g2:a0:b_14\
	\BasicCounter:MODULE_5:g2:a0:b_13\
	\BasicCounter:MODULE_5:g2:a0:b_12\
	\BasicCounter:MODULE_5:g2:a0:b_11\
	\BasicCounter:MODULE_5:g2:a0:b_10\
	\BasicCounter:MODULE_5:g2:a0:b_9\
	\BasicCounter:MODULE_5:g2:a0:b_8\
	\BasicCounter:MODULE_5:g2:a0:b_7\
	\BasicCounter:MODULE_5:g2:a0:b_6\
	\BasicCounter:MODULE_5:g2:a0:b_5\
	\BasicCounter:MODULE_5:g2:a0:b_4\
	\BasicCounter:MODULE_5:g2:a0:b_3\
	\BasicCounter:MODULE_5:g2:a0:b_2\
	\BasicCounter:MODULE_5:g2:a0:b_1\
	\BasicCounter:MODULE_5:g2:a0:b_0\
	\BasicCounter:MODULE_5:g2:a0:s_31\
	\BasicCounter:MODULE_5:g2:a0:s_30\
	\BasicCounter:MODULE_5:g2:a0:s_29\
	\BasicCounter:MODULE_5:g2:a0:s_28\
	\BasicCounter:MODULE_5:g2:a0:s_27\
	\BasicCounter:MODULE_5:g2:a0:s_26\
	\BasicCounter:MODULE_5:g2:a0:s_25\
	\BasicCounter:MODULE_5:g2:a0:s_24\
	\BasicCounter:MODULE_5:g2:a0:s_23\
	\BasicCounter:MODULE_5:g2:a0:s_22\
	\BasicCounter:MODULE_5:g2:a0:s_21\
	\BasicCounter:MODULE_5:g2:a0:s_20\
	\BasicCounter:MODULE_5:g2:a0:s_19\
	\BasicCounter:MODULE_5:g2:a0:s_18\
	\BasicCounter:MODULE_5:g2:a0:s_17\
	\BasicCounter:MODULE_5:g2:a0:s_16\
	\BasicCounter:MODULE_5:g2:a0:s_15\
	\BasicCounter:MODULE_5:g2:a0:s_14\
	\BasicCounter:MODULE_5:g2:a0:s_13\
	\BasicCounter:MODULE_5:g2:a0:s_12\
	\BasicCounter:MODULE_5:g2:a0:s_11\
	\BasicCounter:MODULE_5:g2:a0:s_10\
	\BasicCounter:MODULE_5:g2:a0:s_9\
	\BasicCounter:MODULE_5:g2:a0:s_8\
	\BasicCounter:MODULE_5:g2:a0:s_7\
	\BasicCounter:MODULE_5:g2:a0:s_6\
	\BasicCounter:MODULE_5:g2:a0:s_5\
	\BasicCounter:MODULE_5:g2:a0:s_4\
	\BasicCounter:MODULE_5:g2:a0:s_3\
	\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	\ADC:Net_268\
	\ADC:Net_270\
	Net_5164
	Net_5165
	Net_5166
	Net_5167
	Net_5168
	Net_5169
	Net_5170
	Net_5999
	\WATCHDOG_COUNTER:Net_89\
	\WATCHDOG_COUNTER:Net_95\
	\WATCHDOG_COUNTER:Net_102\
	Net_6290
	Net_6291
	Net_6292
	Net_6293
	Net_6294
	Net_6295
	Net_6296
	Net_6367
	Net_6368
	Net_6369
	Net_6370
	Net_6371
	Net_6372
	Net_6373
	Net_6540
	Net_6541
	Net_6542
	Net_6543
	Net_6544
	Net_6545
	Net_6546
	\MODULE_6:g1:a0:gx:u0:albi_1\
	\MODULE_6:g1:a0:gx:u0:agbi_1\
	\MODULE_6:g1:a0:gx:u0:lt_0\
	\MODULE_6:g1:a0:gx:u0:gt_0\
	\MODULE_6:g1:a0:gx:u0:lt_1\
	\MODULE_6:g1:a0:gx:u0:gt_1\
	\MODULE_6:g1:a0:gx:u0:lt_2\
	\MODULE_6:g1:a0:gx:u0:gt_2\
	\MODULE_6:g1:a0:gx:u0:lti_0\
	\MODULE_6:g1:a0:gx:u0:gti_0\
	\MODULE_6:g1:a0:gx:u0:albi_0\
	\MODULE_6:g1:a0:gx:u0:agbi_0\
	\MODULE_6:g1:a0:xneq\
	\MODULE_6:g1:a0:xlt\
	\MODULE_6:g1:a0:xlte\
	\MODULE_6:g1:a0:xgt\
	\MODULE_6:g1:a0:xgte\
	\MODULE_6:lt\
	\MODULE_6:gt\
	\MODULE_6:gte\
	\MODULE_6:lte\
	\MODULE_6:neq\
	\MODULE_7:g1:a0:gx:u0:albi_1\
	\MODULE_7:g1:a0:gx:u0:agbi_1\
	\MODULE_7:g1:a0:gx:u0:lt_0\
	\MODULE_7:g1:a0:gx:u0:gt_0\
	\MODULE_7:g1:a0:gx:u0:lt_1\
	\MODULE_7:g1:a0:gx:u0:gt_1\
	\MODULE_7:g1:a0:gx:u0:lt_2\
	\MODULE_7:g1:a0:gx:u0:gt_2\
	\MODULE_7:g1:a0:gx:u0:lti_0\
	\MODULE_7:g1:a0:gx:u0:gti_0\
	\MODULE_7:g1:a0:gx:u0:albi_0\
	\MODULE_7:g1:a0:gx:u0:agbi_0\
	\MODULE_7:g1:a0:xneq\
	\MODULE_7:g1:a0:xlt\
	\MODULE_7:g1:a0:xlte\
	\MODULE_7:g1:a0:xgt\
	\MODULE_7:g1:a0:xgte\
	\MODULE_7:lt\
	\MODULE_7:gt\
	\MODULE_7:gte\
	\MODULE_7:lte\
	\MODULE_7:neq\

    Synthesized names
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_31\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_30\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_29\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_28\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_27\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_26\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_25\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_24\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_23\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_22\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_21\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_20\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_19\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_18\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_17\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_16\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_15\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_14\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_13\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_12\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_11\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_10\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_9\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_8\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_7\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_6\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_5\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_4\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_3\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_2\
	\BasicCounter:add_vi_vv_MODGEN_5_31\
	\BasicCounter:add_vi_vv_MODGEN_5_30\
	\BasicCounter:add_vi_vv_MODGEN_5_29\
	\BasicCounter:add_vi_vv_MODGEN_5_28\
	\BasicCounter:add_vi_vv_MODGEN_5_27\
	\BasicCounter:add_vi_vv_MODGEN_5_26\
	\BasicCounter:add_vi_vv_MODGEN_5_25\
	\BasicCounter:add_vi_vv_MODGEN_5_24\
	\BasicCounter:add_vi_vv_MODGEN_5_23\
	\BasicCounter:add_vi_vv_MODGEN_5_22\
	\BasicCounter:add_vi_vv_MODGEN_5_21\
	\BasicCounter:add_vi_vv_MODGEN_5_20\
	\BasicCounter:add_vi_vv_MODGEN_5_19\
	\BasicCounter:add_vi_vv_MODGEN_5_18\
	\BasicCounter:add_vi_vv_MODGEN_5_17\
	\BasicCounter:add_vi_vv_MODGEN_5_16\
	\BasicCounter:add_vi_vv_MODGEN_5_15\
	\BasicCounter:add_vi_vv_MODGEN_5_14\
	\BasicCounter:add_vi_vv_MODGEN_5_13\
	\BasicCounter:add_vi_vv_MODGEN_5_12\
	\BasicCounter:add_vi_vv_MODGEN_5_11\
	\BasicCounter:add_vi_vv_MODGEN_5_10\
	\BasicCounter:add_vi_vv_MODGEN_5_9\
	\BasicCounter:add_vi_vv_MODGEN_5_8\
	\BasicCounter:add_vi_vv_MODGEN_5_7\
	\BasicCounter:add_vi_vv_MODGEN_5_6\
	\BasicCounter:add_vi_vv_MODGEN_5_5\
	\BasicCounter:add_vi_vv_MODGEN_5_4\
	\BasicCounter:add_vi_vv_MODGEN_5_3\

Deleted 421 User equations/components.
Deleted 59 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__MOTOR_1A_net_0
Aliasing tmpOE__MOTOR_EN_net_1 to tmpOE__MOTOR_1A_net_0
Aliasing tmpOE__MOTOR_EN_net_0 to tmpOE__MOTOR_1A_net_0
Aliasing tmpOE__MOTOR_2A_net_0 to tmpOE__MOTOR_1A_net_0
Aliasing Net_20 to zero
Aliasing \UART_RS485:BUART:tx_hd_send_break\ to zero
Aliasing \UART_RS485:BUART:HalfDuplexSend\ to zero
Aliasing \UART_RS485:BUART:FinalParityType_1\ to zero
Aliasing \UART_RS485:BUART:FinalParityType_0\ to zero
Aliasing \UART_RS485:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_RS485:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_RS485:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_RS485:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_RS485:BUART:tx_status_6\ to zero
Aliasing \UART_RS485:BUART:tx_status_5\ to zero
Aliasing \UART_RS485:BUART:tx_status_4\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_6\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_5\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_4\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_6\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_5\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_4\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_3\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_2\ to tmpOE__MOTOR_1A_net_0
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_1\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_0\ to tmpOE__MOTOR_1A_net_0
Aliasing \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_0\ to tmpOE__MOTOR_1A_net_0
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_6\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_5\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_4\ to zero
Aliasing \UART_RS485:BUART:sRX:MODIN2_6\ to \UART_RS485:BUART:sRX:MODIN1_6\
Aliasing \UART_RS485:BUART:sRX:MODIN2_5\ to \UART_RS485:BUART:sRX:MODIN1_5\
Aliasing \UART_RS485:BUART:sRX:MODIN2_4\ to \UART_RS485:BUART:sRX:MODIN1_4\
Aliasing \UART_RS485:BUART:sRX:MODIN2_3\ to \UART_RS485:BUART:sRX:MODIN1_3\
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_6\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_5\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_4\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_3\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_2\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_1\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_0\ to tmpOE__MOTOR_1A_net_0
Aliasing tmpOE__RS485_RX_net_0 to tmpOE__MOTOR_1A_net_0
Aliasing tmpOE__RS485_TX_net_0 to tmpOE__MOTOR_1A_net_0
Aliasing tmpOE__RS_485_EN_net_0 to tmpOE__MOTOR_1A_net_0
Aliasing \PWM_MOTORS:PWMUDB:hwCapture\ to zero
Aliasing \PWM_MOTORS:PWMUDB:trig_out\ to tmpOE__MOTOR_1A_net_0
Aliasing Net_3376 to zero
Aliasing \PWM_MOTORS:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_MOTORS:PWMUDB:ltch_kill_reg\\R\ to \PWM_MOTORS:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_MOTORS:PWMUDB:min_kill_reg\\R\ to \PWM_MOTORS:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_MOTORS:PWMUDB:final_kill\ to tmpOE__MOTOR_1A_net_0
Aliasing \PWM_MOTORS:PWMUDB:dith_count_1\\R\ to \PWM_MOTORS:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_MOTORS:PWMUDB:dith_count_0\\R\ to \PWM_MOTORS:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_MOTORS:PWMUDB:cs_addr_0\ to \PWM_MOTORS:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__MOTOR_1A_net_0
Aliasing tmpOE__Signal_1_C_net_0 to tmpOE__MOTOR_1A_net_0
Aliasing tmpOE__VOLTAGE_SENSE_net_0 to tmpOE__MOTOR_1A_net_0
Aliasing tmpOE__CURRENT_SENSE_1_net_0 to tmpOE__MOTOR_1A_net_0
Aliasing tmpOE__MOTOR_1B_net_0 to tmpOE__MOTOR_1A_net_0
Aliasing tmpOE__MOTOR_2B_net_0 to tmpOE__MOTOR_1A_net_0
Aliasing \COUNTER_ENC:Net_89\ to tmpOE__MOTOR_1A_net_0
Aliasing \COUNTER_ENC:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \COUNTER_ENC:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \COUNTER_ENC:CounterUDB:capt_rising\ to zero
Aliasing \COUNTER_ENC:CounterUDB:tc_i\ to \COUNTER_ENC:CounterUDB:reload_tc\
Aliasing Net_1064 to zero
Aliasing \SHIFTREG_ENC_2:bSR:final_load\ to zero
Aliasing Net_1317 to Net_1324
Aliasing Net_6440 to zero
Aliasing \SHIFTREG_ENC_1:bSR:final_load\ to zero
Aliasing \SHIFTREG_ENC_1:bSR:status_1\ to \SHIFTREG_ENC_2:bSR:status_1\
Aliasing tmpOE__Signal_2_C_net_0 to tmpOE__MOTOR_1A_net_0
Aliasing Net_1342 to zero
Aliasing Net_1344 to Net_1324
Aliasing \SHIFTREG_ENC_4:bSR:final_load\ to zero
Aliasing \SHIFTREG_ENC_4:bSR:status_1\ to \SHIFTREG_ENC_2:bSR:status_1\
Aliasing Net_6447 to zero
Aliasing \SHIFTREG_ENC_3:bSR:final_load\ to zero
Aliasing \SHIFTREG_ENC_3:bSR:status_1\ to \SHIFTREG_ENC_2:bSR:status_1\
Aliasing tmpOE__USB_VDD_net_0 to tmpOE__MOTOR_1A_net_0
Aliasing tmpOE__FTDI_ENABLE_net_0 to tmpOE__MOTOR_1A_net_0
Aliasing tmpOE__CURRENT_SENSE_2_net_0 to tmpOE__MOTOR_1A_net_0
Aliasing tmpOE__LED_net_0 to tmpOE__MOTOR_1A_net_0
Aliasing tmpOE__Signal_1_B_net_0 to tmpOE__MOTOR_1A_net_0
Aliasing tmpOE__Signal_2_B_net_0 to tmpOE__MOTOR_1A_net_0
Aliasing \LED_REG:clk\ to zero
Aliasing \LED_REG:rst\ to zero
Aliasing tmpOE__Signal_1_A_net_0 to tmpOE__MOTOR_1A_net_0
Aliasing tmpOE__Signal_2_A_net_0 to tmpOE__MOTOR_1A_net_0
Aliasing \RS485_CTS:clk\ to zero
Aliasing \RS485_CTS:rst\ to zero
Aliasing \MOTOR_ON_OFF:clk\ to zero
Aliasing \MOTOR_ON_OFF:rst\ to zero
Aliasing Net_12 to zero
Aliasing \MY_TIMER:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \MY_TIMER:TimerUDB:trigger_enable\ to tmpOE__MOTOR_1A_net_0
Aliasing \MY_TIMER:TimerUDB:status_6\ to zero
Aliasing \MY_TIMER:TimerUDB:status_5\ to zero
Aliasing \MY_TIMER:TimerUDB:status_4\ to zero
Aliasing \MY_TIMER:TimerUDB:status_0\ to \MY_TIMER:TimerUDB:tc_i\
Aliasing \FTDI_ENABLE_REG:clk\ to zero
Aliasing \FTDI_ENABLE_REG:rst\ to zero
Aliasing \PACER_TIMER:Net_260\ to zero
Aliasing Net_2892 to zero
Aliasing \PACER_TIMER:Net_102\ to tmpOE__MOTOR_1A_net_0
Aliasing \FF_STATUS:status_1\ to zero
Aliasing \FF_STATUS:status_2\ to zero
Aliasing \FF_STATUS:status_3\ to zero
Aliasing \FF_STATUS:status_4\ to zero
Aliasing \FF_STATUS:status_5\ to zero
Aliasing \FF_STATUS:status_6\ to zero
Aliasing \FF_STATUS:status_7\ to zero
Aliasing \RESET_FF:clk\ to zero
Aliasing \RESET_FF:rst\ to zero
Aliasing \MOTOR_DIR:clk\ to zero
Aliasing \MOTOR_DIR:rst\ to zero
Aliasing \ADC_STATUS:status_1\ to zero
Aliasing \ADC_STATUS:status_2\ to zero
Aliasing \ADC_STATUS:status_3\ to zero
Aliasing \ADC_STATUS:status_4\ to zero
Aliasing \ADC_STATUS:status_5\ to zero
Aliasing \ADC_STATUS:status_6\ to zero
Aliasing \ADC_STATUS:status_7\ to zero
Aliasing \BasicCounter:MODULE_5:g2:a0:a_23\ to zero
Aliasing \BasicCounter:MODULE_5:g2:a0:a_22\ to zero
Aliasing \BasicCounter:MODULE_5:g2:a0:a_21\ to zero
Aliasing \BasicCounter:MODULE_5:g2:a0:a_20\ to zero
Aliasing \BasicCounter:MODULE_5:g2:a0:a_19\ to zero
Aliasing \BasicCounter:MODULE_5:g2:a0:a_18\ to zero
Aliasing \BasicCounter:MODULE_5:g2:a0:a_17\ to zero
Aliasing \BasicCounter:MODULE_5:g2:a0:a_16\ to zero
Aliasing \BasicCounter:MODULE_5:g2:a0:a_15\ to zero
Aliasing \BasicCounter:MODULE_5:g2:a0:a_14\ to zero
Aliasing \BasicCounter:MODULE_5:g2:a0:a_13\ to zero
Aliasing \BasicCounter:MODULE_5:g2:a0:a_12\ to zero
Aliasing \BasicCounter:MODULE_5:g2:a0:a_11\ to zero
Aliasing \BasicCounter:MODULE_5:g2:a0:a_10\ to zero
Aliasing \BasicCounter:MODULE_5:g2:a0:a_9\ to zero
Aliasing \BasicCounter:MODULE_5:g2:a0:a_8\ to zero
Aliasing \BasicCounter:MODULE_5:g2:a0:a_7\ to zero
Aliasing \BasicCounter:MODULE_5:g2:a0:a_6\ to zero
Aliasing \BasicCounter:MODULE_5:g2:a0:a_5\ to zero
Aliasing \BasicCounter:MODULE_5:g2:a0:a_4\ to zero
Aliasing \BasicCounter:MODULE_5:g2:a0:a_3\ to zero
Aliasing \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__MOTOR_1A_net_0
Aliasing \ADC:Net_482\ to zero
Aliasing \ADC:Net_252\ to zero
Aliasing \ADC_SOC:clk\ to zero
Aliasing \ADC_SOC:rst\ to zero
Aliasing AMuxHw_Decoder_enable to tmpOE__MOTOR_1A_net_0
Aliasing Net_4572_2 to tmpOE__MOTOR_1A_net_0
Aliasing Net_4572_1 to tmpOE__MOTOR_1A_net_0
Aliasing Net_4572_0 to zero
Aliasing \WATCHDOG_COUNTER:Net_82\ to zero
Aliasing \WATCHDOG_COUNTER:Net_91\ to zero
Aliasing \WATCHDOG_ENABLER:clk\ to zero
Aliasing \WATCHDOG_ENABLER:rst\ to zero
Aliasing \WATCHDOG_REFRESH:rst\ to zero
Aliasing tmpOE__EMG_1_net_0 to tmpOE__MOTOR_1A_net_0
Aliasing tmpOE__EMG_2_net_0 to tmpOE__MOTOR_1A_net_0
Aliasing tmpOE__UP_DOWN_net_0 to tmpOE__MOTOR_1A_net_0
Aliasing tmpOE__LEFT_RIGHT_net_0 to tmpOE__MOTOR_1A_net_0
Aliasing \RESET_COUNTERS:clk\ to zero
Aliasing \RESET_COUNTERS:rst\ to zero
Aliasing MODIN5_2 to \BasicCounter:MODIN4_2\
Aliasing MODIN5_1 to \BasicCounter:MODIN4_1\
Aliasing MODIN5_0 to \BasicCounter:MODIN4_0\
Aliasing \MODULE_6:g1:a0:gx:u0:aeqb_0\ to tmpOE__MOTOR_1A_net_0
Aliasing MODIN7_2 to \BasicCounter:MODIN4_2\
Aliasing MODIN7_1 to \BasicCounter:MODIN4_1\
Aliasing MODIN7_0 to \BasicCounter:MODIN4_0\
Aliasing \MODULE_7:g1:a0:gx:u0:aeqb_0\ to tmpOE__MOTOR_1A_net_0
Aliasing \PWM_MOTORS:PWMUDB:min_kill_reg\\D\ to tmpOE__MOTOR_1A_net_0
Aliasing \PWM_MOTORS:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_MOTORS:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_MOTORS:PWMUDB:ltch_kill_reg\\D\ to tmpOE__MOTOR_1A_net_0
Aliasing \COUNTER_ENC:CounterUDB:prevCapture\\D\ to zero
Aliasing \COUNTER_ENC:CounterUDB:cmp_out_reg_i\\D\ to \COUNTER_ENC:CounterUDB:prevCompare\\D\
Aliasing \SHIFTREG_ENC_2:bSR:load_reg\\D\ to zero
Aliasing \SHIFTREG_ENC_1:bSR:load_reg\\D\ to zero
Aliasing \SHIFTREG_ENC_4:bSR:load_reg\\D\ to zero
Aliasing \SHIFTREG_ENC_3:bSR:load_reg\\D\ to zero
Aliasing \MY_TIMER:TimerUDB:capture_last\\D\ to zero
Aliasing \MY_TIMER:TimerUDB:hwEnable_reg\\D\ to \MY_TIMER:TimerUDB:run_mode\
Aliasing \MY_TIMER:TimerUDB:capture_out_reg_i\\D\ to \MY_TIMER:TimerUDB:capt_fifo_load_int\
Aliasing AMuxHw_Decoder_old_id_2D to \BasicCounter:MODIN4_2\
Aliasing AMuxHw_Decoder_old_id_1D to \BasicCounter:MODIN4_1\
Aliasing AMuxHw_Decoder_old_id_0D to \BasicCounter:MODIN4_0\
Removing Lhs of wire one[7] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire tmpOE__MOTOR_EN_net_1[10] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire tmpOE__MOTOR_EN_net_0[11] = tmpOE__MOTOR_1A_net_0[1]
Removing Rhs of wire Net_3545[20] = \MOTOR_DIR:control_out_0\[1849]
Removing Rhs of wire Net_3545[20] = \MOTOR_DIR:control_0\[1871]
Removing Rhs of wire Net_3086[21] = \PWM_MOTORS:PWMUDB:pwm1_i_reg\[430]
Removing Lhs of wire tmpOE__MOTOR_2A_net_0[23] = tmpOE__MOTOR_1A_net_0[1]
Removing Rhs of wire Net_6117[30] = \UART_RS485:BUART:rx_interrupt_out\[51]
Removing Lhs of wire \UART_RS485:Net_61\[31] = Net_124[32]
Removing Lhs of wire Net_20[36] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:tx_hd_send_break\[37] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:HalfDuplexSend\[38] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:FinalParityType_1\[39] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:FinalParityType_0\[40] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_2\[41] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_1\[42] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_0\[43] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:tx_ctrl_mark\[44] = zero[6]
Removing Rhs of wire \UART_RS485:BUART:tx_bitclk_enable_pre\[55] = \UART_RS485:BUART:tx_bitclk_dp\[91]
Removing Lhs of wire \UART_RS485:BUART:tx_counter_tc\[101] = \UART_RS485:BUART:tx_counter_dp\[92]
Removing Lhs of wire \UART_RS485:BUART:tx_status_6\[102] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:tx_status_5\[103] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:tx_status_4\[104] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:tx_status_1\[106] = \UART_RS485:BUART:tx_fifo_empty\[69]
Removing Lhs of wire \UART_RS485:BUART:tx_status_3\[108] = \UART_RS485:BUART:tx_fifo_notfull\[68]
Removing Lhs of wire \UART_RS485:BUART:rx_postpoll\[122] = Net_6196[171]
Removing Rhs of wire \UART_RS485:BUART:rx_status_1\[174] = \UART_RS485:BUART:rx_break_status\[175]
Removing Rhs of wire \UART_RS485:BUART:rx_status_2\[176] = \UART_RS485:BUART:rx_parity_error_status\[177]
Removing Rhs of wire \UART_RS485:BUART:rx_status_3\[178] = \UART_RS485:BUART:rx_stop_bit_error\[179]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_3\[188] = \UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_0\[315]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_1\[190] = \UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_0\[239]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_2\[194] = \UART_RS485:BUART:sRX:MODULE_2:g1:a0:xneq\[261]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_6\[195] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_5\[196] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_4\[197] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_3\[198] = \UART_RS485:BUART:sRX:MODIN1_6\[199]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN1_6\[199] = \UART_RS485:BUART:rx_count_6\[163]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_2\[200] = \UART_RS485:BUART:sRX:MODIN1_5\[201]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN1_5\[201] = \UART_RS485:BUART:rx_count_5\[164]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_1\[202] = \UART_RS485:BUART:sRX:MODIN1_4\[203]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN1_4\[203] = \UART_RS485:BUART:rx_count_4\[165]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_0\[204] = \UART_RS485:BUART:sRX:MODIN1_3\[205]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN1_3\[205] = \UART_RS485:BUART:rx_count_3\[166]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_6\[206] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_5\[207] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_4\[208] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_3\[209] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_2\[210] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_1\[211] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_0\[212] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_6\[213] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_5\[214] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_4\[215] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_3\[216] = \UART_RS485:BUART:rx_count_6\[163]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_2\[217] = \UART_RS485:BUART:rx_count_5\[164]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_1\[218] = \UART_RS485:BUART:rx_count_4\[165]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_0\[219] = \UART_RS485:BUART:rx_count_3\[166]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_6\[220] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_5\[221] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_4\[222] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_3\[223] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_2\[224] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_1\[225] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_0\[226] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:newa_0\[241] = Net_6196[171]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:newb_0\[242] = \UART_RS485:BUART:rx_parity_bit\[193]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:dataa_0\[243] = Net_6196[171]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:datab_0\[244] = \UART_RS485:BUART:rx_parity_bit\[193]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:a_0\[245] = Net_6196[171]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:b_0\[246] = \UART_RS485:BUART:rx_parity_bit\[193]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_0\[248] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:eq_0\[249] = \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\[247]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:eqi_0\[250] = \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\[247]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_6\[271] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_5\[272] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_4\[273] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_3\[274] = \UART_RS485:BUART:rx_count_6\[163]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_6\[275] = \UART_RS485:BUART:rx_count_6\[163]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_2\[276] = \UART_RS485:BUART:rx_count_5\[164]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_5\[277] = \UART_RS485:BUART:rx_count_5\[164]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_1\[278] = \UART_RS485:BUART:rx_count_4\[165]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_4\[279] = \UART_RS485:BUART:rx_count_4\[165]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_0\[280] = \UART_RS485:BUART:rx_count_3\[166]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_3\[281] = \UART_RS485:BUART:rx_count_3\[166]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_6\[282] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_5\[283] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_4\[284] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_3\[285] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_2\[286] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_1\[287] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_0\[288] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_6\[289] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_5\[290] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_4\[291] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_3\[292] = \UART_RS485:BUART:rx_count_6\[163]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_2\[293] = \UART_RS485:BUART:rx_count_5\[164]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_1\[294] = \UART_RS485:BUART:rx_count_4\[165]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_0\[295] = \UART_RS485:BUART:rx_count_3\[166]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_6\[296] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_5\[297] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_4\[298] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_3\[299] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_2\[300] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_1\[301] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_0\[302] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire tmpOE__RS485_RX_net_0[318] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire tmpOE__RS485_TX_net_0[323] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire tmpOE__RS_485_EN_net_0[329] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:ctrl_enable\[348] = \PWM_MOTORS:PWMUDB:control_7\[340]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:hwCapture\[358] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:hwEnable\[359] = \PWM_MOTORS:PWMUDB:control_7\[340]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:trig_out\[363] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:runmode_enable\\R\[365] = zero[6]
Removing Lhs of wire Net_3376[366] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:runmode_enable\\S\[367] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:final_enable\[368] = \PWM_MOTORS:PWMUDB:runmode_enable\[364]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:ltch_kill_reg\\R\[372] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:ltch_kill_reg\\S\[373] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:min_kill_reg\\R\[374] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:min_kill_reg\\S\[375] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:final_kill\[378] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_1\[382] = \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_1\[599]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_0\[384] = \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_0\[600]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:dith_count_1\\R\[385] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:dith_count_1\\S\[386] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:dith_count_0\\R\[387] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:dith_count_0\\S\[388] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:cs_addr_2\[390] = \PWM_MOTORS:PWMUDB:tc_i\[370]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:cs_addr_1\[391] = \PWM_MOTORS:PWMUDB:runmode_enable\[364]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:cs_addr_0\[392] = zero[6]
Removing Rhs of wire Net_3474[437] = \PWM_MOTORS:PWMUDB:pwm2_i_reg\[432]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:pwm_temp\[438] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_23\[481] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_22\[482] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_21\[483] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_20\[484] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_19\[485] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_18\[486] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_17\[487] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_16\[488] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_15\[489] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_14\[490] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_13\[491] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_12\[492] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_11\[493] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_10\[494] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_9\[495] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_8\[496] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_7\[497] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_6\[498] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_5\[499] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_4\[500] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_3\[501] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_2\[502] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_1\[503] = \PWM_MOTORS:PWMUDB:MODIN3_1\[504]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODIN3_1\[504] = \PWM_MOTORS:PWMUDB:dith_count_1\[381]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:a_0\[505] = \PWM_MOTORS:PWMUDB:MODIN3_0\[506]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODIN3_0\[506] = \PWM_MOTORS:PWMUDB:dith_count_0\[383]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[638] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[639] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire tmpOE__Signal_1_C_net_0[649] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire tmpOE__VOLTAGE_SENSE_net_0[655] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire tmpOE__CURRENT_SENSE_1_net_0[662] = tmpOE__MOTOR_1A_net_0[1]
Removing Rhs of wire Net_3096[670] = \MOTOR_DIR:control_out_1\[1850]
Removing Rhs of wire Net_3096[670] = \MOTOR_DIR:control_1\[1870]
Removing Lhs of wire tmpOE__MOTOR_1B_net_0[672] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire tmpOE__MOTOR_2B_net_0[679] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire Net_6549[688] = cydff_2[686]
Removing Rhs of wire Net_1272[691] = \COUNTER_ENC:Net_49\[692]
Removing Rhs of wire Net_1272[691] = \COUNTER_ENC:CounterUDB:tc_reg_i\[749]
Removing Lhs of wire \COUNTER_ENC:Net_89\[694] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:ctrl_capmode_1\[704] = zero[6]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:ctrl_capmode_0\[705] = zero[6]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:ctrl_enable\[717] = \COUNTER_ENC:CounterUDB:control_7\[709]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:capt_rising\[719] = zero[6]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:capt_falling\[720] = \COUNTER_ENC:CounterUDB:prevCapture\[718]
Removing Rhs of wire Net_824[724] = \RESET_COUNTERS:control_out_0\[2297]
Removing Rhs of wire Net_824[724] = \RESET_COUNTERS:control_0\[2320]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:final_enable\[726] = \COUNTER_ENC:CounterUDB:control_7\[709]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:counter_enable\[727] = \COUNTER_ENC:CounterUDB:control_7\[709]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_0\[728] = \COUNTER_ENC:CounterUDB:cmp_out_status\[729]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_1\[730] = \COUNTER_ENC:CounterUDB:per_zero\[731]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_2\[732] = \COUNTER_ENC:CounterUDB:overflow_status\[733]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_3\[734] = \COUNTER_ENC:CounterUDB:underflow_status\[735]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:status_4\[736] = \COUNTER_ENC:CounterUDB:hwCapture\[722]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_5\[737] = \COUNTER_ENC:CounterUDB:fifo_full\[738]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_6\[739] = \COUNTER_ENC:CounterUDB:fifo_nempty\[740]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:dp_dir\[743] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:tc_i\[748] = \COUNTER_ENC:CounterUDB:reload_tc\[725]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:cmp_out_i\[750] = \COUNTER_ENC:CounterUDB:cmp_equal\[751]
Removing Rhs of wire Net_1313[754] = \COUNTER_ENC:CounterUDB:cmp_out_reg_i\[753]
Removing Rhs of wire Net_1592[756] = cydff_1[954]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:cs_addr_2\[758] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:cs_addr_1\[759] = \COUNTER_ENC:CounterUDB:count_enable\[757]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:cs_addr_0\[760] = \COUNTER_ENC:CounterUDB:reload\[723]
Removing Lhs of wire \SHIFTREG_ENC_2:Net_350\[789] = Net_1060[650]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\[792] = \SHIFTREG_ENC_2:bSR:control_0\[793]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:status_2\[806] = zero[6]
Removing Lhs of wire Net_1064[807] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:status_0\[808] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:final_load\[809] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:status_1\[810] = cydff_2[686]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_3\[811] = \SHIFTREG_ENC_2:bSR:f0_blk_stat_final\[812]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_3\[811] = \SHIFTREG_ENC_2:bSR:f0_blk_stat_24_2\[822]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_4\[813] = \SHIFTREG_ENC_2:bSR:f0_bus_stat_final\[814]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_4\[813] = \SHIFTREG_ENC_2:bSR:f0_bus_stat_24_2\[823]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_5\[815] = \SHIFTREG_ENC_2:bSR:f1_blk_stat_final\[816]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_5\[815] = \SHIFTREG_ENC_2:bSR:f1_blk_stat_24_2\[824]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_6\[817] = \SHIFTREG_ENC_2:bSR:f1_bus_stat_final\[818]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_6\[817] = \SHIFTREG_ENC_2:bSR:f1_bus_stat_24_2\[825]
Removing Rhs of wire Net_6436[951] = \SHIFTREG_ENC_2:bSR:so_24_2\[934]
Removing Lhs of wire Net_1317[953] = Net_1324[797]
Removing Lhs of wire \SHIFTREG_ENC_1:Net_350\[955] = Net_6436[951]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\[958] = \SHIFTREG_ENC_1:bSR:control_0\[959]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:status_2\[971] = zero[6]
Removing Lhs of wire Net_6440[972] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:status_0\[973] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:final_load\[974] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:status_1\[975] = cydff_2[686]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_3\[976] = \SHIFTREG_ENC_1:bSR:f0_blk_stat_final\[977]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_3\[976] = \SHIFTREG_ENC_1:bSR:f0_blk_stat_24_2\[987]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_4\[978] = \SHIFTREG_ENC_1:bSR:f0_bus_stat_final\[979]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_4\[978] = \SHIFTREG_ENC_1:bSR:f0_bus_stat_24_2\[988]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_5\[980] = \SHIFTREG_ENC_1:bSR:f1_blk_stat_final\[981]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_5\[980] = \SHIFTREG_ENC_1:bSR:f1_blk_stat_24_2\[989]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_6\[982] = \SHIFTREG_ENC_1:bSR:f1_bus_stat_final\[983]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_6\[982] = \SHIFTREG_ENC_1:bSR:f1_bus_stat_24_2\[990]
Removing Lhs of wire tmpOE__Signal_2_C_net_0[1118] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire Net_1342[1123] = zero[6]
Removing Lhs of wire Net_1344[1124] = Net_1324[797]
Removing Lhs of wire \SHIFTREG_ENC_4:Net_350\[1125] = Net_1341[1119]
Removing Rhs of wire \SHIFTREG_ENC_4:bSR:ctrl_clk_enable\[1128] = \SHIFTREG_ENC_4:bSR:control_0\[1129]
Removing Lhs of wire \SHIFTREG_ENC_4:bSR:status_2\[1141] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_4:bSR:status_0\[1142] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_4:bSR:final_load\[1143] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_4:bSR:status_1\[1144] = cydff_2[686]
Removing Rhs of wire \SHIFTREG_ENC_4:bSR:status_3\[1145] = \SHIFTREG_ENC_4:bSR:f0_blk_stat_final\[1146]
Removing Rhs of wire \SHIFTREG_ENC_4:bSR:status_3\[1145] = \SHIFTREG_ENC_4:bSR:f0_blk_stat_24_2\[1156]
Removing Rhs of wire \SHIFTREG_ENC_4:bSR:status_4\[1147] = \SHIFTREG_ENC_4:bSR:f0_bus_stat_final\[1148]
Removing Rhs of wire \SHIFTREG_ENC_4:bSR:status_4\[1147] = \SHIFTREG_ENC_4:bSR:f0_bus_stat_24_2\[1157]
Removing Rhs of wire \SHIFTREG_ENC_4:bSR:status_5\[1149] = \SHIFTREG_ENC_4:bSR:f1_blk_stat_final\[1150]
Removing Rhs of wire \SHIFTREG_ENC_4:bSR:status_5\[1149] = \SHIFTREG_ENC_4:bSR:f1_blk_stat_24_2\[1158]
Removing Rhs of wire \SHIFTREG_ENC_4:bSR:status_6\[1151] = \SHIFTREG_ENC_4:bSR:f1_bus_stat_final\[1152]
Removing Rhs of wire \SHIFTREG_ENC_4:bSR:status_6\[1151] = \SHIFTREG_ENC_4:bSR:f1_bus_stat_24_2\[1159]
Removing Rhs of wire Net_6443[1285] = \SHIFTREG_ENC_4:bSR:so_24_2\[1268]
Removing Lhs of wire Net_6447[1286] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_3:Net_350\[1287] = Net_6443[1285]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\[1290] = \SHIFTREG_ENC_3:bSR:control_0\[1291]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:status_2\[1303] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:status_0\[1304] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:final_load\[1305] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:status_1\[1306] = cydff_2[686]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_3\[1307] = \SHIFTREG_ENC_3:bSR:f0_blk_stat_final\[1308]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_3\[1307] = \SHIFTREG_ENC_3:bSR:f0_blk_stat_24_2\[1318]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_4\[1309] = \SHIFTREG_ENC_3:bSR:f0_bus_stat_final\[1310]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_4\[1309] = \SHIFTREG_ENC_3:bSR:f0_bus_stat_24_2\[1319]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_5\[1311] = \SHIFTREG_ENC_3:bSR:f1_blk_stat_final\[1312]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_5\[1311] = \SHIFTREG_ENC_3:bSR:f1_blk_stat_24_2\[1320]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_6\[1313] = \SHIFTREG_ENC_3:bSR:f1_bus_stat_final\[1314]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_6\[1313] = \SHIFTREG_ENC_3:bSR:f1_bus_stat_24_2\[1321]
Removing Lhs of wire tmpOE__USB_VDD_net_0[1449] = tmpOE__MOTOR_1A_net_0[1]
Removing Rhs of wire Net_2311[1450] = \RS485_CTS:control_out_0\[1528]
Removing Rhs of wire Net_2311[1450] = \RS485_CTS:control_0\[1551]
Removing Lhs of wire tmpOE__FTDI_ENABLE_net_0[1456] = tmpOE__MOTOR_1A_net_0[1]
Removing Rhs of wire Net_2214[1457] = \FTDI_ENABLE_REG:control_out_0\[1770]
Removing Rhs of wire Net_2214[1457] = \FTDI_ENABLE_REG:control_0\[1793]
Removing Lhs of wire tmpOE__CURRENT_SENSE_2_net_0[1463] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire tmpOE__LED_net_0[1470] = tmpOE__MOTOR_1A_net_0[1]
Removing Rhs of wire Net_6422[1471] = \LED_REG:control_out_0\[1490]
Removing Rhs of wire Net_6422[1471] = \LED_REG:control_0\[1513]
Removing Lhs of wire tmpOE__Signal_1_B_net_0[1477] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire tmpOE__Signal_2_B_net_0[1483] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire \LED_REG:clk\[1488] = zero[6]
Removing Lhs of wire \LED_REG:rst\[1489] = zero[6]
Removing Lhs of wire tmpOE__Signal_1_A_net_0[1515] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire tmpOE__Signal_2_A_net_0[1521] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire \RS485_CTS:clk\[1526] = zero[6]
Removing Lhs of wire \RS485_CTS:rst\[1527] = zero[6]
Removing Lhs of wire \MOTOR_ON_OFF:clk\[1552] = zero[6]
Removing Lhs of wire \MOTOR_ON_OFF:rst\[1553] = zero[6]
Removing Rhs of wire Net_2814[1554] = \MOTOR_ON_OFF:control_out_0\[1555]
Removing Rhs of wire Net_2814[1554] = \MOTOR_ON_OFF:control_0\[1578]
Removing Rhs of wire Net_2815[1556] = \MOTOR_ON_OFF:control_out_1\[1557]
Removing Rhs of wire Net_2815[1556] = \MOTOR_ON_OFF:control_1\[1577]
Removing Lhs of wire Net_12[1582] = zero[6]
Removing Lhs of wire \MY_TIMER:TimerUDB:ctrl_enable\[1601] = \MY_TIMER:TimerUDB:control_7\[1593]
Removing Lhs of wire \MY_TIMER:TimerUDB:ctrl_cmode_1\[1603] = zero[6]
Removing Rhs of wire \MY_TIMER:TimerUDB:timer_enable\[1612] = \MY_TIMER:TimerUDB:runmode_enable\[1624]
Removing Rhs of wire \MY_TIMER:TimerUDB:run_mode\[1613] = \MY_TIMER:TimerUDB:hwEnable\[1614]
Removing Lhs of wire \MY_TIMER:TimerUDB:run_mode\[1613] = \MY_TIMER:TimerUDB:control_7\[1593]
Removing Lhs of wire \MY_TIMER:TimerUDB:trigger_enable\[1616] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire \MY_TIMER:TimerUDB:tc_i\[1618] = \MY_TIMER:TimerUDB:status_tc\[1615]
Removing Lhs of wire \MY_TIMER:TimerUDB:capt_fifo_load_int\[1623] = \MY_TIMER:TimerUDB:capt_fifo_load\[1611]
Removing Lhs of wire \MY_TIMER:TimerUDB:status_6\[1626] = zero[6]
Removing Lhs of wire \MY_TIMER:TimerUDB:status_5\[1627] = zero[6]
Removing Lhs of wire \MY_TIMER:TimerUDB:status_4\[1628] = zero[6]
Removing Lhs of wire \MY_TIMER:TimerUDB:status_0\[1629] = \MY_TIMER:TimerUDB:status_tc\[1615]
Removing Lhs of wire \MY_TIMER:TimerUDB:status_1\[1630] = \MY_TIMER:TimerUDB:capt_fifo_load\[1611]
Removing Rhs of wire \MY_TIMER:TimerUDB:status_2\[1631] = \MY_TIMER:TimerUDB:fifo_full\[1632]
Removing Rhs of wire \MY_TIMER:TimerUDB:status_3\[1633] = \MY_TIMER:TimerUDB:fifo_nempty\[1634]
Removing Lhs of wire \MY_TIMER:TimerUDB:cs_addr_2\[1636] = zero[6]
Removing Lhs of wire \MY_TIMER:TimerUDB:cs_addr_1\[1637] = \MY_TIMER:TimerUDB:trig_reg\[1625]
Removing Lhs of wire \MY_TIMER:TimerUDB:cs_addr_0\[1638] = \MY_TIMER:TimerUDB:per_zero\[1617]
Removing Lhs of wire \FTDI_ENABLE_REG:clk\[1768] = zero[6]
Removing Lhs of wire \FTDI_ENABLE_REG:rst\[1769] = zero[6]
Removing Lhs of wire \PACER_TIMER:Net_260\[1796] = zero[6]
Removing Lhs of wire \PACER_TIMER:Net_266\[1797] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire Net_2892[1798] = zero[6]
Removing Rhs of wire Net_3136[1803] = \PACER_TIMER:Net_51\[1799]
Removing Lhs of wire \PACER_TIMER:Net_102\[1804] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire \FF_STATUS:status_0\[1806] = Net_3018[1807]
Removing Rhs of wire Net_3018[1807] = cy_srff_1[1816]
Removing Lhs of wire \FF_STATUS:status_1\[1808] = zero[6]
Removing Lhs of wire \FF_STATUS:status_2\[1809] = zero[6]
Removing Lhs of wire \FF_STATUS:status_3\[1810] = zero[6]
Removing Lhs of wire \FF_STATUS:status_4\[1811] = zero[6]
Removing Lhs of wire \FF_STATUS:status_5\[1812] = zero[6]
Removing Lhs of wire \FF_STATUS:status_6\[1813] = zero[6]
Removing Lhs of wire \FF_STATUS:status_7\[1814] = zero[6]
Removing Rhs of wire Net_3233[1818] = \RESET_FF:control_out_0\[1821]
Removing Rhs of wire Net_3233[1818] = \RESET_FF:control_0\[1844]
Removing Lhs of wire \RESET_FF:clk\[1819] = zero[6]
Removing Lhs of wire \RESET_FF:rst\[1820] = zero[6]
Removing Lhs of wire \MOTOR_DIR:clk\[1847] = zero[6]
Removing Lhs of wire \MOTOR_DIR:rst\[1848] = zero[6]
Removing Lhs of wire \ADC_STATUS:status_0\[1874] = Net_4716[1875]
Removing Lhs of wire \ADC_STATUS:status_1\[1876] = zero[6]
Removing Lhs of wire \ADC_STATUS:status_2\[1877] = zero[6]
Removing Lhs of wire \ADC_STATUS:status_3\[1878] = zero[6]
Removing Lhs of wire \ADC_STATUS:status_4\[1879] = zero[6]
Removing Lhs of wire \ADC_STATUS:status_5\[1880] = zero[6]
Removing Lhs of wire \ADC_STATUS:status_6\[1881] = zero[6]
Removing Lhs of wire \ADC_STATUS:status_7\[1882] = zero[6]
Removing Rhs of wire Net_5460[1886] = cmp_vv_vv_MODGEN_7[2197]
Removing Rhs of wire Net_5460[1886] = \MODULE_7:g1:a0:xeq\[2422]
Removing Rhs of wire Net_5460[1886] = \MODULE_7:g1:a0:gx:u0:aeqb_1\[2409]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_5_2\[1887] = \BasicCounter:MODULE_5:g2:a0:s_2\[2049]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_5_1\[1889] = \BasicCounter:MODULE_5:g2:a0:s_1\[2050]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_5_0\[1891] = \BasicCounter:MODULE_5:g2:a0:s_0\[2051]
Removing Lhs of wire \BasicCounter:MODULE_5:g2:a0:a_23\[1932] = zero[6]
Removing Lhs of wire \BasicCounter:MODULE_5:g2:a0:a_22\[1933] = zero[6]
Removing Lhs of wire \BasicCounter:MODULE_5:g2:a0:a_21\[1934] = zero[6]
Removing Lhs of wire \BasicCounter:MODULE_5:g2:a0:a_20\[1935] = zero[6]
Removing Lhs of wire \BasicCounter:MODULE_5:g2:a0:a_19\[1936] = zero[6]
Removing Lhs of wire \BasicCounter:MODULE_5:g2:a0:a_18\[1937] = zero[6]
Removing Lhs of wire \BasicCounter:MODULE_5:g2:a0:a_17\[1938] = zero[6]
Removing Lhs of wire \BasicCounter:MODULE_5:g2:a0:a_16\[1939] = zero[6]
Removing Lhs of wire \BasicCounter:MODULE_5:g2:a0:a_15\[1940] = zero[6]
Removing Lhs of wire \BasicCounter:MODULE_5:g2:a0:a_14\[1941] = zero[6]
Removing Lhs of wire \BasicCounter:MODULE_5:g2:a0:a_13\[1942] = zero[6]
Removing Lhs of wire \BasicCounter:MODULE_5:g2:a0:a_12\[1943] = zero[6]
Removing Lhs of wire \BasicCounter:MODULE_5:g2:a0:a_11\[1944] = zero[6]
Removing Lhs of wire \BasicCounter:MODULE_5:g2:a0:a_10\[1945] = zero[6]
Removing Lhs of wire \BasicCounter:MODULE_5:g2:a0:a_9\[1946] = zero[6]
Removing Lhs of wire \BasicCounter:MODULE_5:g2:a0:a_8\[1947] = zero[6]
Removing Lhs of wire \BasicCounter:MODULE_5:g2:a0:a_7\[1948] = zero[6]
Removing Lhs of wire \BasicCounter:MODULE_5:g2:a0:a_6\[1949] = zero[6]
Removing Lhs of wire \BasicCounter:MODULE_5:g2:a0:a_5\[1950] = zero[6]
Removing Lhs of wire \BasicCounter:MODULE_5:g2:a0:a_4\[1951] = zero[6]
Removing Lhs of wire \BasicCounter:MODULE_5:g2:a0:a_3\[1952] = zero[6]
Removing Lhs of wire \BasicCounter:MODULE_5:g2:a0:a_2\[1953] = \BasicCounter:MODIN4_2\[1954]
Removing Lhs of wire \BasicCounter:MODIN4_2\[1954] = Net_5190_2[1885]
Removing Lhs of wire \BasicCounter:MODULE_5:g2:a0:a_1\[1955] = \BasicCounter:MODIN4_1\[1956]
Removing Lhs of wire \BasicCounter:MODIN4_1\[1956] = Net_5190_1[1888]
Removing Lhs of wire \BasicCounter:MODULE_5:g2:a0:a_0\[1957] = \BasicCounter:MODIN4_0\[1958]
Removing Lhs of wire \BasicCounter:MODIN4_0\[1958] = Net_5190_0[1890]
Removing Lhs of wire \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[2089] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[2090] = tmpOE__MOTOR_1A_net_0[1]
Removing Rhs of wire \ADC:Net_488\[2103] = \ADC:Net_250\[2139]
Removing Lhs of wire \ADC:Net_481\[2106] = zero[6]
Removing Lhs of wire \ADC:Net_482\[2107] = zero[6]
Removing Lhs of wire \ADC:Net_252\[2141] = zero[6]
Removing Rhs of wire Net_5507[2143] = cy_srff_2[2201]
Removing Lhs of wire \ADC_SOC:clk\[2147] = zero[6]
Removing Lhs of wire \ADC_SOC:rst\[2148] = zero[6]
Removing Rhs of wire Net_4627[2149] = \ADC_SOC:control_out_0\[2150]
Removing Rhs of wire Net_4627[2149] = \ADC_SOC:control_0\[2173]
Removing Lhs of wire AMuxHw_Decoder_enable[2176] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire cmp_vv_vv_MODGEN_6[2178] = \MODULE_6:g1:a0:xeq\[2366]
Removing Lhs of wire Net_4572_2[2194] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire Net_4572_1[2195] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire Net_4572_0[2196] = zero[6]
Removing Lhs of wire Net_5205[2200] = cy_srff_3[2199]
Removing Rhs of wire Net_5984[2205] = \WATCHDOG_COUNTER:Net_42\[2212]
Removing Lhs of wire \WATCHDOG_COUNTER:Net_82\[2207] = zero[6]
Removing Lhs of wire \WATCHDOG_COUNTER:Net_91\[2208] = zero[6]
Removing Lhs of wire \WATCHDOG_ENABLER:clk\[2217] = zero[6]
Removing Lhs of wire \WATCHDOG_ENABLER:rst\[2218] = zero[6]
Removing Rhs of wire Net_6322[2219] = \WATCHDOG_ENABLER:control_out_0\[2220]
Removing Rhs of wire Net_6322[2219] = \WATCHDOG_ENABLER:control_0\[2243]
Removing Rhs of wire Net_6357[2244] = \WATCHDOG_REFRESH:control_out_0\[2247]
Removing Rhs of wire Net_6357[2244] = \WATCHDOG_REFRESH:control_0\[2270]
Removing Lhs of wire \WATCHDOG_REFRESH:clk\[2245] = Net_6285[2203]
Removing Lhs of wire \WATCHDOG_REFRESH:rst\[2246] = zero[6]
Removing Lhs of wire tmpOE__EMG_1_net_0[2272] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire tmpOE__EMG_2_net_0[2278] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire tmpOE__UP_DOWN_net_0[2284] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire tmpOE__LEFT_RIGHT_net_0[2290] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire \RESET_COUNTERS:clk\[2295] = zero[6]
Removing Lhs of wire \RESET_COUNTERS:rst\[2296] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:newa_2\[2321] = Net_5190_2[1885]
Removing Lhs of wire MODIN5_2[2322] = Net_5190_2[1885]
Removing Lhs of wire \MODULE_6:g1:a0:newa_1\[2323] = Net_5190_1[1888]
Removing Lhs of wire MODIN5_1[2324] = Net_5190_1[1888]
Removing Lhs of wire \MODULE_6:g1:a0:newa_0\[2325] = Net_5190_0[1890]
Removing Lhs of wire MODIN5_0[2326] = Net_5190_0[1890]
Removing Lhs of wire \MODULE_6:g1:a0:newb_2\[2327] = MODIN6_2[2328]
Removing Lhs of wire MODIN6_2[2328] = AMuxHw_Decoder_old_id_2[2179]
Removing Lhs of wire \MODULE_6:g1:a0:newb_1\[2329] = MODIN6_1[2330]
Removing Lhs of wire MODIN6_1[2330] = AMuxHw_Decoder_old_id_1[2180]
Removing Lhs of wire \MODULE_6:g1:a0:newb_0\[2331] = MODIN6_0[2332]
Removing Lhs of wire MODIN6_0[2332] = AMuxHw_Decoder_old_id_0[2181]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_2\[2333] = Net_5190_2[1885]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_1\[2334] = Net_5190_1[1888]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_0\[2335] = Net_5190_0[1890]
Removing Lhs of wire \MODULE_6:g1:a0:datab_2\[2336] = AMuxHw_Decoder_old_id_2[2179]
Removing Lhs of wire \MODULE_6:g1:a0:datab_1\[2337] = AMuxHw_Decoder_old_id_1[2180]
Removing Lhs of wire \MODULE_6:g1:a0:datab_0\[2338] = AMuxHw_Decoder_old_id_0[2181]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_2\[2339] = Net_5190_2[1885]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_1\[2340] = Net_5190_1[1888]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_0\[2341] = Net_5190_0[1890]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_2\[2342] = AMuxHw_Decoder_old_id_2[2179]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_1\[2343] = AMuxHw_Decoder_old_id_1[2180]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_0\[2344] = AMuxHw_Decoder_old_id_0[2181]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:aeqb_0\[2348] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:eq_0\[2349] = \MODULE_6:g1:a0:gx:u0:xnor_array_0\[2347]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:eqi_0\[2352] = \MODULE_6:g1:a0:gx:u0:eq_2\[2351]
Removing Rhs of wire \MODULE_6:g1:a0:xeq\[2366] = \MODULE_6:g1:a0:gx:u0:aeqb_1\[2353]
Removing Lhs of wire \MODULE_7:g1:a0:newa_2\[2377] = Net_5190_2[1885]
Removing Lhs of wire MODIN7_2[2378] = Net_5190_2[1885]
Removing Lhs of wire \MODULE_7:g1:a0:newa_1\[2379] = Net_5190_1[1888]
Removing Lhs of wire MODIN7_1[2380] = Net_5190_1[1888]
Removing Lhs of wire \MODULE_7:g1:a0:newa_0\[2381] = Net_5190_0[1890]
Removing Lhs of wire MODIN7_0[2382] = Net_5190_0[1890]
Removing Lhs of wire \MODULE_7:g1:a0:newb_2\[2383] = MODIN8_2[2384]
Removing Lhs of wire MODIN8_2[2384] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:newb_1\[2385] = MODIN8_1[2386]
Removing Lhs of wire MODIN8_1[2386] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:newb_0\[2387] = MODIN8_0[2388]
Removing Lhs of wire MODIN8_0[2388] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_2\[2389] = Net_5190_2[1885]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_1\[2390] = Net_5190_1[1888]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_0\[2391] = Net_5190_0[1890]
Removing Lhs of wire \MODULE_7:g1:a0:datab_2\[2392] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:datab_1\[2393] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:datab_0\[2394] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_2\[2395] = Net_5190_2[1885]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_1\[2396] = Net_5190_1[1888]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_0\[2397] = Net_5190_0[1890]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_2\[2398] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_1\[2399] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_0\[2400] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:aeqb_0\[2404] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:eq_0\[2405] = \MODULE_7:g1:a0:gx:u0:xnor_array_0\[2403]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:eqi_0\[2408] = \MODULE_7:g1:a0:gx:u0:eq_2\[2407]
Removing Lhs of wire \UART_RS485:BUART:reset_reg\\D\[2433] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:rx_bitclk\\D\[2448] = \UART_RS485:BUART:rx_bitclk_pre\[157]
Removing Lhs of wire \UART_RS485:BUART:rx_parity_error_pre\\D\[2456] = \UART_RS485:BUART:rx_parity_error_pre\[187]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:min_kill_reg\\D\[2461] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:prevCapture\\D\[2462] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:trig_last\\D\[2463] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:ltch_kill_reg\\D\[2466] = tmpOE__MOTOR_1A_net_0[1]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:pwm_i_reg\\D\[2469] = \PWM_MOTORS:PWMUDB:pwm_i\[429]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:pwm1_i_reg\\D\[2470] = \PWM_MOTORS:PWMUDB:pwm1_i\[431]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:pwm2_i_reg\\D\[2471] = \PWM_MOTORS:PWMUDB:pwm2_i\[433]
Removing Lhs of wire cydff_2D[2473] = Net_1287[687]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:prevCapture\\D\[2474] = zero[6]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:overflow_reg_i\\D\[2475] = \COUNTER_ENC:CounterUDB:overflow\[742]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:underflow_reg_i\\D\[2476] = \COUNTER_ENC:CounterUDB:underflow\[745]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:tc_reg_i\\D\[2477] = \COUNTER_ENC:CounterUDB:reload_tc\[725]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:prevCompare\\D\[2478] = \COUNTER_ENC:CounterUDB:cmp_out_i\[750]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:cmp_out_reg_i\\D\[2479] = \COUNTER_ENC:CounterUDB:cmp_out_i\[750]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:count_stored_i\\D\[2480] = Net_1592[756]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:load_reg\\D\[2481] = zero[6]
Removing Lhs of wire cydff_1D[2482] = Net_1324[797]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:load_reg\\D\[2483] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_4:bSR:load_reg\\D\[2484] = zero[6]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:load_reg\\D\[2485] = zero[6]
Removing Lhs of wire \MY_TIMER:TimerUDB:capture_last\\D\[2486] = zero[6]
Removing Lhs of wire \MY_TIMER:TimerUDB:tc_reg_i\\D\[2487] = \MY_TIMER:TimerUDB:status_tc\[1615]
Removing Lhs of wire \MY_TIMER:TimerUDB:hwEnable_reg\\D\[2488] = \MY_TIMER:TimerUDB:control_7\[1593]
Removing Lhs of wire \MY_TIMER:TimerUDB:capture_out_reg_i\\D\[2489] = \MY_TIMER:TimerUDB:capt_fifo_load\[1611]
Removing Lhs of wire AMuxHw_Decoder_old_id_2D[2494] = Net_5190_2[1885]
Removing Lhs of wire AMuxHw_Decoder_old_id_1D[2495] = Net_5190_1[1888]
Removing Lhs of wire AMuxHw_Decoder_old_id_0D[2496] = Net_5190_0[1890]

------------------------------------------------------
Aliased 0 equations, 485 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__MOTOR_1A_net_0' (cost = 0):
tmpOE__MOTOR_1A_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:rx_addressmatch\' (cost = 0):
\UART_RS485:BUART:rx_addressmatch\ <= (\UART_RS485:BUART:rx_addressmatch2\
	OR \UART_RS485:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:rx_bitclk_pre\' (cost = 0):
\UART_RS485:BUART:rx_bitclk_pre\ <= ((not \UART_RS485:BUART:rx_count_2\ and not \UART_RS485:BUART:rx_count_1\ and not \UART_RS485:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_3\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_2\' (cost = 3):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_2\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_2\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_2\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_1\' (cost = 1):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_1\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_1\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_1\ <= (\UART_RS485:BUART:rx_count_6\
	OR (\UART_RS485:BUART:rx_count_5\ and \UART_RS485:BUART:rx_count_4\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_0\' (cost = 9):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_0\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\)
	OR (not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_6196 and not \UART_RS485:BUART:rx_parity_bit\)
	OR (Net_6196 and \UART_RS485:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_1\ <= ((not Net_6196 and not \UART_RS485:BUART:rx_parity_bit\)
	OR (Net_6196 and \UART_RS485:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_3\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_2\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_2\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_2\ <= (\UART_RS485:BUART:rx_count_5\
	OR \UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_1\' (cost = 1):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_1\ <= (\UART_RS485:BUART:rx_count_4\
	OR \UART_RS485:BUART:rx_count_5\
	OR \UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_0\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_0\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\));

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:compare1\' (cost = 2):
\PWM_MOTORS:PWMUDB:compare1\ <= (\PWM_MOTORS:PWMUDB:cmp1_less\
	OR \PWM_MOTORS:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:compare2\' (cost = 2):
\PWM_MOTORS:PWMUDB:compare2\ <= (\PWM_MOTORS:PWMUDB:cmp2_less\
	OR \PWM_MOTORS:PWMUDB:cmp2_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:cmp1\' (cost = 2):
\PWM_MOTORS:PWMUDB:cmp1\ <= (\PWM_MOTORS:PWMUDB:cmp1_less\
	OR \PWM_MOTORS:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:cmp2\' (cost = 2):
\PWM_MOTORS:PWMUDB:cmp2\ <= (\PWM_MOTORS:PWMUDB:cmp2_less\
	OR \PWM_MOTORS:PWMUDB:cmp2_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_MOTORS:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \PWM_MOTORS:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_MOTORS:PWMUDB:dith_count_1\ and \PWM_MOTORS:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_3076' (cost = 0):
Net_3076 <= (not Net_3545);

Note:  Expanding virtual equation for 'Net_3099' (cost = 0):
Net_3099 <= (not Net_3096);

Note:  Expanding virtual equation for '\COUNTER_ENC:CounterUDB:capt_either_edge\' (cost = 0):
\COUNTER_ENC:CounterUDB:capt_either_edge\ <= (\COUNTER_ENC:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\COUNTER_ENC:CounterUDB:overflow\' (cost = 0):
\COUNTER_ENC:CounterUDB:overflow\ <= (\COUNTER_ENC:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\COUNTER_ENC:CounterUDB:underflow\' (cost = 0):
\COUNTER_ENC:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\MY_TIMER:TimerUDB:fifo_load_polarized\' (cost = 0):
\MY_TIMER:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\MY_TIMER:TimerUDB:timer_enable\' (cost = 0):
\MY_TIMER:TimerUDB:timer_enable\ <= (\MY_TIMER:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_5190_0);

Note:  Expanding virtual equation for '\BasicCounter:MODULE_5:g2:a0:s_0\' (cost = 0):
\BasicCounter:MODULE_5:g2:a0:s_0\ <= (not Net_5190_0);

Note:  Expanding virtual equation for '\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_5526' (cost = 1):
Net_5526 <= ((Net_6417 and cy_srff_3));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_2\' (cost = 2):
\MODULE_6:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_5190_2 and not AMuxHw_Decoder_old_id_2)
	OR (Net_5190_2 and AMuxHw_Decoder_old_id_2));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\MODULE_6:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_5190_1 and not AMuxHw_Decoder_old_id_1)
	OR (Net_5190_1 and AMuxHw_Decoder_old_id_1));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_5190_0 and not AMuxHw_Decoder_old_id_0)
	OR (Net_5190_0 and AMuxHw_Decoder_old_id_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_6:g1:a0:gx:u0:eq_1\ <= ((not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_1 and not AMuxHw_Decoder_old_id_1 and Net_5190_0 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_0 and not AMuxHw_Decoder_old_id_0 and Net_5190_1 and AMuxHw_Decoder_old_id_1)
	OR (Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_2\' (cost = 8):
\MODULE_6:g1:a0:gx:u0:eq_2\ <= ((not Net_5190_2 and not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_2 and not Net_5190_1 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_1 and Net_5190_0 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_2 and not Net_5190_0 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_0 and Net_5190_1 and AMuxHw_Decoder_old_id_1)
	OR (not Net_5190_2 and not AMuxHw_Decoder_old_id_2 and Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0 and Net_5190_2 and AMuxHw_Decoder_old_id_2)
	OR (not Net_5190_1 and not AMuxHw_Decoder_old_id_1 and Net_5190_2 and Net_5190_0 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_0 and not AMuxHw_Decoder_old_id_0 and Net_5190_2 and Net_5190_1 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_1)
	OR (Net_5190_2 and Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_2\ <= (Net_5190_2);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_1\ <= (Net_5190_1);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= (not Net_5190_0);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:eq_1\ <= ((not Net_5190_0 and Net_5190_1));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \PWM_MOTORS:PWMUDB:dith_count_0\ and \PWM_MOTORS:PWMUDB:dith_count_1\)
	OR (not \PWM_MOTORS:PWMUDB:dith_count_1\ and \PWM_MOTORS:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\COUNTER_ENC:CounterUDB:reload_tc\' (cost = 0):
\COUNTER_ENC:CounterUDB:reload_tc\ <= (\COUNTER_ENC:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:eq_2\ <= ((not Net_5190_0 and Net_5190_2 and Net_5190_1));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_5190_1 and Net_5190_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_5:g2:a0:s_1\' (cost = 2):
\BasicCounter:MODULE_5:g2:a0:s_1\ <= ((not Net_5190_0 and Net_5190_1)
	OR (not Net_5190_1 and Net_5190_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_5190_2 and Net_5190_1 and Net_5190_0));

Note:  Expanding virtual equation for 'Net_5513' (cost = 2):
Net_5513 <= ((Net_6417 and cy_srff_3)
	OR Net_4627);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:xeq\' (cost = 8):
\MODULE_6:g1:a0:xeq\ <= ((not Net_5190_2 and not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_2 and not Net_5190_1 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_1 and Net_5190_0 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_2 and not Net_5190_0 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_0 and Net_5190_1 and AMuxHw_Decoder_old_id_1)
	OR (not Net_5190_2 and not AMuxHw_Decoder_old_id_2 and Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0 and Net_5190_2 and AMuxHw_Decoder_old_id_2)
	OR (not Net_5190_1 and not AMuxHw_Decoder_old_id_1 and Net_5190_2 and Net_5190_0 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_0 and not AMuxHw_Decoder_old_id_0 and Net_5190_2 and Net_5190_1 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_1)
	OR (Net_5190_2 and Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Virtual signal Net_5460 with ( cost: 108 or cost_inv: 3)  > 90 or with size: 1 > 102 has been made a (soft) node.
Net_5460 <= ((not Net_5190_0 and Net_5190_2 and Net_5190_1));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_5:g2:a0:s_2\' (cost = 3):
\BasicCounter:MODULE_5:g2:a0:s_2\ <= ((not Net_5190_1 and Net_5190_2)
	OR (not Net_5190_0 and Net_5190_2)
	OR (not Net_5190_2 and Net_5190_1 and Net_5190_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Virtual signal AMuxHw_Decoder_is_active with ( cost: 392 or cost_inv: -1)  > 90 or with size: 8 > 102 has been made a (soft) node.
AMuxHw_Decoder_is_active <= ((not Net_5190_2 and not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_2 and not Net_5190_1 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_1 and Net_5190_0 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_2 and not Net_5190_0 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_0 and Net_5190_1 and AMuxHw_Decoder_old_id_1)
	OR (not Net_5190_2 and not AMuxHw_Decoder_old_id_2 and Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0 and Net_5190_2 and AMuxHw_Decoder_old_id_2)
	OR (not Net_5190_1 and not AMuxHw_Decoder_old_id_1 and Net_5190_2 and Net_5190_0 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_0 and not AMuxHw_Decoder_old_id_0 and Net_5190_2 and Net_5190_1 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_1)
	OR (Net_5190_2 and Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 104 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_RS485:BUART:rx_status_0\ to zero
Aliasing \UART_RS485:BUART:rx_status_6\ to zero
Aliasing \PWM_MOTORS:PWMUDB:final_capture\ to zero
Aliasing \PWM_MOTORS:PWMUDB:pwm_i\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \COUNTER_ENC:CounterUDB:hwCapture\ to zero
Aliasing \COUNTER_ENC:CounterUDB:status_3\ to zero
Aliasing \COUNTER_ENC:CounterUDB:underflow\ to zero
Aliasing \MY_TIMER:TimerUDB:capt_fifo_load\ to zero
Aliasing \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_RS485:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_RS485:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_RS485:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_RS485:BUART:rx_bitclk_enable\[121] = \UART_RS485:BUART:rx_bitclk\[169]
Removing Lhs of wire \UART_RS485:BUART:rx_status_0\[172] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:rx_status_6\[182] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:final_capture\[394] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:pwm_i\[429] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[609] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[619] = zero[6]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[629] = zero[6]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:hwCapture\[722] = zero[6]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:status_3\[734] = zero[6]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:underflow\[745] = zero[6]
Removing Lhs of wire \MY_TIMER:TimerUDB:capt_fifo_load\[1611] = zero[6]
Removing Lhs of wire \MY_TIMER:TimerUDB:trig_reg\[1625] = \MY_TIMER:TimerUDB:control_7\[1593]
Removing Lhs of wire \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[2060] = zero[6]
Removing Lhs of wire \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[2070] = zero[6]
Removing Lhs of wire \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[2080] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:tx_ctrl_mark_last\\D\[2440] = \UART_RS485:BUART:tx_ctrl_mark_last\[112]
Removing Lhs of wire \UART_RS485:BUART:rx_markspace_status\\D\[2450] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:rx_parity_error_status\\D\[2452] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:rx_addr_match_status\\D\[2454] = zero[6]
Removing Lhs of wire \UART_RS485:BUART:rx_markspace_pre\\D\[2455] = \UART_RS485:BUART:rx_markspace_pre\[186]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:runmode_enable\\D\[2464] = \PWM_MOTORS:PWMUDB:control_7\[340]

------------------------------------------------------
Aliased 0 equations, 22 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xneq\ <= ((not \UART_RS485:BUART:rx_parity_bit\ and Net_6196)
	OR (not Net_6196 and \UART_RS485:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\MattiaCP\Documents\GITHUB\SoftHand2\firmware.cydsn\firmware.cyprj -dcpsoc3 firmware.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.987ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Tuesday, 07 February 2017 17:16:50
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\MattiaCP\Documents\GITHUB\SoftHand2\firmware.cydsn\firmware.cyprj -d CY8C3246PVI-147 firmware.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_MOTORS:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART_RS485:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \COUNTER_ENC:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \COUNTER_ENC:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \SHIFTREG_ENC_2:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \SHIFTREG_ENC_1:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \SHIFTREG_ENC_4:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \SHIFTREG_ENC_3:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \MY_TIMER:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \MY_TIMER:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock ADC_CLK to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'CLOCK_UART'. Fanout=1, Signal=Net_124
    Digital Clock 1: Automatic-assigning  clock 'ADC_Ext_CP_Clk'. Fanout=1, Signal=\ADC:Net_93\
    Digital Clock 2: Automatic-assigning  clock 'WATCHDOG_CLK'. Fanout=2, Signal=Net_6285
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=1, Signal=\ADC:Net_488\
    Digital Clock 3: Automatic-assigning  clock 'CLOCK_PWM'. Fanout=1, Signal=Net_3377
    Digital Clock 4: Automatic-assigning  clock 'timer_clock'. Fanout=2, Signal=Net_10
    Digital Clock 5: Automatic-assigning  clock 'CLOCK_ENCODERS'. Fanout=5, Signal=Net_1308
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_RS485:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: CLOCK_UART was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_UART, EnableOut: Constant 1
    UDB Clk/Enable \PWM_MOTORS:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_PWM, EnableOut: Constant 1
    UDB Clk/Enable \COUNTER_ENC:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_ENCODERS was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Constant 1
    UDB Clk/Enable \COUNTER_ENC:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: CLOCK_ENCODERS was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Constant 1
    UDB Clk/Enable \SHIFTREG_ENC_2:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_1592:macrocell.q was determined to be a routed clock that is synchronous to CLOCK_ENCODERS
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Net_1592:macrocell.q
    UDB Clk/Enable \SHIFTREG_ENC_1:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_1592:macrocell.q was determined to be a routed clock that is synchronous to CLOCK_ENCODERS
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Net_1592:macrocell.q
    UDB Clk/Enable \SHIFTREG_ENC_4:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_1592:macrocell.q was determined to be a routed clock that is synchronous to CLOCK_ENCODERS
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Net_1592:macrocell.q
    UDB Clk/Enable \SHIFTREG_ENC_3:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_1592:macrocell.q was determined to be a routed clock that is synchronous to CLOCK_ENCODERS
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Net_1592:macrocell.q
    UDB Clk/Enable \MY_TIMER:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: \Sync_ADC:genblk1[0]:INST\:synccell.out
        Effective Clock: BUS_CLK
        Enable Signal: \Sync_ADC:genblk1[0]:INST\:synccell.out
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing Net_1313, Duplicate of \COUNTER_ENC:CounterUDB:prevCompare\ 
    MacroCell: Name=Net_1313, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\
        );
        Output = Net_1313 (fanout=1)

    Removing Net_1272, Duplicate of \COUNTER_ENC:CounterUDB:overflow_reg_i\ 
    MacroCell: Name=Net_1272, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:per_equal\
        );
        Output = Net_1272 (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_RS485:BUART:rx_parity_bit\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_RS485:BUART:rx_address_detected\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_RS485:BUART:rx_parity_error_pre\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_RS485:BUART:rx_markspace_pre\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_RS485:BUART:tx_parity_bit\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_RS485:BUART:tx_mark\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = MOTOR_1A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_1A(0)__PA ,
            input => Net_3390 ,
            pad => MOTOR_1A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_EN(0)
        Attributes:
            Alias: M1
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 2
        PORT MAP (
            pa_out => MOTOR_EN(0)__PA ,
            input => Net_2450 ,
            pad => MOTOR_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_EN(1)
        Attributes:
            Alias: M2
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 2
        PORT MAP (
            pa_out => MOTOR_EN(1)__PA ,
            input => Net_2437 ,
            pad => MOTOR_EN(1)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_2A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_2A(0)__PA ,
            input => Net_3388 ,
            pad => MOTOR_2A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS485_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS485_RX(0)__PA ,
            fb => Net_6196 ,
            pad => RS485_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS485_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS485_TX(0)__PA ,
            input => Net_2627 ,
            pad => RS485_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS_485_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS_485_EN(0)__PA ,
            input => Net_6020 ,
            pad => RS_485_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Signal_1_C(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Signal_1_C(0)__PA ,
            fb => Net_1060 ,
            pad => Signal_1_C(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VOLTAGE_SENSE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VOLTAGE_SENSE(0)__PA ,
            analog_term => Net_6408 ,
            pad => VOLTAGE_SENSE(0)_PAD ,
            input => AMuxHw_Decoder_one_hot_0 );
        Properties:
        {
        }

    Pin : Name = CURRENT_SENSE_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CURRENT_SENSE_1(0)__PA ,
            analog_term => Net_6409 ,
            pad => CURRENT_SENSE_1(0)_PAD ,
            input => AMuxHw_Decoder_one_hot_1 );
        Properties:
        {
        }

    Pin : Name = MOTOR_1B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_1B(0)__PA ,
            input => Net_3389 ,
            pad => MOTOR_1B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_2B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_2B(0)__PA ,
            input => Net_3387 ,
            pad => MOTOR_2B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Signal_2_C(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Signal_2_C(0)__PA ,
            fb => Net_1341 ,
            pad => Signal_2_C(0)_PAD );
        Properties:
        {
        }

    Pin : Name = USB_VDD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => USB_VDD(0)__PA ,
            input => Net_2311 ,
            pad => USB_VDD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FTDI_ENABLE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FTDI_ENABLE(0)__PA ,
            input => Net_2214 ,
            pad => FTDI_ENABLE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CURRENT_SENSE_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CURRENT_SENSE_2(0)__PA ,
            analog_term => Net_4100 ,
            pad => CURRENT_SENSE_2(0)_PAD ,
            input => AMuxHw_Decoder_one_hot_2 );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            input => Net_6422 ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Signal_1_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Signal_1_B(0)__PA ,
            input => Net_1592 ,
            pad => Signal_1_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Signal_2_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Signal_2_B(0)__PA ,
            input => Net_1592 ,
            pad => Signal_2_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Signal_1_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Signal_1_A(0)__PA ,
            input => cydff_2 ,
            pad => Signal_1_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Signal_2_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Signal_2_A(0)__PA ,
            input => cydff_2 ,
            pad => Signal_2_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EMG_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EMG_1(0)__PA ,
            analog_term => Net_6415 ,
            pad => EMG_1(0)_PAD ,
            input => AMuxHw_Decoder_one_hot_3 );
        Properties:
        {
        }

    Pin : Name = EMG_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EMG_2(0)__PA ,
            analog_term => Net_6398 ,
            pad => EMG_2(0)_PAD ,
            input => AMuxHw_Decoder_one_hot_4 );
        Properties:
        {
        }

    Pin : Name = UP_DOWN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => UP_DOWN(0)__PA ,
            analog_term => Net_6410 ,
            pad => UP_DOWN(0)_PAD ,
            input => AMuxHw_Decoder_one_hot_5 );
        Properties:
        {
        }

    Pin : Name = LEFT_RIGHT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LEFT_RIGHT(0)__PA ,
            analog_term => Net_6411 ,
            pad => LEFT_RIGHT(0)_PAD ,
            input => AMuxHw_Decoder_one_hot_6 );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_3390, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3545 * Net_3086
        );
        Output = Net_3390 (fanout=1)

    MacroCell: Name=Net_2627, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:txn\
        );
        Output = Net_2627 (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_fifo_notfull\
        );
        Output = \UART_RS485:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_load_fifo\ * 
              \UART_RS485:BUART:rx_fifofull\
        );
        Output = \UART_RS485:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_fifonotempty\ * 
              \UART_RS485:BUART:rx_state_stop1_reg\
        );
        Output = \UART_RS485:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_3388, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3474 * Net_3096
        );
        Output = Net_3388 (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_824 * !\COUNTER_ENC:CounterUDB:per_equal\
        );
        Output = \COUNTER_ENC:CounterUDB:reload\ (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\ * 
              !\COUNTER_ENC:CounterUDB:prevCompare\
        );
        Output = \COUNTER_ENC:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:per_equal\ * 
              !\COUNTER_ENC:CounterUDB:overflow_reg_i\
        );
        Output = \COUNTER_ENC:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:control_7\ * 
              !\COUNTER_ENC:CounterUDB:count_stored_i\ * Net_1592
        );
        Output = \COUNTER_ENC:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=Net_2450, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2814
        );
        Output = Net_2450 (fanout=1)

    MacroCell: Name=\MY_TIMER:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MY_TIMER:TimerUDB:control_7\ * \MY_TIMER:TimerUDB:per_zero\
        );
        Output = \MY_TIMER:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_2437, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2815
        );
        Output = Net_2437 (fanout=1)

    MacroCell: Name=Net_3389, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3545 * Net_3086
        );
        Output = Net_3389 (fanout=1)

    MacroCell: Name=Net_3387, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3474 * !Net_3096
        );
        Output = Net_3387 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_is_active, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !Net_5190_2 * AMuxHw_Decoder_old_id_2
            + Net_5190_2 * !AMuxHw_Decoder_old_id_2
            + !Net_5190_1 * AMuxHw_Decoder_old_id_1
            + Net_5190_1 * !AMuxHw_Decoder_old_id_1
            + !Net_5190_0 * AMuxHw_Decoder_old_id_0
            + Net_5190_0 * !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_is_active (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_5460, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_2 * Net_5190_1 * !Net_5190_0
        );
        Output = Net_5460 (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_6183, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_6322 * !Net_6357
        );
        Output = Net_6183 (fanout=1)

    MacroCell: Name=__ZERO__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_1\ * 
              !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\ * 
              !\UART_RS485:BUART:tx_counter_dp\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_1\ (fanout=9)

    MacroCell: Name=\UART_RS485:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              !\UART_RS485:BUART:tx_fifo_empty\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_fifo_empty\ * 
              !\UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_0\ (fanout=9)

    MacroCell: Name=\UART_RS485:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_2\ (fanout=8)

    MacroCell: Name=Net_6020, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = Net_6020 (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_RS485:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_RS485:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_1\ (fanout=12)

    MacroCell: Name=\UART_RS485:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_0\ (fanout=12)

    MacroCell: Name=\UART_RS485:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_state_3\ (fanout=11)

    MacroCell: Name=\UART_RS485:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + \UART_RS485:BUART:rx_state_2_split\
        );
        Output = \UART_RS485:BUART:rx_state_2\ (fanout=11)

    MacroCell: Name=\UART_RS485:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_count_2\ * !\UART_RS485:BUART:rx_count_1\ * 
              !\UART_RS485:BUART:rx_count_0\
        );
        Output = \UART_RS485:BUART:rx_bitclk_enable\ (fanout=10)

    MacroCell: Name=\UART_RS485:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
        );
        Output = \UART_RS485:BUART:rx_status_1\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_break_detect\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_break_detect\ (fanout=5)

    MacroCell: Name=\UART_RS485:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_MOTORS:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3377) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTORS:PWMUDB:control_7\
        );
        Output = \PWM_MOTORS:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_3086, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3377) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp1_eq\
            + \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp1_less\
        );
        Output = Net_3086 (fanout=2)

    MacroCell: Name=Net_3474, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3377) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp2_eq\
            + \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp2_less\
        );
        Output = Net_3474 (fanout=2)

    MacroCell: Name=cydff_2, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\COUNTER_ENC:CounterUDB:overflow_reg_i\ * 
              !\COUNTER_ENC:CounterUDB:prevCompare\
        );
        Output = cydff_2 (fanout=18)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:per_equal\
        );
        Output = \COUNTER_ENC:CounterUDB:overflow_reg_i\ (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:rx_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_last\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_2_split\ (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\
        );
        Output = \COUNTER_ENC:CounterUDB:prevCompare\ (fanout=2)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1592
        );
        Output = \COUNTER_ENC:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_1592, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_1592 (fanout=24)

    MacroCell: Name=Net_3018, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_3018 * !Net_3233
            + Net_3143 * !Net_3233
        );
        Output = Net_3018 (fanout=2)

    MacroCell: Name=Net_5190_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_6417)
        Main Equation            : 2 pterms
        (
              Net_6417 * !Net_5460 * Net_5190_1 * Net_5190_0
            + Net_5190_2 * Net_5460
        );
        Output = Net_5190_2 (fanout=4)

    MacroCell: Name=Net_5190_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_6417)
        Main Equation            : 2 pterms
        (
              Net_6417 * !Net_5460 * Net_5190_0
            + Net_5460 * Net_5190_1
        );
        Output = Net_5190_1 (fanout=5)

    MacroCell: Name=Net_5190_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_6417)
        Main Equation            : 2 pterms
        (
              !Net_6417 * !Net_5460 * Net_5190_0
            + Net_6417 * !Net_5460 * !Net_5190_0
        );
        Output = Net_5190_0 (fanout=6)

    MacroCell: Name=AMuxHw_Decoder_old_id_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_2
        );
        Output = AMuxHw_Decoder_old_id_2 (fanout=8)

    MacroCell: Name=AMuxHw_Decoder_old_id_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_1
        );
        Output = AMuxHw_Decoder_old_id_1 (fanout=8)

    MacroCell: Name=AMuxHw_Decoder_old_id_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_0
        );
        Output = AMuxHw_Decoder_old_id_0 (fanout=8)

    MacroCell: Name=AMuxHw_Decoder_one_hot_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_2 * 
              !AMuxHw_Decoder_old_id_1 * !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_0 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_1, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_2 * 
              !AMuxHw_Decoder_old_id_1 * AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_1 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_2, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_2 * 
              AMuxHw_Decoder_old_id_1 * !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_2 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_3, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_2 * 
              AMuxHw_Decoder_old_id_1 * AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_3 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_4, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * AMuxHw_Decoder_old_id_2 * 
              !AMuxHw_Decoder_old_id_1 * !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_4 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_5, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * AMuxHw_Decoder_old_id_2 * 
              !AMuxHw_Decoder_old_id_1 * AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_5 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_6, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * AMuxHw_Decoder_old_id_2 * 
              AMuxHw_Decoder_old_id_1 * !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_6 (fanout=1)

    MacroCell: Name=cy_srff_3, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_5460 * Net_4627
            + !Net_5460 * cy_srff_3
        );
        Output = cy_srff_3 (fanout=1)

    MacroCell: Name=Net_5507, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_6417 * Net_5507
            + !Net_6417 * Net_4627
        );
        Output = Net_5507 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_RS485:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_2 => \UART_RS485:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_RS485:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_RS485:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_RS485:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_RS485:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_0 => \UART_RS485:BUART:counter_load_not\ ,
            ce0_reg => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_RS485:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RS485:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_2 => \UART_RS485:BUART:rx_state_1\ ,
            cs_addr_1 => \UART_RS485:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_RS485:BUART:rx_bitclk_enable\ ,
            route_si => Net_6196_SYNCOUT ,
            f0_load => \UART_RS485:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_RS485:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_RS485:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_3377 ,
            cs_addr_2 => \PWM_MOTORS:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_MOTORS:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_MOTORS:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_MOTORS:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_MOTORS:PWMUDB:tc_i\ ,
            ce1_comb => \PWM_MOTORS:PWMUDB:cmp2_eq\ ,
            cl1_comb => \PWM_MOTORS:PWMUDB:cmp2_less\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \COUNTER_ENC:CounterUDB:count_enable\ ,
            cs_addr_0 => \COUNTER_ENC:CounterUDB:reload\ ,
            ce0_comb => \COUNTER_ENC:CounterUDB:per_equal\ ,
            z0_comb => \COUNTER_ENC:CounterUDB:status_1\ ,
            ce1_comb => \COUNTER_ENC:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \COUNTER_ENC:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \COUNTER_ENC:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
            route_si => Net_1060_SYNCOUT ,
            f1_load => cydff_2 ,
            chain_out => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry0\ ,
            clk_en => Net_1592 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000001000000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_1592)
        Next in chain : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
            route_si => Net_1060_SYNCOUT ,
            f1_load => cydff_2 ,
            chain_in => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry0\ ,
            chain_out => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry1\ ,
            clk_en => Net_1592 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000001000100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_1592)
        Previous in chain : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\
        Next in chain : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\

    datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
            route_si => Net_1060_SYNCOUT ,
            f1_load => cydff_2 ,
            so_comb => Net_6436 ,
            f0_bus_stat_comb => \SHIFTREG_ENC_2:bSR:status_4\ ,
            f0_blk_stat_comb => \SHIFTREG_ENC_2:bSR:status_3\ ,
            f1_bus_stat_comb => \SHIFTREG_ENC_2:bSR:status_6\ ,
            f1_blk_stat_comb => \SHIFTREG_ENC_2:bSR:status_5\ ,
            chain_in => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry1\ ,
            clk_en => Net_1592 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000101000100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_1592)
        Previous in chain : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
            route_si => Net_6436 ,
            f1_load => cydff_2 ,
            chain_out => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry0\ ,
            clk_en => Net_1592 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000001000000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_1592)
        Next in chain : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
            route_si => Net_6436 ,
            f1_load => cydff_2 ,
            chain_in => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry0\ ,
            chain_out => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry1\ ,
            clk_en => Net_1592 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000001000100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_1592)
        Previous in chain : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\
        Next in chain : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\

    datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
            route_si => Net_6436 ,
            f1_load => cydff_2 ,
            f0_bus_stat_comb => \SHIFTREG_ENC_1:bSR:status_4\ ,
            f0_blk_stat_comb => \SHIFTREG_ENC_1:bSR:status_3\ ,
            f1_bus_stat_comb => \SHIFTREG_ENC_1:bSR:status_6\ ,
            f1_blk_stat_comb => \SHIFTREG_ENC_1:bSR:status_5\ ,
            chain_in => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry1\ ,
            clk_en => Net_1592 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000101000100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_1592)
        Previous in chain : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_4:bSR:ctrl_clk_enable\ ,
            route_si => Net_1341_SYNCOUT ,
            f1_load => cydff_2 ,
            chain_out => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:carry0\ ,
            clk_en => Net_1592 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000001000000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_1592)
        Next in chain : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_4:bSR:ctrl_clk_enable\ ,
            route_si => Net_1341_SYNCOUT ,
            f1_load => cydff_2 ,
            chain_in => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:carry0\ ,
            chain_out => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:carry1\ ,
            clk_en => Net_1592 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000001000100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_1592)
        Previous in chain : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\
        Next in chain : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\

    datapathcell: Name =\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_4:bSR:ctrl_clk_enable\ ,
            route_si => Net_1341_SYNCOUT ,
            f1_load => cydff_2 ,
            so_comb => Net_6443 ,
            f0_bus_stat_comb => \SHIFTREG_ENC_4:bSR:status_4\ ,
            f0_blk_stat_comb => \SHIFTREG_ENC_4:bSR:status_3\ ,
            f1_bus_stat_comb => \SHIFTREG_ENC_4:bSR:status_6\ ,
            f1_blk_stat_comb => \SHIFTREG_ENC_4:bSR:status_5\ ,
            chain_in => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:carry1\ ,
            clk_en => Net_1592 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000101000100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_1592)
        Previous in chain : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
            route_si => Net_6443 ,
            f1_load => cydff_2 ,
            chain_out => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry0\ ,
            clk_en => Net_1592 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000001000000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_1592)
        Next in chain : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
            route_si => Net_6443 ,
            f1_load => cydff_2 ,
            chain_in => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry0\ ,
            chain_out => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry1\ ,
            clk_en => Net_1592 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000001000100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_1592)
        Previous in chain : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\
        Next in chain : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\

    datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
            route_si => Net_6443 ,
            f1_load => cydff_2 ,
            f0_bus_stat_comb => \SHIFTREG_ENC_3:bSR:status_4\ ,
            f0_blk_stat_comb => \SHIFTREG_ENC_3:bSR:status_3\ ,
            f1_bus_stat_comb => \SHIFTREG_ENC_3:bSR:status_6\ ,
            f1_blk_stat_comb => \SHIFTREG_ENC_3:bSR:status_5\ ,
            chain_in => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry1\ ,
            clk_en => Net_1592 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000101000100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_1592)
        Previous in chain : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\MY_TIMER:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \MY_TIMER:TimerUDB:control_7\ ,
            cs_addr_0 => \MY_TIMER:TimerUDB:per_zero\ ,
            chain_out => \MY_TIMER:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \MY_TIMER:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\MY_TIMER:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \MY_TIMER:TimerUDB:control_7\ ,
            cs_addr_0 => \MY_TIMER:TimerUDB:per_zero\ ,
            chain_in => \MY_TIMER:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \MY_TIMER:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \MY_TIMER:TimerUDB:sT24:timerdp:u0\
        Next in chain : \MY_TIMER:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\MY_TIMER:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \MY_TIMER:TimerUDB:control_7\ ,
            cs_addr_0 => \MY_TIMER:TimerUDB:per_zero\ ,
            z0_comb => \MY_TIMER:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \MY_TIMER:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \MY_TIMER:TimerUDB:status_2\ ,
            chain_in => \MY_TIMER:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \MY_TIMER:TimerUDB:sT24:timerdp:u1\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\FF_STATUS:sts:sts_reg\
        PORT MAP (
            status_0 => Net_3018 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\ADC_STATUS:sts:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_0 => Net_4716 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_RS485:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_124 ,
            status_3 => \UART_RS485:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_RS485:BUART:tx_status_2\ ,
            status_1 => \UART_RS485:BUART:tx_fifo_empty\ ,
            status_0 => \UART_RS485:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_RS485:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_124 ,
            status_5 => \UART_RS485:BUART:rx_status_5\ ,
            status_4 => \UART_RS485:BUART:rx_status_4\ ,
            status_3 => \UART_RS485:BUART:rx_status_3\ ,
            status_1 => \UART_RS485:BUART:rx_status_1\ ,
            interrupt => Net_6117 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_824 ,
            clock => Net_1308 ,
            status_6 => \COUNTER_ENC:CounterUDB:status_6\ ,
            status_5 => \COUNTER_ENC:CounterUDB:status_5\ ,
            status_2 => \COUNTER_ENC:CounterUDB:status_2\ ,
            status_1 => \COUNTER_ENC:CounterUDB:status_1\ ,
            status_0 => \COUNTER_ENC:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SHIFTREG_ENC_2:bSR:StsReg\
        PORT MAP (
            clock => Net_1308 ,
            status_6 => \SHIFTREG_ENC_2:bSR:status_6\ ,
            status_5 => \SHIFTREG_ENC_2:bSR:status_5\ ,
            status_4 => \SHIFTREG_ENC_2:bSR:status_4\ ,
            status_3 => \SHIFTREG_ENC_2:bSR:status_3\ ,
            status_1 => cydff_2 ,
            clk_en => Net_1592 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_1592)

    statusicell: Name =\SHIFTREG_ENC_1:bSR:StsReg\
        PORT MAP (
            clock => Net_1308 ,
            status_6 => \SHIFTREG_ENC_1:bSR:status_6\ ,
            status_5 => \SHIFTREG_ENC_1:bSR:status_5\ ,
            status_4 => \SHIFTREG_ENC_1:bSR:status_4\ ,
            status_3 => \SHIFTREG_ENC_1:bSR:status_3\ ,
            status_1 => cydff_2 ,
            clk_en => Net_1592 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_1592)

    statusicell: Name =\SHIFTREG_ENC_4:bSR:StsReg\
        PORT MAP (
            clock => Net_1308 ,
            status_6 => \SHIFTREG_ENC_4:bSR:status_6\ ,
            status_5 => \SHIFTREG_ENC_4:bSR:status_5\ ,
            status_4 => \SHIFTREG_ENC_4:bSR:status_4\ ,
            status_3 => \SHIFTREG_ENC_4:bSR:status_3\ ,
            status_1 => cydff_2 ,
            clk_en => Net_1592 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_1592)

    statusicell: Name =\SHIFTREG_ENC_3:bSR:StsReg\
        PORT MAP (
            clock => Net_1308 ,
            status_6 => \SHIFTREG_ENC_3:bSR:status_6\ ,
            status_5 => \SHIFTREG_ENC_3:bSR:status_5\ ,
            status_4 => \SHIFTREG_ENC_3:bSR:status_4\ ,
            status_3 => \SHIFTREG_ENC_3:bSR:status_3\ ,
            status_1 => cydff_2 ,
            clk_en => Net_1592 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_1592)

    statusicell: Name =\MY_TIMER:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_10 ,
            status_3 => \MY_TIMER:TimerUDB:status_3\ ,
            status_2 => \MY_TIMER:TimerUDB:status_2\ ,
            status_0 => \MY_TIMER:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Signal_1_C(0)_SYNC
        PORT MAP (
            in => Net_1060 ,
            out => Net_1060_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =RS485_RX(0)_SYNC
        PORT MAP (
            in => Net_6196 ,
            out => Net_6196_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => Net_3136 ,
            out => Net_3143 );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_ADC:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => Net_5118 ,
            out => Net_6417 );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Signal_2_C(0)_SYNC
        PORT MAP (
            in => Net_1341 ,
            out => Net_1341_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_MOTORS:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_3377 ,
            control_7 => \PWM_MOTORS:PWMUDB:control_7\ ,
            control_6 => \PWM_MOTORS:PWMUDB:control_6\ ,
            control_5 => \PWM_MOTORS:PWMUDB:control_5\ ,
            control_4 => \PWM_MOTORS:PWMUDB:control_4\ ,
            control_3 => \PWM_MOTORS:PWMUDB:control_3\ ,
            control_2 => \PWM_MOTORS:PWMUDB:control_2\ ,
            control_1 => \PWM_MOTORS:PWMUDB:control_1\ ,
            control_0 => \PWM_MOTORS:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\COUNTER_ENC:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1308 ,
            control_7 => \COUNTER_ENC:CounterUDB:control_7\ ,
            control_6 => \COUNTER_ENC:CounterUDB:control_6\ ,
            control_5 => \COUNTER_ENC:CounterUDB:control_5\ ,
            control_4 => \COUNTER_ENC:CounterUDB:control_4\ ,
            control_3 => \COUNTER_ENC:CounterUDB:control_3\ ,
            control_2 => \COUNTER_ENC:CounterUDB:control_2\ ,
            control_1 => \COUNTER_ENC:CounterUDB:control_1\ ,
            control_0 => \COUNTER_ENC:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_1308 ,
            control_7 => \SHIFTREG_ENC_2:bSR:control_7\ ,
            control_6 => \SHIFTREG_ENC_2:bSR:control_6\ ,
            control_5 => \SHIFTREG_ENC_2:bSR:control_5\ ,
            control_4 => \SHIFTREG_ENC_2:bSR:control_4\ ,
            control_3 => \SHIFTREG_ENC_2:bSR:control_3\ ,
            control_2 => \SHIFTREG_ENC_2:bSR:control_2\ ,
            control_1 => \SHIFTREG_ENC_2:bSR:control_1\ ,
            control_0 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
            clk_en => Net_1592 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_1592)

    controlcell: Name =\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_1308 ,
            control_7 => \SHIFTREG_ENC_1:bSR:control_7\ ,
            control_6 => \SHIFTREG_ENC_1:bSR:control_6\ ,
            control_5 => \SHIFTREG_ENC_1:bSR:control_5\ ,
            control_4 => \SHIFTREG_ENC_1:bSR:control_4\ ,
            control_3 => \SHIFTREG_ENC_1:bSR:control_3\ ,
            control_2 => \SHIFTREG_ENC_1:bSR:control_2\ ,
            control_1 => \SHIFTREG_ENC_1:bSR:control_1\ ,
            control_0 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
            clk_en => Net_1592 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_1592)

    controlcell: Name =\SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_1308 ,
            control_7 => \SHIFTREG_ENC_4:bSR:control_7\ ,
            control_6 => \SHIFTREG_ENC_4:bSR:control_6\ ,
            control_5 => \SHIFTREG_ENC_4:bSR:control_5\ ,
            control_4 => \SHIFTREG_ENC_4:bSR:control_4\ ,
            control_3 => \SHIFTREG_ENC_4:bSR:control_3\ ,
            control_2 => \SHIFTREG_ENC_4:bSR:control_2\ ,
            control_1 => \SHIFTREG_ENC_4:bSR:control_1\ ,
            control_0 => \SHIFTREG_ENC_4:bSR:ctrl_clk_enable\ ,
            clk_en => Net_1592 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_1592)

    controlcell: Name =\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_1308 ,
            control_7 => \SHIFTREG_ENC_3:bSR:control_7\ ,
            control_6 => \SHIFTREG_ENC_3:bSR:control_6\ ,
            control_5 => \SHIFTREG_ENC_3:bSR:control_5\ ,
            control_4 => \SHIFTREG_ENC_3:bSR:control_4\ ,
            control_3 => \SHIFTREG_ENC_3:bSR:control_3\ ,
            control_2 => \SHIFTREG_ENC_3:bSR:control_2\ ,
            control_1 => \SHIFTREG_ENC_3:bSR:control_1\ ,
            control_0 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
            clk_en => Net_1592 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_1592)

    controlcell: Name =\LED_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LED_REG:control_7\ ,
            control_6 => \LED_REG:control_6\ ,
            control_5 => \LED_REG:control_5\ ,
            control_4 => \LED_REG:control_4\ ,
            control_3 => \LED_REG:control_3\ ,
            control_2 => \LED_REG:control_2\ ,
            control_1 => \LED_REG:control_1\ ,
            control_0 => Net_6422 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\RS485_CTS:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RS485_CTS:control_7\ ,
            control_6 => \RS485_CTS:control_6\ ,
            control_5 => \RS485_CTS:control_5\ ,
            control_4 => \RS485_CTS:control_4\ ,
            control_3 => \RS485_CTS:control_3\ ,
            control_2 => \RS485_CTS:control_2\ ,
            control_1 => \RS485_CTS:control_1\ ,
            control_0 => Net_2311 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MOTOR_ON_OFF:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MOTOR_ON_OFF:control_7\ ,
            control_6 => \MOTOR_ON_OFF:control_6\ ,
            control_5 => \MOTOR_ON_OFF:control_5\ ,
            control_4 => \MOTOR_ON_OFF:control_4\ ,
            control_3 => \MOTOR_ON_OFF:control_3\ ,
            control_2 => \MOTOR_ON_OFF:control_2\ ,
            control_1 => Net_2815 ,
            control_0 => Net_2814 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_10 ,
            control_7 => \MY_TIMER:TimerUDB:control_7\ ,
            control_6 => \MY_TIMER:TimerUDB:control_6\ ,
            control_5 => \MY_TIMER:TimerUDB:control_5\ ,
            control_4 => \MY_TIMER:TimerUDB:control_4\ ,
            control_3 => \MY_TIMER:TimerUDB:control_3\ ,
            control_2 => \MY_TIMER:TimerUDB:control_2\ ,
            control_1 => \MY_TIMER:TimerUDB:control_1\ ,
            control_0 => \MY_TIMER:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\FTDI_ENABLE_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \FTDI_ENABLE_REG:control_7\ ,
            control_6 => \FTDI_ENABLE_REG:control_6\ ,
            control_5 => \FTDI_ENABLE_REG:control_5\ ,
            control_4 => \FTDI_ENABLE_REG:control_4\ ,
            control_3 => \FTDI_ENABLE_REG:control_3\ ,
            control_2 => \FTDI_ENABLE_REG:control_2\ ,
            control_1 => \FTDI_ENABLE_REG:control_1\ ,
            control_0 => Net_2214 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\RESET_FF:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RESET_FF:control_7\ ,
            control_6 => \RESET_FF:control_6\ ,
            control_5 => \RESET_FF:control_5\ ,
            control_4 => \RESET_FF:control_4\ ,
            control_3 => \RESET_FF:control_3\ ,
            control_2 => \RESET_FF:control_2\ ,
            control_1 => \RESET_FF:control_1\ ,
            control_0 => Net_3233 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MOTOR_DIR:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MOTOR_DIR:control_7\ ,
            control_6 => \MOTOR_DIR:control_6\ ,
            control_5 => \MOTOR_DIR:control_5\ ,
            control_4 => \MOTOR_DIR:control_4\ ,
            control_3 => \MOTOR_DIR:control_3\ ,
            control_2 => \MOTOR_DIR:control_2\ ,
            control_1 => Net_3096 ,
            control_0 => Net_3545 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\ADC_SOC:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \ADC_SOC:control_7\ ,
            control_6 => \ADC_SOC:control_6\ ,
            control_5 => \ADC_SOC:control_5\ ,
            control_4 => \ADC_SOC:control_4\ ,
            control_3 => \ADC_SOC:control_3\ ,
            control_2 => \ADC_SOC:control_2\ ,
            control_1 => \ADC_SOC:control_1\ ,
            control_0 => Net_4627 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\WATCHDOG_ENABLER:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \WATCHDOG_ENABLER:control_7\ ,
            control_6 => \WATCHDOG_ENABLER:control_6\ ,
            control_5 => \WATCHDOG_ENABLER:control_5\ ,
            control_4 => \WATCHDOG_ENABLER:control_4\ ,
            control_3 => \WATCHDOG_ENABLER:control_3\ ,
            control_2 => \WATCHDOG_ENABLER:control_2\ ,
            control_1 => \WATCHDOG_ENABLER:control_1\ ,
            control_0 => Net_6322 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\WATCHDOG_REFRESH:Sync:ctrl_reg\
        PORT MAP (
            clock => Net_6285 ,
            control_7 => \WATCHDOG_REFRESH:control_7\ ,
            control_6 => \WATCHDOG_REFRESH:control_6\ ,
            control_5 => \WATCHDOG_REFRESH:control_5\ ,
            control_4 => \WATCHDOG_REFRESH:control_4\ ,
            control_3 => \WATCHDOG_REFRESH:control_3\ ,
            control_2 => \WATCHDOG_REFRESH:control_2\ ,
            control_1 => \WATCHDOG_REFRESH:control_1\ ,
            control_0 => Net_6357 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000001"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RESET_COUNTERS:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RESET_COUNTERS:control_7\ ,
            control_6 => \RESET_COUNTERS:control_6\ ,
            control_5 => \RESET_COUNTERS:control_5\ ,
            control_4 => \RESET_COUNTERS:control_4\ ,
            control_3 => \RESET_COUNTERS:control_3\ ,
            control_2 => \RESET_COUNTERS:control_2\ ,
            control_1 => \RESET_COUNTERS:control_1\ ,
            control_0 => Net_824 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_RS485:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_124 ,
            load => \UART_RS485:BUART:rx_counter_load\ ,
            count_6 => \UART_RS485:BUART:rx_count_6\ ,
            count_5 => \UART_RS485:BUART:rx_count_5\ ,
            count_4 => \UART_RS485:BUART:rx_count_4\ ,
            count_3 => \UART_RS485:BUART:rx_count_3\ ,
            count_2 => \UART_RS485:BUART:rx_count_2\ ,
            count_1 => \UART_RS485:BUART:rx_count_1\ ,
            count_0 => \UART_RS485:BUART:rx_count_0\ ,
            tc => \UART_RS485:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1101001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA
        PORT MAP (
            dmareq => Net_5118 ,
            termin => zero ,
            termout => Net_4716 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\UART_RS485:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =ISR_RS485_RX
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_5118 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =ISR_WATCHDOG
        PORT MAP (
            interrupt => Net_5984 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    6 :    2 :    8 : 75.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   26 :    5 :   31 : 83.87 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    1 :   23 :   24 :  4.17 %
Timer                         :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :   65 :  127 :  192 : 33.85 %
  Unique P-terms              :   96 :  288 :  384 : 25.00 %
  Total P-terms               :  112 :      :      :        
  Datapath Cells              :   20 :    4 :   24 : 83.33 %
  Status Cells                :   13 :   11 :   24 : 54.17 %
    Status Registers          :    2 :      :      :        
    StatusI Registers         :    8 :      :      :        
    Sync Cells (x5)           :    2 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :   18 :    6 :   24 : 75.00 %
    Control Registers         :   17 :      :      :        
    Count7 Cells              :    1 :      :      :        
Comparator                    :    0 :    2 :    2 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.115ms
Tech mapping phase: Elapsed time ==> 0s.199ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_6@[IOP=(0)][IoId=(6)] : CURRENT_SENSE_1(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : CURRENT_SENSE_2(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : EMG_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : EMG_2(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : FTDI_ENABLE(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : LED(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : LEFT_RIGHT(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : MOTOR_1A(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : MOTOR_1B(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : MOTOR_2A(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : MOTOR_2B(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : MOTOR_EN(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : MOTOR_EN(1) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : RS485_RX(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : RS485_TX(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : RS_485_EN(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Signal_1_A(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Signal_1_B(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Signal_1_C(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Signal_2_A(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Signal_2_B(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Signal_2_C(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : UP_DOWN(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : USB_VDD(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : VOLTAGE_SENSE(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC:vRef_2\
Analog Placement Results:
IO_6@[IOP=(0)][IoId=(6)] : CURRENT_SENSE_1(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : CURRENT_SENSE_2(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : EMG_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : EMG_2(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : FTDI_ENABLE(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : LED(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : LEFT_RIGHT(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : MOTOR_1A(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : MOTOR_1B(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : MOTOR_2A(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : MOTOR_2B(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : MOTOR_EN(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : MOTOR_EN(1) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : RS485_RX(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : RS485_TX(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : RS_485_EN(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Signal_1_A(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Signal_1_B(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Signal_1_C(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Signal_2_A(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Signal_2_B(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Signal_2_C(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : UP_DOWN(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : USB_VDD(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : VOLTAGE_SENSE(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC:vRef_2\

Analog Placement phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_4529 {
    dsm_0_vplus
  }
  Net: Net_6408 {
    p0_5
  }
  Net: Net_6409 {
    p0_6
  }
  Net: Net_4100 {
    p0_7
  }
  Net: Net_6415 {
    p0_3
  }
  Net: Net_6398 {
    p0_4
  }
  Net: Net_6410 {
    p0_0
  }
  Net: Net_6411 {
    p0_1
  }
  Net: \ADC:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC:Net_244\ {
    common_vssa
  }
  Net: \ADC:Net_35\ {
  }
  Net: \ADC:Net_249\ {
  }
  Net: \ADC:Net_257\ {
  }
  Net: \ADC:Net_109\ {
  }
  Net: \ADC:Net_34\ {
  }
  Net: AmuxNet::AMuxHw {
    dsm_0_vplus
    agl4_x_dsm_0_vplus
    agl4
    agl4_x_p0_0
    agl5_x_dsm_0_vplus
    agl5
    agl5_x_p0_5
    agl6_x_dsm_0_vplus
    agl6
    agl6_x_p0_6
    agl7_x_dsm_0_vplus
    agl7
    agl7_x_p0_7
    agl7_x_p0_3
    agl4_x_p0_4
    agl5_x_p0_1
    p0_0
    p0_5
    p0_6
    p0_7
    p0_3
    p0_4
    p0_1
  }
  Net: AmuxNet::\ADC:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  dsm_0_vplus                                      -> Net_4529
  p0_5                                             -> Net_6408
  p0_6                                             -> Net_6409
  p0_7                                             -> Net_4100
  p0_3                                             -> Net_6415
  p0_4                                             -> Net_6398
  p0_0                                             -> Net_6410
  p0_1                                             -> Net_6411
  dsm_0_vminus                                     -> \ADC:Net_20\
  common_vssa                                      -> \ADC:Net_244\
  agl4_x_dsm_0_vplus                               -> AmuxNet::AMuxHw
  agl4                                             -> AmuxNet::AMuxHw
  agl4_x_p0_0                                      -> AmuxNet::AMuxHw
  agl5_x_dsm_0_vplus                               -> AmuxNet::AMuxHw
  agl5                                             -> AmuxNet::AMuxHw
  agl5_x_p0_5                                      -> AmuxNet::AMuxHw
  agl6_x_dsm_0_vplus                               -> AmuxNet::AMuxHw
  agl6                                             -> AmuxNet::AMuxHw
  agl6_x_p0_6                                      -> AmuxNet::AMuxHw
  agl7_x_dsm_0_vplus                               -> AmuxNet::AMuxHw
  agl7                                             -> AmuxNet::AMuxHw
  agl7_x_p0_7                                      -> AmuxNet::AMuxHw
  agl7_x_p0_3                                      -> AmuxNet::AMuxHw
  agl4_x_p0_4                                      -> AmuxNet::AMuxHw
  agl5_x_p0_1                                      -> AmuxNet::AMuxHw
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC:AMux\
}
Mux Info {
  Mux: AMuxHw {
     Mouth: Net_4529
     Guts:  AmuxNet::AMuxHw
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_6408
      Outer: agl5_x_p0_5
      Inner: __open__
      Path {
        p0_5
        agl5_x_p0_5
        agl5
        agl5_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_6409
      Outer: agl6_x_p0_6
      Inner: agl6_x_dsm_0_vplus
      Path {
        p0_6
        agl6_x_p0_6
        agl6
        agl6_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_4100
      Outer: agl7_x_p0_7
      Inner: __open__
      Path {
        p0_7
        agl7_x_p0_7
        agl7
        agl7_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 3 {
      Net:   Net_6415
      Outer: agl7_x_p0_3
      Inner: __open__
      Path {
        p0_3
        agl7_x_p0_3
        agl7
        agl7_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 4 {
      Net:   Net_6398
      Outer: agl4_x_p0_4
      Inner: __open__
      Path {
        p0_4
        agl4_x_p0_4
        agl4
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 5 {
      Net:   Net_6410
      Outer: agl4_x_p0_0
      Inner: __open__
      Path {
        p0_0
        agl4_x_p0_0
        agl4
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 6 {
      Net:   Net_6411
      Outer: agl5_x_p0_1
      Inner: __open__
      Path {
        p0_1
        agl5_x_p0_1
        agl5
        agl5_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
  }
  Mux: \ADC:AMux\ {
     Mouth: \ADC:Net_20\
     Guts:  AmuxNet::\ADC:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.338ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   33 :   15 :   48 :  68.75%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.12
                   Pterms :            3.30
               Macrocells :            1.97
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.215ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 794, final cost is 794 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :       5.38 :       2.71
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\MY_TIMER:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MY_TIMER:TimerUDB:control_7\ * \MY_TIMER:TimerUDB:per_zero\
        );
        Output = \MY_TIMER:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\MY_TIMER:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \MY_TIMER:TimerUDB:control_7\ ,
        cs_addr_0 => \MY_TIMER:TimerUDB:per_zero\ ,
        z0_comb => \MY_TIMER:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \MY_TIMER:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \MY_TIMER:TimerUDB:status_2\ ,
        chain_in => \MY_TIMER:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \MY_TIMER:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\MY_TIMER:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_10 ,
        status_3 => \MY_TIMER:TimerUDB:status_3\ ,
        status_2 => \MY_TIMER:TimerUDB:status_2\ ,
        status_0 => \MY_TIMER:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_10 ,
        control_7 => \MY_TIMER:TimerUDB:control_7\ ,
        control_6 => \MY_TIMER:TimerUDB:control_6\ ,
        control_5 => \MY_TIMER:TimerUDB:control_5\ ,
        control_4 => \MY_TIMER:TimerUDB:control_4\ ,
        control_3 => \MY_TIMER:TimerUDB:control_3\ ,
        control_2 => \MY_TIMER:TimerUDB:control_2\ ,
        control_1 => \MY_TIMER:TimerUDB:control_1\ ,
        control_0 => \MY_TIMER:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_MOTORS:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3377) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTORS:PWMUDB:control_7\
        );
        Output = \PWM_MOTORS:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_3086, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3377) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp1_eq\
            + \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp1_less\
        );
        Output = Net_3086 (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\MY_TIMER:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \MY_TIMER:TimerUDB:control_7\ ,
        cs_addr_0 => \MY_TIMER:TimerUDB:per_zero\ ,
        chain_in => \MY_TIMER:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \MY_TIMER:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \MY_TIMER:TimerUDB:sT24:timerdp:u0\
    Next in chain : \MY_TIMER:TimerUDB:sT24:timerdp:u2\

controlcell: Name =\PWM_MOTORS:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_3377 ,
        control_7 => \PWM_MOTORS:PWMUDB:control_7\ ,
        control_6 => \PWM_MOTORS:PWMUDB:control_6\ ,
        control_5 => \PWM_MOTORS:PWMUDB:control_5\ ,
        control_4 => \PWM_MOTORS:PWMUDB:control_4\ ,
        control_3 => \PWM_MOTORS:PWMUDB:control_3\ ,
        control_2 => \PWM_MOTORS:PWMUDB:control_2\ ,
        control_1 => \PWM_MOTORS:PWMUDB:control_1\ ,
        control_0 => \PWM_MOTORS:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_3474, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3377) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp2_eq\
            + \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp2_less\
        );
        Output = Net_3474 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_3377 ,
        cs_addr_2 => \PWM_MOTORS:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_MOTORS:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_MOTORS:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_MOTORS:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_MOTORS:PWMUDB:tc_i\ ,
        ce1_comb => \PWM_MOTORS:PWMUDB:cmp2_eq\ ,
        cl1_comb => \PWM_MOTORS:PWMUDB:cmp2_less\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\WATCHDOG_REFRESH:Sync:ctrl_reg\
    PORT MAP (
        clock => Net_6285 ,
        control_7 => \WATCHDOG_REFRESH:control_7\ ,
        control_6 => \WATCHDOG_REFRESH:control_6\ ,
        control_5 => \WATCHDOG_REFRESH:control_5\ ,
        control_4 => \WATCHDOG_REFRESH:control_4\ ,
        control_3 => \WATCHDOG_REFRESH:control_3\ ,
        control_2 => \WATCHDOG_REFRESH:control_2\ ,
        control_1 => \WATCHDOG_REFRESH:control_1\ ,
        control_0 => Net_6357 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000001"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_6183, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_6322 * !Net_6357
        );
        Output = Net_6183 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
        route_si => Net_6436 ,
        f1_load => cydff_2 ,
        chain_out => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry0\ ,
        clk_en => Net_1592 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000001000000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_1592)
    Next in chain : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\

controlcell: Name =\WATCHDOG_ENABLER:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \WATCHDOG_ENABLER:control_7\ ,
        control_6 => \WATCHDOG_ENABLER:control_6\ ,
        control_5 => \WATCHDOG_ENABLER:control_5\ ,
        control_4 => \WATCHDOG_ENABLER:control_4\ ,
        control_3 => \WATCHDOG_ENABLER:control_3\ ,
        control_2 => \WATCHDOG_ENABLER:control_2\ ,
        control_1 => \WATCHDOG_ENABLER:control_1\ ,
        control_0 => Net_6322 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =\Sync:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => Net_3136 ,
        out => Net_3143 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_3018, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_3018 * !Net_3233
            + Net_3143 * !Net_3233
        );
        Output = Net_3018 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
        route_si => Net_1060_SYNCOUT ,
        f1_load => cydff_2 ,
        chain_out => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry0\ ,
        clk_en => Net_1592 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000001000000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_1592)
    Next in chain : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\

statuscell: Name =\FF_STATUS:sts:sts_reg\
    PORT MAP (
        status_0 => Net_3018 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\RESET_FF:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \RESET_FF:control_7\ ,
        control_6 => \RESET_FF:control_6\ ,
        control_5 => \RESET_FF:control_5\ ,
        control_4 => \RESET_FF:control_4\ ,
        control_3 => \RESET_FF:control_3\ ,
        control_2 => \RESET_FF:control_2\ ,
        control_1 => \RESET_FF:control_1\ ,
        control_0 => Net_3233 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,5)] contents:
datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
        route_si => Net_1060_SYNCOUT ,
        f1_load => cydff_2 ,
        chain_in => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry0\ ,
        chain_out => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry1\ ,
        clk_en => Net_1592 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000001000100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_1592)
    Previous in chain : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\
    Next in chain : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\

controlcell: Name =\FTDI_ENABLE_REG:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \FTDI_ENABLE_REG:control_7\ ,
        control_6 => \FTDI_ENABLE_REG:control_6\ ,
        control_5 => \FTDI_ENABLE_REG:control_5\ ,
        control_4 => \FTDI_ENABLE_REG:control_4\ ,
        control_3 => \FTDI_ENABLE_REG:control_3\ ,
        control_2 => \FTDI_ENABLE_REG:control_2\ ,
        control_1 => \FTDI_ENABLE_REG:control_1\ ,
        control_0 => Net_2214 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,0)] contents:
statuscell: Name =\ADC_STATUS:sts:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_0 => Net_4716 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\LED_REG:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LED_REG:control_7\ ,
        control_6 => \LED_REG:control_6\ ,
        control_5 => \LED_REG:control_5\ ,
        control_4 => \LED_REG:control_4\ ,
        control_3 => \LED_REG:control_3\ ,
        control_2 => \LED_REG:control_2\ ,
        control_1 => \LED_REG:control_1\ ,
        control_0 => Net_6422 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_3389, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3545 * Net_3086
        );
        Output = Net_3389 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_3390, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3545 * Net_3086
        );
        Output = Net_3390 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\MY_TIMER:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \MY_TIMER:TimerUDB:control_7\ ,
        cs_addr_0 => \MY_TIMER:TimerUDB:per_zero\ ,
        chain_out => \MY_TIMER:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \MY_TIMER:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\MOTOR_DIR:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MOTOR_DIR:control_7\ ,
        control_6 => \MOTOR_DIR:control_6\ ,
        control_5 => \MOTOR_DIR:control_5\ ,
        control_4 => \MOTOR_DIR:control_4\ ,
        control_3 => \MOTOR_DIR:control_3\ ,
        control_2 => \MOTOR_DIR:control_2\ ,
        control_1 => Net_3096 ,
        control_0 => Net_3545 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_3387, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3474 * !Net_3096
        );
        Output = Net_3387 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_3388, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3474 * Net_3096
        );
        Output = Net_3388 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
        route_si => Net_6443 ,
        f1_load => cydff_2 ,
        f0_bus_stat_comb => \SHIFTREG_ENC_3:bSR:status_4\ ,
        f0_blk_stat_comb => \SHIFTREG_ENC_3:bSR:status_3\ ,
        f1_bus_stat_comb => \SHIFTREG_ENC_3:bSR:status_6\ ,
        f1_blk_stat_comb => \SHIFTREG_ENC_3:bSR:status_5\ ,
        chain_in => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry1\ ,
        clk_en => Net_1592 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000101000100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_1592)
    Previous in chain : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\

statusicell: Name =\SHIFTREG_ENC_3:bSR:StsReg\
    PORT MAP (
        clock => Net_1308 ,
        status_6 => \SHIFTREG_ENC_3:bSR:status_6\ ,
        status_5 => \SHIFTREG_ENC_3:bSR:status_5\ ,
        status_4 => \SHIFTREG_ENC_3:bSR:status_4\ ,
        status_3 => \SHIFTREG_ENC_3:bSR:status_3\ ,
        status_1 => cydff_2 ,
        clk_en => Net_1592 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_1592)

controlcell: Name =\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_1308 ,
        control_7 => \SHIFTREG_ENC_3:bSR:control_7\ ,
        control_6 => \SHIFTREG_ENC_3:bSR:control_6\ ,
        control_5 => \SHIFTREG_ENC_3:bSR:control_5\ ,
        control_4 => \SHIFTREG_ENC_3:bSR:control_4\ ,
        control_3 => \SHIFTREG_ENC_3:bSR:control_3\ ,
        control_2 => \SHIFTREG_ENC_3:bSR:control_2\ ,
        control_1 => \SHIFTREG_ENC_3:bSR:control_1\ ,
        control_0 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
        clk_en => Net_1592 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_1592)

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1592, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_1592 (fanout=24)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
        route_si => Net_6436 ,
        f1_load => cydff_2 ,
        chain_in => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry0\ ,
        chain_out => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry1\ ,
        clk_en => Net_1592 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000001000100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_1592)
    Previous in chain : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\
    Next in chain : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\

controlcell: Name =\RS485_CTS:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \RS485_CTS:control_7\ ,
        control_6 => \RS485_CTS:control_6\ ,
        control_5 => \RS485_CTS:control_5\ ,
        control_4 => \RS485_CTS:control_4\ ,
        control_3 => \RS485_CTS:control_3\ ,
        control_2 => \RS485_CTS:control_2\ ,
        control_1 => \RS485_CTS:control_1\ ,
        control_0 => Net_2311 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =Signal_1_C(0)_SYNC
    PORT MAP (
        in => Net_1060 ,
        out => Net_1060_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\Sync_ADC:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => Net_5118 ,
        out => Net_6417 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
        route_si => Net_6436 ,
        f1_load => cydff_2 ,
        f0_bus_stat_comb => \SHIFTREG_ENC_1:bSR:status_4\ ,
        f0_blk_stat_comb => \SHIFTREG_ENC_1:bSR:status_3\ ,
        f1_bus_stat_comb => \SHIFTREG_ENC_1:bSR:status_6\ ,
        f1_blk_stat_comb => \SHIFTREG_ENC_1:bSR:status_5\ ,
        chain_in => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry1\ ,
        clk_en => Net_1592 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000101000100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_1592)
    Previous in chain : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\

statusicell: Name =\SHIFTREG_ENC_1:bSR:StsReg\
    PORT MAP (
        clock => Net_1308 ,
        status_6 => \SHIFTREG_ENC_1:bSR:status_6\ ,
        status_5 => \SHIFTREG_ENC_1:bSR:status_5\ ,
        status_4 => \SHIFTREG_ENC_1:bSR:status_4\ ,
        status_3 => \SHIFTREG_ENC_1:bSR:status_3\ ,
        status_1 => cydff_2 ,
        clk_en => Net_1592 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_1592)

controlcell: Name =\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_1308 ,
        control_7 => \SHIFTREG_ENC_1:bSR:control_7\ ,
        control_6 => \SHIFTREG_ENC_1:bSR:control_6\ ,
        control_5 => \SHIFTREG_ENC_1:bSR:control_5\ ,
        control_4 => \SHIFTREG_ENC_1:bSR:control_4\ ,
        control_3 => \SHIFTREG_ENC_1:bSR:control_3\ ,
        control_2 => \SHIFTREG_ENC_1:bSR:control_2\ ,
        control_1 => \SHIFTREG_ENC_1:bSR:control_1\ ,
        control_0 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
        clk_en => Net_1592 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_1592)

UDB [UDB=(1,5)] contents:
datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
        route_si => Net_1060_SYNCOUT ,
        f1_load => cydff_2 ,
        so_comb => Net_6436 ,
        f0_bus_stat_comb => \SHIFTREG_ENC_2:bSR:status_4\ ,
        f0_blk_stat_comb => \SHIFTREG_ENC_2:bSR:status_3\ ,
        f1_bus_stat_comb => \SHIFTREG_ENC_2:bSR:status_6\ ,
        f1_blk_stat_comb => \SHIFTREG_ENC_2:bSR:status_5\ ,
        chain_in => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry1\ ,
        clk_en => Net_1592 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000101000100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_1592)
    Previous in chain : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\

statusicell: Name =\SHIFTREG_ENC_2:bSR:StsReg\
    PORT MAP (
        clock => Net_1308 ,
        status_6 => \SHIFTREG_ENC_2:bSR:status_6\ ,
        status_5 => \SHIFTREG_ENC_2:bSR:status_5\ ,
        status_4 => \SHIFTREG_ENC_2:bSR:status_4\ ,
        status_3 => \SHIFTREG_ENC_2:bSR:status_3\ ,
        status_1 => cydff_2 ,
        clk_en => Net_1592 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_1592)

controlcell: Name =\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_1308 ,
        control_7 => \SHIFTREG_ENC_2:bSR:control_7\ ,
        control_6 => \SHIFTREG_ENC_2:bSR:control_6\ ,
        control_5 => \SHIFTREG_ENC_2:bSR:control_5\ ,
        control_4 => \SHIFTREG_ENC_2:bSR:control_4\ ,
        control_3 => \SHIFTREG_ENC_2:bSR:control_3\ ,
        control_2 => \SHIFTREG_ENC_2:bSR:control_2\ ,
        control_1 => \SHIFTREG_ENC_2:bSR:control_1\ ,
        control_0 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
        clk_en => Net_1592 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_1592)

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_6020, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = Net_6020 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2450, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2814
        );
        Output = Net_2450 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2437, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2815
        );
        Output = Net_2437 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:txn\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_1\ * 
              !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\ * 
              !\UART_RS485:BUART:tx_counter_dp\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_RS485:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2627, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:txn\
        );
        Output = Net_2627 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_4:bSR:ctrl_clk_enable\ ,
        route_si => Net_1341_SYNCOUT ,
        f1_load => cydff_2 ,
        chain_out => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:carry0\ ,
        clk_en => Net_1592 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000001000000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_1592)
    Next in chain : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\

controlcell: Name =\MOTOR_ON_OFF:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MOTOR_ON_OFF:control_7\ ,
        control_6 => \MOTOR_ON_OFF:control_6\ ,
        control_5 => \MOTOR_ON_OFF:control_5\ ,
        control_4 => \MOTOR_ON_OFF:control_4\ ,
        control_3 => \MOTOR_ON_OFF:control_3\ ,
        control_2 => \MOTOR_ON_OFF:control_2\ ,
        control_1 => Net_2815 ,
        control_0 => Net_2814 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =Signal_2_C(0)_SYNC
    PORT MAP (
        in => Net_1341 ,
        out => Net_1341_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              !\UART_RS485:BUART:tx_fifo_empty\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_fifo_empty\ * 
              !\UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_0\ (fanout=9)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_5507, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_6417 * Net_5507
            + !Net_6417 * Net_4627
        );
        Output = Net_5507 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=cy_srff_3, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_5460 * Net_4627
            + !Net_5460 * cy_srff_3
        );
        Output = cy_srff_3 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_RS485:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_2 => \UART_RS485:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_RS485:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_RS485:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_RS485:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_RS485:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\ADC_SOC:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \ADC_SOC:control_7\ ,
        control_6 => \ADC_SOC:control_6\ ,
        control_5 => \ADC_SOC:control_5\ ,
        control_4 => \ADC_SOC:control_4\ ,
        control_3 => \ADC_SOC:control_3\ ,
        control_2 => \ADC_SOC:control_2\ ,
        control_1 => \ADC_SOC:control_1\ ,
        control_0 => Net_4627 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1592
        );
        Output = \COUNTER_ENC:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:control_7\ * 
              !\COUNTER_ENC:CounterUDB:count_stored_i\ * Net_1592
        );
        Output = \COUNTER_ENC:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=5, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_5190_2, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_6417)
        Main Equation            : 2 pterms
        (
              Net_6417 * !Net_5460 * Net_5190_1 * Net_5190_0
            + Net_5190_2 * Net_5460
        );
        Output = Net_5190_2 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_5460, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_2 * Net_5190_1 * !Net_5190_0
        );
        Output = Net_5460 (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=Net_5190_1, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_6417)
        Main Equation            : 2 pterms
        (
              Net_6417 * !Net_5460 * Net_5190_0
            + Net_5460 * Net_5190_1
        );
        Output = Net_5190_1 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_5190_0, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_6417)
        Main Equation            : 2 pterms
        (
              !Net_6417 * !Net_5460 * Net_5190_0
            + Net_6417 * !Net_5460 * !Net_5190_0
        );
        Output = Net_5190_0 (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
        route_si => Net_6443 ,
        f1_load => cydff_2 ,
        chain_in => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry0\ ,
        chain_out => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry1\ ,
        clk_en => Net_1592 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000001000100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_1592)
    Previous in chain : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\
    Next in chain : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\

controlcell: Name =\COUNTER_ENC:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1308 ,
        control_7 => \COUNTER_ENC:CounterUDB:control_7\ ,
        control_6 => \COUNTER_ENC:CounterUDB:control_6\ ,
        control_5 => \COUNTER_ENC:CounterUDB:control_5\ ,
        control_4 => \COUNTER_ENC:CounterUDB:control_4\ ,
        control_3 => \COUNTER_ENC:CounterUDB:control_3\ ,
        control_2 => \COUNTER_ENC:CounterUDB:control_2\ ,
        control_1 => \COUNTER_ENC:CounterUDB:control_1\ ,
        control_0 => \COUNTER_ENC:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\ * 
              !\COUNTER_ENC:CounterUDB:prevCompare\
        );
        Output = \COUNTER_ENC:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=cydff_2, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\COUNTER_ENC:CounterUDB:overflow_reg_i\ * 
              !\COUNTER_ENC:CounterUDB:prevCompare\
        );
        Output = cydff_2 (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:per_equal\ * 
              !\COUNTER_ENC:CounterUDB:overflow_reg_i\
        );
        Output = \COUNTER_ENC:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:per_equal\
        );
        Output = \COUNTER_ENC:CounterUDB:overflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\
        );
        Output = \COUNTER_ENC:CounterUDB:prevCompare\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_824 * !\COUNTER_ENC:CounterUDB:per_equal\
        );
        Output = \COUNTER_ENC:CounterUDB:reload\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \COUNTER_ENC:CounterUDB:count_enable\ ,
        cs_addr_0 => \COUNTER_ENC:CounterUDB:reload\ ,
        ce0_comb => \COUNTER_ENC:CounterUDB:per_equal\ ,
        z0_comb => \COUNTER_ENC:CounterUDB:status_1\ ,
        ce1_comb => \COUNTER_ENC:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \COUNTER_ENC:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \COUNTER_ENC:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_824 ,
        clock => Net_1308 ,
        status_6 => \COUNTER_ENC:CounterUDB:status_6\ ,
        status_5 => \COUNTER_ENC:CounterUDB:status_5\ ,
        status_2 => \COUNTER_ENC:CounterUDB:status_2\ ,
        status_1 => \COUNTER_ENC:CounterUDB:status_1\ ,
        status_0 => \COUNTER_ENC:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RESET_COUNTERS:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \RESET_COUNTERS:control_7\ ,
        control_6 => \RESET_COUNTERS:control_6\ ,
        control_5 => \RESET_COUNTERS:control_5\ ,
        control_4 => \RESET_COUNTERS:control_4\ ,
        control_3 => \RESET_COUNTERS:control_3\ ,
        control_2 => \RESET_COUNTERS:control_2\ ,
        control_1 => \RESET_COUNTERS:control_1\ ,
        control_0 => Net_824 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_state_3\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_fifonotempty\ * 
              \UART_RS485:BUART:rx_state_stop1_reg\
        );
        Output = \UART_RS485:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:rx_status_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
        );
        Output = \UART_RS485:BUART:rx_status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_RS485:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_124 ,
        status_5 => \UART_RS485:BUART:rx_status_5\ ,
        status_4 => \UART_RS485:BUART:rx_status_4\ ,
        status_3 => \UART_RS485:BUART:rx_status_3\ ,
        status_1 => \UART_RS485:BUART:rx_status_1\ ,
        interrupt => Net_6117 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + \UART_RS485:BUART:rx_state_2_split\
        );
        Output = \UART_RS485:BUART:rx_state_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_load_fifo\ * 
              \UART_RS485:BUART:rx_fifofull\
        );
        Output = \UART_RS485:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_1\ (fanout=12)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_state_2_split\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_last\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_RS485:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_2 => \UART_RS485:BUART:rx_state_1\ ,
        cs_addr_1 => \UART_RS485:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_RS485:BUART:rx_bitclk_enable\ ,
        route_si => Net_6196_SYNCOUT ,
        f0_load => \UART_RS485:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_RS485:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_RS485:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =RS485_RX(0)_SYNC
    PORT MAP (
        in => Net_6196 ,
        out => Net_6196_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_2\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_1\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_4:bSR:ctrl_clk_enable\ ,
        route_si => Net_1341_SYNCOUT ,
        f1_load => cydff_2 ,
        chain_in => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:carry0\ ,
        chain_out => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:carry1\ ,
        clk_en => Net_1592 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000001000100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_1592)
    Previous in chain : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\
    Next in chain : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\

controlcell: Name =\SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_1308 ,
        control_7 => \SHIFTREG_ENC_4:bSR:control_7\ ,
        control_6 => \SHIFTREG_ENC_4:bSR:control_6\ ,
        control_5 => \SHIFTREG_ENC_4:bSR:control_5\ ,
        control_4 => \SHIFTREG_ENC_4:bSR:control_4\ ,
        control_3 => \SHIFTREG_ENC_4:bSR:control_3\ ,
        control_2 => \SHIFTREG_ENC_4:bSR:control_2\ ,
        control_1 => \SHIFTREG_ENC_4:bSR:control_1\ ,
        control_0 => \SHIFTREG_ENC_4:bSR:ctrl_clk_enable\ ,
        clk_en => Net_1592 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_1592)

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_Decoder_one_hot_3, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_2 * 
              AMuxHw_Decoder_old_id_1 * AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_Decoder_one_hot_0, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_2 * 
              !AMuxHw_Decoder_old_id_1 * !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_4:bSR:ctrl_clk_enable\ ,
        route_si => Net_1341_SYNCOUT ,
        f1_load => cydff_2 ,
        so_comb => Net_6443 ,
        f0_bus_stat_comb => \SHIFTREG_ENC_4:bSR:status_4\ ,
        f0_blk_stat_comb => \SHIFTREG_ENC_4:bSR:status_3\ ,
        f1_bus_stat_comb => \SHIFTREG_ENC_4:bSR:status_6\ ,
        f1_blk_stat_comb => \SHIFTREG_ENC_4:bSR:status_5\ ,
        chain_in => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:carry1\ ,
        clk_en => Net_1592 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000101000100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_1592)
    Previous in chain : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\

statusicell: Name =\SHIFTREG_ENC_4:bSR:StsReg\
    PORT MAP (
        clock => Net_1308 ,
        status_6 => \SHIFTREG_ENC_4:bSR:status_6\ ,
        status_5 => \SHIFTREG_ENC_4:bSR:status_5\ ,
        status_4 => \SHIFTREG_ENC_4:bSR:status_4\ ,
        status_3 => \SHIFTREG_ENC_4:bSR:status_3\ ,
        status_1 => cydff_2 ,
        clk_en => Net_1592 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_1592)

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_Decoder_is_active, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !Net_5190_2 * AMuxHw_Decoder_old_id_2
            + Net_5190_2 * !AMuxHw_Decoder_old_id_2
            + !Net_5190_1 * AMuxHw_Decoder_old_id_1
            + Net_5190_1 * !AMuxHw_Decoder_old_id_1
            + !Net_5190_0 * AMuxHw_Decoder_old_id_0
            + Net_5190_0 * !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_is_active (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=AMuxHw_Decoder_old_id_1, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_1
        );
        Output = AMuxHw_Decoder_old_id_1 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=AMuxHw_Decoder_old_id_0, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_0
        );
        Output = AMuxHw_Decoder_old_id_0 (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_fifo_notfull\
        );
        Output = \UART_RS485:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
        route_si => Net_6443 ,
        f1_load => cydff_2 ,
        chain_out => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry0\ ,
        clk_en => Net_1592 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000001000000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_1592)
    Next in chain : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\

statusicell: Name =\UART_RS485:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_124 ,
        status_3 => \UART_RS485:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_RS485:BUART:tx_status_2\ ,
        status_1 => \UART_RS485:BUART:tx_fifo_empty\ ,
        status_0 => \UART_RS485:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_Decoder_old_id_2, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_2
        );
        Output = AMuxHw_Decoder_old_id_2 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=AMuxHw_Decoder_one_hot_2, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_2 * 
              AMuxHw_Decoder_old_id_1 * !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=AMuxHw_Decoder_one_hot_6, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * AMuxHw_Decoder_old_id_2 * 
              AMuxHw_Decoder_old_id_1 * !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_6 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_Decoder_one_hot_4, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * AMuxHw_Decoder_old_id_2 * 
              !AMuxHw_Decoder_old_id_1 * !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=AMuxHw_Decoder_one_hot_1, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_2 * 
              !AMuxHw_Decoder_old_id_1 * AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=AMuxHw_Decoder_one_hot_5, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * AMuxHw_Decoder_old_id_2 * 
              !AMuxHw_Decoder_old_id_1 * AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_5 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_0 => \UART_RS485:BUART:counter_load_not\ ,
        ce0_reg => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_RS485:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ZERO__, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_count_2\ * !\UART_RS485:BUART:rx_count_1\ * 
              !\UART_RS485:BUART:rx_count_0\
        );
        Output = \UART_RS485:BUART:rx_bitclk_enable\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_RS485:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_124 ,
        load => \UART_RS485:BUART:rx_counter_load\ ,
        count_6 => \UART_RS485:BUART:rx_count_6\ ,
        count_5 => \UART_RS485:BUART:rx_count_5\ ,
        count_4 => \UART_RS485:BUART:rx_count_4\ ,
        count_3 => \UART_RS485:BUART:rx_count_3\ ,
        count_2 => \UART_RS485:BUART:rx_count_2\ ,
        count_1 => \UART_RS485:BUART:rx_count_1\ ,
        count_0 => \UART_RS485:BUART:rx_count_0\ ,
        tc => \UART_RS485:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1101001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=1, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_break_detect\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_break_detect\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ISR_RS485_RX
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\UART_RS485:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =ISR_WATCHDOG
        PORT MAP (
            interrupt => Net_5984 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_5118 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(10)] 
    drqcell: Name =DMA
        PORT MAP (
            dmareq => Net_5118 ,
            termin => zero ,
            termout => Net_4716 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = UP_DOWN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => UP_DOWN(0)__PA ,
        analog_term => Net_6410 ,
        pad => UP_DOWN(0)_PAD ,
        input => AMuxHw_Decoder_one_hot_5 );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LEFT_RIGHT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LEFT_RIGHT(0)__PA ,
        analog_term => Net_6411 ,
        pad => LEFT_RIGHT(0)_PAD ,
        input => AMuxHw_Decoder_one_hot_6 );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        input => Net_6422 ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = EMG_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EMG_1(0)__PA ,
        analog_term => Net_6415 ,
        pad => EMG_1(0)_PAD ,
        input => AMuxHw_Decoder_one_hot_3 );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = EMG_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EMG_2(0)__PA ,
        analog_term => Net_6398 ,
        pad => EMG_2(0)_PAD ,
        input => AMuxHw_Decoder_one_hot_4 );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = VOLTAGE_SENSE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VOLTAGE_SENSE(0)__PA ,
        analog_term => Net_6408 ,
        pad => VOLTAGE_SENSE(0)_PAD ,
        input => AMuxHw_Decoder_one_hot_0 );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CURRENT_SENSE_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CURRENT_SENSE_1(0)__PA ,
        analog_term => Net_6409 ,
        pad => CURRENT_SENSE_1(0)_PAD ,
        input => AMuxHw_Decoder_one_hot_1 );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CURRENT_SENSE_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CURRENT_SENSE_2(0)__PA ,
        analog_term => Net_4100 ,
        pad => CURRENT_SENSE_2(0)_PAD ,
        input => AMuxHw_Decoder_one_hot_2 );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = MOTOR_1A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_1A(0)__PA ,
        input => Net_3390 ,
        pad => MOTOR_1A(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MOTOR_1B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_1B(0)__PA ,
        input => Net_3389 ,
        pad => MOTOR_1B(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = MOTOR_2A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_2A(0)__PA ,
        input => Net_3388 ,
        pad => MOTOR_2A(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = MOTOR_2B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_2B(0)__PA ,
        input => Net_3387 ,
        pad => MOTOR_2B(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MOTOR_EN(0)
    Attributes:
        Alias: M1
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 2
    PORT MAP (
        pa_out => MOTOR_EN(0)__PA ,
        input => Net_2450 ,
        pad => MOTOR_EN(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MOTOR_EN(1)
    Attributes:
        Alias: M2
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 2
    PORT MAP (
        pa_out => MOTOR_EN(1)__PA ,
        input => Net_2437 ,
        pad => MOTOR_EN(1)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Signal_2_C(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Signal_2_C(0)__PA ,
        fb => Net_1341 ,
        pad => Signal_2_C(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=3]: 
Pin : Name = FTDI_ENABLE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => FTDI_ENABLE(0)__PA ,
        input => Net_2214 ,
        pad => FTDI_ENABLE(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = USB_VDD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => USB_VDD(0)__PA ,
        input => Net_2311 ,
        pad => USB_VDD(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RS485_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS485_RX(0)__PA ,
        fb => Net_6196 ,
        pad => RS485_RX(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RS_485_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS_485_EN(0)__PA ,
        input => Net_6020 ,
        pad => RS_485_EN(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RS485_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS485_TX(0)__PA ,
        input => Net_2627 ,
        pad => RS485_TX(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = Signal_1_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Signal_1_A(0)__PA ,
        input => cydff_2 ,
        pad => Signal_1_A(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = Signal_2_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Signal_2_B(0)__PA ,
        input => Net_1592 ,
        pad => Signal_2_B(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Signal_2_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Signal_2_A(0)__PA ,
        input => cydff_2 ,
        pad => Signal_2_A(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Signal_1_C(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Signal_1_C(0)__PA ,
        fb => Net_1060 ,
        pad => Signal_1_C(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Signal_1_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Signal_1_B(0)__PA ,
        input => Net_1592 ,
        pad => Signal_1_B(0)_PAD );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_124 ,
            dclk_0 => Net_124_local ,
            dclk_glb_1 => \ADC:Net_93\ ,
            dclk_1 => \ADC:Net_93_local\ ,
            dclk_glb_2 => Net_6285 ,
            dclk_2 => Net_6285_local ,
            aclk_glb_0 => \ADC:Net_488\ ,
            aclk_0 => \ADC:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_488_adig\ ,
            clk_a_dig_0 => \ADC:Net_488_adig_local\ ,
            dclk_glb_3 => Net_3377 ,
            dclk_3 => Net_3377_local ,
            dclk_glb_4 => Net_10 ,
            dclk_4 => Net_10_local ,
            dclk_glb_5 => Net_1308 ,
            dclk_5 => Net_1308_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC:DSM\
        PORT MAP (
            aclock => \ADC:Net_488\ ,
            vplus => Net_4529 ,
            vminus => \ADC:Net_20\ ,
            reset_dec => \ADC:mod_reset\ ,
            extclk_cp_udb => \ADC:Net_93_local\ ,
            ext_pin_1 => \ADC:Net_249\ ,
            ext_pin_2 => \ADC:Net_257\ ,
            ext_vssa => \ADC:Net_109\ ,
            qtz_ref => \ADC:Net_34\ ,
            dec_clock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            dout_udb_7 => \ADC:Net_245_7\ ,
            dout_udb_6 => \ADC:Net_245_6\ ,
            dout_udb_5 => \ADC:Net_245_5\ ,
            dout_udb_4 => \ADC:Net_245_4\ ,
            dout_udb_3 => \ADC:Net_245_3\ ,
            dout_udb_2 => \ADC:Net_245_2\ ,
            dout_udb_1 => \ADC:Net_245_1\ ,
            dout_udb_0 => \ADC:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 12
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC:DEC\
        PORT MAP (
            aclock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            ext_start => Net_5507 ,
            modrst => \ADC:mod_reset\ ,
            interrupt => Net_5118 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PACER_TIMER:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => Net_3136 ,
            cmp => \PACER_TIMER:Net_261\ ,
            irq => \PACER_TIMER:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\WATCHDOG_COUNTER:CounterHW\
        PORT MAP (
            clock => Net_6285 ,
            enable => __ZERO__ ,
            timer_reset => Net_6183 ,
            tc => \WATCHDOG_COUNTER:Net_48\ ,
            cmp => \WATCHDOG_COUNTER:Net_54\ ,
            irq => Net_5984 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC:vRef_2\
        PORT MAP (
            vout => \ADC:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC:AMux\
        PORT MAP (
            muxin_1 => \ADC:Net_35\ ,
            muxin_0 => \ADC:Net_244\ ,
            vout => \ADC:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =AMuxHw
        PORT MAP (
            muxin_6 => Net_6411 ,
            muxin_5 => Net_6410 ,
            muxin_4 => Net_6398 ,
            muxin_3 => Net_6415 ,
            muxin_2 => Net_4100 ,
            muxin_1 => Net_6409 ,
            muxin_0 => Net_6408 ,
            vout => Net_4529 );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0000000"
            muxin_width = 7
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+-----------------------------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |         UP_DOWN(0) | In(AMuxHw_Decoder_one_hot_5), Analog(Net_6410)
     |   1 |     * |      NONE |      HI_Z_ANALOG |      LEFT_RIGHT(0) | In(AMuxHw_Decoder_one_hot_6), Analog(Net_6411)
     |   2 |     * |      NONE |      RES_PULL_UP |             LED(0) | In(Net_6422)
     |   3 |     * |      NONE |      HI_Z_ANALOG |           EMG_1(0) | In(AMuxHw_Decoder_one_hot_3), Analog(Net_6415)
     |   4 |     * |      NONE |      HI_Z_ANALOG |           EMG_2(0) | In(AMuxHw_Decoder_one_hot_4), Analog(Net_6398)
     |   5 |     * |      NONE |      HI_Z_ANALOG |   VOLTAGE_SENSE(0) | In(AMuxHw_Decoder_one_hot_0), Analog(Net_6408)
     |   6 |     * |      NONE |      HI_Z_ANALOG | CURRENT_SENSE_1(0) | In(AMuxHw_Decoder_one_hot_1), Analog(Net_6409)
     |   7 |     * |      NONE |      HI_Z_ANALOG | CURRENT_SENSE_2(0) | In(AMuxHw_Decoder_one_hot_2), Analog(Net_4100)
-----+-----+-------+-----------+------------------+--------------------+-----------------------------------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |        MOTOR_1A(0) | In(Net_3390)
     |   1 |     * |      NONE |         CMOS_OUT |        MOTOR_1B(0) | In(Net_3389)
     |   3 |     * |      NONE |         CMOS_OUT |        MOTOR_2A(0) | In(Net_3388)
     |   4 |     * |      NONE |         CMOS_OUT |        MOTOR_2B(0) | In(Net_3387)
     |   5 |     * |      NONE |         CMOS_OUT |        MOTOR_EN(0) | In(Net_2450)
     |   6 |     * |      NONE |         CMOS_OUT |        MOTOR_EN(1) | In(Net_2437)
     |   7 |     * |      NONE |      RES_PULL_UP |      Signal_2_C(0) | FB(Net_1341)
-----+-----+-------+-----------+------------------+--------------------+-----------------------------------------------
   2 |   3 |     * |      NONE |         CMOS_OUT |     FTDI_ENABLE(0) | In(Net_2214)
     |   4 |     * |      NONE |    RES_PULL_DOWN |         USB_VDD(0) | In(Net_2311)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |        RS485_RX(0) | FB(Net_6196)
     |   6 |     * |      NONE |         CMOS_OUT |       RS_485_EN(0) | In(Net_6020)
     |   7 |     * |      NONE |         CMOS_OUT |        RS485_TX(0) | In(Net_2627)
-----+-----+-------+-----------+------------------+--------------------+-----------------------------------------------
  12 |   2 |     * |      NONE |         CMOS_OUT |      Signal_1_A(0) | In(cydff_2)
-----+-----+-------+-----------+------------------+--------------------+-----------------------------------------------
  15 |   0 |     * |      NONE |         CMOS_OUT |      Signal_2_B(0) | In(Net_1592)
     |   1 |     * |      NONE |         CMOS_OUT |      Signal_2_A(0) | In(cydff_2)
     |   2 |     * |      NONE |      RES_PULL_UP |      Signal_1_C(0) | FB(Net_1060)
     |   3 |     * |      NONE |         CMOS_OUT |      Signal_1_B(0) | In(Net_1592)
-----------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 3s.092ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.776ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.238ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.066ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in firmware_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.765ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.253ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.825ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.862ms
API generation phase: Elapsed time ==> 2s.634ms
Dependency generation phase: Elapsed time ==> 0s.031ms
Cleanup phase: Elapsed time ==> 0s.000ms
