Classic Timing Analyzer report for PQP
Sat May 18 11:36:46 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                              ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------+-------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                             ; To                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------+-------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 21.936 ns                        ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[28]                ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 32.72 MHz ( period = 30.564 ns ) ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[6]       ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:MemDataReg|Saida[29] ; MuxALUSrcB:MuxALUSrcB|out[29] ; clock      ; clock    ; 857          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                  ;                               ;            ;          ; 857          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------+-------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 32.72 MHz ( period = 30.564 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 8.782 ns                ;
; N/A                                     ; 32.76 MHz ( period = 30.526 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 8.748 ns                ;
; N/A                                     ; 32.79 MHz ( period = 30.496 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 8.732 ns                ;
; N/A                                     ; 32.82 MHz ( period = 30.470 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 8.742 ns                ;
; N/A                                     ; 32.84 MHz ( period = 30.454 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 8.727 ns                ;
; N/A                                     ; 32.87 MHz ( period = 30.424 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 8.726 ns                ;
; N/A                                     ; 32.87 MHz ( period = 30.424 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 8.726 ns                ;
; N/A                                     ; 32.88 MHz ( period = 30.416 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 8.693 ns                ;
; N/A                                     ; 32.91 MHz ( period = 30.386 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 8.677 ns                ;
; N/A                                     ; 32.94 MHz ( period = 30.360 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 8.687 ns                ;
; N/A                                     ; 32.97 MHz ( period = 30.330 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 8.655 ns                ;
; N/A                                     ; 32.99 MHz ( period = 30.314 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 8.671 ns                ;
; N/A                                     ; 32.99 MHz ( period = 30.314 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 8.671 ns                ;
; N/A                                     ; 33.01 MHz ( period = 30.292 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 8.621 ns                ;
; N/A                                     ; 33.04 MHz ( period = 30.264 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 8.622 ns                ;
; N/A                                     ; 33.04 MHz ( period = 30.262 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 8.605 ns                ;
; N/A                                     ; 33.07 MHz ( period = 30.236 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 8.615 ns                ;
; N/A                                     ; 33.12 MHz ( period = 30.190 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 8.599 ns                ;
; N/A                                     ; 33.12 MHz ( period = 30.190 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 8.599 ns                ;
; N/A                                     ; 33.16 MHz ( period = 30.154 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 8.588 ns                ;
; N/A                                     ; 33.16 MHz ( period = 30.154 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 8.588 ns                ;
; N/A                                     ; 33.16 MHz ( period = 30.154 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 8.567 ns                ;
; N/A                                     ; 33.19 MHz ( period = 30.130 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 8.573 ns                ;
; N/A                                     ; 33.20 MHz ( period = 30.122 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 8.583 ns                ;
; N/A                                     ; 33.20 MHz ( period = 30.122 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 8.571 ns                ;
; N/A                                     ; 33.20 MHz ( period = 30.118 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 8.568 ns                ;
; N/A                                     ; 33.21 MHz ( period = 30.108 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 8.576 ns                ;
; N/A                                     ; 33.21 MHz ( period = 30.108 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 8.576 ns                ;
; N/A                                     ; 33.23 MHz ( period = 30.094 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 8.569 ns                ;
; N/A                                     ; 33.25 MHz ( period = 30.078 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 8.558 ns                ;
; N/A                                     ; 33.25 MHz ( period = 30.074 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 8.560 ns                ;
; N/A                                     ; 33.27 MHz ( period = 30.058 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 8.534 ns                ;
; N/A                                     ; 33.28 MHz ( period = 30.048 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 8.533 ns                ;
; N/A                                     ; 33.28 MHz ( period = 30.044 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 8.533 ns                ;
; N/A                                     ; 33.28 MHz ( period = 30.044 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 8.533 ns                ;
; N/A                                     ; 33.30 MHz ( period = 30.030 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 8.495 ns                ;
; N/A                                     ; 33.31 MHz ( period = 30.022 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 8.530 ns                ;
; N/A                                     ; 33.31 MHz ( period = 30.022 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 8.530 ns                ;
; N/A                                     ; 33.31 MHz ( period = 30.020 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 8.518 ns                ;
; N/A                                     ; 33.32 MHz ( period = 30.012 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 8.528 ns                ;
; N/A                                     ; 33.32 MHz ( period = 30.012 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 8.516 ns                ;
; N/A                                     ; 33.32 MHz ( period = 30.008 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 8.513 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.002 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 8.521 ns                ;
; N/A                                     ; 33.34 MHz ( period = 29.998 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 8.510 ns                ;
; N/A                                     ; 33.34 MHz ( period = 29.998 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 8.521 ns                ;
; N/A                                     ; 33.34 MHz ( period = 29.998 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 8.521 ns                ;
; N/A                                     ; 33.35 MHz ( period = 29.986 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 8.482 ns                ;
; N/A                                     ; 33.35 MHz ( period = 29.984 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 8.514 ns                ;
; N/A                                     ; 33.36 MHz ( period = 29.978 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 8.477 ns                ;
; N/A                                     ; 33.37 MHz ( period = 29.968 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 8.503 ns                ;
; N/A                                     ; 33.37 MHz ( period = 29.964 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 8.505 ns                ;
; N/A                                     ; 33.39 MHz ( period = 29.952 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 8.485 ns                ;
; N/A                                     ; 33.39 MHz ( period = 29.948 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 8.479 ns                ;
; N/A                                     ; 33.40 MHz ( period = 29.938 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 8.478 ns                ;
; N/A                                     ; 33.41 MHz ( period = 29.930 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 8.476 ns                ;
; N/A                                     ; 33.41 MHz ( period = 29.930 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 8.476 ns                ;
; N/A                                     ; 33.42 MHz ( period = 29.920 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 8.461 ns                ;
; N/A                                     ; 33.42 MHz ( period = 29.920 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 8.461 ns                ;
; N/A                                     ; 33.43 MHz ( period = 29.912 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 8.475 ns                ;
; N/A                                     ; 33.43 MHz ( period = 29.912 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 8.475 ns                ;
; N/A                                     ; 33.45 MHz ( period = 29.896 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 8.446 ns                ;
; N/A                                     ; 33.45 MHz ( period = 29.892 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 8.466 ns                ;
; N/A                                     ; 33.46 MHz ( period = 29.888 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 8.456 ns                ;
; N/A                                     ; 33.46 MHz ( period = 29.888 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 8.455 ns                ;
; N/A                                     ; 33.46 MHz ( period = 29.888 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 8.444 ns                ;
; N/A                                     ; 33.46 MHz ( period = 29.884 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 8.441 ns                ;
; N/A                                     ; 33.47 MHz ( period = 29.876 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 8.427 ns                ;
; N/A                                     ; 33.47 MHz ( period = 29.874 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 8.449 ns                ;
; N/A                                     ; 33.47 MHz ( period = 29.874 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 8.449 ns                ;
; N/A                                     ; 33.48 MHz ( period = 29.868 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 8.422 ns                ;
; N/A                                     ; 33.49 MHz ( period = 29.860 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 8.442 ns                ;
; N/A                                     ; 33.51 MHz ( period = 29.844 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 8.431 ns                ;
; N/A                                     ; 33.51 MHz ( period = 29.842 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 8.430 ns                ;
; N/A                                     ; 33.51 MHz ( period = 29.840 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 8.433 ns                ;
; N/A                                     ; 33.53 MHz ( period = 29.824 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 8.407 ns                ;
; N/A                                     ; 33.53 MHz ( period = 29.820 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 8.421 ns                ;
; N/A                                     ; 33.53 MHz ( period = 29.820 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 8.421 ns                ;
; N/A                                     ; 33.54 MHz ( period = 29.814 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 8.406 ns                ;
; N/A                                     ; 33.57 MHz ( period = 29.788 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 8.403 ns                ;
; N/A                                     ; 33.57 MHz ( period = 29.788 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 8.403 ns                ;
; N/A                                     ; 33.59 MHz ( period = 29.768 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 8.394 ns                ;
; N/A                                     ; 33.60 MHz ( period = 29.764 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 8.383 ns                ;
; N/A                                     ; 33.61 MHz ( period = 29.752 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 8.355 ns                ;
; N/A                                     ; 33.62 MHz ( period = 29.744 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 8.350 ns                ;
; N/A                                     ; 33.65 MHz ( period = 29.718 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 8.358 ns                ;
; N/A                                     ; 33.67 MHz ( period = 29.696 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 8.349 ns                ;
; N/A                                     ; 33.67 MHz ( period = 29.696 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 8.349 ns                ;
; N/A                                     ; 33.76 MHz ( period = 29.618 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 8.298 ns                ;
; N/A                                     ; 33.80 MHz ( period = 29.582 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 9.238 ns                ;
; N/A                                     ; 33.81 MHz ( period = 29.580 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 8.264 ns                ;
; N/A                                     ; 33.84 MHz ( period = 29.550 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 9.221 ns                ;
; N/A                                     ; 33.84 MHz ( period = 29.550 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 8.268 ns                ;
; N/A                                     ; 33.84 MHz ( period = 29.550 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 8.248 ns                ;
; N/A                                     ; 33.85 MHz ( period = 29.544 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 9.204 ns                ;
; N/A                                     ; 33.87 MHz ( period = 29.528 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 8.279 ns                ;
; N/A                                     ; 33.87 MHz ( period = 29.524 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 8.278 ns                ;
; N/A                                     ; 33.87 MHz ( period = 29.524 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 8.258 ns                ;
; N/A                                     ; 33.87 MHz ( period = 29.524 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 8.278 ns                ;
; N/A                                     ; 33.88 MHz ( period = 29.514 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 9.188 ns                ;
; N/A                                     ; 33.88 MHz ( period = 29.512 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 9.187 ns                ;
; N/A                                     ; 33.88 MHz ( period = 29.512 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 8.234 ns                ;
; N/A                                     ; 33.89 MHz ( period = 29.506 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 9.196 ns                ;
; N/A                                     ; 33.91 MHz ( period = 29.488 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 9.198 ns                ;
; N/A                                     ; 33.92 MHz ( period = 29.482 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 9.171 ns                ;
; N/A                                     ; 33.92 MHz ( period = 29.482 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 8.218 ns                ;
; N/A                                     ; 33.92 MHz ( period = 29.478 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 8.242 ns                ;
; N/A                                     ; 33.92 MHz ( period = 29.478 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 8.242 ns                ;
; N/A                                     ; 33.94 MHz ( period = 29.468 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 9.162 ns                ;
; N/A                                     ; 33.95 MHz ( period = 29.456 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 9.181 ns                ;
; N/A                                     ; 33.95 MHz ( period = 29.456 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 8.228 ns                ;
; N/A                                     ; 33.97 MHz ( period = 29.442 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 9.182 ns                ;
; N/A                                     ; 33.97 MHz ( period = 29.442 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 9.182 ns                ;
; N/A                                     ; 33.97 MHz ( period = 29.438 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 9.146 ns                ;
; N/A                                     ; 33.99 MHz ( period = 29.418 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 8.224 ns                ;
; N/A                                     ; 34.00 MHz ( period = 29.414 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 8.223 ns                ;
; N/A                                     ; 34.00 MHz ( period = 29.414 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 8.223 ns                ;
; N/A                                     ; 34.00 MHz ( period = 29.412 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 9.156 ns                ;
; N/A                                     ; 34.00 MHz ( period = 29.410 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 9.165 ns                ;
; N/A                                     ; 34.00 MHz ( period = 29.410 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 8.212 ns                ;
; N/A                                     ; 34.00 MHz ( period = 29.410 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 9.165 ns                ;
; N/A                                     ; 34.00 MHz ( period = 29.410 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 8.212 ns                ;
; N/A                                     ; 34.05 MHz ( period = 29.366 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 9.140 ns                ;
; N/A                                     ; 34.05 MHz ( period = 29.366 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 9.140 ns                ;
; N/A                                     ; 34.11 MHz ( period = 29.318 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 8.138 ns                ;
; N/A                                     ; 34.14 MHz ( period = 29.294 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 8.152 ns                ;
; N/A                                     ; 34.14 MHz ( period = 29.290 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 8.151 ns                ;
; N/A                                     ; 34.14 MHz ( period = 29.290 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 8.151 ns                ;
; N/A                                     ; 34.15 MHz ( period = 29.282 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 9.078 ns                ;
; N/A                                     ; 34.19 MHz ( period = 29.250 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 9.061 ns                ;
; N/A                                     ; 34.19 MHz ( period = 29.250 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 8.108 ns                ;
; N/A                                     ; 34.24 MHz ( period = 29.208 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 8.104 ns                ;
; N/A                                     ; 34.24 MHz ( period = 29.208 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 8.104 ns                ;
; N/A                                     ; 34.24 MHz ( period = 29.206 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 9.036 ns                ;
; N/A                                     ; 34.27 MHz ( period = 29.184 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 8.089 ns                ;
; N/A                                     ; 34.27 MHz ( period = 29.176 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 8.099 ns                ;
; N/A                                     ; 34.27 MHz ( period = 29.176 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 8.087 ns                ;
; N/A                                     ; 34.28 MHz ( period = 29.172 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 8.084 ns                ;
; N/A                                     ; 34.28 MHz ( period = 29.172 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 9.044 ns                ;
; N/A                                     ; 34.28 MHz ( period = 29.172 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 9.044 ns                ;
; N/A                                     ; 34.29 MHz ( period = 29.162 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 8.092 ns                ;
; N/A                                     ; 34.29 MHz ( period = 29.162 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 8.092 ns                ;
; N/A                                     ; 34.31 MHz ( period = 29.148 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 8.085 ns                ;
; N/A                                     ; 34.31 MHz ( period = 29.148 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 9.029 ns                ;
; N/A                                     ; 34.32 MHz ( period = 29.140 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 9.039 ns                ;
; N/A                                     ; 34.32 MHz ( period = 29.140 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 9.027 ns                ;
; N/A                                     ; 34.32 MHz ( period = 29.140 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 8.074 ns                ;
; N/A                                     ; 34.32 MHz ( period = 29.140 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 9.027 ns                ;
; N/A                                     ; 34.32 MHz ( period = 29.140 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 8.074 ns                ;
; N/A                                     ; 34.32 MHz ( period = 29.140 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 9.027 ns                ;
; N/A                                     ; 34.32 MHz ( period = 29.136 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 9.024 ns                ;
; N/A                                     ; 34.33 MHz ( period = 29.132 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 8.074 ns                ;
; N/A                                     ; 34.33 MHz ( period = 29.128 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 8.076 ns                ;
; N/A                                     ; 34.33 MHz ( period = 29.126 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 9.032 ns                ;
; N/A                                     ; 34.33 MHz ( period = 29.126 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 9.032 ns                ;
; N/A                                     ; 34.35 MHz ( period = 29.116 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 9.012 ns                ;
; N/A                                     ; 34.35 MHz ( period = 29.116 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 8.059 ns                ;
; N/A                                     ; 34.35 MHz ( period = 29.112 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 8.050 ns                ;
; N/A                                     ; 34.35 MHz ( period = 29.112 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 9.025 ns                ;
; N/A                                     ; 34.35 MHz ( period = 29.108 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 9.022 ns                ;
; N/A                                     ; 34.35 MHz ( period = 29.108 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 8.069 ns                ;
; N/A                                     ; 34.35 MHz ( period = 29.108 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 34.35 MHz ( period = 29.108 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 8.057 ns                ;
; N/A                                     ; 34.36 MHz ( period = 29.104 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 9.007 ns                ;
; N/A                                     ; 34.36 MHz ( period = 29.104 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 8.054 ns                ;
; N/A                                     ; 34.36 MHz ( period = 29.102 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 8.049 ns                ;
; N/A                                     ; 34.37 MHz ( period = 29.096 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 9.014 ns                ;
; N/A                                     ; 34.37 MHz ( period = 29.096 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 9.002 ns                ;
; N/A                                     ; 34.37 MHz ( period = 29.096 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 9.002 ns                ;
; N/A                                     ; 34.37 MHz ( period = 29.094 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 9.015 ns                ;
; N/A                                     ; 34.37 MHz ( period = 29.094 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 8.062 ns                ;
; N/A                                     ; 34.37 MHz ( period = 29.094 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 9.015 ns                ;
; N/A                                     ; 34.37 MHz ( period = 29.094 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 8.062 ns                ;
; N/A                                     ; 34.37 MHz ( period = 29.092 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 9.016 ns                ;
; N/A                                     ; 34.39 MHz ( period = 29.080 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 9.008 ns                ;
; N/A                                     ; 34.39 MHz ( period = 29.080 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 8.055 ns                ;
; N/A                                     ; 34.39 MHz ( period = 29.076 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 8.990 ns                ;
; N/A                                     ; 34.39 MHz ( period = 29.076 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 8.046 ns                ;
; N/A                                     ; 34.39 MHz ( period = 29.076 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 8.046 ns                ;
; N/A                                     ; 34.40 MHz ( period = 29.072 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 8.987 ns                ;
; N/A                                     ; 34.40 MHz ( period = 29.066 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 8.989 ns                ;
; N/A                                     ; 34.41 MHz ( period = 29.064 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 8.997 ns                ;
; N/A                                     ; 34.41 MHz ( period = 29.064 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 8.997 ns                ;
; N/A                                     ; 34.41 MHz ( period = 29.064 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 8.044 ns                ;
; N/A                                     ; 34.41 MHz ( period = 29.064 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[5]     ; Registrador:PC|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 8.019 ns                ;
; N/A                                     ; 34.41 MHz ( period = 29.064 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 8.985 ns                ;
; N/A                                     ; 34.41 MHz ( period = 29.060 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 8.999 ns                ;
; N/A                                     ; 34.41 MHz ( period = 29.060 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 8.046 ns                ;
; N/A                                     ; 34.41 MHz ( period = 29.060 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 34.42 MHz ( period = 29.056 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 8.037 ns                ;
; N/A                                     ; 34.42 MHz ( period = 29.052 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 8.026 ns                ;
; N/A                                     ; 34.42 MHz ( period = 29.050 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 8.990 ns                ;
; N/A                                     ; 34.42 MHz ( period = 29.050 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 8.990 ns                ;
; N/A                                     ; 34.43 MHz ( period = 29.044 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 8.973 ns                ;
; N/A                                     ; 34.43 MHz ( period = 29.044 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 8.020 ns                ;
; N/A                                     ; 34.44 MHz ( period = 29.040 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 8.986 ns                ;
; N/A                                     ; 34.44 MHz ( period = 29.040 ns )                    ; ControlUnit:ControlUnit|ALUOp[1] ; Registrador:PC|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 8.986 ns                ;
; N/A                                     ; 34.44 MHz ( period = 29.040 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 7.998 ns                ;
; N/A                                     ; 34.44 MHz ( period = 29.036 ns )                    ; ControlUnit:ControlUnit|ALUOp[0] ; Registrador:PC|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 8.983 ns                ;
; N/A                                     ; 34.44 MHz ( period = 29.034 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 8.972 ns                ;
; N/A                                     ; 34.44 MHz ( period = 29.034 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 8.019 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                               ;
+------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[29]                    ; MuxALUSrcB:MuxALUSrcB|out[29]                       ; clock      ; clock    ; None                       ; None                       ; 0.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[27]                    ; MuxALUSrcB:MuxALUSrcB|out[27]                       ; clock      ; clock    ; None                       ; None                       ; 0.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[11]         ; MuxALUSrcB:MuxALUSrcB|out[13]                       ; clock      ; clock    ; None                       ; None                       ; 0.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[31]                    ; MuxALUSrcB:MuxALUSrcB|out[31]                       ; clock      ; clock    ; None                       ; None                       ; 0.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[26]                             ; MuxALUSrcB:MuxALUSrcB|out[26]                       ; clock      ; clock    ; None                       ; None                       ; 0.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[13]         ; MuxALUSrcB:MuxALUSrcB|out[15]                       ; clock      ; clock    ; None                       ; None                       ; 0.911 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[21]                    ; MuxALUSrcB:MuxALUSrcB|out[21]                       ; clock      ; clock    ; None                       ; None                       ; 0.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[17]                    ; MuxALUSrcB:MuxALUSrcB|out[17]                       ; clock      ; clock    ; None                       ; None                       ; 1.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[15]                             ; MuxALUSrcB:MuxALUSrcB|out[15]                       ; clock      ; clock    ; None                       ; None                       ; 0.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[2]                     ; MuxALUSrcB:MuxALUSrcB|out[2]                        ; clock      ; clock    ; None                       ; None                       ; 1.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[15]         ; MuxALUSrcB:MuxALUSrcB|out[15]                       ; clock      ; clock    ; None                       ; None                       ; 1.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[26]                    ; MuxALUSrcB:MuxALUSrcB|out[26]                       ; clock      ; clock    ; None                       ; None                       ; 1.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                             ; MuxALUSrcB:MuxALUSrcB|out[27]                       ; clock      ; clock    ; None                       ; None                       ; 1.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[25]                    ; MuxALUSrcB:MuxALUSrcB|out[25]                       ; clock      ; clock    ; None                       ; None                       ; 1.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[27]                    ; MuxALUSrcA:MuxALUSrcA|out[27]                       ; clock      ; clock    ; None                       ; None                       ; 0.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[17]                    ; MuxALUSrcA:MuxALUSrcA|out[17]                       ; clock      ; clock    ; None                       ; None                       ; 0.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[18]                    ; MuxALUSrcB:MuxALUSrcB|out[18]                       ; clock      ; clock    ; None                       ; None                       ; 1.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[19]                    ; MuxALUSrcB:MuxALUSrcB|out[19]                       ; clock      ; clock    ; None                       ; None                       ; 1.149 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[10]         ; MuxALUSrcB:MuxALUSrcB|out[10]                       ; clock      ; clock    ; None                       ; None                       ; 1.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[11]                             ; MuxALUSrcB:MuxALUSrcB|out[11]                       ; clock      ; clock    ; None                       ; None                       ; 1.195 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[10]                    ; MuxALUSrcB:MuxALUSrcB|out[10]                       ; clock      ; clock    ; None                       ; None                       ; 1.202 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[11]                            ; MuxALUSrcA:MuxALUSrcA|out[11]                       ; clock      ; clock    ; None                       ; None                       ; 0.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[4]                     ; MuxALUSrcB:MuxALUSrcB|out[4]                        ; clock      ; clock    ; None                       ; None                       ; 1.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[15]         ; MuxALUSrcB:MuxALUSrcB|out[17]                       ; clock      ; clock    ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[6]                             ; MuxALUSrcA:MuxALUSrcA|out[6]                        ; clock      ; clock    ; None                       ; None                       ; 0.926 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[12]                            ; MuxALUSrcA:MuxALUSrcA|out[12]                       ; clock      ; clock    ; None                       ; None                       ; 0.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[16]                            ; MuxALUSrcA:MuxALUSrcA|out[16]                       ; clock      ; clock    ; None                       ; None                       ; 0.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[29]                    ; MuxALUSrcA:MuxALUSrcA|out[29]                       ; clock      ; clock    ; None                       ; None                       ; 0.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.IncGetData            ; ControlUnit:ControlUnit|nextstate.IncOp_3727        ; clock      ; clock    ; None                       ; None                       ; 0.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead           ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_5986 ; clock      ; clock    ; None                       ; None                       ; 0.533 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[31]                    ; MuxALUSrcA:MuxALUSrcA|out[31]                       ; clock      ; clock    ; None                       ; None                       ; 1.142 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; MuxALUSrcA:MuxALUSrcA|out[28]                       ; clock      ; clock    ; None                       ; None                       ; 0.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[12]         ; MuxALUSrcB:MuxALUSrcB|out[12]                       ; clock      ; clock    ; None                       ; None                       ; 1.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[12]         ; MuxALUSrcB:MuxALUSrcB|out[14]                       ; clock      ; clock    ; None                       ; None                       ; 1.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[15]                    ; MuxALUSrcB:MuxALUSrcB|out[15]                       ; clock      ; clock    ; None                       ; None                       ; 1.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[11]         ; MuxALUSrcB:MuxALUSrcB|out[11]                       ; clock      ; clock    ; None                       ; None                       ; 1.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[11]                    ; MuxALUSrcB:MuxALUSrcB|out[11]                       ; clock      ; clock    ; None                       ; None                       ; 1.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[2]                              ; MuxALUSrcB:MuxALUSrcB|out[2]                        ; clock      ; clock    ; None                       ; None                       ; 1.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvOp                ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_5582 ; clock      ; clock    ; None                       ; None                       ; 0.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[5]                     ; MuxALUSrcA:MuxALUSrcA|out[5]                        ; clock      ; clock    ; None                       ; None                       ; 1.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; MuxALUSrcA:MuxALUSrcA|out[24]                       ; clock      ; clock    ; None                       ; None                       ; 1.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SrlOp                 ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_5147  ; clock      ; clock    ; None                       ; None                       ; 0.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srl                   ; ControlUnit:ControlUnit|nextstate.SrlOp_5186        ; clock      ; clock    ; None                       ; None                       ; 0.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; MuxALUSrcA:MuxALUSrcA|out[31]                       ; clock      ; clock    ; None                       ; None                       ; 1.252 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[20]                            ; MuxALUSrcA:MuxALUSrcA|out[20]                       ; clock      ; clock    ; None                       ; None                       ; 1.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[21]                    ; MuxALUSrcA:MuxALUSrcA|out[21]                       ; clock      ; clock    ; None                       ; None                       ; 1.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; MuxALUSrcA:MuxALUSrcA|out[26]                       ; clock      ; clock    ; None                       ; None                       ; 1.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.IncOp                 ; ControlUnit:ControlUnit|nextstate.IncWrite_3688     ; clock      ; clock    ; None                       ; None                       ; 0.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[16]                             ; MuxALUSrcB:MuxALUSrcB|out[16]                       ; clock      ; clock    ; None                       ; None                       ; 1.465 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[24]                    ; MuxALUSrcB:MuxALUSrcB|out[24]                       ; clock      ; clock    ; None                       ; None                       ; 1.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[6]                              ; MuxALUSrcB:MuxALUSrcB|out[6]                        ; clock      ; clock    ; None                       ; None                       ; 1.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.IncWait               ; ControlUnit:ControlUnit|nextstate.IncGetData_3766   ; clock      ; clock    ; None                       ; None                       ; 0.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreData             ; ControlUnit:ControlUnit|nextstate.StoreData2_3922   ; clock      ; clock    ; None                       ; None                       ; 0.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SravOp                ; ControlUnit:ControlUnit|nextstate.SravWriteReg_5266 ; clock      ; clock    ; None                       ; None                       ; 0.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[18]                             ; MuxALUSrcB:MuxALUSrcB|out[18]                       ; clock      ; clock    ; None                       ; None                       ; 1.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui                   ; ControlUnit:ControlUnit|nextstate.Lui2_4437         ; clock      ; clock    ; None                       ; None                       ; 0.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srav                  ; ControlUnit:ControlUnit|nextstate.SravOp_5305       ; clock      ; clock    ; None                       ; None                       ; 0.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[14]                    ; MuxALUSrcA:MuxALUSrcA|out[14]                       ; clock      ; clock    ; None                       ; None                       ; 1.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; MuxALUSrcB:MuxALUSrcB|out[5]                        ; clock      ; clock    ; None                       ; None                       ; 1.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sllv                  ; ControlUnit:ControlUnit|nextstate.SllvOp_5424       ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[5]                     ; MuxALUSrcB:MuxALUSrcB|out[5]                        ; clock      ; clock    ; None                       ; None                       ; 1.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[17]                             ; MuxALUSrcB:MuxALUSrcB|out[17]                       ; clock      ; clock    ; None                       ; None                       ; 1.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[6]                     ; MuxALUSrcB:MuxALUSrcB|out[6]                        ; clock      ; clock    ; None                       ; None                       ; 1.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break                 ; ControlUnit:ControlUnit|nextstate.WriteInPC_5824    ; clock      ; clock    ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllOp                 ; ControlUnit:ControlUnit|nextstate.SllWriteReg_5662  ; clock      ; clock    ; None                       ; None                       ; 0.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet                  ; ControlUnit:ControlUnit|nextstate.LGet2_4281        ; clock      ; clock    ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[26]                    ; MuxALUSrcA:MuxALUSrcA|out[26]                       ; clock      ; clock    ; None                       ; None                       ; 1.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[21]                             ; MuxALUSrcA:MuxALUSrcA|out[21]                       ; clock      ; clock    ; None                       ; None                       ; 1.235 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[11]                             ; MuxALUSrcA:MuxALUSrcA|out[11]                       ; clock      ; clock    ; None                       ; None                       ; 1.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreGet              ; ControlUnit:ControlUnit|nextstate.StoreData_4084    ; clock      ; clock    ; None                       ; None                       ; 0.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[23]                    ; MuxALUSrcB:MuxALUSrcB|out[23]                       ; clock      ; clock    ; None                       ; None                       ; 1.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[10]         ; MuxALUSrcB:MuxALUSrcB|out[12]                       ; clock      ; clock    ; None                       ; None                       ; 1.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; Multi:Multi|out                                     ; ControlUnit:ControlUnit|nextstate.Mult2_3567        ; clock      ; clock    ; None                       ; None                       ; 0.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[7]                             ; MuxALUSrcA:MuxALUSrcA|out[7]                        ; clock      ; clock    ; None                       ; None                       ; 1.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[1]                              ; MuxALUSrcB:MuxALUSrcB|out[1]                        ; clock      ; clock    ; None                       ; None                       ; 1.639 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[8]          ; MuxALUSrcB:MuxALUSrcB|out[10]                       ; clock      ; clock    ; None                       ; None                       ; 1.630 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[20]                    ; MuxALUSrcB:MuxALUSrcB|out[20]                       ; clock      ; clock    ; None                       ; None                       ; 1.617 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sll                   ; ControlUnit:ControlUnit|nextstate.SllOp_5385        ; clock      ; clock    ; None                       ; None                       ; 0.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[13]         ; MuxALUSrcB:MuxALUSrcB|out[13]                       ; clock      ; clock    ; None                       ; None                       ; 1.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[9]          ; MuxALUSrcB:MuxALUSrcB|out[11]                       ; clock      ; clock    ; None                       ; None                       ; 1.665 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bne                   ; ControlUnit:ControlUnit|nextstate.BneCompare_4872   ; clock      ; clock    ; None                       ; None                       ; 0.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Inc                   ; ControlUnit:ControlUnit|nextstate.IncWait_3805      ; clock      ; clock    ; None                       ; None                       ; 0.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[14]                             ; MuxALUSrcA:MuxALUSrcA|out[14]                       ; clock      ; clock    ; None                       ; None                       ; 1.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sra                   ; ControlUnit:ControlUnit|nextstate.SraOp_5502        ; clock      ; clock    ; None                       ; None                       ; 0.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[22]                            ; MuxALUSrcA:MuxALUSrcA|out[22]                       ; clock      ; clock    ; None                       ; None                       ; 1.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                             ; MuxALUSrcB:MuxALUSrcB|out[28]                       ; clock      ; clock    ; None                       ; None                       ; 1.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[8]          ; MuxALUSrcB:MuxALUSrcB|out[8]                        ; clock      ; clock    ; None                       ; None                       ; 1.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start                 ; ControlUnit:ControlUnit|nextstate.WaitMemRead_6261  ; clock      ; clock    ; None                       ; None                       ; 0.961 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; MuxALUSrcA:MuxALUSrcA|out[30]                       ; clock      ; clock    ; None                       ; None                       ; 1.409 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraOp                 ; ControlUnit:ControlUnit|nextstate.SraWriteReg_5463  ; clock      ; clock    ; None                       ; None                       ; 0.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jal                   ; ControlUnit:ControlUnit|nextstate.WriteJal_4320     ; clock      ; clock    ; None                       ; None                       ; 1.344 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[16]                    ; MuxALUSrcA:MuxALUSrcA|out[16]                       ; clock      ; clock    ; None                       ; None                       ; 1.380 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[23]                             ; MuxALUSrcB:MuxALUSrcB|out[23]                       ; clock      ; clock    ; None                       ; None                       ; 1.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[18]                            ; MuxALUSrcA:MuxALUSrcA|out[18]                       ; clock      ; clock    ; None                       ; None                       ; 1.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[17]                            ; MuxALUSrcA:MuxALUSrcA|out[17]                       ; clock      ; clock    ; None                       ; None                       ; 1.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Mult2                 ; ControlUnit:ControlUnit|nextstate.Mult2_3567        ; clock      ; clock    ; None                       ; None                       ; 0.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lw                    ; ControlUnit:ControlUnit|nextstate.LGet_4638         ; clock      ; clock    ; None                       ; None                       ; 1.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; MuxALUSrcA:MuxALUSrcA|out[29]                       ; clock      ; clock    ; None                       ; None                       ; 1.412 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[0]                     ; MuxALUSrcA:MuxALUSrcA|out[0]                        ; clock      ; clock    ; None                       ; None                       ; 1.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; Multi:Multi|out                                     ; ControlUnit:ControlUnit|nextstate.Mult3_3528        ; clock      ; clock    ; None                       ; None                       ; 0.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[19]                             ; MuxALUSrcB:MuxALUSrcB|out[19]                       ; clock      ; clock    ; None                       ; None                       ; 1.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]                             ; MuxALUSrcB:MuxALUSrcB|out[29]                       ; clock      ; clock    ; None                       ; None                       ; 2.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[16]                    ; MuxALUSrcB:MuxALUSrcB|out[16]                       ; clock      ; clock    ; None                       ; None                       ; 1.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Reset                 ; ControlUnit:ControlUnit|nextstate.Start_6300        ; clock      ; clock    ; None                       ; None                       ; 1.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[5]                             ; MuxALUSrcA:MuxALUSrcA|out[5]                        ; clock      ; clock    ; None                       ; None                       ; 1.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[17]                             ; MuxALUSrcA:MuxALUSrcA|out[17]                       ; clock      ; clock    ; None                       ; None                       ; 1.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[8]                             ; MuxALUSrcA:MuxALUSrcA|out[8]                        ; clock      ; clock    ; None                       ; None                       ; 1.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; MuxALUSrcB:MuxALUSrcB|out[2]                        ; clock      ; clock    ; None                       ; None                       ; 2.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[16]                             ; MuxALUSrcA:MuxALUSrcA|out[16]                       ; clock      ; clock    ; None                       ; None                       ; 1.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; MuxALUSrcB:MuxALUSrcB|out[5]                        ; clock      ; clock    ; None                       ; None                       ; 2.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[15]                             ; MuxALUSrcA:MuxALUSrcA|out[15]                       ; clock      ; clock    ; None                       ; None                       ; 1.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[23]                            ; MuxALUSrcA:MuxALUSrcA|out[23]                       ; clock      ; clock    ; None                       ; None                       ; 1.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[14]                    ; MuxALUSrcB:MuxALUSrcB|out[14]                       ; clock      ; clock    ; None                       ; None                       ; 1.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[10]                             ; MuxALUSrcA:MuxALUSrcA|out[10]                       ; clock      ; clock    ; None                       ; None                       ; 1.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[2]                     ; MuxALUSrcA:MuxALUSrcA|out[2]                        ; clock      ; clock    ; None                       ; None                       ; 1.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[0]                              ; MuxALUSrcB:MuxALUSrcB|out[0]                        ; clock      ; clock    ; None                       ; None                       ; 1.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[27]                            ; MuxALUSrcA:MuxALUSrcA|out[27]                       ; clock      ; clock    ; None                       ; None                       ; 1.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; MuxALUSrcB:MuxALUSrcB|out[7]                        ; clock      ; clock    ; None                       ; None                       ; 2.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Mult                  ; ControlUnit:ControlUnit|nextstate.Mult2_3567        ; clock      ; clock    ; None                       ; None                       ; 1.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[10]                            ; MuxALUSrcA:MuxALUSrcA|out[10]                       ; clock      ; clock    ; None                       ; None                       ; 1.625 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[3]                             ; MuxALUSrcA:MuxALUSrcA|out[3]                        ; clock      ; clock    ; None                       ; None                       ; 1.630 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[25]                             ; MuxALUSrcB:MuxALUSrcB|out[25]                       ; clock      ; clock    ; None                       ; None                       ; 2.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[7]                     ; MuxALUSrcB:MuxALUSrcB|out[7]                        ; clock      ; clock    ; None                       ; None                       ; 2.018 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Ble                   ; ControlUnit:ControlUnit|nextstate.BleCompare_4716   ; clock      ; clock    ; None                       ; None                       ; 1.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[3]                              ; MuxALUSrcB:MuxALUSrcB|out[3]                        ; clock      ; clock    ; None                       ; None                       ; 2.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[22]                    ; MuxALUSrcB:MuxALUSrcB|out[22]                       ; clock      ; clock    ; None                       ; None                       ; 2.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[20]                             ; MuxALUSrcB:MuxALUSrcB|out[20]                       ; clock      ; clock    ; None                       ; None                       ; 2.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[21]                             ; MuxALUSrcB:MuxALUSrcB|out[21]                       ; clock      ; clock    ; None                       ; None                       ; 2.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[9]                             ; MuxALUSrcA:MuxALUSrcA|out[9]                        ; clock      ; clock    ; None                       ; None                       ; 1.682 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[12]                             ; MuxALUSrcB:MuxALUSrcB|out[12]                       ; clock      ; clock    ; None                       ; None                       ; 2.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Mult2                 ; ControlUnit:ControlUnit|nextstate.Mult3_3528        ; clock      ; clock    ; None                       ; None                       ; 1.209 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[30]                    ; MuxALUSrcB:MuxALUSrcB|out[30]                       ; clock      ; clock    ; None                       ; None                       ; 2.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[3]                     ; MuxALUSrcB:MuxALUSrcB|out[3]                        ; clock      ; clock    ; None                       ; None                       ; 2.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[7]          ; MuxALUSrcB:MuxALUSrcB|out[7]                        ; clock      ; clock    ; None                       ; None                       ; 2.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[18]                    ; MuxALUSrcA:MuxALUSrcA|out[18]                       ; clock      ; clock    ; None                       ; None                       ; 1.718 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[23]                             ; MuxALUSrcA:MuxALUSrcA|out[23]                       ; clock      ; clock    ; None                       ; None                       ; 1.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[27]                             ; MuxALUSrcA:MuxALUSrcA|out[27]                       ; clock      ; clock    ; None                       ; None                       ; 1.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[22]                    ; MuxALUSrcA:MuxALUSrcA|out[22]                       ; clock      ; clock    ; None                       ; None                       ; 1.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[29]                             ; MuxALUSrcA:MuxALUSrcA|out[29]                       ; clock      ; clock    ; None                       ; None                       ; 1.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[6]          ; MuxALUSrcB:MuxALUSrcB|out[6]                        ; clock      ; clock    ; None                       ; None                       ; 2.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[6]                              ; MuxALUSrcA:MuxALUSrcA|out[6]                        ; clock      ; clock    ; None                       ; None                       ; 1.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]                              ; MuxALUSrcA:MuxALUSrcA|out[9]                        ; clock      ; clock    ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[5]                              ; MuxALUSrcB:MuxALUSrcB|out[5]                        ; clock      ; clock    ; None                       ; None                       ; 2.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Store                 ; ControlUnit:ControlUnit|nextstate.StoreGet_4123     ; clock      ; clock    ; None                       ; None                       ; 1.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[30]                             ; MuxALUSrcA:MuxALUSrcA|out[30]                       ; clock      ; clock    ; None                       ; None                       ; 1.835 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[8]                              ; MuxALUSrcA:MuxALUSrcA|out[8]                        ; clock      ; clock    ; None                       ; None                       ; 1.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                             ; MuxALUSrcB:MuxALUSrcB|out[30]                       ; clock      ; clock    ; None                       ; None                       ; 2.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; MuxALUSrcB:MuxALUSrcB|out[4]                        ; clock      ; clock    ; None                       ; None                       ; 2.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Rte                   ; ControlUnit:ControlUnit|nextstate.Wait_6103         ; clock      ; clock    ; None                       ; None                       ; 1.366 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[2]                              ; MuxALUSrcA:MuxALUSrcA|out[2]                        ; clock      ; clock    ; None                       ; None                       ; 1.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[6]                     ; MuxALUSrcA:MuxALUSrcA|out[6]                        ; clock      ; clock    ; None                       ; None                       ; 1.874 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[0]                     ; LoadBox:LoadBox|out[0]                              ; clock      ; clock    ; None                       ; None                       ; 0.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[12]                    ; MuxALUSrcA:MuxALUSrcA|out[12]                       ; clock      ; clock    ; None                       ; None                       ; 1.885 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[1]                     ; MuxALUSrcA:MuxALUSrcA|out[1]                        ; clock      ; clock    ; None                       ; None                       ; 1.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[12]                             ; MuxALUSrcA:MuxALUSrcA|out[12]                       ; clock      ; clock    ; None                       ; None                       ; 1.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteJal              ; ControlUnit:ControlUnit|nextstate.Jump_4398         ; clock      ; clock    ; None                       ; None                       ; 1.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[5]                              ; MuxALUSrcA:MuxALUSrcA|out[5]                        ; clock      ; clock    ; None                       ; None                       ; 1.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet2                 ; ControlUnit:ControlUnit|nextstate.LGet3_4242        ; clock      ; clock    ; None                       ; None                       ; 1.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; MuxALUSrcB:MuxALUSrcB|out[1]                        ; clock      ; clock    ; None                       ; None                       ; 2.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[7]                              ; MuxALUSrcB:MuxALUSrcB|out[7]                        ; clock      ; clock    ; None                       ; None                       ; 2.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[10]                             ; MuxALUSrcB:MuxALUSrcB|out[10]                       ; clock      ; clock    ; None                       ; None                       ; 2.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[0]                     ; MuxALUSrcB:MuxALUSrcB|out[0]                        ; clock      ; clock    ; None                       ; None                       ; 2.346 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[24]                             ; MuxALUSrcB:MuxALUSrcB|out[24]                       ; clock      ; clock    ; None                       ; None                       ; 2.360 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[15]                    ; MuxALUSrcA:MuxALUSrcA|out[15]                       ; clock      ; clock    ; None                       ; None                       ; 2.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[3]                     ; MuxALUSrcA:MuxALUSrcA|out[3]                        ; clock      ; clock    ; None                       ; None                       ; 2.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; MuxALUSrcA:MuxALUSrcA|out[31]                       ; clock      ; clock    ; None                       ; None                       ; 2.173 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Add_6183          ; clock      ; clock    ; None                       ; None                       ; 0.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]                              ; MuxALUSrcA:MuxALUSrcA|out[7]                        ; clock      ; clock    ; None                       ; None                       ; 2.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.StoreSaveb_4004   ; clock      ; clock    ; None                       ; None                       ; 1.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[19]                    ; MuxALUSrcA:MuxALUSrcA|out[19]                       ; clock      ; clock    ; None                       ; None                       ; 2.018 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[26]                             ; MuxALUSrcA:MuxALUSrcA|out[26]                       ; clock      ; clock    ; None                       ; None                       ; 2.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[4]                     ; LoadBox:LoadBox|out[4]                              ; clock      ; clock    ; None                       ; None                       ; 0.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[1]                              ; MuxALUSrcA:MuxALUSrcA|out[1]                        ; clock      ; clock    ; None                       ; None                       ; 2.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[18]                             ; MuxALUSrcA:MuxALUSrcA|out[18]                       ; clock      ; clock    ; None                       ; None                       ; 2.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[20]                    ; MuxALUSrcA:MuxALUSrcA|out[20]                       ; clock      ; clock    ; None                       ; None                       ; 2.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[11]                    ; MuxALUSrcA:MuxALUSrcA|out[11]                       ; clock      ; clock    ; None                       ; None                       ; 2.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[12]                    ; MuxALUSrcB:MuxALUSrcB|out[12]                       ; clock      ; clock    ; None                       ; None                       ; 2.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[21]                            ; MuxALUSrcA:MuxALUSrcA|out[21]                       ; clock      ; clock    ; None                       ; None                       ; 2.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; MuxALUSrcB:MuxALUSrcB|out[4]                        ; clock      ; clock    ; None                       ; None                       ; 2.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Wait                  ; ControlUnit:ControlUnit|nextstate.Start_6300        ; clock      ; clock    ; None                       ; None                       ; 1.441 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.StoreSaveb_4004   ; clock      ; clock    ; None                       ; None                       ; 1.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; MuxALUSrcA:MuxALUSrcA|out[28]                       ; clock      ; clock    ; None                       ; None                       ; 2.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[9]                     ; MuxALUSrcA:MuxALUSrcA|out[9]                        ; clock      ; clock    ; None                       ; None                       ; 2.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[22]                             ; MuxALUSrcA:MuxALUSrcA|out[22]                       ; clock      ; clock    ; None                       ; None                       ; 2.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi                  ; ControlUnit:ControlUnit|nextstate.OverflowExc_5067  ; clock      ; clock    ; None                       ; None                       ; 1.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[13]                            ; MuxALUSrcA:MuxALUSrcA|out[13]                       ; clock      ; clock    ; None                       ; None                       ; 2.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; MuxALUSrcB:MuxALUSrcB|out[31]                       ; clock      ; clock    ; None                       ; None                       ; 2.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[29]                    ; LoadBox:LoadBox|out[29]                             ; clock      ; clock    ; None                       ; None                       ; 0.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Beq                   ; ControlUnit:ControlUnit|nextstate.BeqCompare_4950   ; clock      ; clock    ; None                       ; None                       ; 1.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[24]                             ; MuxALUSrcA:MuxALUSrcA|out[24]                       ; clock      ; clock    ; None                       ; None                       ; 2.167 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[19]                    ; LoadBox:LoadBox|out[19]                             ; clock      ; clock    ; None                       ; None                       ; 0.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[13]                    ; MuxALUSrcA:MuxALUSrcA|out[13]                       ; clock      ; clock    ; None                       ; None                       ; 2.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[20]                             ; MuxALUSrcA:MuxALUSrcA|out[20]                       ; clock      ; clock    ; None                       ; None                       ; 2.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead2          ; ControlUnit:ControlUnit|nextstate.Decode_6222       ; clock      ; clock    ; None                       ; None                       ; 1.676 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.StoreSave_4045    ; clock      ; clock    ; None                       ; None                       ; 1.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[30]                    ; MuxALUSrcA:MuxALUSrcA|out[30]                       ; clock      ; clock    ; None                       ; None                       ; 2.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[8]                     ; MuxALUSrcB:MuxALUSrcB|out[8]                        ; clock      ; clock    ; None                       ; None                       ; 2.550 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; MuxALUSrcB:MuxALUSrcB|out[6]                        ; clock      ; clock    ; None                       ; None                       ; 2.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[13]                    ; MuxALUSrcB:MuxALUSrcB|out[13]                       ; clock      ; clock    ; None                       ; None                       ; 2.527 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[23]                    ; MuxALUSrcA:MuxALUSrcA|out[23]                       ; clock      ; clock    ; None                       ; None                       ; 2.205 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                                     ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+----------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                             ; To             ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+----------------+------------+
; N/A                                     ; None                                                ; 21.936 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 21.889 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 21.740 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 21.478 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 21.431 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 21.291 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 21.282 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 21.244 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 21.239 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 21.216 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 21.192 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 21.169 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 21.127 ns  ; MuxALUSrcB:MuxALUSrcB|out[7]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 21.096 ns  ; MuxALUSrcB:MuxALUSrcB|out[10]    ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 21.095 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 21.080 ns  ; MuxALUSrcB:MuxALUSrcB|out[7]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 21.049 ns  ; MuxALUSrcB:MuxALUSrcB|out[10]    ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 21.043 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 21.020 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 20.997 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 20.995 ns  ; MuxALUSrcB:MuxALUSrcB|out[6]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 20.950 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.948 ns  ; MuxALUSrcB:MuxALUSrcB|out[6]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.931 ns  ; MuxALUSrcB:MuxALUSrcB|out[7]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 20.900 ns  ; MuxALUSrcB:MuxALUSrcB|out[10]    ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 20.834 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 20.814 ns  ; MuxALUSrcB:MuxALUSrcB|out[11]    ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 20.801 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 20.799 ns  ; MuxALUSrcB:MuxALUSrcB|out[6]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 20.767 ns  ; MuxALUSrcB:MuxALUSrcB|out[11]    ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.755 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 20.684 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 20.637 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.629 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 20.618 ns  ; MuxALUSrcB:MuxALUSrcB|out[11]    ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 20.586 ns  ; MuxALUSrcB:MuxALUSrcB|out[9]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 20.582 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.567 ns  ; MuxALUSrcA:MuxALUSrcA|out[2]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 20.539 ns  ; MuxALUSrcB:MuxALUSrcB|out[9]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.525 ns  ; MuxALUSrcB:MuxALUSrcB|out[13]    ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 20.520 ns  ; MuxALUSrcA:MuxALUSrcA|out[2]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.488 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 20.478 ns  ; MuxALUSrcB:MuxALUSrcB|out[13]    ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.433 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 20.390 ns  ; MuxALUSrcB:MuxALUSrcB|out[9]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 20.381 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 20.376 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 20.371 ns  ; MuxALUSrcA:MuxALUSrcA|out[2]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 20.329 ns  ; MuxALUSrcB:MuxALUSrcB|out[13]    ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 20.297 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 20.274 ns  ; MuxALUSrcB:MuxALUSrcB|out[8]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 20.227 ns  ; MuxALUSrcB:MuxALUSrcB|out[8]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.220 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[15] ; clock      ;
; N/A                                     ; None                                                ; 20.219 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 20.211 ns  ; MuxALUSrcA:MuxALUSrcA|out[3]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 20.193 ns  ; ControlUnit:ControlUnit|ALUOp[1] ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 20.189 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 20.177 ns  ; ControlUnit:ControlUnit|ALUOp[2] ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 20.177 ns  ; MuxALUSrcA:MuxALUSrcA|out[4]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 20.164 ns  ; MuxALUSrcA:MuxALUSrcA|out[3]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.155 ns  ; ControlUnit:ControlUnit|ALUOp[0] ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 20.146 ns  ; ControlUnit:ControlUnit|ALUOp[1] ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.137 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 20.130 ns  ; ControlUnit:ControlUnit|ALUOp[2] ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.130 ns  ; MuxALUSrcA:MuxALUSrcA|out[4]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.114 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 20.110 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 20.108 ns  ; ControlUnit:ControlUnit|ALUOp[0] ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.078 ns  ; MuxALUSrcB:MuxALUSrcB|out[8]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 20.058 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 20.035 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 20.025 ns  ; MuxALUSrcB:MuxALUSrcB|out[7]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 20.015 ns  ; MuxALUSrcA:MuxALUSrcA|out[3]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.997 ns  ; ControlUnit:ControlUnit|ALUOp[1] ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.994 ns  ; MuxALUSrcB:MuxALUSrcB|out[10]    ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 19.981 ns  ; ControlUnit:ControlUnit|ALUOp[2] ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.981 ns  ; MuxALUSrcA:MuxALUSrcA|out[4]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.959 ns  ; ControlUnit:ControlUnit|ALUOp[0] ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.948 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[18] ; clock      ;
; N/A                                     ; None                                                ; 19.946 ns  ; MuxALUSrcB:MuxALUSrcB|out[7]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 19.934 ns  ; MuxALUSrcA:MuxALUSrcA|out[5]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 19.923 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 19.918 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 19.915 ns  ; MuxALUSrcB:MuxALUSrcB|out[10]    ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 19.895 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 19.893 ns  ; MuxALUSrcB:MuxALUSrcB|out[15]    ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 19.893 ns  ; MuxALUSrcB:MuxALUSrcB|out[6]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 19.887 ns  ; MuxALUSrcA:MuxALUSrcA|out[5]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 19.846 ns  ; MuxALUSrcB:MuxALUSrcB|out[15]    ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 19.833 ns  ; MuxALUSrcB:MuxALUSrcB|out[12]    ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 19.816 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 19.814 ns  ; MuxALUSrcB:MuxALUSrcB|out[6]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 19.809 ns  ; MuxALUSrcB:MuxALUSrcB|out[14]    ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 19.786 ns  ; MuxALUSrcB:MuxALUSrcB|out[12]    ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 19.762 ns  ; MuxALUSrcB:MuxALUSrcB|out[14]    ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 19.762 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[15] ; clock      ;
; N/A                                     ; None                                                ; 19.761 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 19.738 ns  ; MuxALUSrcA:MuxALUSrcA|out[5]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.736 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 19.712 ns  ; MuxALUSrcB:MuxALUSrcB|out[11]    ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 19.697 ns  ; MuxALUSrcB:MuxALUSrcB|out[15]    ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.689 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[22] ; clock      ;
; N/A                                     ; None                                                ; 19.684 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 19.661 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 19.653 ns  ; MuxALUSrcA:MuxALUSrcA|out[7]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 19.637 ns  ; MuxALUSrcB:MuxALUSrcB|out[12]    ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.633 ns  ; MuxALUSrcB:MuxALUSrcB|out[11]    ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 19.613 ns  ; MuxALUSrcB:MuxALUSrcB|out[14]    ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.606 ns  ; MuxALUSrcA:MuxALUSrcA|out[7]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 19.603 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[25] ; clock      ;
; N/A                                     ; None                                                ; 19.582 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 19.575 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[15] ; clock      ;
; N/A                                     ; None                                                ; 19.574 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 19.572 ns  ; MuxALUSrcB:MuxALUSrcB|out[7]     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 19.549 ns  ; MuxALUSrcA:MuxALUSrcA|out[6]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 19.541 ns  ; MuxALUSrcB:MuxALUSrcB|out[10]    ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 19.527 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 19.523 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[15] ; clock      ;
; N/A                                     ; None                                                ; 19.522 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 19.505 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[20] ; clock      ;
; N/A                                     ; None                                                ; 19.503 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 19.502 ns  ; MuxALUSrcA:MuxALUSrcA|out[6]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 19.500 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[15] ; clock      ;
; N/A                                     ; None                                                ; 19.499 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 19.497 ns  ; MuxALUSrcA:MuxALUSrcA|out[9]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 19.490 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[18] ; clock      ;
; N/A                                     ; None                                                ; 19.486 ns  ; MuxALUSrcA:MuxALUSrcA|out[11]    ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 19.484 ns  ; MuxALUSrcB:MuxALUSrcB|out[9]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 19.465 ns  ; MuxALUSrcA:MuxALUSrcA|out[2]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 19.460 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 19.457 ns  ; MuxALUSrcA:MuxALUSrcA|out[7]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.456 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 19.451 ns  ; MuxALUSrcA:MuxALUSrcA|out[8]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 19.450 ns  ; MuxALUSrcA:MuxALUSrcA|out[9]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 19.448 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 19.442 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 19.440 ns  ; MuxALUSrcB:MuxALUSrcB|out[6]     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 19.439 ns  ; MuxALUSrcA:MuxALUSrcA|out[11]    ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 19.429 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[12] ; clock      ;
; N/A                                     ; None                                                ; 19.423 ns  ; MuxALUSrcB:MuxALUSrcB|out[13]    ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 19.411 ns  ; MuxALUSrcB:MuxALUSrcB|out[7]     ; MuxIordOut[15] ; clock      ;
; N/A                                     ; None                                                ; 19.410 ns  ; MuxALUSrcB:MuxALUSrcB|out[7]     ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 19.406 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[16] ; clock      ;
; N/A                                     ; None                                                ; 19.405 ns  ; MuxALUSrcB:MuxALUSrcB|out[9]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 19.404 ns  ; MuxALUSrcA:MuxALUSrcA|out[8]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 19.395 ns  ; MuxALUSrcB:MuxALUSrcB|out[16]    ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 19.386 ns  ; MuxALUSrcA:MuxALUSrcA|out[2]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 19.380 ns  ; MuxALUSrcB:MuxALUSrcB|out[10]    ; MuxIordOut[15] ; clock      ;
; N/A                                     ; None                                                ; 19.379 ns  ; MuxALUSrcB:MuxALUSrcB|out[10]    ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 19.358 ns  ; MuxALUSrcA:MuxALUSrcA|out[13]    ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 19.358 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[19] ; clock      ;
; N/A                                     ; None                                                ; 19.353 ns  ; MuxALUSrcA:MuxALUSrcA|out[6]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.348 ns  ; MuxALUSrcB:MuxALUSrcB|out[16]    ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 19.344 ns  ; MuxALUSrcB:MuxALUSrcB|out[13]    ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 19.311 ns  ; MuxALUSrcA:MuxALUSrcA|out[13]    ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 19.303 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[18] ; clock      ;
; N/A                                     ; None                                                ; 19.301 ns  ; MuxALUSrcA:MuxALUSrcA|out[9]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.290 ns  ; MuxALUSrcA:MuxALUSrcA|out[11]    ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.281 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[15] ; clock      ;
; N/A                                     ; None                                                ; 19.280 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 19.279 ns  ; MuxALUSrcB:MuxALUSrcB|out[6]     ; MuxIordOut[15] ; clock      ;
; N/A                                     ; None                                                ; 19.278 ns  ; MuxALUSrcB:MuxALUSrcB|out[6]     ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 19.273 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 19.265 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 19.259 ns  ; MuxALUSrcB:MuxALUSrcB|out[11]    ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 19.255 ns  ; MuxALUSrcA:MuxALUSrcA|out[8]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.251 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[18] ; clock      ;
; N/A                                     ; None                                                ; 19.231 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[22] ; clock      ;
; N/A                                     ; None                                                ; 19.228 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[18] ; clock      ;
; N/A                                     ; None                                                ; 19.221 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 19.199 ns  ; MuxALUSrcB:MuxALUSrcB|out[16]    ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.198 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 19.172 ns  ; MuxALUSrcB:MuxALUSrcB|out[8]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 19.169 ns  ; MuxALUSrcB:MuxALUSrcB|out[17]    ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 19.162 ns  ; MuxALUSrcA:MuxALUSrcA|out[13]    ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.145 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[25] ; clock      ;
; N/A                                     ; None                                                ; 19.139 ns  ; MuxALUSrcB:MuxALUSrcB|out[7]     ; MuxIordOut[18] ; clock      ;
; N/A                                     ; None                                                ; 19.129 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 19.122 ns  ; MuxALUSrcB:MuxALUSrcB|out[17]    ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 19.109 ns  ; MuxALUSrcA:MuxALUSrcA|out[3]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 19.109 ns  ; MuxALUSrcB:MuxALUSrcB|out[7]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 19.108 ns  ; MuxALUSrcB:MuxALUSrcB|out[10]    ; MuxIordOut[18] ; clock      ;
; N/A                                     ; None                                                ; 19.098 ns  ; MuxALUSrcB:MuxALUSrcB|out[11]    ; MuxIordOut[15] ; clock      ;
; N/A                                     ; None                                                ; 19.097 ns  ; MuxALUSrcB:MuxALUSrcB|out[11]    ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 19.093 ns  ; MuxALUSrcB:MuxALUSrcB|out[8]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 19.091 ns  ; ControlUnit:ControlUnit|ALUOp[1] ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 19.078 ns  ; MuxALUSrcB:MuxALUSrcB|out[10]    ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 19.075 ns  ; ControlUnit:ControlUnit|ALUOp[2] ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 19.075 ns  ; MuxALUSrcA:MuxALUSrcA|out[4]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 19.074 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 19.059 ns  ; MuxALUSrcA:MuxALUSrcA|out[15]    ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 19.053 ns  ; ControlUnit:ControlUnit|ALUOp[0] ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 19.047 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[20] ; clock      ;
; N/A                                     ; None                                                ; 19.044 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[22] ; clock      ;
; N/A                                     ; None                                                ; 19.031 ns  ; MuxALUSrcB:MuxALUSrcB|out[9]     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 19.030 ns  ; MuxALUSrcA:MuxALUSrcA|out[3]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 19.012 ns  ; MuxALUSrcA:MuxALUSrcA|out[15]    ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 19.012 ns  ; ControlUnit:ControlUnit|ALUOp[1] ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 19.012 ns  ; MuxALUSrcA:MuxALUSrcA|out[2]     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 19.009 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[18] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                  ;                ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+----------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Sat May 18 11:36:46 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ControlUnit:ControlUnit|MuxWriteMemControl" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreSaveb_4004" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreSave_4045" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreSaveh_3963" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.IncWrite_3688" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.OverflowExc_5067" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUOp[1]" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUOp[2]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[0]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[0]" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUOp[0]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet_4638" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreGet_4123" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.IncWait_3805" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Inc_3844" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[1]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[1]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[2]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[2]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[3]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[3]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[4]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[4]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[5]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[6]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[6]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.IncOp_3727" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInReg_6142" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInRegAddi_6025" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInPC_5824" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Wait_6103" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sll_5703" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srl_5227" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sra_5543" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Add_6183" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jal_4359" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BgtCompare_4794" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BeqCompare_4950" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[31]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BleCompare_4716" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[30]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BneCompare_4872" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Rte_5785" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jump_4398" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jr_5744" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead2_5986" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[5]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[7]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[7]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreData2_3922" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Decode_6222" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvWriteReg_5582" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sllv_5623" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUSrcB[0]" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUSrcB[2]" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUSrcB[1]" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUSrcA[2]" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUSrcA[0]" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUSrcA[1]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Break_5865" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.And_5947" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sub_5906" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addi_6064" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Store_4162" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addiu_5028" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lw_4677" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui_4476" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[30]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[29]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[28]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Start_6300" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.IncGetData_3766" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravOp_5305" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvOp_5424" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srav_5346" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravWriteReg_5266" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Slti_3883" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Slt_5108" is a latch
    Warning: Node "ControlUnit:ControlUnit|MemDataReg" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Ble_4755" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Bne_4911" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Bgt_4833" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Beq_4989" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[31]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[29]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[28]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[26]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[27]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[22]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead_6261" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreData_4084" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet3_4242" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[27]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[26]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[24]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[25]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[22]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[20]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[21]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[23]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteJal_4320" is a latch
    Warning: Node "LoadBox:LoadBox|out[2]" is a latch
    Warning: Node "LoadBox:LoadBox|out[3]" is a latch
    Warning: Node "LoadBox:LoadBox|out[4]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSave_4599" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveh_4558" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveb_4517" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui2_4437" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllWriteReg_5662" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Mult3_3528" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[16]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[16]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[18]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[18]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[20]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[25]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[24]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[21]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[19]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[23]" is a latch
    Warning: Node "LoadBox:LoadBox|out[1]" is a latch
    Warning: Node "LoadBox:LoadBox|out[5]" is a latch
    Warning: Node "LoadBox:LoadBox|out[6]" is a latch
    Warning: Node "LoadBox:LoadBox|out[7]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet2_4281" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Mflo_3608" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Mfhi_3649" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraWriteReg_5463" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlWriteReg_5147" is a latch
    Warning: Node "LoadBox:LoadBox|out[0]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[15]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[14]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[17]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[17]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[19]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllOp_5385" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[15]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[14]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[12]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[13]" is a latch
    Warning: Node "ControlUnit:ControlUnit|IsControl[1]" is a latch
    Warning: Node "ControlUnit:ControlUnit|IsControl[0]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraOp_5502" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlOp_5186" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Mult2_3567" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[13]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[12]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[10]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[11]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[11]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[10]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[9]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[8]" is a latch
    Warning: Node "ControlUnit:ControlUnit|MultControl" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[8]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[9]" is a latch
    Warning: Node "LoadBox:LoadBox|out[16]" is a latch
    Warning: Node "LoadBox:LoadBox|out[17]" is a latch
    Warning: Node "LoadBox:LoadBox|out[18]" is a latch
    Warning: Node "LoadBox:LoadBox|out[19]" is a latch
    Warning: Node "LoadBox:LoadBox|out[20]" is a latch
    Warning: Node "LoadBox:LoadBox|out[21]" is a latch
    Warning: Node "LoadBox:LoadBox|out[22]" is a latch
    Warning: Node "LoadBox:LoadBox|out[23]" is a latch
    Warning: Node "LoadBox:LoadBox|out[31]" is a latch
    Warning: Node "LoadBox:LoadBox|out[30]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Mult_4203" is a latch
    Warning: Node "LoadBox:LoadBox|out[29]" is a latch
    Warning: Node "LoadBox:LoadBox|out[28]" is a latch
    Warning: Node "LoadBox:LoadBox|out[24]" is a latch
    Warning: Node "LoadBox:LoadBox|out[25]" is a latch
    Warning: Node "LoadBox:LoadBox|out[26]" is a latch
    Warning: Node "LoadBox:LoadBox|out[27]" is a latch
    Warning: Node "LoadBox:LoadBox|out[8]" is a latch
    Warning: Node "LoadBox:LoadBox|out[9]" is a latch
    Warning: Node "LoadBox:LoadBox|out[10]" is a latch
    Warning: Node "LoadBox:LoadBox|out[11]" is a latch
    Warning: Node "LoadBox:LoadBox|out[12]" is a latch
    Warning: Node "LoadBox:LoadBox|out[13]" is a latch
    Warning: Node "LoadBox:LoadBox|out[14]" is a latch
    Warning: Node "LoadBox:LoadBox|out[15]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 72 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "ControlUnit:ControlUnit|IsControl[0]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|IsControl[1]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|ALUSrcA[1]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|ALUSrcA[0]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|ALUSrcA[2]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|ALUSrcB[1]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|ALUSrcB[2]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|ALUSrcB[0]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr1~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr29~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr52" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector17~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector17~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector17~3" as buffer
    Info: Detected gated clock "LoadBox:LoadBox|Mux24~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr46" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.WriteJal" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector50~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr10~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr7~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~5" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~4" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr8~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|always1~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.LGet3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector50~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.StoreData" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector50~2" as buffer
    Info: Detected gated clock "MuxALUSrcA:MuxALUSrcA|Mux32~0" as buffer
    Info: Detected gated clock "MuxALUSrcB:MuxALUSrcB|Mux32~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector154~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Equal17~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector137~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.BeqCompare~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.BeqCompare~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector57~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector17~4" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector50~3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector17~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[4]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Store" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Decode" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector137~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~2" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.StoreData2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~1" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Jump" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Jal" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Wait" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.WriteInPC" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.WriteInRegAddi" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.WriteInReg" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.IncOp" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[0]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.StoreGet" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr54" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.OverflowExc" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.StoreSaveh" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.StoreSave" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.StoreSaveb" as buffer
Info: Clock "clock" has Internal fmax of 32.72 MHz between source register "MuxALUSrcA:MuxALUSrcA|out[1]" and destination register "Registrador:PC|Saida[6]" (period= 30.564 ns)
    Info: + Longest register to register delay is 8.782 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y18_N6; Fanout = 6; REG Node = 'MuxALUSrcA:MuxALUSrcA|out[1]'
        Info: 2: + IC(0.396 ns) + CELL(0.366 ns) = 0.762 ns; Loc. = LCCOMB_X9_Y18_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~32'
        Info: 3: + IC(0.246 ns) + CELL(0.272 ns) = 1.280 ns; Loc. = LCCOMB_X9_Y18_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[4]~6'
        Info: 4: + IC(0.299 ns) + CELL(0.225 ns) = 1.804 ns; Loc. = LCCOMB_X10_Y18_N20; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[5]~8'
        Info: 5: + IC(0.219 ns) + CELL(0.053 ns) = 2.076 ns; Loc. = LCCOMB_X10_Y18_N30; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[7]~9'
        Info: 6: + IC(0.221 ns) + CELL(0.053 ns) = 2.350 ns; Loc. = LCCOMB_X10_Y18_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[9]~10'
        Info: 7: + IC(0.215 ns) + CELL(0.053 ns) = 2.618 ns; Loc. = LCCOMB_X10_Y18_N4; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[11]~11'
        Info: 8: + IC(0.229 ns) + CELL(0.053 ns) = 2.900 ns; Loc. = LCCOMB_X10_Y18_N24; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[13]~12'
        Info: 9: + IC(0.577 ns) + CELL(0.053 ns) = 3.530 ns; Loc. = LCCOMB_X10_Y16_N16; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[15]~13'
        Info: 10: + IC(0.232 ns) + CELL(0.053 ns) = 3.815 ns; Loc. = LCCOMB_X10_Y16_N4; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[17]~14'
        Info: 11: + IC(0.222 ns) + CELL(0.053 ns) = 4.090 ns; Loc. = LCCOMB_X10_Y16_N10; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[19]~15'
        Info: 12: + IC(0.214 ns) + CELL(0.053 ns) = 4.357 ns; Loc. = LCCOMB_X10_Y16_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[21]~16'
        Info: 13: + IC(0.217 ns) + CELL(0.053 ns) = 4.627 ns; Loc. = LCCOMB_X10_Y16_N20; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[23]~17'
        Info: 14: + IC(0.226 ns) + CELL(0.053 ns) = 4.906 ns; Loc. = LCCOMB_X10_Y16_N26; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[25]~18DUPLICATE'
        Info: 15: + IC(0.216 ns) + CELL(0.053 ns) = 5.175 ns; Loc. = LCCOMB_X10_Y16_N30; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[27]~19DUPLICATE'
        Info: 16: + IC(0.223 ns) + CELL(0.053 ns) = 5.451 ns; Loc. = LCCOMB_X10_Y16_N12; Fanout = 10; COMB Node = 'Ula32:ULA|carry_temp[29]~20'
        Info: 17: + IC(0.607 ns) + CELL(0.053 ns) = 6.111 ns; Loc. = LCCOMB_X9_Y15_N20; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[30]~21'
        Info: 18: + IC(0.351 ns) + CELL(0.228 ns) = 6.690 ns; Loc. = LCCOMB_X10_Y15_N28; Fanout = 2; COMB Node = 'Ula32:ULA|Maior~0'
        Info: 19: + IC(0.234 ns) + CELL(0.272 ns) = 7.196 ns; Loc. = LCCOMB_X10_Y15_N16; Fanout = 18; COMB Node = 'ControlUnit:ControlUnit|Selector88~1'
        Info: 20: + IC(0.840 ns) + CELL(0.746 ns) = 8.782 ns; Loc. = LCFF_X7_Y18_N25; Fanout = 4; REG Node = 'Registrador:PC|Saida[6]'
        Info: Total cell delay = 2.798 ns ( 31.86 % )
        Info: Total interconnect delay = 5.984 ns ( 68.14 % )
    Info: - Smallest clock skew is -6.410 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.471 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 31; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1463; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X7_Y18_N25; Fanout = 4; REG Node = 'Registrador:PC|Saida[6]'
            Info: Total cell delay = 1.472 ns ( 59.57 % )
            Info: Total interconnect delay = 0.999 ns ( 40.43 % )
        Info: - Longest clock path from clock "clock" to source register is 8.881 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 31; CLK Node = 'clock'
            Info: 2: + IC(0.861 ns) + CELL(0.712 ns) = 2.427 ns; Loc. = LCFF_X1_Y11_N1; Fanout = 23; REG Node = 'Instr_Reg:InstructionRegister|Instr31_26[2]'
            Info: 3: + IC(1.295 ns) + CELL(0.225 ns) = 3.947 ns; Loc. = LCCOMB_X2_Y11_N16; Fanout = 8; COMB Node = 'ControlUnit:ControlUnit|Equal17~0'
            Info: 4: + IC(1.194 ns) + CELL(0.053 ns) = 5.194 ns; Loc. = LCCOMB_X13_Y12_N20; Fanout = 5; COMB Node = 'ControlUnit:ControlUnit|Selector154~0'
            Info: 5: + IC(0.236 ns) + CELL(0.053 ns) = 5.483 ns; Loc. = LCCOMB_X13_Y12_N24; Fanout = 4; REG Node = 'ControlUnit:ControlUnit|ALUSrcA[1]'
            Info: 6: + IC(1.051 ns) + CELL(0.053 ns) = 6.587 ns; Loc. = LCCOMB_X18_Y16_N22; Fanout = 1; COMB Node = 'MuxALUSrcA:MuxALUSrcA|Mux32~0'
            Info: 7: + IC(1.348 ns) + CELL(0.000 ns) = 7.935 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl'
            Info: 8: + IC(0.893 ns) + CELL(0.053 ns) = 8.881 ns; Loc. = LCCOMB_X10_Y18_N6; Fanout = 6; REG Node = 'MuxALUSrcA:MuxALUSrcA|out[1]'
            Info: Total cell delay = 2.003 ns ( 22.55 % )
            Info: Total interconnect delay = 6.878 ns ( 77.45 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:MemDataReg|Saida[29]" and destination pin or register "MuxALUSrcB:MuxALUSrcB|out[29]" for clock "clock" (Hold time is 6.158 ns)
    Info: + Largest clock skew is 6.969 ns
        Info: + Longest clock path from clock "clock" to destination register is 9.422 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 31; CLK Node = 'clock'
            Info: 2: + IC(0.861 ns) + CELL(0.712 ns) = 2.427 ns; Loc. = LCFF_X1_Y11_N1; Fanout = 23; REG Node = 'Instr_Reg:InstructionRegister|Instr31_26[2]'
            Info: 3: + IC(1.295 ns) + CELL(0.225 ns) = 3.947 ns; Loc. = LCCOMB_X2_Y11_N16; Fanout = 8; COMB Node = 'ControlUnit:ControlUnit|Equal17~0'
            Info: 4: + IC(1.194 ns) + CELL(0.053 ns) = 5.194 ns; Loc. = LCCOMB_X13_Y12_N20; Fanout = 5; COMB Node = 'ControlUnit:ControlUnit|Selector154~0'
            Info: 5: + IC(0.240 ns) + CELL(0.053 ns) = 5.487 ns; Loc. = LCCOMB_X13_Y12_N12; Fanout = 47; REG Node = 'ControlUnit:ControlUnit|ALUSrcB[0]'
            Info: 6: + IC(0.540 ns) + CELL(0.228 ns) = 6.255 ns; Loc. = LCCOMB_X11_Y12_N16; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
            Info: 7: + IC(2.033 ns) + CELL(0.000 ns) = 8.288 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
            Info: 8: + IC(0.906 ns) + CELL(0.228 ns) = 9.422 ns; Loc. = LCCOMB_X14_Y17_N14; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|out[29]'
            Info: Total cell delay = 2.353 ns ( 24.97 % )
            Info: Total interconnect delay = 7.069 ns ( 75.03 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.453 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 31; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1463; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.638 ns) + CELL(0.618 ns) = 2.453 ns; Loc. = LCFF_X14_Y17_N21; Fanout = 5; REG Node = 'Registrador:MemDataReg|Saida[29]'
            Info: Total cell delay = 1.472 ns ( 60.01 % )
            Info: Total interconnect delay = 0.981 ns ( 39.99 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.717 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y17_N21; Fanout = 5; REG Node = 'Registrador:MemDataReg|Saida[29]'
        Info: 2: + IC(0.232 ns) + CELL(0.053 ns) = 0.285 ns; Loc. = LCCOMB_X14_Y17_N12; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux29~1'
        Info: 3: + IC(0.207 ns) + CELL(0.225 ns) = 0.717 ns; Loc. = LCCOMB_X14_Y17_N14; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|out[29]'
        Info: Total cell delay = 0.278 ns ( 38.77 % )
        Info: Total interconnect delay = 0.439 ns ( 61.23 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tco from clock "clock" to destination pin "MuxIordOut[28]" through register "MuxALUSrcB:MuxALUSrcB|out[1]" is 21.936 ns
    Info: + Longest clock path from clock "clock" to source register is 9.245 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 31; CLK Node = 'clock'
        Info: 2: + IC(0.861 ns) + CELL(0.712 ns) = 2.427 ns; Loc. = LCFF_X1_Y11_N1; Fanout = 23; REG Node = 'Instr_Reg:InstructionRegister|Instr31_26[2]'
        Info: 3: + IC(1.295 ns) + CELL(0.225 ns) = 3.947 ns; Loc. = LCCOMB_X2_Y11_N16; Fanout = 8; COMB Node = 'ControlUnit:ControlUnit|Equal17~0'
        Info: 4: + IC(1.194 ns) + CELL(0.053 ns) = 5.194 ns; Loc. = LCCOMB_X13_Y12_N20; Fanout = 5; COMB Node = 'ControlUnit:ControlUnit|Selector154~0'
        Info: 5: + IC(0.240 ns) + CELL(0.053 ns) = 5.487 ns; Loc. = LCCOMB_X13_Y12_N12; Fanout = 47; REG Node = 'ControlUnit:ControlUnit|ALUSrcB[0]'
        Info: 6: + IC(0.540 ns) + CELL(0.228 ns) = 6.255 ns; Loc. = LCCOMB_X11_Y12_N16; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
        Info: 7: + IC(2.033 ns) + CELL(0.000 ns) = 8.288 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
        Info: 8: + IC(0.904 ns) + CELL(0.053 ns) = 9.245 ns; Loc. = LCCOMB_X7_Y14_N16; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|out[1]'
        Info: Total cell delay = 2.178 ns ( 23.56 % )
        Info: Total interconnect delay = 7.067 ns ( 76.44 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 12.691 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X7_Y14_N16; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|out[1]'
        Info: 2: + IC(1.035 ns) + CELL(0.053 ns) = 1.088 ns; Loc. = LCCOMB_X10_Y18_N22; Fanout = 4; COMB Node = 'Ula32:ULA|Mux62~0'
        Info: 3: + IC(0.337 ns) + CELL(0.225 ns) = 1.650 ns; Loc. = LCCOMB_X9_Y18_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~32'
        Info: 4: + IC(0.246 ns) + CELL(0.272 ns) = 2.168 ns; Loc. = LCCOMB_X9_Y18_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[4]~6'
        Info: 5: + IC(0.299 ns) + CELL(0.225 ns) = 2.692 ns; Loc. = LCCOMB_X10_Y18_N20; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[5]~8'
        Info: 6: + IC(0.219 ns) + CELL(0.053 ns) = 2.964 ns; Loc. = LCCOMB_X10_Y18_N30; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[7]~9'
        Info: 7: + IC(0.221 ns) + CELL(0.053 ns) = 3.238 ns; Loc. = LCCOMB_X10_Y18_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[9]~10'
        Info: 8: + IC(0.215 ns) + CELL(0.053 ns) = 3.506 ns; Loc. = LCCOMB_X10_Y18_N4; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[11]~11'
        Info: 9: + IC(0.229 ns) + CELL(0.053 ns) = 3.788 ns; Loc. = LCCOMB_X10_Y18_N24; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[13]~12'
        Info: 10: + IC(0.577 ns) + CELL(0.053 ns) = 4.418 ns; Loc. = LCCOMB_X10_Y16_N16; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[15]~13'
        Info: 11: + IC(0.232 ns) + CELL(0.053 ns) = 4.703 ns; Loc. = LCCOMB_X10_Y16_N4; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[17]~14'
        Info: 12: + IC(0.222 ns) + CELL(0.053 ns) = 4.978 ns; Loc. = LCCOMB_X10_Y16_N10; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[19]~15'
        Info: 13: + IC(0.214 ns) + CELL(0.053 ns) = 5.245 ns; Loc. = LCCOMB_X10_Y16_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[21]~16'
        Info: 14: + IC(0.217 ns) + CELL(0.053 ns) = 5.515 ns; Loc. = LCCOMB_X10_Y16_N20; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[23]~17'
        Info: 15: + IC(0.226 ns) + CELL(0.053 ns) = 5.794 ns; Loc. = LCCOMB_X10_Y16_N26; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[25]~18DUPLICATE'
        Info: 16: + IC(0.216 ns) + CELL(0.053 ns) = 6.063 ns; Loc. = LCCOMB_X10_Y16_N30; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[27]~19DUPLICATE'
        Info: 17: + IC(0.584 ns) + CELL(0.053 ns) = 6.700 ns; Loc. = LCCOMB_X7_Y16_N0; Fanout = 2; COMB Node = 'Ula32:ULA|Mux3~0DUPLICATE'
        Info: 18: + IC(0.222 ns) + CELL(0.053 ns) = 6.975 ns; Loc. = LCCOMB_X7_Y16_N18; Fanout = 1; COMB Node = 'MuxPCSource:MuxPCSource|Mux28~2DUPLICATE'
        Info: 19: + IC(0.243 ns) + CELL(0.272 ns) = 7.490 ns; Loc. = LCCOMB_X7_Y16_N24; Fanout = 1; COMB Node = 'MuxIord:MuxIord|Mux28~1'
        Info: 20: + IC(3.097 ns) + CELL(2.104 ns) = 12.691 ns; Loc. = PIN_J8; Fanout = 0; PIN Node = 'MuxIordOut[28]'
        Info: Total cell delay = 3.840 ns ( 30.26 % )
        Info: Total interconnect delay = 8.851 ns ( 69.74 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 185 warnings
    Info: Peak virtual memory: 219 megabytes
    Info: Processing ended: Sat May 18 11:36:47 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


