{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1588850243191 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "arithmetic_processor EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"arithmetic_processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1588850243206 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588850243251 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588850243252 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a0 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 34 2 0 } } { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588850243354 "|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a0 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 35 2 0 } } { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588850243357 "|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a1 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 34 2 0 } } { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588850243357 "|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a1 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 35 2 0 } } { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588850243358 "|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a2 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 34 2 0 } } { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588850243358 "|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a2 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 35 2 0 } } { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588850243359 "|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a3 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 34 2 0 } } { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588850243359 "|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a3 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 35 2 0 } } { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588850243359 "|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a4 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a4\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 34 2 0 } } { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588850243359 "|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ram_block3a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a4 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a4\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 35 2 0 } } { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588850243359 "|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ram_block3a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a5 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a5\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 34 2 0 } } { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588850243359 "|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ram_block3a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a5 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a5\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 35 2 0 } } { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588850243361 "|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ram_block3a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a6 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a6\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 34 2 0 } } { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588850243361 "|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ram_block3a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a6 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a6\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 35 2 0 } } { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588850243361 "|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ram_block3a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a7 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a7\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 34 2 0 } } { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588850243361 "|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ram_block3a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a7 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a7\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 35 2 0 } } { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588850243362 "|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ram_block3a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a8 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a8\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 34 2 0 } } { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588850243362 "|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ram_block3a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a8 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a8\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 35 2 0 } } { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588850243362 "|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ram_block3a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a9 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a9\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 34 2 0 } } { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588850243362 "|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ram_block3a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a9 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a9\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 35 2 0 } } { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588850243363 "|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ram_block3a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a10 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a10\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 34 2 0 } } { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588850243363 "|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ram_block3a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a10 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a10\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 35 2 0 } } { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588850243363 "|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ram_block3a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a11 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a11\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 34 2 0 } } { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588850243363 "|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ram_block3a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a11 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a11\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 35 2 0 } } { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588850243364 "|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ram_block3a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a12 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a12\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 34 2 0 } } { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588850243364 "|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ram_block3a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a12 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a12\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 35 2 0 } } { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588850243364 "|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ram_block3a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a13 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a13\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 34 2 0 } } { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588850243364 "|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ram_block3a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a13 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a13\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 35 2 0 } } { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588850243364 "|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ram_block3a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a14 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a14\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 34 2 0 } } { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588850243364 "|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ram_block3a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a14 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a14\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 35 2 0 } } { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588850243365 "|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ram_block3a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a15 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\|ram_block3a15\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_51a2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 34 2 0 } } { "db/altsyncram_ima1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "INSTMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588850243366 "|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ram_block3a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a15 clk0 VCC " "WYSIWYG primitive \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\|ram_block3a15\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0da2.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 35 2 0 } } { "db/altsyncram_cse1.tdf" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DATAMEM.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } } { "Datapath.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 712 1112 480 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1588850243366 "|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ram_block3a15"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1588850243369 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1588850243383 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1588850244780 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1741 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1588850244785 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1742 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1588850244785 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1743 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1588850244785 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1588850244785 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1588850244799 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1588850245216 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1588850245216 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1588850245216 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1588850245216 ""}
{ "Info" "ISTA_SDC_FOUND" "arithmetic_processor.sdc " "Reading SDC File: 'arithmetic_processor.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1588850245225 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1588850245239 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1588850245243 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1588850245243 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1588850245243 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1588850245243 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1588850245291 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588850245291 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1588850245291 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1733 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588850245291 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1588850245291 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1481 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588850245291 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1588850245291 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1617 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588850245291 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1618 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588850245291 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1734 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588850245291 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1588850245291 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1374 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588850245291 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1588850245295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 378 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1650 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588850245295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1 " "Destination node Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588850245295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0 " "Destination node Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 702 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588850245295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Destination node Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588850245295 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1588850245295 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 912 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1415 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588850245295 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1588850245295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~7 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~7" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 378 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1664 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588850245295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1 " "Destination node Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588850245295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0 " "Destination node Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 702 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588850245295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Destination node Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588850245295 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1588850245295 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 912 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1409 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588850245295 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[3\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1588850245298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~5 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~5" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 378 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1658 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588850245298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1 " "Destination node Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588850245298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2 " "Destination node Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588850245298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3 " "Destination node Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588850245298 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1588850245298 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 912 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1412 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588850245298 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[3\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1588850245298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~12 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~12" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 378 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1669 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588850245298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1 " "Destination node Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588850245298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2 " "Destination node Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588850245298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3 " "Destination node Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588850245298 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1588850245298 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 912 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1406 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588850245298 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0  " "Automatically promoted node Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1588850245299 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588850245299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0  " "Automatically promoted node Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1588850245299 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588850245299 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1588850245453 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588850245456 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588850245457 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588850245458 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588850245460 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1588850245462 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1588850245462 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1588850245463 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1588850245463 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1588850245464 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1588850245464 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588850245483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1588850251100 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588850251356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1588850251368 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1588850251896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588850251896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1588850252024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X48_Y26 X59_Y38 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38" {  } { { "loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38"} 48 26 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1588850253704 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1588850253704 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588850253936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1588850253940 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1588850253940 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1588850253940 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1588850253972 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588850253972 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588850254228 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588850254272 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588850254560 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588850255144 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1588850255156 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1588850255348 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/output_files/arithmetic_processor.fit.smsg " "Generated suppressed messages file C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/output_files/arithmetic_processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1588850255500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4982 " "Peak virtual memory: 4982 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1588850255824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 07 14:17:35 2020 " "Processing ended: Thu May 07 14:17:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1588850255824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1588850255824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1588850255824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1588850255824 ""}
